+++ /dev/null
-#/** @file\r
-# Beagle board package.\r
-#\r
-# Copyright (c) 2009, Apple Inc. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- DEC_SPECIFICATION = 0x00010005\r
- PACKAGE_NAME = BeagleBoardPkg\r
- PACKAGE_GUID = 6eba6648-d853-4eb3-9761-528b82d5ab04\r
- PACKAGE_VERSION = 0.1\r
-\r
-################################################################################\r
-#\r
-# Include Section - list of Include Paths that are provided by this package.\r
-# Comments are used for Keywords and Module Types.\r
-#\r
-# Supported Module Types:\r
-# BASE SEC PEI_CORE PEIM DXE_CORE DXE_DRIVER DXE_RUNTIME_DRIVER DXE_SMM_DRIVER DXE_SAL_DRIVER UEFI_DRIVER UEFI_APPLICATION\r
-#\r
-################################################################################\r
-[Includes.common]\r
- Include # Root include for the package\r
-\r
-[Guids.common]\r
- gBeagleBoardTokenSpaceGuid = { 0x6834fe45, 0x4aee, 0x4fc6, { 0xbc, 0xb5, 0xff, 0x45, 0xb7, 0xa8, 0x71, 0xe2 } }\r
-\r
+++ /dev/null
-#/** @file\r
-# Beagle board package.\r
-#\r
-# Copyright (c) 2009 - 2010, Apple Inc. All rights reserved.<BR>\r
-# Copyright (c) 2015 - 2019, Intel Corporation. All rights reserved.<BR>\r
-# Copyright (c) 2016, Linaro Ltd. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- PLATFORM_NAME = BeagleBoardPkg\r
- PLATFORM_GUID = 91fa6c28-33df-46ac-aee6-292d6811ea31\r
- PLATFORM_VERSION = 0.1\r
- DSC_SPECIFICATION = 0x00010005\r
- OUTPUT_DIRECTORY = Build/BeagleBoard\r
- SUPPORTED_ARCHITECTURES = ARM\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
- FLASH_DEFINITION = BeagleBoardPkg/BeagleBoardPkg.fdf\r
-\r
-\r
-[LibraryClasses.common]\r
- ArmLib|ArmPkg/Library/ArmLib/ArmBaseLib.inf\r
- ArmMmuLib|ArmPkg/Library/ArmMmuLib/ArmMmuBaseLib.inf\r
- ArmPlatformLib|BeagleBoardPkg/Library/BeagleBoardLib/BeagleBoardLib.inf\r
- ArmPlatformStackLib|ArmPlatformPkg/Library/ArmPlatformStackLib/ArmPlatformStackLib.inf\r
- ArmSmcLib|ArmPkg/Library/ArmSmcLib/ArmSmcLib.inf\r
-\r
- HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf\r
- UefiHiiServicesLib|MdeModulePkg/Library/UefiHiiServicesLib/UefiHiiServicesLib.inf\r
-\r
-!if $(TARGET) == RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
-!else\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- DebugPrintErrorLevelLib|MdePkg/Library/BaseDebugPrintErrorLevelLib/BaseDebugPrintErrorLevelLib.inf\r
-\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
-\r
- BaseLib|MdePkg/Library/BaseLib/BaseLib.inf\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLib/BaseMemoryLib.inf\r
-\r
- ResetSystemLib|BeagleBoardPkg/Library/ResetSystemLib/ResetSystemLib.inf\r
-\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
-\r
- # These libraries are used by the dynamic EFI Shell commands\r
- ShellLib|ShellPkg/Library/UefiShellLib/UefiShellLib.inf\r
- FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFileHandleLib.inf\r
- SortLib|MdeModulePkg/Library/UefiSortLib/UefiSortLib.inf\r
-\r
- PeCoffGetEntryPointLib|MdePkg/Library/BasePeCoffGetEntryPointLib/BasePeCoffGetEntryPointLib.inf\r
-\r
- #\r
- # Uncomment (and comment out the next line) For RealView Debugger. The Standard IO window\r
- # in the debugger will show load and unload commands for symbols. You can cut and paste this\r
- # into the command window to load symbols. We should be able to use a script to do this, but\r
- # the version of RVD I have does not support scipts accessing system memory.\r
- #\r
-# PeCoffExtraActionLib|ArmPkg/Library/RvdPeCoffExtraActionLib/RvdPeCoffExtraActionLib.inf\r
- PeCoffExtraActionLib|ArmPkg/Library/DebugPeCoffExtraActionLib/DebugPeCoffExtraActionLib.inf\r
-# PeCoffExtraActionLib|MdePkg/Library/BasePeCoffExtraActionLibNull/BasePeCoffExtraActionLibNull.inf\r
-\r
-\r
- CacheMaintenanceLib|ArmPkg/Library/ArmCacheMaintenanceLib/ArmCacheMaintenanceLib.inf\r
- DefaultExceptionHandlerLib|ArmPkg/Library/DefaultExceptionHandlerLib/DefaultExceptionHandlerLib.inf\r
- CpuExceptionHandlerLib|ArmPkg/Library/ArmExceptionLib/ArmExceptionLib.inf\r
- PrePiLib|EmbeddedPkg/Library/PrePiLib/PrePiLib.inf\r
-\r
- SerialPortLib|Omap35xxPkg/Library/SerialPortLib/SerialPortLib.inf\r
- SemihostLib|ArmPkg/Library/SemihostLib/SemihostLib.inf\r
-\r
- RealTimeClockLib|Omap35xxPkg/Library/RealTimeClockLib/RealTimeClockLib.inf\r
-\r
- IoLib|MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf\r
-\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- UefiLib|MdePkg/Library/UefiLib/UefiLib.inf\r
- HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf\r
- UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf\r
- DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf\r
- UefiBootServicesTableLib|MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf\r
-\r
- DxeServicesTableLib|MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf\r
- UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf\r
- UefiApplicationEntryPoint|MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf\r
-\r
-#\r
-# Assume everything is fixed at build\r
-#\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
- UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntimeLib.inf\r
-\r
- UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf\r
-\r
- CpuLib|MdePkg/Library/BaseCpuLib/BaseCpuLib.inf\r
-\r
- TimerLib|Omap35xxPkg/Library/Omap35xxTimerLib/Omap35xxTimerLib.inf\r
- OmapLib|Omap35xxPkg/Library/OmapLib/OmapLib.inf\r
- OmapDmaLib|Omap35xxPkg/Library/OmapDmaLib/OmapDmaLib.inf\r
- DebugAgentTimerLib|Omap35xxPkg/Library/DebugAgentTimerLib/DebugAgentTimerLib.inf\r
-\r
- GdbSerialLib|Omap35xxPkg/Library/GdbSerialLib/GdbSerialLib.inf\r
- ArmDisassemblerLib|ArmPkg/Library/ArmDisassemblerLib/ArmDisassemblerLib.inf\r
- DebugAgentLib|MdeModulePkg/Library/DebugAgentLibNull/DebugAgentLibNull.inf\r
- DmaLib|EmbeddedPkg/Library/NonCoherentDmaLib/NonCoherentDmaLib.inf\r
-\r
- NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf\r
- FdtLib|EmbeddedPkg/Library/FdtLib/FdtLib.inf\r
-\r
- UefiBootManagerLib|MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf\r
- PlatformBootManagerLib|ArmPkg/Library/PlatformBootManagerLib/PlatformBootManagerLib.inf\r
- BootLogoLib|MdeModulePkg/Library/BootLogoLib/BootLogoLib.inf\r
- CustomizedDisplayLib|MdeModulePkg/Library/CustomizedDisplayLib/CustomizedDisplayLib.inf\r
-\r
- # UiApp dependencies\r
- ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatusCodeLib/DxeReportStatusCodeLib.inf\r
- FileExplorerLib|MdeModulePkg/Library/FileExplorerLib/FileExplorerLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
-\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCapsuleLibNull.inf\r
-\r
- SynchronizationLib|MdePkg/Library/BaseSynchronizationLib/BaseSynchronizationLib.inf\r
- AuthVariableLib|MdeModulePkg/Library/AuthVariableLibNull/AuthVariableLibNull.inf\r
- TpmMeasurementLib|MdeModulePkg/Library/TpmMeasurementLibNull/TpmMeasurementLibNull.inf\r
- VarCheckLib|MdeModulePkg/Library/VarCheckLib/VarCheckLib.inf\r
-\r
- UefiDecompressLib|MdePkg/Library/BaseUefiDecompressLib/BaseUefiDecompressLib.inf\r
-\r
-[LibraryClasses.common.SEC]\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/PeiDxeDebugLibReportStatusCode/PeiDxeDebugLibReportStatusCode.inf\r
- ExtractGuidedSectionLib|EmbeddedPkg/Library/PrePiExtractGuidedSectionLib/PrePiExtractGuidedSectionLib.inf\r
-\r
- PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf\r
-\r
- HobLib|EmbeddedPkg/Library/PrePiHobLib/PrePiHobLib.inf\r
- PrePiHobListPointerLib|ArmPlatformPkg/Library/PrePiHobListPointerLib/PrePiHobListPointerLib.inf\r
- MemoryAllocationLib|EmbeddedPkg/Library/PrePiMemoryAllocationLib/PrePiMemoryAllocationLib.inf\r
- PerformanceLib|MdeModulePkg/Library/PeiPerformanceLib/PeiPerformanceLib.inf\r
- PlatformPeiLib|ArmPlatformPkg/PlatformPei/PlatformPeiLib.inf\r
- MemoryInitPeiLib|BeagleBoardPkg/Library/MemoryInitPeiLib/MemoryInitPeiLib.inf\r
-\r
- # 1/123 faster than Stm or Vstm version\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLib/BaseMemoryLib.inf\r
-\r
-[LibraryClasses.common.PEI_CORE]\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/PeiDxeDebugLibReportStatusCode/PeiDxeDebugLibReportStatusCode.inf\r
-\r
-[LibraryClasses.common.DXE_CORE]\r
- HobLib|MdePkg/Library/DxeCoreHobLib/DxeCoreHobLib.inf\r
- MemoryAllocationLib|MdeModulePkg/Library/DxeCoreMemoryAllocationLib/DxeCoreMemoryAllocationLib.inf\r
- DxeCoreEntryPoint|MdePkg/Library/DxeCoreEntryPoint/DxeCoreEntryPoint.inf\r
- ReportStatusCodeLib|IntelFrameworkModulePkg/Library/DxeReportStatusCodeLibFramework/DxeReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/DxeExtractGuidedSectionLib/DxeExtractGuidedSectionLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
-# PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf\r
- PeCoffLib|BeagleBoardPkg/Library/DxeHobPeCoffLib/DxeHobPeCoffLib.inf\r
-\r
- PerformanceLib|MdeModulePkg/Library/DxeCorePerformanceLib/DxeCorePerformanceLib.inf\r
-\r
-\r
-[LibraryClasses.common.DXE_DRIVER]\r
- ReportStatusCodeLib|IntelFrameworkModulePkg/Library/DxeReportStatusCodeLibFramework/DxeReportStatusCodeLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
- SecurityManagementLib|MdeModulePkg/Library/DxeSecurityManagementLib/DxeSecurityManagementLib.inf\r
- PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/DxePerformanceLib.inf\r
- NonDiscoverableDeviceRegistrationLib|MdeModulePkg/Library/NonDiscoverableDeviceRegistrationLib/NonDiscoverableDeviceRegistrationLib.inf\r
-\r
-[LibraryClasses.common.UEFI_APPLICATION]\r
- ReportStatusCodeLib|IntelFrameworkModulePkg/Library/DxeReportStatusCodeLibFramework/DxeReportStatusCodeLib.inf\r
- PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/DxePerformanceLib.inf\r
- HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf\r
-\r
-[LibraryClasses.common.UEFI_DRIVER]\r
- ReportStatusCodeLib|IntelFrameworkModulePkg/Library/DxeReportStatusCodeLibFramework/DxeReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/DxeExtractGuidedSectionLib/DxeExtractGuidedSectionLib.inf\r
- PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/DxePerformanceLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
-\r
-[LibraryClasses.common.DXE_RUNTIME_DRIVER]\r
- HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|IntelFrameworkModulePkg/Library/DxeReportStatusCodeLibFramework/DxeReportStatusCodeLib.inf\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCapsuleLibNull.inf\r
-# PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf\r
- PeCoffLib|BeagleBoardPkg/Library/DxeHobPeCoffLib/DxeHobPeCoffLib.inf\r
-\r
-\r
-[LibraryClasses.ARM]\r
- #\r
- # It is not possible to prevent the ARM compiler for generic intrinsic functions.\r
- # This library provides the instrinsic functions generate by a given compiler.\r
- # [LibraryClasses.ARM] and NULL mean link this library into all ARM images.\r
- #\r
- NULL|ArmPkg/Library/CompilerIntrinsicsLib/CompilerIntrinsicsLib.inf\r
-\r
- # Add support for GCC stack protector\r
- NULL|MdePkg/Library/BaseStackCheckLib/BaseStackCheckLib.inf\r
-\r
-[BuildOptions]\r
- XCODE:*_*_ARM_PLATFORM_FLAGS == -arch armv7\r
- GCC:*_*_ARM_PLATFORM_FLAGS == -march=armv7-a\r
- RVCT:*_*_ARM_PLATFORM_FLAGS == --cpu Cortex-A8\r
-\r
- *_*_*_CC_FLAGS = -DDISABLE_NEW_DEPRECATED_INTERFACES\r
-\r
-################################################################################\r
-#\r
-# Pcd Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-\r
-[PcdsFeatureFlag.common]\r
- gEfiMdePkgTokenSpaceGuid.PcdComponentNameDisable|TRUE\r
- gEfiMdePkgTokenSpaceGuid.PcdDriverDiagnosticsDisable|TRUE\r
- gEfiMdePkgTokenSpaceGuid.PcdComponentName2Disable|TRUE\r
- gEfiMdePkgTokenSpaceGuid.PcdDriverDiagnostics2Disable|TRUE\r
-\r
- # Use the Vector Table location in CpuDxe. We will not copy the Vector Table at PcdCpuVectorBaseAddress\r
- gArmTokenSpaceGuid.PcdRelocateVectorTable|FALSE\r
-\r
- gEmbeddedTokenSpaceGuid.PcdPrePiProduceMemoryTypeInformationHob|TRUE\r
- gArmTokenSpaceGuid.PcdCpuDxeProduceDebugSupport|FALSE\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdTurnOffUsbLegacySupport|TRUE\r
-\r
- ## If TRUE, Graphics Output Protocol will be installed on virtual handle created by ConsplitterDxe.\r
- # It could be set FALSE to save size.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConOutGopSupport|TRUE\r
-\r
-[PcdsFixedAtBuild.common]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVendor|L"Beagle Board"\r
-\r
- gEfiMdePkgTokenSpaceGuid.PcdMaximumUnicodeStringLength|1000000\r
- gEfiMdePkgTokenSpaceGuid.PcdMaximumAsciiStringLength|1000000\r
- gEfiMdePkgTokenSpaceGuid.PcdMaximumLinkedListLength|1000000\r
- gEfiMdePkgTokenSpaceGuid.PcdSpinLockTimeout|10000000\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugClearMemoryValue|0xAF\r
- gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyMask|1\r
- gEfiMdePkgTokenSpaceGuid.PcdPostCodePropertyMask|0\r
- gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|320\r
-\r
-# DEBUG_ASSERT_ENABLED 0x01\r
-# DEBUG_PRINT_ENABLED 0x02\r
-# DEBUG_CODE_ENABLED 0x04\r
-# CLEAR_MEMORY_ENABLED 0x08\r
-# ASSERT_BREAKPOINT_ENABLED 0x10\r
-# ASSERT_DEADLOOP_ENABLED 0x20\r
-!if $(TARGET) == RELEASE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x21\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2f\r
-!endif\r
-\r
-# DEBUG_INIT 0x00000001 // Initialization\r
-# DEBUG_WARN 0x00000002 // Warnings\r
-# DEBUG_LOAD 0x00000004 // Load events\r
-# DEBUG_FS 0x00000008 // EFI File system\r
-# DEBUG_POOL 0x00000010 // Alloc & Free (pool)\r
-# DEBUG_PAGE 0x00000020 // Alloc & Free (page)\r
-# DEBUG_INFO 0x00000040 // Informational debug messages\r
-# DEBUG_DISPATCH 0x00000080 // PEI/DXE/SMM Dispatchers\r
-# DEBUG_VARIABLE 0x00000100 // Variable\r
-# DEBUG_BM 0x00000400 // Boot Manager\r
-# DEBUG_BLKIO 0x00001000 // BlkIo Driver\r
-# DEBUG_NET 0x00004000 // SNP Driver\r
-# DEBUG_UNDI 0x00010000 // UNDI Driver\r
-# DEBUG_LOADFILE 0x00020000 // LoadFile\r
-# DEBUG_EVENT 0x00080000 // Event messages\r
-# DEBUG_GCD 0x00100000 // Global Coherency Database changes\r
-# DEBUG_CACHE 0x00200000 // Memory range cachability changes\r
-# DEBUG_VERBOSE 0x00400000 // Detailed debug messages that may\r
-# // significantly impact boot performance\r
-# DEBUG_ERROR 0x80000000 // Error\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x8000000F\r
-\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-\r
-#\r
-# Optional feature to help prevent EFI memory map fragments\r
-# Turned on and off via: PcdPrePiProduceMemoryTypeInformationHob\r
-# Values are in EFI Pages (4K). DXE Core will make sure that\r
-# at least this much of each type of memory can be allocated\r
-# from a single memory range. This way you only end up with\r
-# maximum of two fragements for each type in the memory map\r
-# (the memory used, and the free memory that was prereserved\r
-# but not used).\r
-#\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiACPIReclaimMemory|0\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiACPIMemoryNVS|0\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiReservedMemoryType|0\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiRuntimeServicesData|80\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiRuntimeServicesCode|40\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiBootServicesCode|400\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiBootServicesData|3000\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiLoaderCode|10\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiLoaderData|0\r
-\r
- gEfiMdePkgTokenSpaceGuid.PcdDefaultTerminalType|4\r
-\r
-#\r
-# Beagle board Specific PCDs\r
-#\r
- gArmTokenSpaceGuid.PcdVFPEnabled|1\r
-\r
- gArmTokenSpaceGuid.PcdSystemMemoryBase|0x80000000\r
- gArmTokenSpaceGuid.PcdSystemMemorySize|0x08000000\r
-\r
- # Size of the region used by UEFI in permanent memory (Reserved 16MB)\r
- gArmPlatformTokenSpaceGuid.PcdSystemMemoryUefiRegionSize|0x01000000\r
-\r
- gArmTokenSpaceGuid.PcdCpuVectorBaseAddress|0x80008000\r
- gArmTokenSpaceGuid.PcdCpuResetAddress|0x80008000\r
-\r
- gEmbeddedTokenSpaceGuid.PcdTimerPeriod|100000\r
- gEmbeddedTokenSpaceGuid.PcdEmbeddedPerformanceCounterPeriodInNanoseconds|77\r
- gEmbeddedTokenSpaceGuid.PcdEmbeddedPerformanceCounterFrequencyInHz|13000000\r
-\r
- # OMAP Interrupt Controller\r
- gEmbeddedTokenSpaceGuid.PcdInterruptBaseAddress|0x48200000\r
-\r
- gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|10\r
-\r
- # GUID of the UEFI Shell\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdShellFile|{ 0x83, 0xA5, 0x04, 0x7C, 0x3E, 0x9E, 0x1C, 0x4F, 0xAD, 0x65, 0xE0, 0x52, 0x68, 0xD0, 0xB4, 0xD1 }\r
-\r
- # GUID of the UI app\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBootManagerMenuFile|{ 0x21, 0xaa, 0x2c, 0x46, 0x14, 0x76, 0x03, 0x45, 0x83, 0x6e, 0x8a, 0xb6, 0xf4, 0x66, 0x23, 0x31 }\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|FALSE\r
-\r
- #\r
- # Make VariableRuntimeDxe work at emulated non-volatile variable mode.\r
- #\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdEmuVariableNvModeEnable|TRUE\r
-\r
-################################################################################\r
-#\r
-# Components Section - list of all EDK II Modules needed by this Platform\r
-#\r
-################################################################################\r
-[Components.common]\r
-\r
- #\r
- # SEC\r
- #\r
- BeagleBoardPkg/PrePi/PeiUniCore.inf {\r
- <LibraryClasses>\r
- NULL|MdeModulePkg/Library/LzmaCustomDecompressLib/LzmaCustomDecompressLib.inf\r
- }\r
-\r
- #\r
- # DXE\r
- #\r
- MdeModulePkg/Core/Dxe/DxeMain.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- NULL|MdeModulePkg/Library/DxeCrc32GuidedSectionExtractLib/DxeCrc32GuidedSectionExtractLib.inf\r
- NULL|BeagleBoardPkg/Library/LzmaHobCustomDecompressLib/LzmaHobCustomDecompressLib.inf\r
- }\r
-\r
- ArmPkg/Drivers/CpuDxe/CpuDxe.inf\r
-\r
- MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
- MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
- MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
- MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r
- EmbeddedPkg/EmbeddedMonotonicCounter/EmbeddedMonotonicCounter.inf\r
-\r
- MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
- MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
- MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
- MdeModulePkg/Universal/SerialDxe/SerialDxe.inf\r
- MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
-#\r
-# This version uses semi-hosting console\r
-# EmbeddedPkg/SimpleTextInOutSerial/SimpleTextInOutSerial.inf {\r
-# <LibraryClasses>\r
-# SerialPortLib|ArmPkg/Library/SemiHostingSerialPortLib/SemiHostingSerialPortLib.inf\r
-# }\r
-\r
- MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf\r
- EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf\r
- EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf\r
-\r
- #\r
- # Semi-hosting filesystem\r
- #\r
- ArmPkg/Filesystem/SemihostFs/SemihostFs.inf\r
-\r
- #\r
- # FAT filesystem + GPT/MBR partitioning\r
- #\r
- MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
- MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
- MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
- FatPkg/EnhancedFatDxe/Fat.inf\r
-\r
- #\r
- # USB\r
- #\r
- Omap35xxPkg/PciEmulation/PciEmulation.inf\r
- MdeModulePkg/Bus/Pci/NonDiscoverablePciDeviceDxe/NonDiscoverablePciDeviceDxe.inf\r
-\r
- MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x800fffff\r
- }\r
-\r
- MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
-\r
- #\r
- # Nand Flash\r
- #\r
- Omap35xxPkg/Flash/Flash.inf\r
-\r
- #\r
- # MMC/SD\r
- #\r
- EmbeddedPkg/Universal/MmcDxe/MmcDxe.inf\r
- Omap35xxPkg/MmcHostDxe/MmcHostDxe.inf\r
-\r
- #\r
- # I2C\r
- #\r
- Omap35xxPkg/SmbusDxe/Smbus.inf\r
-\r
- #\r
- # SoC Drivers\r
- #\r
- Omap35xxPkg/Gpio/Gpio.inf\r
- Omap35xxPkg/InterruptDxe/InterruptDxe.inf\r
- Omap35xxPkg/TimerDxe/TimerDxe.inf\r
- Omap35xxPkg/LcdGraphicsOutputDxe/LcdGraphicsOutputDxe.inf\r
-\r
- #\r
- # Power IC\r
- #\r
- Omap35xxPkg/TPS65950Dxe/TPS65950.inf\r
-\r
- #\r
- # Bds\r
- #\r
- MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
- MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
- MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
- MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
- MdeModulePkg/Universal/BdsDxe/BdsDxe.inf\r
- MdeModulePkg/Application/UiApp/UiApp.inf {\r
- <LibraryClasses>\r
- NULL|MdeModulePkg/Library/DeviceManagerUiLib/DeviceManagerUiLib.inf\r
- NULL|MdeModulePkg/Library/BootManagerUiLib/BootManagerUiLib.inf\r
- NULL|MdeModulePkg/Library/BootMaintenanceManagerUiLib/BootMaintenanceManagerUiLib.inf\r
- }\r
-\r
- #\r
- # Shell\r
- #\r
- ShellPkg/DynamicCommand/TftpDynamicCommand/TftpDynamicCommand.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- }\r
- ShellPkg/Application/Shell/Shell.inf {\r
- <LibraryClasses>\r
- ShellCommandLib|ShellPkg/Library/UefiShellCommandLib/UefiShellCommandLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel2CommandsLib/UefiShellLevel2CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel1CommandsLib/UefiShellLevel1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel3CommandsLib/UefiShellLevel3CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDriver1CommandsLib/UefiShellDriver1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellInstall1CommandsLib/UefiShellInstall1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.inf\r
- HandleParsingLib|ShellPkg/Library/UefiHandleParsingLib/UefiHandleParsingLib.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- BcfgCommandLib|ShellPkg/Library/UefiShellBcfgCommandLib/UefiShellBcfgCommandLib.inf\r
-\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0xFF\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|8000\r
- }\r
+++ /dev/null
-# FLASH layout file for Beagle board.\r
-#\r
-# Copyright (c) 2009, Apple Inc. All rights reserved.<BR>\r
-# Copyright (c) 2015 - 2019, Intel Corporation. All rights reserved.<BR>\r
-# Copyright (c) 2016, Linaro, Ltd. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-\r
-################################################################################\r
-#\r
-# FD Section\r
-# The [FD] Section is made up of the definition statements and a\r
-# description of what goes into the Flash Device Image. Each FD section\r
-# defines one flash "device" image. A flash device image may be one of\r
-# the following: Removable media bootable image (like a boot floppy\r
-# image,) an Option ROM image (that would be "flashed" into an add-in\r
-# card,) a System "Flash" image (that would be burned into a system's\r
-# flash) or an Update ("Capsule") image that will be used to update and\r
-# existing system flash.\r
-#\r
-################################################################################\r
-\r
-\r
-[FD.BeagleBoard_EFI]\r
-BaseAddress = 0x80007DF8|gArmTokenSpaceGuid.PcdFdBaseAddress #The base address of the FLASH Device.\r
-Size = 0x000B0000|gArmTokenSpaceGuid.PcdFdSize #The size in bytes of the FLASH Device\r
-ErasePolarity = 1\r
-BlockSize = 0x1\r
-NumBlocks = 0xB0000\r
-\r
-################################################################################\r
-#\r
-# Following are lists of FD Region layout which correspond to the locations of different\r
-# images within the flash device.\r
-#\r
-# Regions must be defined in ascending order and may not overlap.\r
-#\r
-# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by\r
-# the pipe "|" character, followed by the size of the region, also in hex with the leading\r
-# "0x" characters. Like:\r
-# Offset|Size\r
-# PcdOffsetCName|PcdSizeCName\r
-# RegionType <FV, DATA, or FILE>\r
-#\r
-################################################################################\r
-0x00000000|0x00000200\r
-FILE = BeagleBoardPkg/ConfigurationHeader.bin\r
-\r
-0x00000200|0x00000008\r
-DATA = {\r
- 0xF8, 0xFD, 0x0A, 0x00, # image size: 0xB0000 - 0x208 == 0xAFDF8\r
- 0x00, 0x80, 0x00, 0x80 # entry point: 0x80008000\r
-}\r
-\r
-0x00000208|0x000AFDF8\r
-gArmTokenSpaceGuid.PcdFvBaseAddress|gArmTokenSpaceGuid.PcdFvSize\r
-FV = FVMAIN_COMPACT\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-\r
-[FV.FvMain]\r
-BlockSize = 0x1\r
-NumBlocks = 0 # This FV gets compressed so make it just big enough\r
-FvAlignment = 8 # FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = d0dd3e90-343d-4cb3-8f69-772214989282\r
-\r
- INF MdeModulePkg/Core/Dxe/DxeMain.inf\r
-\r
- #\r
- # PI DXE Drivers producing Architectural Protocols (EFI Services)\r
- #\r
- INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf\r
-\r
- INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
- INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
- INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
- INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
- INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r
- INF EmbeddedPkg/EmbeddedMonotonicCounter/EmbeddedMonotonicCounter.inf\r
-\r
- INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
- INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
- INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
- INF MdeModulePkg/Universal/SerialDxe/SerialDxe.inf\r
- INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
-\r
- INF MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf\r
- INF EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf\r
- INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf\r
-\r
-!if $(TARGET) == RELEASE\r
- #\r
- # Semi-hosting filesystem\r
- #\r
- INF ArmPkg/Filesystem/SemihostFs/SemihostFs.inf\r
-!endif\r
-\r
- #\r
- # Nand Flash\r
- #\r
- INF Omap35xxPkg/Flash/Flash.inf\r
-\r
- #\r
- # MMC/SD\r
- #\r
- INF EmbeddedPkg/Universal/MmcDxe/MmcDxe.inf\r
- INF Omap35xxPkg/MmcHostDxe/MmcHostDxe.inf\r
-\r
- #\r
- # I2C\r
- #\r
- INF Omap35xxPkg/SmbusDxe/Smbus.inf\r
-\r
- #\r
- # SoC Drivers\r
- #\r
- INF Omap35xxPkg/Gpio/Gpio.inf\r
- INF Omap35xxPkg/InterruptDxe/InterruptDxe.inf\r
- INF Omap35xxPkg/TimerDxe/TimerDxe.inf\r
- INF Omap35xxPkg/LcdGraphicsOutputDxe/LcdGraphicsOutputDxe.inf\r
-\r
- #\r
- # Power IC\r
- #\r
- INF Omap35xxPkg/TPS65950Dxe/TPS65950.inf\r
-\r
- #\r
- # FAT filesystem + GPT/MBR partitioning\r
- #\r
- INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
- INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
- INF FatPkg/EnhancedFatDxe/Fat.inf\r
- INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
-\r
- #\r
- # USB Support\r
- #\r
-\r
- INF Omap35xxPkg/PciEmulation/PciEmulation.inf\r
- INF MdeModulePkg/Bus/Pci/NonDiscoverablePciDeviceDxe/NonDiscoverablePciDeviceDxe.inf\r
-\r
- INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r
- INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
- INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
-\r
- #\r
- # UEFI application (Shell Embedded Boot Loader)\r
- #\r
- INF ShellPkg/Application/Shell/Shell.inf\r
- INF ShellPkg/DynamicCommand/TftpDynamicCommand/TftpDynamicCommand.inf\r
-\r
- #\r
- # Bds\r
- #\r
- INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
- INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
- INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
- INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
- INF MdeModulePkg/Universal/BdsDxe/BdsDxe.inf\r
- INF MdeModulePkg/Application/UiApp/UiApp.inf\r
-\r
-\r
-[FV.FVMAIN_COMPACT]\r
-FvAlignment = 8\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
- INF BeagleBoardPkg/PrePi/PeiUniCore.inf\r
-\r
- FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r
- SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {\r
- SECTION FV_IMAGE = FVMAIN\r
- }\r
- }\r
-\r
-\r
-################################################################################\r
-#\r
-# Rules are use with the [FV] section's module INF type to define\r
-# how an FFS file is created for a given INF file. The following Rule are the default\r
-# rules for the different module type. User can add the customized rules to define the\r
-# content of the FFS file.\r
-#\r
-################################################################################\r
-\r
-\r
-############################################################################\r
-# Example of a DXE_DRIVER FFS file with a Checksum encapsulation section #\r
-############################################################################\r
-#\r
-#[Rule.Common.DXE_DRIVER]\r
-# FILE DRIVER = $(NAMED_GUID) {\r
-# DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
-# COMPRESS PI_STD {\r
-# GUIDED {\r
-# PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
-# UI STRING="$(MODULE_NAME)" Optional\r
-# VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
-# }\r
-# }\r
-# }\r
-#\r
-############################################################################\r
-\r
-[Rule.Common.SEC]\r
- FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r
- TE TE Align = 32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- }\r
-\r
-[Rule.Common.PEI_CORE]\r
- FILE PEI_CORE = $(NAMED_GUID) {\r
- TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING ="$(MODULE_NAME)" Optional\r
- }\r
-\r
-[Rule.Common.PEIM]\r
- FILE PEIM = $(NAMED_GUID) {\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- }\r
-\r
-[Rule.Common.DXE_CORE]\r
- FILE DXE_CORE = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- }\r
-\r
-\r
-[Rule.Common.UEFI_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- }\r
-\r
-[Rule.Common.DXE_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- }\r
-\r
-[Rule.Common.DXE_RUNTIME_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- UI STRING ="$(MODULE_NAME)" Optional\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- }\r
-\r
-[Rule.Common.UEFI_DRIVER.BINARY]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional |.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION.BINARY]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
+++ /dev/null
-PRM_CLKSRC_CTRL=0x00000080
-PRM_CLKSEL=0x00000003
-CM_CLKSEL1_EMU=0x03020A50
-CM_CLKSEL_CORE=0x0000030A
-CM_CLKSEL_WKUP=0x00000015
-CM_CLKEN_PLL_DPLL3=0x00370037
-CM_AUTOIDLE_PLL_DPLL3=0x00000000
-CM_CLKSEL1_PLL=0x094C0C00
-CM_CLKEN_PLL_DPLL4=0x00370037
-CM_AUTOIDLE_PLL_DPLL4=0x00000000
-CM_CLKSEL2_PLL=0x0001B00C
-CM_CLKSEL3_PLL=0x00000009
-CM_CLKEN_PLL_MPU=0x00000037
-CM_AUTOIDLE_PLL_MPU=0x00000000
-CM_CLKSEL1_PLL_MPU=0x0011F40C
-CM_CLKSEL2_PLL_MPU=0x00000001
-CM_CLKSTCTRL_MPU=0x00000000
-SDRC_SYSCONFIG_LSB=0x0000
-SDRC_CS_CFG_LSB=0x0001
-SDRC_SHARING_LSB=0x0100
-SDRC_ERR_TYPE_LSB=0x0000
-SDRC_DLLA_CTRL=0x0000000A
-SDRC_POWER=0x00000081
-MEMORY_TYPE_CS0=0x0003
-SDRC_MCFG_0=0x02D04011
-SDRC_MR_0_LSB=0x0032
-SDRC_EMR1_0_LSB=0x0000
-SDRC_EMR2_0_LSB=0x0000
-SDRC_EMR3_0_LSB=0x0000
-SDRC_ACTIM_CTRLA_0=0xBA9DC4C6
-SDRC_ACTIM_CTRLB_0=0x00012522
-SDRC_RFRCTRL_0=0x0004E201
-MEMORY_TYPE_CS1=0x0003
-SDRC_MCFG_1=0x02D04011
-SDRC_MR_1_LSB=0x0032
-SDRC_EMR1_1_LSB=0x0000
-SDRC_EMR2_1_LSB=0x0000
-SDRC_EMR3_1_LSB=0x0000
-SDRC_ACTIM_CTRLA_1=0xBA9DC4C6
-SDRC_ACTIM_CTRLB_1=0x00012522
-SDRC_RFRCTRL_1=0x0004E201
+++ /dev/null
-//\r
-// Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-error = continue\r
-unload\r
-error = abort\r
-\r
-setreg @CP15_CONTROL = 0x0005107E\r
-setreg @pc=0x80008208\r
-setreg @cpsr=0x000000D3\r
-dis/D\r
-readfile,raw,nowarn "ZZZZZZ/FV/BEAGLEBOARD_EFI.fd"=0x80008000\r
-\r
+++ /dev/null
-#!/bin/sh\r
-#\r
-# Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-\r
-\r
-IN=`/usr/bin/cygpath -u $1`\r
-OUT=`/usr/bin/cygpath -u $2`\r
-\r
-/usr/bin/sed -e "s/\/cygdrive\/\(.\)/load\/a\/ni\/np \"\1:/g" \\r
- -e 's:\\:/:g' \\r
- -e "s/^/load\/a\/ni\/np \"/g" \\r
- -e "s/dll /dll\" \&/g" \\r
- $IN | /usr/bin/sort.exe --key=3 --output=$OUT\r
-\r
+++ /dev/null
-//\r
-// Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-\r
-error = continue\r
-unload\r
-error = abort\r
-\r
-setreg @CP15_CONTROL = 0x0005107E\r
-setreg @cpsr=0x000000D3\r
-\r
-; General clock settings.\r
-setmem /32 0x48307270=0x00000080\r
-setmem /32 0x48306D40=0x00000003\r
-setmem /32 0x48005140=0x03020A50\r
-\r
-;Clock configuration\r
-setmem /32 0x48004A40=0x0000030A\r
-setmem /32 0x48004C40=0x00000015\r
-\r
-;DPLL3 (Core) settings\r
-setmem /32 0x48004D00=0x00370037\r
-setmem /32 0x48004D30=0x00000000\r
-setmem /32 0x48004D40=0x094C0C00\r
-\r
-;DPLL4 (Peripheral) settings\r
-setmem /32 0x48004D00=0x00370037\r
-setmem /32 0x48004D30=0x00000000\r
-setmem /32 0x48004D44=0x0001B00C\r
-setmem /32 0x48004D48=0x00000009\r
-\r
-;DPLL1 (MPU) settings\r
-setmem /32 0x48004904=0x00000037\r
-setmem /32 0x48004934=0x00000000\r
-setmem /32 0x48004940=0x0011F40C\r
-setmem /32 0x48004944=0x00000001\r
-setmem /32 0x48004948=0x00000000\r
-\r
-;RAM setup.\r
-setmem /16 0x6D000010=0x0000\r
-setmem /16 0x6D000040=0x0001\r
-setmem /16 0x6D000044=0x0100\r
-setmem /16 0x6D000048=0x0000\r
-setmem /32 0x6D000060=0x0000000A\r
-setmem /32 0x6D000070=0x00000081\r
-setmem /16 0x6D000040=0x0003\r
-setmem /32 0x6D000080=0x02D04011\r
-setmem /16 0x6D000084=0x0032\r
-setmem /16 0x6D00008C=0x0000\r
-setmem /32 0x6D00009C=0xBA9DC4C6\r
-setmem /32 0x6D0000A0=0x00012522\r
-setmem /32 0x6D0000A4=0x0004E201\r
-setmem /16 0x6D000040=0x0003\r
-setmem /32 0x6D0000B0=0x02D04011\r
-setmem /16 0x6D0000B4=0x0032\r
-setmem /16 0x6D0000BC=0x0000\r
-setmem /32 0x6D0000C4=0xBA9DC4C6\r
-setmem /32 0x6D0000C8=0x00012522\r
-setmem /32 0x6D0000D4=0x0004E201\r
+++ /dev/null
-//\r
-// Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-\r
-include 'ZZZZZZ/rvi_symbols_macros.inc'\r
-\r
-macro write_symbols_file("ZZZZZZ/rvi_symbols.tmp", 0x00000000, 0x10000000)\r
-\r
-host "bash -o igncr ZZZZZZ/rvi_convert_symbols.sh ZZZZZZ/rvi_symbols.tmp ZZZZZZ/rvi_symbols.inc"\r
-include 'ZZZZZZ/rvi_symbols.inc'\r
-load /NI /NP 'ZZZZZZ/rvi_dummy.axf' ;.constdata\r
-unload rvi_dummy.axf\r
-delfile rvi_dummy.axf\r
-\r
-\r
+++ /dev/null
-//\r
-// Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-\r
-define /R int compare_guid(guid1, guid2)\r
- unsigned char *guid1;\r
- unsigned char *guid2;\r
-{\r
- return strncmp(guid1, guid2, 16);\r
-}\r
-.\r
-\r
-define /R unsigned char * find_system_table(mem_start, mem_size)\r
- unsigned char *mem_start;\r
- unsigned long mem_size;\r
-{\r
- unsigned char *mem_ptr;\r
-\r
- mem_ptr = mem_start + mem_size;\r
-\r
- do\r
- {\r
- mem_ptr -= 0x400000; // 4 MB\r
-\r
- if (strncmp(mem_ptr, "IBI SYST", 8) == 0)\r
- {\r
- return *(unsigned long *)(mem_ptr + 8); // EfiSystemTableBase\r
- }\r
-\r
- } while (mem_ptr > mem_start);\r
-\r
- return 0;\r
-}\r
-.\r
-\r
-define /R unsigned char * find_debug_info_table_header(system_table)\r
- unsigned char *system_table;\r
-{\r
- unsigned long configuration_table_entries;\r
- unsigned char *configuration_table;\r
- unsigned long index;\r
- unsigned char debug_table_guid[16];\r
-\r
- // Fill in the debug table's guid\r
- debug_table_guid[ 0] = 0x77;\r
- debug_table_guid[ 1] = 0x2E;\r
- debug_table_guid[ 2] = 0x15;\r
- debug_table_guid[ 3] = 0x49;\r
- debug_table_guid[ 4] = 0xDA;\r
- debug_table_guid[ 5] = 0x1A;\r
- debug_table_guid[ 6] = 0x64;\r
- debug_table_guid[ 7] = 0x47;\r
- debug_table_guid[ 8] = 0xB7;\r
- debug_table_guid[ 9] = 0xA2;\r
- debug_table_guid[10] = 0x7A;\r
- debug_table_guid[11] = 0xFE;\r
- debug_table_guid[12] = 0xFE;\r
- debug_table_guid[13] = 0xD9;\r
- debug_table_guid[14] = 0x5E;\r
- debug_table_guid[15] = 0x8B;\r
-\r
- configuration_table_entries = *(unsigned long *)(system_table + 64);\r
- configuration_table = *(unsigned long *)(system_table + 68);\r
-\r
- for (index = 0; index < configuration_table_entries; index++)\r
- {\r
- if (compare_guid(configuration_table, debug_table_guid) == 0)\r
- {\r
- return *(unsigned long *)(configuration_table + 16);\r
- }\r
-\r
- configuration_table += 20;\r
- }\r
-\r
- return 0;\r
-}\r
-.\r
-\r
-define /R int valid_pe_header(header)\r
- unsigned char *header;\r
-{\r
- if ((header[0x00] == 'M') &&\r
- (header[0x01] == 'Z') &&\r
- (header[0x80] == 'P') &&\r
- (header[0x81] == 'E'))\r
- {\r
- return 1;\r
- }\r
-\r
- return 0;\r
-}\r
-.\r
-\r
-define /R unsigned long pe_headersize(header)\r
- unsigned char *header;\r
-{\r
- unsigned long *size;\r
-\r
- size = header + 0x00AC;\r
-\r
- return *size;\r
-}\r
-.\r
-\r
-define /R unsigned char *pe_filename(header)\r
- unsigned char *header;\r
-{\r
- unsigned long *debugOffset;\r
- unsigned char *stringOffset;\r
-\r
- if (valid_pe_header(header))\r
- {\r
- debugOffset = header + 0x0128;\r
- stringOffset = header + *debugOffset + 0x002C;\r
-\r
- return stringOffset;\r
- }\r
-\r
- return 0;\r
-}\r
-.\r
-\r
-define /R int char_is_valid(c)\r
- unsigned char c;\r
-{\r
- if (c >= 32 && c < 127)\r
- return 1;\r
-\r
- return 0;\r
-}\r
-.\r
-\r
-define /R write_symbols_file(filename, mem_start, mem_size)\r
- unsigned char *filename;\r
- unsigned char *mem_start;\r
- unsigned long mem_size;\r
-{\r
- unsigned char *system_table;\r
- unsigned char *debug_info_table_header;\r
- unsigned char *debug_info_table;\r
- unsigned long debug_info_table_size;\r
- unsigned long index;\r
- unsigned char *debug_image_info;\r
- unsigned char *loaded_image_protocol;\r
- unsigned char *image_base;\r
- unsigned char *debug_filename;\r
- unsigned long header_size;\r
- int status;\r
-\r
- system_table = find_system_table(mem_start, mem_size);\r
- if (system_table == 0)\r
- {\r
- return;\r
- }\r
-\r
- status = fopen(88, filename, "w");\r
-\r
- debug_info_table_header = find_debug_info_table_header(system_table);\r
-\r
- debug_info_table = *(unsigned long *)(debug_info_table_header + 8);\r
- debug_info_table_size = *(unsigned long *)(debug_info_table_header + 4);\r
-\r
- for (index = 0; index < (debug_info_table_size * 4); index += 4)\r
- {\r
- debug_image_info = *(unsigned long *)(debug_info_table + index);\r
-\r
- if (debug_image_info == 0)\r
- {\r
- break;\r
- }\r
-\r
- loaded_image_protocol = *(unsigned long *)(debug_image_info + 4);\r
-\r
- image_base = *(unsigned long *)(loaded_image_protocol + 32);\r
-\r
- debug_filename = pe_filename(image_base);\r
- header_size = pe_headersize(image_base);\r
-\r
- $fprintf 88, "%s 0x%08x\n", debug_filename, image_base + header_size$;\r
- }\r
-\r
-\r
- fclose(88);\r
-}\r
-.\r
-\r
+++ /dev/null
-//\r
-// Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-\r
-error = continue\r
-\r
-unload\r
-\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-delfile 1\r
-\r
-error = abort\r
+++ /dev/null
-//\r
-// Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-// \r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-\r
- ENTRY &ram_start &ram_size\r
- \r
- ;If system is running then stop the execution so we can load symbols.\r
- break\r
- \r
- ;Reset all windows\r
- WINPAGE.RESET\r
- \r
- ;Create AREA to display the symbols we are loading.\r
- AREA.Reset\r
- AREA.Create SYMBOL 300. 100.\r
- AREA.View SYMBOL\r
- AREA.Select SYMBOL\r
- SYS.Option BE OFF\r
- \r
- ;Added based on suggestion from Lauterbach support.\r
- MMU.TABLEWALK ON\r
- MMU.ON\r
-\r
- ;Load symbols.\r
- GOSUB load_symbols &ram_start &ram_size\r
-\r
- ;Open some windows and enable semihosting.\r
- TOOLBAR ON\r
- STATUSBAR ON\r
- WINPAGE.RESET\r
- \r
- WINCLEAR\r
- WINPOS 0.0 17.0 72. 13. 0. 0. W000\r
- SYStem\r
- \r
- WINPOS 0.0 0.0 110. 55. 13. 1. W001\r
- WINTABS 10. 10. 25. 62.\r
- Data.List\r
- \r
- WINPAGE.SELECT P000\r
-\r
- //Enable semihosting\r
- System.Option.BigEndian OFF\r
-\r
- tronchip.set swi on // ARM9/10/11 variant\r
-\r
- // configure and open semihosting channel\r
- winpos 50% 50% 50% 50%\r
- term.heapinfo 0 0x20000 0x30000 0x20000\r
- term.method armswi\r
- term.mode string\r
- term.gate\r
-\r
- WINPOS 115.0 0. 70. 35. 0. 1. W002\r
- Var.Local %HEX\r
- \r
- WINPOS 115.10 45. 48. 9. 0. 0. W003\r
- Register\r
- \r
- END\r
-\r
-find_system_table:\r
- ENTRY &mem_start &mem_size\r
- &mem_ptr=&mem_start+&mem_size\r
- RPT \r
- (\r
- &mem_ptr=&mem_ptr-0x400000 // 4 MB\r
- &word1=Data.LONG(D:&mem_ptr)\r
- &word2=Data.LONG(D:&mem_ptr+0x04)\r
- IF &word1==0x20494249\r
- (\r
- IF &word2==0x54535953\r
- (\r
- &result=Data.LONG(D:&mem_ptr+0x08)\r
- RETURN &result\r
- )\r
- )\r
- )\r
- WHILE &mem_ptr>&mem_start\r
- &result=0\r
- RETURN &result\r
-\r
-compare_guid:\r
- ENTRY &guid\r
- IF Data.LONG(D:&guid)==0x49152E77\r
- (\r
- IF Data.LONG(D:&guid+0x04)==0x47641ADA\r
- (\r
- IF Data.LONG(D:&guid+0x08)==0xFE7AA2B7\r
- (\r
- IF Data.LONG(D:&guid+0x0C)==0x8B5ED9FE\r
- (\r
- RETURN 0\r
- )\r
- )\r
- )\r
- )\r
- RETURN 1 \r
-\r
-find_debug_info_table_header:\r
- ENTRY &system_table\r
- &config_table_entries=Data.LONG(D:&system_table+0x40)\r
- &config_table_pointer=Data.LONG(D:&system_table+0x44)\r
- RPT &config_table_entries\r
- (\r
- GOSUB compare_guid &config_table_pointer\r
- ENTRY &result\r
- IF &result==0\r
- (\r
- &result=Data.LONG(D:&config_table_pointer+0x10)\r
- RETURN &result\r
- ) \r
- &config_table_pointer=&config_table_pointer+0x14\r
- )\r
- RETURN 0;\r
-\r
-valid_pe_header:\r
- ENTRY &header\r
- IF Data.BYTE(D:&header+0x00)==0x4D\r
- (\r
- IF Data.BYTE(D:&header+0x01)==0x5A\r
- (\r
- IF Data.BYTE(D:&header+0x80)==0x50\r
- (\r
- IF Data.BYTE(D:&header+0x81)==0x45\r
- (\r
- RETURN 1\r
- )\r
- )\r
- )\r
- )\r
- RETURN 0\r
-\r
-get_file_string:\r
- ENTRY &stringOffset\r
-\r
- local &string\r
-\r
- &more_string=data.string(d:&stringOffset)\r
-\r
- if (string.len("&more_string")>=128.)\r
- (\r
- &string="&string"+"&more_string"\r
- &stringOffset=&stringOffset+string.len("&more_string")\r
-\r
- //Get remaining file string\r
- GOSUB get_file_string &stringOffset\r
- ENTRY &more_string\r
- &string="&string"+"&more_string"\r
- )\r
- else\r
- (\r
- &string="&string"+"&more_string"\r
- &more_string=""\r
- )\r
- RETURN &string\r
- \r
-load_symbol_file:\r
- ENTRY &header &load_address\r
- GOSUB valid_pe_header &header\r
- ENTRY &result\r
- \r
- IF &result==1\r
- (\r
- &debugOffset=Data.LONG(D:&header+0x0128)\r
- &stringOffset=&header+&debugOffset+0x002C\r
- \r
- GOSUB get_file_string &stringOffset\r
- ENTRY &filestring\r
- \r
- PRINT "&filestring 0x" &load_address\r
- TDIAG Data.load.elf &filestring &load_address /nocode /noclear\r
- )\r
- RETURN\r
-\r
-pe_headersize:\r
- ENTRY &header;\r
- RETURN Data.LONG(D:&header+0x00AC)\r
-\r
-load_symbols:\r
- ENTRY &mem_start &mem_size\r
- GOSUB find_system_table &mem_start &mem_size\r
- ENTRY &system_table\r
- GOSUB find_debug_info_table_header &system_table\r
- ENTRY &debug_info_table_header\r
- &debug_info_table=Data.LONG(D:&debug_info_table_header+0x08)\r
- &debug_info_table_size=Data.LONG(D:&debug_info_table_header+0x04)\r
- &index=0\r
- RPT &debug_info_table_size\r
- (\r
- &debug_image_info=Data.LONG(D:&debug_info_table+&index)\r
- IF &debug_image_info==0\r
- RETURN \r
- &loaded_image_protocol=Data.LONG(D:&debug_image_info+0x04);\r
- &image_base=Data.LONG(D:&loaded_image_protocol+0x20);\r
- GOSUB pe_headersize &image_base\r
- ENTRY &header_size\r
- &image_load_address=&image_base+&header_size\r
- GOSUB load_symbol_file &image_base &image_load_address\r
- &index=&index+0x4\r
- )\r
- \r
- RETURN\r
+++ /dev/null
-//\r
-// Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-// \r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-\r
- ENTRY &ram_start &ram_size\r
-\r
- ;If system is running then stop the execution so we can load symbols.\r
- break\r
- \r
- ;Reset all windows\r
- WINPAGE.RESET\r
- \r
- AREA.Reset\r
- AREA.Create SYMBOL 300. 100.\r
- AREA.View SYMBOL\r
- AREA.Select SYMBOL\r
- SYS.Option BE OFF\r
- \r
- ; Added based on suggestion from Lauterbach support.\r
- MMU.TABLEWALK ON\r
- MMU.ON\r
-\r
- GOSUB load_symbols &ram_start &ram_size\r
-\r
- ;Open some windows.\r
- WINPOS 83.125 29.063 48. 9. 0. 0. W003\r
- Register\r
-\r
- WINPOS 83.25 10. 48. 9. 0. 1. W002\r
- Var.Local\r
- \r
- END\r
-\r
-find_system_table:\r
- ENTRY &mem_start &mem_size\r
- &mem_ptr=&mem_start+&mem_size\r
- RPT \r
- (\r
- &mem_ptr=&mem_ptr-0x400000 // 4 MB\r
- &word1=Data.LONG(D:&mem_ptr)\r
- &word2=Data.LONG(D:&mem_ptr+0x04)\r
- IF &word1==0x20494249\r
- (\r
- IF &word2==0x54535953\r
- (\r
- &result=Data.LONG(D:&mem_ptr+0x08)\r
- RETURN &result\r
- )\r
- )\r
- )\r
- WHILE &mem_ptr>&mem_start\r
- &result=0\r
- RETURN &result\r
-\r
-compare_guid:\r
- ENTRY &guid\r
- IF Data.LONG(D:&guid)==0x49152E77\r
- (\r
- IF Data.LONG(D:&guid+0x04)==0x47641ADA\r
- (\r
- IF Data.LONG(D:&guid+0x08)==0xFE7AA2B7\r
- (\r
- IF Data.LONG(D:&guid+0x0C)==0x8B5ED9FE\r
- (\r
- RETURN 0\r
- )\r
- )\r
- )\r
- )\r
- RETURN 1 \r
-\r
-find_debug_info_table_header:\r
- ENTRY &system_table\r
- &config_table_entries=Data.LONG(D:&system_table+0x40)\r
- &config_table_pointer=Data.LONG(D:&system_table+0x44)\r
- RPT &config_table_entries\r
- (\r
- GOSUB compare_guid &config_table_pointer\r
- ENTRY &result\r
- IF &result==0\r
- (\r
- &result=Data.LONG(D:&config_table_pointer+0x10)\r
- RETURN &result\r
- ) \r
- &config_table_pointer=&config_table_pointer+0x14\r
- )\r
- RETURN 0;\r
-\r
-valid_pe_header:\r
- ENTRY &header\r
- IF Data.BYTE(D:&header+0x00)==0x4D\r
- (\r
- IF Data.BYTE(D:&header+0x01)==0x5A\r
- (\r
- IF Data.BYTE(D:&header+0x80)==0x50\r
- (\r
- IF Data.BYTE(D:&header+0x81)==0x45\r
- (\r
- RETURN 1\r
- )\r
- )\r
- )\r
- )\r
- RETURN 0\r
-\r
-get_file_string:\r
- ENTRY &stringOffset\r
-\r
- local &string\r
- \r
- &more_string=data.string(d:&stringOffset)\r
-\r
- if (string.len("&more_string")>=128.)\r
- (\r
- &string="&string"+"&more_string"\r
- &stringOffset=&stringOffset+string.len("&more_string")\r
-\r
- //Get remaining file string\r
- GOSUB get_file_string &stringOffset\r
- ENTRY &more_string\r
- &string="&string"+"&more_string"\r
- )\r
- else\r
- (\r
- &string="&string"+"&more_string"\r
- &more_string=""\r
- )\r
- RETURN &string\r
- \r
-load_symbol_file:\r
- ENTRY &header &load_address\r
- GOSUB valid_pe_header &header\r
- ENTRY &result\r
- \r
- IF &result==1\r
- (\r
- &debugOffset=Data.LONG(D:&header+0x0128)\r
- &stringOffset=&header+&debugOffset+0x002C\r
- \r
- &stringOffset=&stringOffset+11.\r
-\r
- GOSUB get_file_string &stringOffset\r
- ENTRY &filestring\r
- \r
- &filestring="c:"+"&filestring"\r
-\r
- PRINT "&filestring 0x" &load_address\r
- Data.load.elf &filestring &load_address /nocode /noclear\r
- )\r
- RETURN\r
-\r
-pe_headersize:\r
- ENTRY &header;\r
- RETURN Data.LONG(D:&header+0x00AC)\r
-\r
-load_symbols:\r
- ENTRY &mem_start &mem_size\r
- GOSUB find_system_table &mem_start &mem_size\r
- ENTRY &system_table\r
- GOSUB find_debug_info_table_header &system_table\r
- ENTRY &debug_info_table_header\r
- &debug_info_table=Data.LONG(D:&debug_info_table_header+0x08)\r
- &debug_info_table_size=Data.LONG(D:&debug_info_table_header+0x04)\r
- &index=0\r
- RPT &debug_info_table_size\r
- (\r
- &debug_image_info=Data.LONG(D:&debug_info_table+&index)\r
- IF &debug_image_info==0\r
- RETURN \r
- &loaded_image_protocol=Data.LONG(D:&debug_image_info+0x04);\r
- &image_base=Data.LONG(D:&loaded_image_protocol+0x20);\r
- GOSUB pe_headersize &image_base\r
- ENTRY &header_size\r
- &image_load_address=&image_base+&header_size\r
- GOSUB load_symbol_file &image_base &image_load_address\r
- &index=&index+0x4\r
- )\r
- \r
- RETURN\r
-
\ No newline at end of file
+++ /dev/null
-/** @file\r
-* Header defining the BeagleBoard constants (Base addresses, sizes, flags)\r
-*\r
-* Copyright (c) 2011, ARM Limited. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#ifndef __BEAGLEBOARD_PLATFORM_H__\r
-#define __BEAGLEBOARD_PLATFORM_H__\r
-\r
-// DDR attributes\r
-#define DDR_ATTRIBUTES_CACHED ARM_MEMORY_REGION_ATTRIBUTE_WRITE_BACK\r
-#define DDR_ATTRIBUTES_UNCACHED ARM_MEMORY_REGION_ATTRIBUTE_UNCACHED_UNBUFFERED\r
-\r
-// SoC registers. L3 interconnects\r
-#define SOC_REGISTERS_L3_PHYSICAL_BASE 0x68000000\r
-#define SOC_REGISTERS_L3_PHYSICAL_LENGTH 0x08000000\r
-#define SOC_REGISTERS_L3_ATTRIBUTES ARM_MEMORY_REGION_ATTRIBUTE_DEVICE\r
-\r
-// SoC registers. L4 interconnects\r
-#define SOC_REGISTERS_L4_PHYSICAL_BASE 0x48000000\r
-#define SOC_REGISTERS_L4_PHYSICAL_LENGTH 0x08000000\r
-#define SOC_REGISTERS_L4_ATTRIBUTES ARM_MEMORY_REGION_ATTRIBUTE_DEVICE\r
-\r
-\r
-#if 0\r
-/*******************************************\r
-// Platform Memory Map\r
-*******************************************/\r
-\r
-// Can be NOR, DOC, DRAM, SRAM\r
-#define ARM_EB_REMAP_BASE 0x00000000\r
-#define ARM_EB_REMAP_SZ 0x04000000\r
-\r
-// Motherboard Peripheral and On-chip peripheral\r
-#define ARM_EB_SMB_MB_ON_CHIP_PERIPH_BASE 0x10000000\r
-#define ARM_EB_SMB_MB_ON_CHIP_PERIPH_SZ 0x00100000\r
-#define ARM_EB_BOARD_PERIPH_BASE 0x10000000\r
-//#define ARM_EB_CHIP_PERIPH_BASE 0x10020000\r
-\r
-// SMC\r
-#define ARM_EB_SMC_BASE 0x40000000\r
-#define ARM_EB_SMC_SZ 0x20000000\r
-\r
-// NOR Flash 1\r
-#define ARM_EB_SMB_NOR_BASE 0x40000000\r
-#define ARM_EB_SMB_NOR_SZ 0x04000000 /* 64 MB */\r
-// DOC Flash\r
-#define ARM_EB_SMB_DOC_BASE 0x44000000\r
-#define ARM_EB_SMB_DOC_SZ 0x04000000 /* 64 MB */\r
-// SRAM\r
-#define ARM_EB_SMB_SRAM_BASE 0x48000000\r
-#define ARM_EB_SMB_SRAM_SZ 0x02000000 /* 32 MB */\r
-// USB, Ethernet, VRAM\r
-#define ARM_EB_SMB_PERIPH_BASE 0x4E000000\r
-//#define ARM_EB_SMB_PERIPH_VRAM 0x4C000000\r
-#define ARM_EB_SMB_PERIPH_SZ 0x02000000 /* 32 MB */\r
-\r
-// DRAM\r
-#define ARM_EB_DRAM_BASE 0x70000000\r
-#define ARM_EB_DRAM_SZ 0x10000000\r
-\r
-// Logic Tile\r
-#define ARM_EB_LOGIC_TILE_BASE 0xC0000000\r
-#define ARM_EB_LOGIC_TILE_SZ 0x40000000\r
-\r
-/*******************************************\r
-// Motherboard peripherals\r
-*******************************************/\r
-\r
-// Define MotherBoard SYS flags offsets (from ARM_EB_BOARD_PERIPH_BASE)\r
-#define ARM_EB_SYS_FLAGS_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00030)\r
-#define ARM_EB_SYS_FLAGS_SET_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00030)\r
-#define ARM_EB_SYS_FLAGS_CLR_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00034)\r
-#define ARM_EB_SYS_FLAGS_NV_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00038)\r
-#define ARM_EB_SYS_FLAGS_NV_SET_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00038)\r
-#define ARM_EB_SYS_FLAGS_NV_CLR_REG (ARM_EB_BOARD_PERIPH_BASE + 0x0003C)\r
-#define ARM_EB_SYS_CLCD (ARM_EB_BOARD_PERIPH_BASE + 0x00050)\r
-#define ARM_EB_SYS_PROCID0_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00084)\r
-#define ARM_EB_SYS_PROCID1_REG (ARM_EB_BOARD_PERIPH_BASE + 0x00088)\r
-#define ARM_EB_SYS_CFGDATA_REG (ARM_EB_BOARD_PERIPH_BASE + 0x000A0)\r
-#define ARM_EB_SYS_CFGCTRL_REG (ARM_EB_BOARD_PERIPH_BASE + 0x000A4)\r
-#define ARM_EB_SYS_CFGSTAT_REG (ARM_EB_BOARD_PERIPH_BASE + 0x000A8)\r
-\r
-// SP810 Controller\r
-#define SP810_CTRL_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x01000)\r
-\r
-// SYSTRCL Register\r
-#define ARM_EB_SYSCTRL 0x10001000\r
-\r
-// Uart0\r
-#define PL011_CONSOLE_UART_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x09000)\r
-#define PL011_CONSOLE_UART_SPEED 115200\r
-\r
-// SP804 Timer Bases\r
-#define SP804_TIMER0_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x11000)\r
-#define SP804_TIMER1_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x11020)\r
-#define SP804_TIMER2_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x12000)\r
-#define SP804_TIMER3_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x12020)\r
-\r
-// PL301 RTC\r
-#define PL031_RTC_BASE (ARM_EB_BOARD_PERIPH_BASE + 0x17000)\r
-\r
-// Dynamic Memory Controller Base\r
-#define ARM_EB_DMC_BASE 0x10018000\r
-\r
-// Static Memory Controller Base\r
-#define ARM_EB_SMC_CTRL_BASE 0x10080000\r
-\r
-#define PL111_CLCD_BASE 0x10020000\r
-//TODO: FIXME ... Reserved the memory in UEFI !!! Otherwise risk of corruption\r
-#define PL111_CLCD_VRAM_BASE 0x78000000\r
-\r
-#define ARM_EB_SYS_OSCCLK4 0x1000001C\r
-\r
-\r
-/*// System Configuration Controller register Base addresses\r
-//#define ARM_EB_SYS_CFG_CTRL_BASE 0x100E2000\r
-#define ARM_EB_SYS_CFGRW0_REG 0x100E2000\r
-#define ARM_EB_SYS_CFGRW1_REG 0x100E2004\r
-#define ARM_EB_SYS_CFGRW2_REG 0x100E2008\r
-\r
-#define ARM_EB_CFGRW1_REMAP_NOR0 0\r
-#define ARM_EB_CFGRW1_REMAP_NOR1 (1 << 28)\r
-#define ARM_EB_CFGRW1_REMAP_EXT_AXI (1 << 29)\r
-#define ARM_EB_CFGRW1_REMAP_DRAM (1 << 30)\r
-\r
-// PL301 Fast AXI Base Address\r
-#define ARM_EB_FAXI_BASE 0x100E9000\r
-\r
-// L2x0 Cache Controller Base Address\r
-//#define ARM_EB_L2x0_CTLR_BASE 0x1E00A000*/\r
-\r
-\r
-// PL031 RTC - Other settings\r
-#define PL031_PPM_ACCURACY 300000000\r
-\r
-/*******************************************\r
-// Interrupt Map\r
-*******************************************/\r
-\r
-// Timer Interrupts\r
-#define TIMER01_INTERRUPT_NUM 34\r
-#define TIMER23_INTERRUPT_NUM 35\r
-\r
-\r
-/*******************************************\r
-// EFI Memory Map in Permanent Memory (DRAM)\r
-*******************************************/\r
-\r
-// This region is allocated at the bottom of the DRAM. It will be used\r
-// for fixed address allocations such as Vector Table\r
-#define ARM_EB_EFI_FIX_ADDRESS_REGION_SZ SIZE_8MB\r
-\r
-// This region is the memory declared to PEI as permanent memory for PEI\r
-// and DXE. EFI stacks and heaps will be declared in this region.\r
-#define ARM_EB_EFI_MEMORY_REGION_SZ 0x1000000\r
-#endif\r
-\r
-typedef enum {\r
- REVISION_XM,\r
- REVISION_UNKNOWN0,\r
- REVISION_UNKNOWN1,\r
- REVISION_UNKNOWN2,\r
- REVISION_UNKNOWN3,\r
- REVISION_C4,\r
- REVISION_C123,\r
- REVISION_AB,\r
-} BEAGLEBOARD_REVISION;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2011-2012, ARM Limited. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#include <Library/IoLib.h>\r
-#include <Library/ArmPlatformLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-#include <BeagleBoard.h>\r
-\r
-VOID\r
-PadConfiguration (\r
- BEAGLEBOARD_REVISION Revision\r
- );\r
-\r
-VOID\r
-ClockInit (\r
- VOID\r
- );\r
-\r
-/**\r
- Detect board revision\r
-\r
- @return Board revision\r
-**/\r
-BEAGLEBOARD_REVISION\r
-BeagleBoardGetRevision (\r
- VOID\r
- )\r
-{\r
- UINT32 OldPinDir;\r
- UINT32 Revision;\r
-\r
- // Read GPIO 171, 172, 173\r
- OldPinDir = MmioRead32 (GPIO6_BASE + GPIO_OE);\r
- MmioWrite32(GPIO6_BASE + GPIO_OE, (OldPinDir | BIT11 | BIT12 | BIT13));\r
- Revision = MmioRead32 (GPIO6_BASE + GPIO_DATAIN);\r
-\r
- // Restore I/O settings\r
- MmioWrite32 (GPIO6_BASE + GPIO_OE, OldPinDir);\r
-\r
- return (BEAGLEBOARD_REVISION)((Revision >> 11) & 0x7);\r
-}\r
-\r
-/**\r
- Return the current Boot Mode\r
-\r
- This function returns the boot reason on the platform\r
-\r
-**/\r
-EFI_BOOT_MODE\r
-ArmPlatformGetBootMode (\r
- VOID\r
- )\r
-{\r
- return BOOT_WITH_FULL_CONFIGURATION;\r
-}\r
-\r
-/**\r
- Initialize controllers that must setup at the early stage\r
-\r
- Some peripherals must be initialized in Secure World.\r
- For example, some L2x0 requires to be initialized in Secure World\r
-\r
-**/\r
-RETURN_STATUS\r
-ArmPlatformInitialize (\r
- IN UINTN MpId\r
- )\r
-{\r
- BEAGLEBOARD_REVISION Revision;\r
-\r
- Revision = BeagleBoardGetRevision();\r
-\r
- // Set up Pin muxing.\r
- PadConfiguration (Revision);\r
-\r
- // Set up system clocking\r
- ClockInit ();\r
-\r
- // Turn off the functional clock for Timer 3\r
- MmioAnd32 (CM_FCLKEN_PER, 0xFFFFFFFF ^ CM_ICLKEN_PER_EN_GPT3_ENABLE );\r
- ArmDataSynchronizationBarrier ();\r
-\r
- // Clear IRQs\r
- MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);\r
- ArmDataSynchronizationBarrier ();\r
-\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-VOID\r
-ArmPlatformGetPlatformPpiList (\r
- OUT UINTN *PpiListSize,\r
- OUT EFI_PEI_PPI_DESCRIPTOR **PpiList\r
- )\r
-{\r
- *PpiListSize = 0;\r
- *PpiList = NULL;\r
-}\r
-\r
-UINTN\r
-ArmPlatformGetCorePosition (\r
- IN UINTN MpId\r
- )\r
-{\r
- return 1;\r
-}\r
-\r
+++ /dev/null
-#\r
-# Copyright (c) 2012-2013, ARM Limited. All rights reserved.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-\r
-#include <AsmMacroIoLib.h>\r
-#include <AutoGen.h>\r
-\r
-.text\r
-.align 2\r
-\r
-GCC_ASM_EXPORT(ArmPlatformIsPrimaryCore)\r
-GCC_ASM_EXPORT(ArmPlatformGetPrimaryCoreMpId)\r
-GCC_ASM_EXPORT(ArmPlatformPeiBootAction)\r
-\r
-GCC_ASM_IMPORT(ArmReadMpidr)\r
-\r
-//UINTN\r
-//ArmPlatformIsPrimaryCore (\r
-// IN UINTN MpId\r
-// );\r
-ASM_PFX(ArmPlatformIsPrimaryCore):\r
- // BeagleBoard has a single core. We must always return 1.\r
- mov r0, #1\r
- bx lr\r
-\r
-ASM_PFX(ArmPlatformPeiBootAction):\r
- bx lr\r
-\r
-//UINTN\r
-//ArmPlatformGetPrimaryCoreMpId (\r
-// VOID\r
-// );\r
-ASM_PFX(ArmPlatformGetPrimaryCoreMpId):\r
- // The BeagleBoard is a uniprocessor platform. The MPIDR of primary core is\r
- // always the MPIDR of the calling CPU.\r
- b ASM_PFX(ArmReadMpidr)\r
-\r
-ASM_FUNCTION_REMOVE_IF_UNREFERENCED\r
+++ /dev/null
-//\r
-// Copyright (c) 2012-2013, ARM Limited. All rights reserved.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-\r
-#include <AsmMacroIoLib.h>\r
-#include <Base.h>\r
-\r
-#include <AutoGen.h>\r
-\r
- INCLUDE AsmMacroIoLib.inc\r
-\r
- EXPORT ArmPlatformPeiBootAction\r
- EXPORT ArmPlatformIsPrimaryCore\r
- EXPORT ArmPlatformGetPrimaryCoreMpId\r
-\r
- IMPORT ArmReadMpidr\r
-\r
- AREA BeagleBoardHelper, CODE, READONLY\r
-\r
-//UINTN\r
-//ArmPlatformIsPrimaryCore (\r
-// IN UINTN MpId\r
-// );\r
-ArmPlatformIsPrimaryCore FUNCTION\r
- // BeagleBoard has a single core. We must always return 1.\r
- mov r0, #1\r
- bx lr\r
- ENDFUNC\r
-\r
-ArmPlatformPeiBootAction FUNCTION\r
- bx lr\r
- ENDFUNC\r
-\r
-//UINTN\r
-//ArmPlatformGetPrimaryCoreMpId (\r
-// VOID\r
-// );\r
-ArmPlatformGetPrimaryCoreMpId FUNCTION\r
- // The BeagleBoard is a uniprocessor platform. The MPIDR of primary core is\r
- // always the MPIDR of the calling CPU.\r
- b ArmReadMpidr\r
- ENDFUNC\r
-\r
- END\r
+++ /dev/null
-#/* @file\r
-# Copyright (c) 2011-2013, ARM Limited. All rights reserved.\r
-# Copyright (c) 2016, Linaro Ltd. All rights reserved.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#*/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BeagleBoardLib\r
- FILE_GUID = 736343a0-1d96-11e0-aaaa-0002a5d5c51b\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = ArmPlatformLib\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- ArmPkg/ArmPkg.dec\r
- ArmPlatformPkg/ArmPlatformPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
- BeagleBoardPkg/BeagleBoardPkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- ArmLib\r
- MemoryAllocationLib\r
-\r
-[Sources.common]\r
- BeagleBoardHelper.asm | RVCT\r
- BeagleBoardHelper.S | GCC\r
- BeagleBoard.c\r
- BeagleBoardMem.c\r
- PadConfiguration.c\r
- Clock.c\r
- BeagleBoardHelper.S | GCC\r
- BeagleBoardHelper.asm | RVCT\r
-\r
-[FixedPcd]\r
- gArmTokenSpaceGuid.PcdFdBaseAddress\r
- gArmTokenSpaceGuid.PcdFdSize\r
-\r
- gArmTokenSpaceGuid.PcdSystemMemoryBase\r
- gArmTokenSpaceGuid.PcdSystemMemorySize\r
-\r
- gEmbeddedTokenSpaceGuid.PcdInterruptBaseAddress\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2011, ARM Limited. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#include <Library/ArmPlatformLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/IoLib.h>\r
-\r
-#include <BeagleBoard.h>\r
-\r
-#define MAX_VIRTUAL_MEMORY_MAP_DESCRIPTORS 4\r
-\r
-/**\r
- Return the Virtual Memory Map of your platform\r
-\r
- This Virtual Memory Map is used by MemoryInitPei Module to initialize the MMU on your platform.\r
-\r
- @param[out] VirtualMemoryMap Array of ARM_MEMORY_REGION_DESCRIPTOR describing a Physical-to-\r
- Virtual Memory mapping. This array must be ended by a zero-filled\r
- entry\r
-\r
-**/\r
-VOID\r
-ArmPlatformGetVirtualMemoryMap (\r
- IN ARM_MEMORY_REGION_DESCRIPTOR** VirtualMemoryMap\r
- )\r
-{\r
- ARM_MEMORY_REGION_ATTRIBUTES CacheAttributes;\r
- UINTN Index = 0;\r
- ARM_MEMORY_REGION_DESCRIPTOR *VirtualMemoryTable;\r
-\r
- ASSERT(VirtualMemoryMap != NULL);\r
-\r
- VirtualMemoryTable = (ARM_MEMORY_REGION_DESCRIPTOR*)AllocatePages(EFI_SIZE_TO_PAGES (sizeof(ARM_MEMORY_REGION_DESCRIPTOR) * MAX_VIRTUAL_MEMORY_MAP_DESCRIPTORS));\r
- if (VirtualMemoryTable == NULL) {\r
- return;\r
- }\r
-\r
- CacheAttributes = DDR_ATTRIBUTES_CACHED;\r
-\r
- // ReMap (Either NOR Flash or DRAM)\r
- VirtualMemoryTable[Index].PhysicalBase = PcdGet64 (PcdSystemMemoryBase);\r
- VirtualMemoryTable[Index].VirtualBase = PcdGet64 (PcdSystemMemoryBase);\r
- VirtualMemoryTable[Index].Length = PcdGet64 (PcdSystemMemorySize);\r
- VirtualMemoryTable[Index].Attributes = CacheAttributes;\r
-\r
- // SOC Registers. L3 interconnects\r
- VirtualMemoryTable[++Index].PhysicalBase = SOC_REGISTERS_L3_PHYSICAL_BASE;\r
- VirtualMemoryTable[Index].VirtualBase = SOC_REGISTERS_L3_PHYSICAL_BASE;\r
- VirtualMemoryTable[Index].Length = SOC_REGISTERS_L3_PHYSICAL_LENGTH;\r
- VirtualMemoryTable[Index].Attributes = SOC_REGISTERS_L3_ATTRIBUTES;\r
-\r
- // SOC Registers. L4 interconnects\r
- VirtualMemoryTable[++Index].PhysicalBase = SOC_REGISTERS_L4_PHYSICAL_BASE;\r
- VirtualMemoryTable[Index].VirtualBase = SOC_REGISTERS_L4_PHYSICAL_BASE;\r
- VirtualMemoryTable[Index].Length = SOC_REGISTERS_L4_PHYSICAL_LENGTH;\r
- VirtualMemoryTable[Index].Attributes = SOC_REGISTERS_L4_ATTRIBUTES;\r
-\r
- // End of Table\r
- VirtualMemoryTable[++Index].PhysicalBase = 0;\r
- VirtualMemoryTable[Index].VirtualBase = 0;\r
- VirtualMemoryTable[Index].Length = 0;\r
- VirtualMemoryTable[Index].Attributes = (ARM_MEMORY_REGION_ATTRIBUTES)0;\r
-\r
- ASSERT((Index + 1) == MAX_VIRTUAL_MEMORY_MAP_DESCRIPTORS);\r
-\r
- *VirtualMemoryMap = VirtualMemoryTable;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-\r
-VOID\r
-ClockInit (\r
- VOID\r
- )\r
-{\r
- //DPLL1 - DPLL4 are configured part of Configuration header which OMAP3 ROM parses.\r
-\r
- // Enable PLL5 and set to 120 MHz as a reference clock.\r
- MmioWrite32 (CM_CLKSEL4_PLL, CM_CLKSEL_PLL_MULT(120) | CM_CLKSEL_PLL_DIV(13));\r
- MmioWrite32 (CM_CLKSEL5_PLL, CM_CLKSEL_DIV_120M(1));\r
- MmioWrite32 (CM_CLKEN2_PLL, CM_CLKEN_FREQSEL_075_100 | CM_CLKEN_ENABLE);\r
-\r
- // Turn on functional & interface clocks to the USBHOST power domain\r
- MmioOr32(CM_FCLKEN_USBHOST, CM_FCLKEN_USBHOST_EN_USBHOST2_ENABLE\r
- | CM_FCLKEN_USBHOST_EN_USBHOST1_ENABLE);\r
- MmioOr32(CM_ICLKEN_USBHOST, CM_ICLKEN_USBHOST_EN_USBHOST_ENABLE);\r
-\r
- // Turn on functional & interface clocks to the USBTLL block.\r
- MmioOr32(CM_FCLKEN3_CORE, CM_FCLKEN3_CORE_EN_USBTLL_ENABLE);\r
- MmioOr32(CM_ICLKEN3_CORE, CM_ICLKEN3_CORE_EN_USBTLL_ENABLE);\r
-\r
- // Turn on functional & interface clocks to MMC1 and I2C1 modules.\r
- MmioOr32(CM_FCLKEN1_CORE, CM_FCLKEN1_CORE_EN_MMC1_ENABLE\r
- | CM_FCLKEN1_CORE_EN_I2C1_ENABLE);\r
- MmioOr32(CM_ICLKEN1_CORE, CM_ICLKEN1_CORE_EN_MMC1_ENABLE\r
- | CM_ICLKEN1_CORE_EN_I2C1_ENABLE);\r
-\r
- // Turn on functional & interface clocks to various Peripherals.\r
- MmioOr32(CM_FCLKEN_PER, CM_FCLKEN_PER_EN_UART3_ENABLE\r
- | CM_FCLKEN_PER_EN_GPT4_ENABLE\r
- | CM_FCLKEN_PER_EN_GPIO2_ENABLE\r
- | CM_FCLKEN_PER_EN_GPIO3_ENABLE\r
- | CM_FCLKEN_PER_EN_GPIO4_ENABLE\r
- | CM_FCLKEN_PER_EN_GPIO5_ENABLE\r
- | CM_FCLKEN_PER_EN_GPIO6_ENABLE);\r
- MmioOr32(CM_ICLKEN_PER, CM_ICLKEN_PER_EN_UART3_ENABLE\r
- | CM_ICLKEN_PER_EN_GPT3_ENABLE\r
- | CM_ICLKEN_PER_EN_GPT4_ENABLE\r
- | CM_ICLKEN_PER_EN_GPIO2_ENABLE\r
- | CM_ICLKEN_PER_EN_GPIO3_ENABLE\r
- | CM_ICLKEN_PER_EN_GPIO4_ENABLE\r
- | CM_ICLKEN_PER_EN_GPIO5_ENABLE\r
- | CM_ICLKEN_PER_EN_GPIO6_ENABLE);\r
-\r
- // Turn on functional & inteface clocks to various wakeup modules.\r
- MmioOr32(CM_FCLKEN_WKUP, CM_FCLKEN_WKUP_EN_GPIO1_ENABLE\r
- | CM_FCLKEN_WKUP_EN_WDT2_ENABLE);\r
- MmioOr32(CM_ICLKEN_WKUP, CM_ICLKEN_WKUP_EN_GPIO1_ENABLE\r
- | CM_ICLKEN_WKUP_EN_WDT2_ENABLE);\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Omap3530/Omap3530.h>\r
-#include <BeagleBoard.h>\r
-\r
-#define NUM_PINS_SHARED 232\r
-#define NUM_PINS_ABC 6\r
-#define NUM_PINS_XM 12\r
-\r
-PAD_CONFIGURATION PadConfigurationTableShared[] = {\r
- //Pin, MuxMode, PullConfig, InputEnable\r
- { SDRC_D0, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D1, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D2, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D3, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D4, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D5, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D6, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D7, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D8, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D9, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D10, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D11, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D12, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D13, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D14, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D15, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D16, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D17, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D18, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D19, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D20, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D21, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D22, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D23, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D24, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D25, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D26, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D27, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D28, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D29, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D30, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_D31, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_CLK, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_DQS0, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_CKE0, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { SDRC_CKE1, MUXMODE7, PULL_DISABLED, INPUT },\r
- { SDRC_DQS1, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_DQS2, MUXMODE0, PULL_DISABLED, INPUT },\r
- { SDRC_DQS3, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_A1, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_A2, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_A3, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_A4, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_A5, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_A6, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_A7, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_A8, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_A9, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_A10, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_D0, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D1, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D2, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D3, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D4, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D5, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D6, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D7, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D8, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D9, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D10, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D11, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D12, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D13, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D14, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_D15, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_NCS0, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_NCS1, MUXMODE0, PULL_UP_SELECTED, OUTPUT },\r
- { GPMC_NCS2, MUXMODE0, PULL_UP_SELECTED, OUTPUT },\r
- { GPMC_NCS3, MUXMODE0, PULL_UP_SELECTED, OUTPUT },\r
- { GPMC_NCS4, MUXMODE0, PULL_UP_SELECTED, OUTPUT },\r
- { GPMC_NCS5, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_NCS6, MUXMODE1, PULL_DISABLED, INPUT },\r
- { GPMC_NCS7, MUXMODE1, PULL_UP_SELECTED, INPUT },\r
- { GPMC_CLK, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_NADV_ALE, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_NOE, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_NWE, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_NBE0_CLE, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { GPMC_NBE1, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_NWP, MUXMODE0, PULL_DISABLED, INPUT },\r
- { GPMC_WAIT0, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { GPMC_WAIT1, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { GPMC_WAIT2, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { GPMC_WAIT3, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { DSS_PCLK, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_HSYNC, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_PSYNC, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_ACBIAS, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA0, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA1, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA2, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA3, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA4, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA5, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA6, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA7, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA8, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA9, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA10, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA11, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA12, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA13, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA14, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA15, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA16, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA17, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { CAM_HS, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { CAM_VS, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { CAM_XCLKA, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { CAM_PCLK, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { CAM_FLD, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { CAM_D0, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D1, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D2, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D3, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D4, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D5, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D6, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D7, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D8, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D9, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D10, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_D11, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CAM_XCLKB, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { CAM_WEN, MUXMODE4, PULL_DISABLED, INPUT },\r
- { CAM_STROBE, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { CSI2_DX0, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CSI2_DY0, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CSI2_DX1, MUXMODE0, PULL_DISABLED, INPUT },\r
- { CSI2_DY1, MUXMODE0, PULL_DISABLED, INPUT },\r
- { MCBSP2_FSX, MUXMODE0, PULL_DISABLED, INPUT },\r
- { MCBSP2_CLKX, MUXMODE0, PULL_DISABLED, INPUT },\r
- { MCBSP2_DR, MUXMODE0, PULL_DISABLED, INPUT },\r
- { MCBSP2_DX, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { MMC1_CLK, MUXMODE0, PULL_UP_SELECTED, OUTPUT },\r
- { MMC1_CMD, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MMC1_DAT0, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MMC1_DAT1, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MMC1_DAT2, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MMC1_DAT3, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MMC1_DAT4, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MMC1_DAT5, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MMC1_DAT6, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MMC1_DAT7, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MMC2_CLK, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MMC2_CMD, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MMC2_DAT0, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MMC2_DAT1, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MMC2_DAT2, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MMC2_DAT3, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MMC2_DAT4, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MMC2_DAT5, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MMC2_DAT6, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MMC2_DAT7, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MCBSP3_DX, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { MCBSP3_DR, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { MCBSP3_CLKX, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { MCBSP3_FSX, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { UART2_CTS, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { UART2_RTS, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { UART2_TX, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { UART2_RX, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { UART1_TX, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { UART1_RTS, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { UART1_CTS, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { UART1_RX, MUXMODE0, PULL_DISABLED, INPUT },\r
- { MCBSP4_CLKX, MUXMODE1, PULL_DISABLED, INPUT },\r
- { MCBSP4_DR, MUXMODE1, PULL_DISABLED, INPUT },\r
- { MCBSP4_DX, MUXMODE1, PULL_DISABLED, INPUT },\r
- { MCBSP4_FSX, MUXMODE1, PULL_DISABLED, INPUT },\r
- { MCBSP1_CLKR, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { MCBSP1_FSR, MUXMODE4, PULL_UP_SELECTED, OUTPUT },\r
- { MCBSP1_DX, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { MCBSP1_DR, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { MCBSP1_CLKS, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MCBSP1_FSX, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { MCBSP1_CLKX, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { UART3_CTS_RCTX,MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { UART3_RTS_SD, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { UART3_RX_IRRX, MUXMODE0, PULL_DISABLED, INPUT },\r
- { UART3_TX_IRTX, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { HSUSB0_CLK, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_STP, MUXMODE0, PULL_UP_SELECTED, OUTPUT },\r
- { HSUSB0_DIR, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_NXT, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_DATA0, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_DATA1, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_DATA2, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_DATA3, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_DATA4, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_DATA5, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_DATA6, MUXMODE0, PULL_DISABLED, INPUT },\r
- { HSUSB0_DATA7, MUXMODE0, PULL_DISABLED, INPUT },\r
- { I2C1_SCL, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { I2C1_SDA, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { I2C2_SCL, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { I2C2_SDA, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { I2C3_SCL, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { I2C3_SDA, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { HDQ_SIO, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { MCSPI1_CLK, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MCSPI1_SIMO, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { MCSPI1_SOMI, MUXMODE0, PULL_DISABLED, INPUT },\r
- { MCSPI1_CS0, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { MCSPI1_CS1, MUXMODE0, PULL_UP_SELECTED, OUTPUT },\r
- { MCSPI1_CS2, MUXMODE4, PULL_DISABLED, OUTPUT },\r
- { MCSPI1_CS3, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { MCSPI2_CLK, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { MCSPI2_SIMO, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { MCSPI2_SOMI, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { MCSPI2_CS0, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { MCSPI2_CS1, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { SYS_NIRQ, MUXMODE0, PULL_UP_SELECTED, INPUT },\r
- { SYS_CLKOUT2, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { ETK_CLK, MUXMODE3, PULL_UP_SELECTED, OUTPUT },\r
- { ETK_CTL, MUXMODE3, PULL_UP_SELECTED, OUTPUT },\r
- { ETK_D0, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D1, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D2, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D3, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D4, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D5, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D6, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D7, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D8, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D9, MUXMODE4, PULL_UP_SELECTED, INPUT },\r
- { ETK_D10, MUXMODE3, PULL_UP_SELECTED, OUTPUT },\r
- { ETK_D11, MUXMODE3, PULL_UP_SELECTED, OUTPUT },\r
- { ETK_D12, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D13, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D14, MUXMODE3, PULL_UP_SELECTED, INPUT },\r
- { ETK_D15, MUXMODE3, PULL_UP_SELECTED, INPUT }\r
-};\r
-\r
-PAD_CONFIGURATION PadConfigurationTableAbc[] = {\r
- { DSS_DATA18, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA19, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA20, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA21, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA22, MUXMODE0, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA23, MUXMODE0, PULL_DISABLED, OUTPUT }\r
-};\r
-\r
-PAD_CONFIGURATION PadConfigurationTableXm[] = {\r
- { DSS_DATA18, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA19, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA20, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA21, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA22, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { DSS_DATA23, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { SYS_BOOT0, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { SYS_BOOT1, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { SYS_BOOT3, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { SYS_BOOT4, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { SYS_BOOT5, MUXMODE3, PULL_DISABLED, OUTPUT },\r
- { SYS_BOOT6, MUXMODE3, PULL_DISABLED, OUTPUT }\r
-};\r
-\r
-VOID\r
-PadConfiguration (\r
- BEAGLEBOARD_REVISION Revision\r
- )\r
-{\r
- UINTN Index;\r
- UINT16 PadConfiguration;\r
- PAD_CONFIGURATION *BoardConfiguration;\r
- UINTN NumPinsToConfigure;\r
-\r
- for (Index = 0; Index < NUM_PINS_SHARED; Index++) {\r
- // Set up Pad configuration for particular pin.\r
- PadConfiguration = (PadConfigurationTableShared[Index].MuxMode << MUXMODE_OFFSET);\r
- PadConfiguration |= (PadConfigurationTableShared[Index].PullConfig << PULL_CONFIG_OFFSET);\r
- PadConfiguration |= (PadConfigurationTableShared[Index].InputEnable << INPUTENABLE_OFFSET);\r
-\r
- // Configure the pin with specific Pad configuration.\r
- MmioWrite16(PadConfigurationTableShared[Index].Pin, PadConfiguration);\r
- }\r
-\r
- if (Revision == REVISION_XM) {\r
- BoardConfiguration = PadConfigurationTableXm;\r
- NumPinsToConfigure = NUM_PINS_XM;\r
- } else {\r
- BoardConfiguration = PadConfigurationTableAbc;\r
- NumPinsToConfigure = NUM_PINS_ABC;\r
- }\r
-\r
- for (Index = 0; Index < NumPinsToConfigure; Index++) {\r
- //Set up Pad configuration for particular pin.\r
- PadConfiguration = (BoardConfiguration[Index].MuxMode << MUXMODE_OFFSET);\r
- PadConfiguration |= (BoardConfiguration[Index].PullConfig << PULL_CONFIG_OFFSET);\r
- PadConfiguration |= (BoardConfiguration[Index].InputEnable << INPUTENABLE_OFFSET);\r
-\r
- //Configure the pin with specific Pad configuration.\r
- MmioWrite16(BoardConfiguration[Index].Pin, PadConfiguration);\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
- PE/COFF Loader Library implementation that wraps a protocol passed up from\r
- SEC/PEI via a HOB. This is done to save space.\r
-\r
- Copyright (c) 2010, Intel Corporation. All rights reserved.<BR>\r
- Portions copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/HobLib.h>\r
-\r
-#include <Protocol/PeCoffLoader.h>\r
-\r
-\r
-PE_COFF_LOADER_PROTOCOL *gPeCoffLoader = NULL;\r
-\r
-\r
-/**\r
- Retrieves information about a PE/COFF image.\r
-\r
- Computes the PeCoffHeaderOffset, IsTeImage, ImageType, ImageAddress, ImageSize,\r
- DestinationAddress, RelocationsStripped, SectionAlignment, SizeOfHeaders, and\r
- DebugDirectoryEntryRva fields of the ImageContext structure.\r
- If ImageContext is NULL, then return RETURN_INVALID_PARAMETER.\r
- If the PE/COFF image accessed through the ImageRead service in the ImageContext\r
- structure is not a supported PE/COFF image type, then return RETURN_UNSUPPORTED.\r
- If any errors occur while computing the fields of ImageContext,\r
- then the error status is returned in the ImageError field of ImageContext.\r
- If the image is a TE image, then SectionAlignment is set to 0.\r
- The ImageRead and Handle fields of ImageContext structure must be valid prior\r
- to invoking this service.\r
-\r
- @param ImageContext Pointer to the image context structure that describes the PE/COFF\r
- image that needs to be examined by this function.\r
-\r
- @retval RETURN_SUCCESS The information on the PE/COFF image was collected.\r
- @retval RETURN_INVALID_PARAMETER ImageContext is NULL.\r
- @retval RETURN_UNSUPPORTED The PE/COFF image is not supported.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-PeCoffLoaderGetImageInfo (\r
- IN OUT PE_COFF_LOADER_IMAGE_CONTEXT *ImageContext\r
- )\r
-{\r
- return gPeCoffLoader->GetImageInfo (ImageContext);\r
-}\r
-\r
-\r
-/**\r
- Applies relocation fixups to a PE/COFF image that was loaded with PeCoffLoaderLoadImage().\r
-\r
- If the DestinationAddress field of ImageContext is 0, then use the ImageAddress field of\r
- ImageContext as the relocation base address. Otherwise, use the DestinationAddress field\r
- of ImageContext as the relocation base address. The caller must allocate the relocation\r
- fixup log buffer and fill in the FixupData field of ImageContext prior to calling this function.\r
-\r
- The ImageRead, Handle, PeCoffHeaderOffset, IsTeImage, Machine, ImageType, ImageAddress,\r
- ImageSize, DestinationAddress, RelocationsStripped, SectionAlignment, SizeOfHeaders,\r
- DebugDirectoryEntryRva, EntryPoint, FixupDataSize, CodeView, PdbPointer, and FixupData of\r
- the ImageContext structure must be valid prior to invoking this service.\r
-\r
- If ImageContext is NULL, then ASSERT().\r
-\r
- Note that if the platform does not maintain coherency between the instruction cache(s) and the data\r
- cache(s) in hardware, then the caller is responsible for performing cache maintenance operations\r
- prior to transferring control to a PE/COFF image that is loaded using this library.\r
-\r
- @param ImageContext Pointer to the image context structure that describes the PE/COFF\r
- image that is being relocated.\r
-\r
- @retval RETURN_SUCCESS The PE/COFF image was relocated.\r
- Extended status information is in the ImageError field of ImageContext.\r
- @retval RETURN_LOAD_ERROR The image in not a valid PE/COFF image.\r
- Extended status information is in the ImageError field of ImageContext.\r
- @retval RETURN_UNSUPPORTED A relocation record type is not supported.\r
- Extended status information is in the ImageError field of ImageContext.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-PeCoffLoaderRelocateImage (\r
- IN OUT PE_COFF_LOADER_IMAGE_CONTEXT *ImageContext\r
- )\r
-{\r
- return gPeCoffLoader->RelocateImage (ImageContext);\r
-}\r
-\r
-/**\r
- Loads a PE/COFF image into memory.\r
-\r
- Loads the PE/COFF image accessed through the ImageRead service of ImageContext into the buffer\r
- specified by the ImageAddress and ImageSize fields of ImageContext. The caller must allocate\r
- the load buffer and fill in the ImageAddress and ImageSize fields prior to calling this function.\r
- The EntryPoint, FixupDataSize, CodeView, PdbPointer and HiiResourceData fields of ImageContext are computed.\r
- The ImageRead, Handle, PeCoffHeaderOffset, IsTeImage, Machine, ImageType, ImageAddress, ImageSize,\r
- DestinationAddress, RelocationsStripped, SectionAlignment, SizeOfHeaders, and DebugDirectoryEntryRva\r
- fields of the ImageContext structure must be valid prior to invoking this service.\r
-\r
- If ImageContext is NULL, then ASSERT().\r
-\r
- Note that if the platform does not maintain coherency between the instruction cache(s) and the data\r
- cache(s) in hardware, then the caller is responsible for performing cache maintenance operations\r
- prior to transferring control to a PE/COFF image that is loaded using this library.\r
-\r
- @param ImageContext Pointer to the image context structure that describes the PE/COFF\r
- image that is being loaded.\r
-\r
- @retval RETURN_SUCCESS The PE/COFF image was loaded into the buffer specified by\r
- the ImageAddress and ImageSize fields of ImageContext.\r
- Extended status information is in the ImageError field of ImageContext.\r
- @retval RETURN_BUFFER_TOO_SMALL The caller did not provide a large enough buffer.\r
- Extended status information is in the ImageError field of ImageContext.\r
- @retval RETURN_LOAD_ERROR The PE/COFF image is an EFI Runtime image with no relocations.\r
- Extended status information is in the ImageError field of ImageContext.\r
- @retval RETURN_INVALID_PARAMETER The image address is invalid.\r
- Extended status information is in the ImageError field of ImageContext.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-PeCoffLoaderLoadImage (\r
- IN OUT PE_COFF_LOADER_IMAGE_CONTEXT *ImageContext\r
- )\r
-{\r
- return gPeCoffLoader->LoadImage (ImageContext);\r
-}\r
-\r
-\r
-\r
-/**\r
- Reads contents of a PE/COFF image from a buffer in system memory.\r
-\r
- This is the default implementation of a PE_COFF_LOADER_READ_FILE function\r
- that assumes FileHandle pointer to the beginning of a PE/COFF image.\r
- This function reads contents of the PE/COFF image that starts at the system memory\r
- address specified by FileHandle. The read operation copies ReadSize bytes from the\r
- PE/COFF image starting at byte offset FileOffset into the buffer specified by Buffer.\r
- The size of the buffer actually read is returned in ReadSize.\r
-\r
- If FileHandle is NULL, then ASSERT().\r
- If ReadSize is NULL, then ASSERT().\r
- If Buffer is NULL, then ASSERT().\r
-\r
- @param FileHandle Pointer to base of the input stream\r
- @param FileOffset Offset into the PE/COFF image to begin the read operation.\r
- @param ReadSize On input, the size in bytes of the requested read operation.\r
- On output, the number of bytes actually read.\r
- @param Buffer Output buffer that contains the data read from the PE/COFF image.\r
-\r
- @retval RETURN_SUCCESS Data is read from FileOffset from the Handle into\r
- the buffer.\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-PeCoffLoaderImageReadFromMemory (\r
- IN VOID *FileHandle,\r
- IN UINTN FileOffset,\r
- IN OUT UINTN *ReadSize,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- return gPeCoffLoader->ReadFromMemory (\r
- FileHandle,\r
- FileOffset,\r
- ReadSize,\r
- Buffer\r
- );\r
-\r
-}\r
-\r
-\r
-\r
-/**\r
- Reapply fixups on a fixed up PE32/PE32+ image to allow virutal calling at EFI\r
- runtime.\r
-\r
- This function reapplies relocation fixups to the PE/COFF image specified by ImageBase\r
- and ImageSize so the image will execute correctly when the PE/COFF image is mapped\r
- to the address specified by VirtualImageBase. RelocationData must be identical\r
- to the FiuxupData buffer from the PE_COFF_LOADER_IMAGE_CONTEXT structure\r
- after this PE/COFF image was relocated with PeCoffLoaderRelocateImage().\r
-\r
- Note that if the platform does not maintain coherency between the instruction cache(s) and the data\r
- cache(s) in hardware, then the caller is responsible for performing cache maintenance operations\r
- prior to transferring control to a PE/COFF image that is loaded using this library.\r
-\r
- @param ImageBase Base address of a PE/COFF image that has been loaded\r
- and relocated into system memory.\r
- @param VirtImageBase The request virtual address that the PE/COFF image is to\r
- be fixed up for.\r
- @param ImageSize The size, in bytes, of the PE/COFF image.\r
- @param RelocationData A pointer to the relocation data that was collected when the PE/COFF\r
- image was relocated using PeCoffLoaderRelocateImage().\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PeCoffLoaderRelocateImageForRuntime (\r
- IN PHYSICAL_ADDRESS ImageBase,\r
- IN PHYSICAL_ADDRESS VirtImageBase,\r
- IN UINTN ImageSize,\r
- IN VOID *RelocationData\r
- )\r
-{\r
- return gPeCoffLoader->RelocateImageForRuntime (\r
- ImageBase,\r
- VirtImageBase,\r
- ImageSize,\r
- RelocationData\r
- );\r
-}\r
-\r
-\r
-/**\r
- Unloads a loaded PE/COFF image from memory and releases its taken resource.\r
- Releases any environment specific resources that were allocated when the image\r
- specified by ImageContext was loaded using PeCoffLoaderLoadImage().\r
-\r
- For NT32 emulator, the PE/COFF image loaded by system needs to release.\r
- For real platform, the PE/COFF image loaded by Core doesn't needs to be unloaded,\r
- this function can simply return RETURN_SUCCESS.\r
-\r
- If ImageContext is NULL, then ASSERT().\r
-\r
- @param ImageContext Pointer to the image context structure that describes the PE/COFF\r
- image to be unloaded.\r
-\r
- @retval RETURN_SUCCESS The PE/COFF image was unloaded successfully.\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-PeCoffLoaderUnloadImage (\r
- IN OUT PE_COFF_LOADER_IMAGE_CONTEXT *ImageContext\r
- )\r
-{\r
- return gPeCoffLoader->UnloadImage (ImageContext);\r
-}\r
-\r
-typedef struct {\r
- EFI_HOB_GUID_TYPE Hob;\r
- VOID *Interface;\r
-} PROTOCOL_HOB;\r
-\r
-\r
-/**\r
- The constructor function caches the pointer of DXE Services Table.\r
-\r
- The constructor function caches the pointer of DXE Services Table.\r
- It will ASSERT() if that operation fails.\r
- It will ASSERT() if the pointer of DXE Services Table is NULL.\r
- It will always return EFI_SUCCESS.\r
-\r
- @param ImageHandle The firmware allocated handle for the EFI image.\r
- @param SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The constructor always returns EFI_SUCCESS.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DxeHobPeCoffLibConstructor (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- PROTOCOL_HOB *Hob;\r
-\r
- Hob = GetFirstGuidHob (&gPeCoffLoaderProtocolGuid);\r
- if (Hob == NULL) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- gPeCoffLoader = Hob->Interface;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
+++ /dev/null
-#/** @file\r
-# PE/COFF Loader Library implementation that wraps a protocol passed up from\r
-# SEC/PEI via a HOB. This is done to save space.\r
-#\r
-# Copyright (c) 2010 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# Portions copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = DxeHobPeCoffLib\r
- FILE_GUID = 671C6FD7-99FB-4EE3-B640-4B1D463BC3B5\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PeCoffLib\r
- CONSTRUCTOR = DxeHobPeCoffLibConstructor\r
-\r
-\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC ARM\r
-#\r
-\r
-[Sources.common]\r
- DxeHobPeCoff.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- HobLib\r
-\r
-[Protocols]\r
- gPeCoffLoaderProtocolGuid\r
+++ /dev/null
-/** @file\r
- LZMA Decompress GUIDed Section Extraction Library.\r
- It wraps Lzma decompress interfaces to GUIDed Section Extraction interfaces\r
- and registers them into GUIDed handler table.\r
-\r
- Copyright (c) 2009, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/ExtractGuidedSectionLib.h>\r
-\r
-#include <Guid/ExtractSection.h>\r
-#include <Guid/LzmaDecompress.h>\r
-\r
-\r
-/**\r
- Register LzmaDecompress and LzmaDecompressGetInfo handlers with LzmaCustomerDecompressGuid.\r
-\r
- @retval RETURN_SUCCESS Register successfully.\r
- @retval RETURN_OUT_OF_RESOURCES No enough memory to store this handler.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LzmaDecompressLibConstructor (\r
- )\r
-{\r
- EXTRACT_SECTION_HOB *Hob;\r
-\r
- Hob = GetFirstGuidHob (&gLzmaCustomDecompressGuid);\r
- if (Hob == NULL) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- // Locate Guided Hob\r
-\r
- return ExtractGuidedSectionRegisterHandlers (\r
- &gLzmaCustomDecompressGuid,\r
- Hob->Data.SectionGetInfo,\r
- Hob->Data.SectionExtraction\r
- );\r
-}\r
+++ /dev/null
-#/** @file\r
-# LzmaCustomDecompressLib produces LZMA custom decompression algorithm.\r
-#\r
-# It is based on the LZMA SDK 4.65.\r
-# LZMA SDK 4.65 was placed in the public domain on 2009-02-03.\r
-# It was released on the http://www.7-zip.org/sdk.html website.\r
-#\r
-# Copyright (c) 2009 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = LzmaDecompressLib\r
- FILE_GUID = 35194660-7421-44ad-9636-e44885f092d1\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = NULL\r
- CONSTRUCTOR = LzmaDecompressLibConstructor\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- LzmaHobCustomDecompressLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
-\r
-[Guids]\r
- gLzmaCustomDecompressGuid ## PRODUCED ## GUID specifies LZMA custom decompress algorithm.\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- HobLib\r
- ExtractGuidedSectionLib\r
-\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2011-2015, ARM Limited. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Library/ArmMmuLib.h>\r
-#include <Library/ArmPlatformLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PcdLib.h>\r
-\r
-VOID\r
-BuildMemoryTypeInformationHob (\r
- VOID\r
- );\r
-\r
-STATIC\r
-VOID\r
-InitMmu (\r
- IN ARM_MEMORY_REGION_DESCRIPTOR *MemoryTable\r
- )\r
-{\r
-\r
- VOID *TranslationTableBase;\r
- UINTN TranslationTableSize;\r
- RETURN_STATUS Status;\r
-\r
- //Note: Because we called PeiServicesInstallPeiMemory() before to call InitMmu() the MMU Page Table resides in\r
- // DRAM (even at the top of DRAM as it is the first permanent memory allocation)\r
- Status = ArmConfigureMmu (MemoryTable, &TranslationTableBase, &TranslationTableSize);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "Error: Failed to enable MMU\n"));\r
- }\r
-}\r
-\r
-/*++\r
-\r
-Routine Description:\r
-\r
-\r
-\r
-Arguments:\r
-\r
- FileHandle - Handle of the file being invoked.\r
- PeiServices - Describes the list of possible PEI Services.\r
-\r
-Returns:\r
-\r
- Status - EFI_SUCCESS if the boot mode could be set\r
-\r
---*/\r
-EFI_STATUS\r
-EFIAPI\r
-MemoryPeim (\r
- IN EFI_PHYSICAL_ADDRESS UefiMemoryBase,\r
- IN UINT64 UefiMemorySize\r
- )\r
-{\r
- ARM_MEMORY_REGION_DESCRIPTOR *MemoryTable;\r
- EFI_RESOURCE_ATTRIBUTE_TYPE ResourceAttributes;\r
- UINT64 ResourceLength;\r
- EFI_PEI_HOB_POINTERS NextHob;\r
- EFI_PHYSICAL_ADDRESS FdTop;\r
- EFI_PHYSICAL_ADDRESS SystemMemoryTop;\r
- EFI_PHYSICAL_ADDRESS ResourceTop;\r
- BOOLEAN Found;\r
-\r
- // Get Virtual Memory Map from the Platform Library\r
- ArmPlatformGetVirtualMemoryMap (&MemoryTable);\r
-\r
- // Ensure PcdSystemMemorySize has been set\r
- ASSERT (PcdGet64 (PcdSystemMemorySize) != 0);\r
-\r
- //\r
- // Now, the permanent memory has been installed, we can call AllocatePages()\r
- //\r
- ResourceAttributes = (\r
- EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
- EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_TESTED\r
- );\r
-\r
- //\r
- // Check if the resource for the main system memory has been declared\r
- //\r
- Found = FALSE;\r
- NextHob.Raw = GetHobList ();\r
- while ((NextHob.Raw = GetNextHob (EFI_HOB_TYPE_RESOURCE_DESCRIPTOR, NextHob.Raw)) != NULL) {\r
- if ((NextHob.ResourceDescriptor->ResourceType == EFI_RESOURCE_SYSTEM_MEMORY) &&\r
- (PcdGet64 (PcdSystemMemoryBase) >= NextHob.ResourceDescriptor->PhysicalStart) &&\r
- (NextHob.ResourceDescriptor->PhysicalStart + NextHob.ResourceDescriptor->ResourceLength <= PcdGet64 (PcdSystemMemoryBase) + PcdGet64 (PcdSystemMemorySize)))\r
- {\r
- Found = TRUE;\r
- break;\r
- }\r
- NextHob.Raw = GET_NEXT_HOB (NextHob);\r
- }\r
-\r
- if (!Found) {\r
- // Reserved the memory space occupied by the firmware volume\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_SYSTEM_MEMORY,\r
- ResourceAttributes,\r
- PcdGet64 (PcdSystemMemoryBase),\r
- PcdGet64 (PcdSystemMemorySize)\r
- );\r
- }\r
-\r
- //\r
- // Reserved the memory space occupied by the firmware volume\r
- //\r
-\r
- SystemMemoryTop = (EFI_PHYSICAL_ADDRESS)PcdGet64 (PcdSystemMemoryBase) + (EFI_PHYSICAL_ADDRESS)PcdGet64 (PcdSystemMemorySize);\r
- FdTop = (EFI_PHYSICAL_ADDRESS)PcdGet64 (PcdFdBaseAddress) + (EFI_PHYSICAL_ADDRESS)PcdGet32 (PcdFdSize);\r
-\r
- // EDK2 does not have the concept of boot firmware copied into DRAM. To avoid the DXE\r
- // core to overwrite this area we must mark the region with the attribute non-present\r
- if ((PcdGet64 (PcdFdBaseAddress) >= PcdGet64 (PcdSystemMemoryBase)) && (FdTop <= SystemMemoryTop)) {\r
- Found = FALSE;\r
-\r
- // Search for System Memory Hob that contains the firmware\r
- NextHob.Raw = GetHobList ();\r
- while ((NextHob.Raw = GetNextHob (EFI_HOB_TYPE_RESOURCE_DESCRIPTOR, NextHob.Raw)) != NULL) {\r
- if ((NextHob.ResourceDescriptor->ResourceType == EFI_RESOURCE_SYSTEM_MEMORY) &&\r
- (PcdGet64 (PcdFdBaseAddress) >= NextHob.ResourceDescriptor->PhysicalStart) &&\r
- (FdTop <= NextHob.ResourceDescriptor->PhysicalStart + NextHob.ResourceDescriptor->ResourceLength))\r
- {\r
- ResourceAttributes = NextHob.ResourceDescriptor->ResourceAttribute;\r
- ResourceLength = NextHob.ResourceDescriptor->ResourceLength;\r
- ResourceTop = NextHob.ResourceDescriptor->PhysicalStart + ResourceLength;\r
-\r
- if (PcdGet64 (PcdFdBaseAddress) == NextHob.ResourceDescriptor->PhysicalStart) {\r
- if (SystemMemoryTop == FdTop) {\r
- NextHob.ResourceDescriptor->ResourceAttribute = ResourceAttributes & ~EFI_RESOURCE_ATTRIBUTE_PRESENT;\r
- } else {\r
- // Create the System Memory HOB for the firmware with the non-present attribute\r
- BuildResourceDescriptorHob (EFI_RESOURCE_SYSTEM_MEMORY,\r
- ResourceAttributes & ~EFI_RESOURCE_ATTRIBUTE_PRESENT,\r
- PcdGet64 (PcdFdBaseAddress),\r
- PcdGet32 (PcdFdSize));\r
-\r
- // Top of the FD is system memory available for UEFI\r
- NextHob.ResourceDescriptor->PhysicalStart += PcdGet32(PcdFdSize);\r
- NextHob.ResourceDescriptor->ResourceLength -= PcdGet32(PcdFdSize);\r
- }\r
- } else {\r
- // Create the System Memory HOB for the firmware with the non-present attribute\r
- BuildResourceDescriptorHob (EFI_RESOURCE_SYSTEM_MEMORY,\r
- ResourceAttributes & ~EFI_RESOURCE_ATTRIBUTE_PRESENT,\r
- PcdGet64 (PcdFdBaseAddress),\r
- PcdGet32 (PcdFdSize));\r
-\r
- // Update the HOB\r
- NextHob.ResourceDescriptor->ResourceLength = PcdGet64 (PcdFdBaseAddress) - NextHob.ResourceDescriptor->PhysicalStart;\r
-\r
- // If there is some memory available on the top of the FD then create a HOB\r
- if (FdTop < NextHob.ResourceDescriptor->PhysicalStart + ResourceLength) {\r
- // Create the System Memory HOB for the remaining region (top of the FD)\r
- BuildResourceDescriptorHob (EFI_RESOURCE_SYSTEM_MEMORY,\r
- ResourceAttributes,\r
- FdTop,\r
- ResourceTop - FdTop);\r
- }\r
- }\r
- Found = TRUE;\r
- break;\r
- }\r
- NextHob.Raw = GET_NEXT_HOB (NextHob);\r
- }\r
-\r
- ASSERT(Found);\r
- }\r
-\r
- // Build Memory Allocation Hob\r
- InitMmu (MemoryTable);\r
-\r
- if (FeaturePcdGet (PcdPrePiProduceMemoryTypeInformationHob)) {\r
- // Optional feature that helps prevent EFI memory map fragmentation.\r
- BuildMemoryTypeInformationHob ();\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2011-2014, ARM Ltd. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x0001001A\r
- BASE_NAME = BeagleBoardMemoryInitPeiLib\r
- FILE_GUID = e489db0a-d847-4d67-910b-48a833f6fef5\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = MemoryInitPeiLib|SEC PEIM\r
-\r
-[Sources]\r
- MemoryInitPeiLib.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- ArmPkg/ArmPkg.dec\r
- ArmPlatformPkg/ArmPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- HobLib\r
- ArmMmuLib\r
- ArmPlatformLib\r
-\r
-[Guids]\r
- gEfiMemoryTypeInformationGuid\r
-\r
-[FeaturePcd]\r
- gEmbeddedTokenSpaceGuid.PcdPrePiProduceMemoryTypeInformationHob\r
-\r
-[FixedPcd]\r
- gArmTokenSpaceGuid.PcdFdBaseAddress\r
- gArmTokenSpaceGuid.PcdFdSize\r
-\r
- gArmPlatformTokenSpaceGuid.PcdSystemMemoryUefiRegionSize\r
-\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiACPIReclaimMemory\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiACPIMemoryNVS\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiReservedMemoryType\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiRuntimeServicesData\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiRuntimeServicesCode\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiBootServicesCode\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiBootServicesData\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiLoaderCode\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiLoaderData\r
-\r
-[Pcd]\r
- gArmTokenSpaceGuid.PcdSystemMemoryBase\r
- gArmTokenSpaceGuid.PcdSystemMemorySize\r
-\r
+++ /dev/null
-/** @file\r
- Do a generic Cold Reset for OMAP3550 and BeagleBoard specific Warm reset\r
-\r
- Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
- Copyright (c) 2017, Linaro Ltd. All rights reserved.<BR>\r
- Copyright (c) 2019, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Library/IoLib.h>\r
-#include <Library/ResetSystemLib.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-\r
-/**\r
- This function causes a system-wide reset (cold reset), in which\r
- all circuitry within the system returns to its initial state. This type of\r
- reset is asynchronous to system operation and operates without regard to\r
- cycle boundaries.\r
-\r
- If this function returns, it means that the system does not support cold\r
- reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetCold (\r
- VOID\r
- )\r
-{\r
- //Perform cold reset of the system.\r
- MmioOr32 (PRM_RSTCTRL, RST_DPLL3);\r
- while ((MmioRead32(PRM_RSTST) & GLOBAL_COLD_RST) != 0x1);\r
-}\r
-\r
-/**\r
- This function causes a system-wide initialization (warm reset), in which all\r
- processors are set to their initial state. Pending cycles are not corrupted.\r
-\r
- If this function returns, it means that the system does not support warm\r
- reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetWarm (\r
- VOID\r
- )\r
-{\r
- ResetCold ();\r
-}\r
-\r
-/**\r
- This function causes the system to enter a power state equivalent\r
- to the ACPI G2/S5 or G3 states.\r
-\r
- If this function returns, it means that the system does not support shut down\r
- reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetShutdown (\r
- VOID\r
- )\r
-{\r
- // not implemented\r
-}\r
-\r
-/**\r
- This function causes the system to enter S3 and then wake up immediately.\r
-\r
- If this function returns, it means that the system does not support S3\r
- feature.\r
-**/\r
-VOID\r
-EFIAPI\r
-EnterS3WithImmediateWake (\r
- VOID\r
- )\r
-{\r
- // not implemented\r
-}\r
-\r
-/**\r
- This function causes a systemwide reset. The exact type of the reset is\r
- defined by the EFI_GUID that follows the Null-terminated Unicode string passed\r
- into ResetData. If the platform does not recognize the EFI_GUID in ResetData\r
- the platform must pick a supported reset type to perform.The platform may\r
- optionally log the parameters from any non-normal reset that occurs.\r
-\r
- @param[in] DataSize The size, in bytes, of ResetData.\r
- @param[in] ResetData The data buffer starts with a Null-terminated string,\r
- followed by the EFI_GUID.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetPlatformSpecific (\r
- IN UINTN DataSize,\r
- IN VOID *ResetData\r
- )\r
-{\r
- ResetCold ();\r
-}\r
-\r
-/**\r
- The ResetSystem function resets the entire platform.\r
-\r
- @param[in] ResetType The type of reset to perform.\r
- @param[in] ResetStatus The status code for the reset.\r
- @param[in] DataSize The size, in bytes, of ResetData.\r
- @param[in] ResetData For a ResetType of EfiResetCold, EfiResetWarm, or EfiResetShutdown\r
- the data buffer starts with a Null-terminated string, optionally\r
- followed by additional binary data. The string is a description\r
- that the caller may use to further indicate the reason for the\r
- system reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetSystem (\r
- IN EFI_RESET_TYPE ResetType,\r
- IN EFI_STATUS ResetStatus,\r
- IN UINTN DataSize,\r
- IN VOID *ResetData OPTIONAL\r
- )\r
-{\r
- switch (ResetType) {\r
- case EfiResetWarm:\r
- ResetWarm ();\r
- break;\r
-\r
- case EfiResetCold:\r
- ResetCold ();\r
- break;\r
-\r
- case EfiResetShutdown:\r
- ResetShutdown ();\r
- return;\r
-\r
- case EfiResetPlatformSpecific:\r
- ResetPlatformSpecific (DataSize, ResetData);\r
- return;\r
-\r
- default:\r
- return;\r
- }\r
-}\r
+++ /dev/null
-#/** @file\r
-# Reset System lib to make it easy to port new platforms\r
-#\r
-# Copyright (c) 2008, Apple Inc. All rights reserved.<BR>\r
-# Copyright (c) 2017, Linaro Ltd. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BeagleBoardResetSystemLib\r
- FILE_GUID = 781371a2-3fdd-41d4-96a1-7b34cbc9e895\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = ResetSystemLib\r
-\r
-\r
-[Sources.common]\r
- ResetSystemLib.c\r
-\r
-[Packages]\r
- ArmPkg/ArmPkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- MdePkg/MdePkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[Pcd.common]\r
- gArmTokenSpaceGuid.PcdCpuResetAddress\r
-\r
-[LibraryClasses]\r
- IoLib\r
-\r
-[Pcd]\r
- gArmTokenSpaceGuid.PcdFvBaseAddress\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2011 - 2013, ARM Limited. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#include "PrePi.h"\r
-\r
-VOID\r
-ArchInitialize (\r
- VOID\r
- )\r
-{\r
- // Enable program flow prediction, if supported.\r
- ArmEnableBranchPrediction ();\r
-\r
- if (FixedPcdGet32 (PcdVFPEnabled)) {\r
- ArmEnableVFP ();\r
- }\r
-}\r
-\r
+++ /dev/null
-//\r
-// Copyright (c) 2011-2015, ARM Limited. All rights reserved.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-\r
-#include <AsmMacroIoLib.h>\r
-\r
-#include <Chipset/ArmV7.h>\r
-\r
-ASM_FUNC(_ModuleEntryPoint)\r
- // Do early platform specific actions\r
- bl ASM_PFX(ArmPlatformPeiBootAction)\r
-\r
- // Get ID of this CPU in Multicore system\r
- bl ASM_PFX(ArmReadMpidr)\r
- // Keep a copy of the MpId register value\r
- mov r8, r0\r
-\r
-_SetSVCMode:\r
- // Enter SVC mode, Disable FIQ and IRQ\r
- mov r1, #(CPSR_MODE_SVC | CPSR_IRQ | CPSR_FIQ)\r
- msr CPSR_c, r1\r
-\r
-// Check if we can install the stack at the top of the System Memory or if we need\r
-// to install the stacks at the bottom of the Firmware Device (case the FD is located\r
-// at the top of the DRAM)\r
-_SystemMemoryEndInit:\r
- ADRL (r1, mSystemMemoryEnd)\r
- ldrd r2, r3, [r1]\r
- teq r3, #0\r
- moveq r1, r2\r
- mvnne r1, #0\r
-\r
-_SetupStackPosition:\r
- // r1 = SystemMemoryTop\r
-\r
- // Calculate Top of the Firmware Device\r
- MOV32 (r2, FixedPcdGet32(PcdFdBaseAddress))\r
- MOV32 (r3, FixedPcdGet32(PcdFdSize) - 1)\r
- add r3, r3, r2 // r3 = FdTop = PcdFdBaseAddress + PcdFdSize\r
-\r
- // UEFI Memory Size (stacks are allocated in this region)\r
- MOV32 (r4, FixedPcdGet32(PcdSystemMemoryUefiRegionSize))\r
-\r
- //\r
- // Reserve the memory for the UEFI region (contain stacks on its top)\r
- //\r
-\r
- // Calculate how much space there is between the top of the Firmware and the Top of the System Memory\r
- subs r0, r1, r3 // r0 = SystemMemoryTop - FdTop\r
- bmi _SetupStack // Jump if negative (FdTop > SystemMemoryTop). Case when the PrePi is in XIP memory outside of the DRAM\r
- cmp r0, r4\r
- bge _SetupStack\r
-\r
- // Case the top of stacks is the FdBaseAddress\r
- mov r1, r2\r
-\r
-_SetupStack:\r
- // r1 contains the top of the stack (and the UEFI Memory)\r
-\r
- // Because the 'push' instruction is equivalent to 'stmdb' (decrement before), we need to increment\r
- // one to the top of the stack. We check if incrementing one does not overflow (case of DRAM at the\r
- // top of the memory space)\r
- adds r9, r1, #1\r
- bcs _SetupOverflowStack\r
-\r
-_SetupAlignedStack:\r
- mov r1, r9\r
- b _GetBaseUefiMemory\r
-\r
-_SetupOverflowStack:\r
- // Case memory at the top of the address space. Ensure the top of the stack is EFI_PAGE_SIZE\r
- // aligned (4KB)\r
- MOV32 (r9, ~EFI_PAGE_MASK & 0xFFFFFFFF)\r
- and r1, r1, r9\r
-\r
-_GetBaseUefiMemory:\r
- // Calculate the Base of the UEFI Memory\r
- sub r9, r1, r4\r
-\r
-_GetStackBase:\r
- // r1 = The top of the Mpcore Stacks\r
- // Stack for the primary core = PrimaryCoreStack\r
- MOV32 (r2, FixedPcdGet32(PcdCPUCorePrimaryStackSize))\r
- sub r10, r1, r2\r
-\r
- // Stack for the secondary core = Number of Cores - 1\r
- MOV32 (r1, (FixedPcdGet32(PcdCoreCount) - 1) * FixedPcdGet32(PcdCPUCoreSecondaryStackSize))\r
- sub r10, r10, r1\r
-\r
- // r10 = The base of the MpCore Stacks (primary stack & secondary stacks)\r
- mov r0, r10\r
- mov r1, r8\r
- //ArmPlatformStackSet(StackBase, MpId, PrimaryStackSize, SecondaryStackSize)\r
- MOV32 (r2, FixedPcdGet32(PcdCPUCorePrimaryStackSize))\r
- MOV32 (r3, FixedPcdGet32(PcdCPUCoreSecondaryStackSize))\r
- bl ASM_PFX(ArmPlatformStackSet)\r
-\r
- // Is it the Primary Core ?\r
- mov r0, r8\r
- bl ASM_PFX(ArmPlatformIsPrimaryCore)\r
- cmp r0, #1\r
- bne _PrepareArguments\r
-\r
-_PrepareArguments:\r
- mov r0, r8\r
- mov r1, r9\r
- mov r2, r10\r
- mov r3, sp\r
-\r
- // Move sec startup address into a data register\r
- // Ensure we're jumping to FV version of the code (not boot remapped alias)\r
- ldr r4, =ASM_PFX(CEntryPoint)\r
-\r
- // Jump to PrePiCore C code\r
- // r0 = MpId\r
- // r1 = UefiMemoryBase\r
- // r2 = StacksBase\r
- blx r4\r
-\r
-_NeverReturn:\r
- b _NeverReturn\r
+++ /dev/null
-//\r
-// Copyright (c) 2011-2015, ARM Limited. All rights reserved.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-\r
-#include <AutoGen.h>\r
-#include <Chipset/ArmV7.h>\r
-\r
- INCLUDE AsmMacroIoLib.inc\r
-\r
- IMPORT CEntryPoint\r
- IMPORT ArmPlatformIsPrimaryCore\r
- IMPORT ArmReadMpidr\r
- IMPORT ArmPlatformPeiBootAction\r
- IMPORT ArmPlatformStackSet\r
- IMPORT mSystemMemoryEnd\r
-\r
- EXPORT _ModuleEntryPoint\r
-\r
- PRESERVE8\r
- AREA PrePiCoreEntryPoint, CODE, READONLY\r
-\r
-StartupAddr DCD CEntryPoint\r
-\r
-_ModuleEntryPoint\r
- // Do early platform specific actions\r
- bl ArmPlatformPeiBootAction\r
-\r
- // Get ID of this CPU in Multicore system\r
- bl ArmReadMpidr\r
- // Keep a copy of the MpId register value\r
- mov r8, r0\r
-\r
-_SetSVCMode\r
- // Enter SVC mode, Disable FIQ and IRQ\r
- mov r1, #(CPSR_MODE_SVC :OR: CPSR_IRQ :OR: CPSR_FIQ)\r
- msr CPSR_c, r1\r
-\r
-// Check if we can install the stack at the top of the System Memory or if we need\r
-// to install the stacks at the bottom of the Firmware Device (case the FD is located\r
-// at the top of the DRAM)\r
-_SystemMemoryEndInit\r
- adrll r1, mSystemMemoryEnd\r
- ldrd r2, r3, [r1]\r
- teq r3, #0\r
- moveq r1, r2\r
- mvnne r1, #0\r
-\r
-_SetupStackPosition\r
- // r1 = SystemMemoryTop\r
-\r
- // Calculate Top of the Firmware Device\r
- mov32 r2, FixedPcdGet32(PcdFdBaseAddress)\r
- mov32 r3, FixedPcdGet32(PcdFdSize)\r
- sub r3, r3, #1\r
- add r3, r3, r2 // r3 = FdTop = PcdFdBaseAddress + PcdFdSize\r
-\r
- // UEFI Memory Size (stacks are allocated in this region)\r
- mov32 r4, FixedPcdGet32(PcdSystemMemoryUefiRegionSize)\r
-\r
- //\r
- // Reserve the memory for the UEFI region (contain stacks on its top)\r
- //\r
-\r
- // Calculate how much space there is between the top of the Firmware and the Top of the System Memory\r
- subs r0, r1, r3 // r0 = SystemMemoryTop - FdTop\r
- bmi _SetupStack // Jump if negative (FdTop > SystemMemoryTop). Case when the PrePi is in XIP memory outside of the DRAM\r
- cmp r0, r4\r
- bge _SetupStack\r
-\r
- // Case the top of stacks is the FdBaseAddress\r
- mov r1, r2\r
-\r
-_SetupStack\r
- // r1 contains the top of the stack (and the UEFI Memory)\r
-\r
- // Because the 'push' instruction is equivalent to 'stmdb' (decrement before), we need to increment\r
- // one to the top of the stack. We check if incrementing one does not overflow (case of DRAM at the\r
- // top of the memory space)\r
- adds r9, r1, #1\r
- bcs _SetupOverflowStack\r
-\r
-_SetupAlignedStack\r
- mov r1, r9\r
- b _GetBaseUefiMemory\r
-\r
-_SetupOverflowStack\r
- // Case memory at the top of the address space. Ensure the top of the stack is EFI_PAGE_SIZE\r
- // aligned (4KB)\r
- mov32 r9, EFI_PAGE_MASK\r
- and r9, r9, r1\r
- sub r1, r1, r9\r
-\r
-_GetBaseUefiMemory\r
- // Calculate the Base of the UEFI Memory\r
- sub r9, r1, r4\r
-\r
-_GetStackBase\r
- // r1 = The top of the Mpcore Stacks\r
- // Stack for the primary core = PrimaryCoreStack\r
- mov32 r2, FixedPcdGet32(PcdCPUCorePrimaryStackSize)\r
- sub r10, r1, r2\r
-\r
- // Stack for the secondary core = Number of Cores - 1\r
- mov32 r1, (FixedPcdGet32(PcdCoreCount) - 1) * FixedPcdGet32(PcdCPUCoreSecondaryStackSize)\r
- sub r10, r10, r1\r
-\r
- // r10 = The base of the MpCore Stacks (primary stack & secondary stacks)\r
- mov r0, r10\r
- mov r1, r8\r
- //ArmPlatformStackSet(StackBase, MpId, PrimaryStackSize, SecondaryStackSize)\r
- mov32 r2, FixedPcdGet32(PcdCPUCorePrimaryStackSize)\r
- mov32 r3, FixedPcdGet32(PcdCPUCoreSecondaryStackSize)\r
- bl ArmPlatformStackSet\r
-\r
- // Is it the Primary Core ?\r
- mov r0, r8\r
- bl ArmPlatformIsPrimaryCore\r
- cmp r0, #1\r
- bne _PrepareArguments\r
-\r
-_PrepareArguments\r
- mov r0, r8\r
- mov r1, r9\r
- mov r2, r10\r
-\r
- // Move sec startup address into a data register\r
- // Ensure we're jumping to FV version of the code (not boot remapped alias)\r
- ldr r4, StartupAddr\r
-\r
- // Jump to PrePiCore C code\r
- // r0 = MpId\r
- // r1 = UefiMemoryBase\r
- // r2 = StacksBase\r
- blx r4\r
-\r
-_NeverReturn\r
- b _NeverReturn\r
-\r
- END\r
+++ /dev/null
-/** @file\r
- LZMA Decompress Library header file\r
-\r
- Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __LZMA_DECOMPRESS_H___\r
-#define __LZMA_DECOMPRESS_H___\r
-\r
-/**\r
- Examines a GUIDed section and returns the size of the decoded buffer and the\r
- size of an scratch buffer required to actually decode the data in a GUIDed section.\r
-\r
- Examines a GUIDed section specified by InputSection.\r
- If GUID for InputSection does not match the GUID that this handler supports,\r
- then RETURN_UNSUPPORTED is returned.\r
- If the required information can not be retrieved from InputSection,\r
- then RETURN_INVALID_PARAMETER is returned.\r
- If the GUID of InputSection does match the GUID that this handler supports,\r
- then the size required to hold the decoded buffer is returned in OututBufferSize,\r
- the size of an optional scratch buffer is returned in ScratchSize, and the Attributes field\r
- from EFI_GUID_DEFINED_SECTION header of InputSection is returned in SectionAttribute.\r
-\r
- If InputSection is NULL, then ASSERT().\r
- If OutputBufferSize is NULL, then ASSERT().\r
- If ScratchBufferSize is NULL, then ASSERT().\r
- If SectionAttribute is NULL, then ASSERT().\r
-\r
-\r
- @param[in] InputSection A pointer to a GUIDed section of an FFS formatted file.\r
- @param[out] OutputBufferSize A pointer to the size, in bytes, of an output buffer required\r
- if the buffer specified by InputSection were decoded.\r
- @param[out] ScratchBufferSize A pointer to the size, in bytes, required as scratch space\r
- if the buffer specified by InputSection were decoded.\r
- @param[out] SectionAttribute A pointer to the attributes of the GUIDed section. See the Attributes\r
- field of EFI_GUID_DEFINED_SECTION in the PI Specification.\r
-\r
- @retval RETURN_SUCCESS The information about InputSection was returned.\r
- @retval RETURN_UNSUPPORTED The section specified by InputSection does not match the GUID this handler supports.\r
- @retval RETURN_INVALID_PARAMETER The information can not be retrieved from the section specified by InputSection.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-LzmaGuidedSectionGetInfo (\r
- IN CONST VOID *InputSection,\r
- OUT UINT32 *OutputBufferSize,\r
- OUT UINT32 *ScratchBufferSize,\r
- OUT UINT16 *SectionAttribute\r
- );\r
-\r
-/**\r
- Decompress a LZAM compressed GUIDed section into a caller allocated output buffer.\r
-\r
- Decodes the GUIDed section specified by InputSection.\r
- If GUID for InputSection does not match the GUID that this handler supports, then RETURN_UNSUPPORTED is returned.\r
- If the data in InputSection can not be decoded, then RETURN_INVALID_PARAMETER is returned.\r
- If the GUID of InputSection does match the GUID that this handler supports, then InputSection\r
- is decoded into the buffer specified by OutputBuffer and the authentication status of this\r
- decode operation is returned in AuthenticationStatus. If the decoded buffer is identical to the\r
- data in InputSection, then OutputBuffer is set to point at the data in InputSection. Otherwise,\r
- the decoded data will be placed in caller allocated buffer specified by OutputBuffer.\r
-\r
- If InputSection is NULL, then ASSERT().\r
- If OutputBuffer is NULL, then ASSERT().\r
- If ScratchBuffer is NULL and this decode operation requires a scratch buffer, then ASSERT().\r
- If AuthenticationStatus is NULL, then ASSERT().\r
-\r
-\r
- @param[in] InputSection A pointer to a GUIDed section of an FFS formatted file.\r
- @param[out] OutputBuffer A pointer to a buffer that contains the result of a decode operation.\r
- @param[out] ScratchBuffer A caller allocated buffer that may be required by this function\r
- as a scratch buffer to perform the decode operation.\r
- @param[out] AuthenticationStatus\r
- A pointer to the authentication status of the decoded output buffer.\r
- See the definition of authentication status in the EFI_PEI_GUIDED_SECTION_EXTRACTION_PPI\r
- section of the PI Specification. EFI_AUTH_STATUS_PLATFORM_OVERRIDE must\r
- never be set by this handler.\r
-\r
- @retval RETURN_SUCCESS The buffer specified by InputSection was decoded.\r
- @retval RETURN_UNSUPPORTED The section specified by InputSection does not match the GUID this handler supports.\r
- @retval RETURN_INVALID_PARAMETER The section specified by InputSection can not be decoded.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-LzmaGuidedSectionExtraction (\r
- IN CONST VOID *InputSection,\r
- OUT VOID **OutputBuffer,\r
- OUT VOID *ScratchBuffer, OPTIONAL\r
- OUT UINT32 *AuthenticationStatus\r
- );\r
-\r
-#endif // __LZMADECOMPRESS_H__\r
-\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2011, ARM Limited. All rights reserved.\r
-* Copyright (c) 2017, Linaro, Ltd. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#include "PrePi.h"\r
-\r
-VOID\r
-PrimaryMain (\r
- IN UINTN UefiMemoryBase,\r
- IN UINTN StacksBase,\r
- IN UINT64 StartTimeStamp\r
- )\r
-{\r
- PrePiMain (UefiMemoryBase, StacksBase, StartTimeStamp);\r
-\r
- // We must never return\r
- ASSERT(FALSE);\r
-}\r
-\r
-VOID\r
-SecondaryMain (\r
- IN UINTN MpId\r
- )\r
-{\r
- // We must never get into this function on UniCore system\r
- ASSERT(FALSE);\r
-}\r
-\r
+++ /dev/null
-#/** @file\r
-#\r
-# (C) Copyright 2015 Hewlett-Packard Development Company, L.P.<BR>\r
-# Copyright (c) 2011-2017, ARM Ltd. All rights reserved.<BR>\r
-# Copyright (c) 2017, Linaro, Ltd. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x0001001A\r
- BASE_NAME = BeagleBoardPrePiUniCore\r
- FILE_GUID = 8a5dc3de-fe31-4ad9-9c93-dd73626932e7\r
- MODULE_TYPE = SEC\r
- VERSION_STRING = 1.0\r
-\r
-[Sources]\r
- PrePi.c\r
- MainUniCore.c\r
-\r
-[Sources.ARM]\r
- Arm/ArchPrePi.c\r
- Arm/ModuleEntryPoint.S | GCC\r
- Arm/ModuleEntryPoint.asm | RVCT\r
-\r
-[Packages]\r
- ArmPkg/ArmPkg.dec\r
- ArmPlatformPkg/ArmPlatformPkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- MdePkg/MdePkg.dec\r
-\r
-[LibraryClasses]\r
- ArmLib\r
- ArmPlatformLib\r
- ArmPlatformStackLib\r
- BaseLib\r
- DebugLib\r
- DebugAgentLib\r
- ExtractGuidedSectionLib\r
- HobLib\r
- IoLib\r
- MemoryAllocationLib\r
- MemoryInitPeiLib\r
- PeCoffGetEntryPointLib\r
- PlatformPeiLib\r
- PrePiHobListPointerLib\r
- PrePiLib\r
- SerialPortLib\r
- TimerLib\r
-\r
-[Ppis]\r
- gArmMpCoreInfoPpiGuid\r
-\r
-[Guids]\r
- gArmMpCoreInfoGuid\r
- gEfiFirmwarePerformanceGuid\r
-\r
-[FeaturePcd]\r
- gEmbeddedTokenSpaceGuid.PcdPrePiProduceMemoryTypeInformationHob\r
- gArmPlatformTokenSpaceGuid.PcdSendSgiToBringUpSecondaryCores\r
-\r
-[Pcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVersionString\r
-\r
-[FixedPcd]\r
- gArmTokenSpaceGuid.PcdVFPEnabled\r
-\r
- gArmTokenSpaceGuid.PcdFdBaseAddress\r
- gArmTokenSpaceGuid.PcdFdSize\r
-\r
- gArmTokenSpaceGuid.PcdFvBaseAddress\r
- gArmTokenSpaceGuid.PcdFvSize\r
-\r
- gArmPlatformTokenSpaceGuid.PcdCPUCorePrimaryStackSize\r
- gArmPlatformTokenSpaceGuid.PcdCPUCoreSecondaryStackSize\r
-\r
- gArmPlatformTokenSpaceGuid.PcdSystemMemoryUefiRegionSize\r
-\r
- gArmPlatformTokenSpaceGuid.PcdCoreCount\r
-\r
- gEmbeddedTokenSpaceGuid.PcdPrePiCpuIoSize\r
-\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiACPIReclaimMemory\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiACPIMemoryNVS\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiReservedMemoryType\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiRuntimeServicesData\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiRuntimeServicesCode\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiBootServicesCode\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiBootServicesData\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiLoaderCode\r
- gEmbeddedTokenSpaceGuid.PcdMemoryTypeEfiLoaderData\r
-\r
-[Pcd]\r
- gArmTokenSpaceGuid.PcdSystemMemoryBase\r
- gArmTokenSpaceGuid.PcdSystemMemorySize\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2011-2017, ARM Limited. All rights reserved.\r
-* Copyright (c) 2017, Linaro, Ltd. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Library/DebugAgentLib.h>\r
-#include <Library/PrePiLib.h>\r
-#include <Library/PrintLib.h>\r
-#include <Library/PeCoffGetEntryPointLib.h>\r
-#include <Library/PrePiHobListPointerLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/PerformanceLib.h>\r
-\r
-#include <Ppi/GuidedSectionExtraction.h>\r
-#include <Ppi/ArmMpCoreInfo.h>\r
-#include <Ppi/SecPerformance.h>\r
-#include <Guid/LzmaDecompress.h>\r
-\r
-#include "PrePi.h"\r
-#include "LzmaDecompress.h"\r
-\r
-#define IS_XIP() (((UINT64)FixedPcdGet64 (PcdFdBaseAddress) > mSystemMemoryEnd) || \\r
- ((FixedPcdGet64 (PcdFdBaseAddress) + FixedPcdGet32 (PcdFdSize)) < FixedPcdGet64 (PcdSystemMemoryBase)))\r
-\r
-UINT64 mSystemMemoryEnd = FixedPcdGet64(PcdSystemMemoryBase) +\r
- FixedPcdGet64(PcdSystemMemorySize) - 1;\r
-\r
-EFI_STATUS\r
-GetPlatformPpi (\r
- IN EFI_GUID *PpiGuid,\r
- OUT VOID **Ppi\r
- )\r
-{\r
- UINTN PpiListSize;\r
- UINTN PpiListCount;\r
- EFI_PEI_PPI_DESCRIPTOR *PpiList;\r
- UINTN Index;\r
-\r
- PpiListSize = 0;\r
- ArmPlatformGetPlatformPpiList (&PpiListSize, &PpiList);\r
- PpiListCount = PpiListSize / sizeof(EFI_PEI_PPI_DESCRIPTOR);\r
- for (Index = 0; Index < PpiListCount; Index++, PpiList++) {\r
- if (CompareGuid (PpiList->Guid, PpiGuid) == TRUE) {\r
- *Ppi = PpiList->Ppi;\r
- return EFI_SUCCESS;\r
- }\r
- }\r
-\r
- return EFI_NOT_FOUND;\r
-}\r
-\r
-VOID\r
-PrePiMain (\r
- IN UINTN UefiMemoryBase,\r
- IN UINTN StacksBase,\r
- IN UINT64 StartTimeStamp\r
- )\r
-{\r
- EFI_HOB_HANDOFF_INFO_TABLE* HobList;\r
- EFI_STATUS Status;\r
- CHAR8 Buffer[100];\r
- UINTN CharCount;\r
- UINTN StacksSize;\r
- FIRMWARE_SEC_PERFORMANCE Performance;\r
-\r
- // If ensure the FD is either part of the System Memory or totally outside of the System Memory (XIP)\r
- ASSERT (IS_XIP() ||\r
- ((FixedPcdGet64 (PcdFdBaseAddress) >= FixedPcdGet64 (PcdSystemMemoryBase)) &&\r
- ((UINT64)(FixedPcdGet64 (PcdFdBaseAddress) + FixedPcdGet32 (PcdFdSize)) <= (UINT64)mSystemMemoryEnd)));\r
-\r
- // Initialize the architecture specific bits\r
- ArchInitialize ();\r
-\r
- // Initialize the Serial Port\r
- SerialPortInitialize ();\r
- CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"UEFI firmware (version %s built at %a on %a)\n\r",\r
- (CHAR16*)PcdGetPtr(PcdFirmwareVersionString), __TIME__, __DATE__);\r
- SerialPortWrite ((UINT8 *) Buffer, CharCount);\r
-\r
- // Initialize the Debug Agent for Source Level Debugging\r
- InitializeDebugAgent (DEBUG_AGENT_INIT_POSTMEM_SEC, NULL, NULL);\r
- SaveAndSetDebugTimerInterrupt (TRUE);\r
-\r
- // Declare the PI/UEFI memory region\r
- HobList = HobConstructor (\r
- (VOID*)UefiMemoryBase,\r
- FixedPcdGet32 (PcdSystemMemoryUefiRegionSize),\r
- (VOID*)UefiMemoryBase,\r
- (VOID*)StacksBase // The top of the UEFI Memory is reserved for the stacks\r
- );\r
- PrePeiSetHobList (HobList);\r
-\r
- // Initialize MMU and Memory HOBs (Resource Descriptor HOBs)\r
- Status = MemoryPeim (UefiMemoryBase, FixedPcdGet32 (PcdSystemMemoryUefiRegionSize));\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- StacksSize = PcdGet32 (PcdCPUCorePrimaryStackSize);\r
- BuildStackHob (StacksBase, StacksSize);\r
-\r
- //TODO: Call CpuPei as a library\r
- BuildCpuHob (ArmGetPhysicalAddressBits (), PcdGet8 (PcdPrePiCpuIoSize));\r
-\r
- // Store timer value logged at the beginning of firmware image execution\r
- Performance.ResetEnd = GetTimeInNanoSecond (StartTimeStamp);\r
-\r
- // Build SEC Performance Data Hob\r
- BuildGuidDataHob (&gEfiFirmwarePerformanceGuid, &Performance, sizeof (Performance));\r
-\r
- // Set the Boot Mode\r
- SetBootMode (ArmPlatformGetBootMode ());\r
-\r
- // Initialize Platform HOBs (CpuHob and FvHob)\r
- Status = PlatformPeim ();\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Now, the HOB List has been initialized, we can register performance information\r
- PERF_START (NULL, "PEI", NULL, StartTimeStamp);\r
-\r
- // SEC phase needs to run library constructors by hand.\r
- ProcessLibraryConstructorList ();\r
-\r
- // Build HOBs to pass up our version of stuff the DXE Core needs to save space\r
- BuildPeCoffLoaderHob ();\r
- BuildExtractSectionHob (\r
- &gLzmaCustomDecompressGuid,\r
- LzmaGuidedSectionGetInfo,\r
- LzmaGuidedSectionExtraction\r
- );\r
-\r
- // Assume the FV that contains the SEC (our code) also contains a compressed FV.\r
- Status = DecompressFirstFv ();\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Load the DXE Core and transfer control to it\r
- Status = LoadDxeCoreFromFv (NULL, 0);\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
-\r
-VOID\r
-CEntryPoint (\r
- IN UINTN MpId,\r
- IN UINTN UefiMemoryBase,\r
- IN UINTN StacksBase\r
- )\r
-{\r
- UINT64 StartTimeStamp;\r
-\r
- // Initialize the platform specific controllers\r
- ArmPlatformInitialize (MpId);\r
-\r
- if (PerformanceMeasurementEnabled ()) {\r
- // Initialize the Timer Library to setup the Timer HW controller\r
- TimerConstructor ();\r
- // We cannot call yet the PerformanceLib because the HOB List has not been initialized\r
- StartTimeStamp = GetPerformanceCounter ();\r
- } else {\r
- StartTimeStamp = 0;\r
- }\r
-\r
- // Data Cache enabled on Primary core when MMU is enabled.\r
- ArmDisableDataCache ();\r
- // Invalidate Data cache\r
- ArmInvalidateDataCache ();\r
- // Invalidate instruction cache\r
- ArmInvalidateInstructionCache ();\r
- // Enable Instruction Caches on all cores.\r
- ArmEnableInstructionCache ();\r
-\r
- PrimaryMain (UefiMemoryBase, StacksBase, StartTimeStamp);\r
-\r
- // DXE Core should always load and never return\r
- ASSERT (FALSE);\r
-}\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2011-2015, ARM Limited. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#ifndef _PREPI_H_\r
-#define _PREPI_H_\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Library/PcdLib.h>\r
-#include <Library/ArmLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/SerialPortLib.h>\r
-#include <Library/ArmPlatformLib.h>\r
-\r
-#define SerialPrint(txt) SerialPortWrite (txt, AsciiStrLen(txt)+1);\r
-\r
-extern UINT64 mSystemMemoryEnd;\r
-\r
-RETURN_STATUS\r
-EFIAPI\r
-TimerConstructor (\r
- VOID\r
- );\r
-\r
-VOID\r
-PrePiMain (\r
- IN UINTN UefiMemoryBase,\r
- IN UINTN StacksBase,\r
- IN UINT64 StartTimeStamp\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-MemoryPeim (\r
- IN EFI_PHYSICAL_ADDRESS UefiMemoryBase,\r
- IN UINT64 UefiMemorySize\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformPeim (\r
- VOID\r
- );\r
-\r
-VOID\r
-PrimaryMain (\r
- IN UINTN UefiMemoryBase,\r
- IN UINTN StacksBase,\r
- IN UINT64 StartTimeStamp\r
- );\r
-\r
-VOID\r
-SecondaryMain (\r
- IN UINTN MpId\r
- );\r
-\r
-// Either implemented by PrePiLib or by MemoryInitPei\r
-VOID\r
-BuildMemoryTypeInformationHob (\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-GetPlatformPpi (\r
- IN EFI_GUID *PpiGuid,\r
- OUT VOID **Ppi\r
- );\r
-\r
-// Initialize the Architecture specific controllers\r
-VOID\r
-ArchInitialize (\r
- VOID\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-ProcessLibraryConstructorList (\r
- VOID\r
- );\r
-\r
-#endif /* _PREPI_H_ */\r
+++ /dev/null
-#\r
-# Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-\r
-CC = gcc\r
-CFLAGS = -g\r
-\r
-generate_image: generate_image.c\r
- $(CC) $(CCFLAGS) $(LDFLAGS) -o generate_image generate_image.c\r
-\r
-clean:\r
- rm -f generate_image generate_image.exe\r
+++ /dev/null
-/** @file\r
- The data structures in this code come from:\r
- OMAP35x Applications Processor Technical Reference Manual chapter 25\r
- OMAP34xx Multimedia Device Technical Reference Manual chapter 26.4.8.\r
-\r
- You should use the OMAP35x manual when possible. Some things, like SectionKey,\r
- are not defined in the OMAP35x manual and you have to use the OMAP34xx manual\r
- to find the data.\r
-\r
- Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include <stdio.h>\r
-#include <stdlib.h>\r
-#include <string.h>\r
-#include <errno.h>\r
-#include <sys/types.h>\r
-#include <sys/stat.h>\r
-\r
-\r
-\r
-//TOC structure as defined by OMAP35XX TRM.\r
-typedef struct {\r
- unsigned int Start;\r
- unsigned int Size;\r
- unsigned int Reserved1;\r
- unsigned int Reserved2;\r
- unsigned int Reserved3;\r
- unsigned char Filename[12];\r
-} TOC_DATA;\r
-\r
-//NOTE: OMAP3430 TRM has CHSETTINGS and CHRAM structures.\r
-typedef struct {\r
- unsigned int SectionKey;\r
- unsigned char Valid;\r
- unsigned char Version;\r
- unsigned short Reserved;\r
- unsigned int Flags;\r
- unsigned int PRM_CLKSRC_CTRL;\r
- unsigned int PRM_CLKSEL;\r
- unsigned int CM_CLKSEL1_EMU;\r
- unsigned int CM_CLKSEL_CORE;\r
- unsigned int CM_CLKSEL_WKUP;\r
- unsigned int CM_CLKEN_PLL_DPLL3;\r
- unsigned int CM_AUTOIDLE_PLL_DPLL3;\r
- unsigned int CM_CLKSEL1_PLL;\r
- unsigned int CM_CLKEN_PLL_DPLL4;\r
- unsigned int CM_AUTOIDLE_PLL_DPLL4;\r
- unsigned int CM_CLKSEL2_PLL;\r
- unsigned int CM_CLKSEL3_PLL;\r
- unsigned int CM_CLKEN_PLL_MPU;\r
- unsigned int CM_AUTOIDLE_PLL_MPU;\r
- unsigned int CM_CLKSEL1_PLL_MPU;\r
- unsigned int CM_CLKSEL2_PLL_MPU;\r
- unsigned int CM_CLKSTCTRL_MPU;\r
-} CHSETTINGS_DATA;\r
-\r
-typedef struct {\r
- unsigned int SectionKey;\r
- unsigned char Valid;\r
- unsigned char Reserved1;\r
- unsigned char Reserved2;\r
- unsigned char Reserved3;\r
- unsigned short SDRC_SYSCONFIG_LSB;\r
- unsigned short SDRC_CS_CFG_LSB;\r
- unsigned short SDRC_SHARING_LSB;\r
- unsigned short SDRC_ERR_TYPE_LSB;\r
- unsigned int SDRC_DLLA_CTRL;\r
- unsigned short Reserved4;\r
- unsigned short Reserved5;\r
- unsigned int SDRC_POWER;\r
- unsigned short MEMORY_TYPE_CS0;\r
- unsigned short Reserved6;\r
- unsigned int SDRC_MCFG_0;\r
- unsigned short SDRC_MR_0_LSB;\r
- unsigned short SDRC_EMR1_0_LSB;\r
- unsigned short SDRC_EMR2_0_LSB;\r
- unsigned short SDRC_EMR3_0_LSB;\r
- unsigned int SDRC_ACTIM_CTRLA_0;\r
- unsigned int SDRC_ACTIM_CTRLB_0;\r
- unsigned int SDRC_RFRCTRL_0;\r
- unsigned short MEMORY_TYPE_CS1;\r
- unsigned short Reserved7;\r
- unsigned int SDRC_MCFG_1;\r
- unsigned short SDRC_MR_1_LSB;\r
- unsigned short SDRC_EMR1_1_LSB;\r
- unsigned short SDRC_EMR2_1_LSB;\r
- unsigned short SDRC_EMR3_1_LSB;\r
- unsigned int SDRC_ACTIM_CTRLA_1;\r
- unsigned int SDRC_ACTIM_CTRLB_1;\r
- unsigned int SDRC_RFRCTRL_1;\r
- unsigned int Reserved8;\r
- unsigned short Flags;\r
- unsigned short Reserved9;\r
-} CHRAM_DATA;\r
-\r
-#define CHSETTINGS_START 0xA0\r
-#define CHSETTINGS_SIZE 0x50\r
-#define CHRAM_START 0xF0\r
-#define CHRAM_SIZE 0x5C\r
-#define CLOSING_TOC_ITEM_SIZE 4\r
-\r
-unsigned char gConfigurationHeader[512];\r
-unsigned int gImageExecutionAddress;\r
-char *gInputImageFile = NULL;\r
-char *gOutputImageFile = NULL;\r
-char *gDataFile = NULL;\r
-\r
-static\r
-void\r
-PrintUsage (\r
- void\r
- )\r
-{\r
- printf("Usage..\n");\r
-}\r
-\r
-static\r
-void\r
-PopulateCHSETTINGSData (\r
- FILE *DataFile,\r
- CHSETTINGS_DATA *CHSETTINGSData\r
- )\r
-{\r
- unsigned int Value;\r
-\r
- CHSETTINGSData->SectionKey = 0xC0C0C0C1;\r
- CHSETTINGSData->Valid = 0x1;\r
- CHSETTINGSData->Version = 0x1;\r
- CHSETTINGSData->Reserved = 0x00;\r
- CHSETTINGSData->Flags = 0x050001FD;\r
-\r
- //General clock settings.\r
- fscanf(DataFile, "PRM_CLKSRC_CTRL=0x%08x\n", &Value);\r
- CHSETTINGSData->PRM_CLKSRC_CTRL = Value;\r
- fscanf(DataFile, "PRM_CLKSEL=0x%08x\n", &Value);\r
- CHSETTINGSData->PRM_CLKSEL = Value;\r
- fscanf(DataFile, "CM_CLKSEL1_EMU=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKSEL1_EMU = Value;\r
-\r
- //Clock configuration\r
- fscanf(DataFile, "CM_CLKSEL_CORE=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKSEL_CORE = Value;\r
- fscanf(DataFile, "CM_CLKSEL_WKUP=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKSEL_WKUP = Value;\r
-\r
- //DPLL3 (Core) settings\r
- fscanf(DataFile, "CM_CLKEN_PLL_DPLL3=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKEN_PLL_DPLL3 = Value;\r
- fscanf(DataFile, "CM_AUTOIDLE_PLL_DPLL3=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_AUTOIDLE_PLL_DPLL3 = Value;\r
- fscanf(DataFile, "CM_CLKSEL1_PLL=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKSEL1_PLL = Value;\r
-\r
- //DPLL4 (Peripheral) settings\r
- fscanf(DataFile, "CM_CLKEN_PLL_DPLL4=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKEN_PLL_DPLL4 = Value;\r
- fscanf(DataFile, "CM_AUTOIDLE_PLL_DPLL4=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_AUTOIDLE_PLL_DPLL4 = Value;\r
- fscanf(DataFile, "CM_CLKSEL2_PLL=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKSEL2_PLL = Value;\r
- fscanf(DataFile, "CM_CLKSEL3_PLL=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKSEL3_PLL = Value;\r
-\r
- //DPLL1 (MPU) settings\r
- fscanf(DataFile, "CM_CLKEN_PLL_MPU=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKEN_PLL_MPU = Value;\r
- fscanf(DataFile, "CM_AUTOIDLE_PLL_MPU=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_AUTOIDLE_PLL_MPU = Value;\r
- fscanf(DataFile, "CM_CLKSEL1_PLL_MPU=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKSEL1_PLL_MPU = Value;\r
- fscanf(DataFile, "CM_CLKSEL2_PLL_MPU=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKSEL2_PLL_MPU = Value;\r
- fscanf(DataFile, "CM_CLKSTCTRL_MPU=0x%08x\n", &Value);\r
- CHSETTINGSData->CM_CLKSTCTRL_MPU = Value;\r
-}\r
-\r
-static\r
-void\r
-PopulateCHRAMData (\r
- FILE *DataFile,\r
- CHRAM_DATA *CHRAMData\r
- )\r
-{\r
- unsigned int Value;\r
-\r
- CHRAMData->SectionKey = 0xC0C0C0C2;\r
- CHRAMData->Valid = 0x1;\r
-\r
- fscanf(DataFile, "SDRC_SYSCONFIG_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_SYSCONFIG_LSB = Value;\r
- fscanf(DataFile, "SDRC_CS_CFG_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_CS_CFG_LSB = Value;\r
- fscanf(DataFile, "SDRC_SHARING_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_SHARING_LSB = Value;\r
- fscanf(DataFile, "SDRC_ERR_TYPE_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_ERR_TYPE_LSB = Value;\r
- fscanf(DataFile, "SDRC_DLLA_CTRL=0x%08x\n", &Value);\r
- CHRAMData->SDRC_DLLA_CTRL = Value;\r
- fscanf(DataFile, "SDRC_POWER=0x%08x\n", &Value);\r
- CHRAMData->SDRC_POWER = Value;\r
- fscanf(DataFile, "MEMORY_TYPE_CS0=0x%04x\n", &Value);\r
- CHRAMData->MEMORY_TYPE_CS0 = Value;\r
- fscanf(DataFile, "SDRC_MCFG_0=0x%08x\n", &Value);\r
- CHRAMData->SDRC_MCFG_0 = Value;\r
- fscanf(DataFile, "SDRC_MR_0_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_MR_0_LSB = Value;\r
- fscanf(DataFile, "SDRC_EMR1_0_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_EMR1_0_LSB = Value;\r
- fscanf(DataFile, "SDRC_EMR2_0_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_EMR2_0_LSB = Value;\r
- fscanf(DataFile, "SDRC_EMR3_0_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_EMR3_0_LSB = Value;\r
- fscanf(DataFile, "SDRC_ACTIM_CTRLA_0=0x%08x\n", &Value);\r
- CHRAMData->SDRC_ACTIM_CTRLA_0 = Value;\r
- fscanf(DataFile, "SDRC_ACTIM_CTRLB_0=0x%08x\n", &Value);\r
- CHRAMData->SDRC_ACTIM_CTRLB_0 = Value;\r
- fscanf(DataFile, "SDRC_RFRCTRL_0=0x%08x\n", &Value);\r
- CHRAMData->SDRC_RFRCTRL_0 = Value;\r
- fscanf(DataFile, "MEMORY_TYPE_CS1=0x%04x\n", &Value);\r
- CHRAMData->MEMORY_TYPE_CS1 = Value;\r
- fscanf(DataFile, "SDRC_MCFG_1=0x%08x\n", &Value);\r
- CHRAMData->SDRC_MCFG_1 = Value;\r
- fscanf(DataFile, "SDRC_MR_1_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_MR_1_LSB = Value;\r
- fscanf(DataFile, "SDRC_EMR1_1_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_EMR1_1_LSB = Value;\r
- fscanf(DataFile, "SDRC_EMR2_1_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_EMR2_1_LSB = Value;\r
- fscanf(DataFile, "SDRC_EMR3_1_LSB=0x%04x\n", &Value);\r
- CHRAMData->SDRC_EMR3_1_LSB = Value;\r
- fscanf(DataFile, "SDRC_ACTIM_CTRLA_1=0x%08x\n", &Value);\r
- CHRAMData->SDRC_ACTIM_CTRLA_1 = Value;\r
- fscanf(DataFile, "SDRC_ACTIM_CTRLB_1=0x%08x\n", &Value);\r
- CHRAMData->SDRC_ACTIM_CTRLB_1 = Value;\r
- fscanf(DataFile, "SDRC_RFRCTRL_1=0x%08x\n", &Value);\r
- CHRAMData->SDRC_RFRCTRL_1 = Value;\r
-\r
- CHRAMData->Flags = 0x0003;\r
-}\r
-\r
-static\r
-void\r
-PrepareConfigurationHeader (\r
- void\r
- )\r
-{\r
- TOC_DATA Toc;\r
- CHSETTINGS_DATA CHSETTINGSData;\r
- CHRAM_DATA CHRAMData;\r
- unsigned int ConfigurationHdrOffset = 0;\r
- FILE *DataFile;\r
-\r
- // Open data file\r
- DataFile = fopen(gDataFile, "rb");\r
- if (DataFile == NULL) {\r
- fprintf(stderr, "Can't open data file %s.\n", gDataFile);\r
- exit(1);\r
- }\r
-\r
- //Initialize configuration header.\r
- memset(gConfigurationHeader, 0x00, sizeof(gConfigurationHeader));\r
-\r
- //CHSETTINGS TOC\r
- memset(&Toc, 0x00, sizeof(TOC_DATA));\r
- Toc.Start = CHSETTINGS_START;\r
- Toc.Size = CHSETTINGS_SIZE;\r
- strcpy((char *)Toc.Filename, (const char *)"CHSETTINGS");\r
- memcpy(gConfigurationHeader + ConfigurationHdrOffset, &Toc, sizeof(TOC_DATA));\r
-\r
- //Populate CHSETTINGS Data\r
- memset(&CHSETTINGSData, 0x00, sizeof(CHSETTINGS_DATA));\r
- PopulateCHSETTINGSData(DataFile, &CHSETTINGSData);\r
- memcpy(gConfigurationHeader + Toc.Start, &CHSETTINGSData, Toc.Size);\r
-\r
- //Adjust ConfigurationHdrOffset to point to next TOC\r
- ConfigurationHdrOffset += sizeof(TOC_DATA);\r
-\r
- //CHRAM TOC\r
- memset(&Toc, 0x00, sizeof(TOC_DATA));\r
- Toc.Start = CHRAM_START;\r
- Toc.Size = CHRAM_SIZE;\r
- strcpy((char *)Toc.Filename, (const char *)"CHRAM");\r
- memcpy(gConfigurationHeader + ConfigurationHdrOffset, &Toc, sizeof(TOC_DATA));\r
-\r
- //Populate CHRAM Data\r
- memset(&CHRAMData, 0x00, sizeof(CHRAM_DATA));\r
- PopulateCHRAMData(DataFile, &CHRAMData);\r
- memcpy(gConfigurationHeader + Toc.Start, &CHRAMData, Toc.Size);\r
-\r
- //Adjust ConfigurationHdrOffset to point to next TOC\r
- ConfigurationHdrOffset += sizeof(TOC_DATA);\r
-\r
- //Closing TOC item\r
- memset(gConfigurationHeader + ConfigurationHdrOffset, 0xFF, CLOSING_TOC_ITEM_SIZE);\r
- ConfigurationHdrOffset += CLOSING_TOC_ITEM_SIZE;\r
-\r
- // Close data file\r
- fclose(DataFile);\r
-}\r
-\r
-static\r
-void\r
-ConstructImage (\r
- void\r
- )\r
-{\r
- FILE *InputFile;\r
- FILE *OutputFile;\r
- unsigned int InputImageFileSize;\r
- struct stat FileStat;\r
- char Ch;\r
- unsigned int i;\r
-\r
- InputFile = fopen(gInputImageFile, "rb");\r
- if (InputFile == NULL) {\r
- fprintf(stderr, "Can't open input file.\n");\r
- exit(0);\r
- }\r
-\r
- // Get the size of the input image.\r
- fstat(fileno(InputFile), &FileStat);\r
- InputImageFileSize = FileStat.st_size;\r
-\r
- OutputFile = fopen(gOutputImageFile, "wb");\r
- if (OutputFile == NULL) {\r
- fprintf(stderr, "Can't open output file %s.\n", gOutputImageFile);\r
- exit(0);\r
- }\r
-\r
- // Write Configuration header\r
- fwrite(gConfigurationHeader, 1, sizeof(gConfigurationHeader), OutputFile);\r
-\r
- // Write image header (Input image size, execution address)\r
- fwrite(&InputImageFileSize, 1, 4, OutputFile);\r
- fwrite(&gImageExecutionAddress, 1, 4, OutputFile);\r
-\r
- // Copy input image to the output file.\r
- for (i = 0; i < InputImageFileSize; i++) {\r
- fread(&Ch, 1, 1, InputFile);\r
- fwrite(&Ch, 1, 1, OutputFile);\r
- }\r
-\r
- fclose(InputFile);\r
- fclose(OutputFile);\r
-}\r
-\r
-\r
-int\r
-main (\r
- int argc,\r
- char** argv\r
- )\r
-{\r
- char Ch;\r
- unsigned char *ptr;\r
- int i;\r
- int TwoArg;\r
-\r
- if (argc == 1) {\r
- PrintUsage ();\r
- exit(1);\r
- }\r
-\r
- for (i=1; i < argc; i++) {\r
- if (argv[i][0] == '-') {\r
- // TwoArg TRUE -E 0x123, FALSE -E0x1234\r
- TwoArg = (argv[i][2] != ' ');\r
- switch (argv[i][1]) {\r
- case 'E': /* Image execution address */\r
- gImageExecutionAddress = strtoul (TwoArg ? argv[i+1] : &argv[i][2], (char **)&ptr, 16);\r
- break;\r
-\r
- case 'I': /* Input image file */\r
- gInputImageFile = TwoArg ? argv[i+1] : &argv[i][2];\r
- break;\r
-\r
- case 'O': /* Output image file */\r
- gOutputImageFile = TwoArg ? argv[i+1] : &argv[i][2];\r
- break;\r
-\r
- case 'D': /* Data file */\r
- gDataFile = TwoArg ? argv[i+1] : &argv[i][2];\r
- break;\r
-\r
- default:\r
- abort ();\r
- }\r
- }\r
- }\r
-\r
-\r
- //Prepare configuration header\r
- PrepareConfigurationHeader ();\r
-\r
- //Build image with configuration header + image header + image\r
- ConstructImage ();\r
-\r
- return 0;\r
-}\r
+++ /dev/null
-#\r
-# Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-\r
-all: GenerateImage replace\r
-\r
-GenerateImage: generate_image.c\r
- $(CC) $(CCFLAGS) $(LDFLAGS) -o GenerateImage.exe generate_image.c\r
-\r
-replace: replace.c\r
- $(CC) $(CCFLAGS) $(LDFLAGS) -o replace.exe replace.c\r
-\r
-clean:\r
- del GenerateImage.exe generate_image.obj replace.exe replace.obj\r
+++ /dev/null
-//\r
-// Quick hack to work around not having sed, or any other reasonable\r
-// way to edit a file from a script on Windows......\r
-//\r
-// Copyright (c) 2010, Apple Inc. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-\r
-#include <stdio.h>\r
-#include <stdlib.h>\r
-#include <limits.h>\r
-\r
-#define TRUE 1\r
-#define FALSE 0\r
-\r
-typedef struct {\r
- char *Match;\r
- int MatchSize;\r
- char *Replace;\r
-} MATCH_PAIR;\r
-\r
-void\r
-Usage (char *Name)\r
-{\r
- printf ("\n%s OldFile NewFile MatchString ReplaceString [MatchString2 ReplaceString2]*\n", Name);\r
- printf (" OldFile - Must be arg[1] File to search for MatchStrings\n");\r
- printf (" NewFile - Must be arg[2] File where MatchString has been replaced with ReplaceString\n");\r
- printf (" MatchString & ReplaceString. Required arguments.\n");\r
- printf (" More MatchString/ReplaceString pairs are supported.\n");\r
-}\r
-\r
-//\r
-// argv[1] - Old File\r
-// argv[2] - New File\r
-// argv[3+n] - Match String\r
-// argv[4+n] - Replace string\r
-int\r
-main (int argc, char **argv)\r
-{\r
- FILE *In, *Out;\r
- char *Key, *Replace;\r
- int c, i, n, Len, MaxLenKey = 0, MinLenKey = INT_MAX;\r
- unsigned long InFileSize, InFilePos;\r
- MATCH_PAIR *Match;\r
- int MaxMatch;\r
- int ReadCount;\r
- int Found;\r
-\r
- if (argc < 5) {\r
- fprintf (stderr, "Need at least two files and one Match/Replacement string pair\n");\r
- Usage (argv[0]);\r
- return -1;\r
- } else if ((argc % 2) == 0) {\r
- fprintf (stderr, "Match and Replace string must come in pairs\n");\r
- return -4;\r
- }\r
-\r
- In = fopen (argv[1], "r");\r
- fseek (In, 0, SEEK_END);\r
- InFileSize = ftell (In);\r
- if (InFileSize == 0) {\r
- fprintf (stderr, "Could not open %s\n", argv[1]);\r
- return -6;\r
- }\r
- fseek (In, 0, SEEK_SET);\r
-\r
-\r
- Out = fopen (argv[2], "w+");\r
- if ((In == NULL) || (Out == NULL)) {\r
- fprintf (stderr, "Could not open %s\n", argv[2]);\r
- return -2;\r
- }\r
-\r
- MaxMatch = (argc - 2)/2;\r
- Match = calloc (MaxMatch, sizeof (MATCH_PAIR));\r
- if (Match == NULL) {\r
- return -7;\r
- }\r
-\r
- for (n=0; n < MaxMatch; n++) {\r
- Match[n].Match = argv[3 + n*2];\r
- Match[n].MatchSize = strlen (argv[3 + n*2]);\r
- Match[n].Replace = argv[3 + n*2 + 1];\r
- if (Match[n].MatchSize > MaxLenKey) {\r
- // Max size of match/replace string pair\r
- MaxLenKey = Match[n].MatchSize;\r
- }\r
- if (Match[n].MatchSize < MinLenKey) {\r
- MinLenKey = Match[n].MatchSize;\r
- }\r
- }\r
-\r
- Key = malloc (MaxLenKey);\r
- if (Key == NULL) {\r
- return -5;\r
- }\r
-\r
- // Search for a match by reading every possition of the file\r
- // into a buffer that is as big as the maximum search key size.\r
- // Then we can search the keys for a match. If no match\r
- // copy the old file character to the new file. If it is a match\r
- // then copy the replacement string into the output file.\r
- // This code assumes the file system is smart and caches the\r
- // file in a buffer. So all the reads don't really hit the disk.\r
- InFilePos = 0;\r
- while (InFilePos < (InFileSize - MinLenKey)) {\r
- fseek (In, InFilePos, SEEK_SET);\r
- ReadCount = fread (Key, 1, MaxLenKey, In);\r
- for (i = 0, Found = FALSE;i < MaxMatch; i++) {\r
- if (ReadCount >= Match[i].MatchSize) {\r
- if (!memcmp (Key, Match[i].Match, Match[i].MatchSize)) {\r
- InFilePos += (Match[i].MatchSize - 1);\r
- fputs (Match[i].Replace, Out);\r
- Found = TRUE;\r
- break;\r
- }\r
- }\r
- }\r
- if (!Found) {\r
- fputc (Key[0], Out);\r
- }\r
-\r
- InFilePos++;\r
- }\r
-\r
- // We stoped searching when we got to the point that we could no longer match.\r
- // So the last few bytes of the file are not copied in the privous loop\r
- fseek (In, InFilePos, SEEK_SET);\r
- while ((c = fgetc (In)) != EOF) {\r
- fputc (c, Out);\r
- }\r
-\r
- fclose (In);\r
- fclose (Out);\r
- free (Key);\r
- free (Match);\r
- return 0;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Flash.h"\r
-\r
-NAND_PART_INFO_TABLE gNandPartInfoTable[1] = {\r
- { 0x2C, 0xBA, 17, 11 }\r
-};\r
-\r
-NAND_FLASH_INFO *gNandFlashInfo = NULL;\r
-UINT8 *gEccCode;\r
-UINTN gNum512BytesChunks = 0;\r
-\r
-//\r
-\r
-// Device path for SemiHosting. It contains our autogened Caller ID GUID.\r
-\r
-//\r
-\r
-typedef struct {\r
-\r
- VENDOR_DEVICE_PATH Guid;\r
-\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-\r
-} FLASH_DEVICE_PATH;\r
-\r
-\r
-\r
-FLASH_DEVICE_PATH gDevicePath = {\r
- {\r
- { HARDWARE_DEVICE_PATH, HW_VENDOR_DP, { sizeof (VENDOR_DEVICE_PATH), 0 } },\r
- EFI_CALLER_ID_GUID\r
- },\r
- { END_DEVICE_PATH_TYPE, END_ENTIRE_DEVICE_PATH_SUBTYPE, { sizeof (EFI_DEVICE_PATH_PROTOCOL), 0} }\r
-};\r
-\r
-\r
-\r
-//Actual page address = Column address + Page address + Block address.\r
-UINTN\r
-GetActualPageAddressInBytes (\r
- UINTN BlockIndex,\r
- UINTN PageIndex\r
-)\r
-{\r
- //BlockAddressStart = Start of the Block address in actual NAND\r
- //PageAddressStart = Start of the Page address in actual NAND\r
- return ((BlockIndex << gNandFlashInfo->BlockAddressStart) + (PageIndex << gNandFlashInfo->PageAddressStart));\r
-}\r
-\r
-VOID\r
-NandSendCommand (\r
- UINT8 Command\r
-)\r
-{\r
- MmioWrite16(GPMC_NAND_COMMAND_0, Command);\r
-}\r
-\r
-VOID\r
-NandSendAddress (\r
- UINT8 Address\r
-)\r
-{\r
- MmioWrite16(GPMC_NAND_ADDRESS_0, Address);\r
-}\r
-\r
-UINT16\r
-NandReadStatus (\r
- VOID\r
- )\r
-{\r
- //Send READ STATUS command\r
- NandSendCommand(READ_STATUS_CMD);\r
-\r
- //Read status.\r
- return MmioRead16(GPMC_NAND_DATA_0);\r
-}\r
-\r
-VOID\r
-NandSendAddressCycles (\r
- UINTN Address\r
-)\r
-{\r
- //Column address\r
- NandSendAddress(Address & 0xff);\r
- Address >>= 8;\r
-\r
- //Column address\r
- NandSendAddress(Address & 0x07);\r
- Address >>= 3;\r
-\r
- //Page and Block address\r
- NandSendAddress(Address & 0xff);\r
- Address >>= 8;\r
-\r
- //Block address\r
- NandSendAddress(Address & 0xff);\r
- Address >>= 8;\r
-\r
- //Block address\r
- NandSendAddress(Address & 0x01);\r
-}\r
-\r
-VOID\r
-GpmcInit (\r
- VOID\r
- )\r
-{\r
- //Enable Smart-idle mode.\r
- MmioWrite32 (GPMC_SYSCONFIG, SMARTIDLEMODE);\r
-\r
- //Set IRQSTATUS and IRQENABLE to the reset value\r
- MmioWrite32 (GPMC_IRQSTATUS, 0x0);\r
- MmioWrite32 (GPMC_IRQENABLE, 0x0);\r
-\r
- //Disable GPMC timeout control.\r
- MmioWrite32 (GPMC_TIMEOUT_CONTROL, TIMEOUTDISABLE);\r
-\r
- //Set WRITEPROTECT bit to enable write access.\r
- MmioWrite32 (GPMC_CONFIG, WRITEPROTECT_HIGH);\r
-\r
- //NOTE: Following GPMC_CONFIGi_0 register settings are taken from u-boot memory dump.\r
- MmioWrite32 (GPMC_CONFIG1_0, DEVICETYPE_NAND | DEVICESIZE_X16);\r
- MmioWrite32 (GPMC_CONFIG2_0, CSRDOFFTIME | CSWROFFTIME);\r
- MmioWrite32 (GPMC_CONFIG3_0, ADVRDOFFTIME | ADVWROFFTIME);\r
- MmioWrite32 (GPMC_CONFIG4_0, OEONTIME | OEOFFTIME | WEONTIME | WEOFFTIME);\r
- MmioWrite32 (GPMC_CONFIG5_0, RDCYCLETIME | WRCYCLETIME | RDACCESSTIME | PAGEBURSTACCESSTIME);\r
- MmioWrite32 (GPMC_CONFIG6_0, WRACCESSTIME | WRDATAONADMUXBUS | CYCLE2CYCLEDELAY | CYCLE2CYCLESAMECSEN);\r
- MmioWrite32 (GPMC_CONFIG7_0, MASKADDRESS_128MB | CSVALID | BASEADDRESS);\r
-}\r
-\r
-EFI_STATUS\r
-NandDetectPart (\r
- VOID\r
-)\r
-{\r
- UINT8 NandInfo = 0;\r
- UINT8 PartInfo[5];\r
- UINTN Index;\r
- BOOLEAN Found = FALSE;\r
-\r
- //Send READ ID command\r
- NandSendCommand(READ_ID_CMD);\r
-\r
- //Send one address cycle.\r
- NandSendAddress(0);\r
-\r
- //Read 5-bytes to idenfity code programmed into the NAND flash devices.\r
- //BYTE 0 = Manufacture ID\r
- //Byte 1 = Device ID\r
- //Byte 2, 3, 4 = Nand part specific information (Page size, Block size etc)\r
- for (Index = 0; Index < sizeof(PartInfo); Index++) {\r
- PartInfo[Index] = MmioRead16(GPMC_NAND_DATA_0);\r
- }\r
-\r
- //Check if the ManufactureId and DeviceId are part of the currently supported nand parts.\r
- for (Index = 0; Index < sizeof(gNandPartInfoTable)/sizeof(NAND_PART_INFO_TABLE); Index++) {\r
- if (gNandPartInfoTable[Index].ManufactureId == PartInfo[0] && gNandPartInfoTable[Index].DeviceId == PartInfo[1]) {\r
- gNandFlashInfo->BlockAddressStart = gNandPartInfoTable[Index].BlockAddressStart;\r
- gNandFlashInfo->PageAddressStart = gNandPartInfoTable[Index].PageAddressStart;\r
- Found = TRUE;\r
- break;\r
- }\r
- }\r
-\r
- if (Found == FALSE) {\r
- DEBUG ((EFI_D_ERROR, "Nand part is not currently supported. Manufacture id: %x, Device id: %x\n", PartInfo[0], PartInfo[1]));\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- //Populate NAND_FLASH_INFO based on the result of READ ID command.\r
- gNandFlashInfo->ManufactureId = PartInfo[0];\r
- gNandFlashInfo->DeviceId = PartInfo[1];\r
- NandInfo = PartInfo[3];\r
-\r
- if (PAGE_SIZE(NandInfo) == PAGE_SIZE_2K_VAL) {\r
- gNandFlashInfo->PageSize = PAGE_SIZE_2K;\r
- } else {\r
- DEBUG ((EFI_D_ERROR, "Unknown Page size.\n"));\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- if (SPARE_AREA_SIZE(NandInfo) == SPARE_AREA_SIZE_64B_VAL) {\r
- gNandFlashInfo->SparePageSize = SPARE_AREA_SIZE_64B;\r
- } else {\r
- DEBUG ((EFI_D_ERROR, "Unknown Spare area size.\n"));\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- if (BLOCK_SIZE(NandInfo) == BLOCK_SIZE_128K_VAL) {\r
- gNandFlashInfo->BlockSize = BLOCK_SIZE_128K;\r
- } else {\r
- DEBUG ((EFI_D_ERROR, "Unknown Block size.\n"));\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- if (ORGANIZATION(NandInfo) == ORGANIZATION_X8) {\r
- gNandFlashInfo->Organization = 0;\r
- } else if (ORGANIZATION(NandInfo) == ORGANIZATION_X16) {\r
- gNandFlashInfo->Organization = 1;\r
- }\r
-\r
- //Calculate total number of blocks.\r
- gNandFlashInfo->NumPagesPerBlock = DivU64x32(gNandFlashInfo->BlockSize, gNandFlashInfo->PageSize);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-NandConfigureEcc (\r
- VOID\r
- )\r
-{\r
- //Define ECC size 0 and size 1 to 512 bytes\r
- MmioWrite32 (GPMC_ECC_SIZE_CONFIG, (ECCSIZE0_512BYTES | ECCSIZE1_512BYTES));\r
-}\r
-\r
-VOID\r
-NandEnableEcc (\r
- VOID\r
- )\r
-{\r
- //Clear all the ECC result registers and select ECC result register 1\r
- MmioWrite32 (GPMC_ECC_CONTROL, (ECCCLEAR | ECCPOINTER_REG1));\r
-\r
- //Enable ECC engine on CS0\r
- MmioWrite32 (GPMC_ECC_CONFIG, (ECCENABLE | ECCCS_0 | ECC16B));\r
-}\r
-\r
-VOID\r
-NandDisableEcc (\r
- VOID\r
- )\r
-{\r
- //Turn off ECC engine.\r
- MmioWrite32 (GPMC_ECC_CONFIG, ECCDISABLE);\r
-}\r
-\r
-VOID\r
-NandCalculateEcc (\r
- VOID\r
- )\r
-{\r
- UINTN Index;\r
- UINTN EccResultRegister;\r
- UINTN EccResult;\r
-\r
- //Capture 32-bit ECC result for each 512-bytes chunk.\r
- //In our case PageSize is 2K so read ECC1-ECC4 result registers and\r
- //generate total of 12-bytes of ECC code for the particular page.\r
-\r
- EccResultRegister = GPMC_ECC1_RESULT;\r
-\r
- for (Index = 0; Index < gNum512BytesChunks; Index++) {\r
-\r
- EccResult = MmioRead32 (EccResultRegister);\r
-\r
- //Calculate ECC code from 32-bit ECC result value.\r
- //NOTE: Following calculation is not part of TRM. We got this information\r
- //from Beagleboard mailing list.\r
- gEccCode[Index * 3] = EccResult & 0xFF;\r
- gEccCode[(Index * 3) + 1] = (EccResult >> 16) & 0xFF;\r
- gEccCode[(Index * 3) + 2] = (((EccResult >> 20) & 0xF0) | ((EccResult >> 8) & 0x0F));\r
-\r
- //Point to next ECC result register.\r
- EccResultRegister += 4;\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-NandReadPage (\r
- IN UINTN BlockIndex,\r
- IN UINTN PageIndex,\r
- OUT VOID *Buffer,\r
- OUT UINT8 *SpareBuffer\r
-)\r
-{\r
- UINTN Address;\r
- UINTN Index;\r
- UINTN NumMainAreaWords = (gNandFlashInfo->PageSize/2);\r
- UINTN NumSpareAreaWords = (gNandFlashInfo->SparePageSize/2);\r
- UINT16 *MainAreaWordBuffer = Buffer;\r
- UINT16 *SpareAreaWordBuffer = (UINT16 *)SpareBuffer;\r
- UINTN Timeout = MAX_RETRY_COUNT;\r
-\r
- //Generate device address in bytes to access specific block and page index\r
- Address = GetActualPageAddressInBytes(BlockIndex, PageIndex);\r
-\r
- //Send READ command\r
- NandSendCommand(PAGE_READ_CMD);\r
-\r
- //Send 5 Address cycles to access specific device address\r
- NandSendAddressCycles(Address);\r
-\r
- //Send READ CONFIRM command\r
- NandSendCommand(PAGE_READ_CONFIRM_CMD);\r
-\r
- //Poll till device is busy.\r
- while (Timeout) {\r
- if ((NandReadStatus() & NAND_READY) == NAND_READY) {\r
- break;\r
- }\r
- Timeout--;\r
- }\r
-\r
- if (Timeout == 0) {\r
- DEBUG ((EFI_D_ERROR, "Read page timed out.\n"));\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- //Reissue READ command\r
- NandSendCommand(PAGE_READ_CMD);\r
-\r
- //Enable ECC engine.\r
- NandEnableEcc();\r
-\r
- //Read data into the buffer.\r
- for (Index = 0; Index < NumMainAreaWords; Index++) {\r
- *MainAreaWordBuffer++ = MmioRead16(GPMC_NAND_DATA_0);\r
- }\r
-\r
- //Read spare area into the buffer.\r
- for (Index = 0; Index < NumSpareAreaWords; Index++) {\r
- *SpareAreaWordBuffer++ = MmioRead16(GPMC_NAND_DATA_0);\r
- }\r
-\r
- //Calculate ECC.\r
- NandCalculateEcc();\r
-\r
- //Turn off ECC engine.\r
- NandDisableEcc();\r
-\r
- //Perform ECC correction.\r
- //Need to implement..\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-NandWritePage (\r
- IN UINTN BlockIndex,\r
- IN UINTN PageIndex,\r
- OUT VOID *Buffer,\r
- IN UINT8 *SpareBuffer\r
-)\r
-{\r
- UINTN Address;\r
- UINT16 *MainAreaWordBuffer = Buffer;\r
- UINT16 *SpareAreaWordBuffer = (UINT16 *)SpareBuffer;\r
- UINTN Index;\r
- UINTN NandStatus;\r
- UINTN Timeout = MAX_RETRY_COUNT;\r
-\r
- //Generate device address in bytes to access specific block and page index\r
- Address = GetActualPageAddressInBytes(BlockIndex, PageIndex);\r
-\r
- //Send SERIAL DATA INPUT command\r
- NandSendCommand(PROGRAM_PAGE_CMD);\r
-\r
- //Send 5 Address cycles to access specific device address\r
- NandSendAddressCycles(Address);\r
-\r
- //Enable ECC engine.\r
- NandEnableEcc();\r
-\r
- //Data input from Buffer\r
- for (Index = 0; Index < (gNandFlashInfo->PageSize/2); Index++) {\r
- MmioWrite16(GPMC_NAND_DATA_0, *MainAreaWordBuffer++);\r
-\r
- //After each write access, device has to wait to accept data.\r
- //Currently we may not be programming proper timing parameters to\r
- //the GPMC_CONFIGi_0 registers and we would need to figure that out.\r
- //Without following delay, page programming fails.\r
- gBS->Stall(1);\r
- }\r
-\r
- //Calculate ECC.\r
- NandCalculateEcc();\r
-\r
- //Turn off ECC engine.\r
- NandDisableEcc();\r
-\r
- //Prepare Spare area buffer with ECC codes.\r
- SetMem(SpareBuffer, gNandFlashInfo->SparePageSize, 0xFF);\r
- CopyMem(&SpareBuffer[ECC_POSITION], gEccCode, gNum512BytesChunks * 3);\r
-\r
- //Program spare area with calculated ECC.\r
- for (Index = 0; Index < (gNandFlashInfo->SparePageSize/2); Index++) {\r
- MmioWrite16(GPMC_NAND_DATA_0, *SpareAreaWordBuffer++);\r
- }\r
-\r
- //Send PROGRAM command\r
- NandSendCommand(PROGRAM_PAGE_CONFIRM_CMD);\r
-\r
- //Poll till device is busy.\r
- NandStatus = 0;\r
- while (Timeout) {\r
- NandStatus = NandReadStatus();\r
- if ((NandStatus & NAND_READY) == NAND_READY) {\r
- break;\r
- }\r
- Timeout--;\r
- }\r
-\r
- if (Timeout == 0) {\r
- DEBUG ((EFI_D_ERROR, "Program page timed out.\n"));\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- //Bit0 indicates Pass/Fail status\r
- if (NandStatus & NAND_FAILURE) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-NandEraseBlock (\r
- IN UINTN BlockIndex\r
-)\r
-{\r
- UINTN Address;\r
- UINTN NandStatus;\r
- UINTN Timeout = MAX_RETRY_COUNT;\r
-\r
- //Generate device address in bytes to access specific block and page index\r
- Address = GetActualPageAddressInBytes(BlockIndex, 0);\r
-\r
- //Send ERASE SETUP command\r
- NandSendCommand(BLOCK_ERASE_CMD);\r
-\r
- //Send 3 address cycles to device to access Page address and Block address\r
- Address >>= 11; //Ignore column addresses\r
-\r
- NandSendAddress(Address & 0xff);\r
- Address >>= 8;\r
-\r
- NandSendAddress(Address & 0xff);\r
- Address >>= 8;\r
-\r
- NandSendAddress(Address & 0xff);\r
-\r
- //Send ERASE CONFIRM command\r
- NandSendCommand(BLOCK_ERASE_CONFIRM_CMD);\r
-\r
- //Poll till device is busy.\r
- NandStatus = 0;\r
- while (Timeout) {\r
- NandStatus = NandReadStatus();\r
- if ((NandStatus & NAND_READY) == NAND_READY) {\r
- break;\r
- }\r
- Timeout--;\r
- gBS->Stall(1);\r
- }\r
-\r
- if (Timeout == 0) {\r
- DEBUG ((EFI_D_ERROR, "Erase block timed out for Block: %d.\n", BlockIndex));\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- //Bit0 indicates Pass/Fail status\r
- if (NandStatus & NAND_FAILURE) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-NandReadBlock (\r
- IN UINTN StartBlockIndex,\r
- IN UINTN EndBlockIndex,\r
- OUT VOID *Buffer,\r
- OUT VOID *SpareBuffer\r
-)\r
-{\r
- UINTN BlockIndex;\r
- UINTN PageIndex;\r
- EFI_STATUS Status = EFI_SUCCESS;\r
-\r
- for (BlockIndex = StartBlockIndex; BlockIndex <= EndBlockIndex; BlockIndex++) {\r
- //For each block read number of pages\r
- for (PageIndex = 0; PageIndex < gNandFlashInfo->NumPagesPerBlock; PageIndex++) {\r
- Status = NandReadPage(BlockIndex, PageIndex, Buffer, SpareBuffer);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
- Buffer = ((UINT8 *)Buffer + gNandFlashInfo->PageSize);\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-NandWriteBlock (\r
- IN UINTN StartBlockIndex,\r
- IN UINTN EndBlockIndex,\r
- OUT VOID *Buffer,\r
- OUT VOID *SpareBuffer\r
- )\r
-{\r
- UINTN BlockIndex;\r
- UINTN PageIndex;\r
- EFI_STATUS Status = EFI_SUCCESS;\r
-\r
- for (BlockIndex = StartBlockIndex; BlockIndex <= EndBlockIndex; BlockIndex++) {\r
- //Page programming.\r
- for (PageIndex = 0; PageIndex < gNandFlashInfo->NumPagesPerBlock; PageIndex++) {\r
- Status = NandWritePage(BlockIndex, PageIndex, Buffer, SpareBuffer);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
- Buffer = ((UINT8 *)Buffer + gNandFlashInfo->PageSize);\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-NandFlashReset (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN BOOLEAN ExtendedVerification\r
- )\r
-{\r
- UINTN BusyStall = 50; // microSeconds\r
- UINTN ResetBusyTimeout = (1000000 / BusyStall); // 1 Second\r
-\r
- //Send RESET command to device.\r
- NandSendCommand(RESET_CMD);\r
-\r
- //Wait for 1ms before we check status register.\r
- gBS->Stall(1000);\r
-\r
- //Check BIT#5 & BIT#6 in Status register to make sure RESET is done.\r
- while ((NandReadStatus() & NAND_RESET_STATUS) != NAND_RESET_STATUS) {\r
-\r
- //In case of extended verification, wait for extended amount of time\r
- //to make sure device is reset.\r
- if (ExtendedVerification) {\r
- if (ResetBusyTimeout == 0) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- gBS->Stall(BusyStall);\r
- ResetBusyTimeout--;\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-NandFlashReadBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA Lba,\r
- IN UINTN BufferSize,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- UINTN NumBlocks;\r
- UINTN EndBlockIndex;\r
- EFI_STATUS Status;\r
- UINT8 *SpareBuffer = NULL;\r
-\r
- if (Buffer == NULL) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto exit;\r
- }\r
-\r
- if (Lba > LAST_BLOCK) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto exit;\r
- }\r
-\r
- if ((BufferSize % gNandFlashInfo->BlockSize) != 0) {\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- goto exit;\r
- }\r
-\r
- NumBlocks = DivU64x32(BufferSize, gNandFlashInfo->BlockSize);\r
- EndBlockIndex = ((UINTN)Lba + NumBlocks) - 1;\r
-\r
- SpareBuffer = (UINT8 *)AllocatePool(gNandFlashInfo->SparePageSize);\r
- if (SpareBuffer == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto exit;\r
- }\r
-\r
- //Read block\r
- Status = NandReadBlock((UINTN)Lba, EndBlockIndex, Buffer, SpareBuffer);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG((EFI_D_ERROR, "Read block fails: %x\n", Status));\r
- goto exit;\r
- }\r
-\r
-exit:\r
- if (SpareBuffer != NULL) {\r
- FreePool (SpareBuffer);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-NandFlashWriteBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA Lba,\r
- IN UINTN BufferSize,\r
- IN VOID *Buffer\r
- )\r
-{\r
- UINTN BlockIndex;\r
- UINTN NumBlocks;\r
- UINTN EndBlockIndex;\r
- EFI_STATUS Status;\r
- UINT8 *SpareBuffer = NULL;\r
-\r
- if (Buffer == NULL) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto exit;\r
- }\r
-\r
- if (Lba > LAST_BLOCK) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto exit;\r
- }\r
-\r
- if ((BufferSize % gNandFlashInfo->BlockSize) != 0) {\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- goto exit;\r
- }\r
-\r
- NumBlocks = DivU64x32(BufferSize, gNandFlashInfo->BlockSize);\r
- EndBlockIndex = ((UINTN)Lba + NumBlocks) - 1;\r
-\r
- SpareBuffer = (UINT8 *)AllocatePool(gNandFlashInfo->SparePageSize);\r
- if (SpareBuffer == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto exit;\r
- }\r
-\r
- // Erase block\r
- for (BlockIndex = (UINTN)Lba; BlockIndex <= EndBlockIndex; BlockIndex++) {\r
- Status = NandEraseBlock(BlockIndex);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG((EFI_D_ERROR, "Erase block failed. Status: %x\n", Status));\r
- goto exit;\r
- }\r
- }\r
-\r
- // Program data\r
- Status = NandWriteBlock((UINTN)Lba, EndBlockIndex, Buffer, SpareBuffer);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG((EFI_D_ERROR, "Block write fails: %x\n", Status));\r
- goto exit;\r
- }\r
-\r
-exit:\r
- if (SpareBuffer != NULL) {\r
- FreePool (SpareBuffer);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-NandFlashFlushBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This\r
- )\r
-{\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-\r
-EFI_BLOCK_IO_MEDIA gNandFlashMedia = {\r
- SIGNATURE_32('n','a','n','d'), // MediaId\r
- FALSE, // RemovableMedia\r
- TRUE, // MediaPresent\r
- FALSE, // LogicalPartition\r
- FALSE, // ReadOnly\r
- FALSE, // WriteCaching\r
- 0, // BlockSize\r
- 2, // IoAlign\r
- 0, // Pad\r
- 0 // LastBlock\r
-};\r
-\r
-EFI_BLOCK_IO_PROTOCOL BlockIo =\r
-{\r
- EFI_BLOCK_IO_INTERFACE_REVISION, // Revision\r
- &gNandFlashMedia, // *Media\r
- NandFlashReset, // Reset\r
- NandFlashReadBlocks, // ReadBlocks\r
- NandFlashWriteBlocks, // WriteBlocks\r
- NandFlashFlushBlocks // FlushBlocks\r
-};\r
-\r
-EFI_STATUS\r
-NandFlashInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- gNandFlashInfo = (NAND_FLASH_INFO *)AllocateZeroPool (sizeof(NAND_FLASH_INFO));\r
-\r
- //Initialize GPMC module.\r
- GpmcInit();\r
-\r
- //Reset NAND part\r
- NandFlashReset(&BlockIo, FALSE);\r
-\r
- //Detect NAND part and populate gNandFlashInfo structure\r
- Status = NandDetectPart ();\r
- if (EFI_ERROR(Status)) {\r
- DEBUG((EFI_D_ERROR, "Nand part id detection failure: Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- //Count total number of 512Bytes chunk based on the page size.\r
- if (gNandFlashInfo->PageSize == PAGE_SIZE_512B) {\r
- gNum512BytesChunks = 1;\r
- } else if (gNandFlashInfo->PageSize == PAGE_SIZE_2K) {\r
- gNum512BytesChunks = 4;\r
- } else if (gNandFlashInfo->PageSize == PAGE_SIZE_4K) {\r
- gNum512BytesChunks = 8;\r
- }\r
-\r
- gEccCode = (UINT8 *)AllocatePool(gNum512BytesChunks * 3);\r
- if (gEccCode == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- //Configure ECC\r
- NandConfigureEcc ();\r
-\r
- //Patch EFI_BLOCK_IO_MEDIA structure.\r
- gNandFlashMedia.BlockSize = gNandFlashInfo->BlockSize;\r
- gNandFlashMedia.LastBlock = LAST_BLOCK;\r
-\r
- //Publish BlockIO.\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &ImageHandle,\r
- &gEfiBlockIoProtocolGuid, &BlockIo,\r
- &gEfiDevicePathProtocolGuid, &gDevicePath,\r
- NULL\r
- );\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef FLASH_H\r
-#define FLASH_H\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/IoLib.h>\r
-\r
-#include <Protocol/BlockIo.h>\r
-#include <Protocol/Cpu.h>\r
-#include <Omap3530/Omap3530.h>\r
-\r
-#define PAGE_SIZE(x) ((x) & 0x01)\r
-#define PAGE_SIZE_2K_VAL (0x01UL)\r
-\r
-#define SPARE_AREA_SIZE(x) (((x) >> 2) & 0x01)\r
-#define SPARE_AREA_SIZE_64B_VAL (0x1UL)\r
-\r
-#define BLOCK_SIZE(x) (((x) >> 4) & 0x01)\r
-#define BLOCK_SIZE_128K_VAL (0x01UL)\r
-\r
-#define ORGANIZATION(x) (((x) >> 6) & 0x01)\r
-#define ORGANIZATION_X8 (0x0UL)\r
-#define ORGANIZATION_X16 (0x1UL)\r
-\r
-#define PAGE_SIZE_512B (512)\r
-#define PAGE_SIZE_2K (2048)\r
-#define PAGE_SIZE_4K (4096)\r
-#define SPARE_AREA_SIZE_16B (16)\r
-#define SPARE_AREA_SIZE_64B (64)\r
-\r
-#define BLOCK_SIZE_16K (16*1024)\r
-#define BLOCK_SIZE_128K (128*1024)\r
-\r
-#define BLOCK_COUNT (2048)\r
-#define LAST_BLOCK (BLOCK_COUNT - 1)\r
-\r
-#define ECC_POSITION 2\r
-\r
-//List of commands.\r
-#define RESET_CMD 0xFF\r
-#define READ_ID_CMD 0x90\r
-\r
-#define READ_STATUS_CMD 0x70\r
-\r
-#define PAGE_READ_CMD 0x00\r
-#define PAGE_READ_CONFIRM_CMD 0x30\r
-\r
-#define BLOCK_ERASE_CMD 0x60\r
-#define BLOCK_ERASE_CONFIRM_CMD 0xD0\r
-\r
-#define PROGRAM_PAGE_CMD 0x80\r
-#define PROGRAM_PAGE_CONFIRM_CMD 0x10\r
-\r
-//Nand status register bit definition\r
-#define NAND_SUCCESS (0x0UL << 0)\r
-#define NAND_FAILURE BIT0\r
-\r
-#define NAND_BUSY (0x0UL << 6)\r
-#define NAND_READY BIT6\r
-\r
-#define NAND_RESET_STATUS (0x60UL << 0)\r
-\r
-#define MAX_RETRY_COUNT 1500\r
-\r
-\r
-typedef struct {\r
- UINT8 ManufactureId;\r
- UINT8 DeviceId;\r
- UINT8 BlockAddressStart; //Start of the Block address in actual NAND\r
- UINT8 PageAddressStart; //Start of the Page address in actual NAND\r
-} NAND_PART_INFO_TABLE;\r
-\r
-typedef struct {\r
- UINT8 ManufactureId;\r
- UINT8 DeviceId;\r
- UINT8 Organization; //x8 or x16\r
- UINT32 PageSize;\r
- UINT32 SparePageSize;\r
- UINT32 BlockSize;\r
- UINT32 NumPagesPerBlock;\r
- UINT8 BlockAddressStart; //Start of the Block address in actual NAND\r
- UINT8 PageAddressStart; //Start of the Page address in actual NAND\r
-} NAND_FLASH_INFO;\r
-\r
-#endif //FLASH_H\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = NandFlash\r
- FILE_GUID = 4d00ef14-c4e0-426b-81b7-30a00a14aad6\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = NandFlashInitialize\r
-\r
-\r
-[Sources.common]\r
- Flash.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- UefiLib\r
- UefiDriverEntryPoint\r
- MemoryAllocationLib\r
- IoLib\r
-\r
-[Guids]\r
-\r
-[Protocols]\r
- gEfiBlockIoProtocolGuid\r
- gEfiCpuArchProtocolGuid\r
-\r
-[Pcd]\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxGpmcOffset\r
-\r
-[depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Library/IoLib.h>\r
-#include <Library/OmapLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-\r
-#include <Protocol/EmbeddedGpio.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-\r
-EFI_STATUS\r
-Get (\r
- IN EMBEDDED_GPIO *This,\r
- IN EMBEDDED_GPIO_PIN Gpio,\r
- OUT UINTN *Value\r
- )\r
-{\r
- UINTN Port;\r
- UINTN Pin;\r
- UINT32 DataInRegister;\r
-\r
- if (Value == NULL)\r
- {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Port = GPIO_PORT(Gpio);\r
- Pin = GPIO_PIN(Gpio);\r
-\r
- DataInRegister = GpioBase(Port) + GPIO_DATAIN;\r
-\r
- if (MmioRead32 (DataInRegister) & GPIO_DATAIN_MASK(Pin)) {\r
- *Value = 1;\r
- } else {\r
- *Value = 0;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-Set (\r
- IN EMBEDDED_GPIO *This,\r
- IN EMBEDDED_GPIO_PIN Gpio,\r
- IN EMBEDDED_GPIO_MODE Mode\r
- )\r
-{\r
- UINTN Port;\r
- UINTN Pin;\r
- UINT32 OutputEnableRegister;\r
- UINT32 SetDataOutRegister;\r
- UINT32 ClearDataOutRegister;\r
-\r
- Port = GPIO_PORT(Gpio);\r
- Pin = GPIO_PIN(Gpio);\r
-\r
- OutputEnableRegister = GpioBase(Port) + GPIO_OE;\r
- SetDataOutRegister = GpioBase(Port) + GPIO_SETDATAOUT;\r
- ClearDataOutRegister = GpioBase(Port) + GPIO_CLEARDATAOUT;\r
-\r
- switch (Mode)\r
- {\r
- case GPIO_MODE_INPUT:\r
- MmioAndThenOr32(OutputEnableRegister, ~GPIO_OE_MASK(Pin), GPIO_OE_INPUT(Pin));\r
- break;\r
-\r
- case GPIO_MODE_OUTPUT_0:\r
- MmioWrite32 (ClearDataOutRegister, GPIO_CLEARDATAOUT_BIT(Pin));\r
- MmioAndThenOr32(OutputEnableRegister, ~GPIO_OE_MASK(Pin), GPIO_OE_OUTPUT(Pin));\r
- break;\r
-\r
- case GPIO_MODE_OUTPUT_1:\r
- MmioWrite32 (SetDataOutRegister, GPIO_SETDATAOUT_BIT(Pin));\r
- MmioAndThenOr32(OutputEnableRegister, ~GPIO_OE_MASK(Pin), GPIO_OE_OUTPUT(Pin));\r
- break;\r
-\r
- default:\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-GetMode (\r
- IN EMBEDDED_GPIO *This,\r
- IN EMBEDDED_GPIO_PIN Gpio,\r
- OUT EMBEDDED_GPIO_MODE *Mode\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_STATUS\r
-SetPull (\r
- IN EMBEDDED_GPIO *This,\r
- IN EMBEDDED_GPIO_PIN Gpio,\r
- IN EMBEDDED_GPIO_PULL Direction\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EMBEDDED_GPIO Gpio = {\r
- Get,\r
- Set,\r
- GetMode,\r
- SetPull\r
-};\r
-\r
-EFI_STATUS\r
-GpioInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = gBS->InstallMultipleProtocolInterfaces(&ImageHandle, &gEmbeddedGpioProtocolGuid, &Gpio, NULL);\r
- return Status;\r
-}\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = Gpio\r
- FILE_GUID = E7D9CAE1-6930-46E3-BDF9-0027446E7DF2\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = GpioInitialize\r
-\r
-\r
-[Sources.common]\r
- Gpio.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- UefiDriverEntryPoint\r
- OmapLib\r
-\r
-[Guids]\r
-\r
-[Protocols]\r
- gEmbeddedGpioProtocolGuid\r
-\r
-[Pcd]\r
-\r
-[depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-\r
- Abstractions for simple OMAP DMA.\r
- OMAP_DMA4 structure elements are described in the OMAP35xx TRM.\r
-\r
- Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP_DMA_LIB_H__\r
-#define __OMAP_DMA_LIB_H__\r
-\r
-\r
-// Example from DMA chapter of the OMAP35xx spec\r
-typedef struct {\r
- UINT8 DataType; // DMA4_CSDPi[1:0]\r
- UINT8 ReadPortAccessType; // DMA4_CSDPi[8:7]\r
- UINT8 WritePortAccessType; // DMA4_CSDPi[15:14]\r
- UINT8 SourceEndiansim; // DMA4_CSDPi[21]\r
- UINT8 DestinationEndianism; // DMA4_CSDPi[19]\r
- UINT8 WriteMode; // DMA4_CSDPi[17:16]\r
- UINT8 SourcePacked; // DMA4_CSDPi[6]\r
- UINT8 DestinationPacked; // DMA4_CSDPi[13]\r
- UINT32 NumberOfElementPerFrame; // DMA4_CENi\r
- UINT32 NumberOfFramePerTransferBlock; // DMA4_CFNi\r
- UINT32 SourceStartAddress; // DMA4_CSSAi\r
- UINT32 DestinationStartAddress; // DMA4_CDSAi\r
- UINT32 SourceElementIndex; // DMA4_CSEi\r
- UINT32 SourceFrameIndex; // DMA4_CSFi\r
- UINT32 DestinationElementIndex; // DMA4_CDEi\r
- UINT32 DestinationFrameIndex; // DMA4_CDFi\r
- UINT8 ReadPortAccessMode; // DMA4_CCRi[13:12]\r
- UINT8 WritePortAccessMode; // DMA4_CCRi[15:14]\r
- UINT8 ReadPriority; // DMA4_CCRi[6]\r
- UINT8 WritePriority; // DMA4_CCRi[23]\r
- UINT8 ReadRequestNumber; // DMA4_CCRi[4:0]\r
- UINT8 WriteRequestNumber; // DMA4_CCRi[20:19]\r
-} OMAP_DMA4;\r
-\r
-\r
-/**\r
- Configure OMAP DMA Channel\r
-\r
- @param Channel DMA Channel to configure\r
- @param Dma4 Pointer to structure used to initialize DMA registers for the Channel\r
-\r
- @retval EFI_SUCCESS The range was mapped for the returned NumberOfBytes.\r
- @retval EFI_INVALID_PARAMETER Channel is not valid\r
- @retval EFI_DEVICE_ERROR The system hardware could not map the requested information.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EnableDmaChannel (\r
- IN UINTN Channel,\r
- IN OMAP_DMA4 *Dma4\r
- );\r
-\r
-/**\r
- Turn of DMA channel configured by EnableDma().\r
-\r
- @param Channel DMA Channel to configure\r
- @param SuccesMask Bits in DMA4_CSR register indicate EFI_SUCCESS\r
- @param ErrorMask Bits in DMA4_CSR register indicate EFI_DEVICE_ERROR\r
-\r
- @retval EFI_SUCCESS DMA hardware disabled\r
- @retval EFI_INVALID_PARAMETER Channel is not valid\r
- @retval EFI_DEVICE_ERROR The system hardware could not map the requested information.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DisableDmaChannel (\r
- IN UINTN Channel,\r
- IN UINT32 SuccessMask,\r
- IN UINT32 ErrorMask\r
- );\r
-\r
-\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAPLIB_H__\r
-#define __OMAPLIB_H__\r
-\r
-UINT32\r
-EFIAPI\r
-GpioBase (\r
- IN UINTN Port\r
- );\r
-\r
-UINT32\r
-EFIAPI\r
-TimerBase (\r
- IN UINTN Timer\r
- );\r
-\r
-UINTN\r
-EFIAPI\r
-InterruptVectorForTimer (\r
- IN UINTN TImer\r
- );\r
-\r
-UINT32\r
-EFIAPI\r
-UartBase (\r
- IN UINTN Uart\r
- );\r
-\r
-\r
-#endif // __OMAPLIB_H__\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530_H__\r
-#define __OMAP3530_H__\r
-\r
-#include "Omap3530Gpio.h"\r
-#include "Omap3530Interrupt.h"\r
-#include "Omap3530Prcm.h"\r
-#include "Omap3530Timer.h"\r
-#include "Omap3530Uart.h"\r
-#include "Omap3530Usb.h"\r
-#include "Omap3530MMCHS.h"\r
-#include "Omap3530I2c.h"\r
-#include "Omap3530PadConfiguration.h"\r
-#include "Omap3530Gpmc.h"\r
-#include "Omap3530Dma.h"\r
-\r
-\r
-//CONTROL_PBIAS_LITE\r
-#define CONTROL_PBIAS_LITE 0x48002520\r
-#define PBIASLITEVMODE0 BIT0\r
-#define PBIASLITEPWRDNZ0 BIT1\r
-#define PBIASSPEEDCTRL0 BIT2\r
-#define PBIASLITEVMODE1 BIT8\r
-#define PBIASLITEWRDNZ1 BIT9\r
-\r
-#endif // __OMAP3530_H__\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530DMA_H__\r
-#define __OMAP3530DMA_H__\r
-\r
-\r
-#define DMA4_MAX_CHANNEL 31\r
-\r
-#define DMA4_IRQENABLE_L(_i) (0x48056018 + (0x4*(_i)))\r
-\r
-#define DMA4_CCR(_i) (0x48056080 + (0x60*(_i)))\r
-#define DMA4_CICR(_i) (0x48056088 + (0x60*(_i)))\r
-#define DMA4_CSR(_i) (0x4805608c + (0x60*(_i)))\r
-#define DMA4_CSDP(_i) (0x48056090 + (0x60*(_i)))\r
-#define DMA4_CEN(_i) (0x48056094 + (0x60*(_i)))\r
-#define DMA4_CFN(_i) (0x48056098 + (0x60*(_i)))\r
-#define DMA4_CSSA(_i) (0x4805609c + (0x60*(_i)))\r
-#define DMA4_CDSA(_i) (0x480560a0 + (0x60*(_i)))\r
-#define DMA4_CSEI(_i) (0x480560a4 + (0x60*(_i)))\r
-#define DMA4_CSFI(_i) (0x480560a8 + (0x60*(_i)))\r
-#define DMA4_CDEI(_i) (0x480560ac + (0x60*(_i)))\r
-#define DMA4_CDFI(_i) (0x480560b0 + (0x60*(_i)))\r
-\r
-#define DMA4_GCR (0x48056078)\r
-\r
-// Channel Source Destination parameters\r
-#define DMA4_CSDP_DATA_TYPE8 0\r
-#define DMA4_CSDP_DATA_TYPE16 1\r
-#define DMA4_CSDP_DATA_TYPE32 2\r
-\r
-#define DMA4_CSDP_SRC_PACKED BIT6\r
-#define DMA4_CSDP_SRC_NONPACKED 0\r
-\r
-#define DMA4_CSDP_SRC_BURST_EN (0x0 << 7)\r
-#define DMA4_CSDP_SRC_BURST_EN16 (0x1 << 7)\r
-#define DMA4_CSDP_SRC_BURST_EN32 (0x2 << 7)\r
-#define DMA4_CSDP_SRC_BURST_EN64 (0x3 << 7)\r
-\r
-#define DMA4_CSDP_DST_PACKED BIT13\r
-#define DMA4_CSDP_DST_NONPACKED 0\r
-\r
-#define DMA4_CSDP_BURST_EN (0x0 << 14)\r
-#define DMA4_CSDP_BURST_EN16 (0x1 << 14)\r
-#define DMA4_CSDP_BURST_EN32 (0x2 << 14)\r
-#define DMA4_CSDP_BURST_EN64 (0x3 << 14)\r
-\r
-#define DMA4_CSDP_WRITE_MODE_NONE_POSTED (0x0 << 16)\r
-#define DMA4_CSDP_WRITE_MODE_POSTED (0x1 << 16)\r
-#define DMA4_CSDP_WRITE_MODE_LAST_NON_POSTED (0x2 << 16)\r
-\r
-#define DMA4_CSDP_DST_ENDIAN_LOCK_LOCK BIT18\r
-#define DMA4_CSDP_DST_ENDIAN_LOCK_ADAPT 0\r
-\r
-#define DMA4_CSDP_DST_ENDIAN_BIG BIT19\r
-#define DMA4_CSDP_DST_ENDIAN_LITTLE 0\r
-\r
-#define DMA4_CSDP_SRC_ENDIAN_LOCK_LOCK BIT20\r
-#define DMA4_CSDP_SRC_ENDIAN_LOCK_ADAPT 0\r
-\r
-#define DMA4_CSDP_SRC_ENDIAN_BIG BIT21\r
-#define DMA4_CSDP_SRC_ENDIAN_LITTLE 0\r
-\r
-// Channel Control\r
-#define DMA4_CCR_SYNCHRO_CONTROL_MASK 0x1f\r
-\r
-#define DMA4_CCR_FS_ELEMENT (0 | 0)\r
-#define DMA4_CCR_FS_BLOCK (0 | BIT18)\r
-#define DMA4_CCR_FS_FRAME (BIT5 | 0)\r
-#define DMA4_CCR_FS_PACKET (BIT5 | BIT18)\r
-\r
-#define DMA4_CCR_READ_PRIORITY_HIGH BIT6\r
-#define DMA4_CCR_READ_PRIORITY_LOW 0\r
-\r
-#define DMA4_CCR_ENABLE BIT7\r
-#define DMA4_CCR_DISABLE 0\r
-\r
-#define DMA4_CCR_SUSPEND_SENSITIVE_IGNORE BIT8\r
-#define DMA4_CCR_SUSPEND_SENSITIVE 0\r
-\r
-#define DMA4_CCR_RD_ACTIVE BIT9\r
-#define DMA4_CCR_WR_ACTIVE BIT10\r
-\r
-#define DMA4_CCR_SRC_AMODE (0 | 0)\r
-#define DMA4_CCR_SRC_AMODE_POST_INC (0 | BIT12)\r
-#define DMA4_CCR_SRC_AMODE_SINGLE_INDEX (BIT13 | 0)\r
-#define DMA4_CCR_SRC_AMODE_DOUBLE_INDEX (BIT13 | BIT12)\r
-\r
-#define DMA4_CCR_DST_AMODE (0 | 0)\r
-#define DMA4_CCR_DST_AMODE_POST_INC (0 | BIT14)\r
-#define DMA4_CCR_DST_AMODE_SINGLE_INDEX (BIT15 | 0)\r
-#define DMA4_CCR_DST_AMODE_DOUBLE_INDEX (BIT15 | BIT14)\r
-\r
-#define DMA4_CCR_CONST_FILL_ENABLE BIT16\r
-#define DMA4_CCR_TRANSPARENT_COPY_ENABLE BIT17\r
-\r
-#define DMA4_CCR_SEL_SRC_DEST_SYNC_SOURCE BIT24\r
-\r
-#define DMA4_CSR_DROP BIT1\r
-#define DMA4_CSR_HALF BIT2\r
-#define DMA4_CSR_FRAME BIT3\r
-#define DMA4_CSR_LAST BIT4\r
-#define DMA4_CSR_BLOCK BIT5\r
-#define DMA4_CSR_SYNC BIT6\r
-#define DMA4_CSR_PKT BIT7\r
-#define DMA4_CSR_TRANS_ERR BIT8\r
-#define DMA4_CSR_SECURE_ERR BIT9\r
-#define DMA4_CSR_SUPERVISOR_ERR BIT10\r
-#define DMA4_CSR_MISALIGNED_ADRS_ERR BIT11\r
-#define DMA4_CSR_DRAIN_END BIT12\r
-#define DMA4_CSR_RESET 0x1FE\r
-#define DMA4_CSR_ERR (DMA4_CSR_TRANS_ERR | DMA4_CSR_SECURE_ERR | DMA4_CSR_SUPERVISOR_ERR | DMA4_CSR_MISALIGNED_ADRS_ERR)\r
-\r
-// same mapping as CSR except for SYNC. Enable all since we are polling\r
-#define DMA4_CICR_ENABLE_ALL 0x1FBE\r
-\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530GPIO_H__\r
-#define __OMAP3530GPIO_H__\r
-\r
-#define GPIO1_BASE (0x48310000)\r
-#define GPIO2_BASE (0x49050000)\r
-#define GPIO3_BASE (0x49052000)\r
-#define GPIO4_BASE (0x49054000)\r
-#define GPIO5_BASE (0x49056000)\r
-#define GPIO6_BASE (0x49058000)\r
-\r
-#define GPIO_SYSCONFIG (0x0010)\r
-#define GPIO_SYSSTATUS (0x0014)\r
-#define GPIO_IRQSTATUS1 (0x0018)\r
-#define GPIO_IRQENABLE1 (0x001C)\r
-#define GPIO_WAKEUPENABLE (0x0020)\r
-#define GPIO_IRQSTATUS2 (0x0028)\r
-#define GPIO_IRQENABLE2 (0x002C)\r
-#define GPIO_CTRL (0x0030)\r
-#define GPIO_OE (0x0034)\r
-#define GPIO_DATAIN (0x0038)\r
-#define GPIO_DATAOUT (0x003C)\r
-#define GPIO_LEVELDETECT0 (0x0040)\r
-#define GPIO_LEVELDETECT1 (0x0044)\r
-#define GPIO_RISINGDETECT (0x0048)\r
-#define GPIO_FALLINGDETECT (0x004C)\r
-#define GPIO_DEBOUNCENABLE (0x0050)\r
-#define GPIO_DEBOUNCINGTIME (0x0054)\r
-#define GPIO_CLEARIRQENABLE1 (0x0060)\r
-#define GPIO_SETIRQENABLE1 (0x0064)\r
-#define GPIO_CLEARIRQENABLE2 (0x0070)\r
-#define GPIO_SETIRQENABLE2 (0x0074)\r
-#define GPIO_CLEARWKUENA (0x0080)\r
-#define GPIO_SETWKUENA (0x0084)\r
-#define GPIO_CLEARDATAOUT (0x0090)\r
-#define GPIO_SETDATAOUT (0x0094)\r
-\r
-#define GPIO_SYSCONFIG_IDLEMODE_MASK (3UL << 3)\r
-#define GPIO_SYSCONFIG_IDLEMODE_FORCE (0UL << 3)\r
-#define GPIO_SYSCONFIG_IDLEMODE_NONE BIT3\r
-#define GPIO_SYSCONFIG_IDLEMODE_SMART (2UL << 3)\r
-#define GPIO_SYSCONFIG_ENAWAKEUP_MASK BIT2\r
-#define GPIO_SYSCONFIG_ENAWAKEUP_DISABLE (0UL << 2)\r
-#define GPIO_SYSCONFIG_ENAWAKEUP_ENABLE BIT2\r
-#define GPIO_SYSCONFIG_SOFTRESET_MASK BIT1\r
-#define GPIO_SYSCONFIG_SOFTRESET_NORMAL (0UL << 1)\r
-#define GPIO_SYSCONFIG_SOFTRESET_RESET BIT1\r
-#define GPIO_SYSCONFIG_AUTOIDLE_MASK BIT0\r
-#define GPIO_SYSCONFIG_AUTOIDLE_FREE_RUN (0UL << 0)\r
-#define GPIO_SYSCONFIG_AUTOIDLE_ON BIT0\r
-\r
-#define GPIO_SYSSTATUS_RESETDONE_MASK BIT0\r
-#define GPIO_SYSSTATUS_RESETDONE_ONGOING (0UL << 0)\r
-#define GPIO_SYSSTATUS_RESETDONE_COMPLETE BIT0\r
-\r
-#define GPIO_IRQSTATUS_MASK(x) (1UL << (x))\r
-#define GPIO_IRQSTATUS_NOT_TRIGGERED(x) (0UL << (x))\r
-#define GPIO_IRQSTATUS_TRIGGERED(x) (1UL << (x))\r
-#define GPIO_IRQSTATUS_CLEAR(x) (1UL << (x))\r
-\r
-#define GPIO_IRQENABLE_MASK(x) (1UL << (x))\r
-#define GPIO_IRQENABLE_DISABLE(x) (0UL << (x))\r
-#define GPIO_IRQENABLE_ENABLE(x) (1UL << (x))\r
-\r
-#define GPIO_WAKEUPENABLE_MASK(x) (1UL << (x))\r
-#define GPIO_WAKEUPENABLE_DISABLE(x) (0UL << (x))\r
-#define GPIO_WAKEUPENABLE_ENABLE(x) (1UL << (x))\r
-\r
-#define GPIO_CTRL_GATINGRATIO_MASK (3UL << 1)\r
-#define GPIO_CTRL_GATINGRATIO_DIV_1 (0UL << 1)\r
-#define GPIO_CTRL_GATINGRATIO_DIV_2 BIT1\r
-#define GPIO_CTRL_GATINGRATIO_DIV_4 (2UL << 1)\r
-#define GPIO_CTRL_GATINGRATIO_DIV_8 (3UL << 1)\r
-#define GPIO_CTRL_DISABLEMODULE_MASK BIT0\r
-#define GPIO_CTRL_DISABLEMODULE_ENABLE (0UL << 0)\r
-#define GPIO_CTRL_DISABLEMODULE_DISABLE BIT0\r
-\r
-#define GPIO_OE_MASK(x) (1UL << (x))\r
-#define GPIO_OE_OUTPUT(x) (0UL << (x))\r
-#define GPIO_OE_INPUT(x) (1UL << (x))\r
-\r
-#define GPIO_DATAIN_MASK(x) (1UL << (x))\r
-\r
-#define GPIO_DATAOUT_MASK(x) (1UL << (x))\r
-\r
-#define GPIO_LEVELDETECT_MASK(x) (1UL << (x))\r
-#define GPIO_LEVELDETECT_DISABLE(x) (0UL << (x))\r
-#define GPIO_LEVELDETECT_ENABLE(x) (1UL << (x))\r
-\r
-#define GPIO_RISINGDETECT_MASK(x) (1UL << (x))\r
-#define GPIO_RISINGDETECT_DISABLE(x) (0UL << (x))\r
-#define GPIO_RISINGDETECT_ENABLE(x) (1UL << (x))\r
-\r
-#define GPIO_FALLINGDETECT_MASK(x) (1UL << (x))\r
-#define GPIO_FALLINGDETECT_DISABLE(x) (0UL << (x))\r
-#define GPIO_FALLINGDETECT_ENABLE(x) (1UL << (x))\r
-\r
-#define GPIO_DEBOUNCENABLE_MASK(x) (1UL << (x))\r
-#define GPIO_DEBOUNCENABLE_DISABLE(x) (0UL << (x))\r
-#define GPIO_DEBOUNCENABLE_ENABLE(x) (1UL << (x))\r
-\r
-#define GPIO_DEBOUNCINGTIME_MASK (0xFF)\r
-#define GPIO_DEBOUNCINGTIME_US(x) ((((x) / 31) - 1) & GPIO_DEBOUNCINGTIME_MASK)\r
-\r
-#define GPIO_CLEARIRQENABLE_BIT(x) (1UL << (x))\r
-\r
-#define GPIO_SETIRQENABLE_BIT(x) (1UL << (x))\r
-\r
-#define GPIO_CLEARWKUENA_BIT(x) (1UL << (x))\r
-\r
-#define GPIO_SETWKUENA_BIT(x) (1UL << (x))\r
-\r
-#define GPIO_CLEARDATAOUT_BIT(x) (1UL << (x))\r
-\r
-#define GPIO_SETDATAOUT_BIT(x) (1UL << (x))\r
-\r
-#endif // __OMAP3530GPIO_H__\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530GPMC_H__\r
-#define __OMAP3530GPMC_H__\r
-\r
-#define GPMC_BASE (0x6E000000)\r
-\r
-//GPMC NAND definitions.\r
-#define GPMC_SYSCONFIG (GPMC_BASE + 0x10)\r
-#define SMARTIDLEMODE (0x2UL << 3)\r
-\r
-#define GPMC_SYSSTATUS (GPMC_BASE + 0x14)\r
-#define GPMC_IRQSTATUS (GPMC_BASE + 0x18)\r
-#define GPMC_IRQENABLE (GPMC_BASE + 0x1C)\r
-\r
-#define GPMC_TIMEOUT_CONTROL (GPMC_BASE + 0x40)\r
-#define TIMEOUTENABLE BIT0\r
-#define TIMEOUTDISABLE (0x0UL << 0)\r
-\r
-#define GPMC_ERR_ADDRESS (GPMC_BASE + 0x44)\r
-#define GPMC_ERR_TYPE (GPMC_BASE + 0x48)\r
-\r
-#define GPMC_CONFIG (GPMC_BASE + 0x50)\r
-#define WRITEPROTECT_HIGH BIT4\r
-#define WRITEPROTECT_LOW (0x0UL << 4)\r
-\r
-#define GPMC_STATUS (GPMC_BASE + 0x54)\r
-\r
-#define GPMC_CONFIG1_0 (GPMC_BASE + 0x60)\r
-#define DEVICETYPE_NOR (0x0UL << 10)\r
-#define DEVICETYPE_NAND (0x2UL << 10)\r
-#define DEVICESIZE_X8 (0x0UL << 12)\r
-#define DEVICESIZE_X16 BIT12\r
-\r
-#define GPMC_CONFIG2_0 (GPMC_BASE + 0x64)\r
-#define CSONTIME (0x0UL << 0)\r
-#define CSRDOFFTIME (0x14UL << 8)\r
-#define CSWROFFTIME (0x14UL << 16)\r
-\r
-#define GPMC_CONFIG3_0 (GPMC_BASE + 0x68)\r
-#define ADVRDOFFTIME (0x14UL << 8)\r
-#define ADVWROFFTIME (0x14UL << 16)\r
-\r
-#define GPMC_CONFIG4_0 (GPMC_BASE + 0x6C)\r
-#define OEONTIME BIT0\r
-#define OEOFFTIME (0xFUL << 8)\r
-#define WEONTIME BIT16\r
-#define WEOFFTIME (0xFUL << 24)\r
-\r
-#define GPMC_CONFIG5_0 (GPMC_BASE + 0x70)\r
-#define RDCYCLETIME (0x14UL << 0)\r
-#define WRCYCLETIME (0x14UL << 8)\r
-#define RDACCESSTIME (0xCUL << 16)\r
-#define PAGEBURSTACCESSTIME BIT24\r
-\r
-#define GPMC_CONFIG6_0 (GPMC_BASE + 0x74)\r
-#define CYCLE2CYCLESAMECSEN BIT7\r
-#define CYCLE2CYCLEDELAY (0xAUL << 8)\r
-#define WRDATAONADMUXBUS (0xFUL << 16)\r
-#define WRACCESSTIME BIT24\r
-\r
-#define GPMC_CONFIG7_0 (GPMC_BASE + 0x78)\r
-#define BASEADDRESS (0x30UL << 0)\r
-#define CSVALID BIT6\r
-#define MASKADDRESS_128MB (0x8UL << 8)\r
-\r
-#define GPMC_NAND_COMMAND_0 (GPMC_BASE + 0x7C)\r
-#define GPMC_NAND_ADDRESS_0 (GPMC_BASE + 0x80)\r
-#define GPMC_NAND_DATA_0 (GPMC_BASE + 0x84)\r
-\r
-#define GPMC_ECC_CONFIG (GPMC_BASE + 0x1F4)\r
-#define ECCENABLE BIT0\r
-#define ECCDISABLE (0x0UL << 0)\r
-#define ECCCS_0 (0x0UL << 1)\r
-#define ECC16B BIT7\r
-\r
-#define GPMC_ECC_CONTROL (GPMC_BASE + 0x1F8)\r
-#define ECCPOINTER_REG1 BIT0\r
-#define ECCCLEAR BIT8\r
-\r
-#define GPMC_ECC_SIZE_CONFIG (GPMC_BASE + 0x1FC)\r
-#define ECCSIZE0_512BYTES (0xFFUL << 12)\r
-#define ECCSIZE1_512BYTES (0xFFUL << 22)\r
-\r
-#define GPMC_ECC1_RESULT (GPMC_BASE + 0x200)\r
-#define GPMC_ECC2_RESULT (GPMC_BASE + 0x204)\r
-#define GPMC_ECC3_RESULT (GPMC_BASE + 0x208)\r
-#define GPMC_ECC4_RESULT (GPMC_BASE + 0x20C)\r
-#define GPMC_ECC5_RESULT (GPMC_BASE + 0x210)\r
-#define GPMC_ECC6_RESULT (GPMC_BASE + 0x214)\r
-#define GPMC_ECC7_RESULT (GPMC_BASE + 0x218)\r
-#define GPMC_ECC8_RESULT (GPMC_BASE + 0x21C)\r
-#define GPMC_ECC9_RESULT (GPMC_BASE + 0x220)\r
-\r
-#endif //__OMAP3530GPMC_H__\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530I2C_H__\r
-#define __OMAP3530I2C_H__\r
-\r
-//I2C register definitions.\r
-#define I2C1BASE 0x48070000\r
-\r
-#define I2C_IE (I2C1BASE + 0x4)\r
-#define XRDY_IE BIT4\r
-#define RRDY_IE BIT3\r
-#define ARDY_IE BIT2\r
-#define NACK_IE BIT1\r
-\r
-#define I2C_STAT (I2C1BASE + 0x8)\r
-#define BB BIT12\r
-#define XRDY BIT4\r
-#define RRDY BIT3\r
-#define ARDY BIT2\r
-#define NACK BIT1\r
-\r
-#define I2C_WE (I2C1BASE + 0xC)\r
-#define I2C_SYSS (I2C1BASE + 0x10)\r
-#define I2C_BUF (I2C1BASE + 0x14)\r
-#define I2C_CNT (I2C1BASE + 0x18)\r
-#define I2C_DATA (I2C1BASE + 0x1C)\r
-#define I2C_SYSC (I2C1BASE + 0x20)\r
-\r
-#define I2C_CON (I2C1BASE + 0x24)\r
-#define STT BIT0\r
-#define STP BIT1\r
-#define XSA BIT8\r
-#define TRX BIT9\r
-#define MST BIT10\r
-#define I2C_EN BIT15\r
-\r
-#define I2C_OA0 (I2C1BASE + 0x28)\r
-#define I2C_SA (I2C1BASE + 0x2C)\r
-#define I2C_PSC (I2C1BASE + 0x30)\r
-#define I2C_SCLL (I2C1BASE + 0x34)\r
-#define I2C_SCLH (I2C1BASE + 0x38)\r
-#define I2C_SYSTEST (I2C1BASE + 0x3C)\r
-#define I2C_BUFSTAT (I2C1BASE + 0x40)\r
-#define I2C_OA1 (I2C1BASE + 0x44)\r
-#define I2C_OA2 (I2C1BASE + 0x48)\r
-#define I2C_OA3 (I2C1BASE + 0x4C)\r
-#define I2C_ACTOA (I2C1BASE + 0x50)\r
-#define I2C_SBLOCK (I2C1BASE + 0x54)\r
-\r
-#endif //__OMAP3530I2C_H__\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
- Copyright (c) 2016, Linaro Ltd. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530INTERRUPT_H__\r
-#define __OMAP3530INTERRUPT_H__\r
-\r
-#include <Library/PcdLib.h>\r
-\r
-#define INTERRUPT_BASE (PcdGet32 (PcdInterruptBaseAddress))\r
-\r
-#define INT_NROF_VECTORS (96)\r
-#define MAX_VECTOR (INT_NROF_VECTORS - 1)\r
-#define INTCPS_SYSCONFIG (INTERRUPT_BASE + 0x0010)\r
-#define INTCPS_SYSSTATUS (INTERRUPT_BASE + 0x0014)\r
-#define INTCPS_SIR_IRQ (INTERRUPT_BASE + 0x0040)\r
-#define INTCPS_SIR_IFQ (INTERRUPT_BASE + 0x0044)\r
-#define INTCPS_CONTROL (INTERRUPT_BASE + 0x0048)\r
-#define INTCPS_PROTECTION (INTERRUPT_BASE + 0x004C)\r
-#define INTCPS_IDLE (INTERRUPT_BASE + 0x0050)\r
-#define INTCPS_IRQ_PRIORITY (INTERRUPT_BASE + 0x0060)\r
-#define INTCPS_FIQ_PRIORITY (INTERRUPT_BASE + 0x0064)\r
-#define INTCPS_THRESHOLD (INTERRUPT_BASE + 0x0068)\r
-#define INTCPS_ITR(n) (INTERRUPT_BASE + 0x0080 + (0x20 * (n)))\r
-#define INTCPS_MIR(n) (INTERRUPT_BASE + 0x0084 + (0x20 * (n)))\r
-#define INTCPS_MIR_CLEAR(n) (INTERRUPT_BASE + 0x0088 + (0x20 * (n)))\r
-#define INTCPS_MIR_SET(n) (INTERRUPT_BASE + 0x008C + (0x20 * (n)))\r
-#define INTCPS_ISR_SET(n) (INTERRUPT_BASE + 0x0090 + (0x20 * (n)))\r
-#define INTCPS_ISR_CLEAR(n) (INTERRUPT_BASE + 0x0094 + (0x20 * (n)))\r
-#define INTCPS_PENDING_IRQ(n) (INTERRUPT_BASE + 0x0098 + (0x20 * (n)))\r
-#define INTCPS_PENDING_FIQ(n) (INTERRUPT_BASE + 0x009C + (0x20 * (n)))\r
-#define INTCPS_ILR(m) (INTERRUPT_BASE + 0x0100 + (0x04 * (m)))\r
-\r
-#define INTCPS_ILR_FIQ BIT0\r
-#define INTCPS_SIR_IRQ_MASK (0x7F)\r
-#define INTCPS_CONTROL_NEWIRQAGR BIT0\r
-#define INTCPS_CONTROL_NEWFIQAGR BIT1\r
-\r
-#endif // __OMAP3530INTERRUPT_H__\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530SDIO_H__\r
-#define __OMAP3530SDIO_H__\r
-\r
-//MMC/SD/SDIO1 register definitions.\r
-#define MMCHS1BASE 0x4809C000\r
-#define MMC_REFERENCE_CLK (96000000)\r
-\r
-#define MMCHS_SYSCONFIG (MMCHS1BASE + 0x10)\r
-#define SOFTRESET BIT1\r
-#define ENAWAKEUP BIT2\r
-\r
-#define MMCHS_SYSSTATUS (MMCHS1BASE + 0x14)\r
-#define RESETDONE_MASK BIT0\r
-#define RESETDONE BIT0\r
-\r
-#define MMCHS_CSRE (MMCHS1BASE + 0x24)\r
-#define MMCHS_SYSTEST (MMCHS1BASE + 0x28)\r
-\r
-#define MMCHS_CON (MMCHS1BASE + 0x2C)\r
-#define OD BIT0\r
-#define NOINIT (0x0UL << 1)\r
-#define INIT BIT1\r
-#define HR BIT2\r
-#define STR BIT3\r
-#define MODE BIT4\r
-#define DW8_1_4_BIT (0x0UL << 5)\r
-#define DW8_8_BIT BIT5\r
-#define MIT BIT6\r
-#define CDP BIT7\r
-#define WPP BIT8\r
-#define CTPL BIT11\r
-#define CEATA_OFF (0x0UL << 12)\r
-#define CEATA_ON BIT12\r
-\r
-#define MMCHS_PWCNT (MMCHS1BASE + 0x30)\r
-\r
-#define MMCHS_BLK (MMCHS1BASE + 0x104)\r
-#define BLEN_512BYTES (0x200UL << 0)\r
-\r
-#define MMCHS_ARG (MMCHS1BASE + 0x108)\r
-\r
-#define MMCHS_CMD (MMCHS1BASE + 0x10C)\r
-#define DE_ENABLE BIT0\r
-#define BCE_ENABLE BIT1\r
-#define ACEN_ENABLE BIT2\r
-#define DDIR_READ BIT4\r
-#define DDIR_WRITE (0x0UL << 4)\r
-#define MSBS_SGLEBLK (0x0UL << 5)\r
-#define MSBS_MULTBLK BIT5\r
-#define RSP_TYPE_MASK (0x3UL << 16)\r
-#define RSP_TYPE_136BITS BIT16\r
-#define RSP_TYPE_48BITS (0x2UL << 16)\r
-#define CCCE_ENABLE BIT19\r
-#define CICE_ENABLE BIT20\r
-#define DP_ENABLE BIT21\r
-#define INDX(CMD_INDX) ((CMD_INDX & 0x3F) << 24)\r
-\r
-#define MMCHS_RSP10 (MMCHS1BASE + 0x110)\r
-#define MMCHS_RSP32 (MMCHS1BASE + 0x114)\r
-#define MMCHS_RSP54 (MMCHS1BASE + 0x118)\r
-#define MMCHS_RSP76 (MMCHS1BASE + 0x11C)\r
-#define MMCHS_DATA (MMCHS1BASE + 0x120)\r
-\r
-#define MMCHS_PSTATE (MMCHS1BASE + 0x124)\r
-#define CMDI_MASK BIT0\r
-#define CMDI_ALLOWED (0x0UL << 0)\r
-#define CMDI_NOT_ALLOWED BIT0\r
-#define DATI_MASK BIT1\r
-#define DATI_ALLOWED (0x0UL << 1)\r
-#define DATI_NOT_ALLOWED BIT1\r
-\r
-#define MMCHS_HCTL (MMCHS1BASE + 0x128)\r
-#define DTW_1_BIT (0x0UL << 1)\r
-#define DTW_4_BIT BIT1\r
-#define SDBP_MASK BIT8\r
-#define SDBP_OFF (0x0UL << 8)\r
-#define SDBP_ON BIT8\r
-#define SDVS_1_8_V (0x5UL << 9)\r
-#define SDVS_3_0_V (0x6UL << 9)\r
-#define IWE BIT24\r
-\r
-#define MMCHS_SYSCTL (MMCHS1BASE + 0x12C)\r
-#define ICE BIT0\r
-#define ICS_MASK BIT1\r
-#define ICS BIT1\r
-#define CEN BIT2\r
-#define CLKD_MASK (0x3FFUL << 6)\r
-#define CLKD_80KHZ (0x258UL) //(96*1000/80)/2\r
-#define CLKD_400KHZ (0xF0UL)\r
-#define DTO_MASK (0xFUL << 16)\r
-#define DTO_VAL (0xEUL << 16)\r
-#define SRA BIT24\r
-#define SRC_MASK BIT25\r
-#define SRC BIT25\r
-#define SRD BIT26\r
-\r
-#define MMCHS_STAT (MMCHS1BASE + 0x130)\r
-#define CC BIT0\r
-#define TC BIT1\r
-#define BWR BIT4\r
-#define BRR BIT5\r
-#define ERRI BIT15\r
-#define CTO BIT16\r
-#define DTO BIT20\r
-#define DCRC BIT21\r
-#define DEB BIT22\r
-\r
-#define MMCHS_IE (MMCHS1BASE + 0x134)\r
-#define CC_EN BIT0\r
-#define TC_EN BIT1\r
-#define BWR_EN BIT4\r
-#define BRR_EN BIT5\r
-#define CTO_EN BIT16\r
-#define CCRC_EN BIT17\r
-#define CEB_EN BIT18\r
-#define CIE_EN BIT19\r
-#define DTO_EN BIT20\r
-#define DCRC_EN BIT21\r
-#define DEB_EN BIT22\r
-#define CERR_EN BIT28\r
-#define BADA_EN BIT29\r
-\r
-#define MMCHS_ISE (MMCHS1BASE + 0x138)\r
-#define CC_SIGEN BIT0\r
-#define TC_SIGEN BIT1\r
-#define BWR_SIGEN BIT4\r
-#define BRR_SIGEN BIT5\r
-#define CTO_SIGEN BIT16\r
-#define CCRC_SIGEN BIT17\r
-#define CEB_SIGEN BIT18\r
-#define CIE_SIGEN BIT19\r
-#define DTO_SIGEN BIT20\r
-#define DCRC_SIGEN BIT21\r
-#define DEB_SIGEN BIT22\r
-#define CERR_SIGEN BIT28\r
-#define BADA_SIGEN BIT29\r
-\r
-#define MMCHS_AC12 (MMCHS1BASE + 0x13C)\r
-\r
-#define MMCHS_CAPA (MMCHS1BASE + 0x140)\r
-#define VS30 BIT25\r
-#define VS18 BIT26\r
-\r
-#define MMCHS_CUR_CAPA (MMCHS1BASE + 0x148)\r
-#define MMCHS_REV (MMCHS1BASE + 0x1FC)\r
-\r
-#define CMD0 INDX(0)\r
-#define CMD0_INT_EN (CC_EN | CEB_EN)\r
-\r
-#define CMD1 (INDX(1) | RSP_TYPE_48BITS)\r
-#define CMD1_INT_EN (CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define CMD2 (INDX(2) | CCCE_ENABLE | RSP_TYPE_136BITS)\r
-#define CMD2_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define CMD3 (INDX(3) | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS)\r
-#define CMD3_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define CMD5 (INDX(5) | RSP_TYPE_48BITS)\r
-#define CMD5_INT_EN (CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define CMD7 (INDX(7) | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS)\r
-#define CMD7_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define CMD8 (INDX(8) | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS)\r
-#define CMD8_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-//Reserved(0)[12:31], Supply voltage(1)[11:8], check pattern(0xCE)[7:0] = 0x1CE\r
-#define CMD8_ARG (0x0UL << 12 | BIT8 | 0xCEUL << 0)\r
-\r
-#define CMD9 (INDX(9) | CCCE_ENABLE | RSP_TYPE_136BITS)\r
-#define CMD9_INT_EN (CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define CMD16 (INDX(16) | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS)\r
-#define CMD16_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define CMD17 (INDX(17) | DP_ENABLE | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS | DDIR_READ)\r
-#define CMD17_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | TC_EN | BRR_EN | CTO_EN | DTO_EN | DCRC_EN | DEB_EN | CEB_EN)\r
-\r
-#define CMD18 (INDX(18) | DP_ENABLE | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS | MSBS_MULTBLK | DDIR_READ | BCE_ENABLE | DE_ENABLE)\r
-#define CMD18_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | TC_EN | BRR_EN | CTO_EN | DTO_EN | DCRC_EN | DEB_EN | CEB_EN)\r
-\r
-#define CMD23 (INDX(23) | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS)\r
-#define CMD23_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define CMD24 (INDX(24) | DP_ENABLE | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS | DDIR_WRITE)\r
-#define CMD24_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | TC_EN | BWR_EN | CTO_EN | DTO_EN | DCRC_EN | DEB_EN | CEB_EN)\r
-\r
-#define CMD25 (INDX(25) | DP_ENABLE | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS | MSBS_MULTBLK | DDIR_READ | BCE_ENABLE | DE_ENABLE)\r
-#define CMD25_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | TC_EN | BRR_EN | CTO_EN | DTO_EN | DCRC_EN | DEB_EN | CEB_EN)\r
-\r
-#define CMD55 (INDX(55) | CICE_ENABLE | CCCE_ENABLE | RSP_TYPE_48BITS)\r
-#define CMD55_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define ACMD41 (INDX(41) | RSP_TYPE_48BITS)\r
-#define ACMD41_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-\r
-#define ACMD6 (INDX(6) | RSP_TYPE_48BITS)\r
-#define ACMD6_INT_EN (CERR_EN | CIE_EN | CCRC_EN | CC_EN | CEB_EN | CTO_EN)\r
-\r
-#endif //__OMAP3530SDIO_H__\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530_PAD_CONFIGURATION_H__\r
-#define __OMAP3530_PAD_CONFIGURATION_H__\r
-\r
-#define SYSTEM_CONTROL_MODULE_BASE 0x48002000\r
-\r
-//Pin definition\r
-#define SDRC_D0 (SYSTEM_CONTROL_MODULE_BASE + 0x030)\r
-#define SDRC_D1 (SYSTEM_CONTROL_MODULE_BASE + 0x032)\r
-#define SDRC_D2 (SYSTEM_CONTROL_MODULE_BASE + 0x034)\r
-#define SDRC_D3 (SYSTEM_CONTROL_MODULE_BASE + 0x036)\r
-#define SDRC_D4 (SYSTEM_CONTROL_MODULE_BASE + 0x038)\r
-#define SDRC_D5 (SYSTEM_CONTROL_MODULE_BASE + 0x03A)\r
-#define SDRC_D6 (SYSTEM_CONTROL_MODULE_BASE + 0x03C)\r
-#define SDRC_D7 (SYSTEM_CONTROL_MODULE_BASE + 0x03E)\r
-#define SDRC_D8 (SYSTEM_CONTROL_MODULE_BASE + 0x040)\r
-#define SDRC_D9 (SYSTEM_CONTROL_MODULE_BASE + 0x042)\r
-#define SDRC_D10 (SYSTEM_CONTROL_MODULE_BASE + 0x044)\r
-#define SDRC_D11 (SYSTEM_CONTROL_MODULE_BASE + 0x046)\r
-#define SDRC_D12 (SYSTEM_CONTROL_MODULE_BASE + 0x048)\r
-#define SDRC_D13 (SYSTEM_CONTROL_MODULE_BASE + 0x04A)\r
-#define SDRC_D14 (SYSTEM_CONTROL_MODULE_BASE + 0x04C)\r
-#define SDRC_D15 (SYSTEM_CONTROL_MODULE_BASE + 0x04E)\r
-#define SDRC_D16 (SYSTEM_CONTROL_MODULE_BASE + 0x050)\r
-#define SDRC_D17 (SYSTEM_CONTROL_MODULE_BASE + 0x052)\r
-#define SDRC_D18 (SYSTEM_CONTROL_MODULE_BASE + 0x054)\r
-#define SDRC_D19 (SYSTEM_CONTROL_MODULE_BASE + 0x056)\r
-#define SDRC_D20 (SYSTEM_CONTROL_MODULE_BASE + 0x058)\r
-#define SDRC_D21 (SYSTEM_CONTROL_MODULE_BASE + 0x05A)\r
-#define SDRC_D22 (SYSTEM_CONTROL_MODULE_BASE + 0x05C)\r
-#define SDRC_D23 (SYSTEM_CONTROL_MODULE_BASE + 0x05E)\r
-#define SDRC_D24 (SYSTEM_CONTROL_MODULE_BASE + 0x060)\r
-#define SDRC_D25 (SYSTEM_CONTROL_MODULE_BASE + 0x062)\r
-#define SDRC_D26 (SYSTEM_CONTROL_MODULE_BASE + 0x064)\r
-#define SDRC_D27 (SYSTEM_CONTROL_MODULE_BASE + 0x066)\r
-#define SDRC_D28 (SYSTEM_CONTROL_MODULE_BASE + 0x068)\r
-#define SDRC_D29 (SYSTEM_CONTROL_MODULE_BASE + 0x06A)\r
-#define SDRC_D30 (SYSTEM_CONTROL_MODULE_BASE + 0x06C)\r
-#define SDRC_D31 (SYSTEM_CONTROL_MODULE_BASE + 0x06E)\r
-#define SDRC_CLK (SYSTEM_CONTROL_MODULE_BASE + 0x070)\r
-#define SDRC_DQS0 (SYSTEM_CONTROL_MODULE_BASE + 0x072)\r
-#define SDRC_CKE0 (SYSTEM_CONTROL_MODULE_BASE + 0x262)\r
-#define SDRC_CKE1 (SYSTEM_CONTROL_MODULE_BASE + 0x264)\r
-#define SDRC_DQS1 (SYSTEM_CONTROL_MODULE_BASE + 0x074)\r
-#define SDRC_DQS2 (SYSTEM_CONTROL_MODULE_BASE + 0x076)\r
-#define SDRC_DQS3 (SYSTEM_CONTROL_MODULE_BASE + 0x078)\r
-#define GPMC_A1 (SYSTEM_CONTROL_MODULE_BASE + 0x07A)\r
-#define GPMC_A2 (SYSTEM_CONTROL_MODULE_BASE + 0x07C)\r
-#define GPMC_A3 (SYSTEM_CONTROL_MODULE_BASE + 0x07E)\r
-#define GPMC_A4 (SYSTEM_CONTROL_MODULE_BASE + 0x080)\r
-#define GPMC_A5 (SYSTEM_CONTROL_MODULE_BASE + 0x082)\r
-#define GPMC_A6 (SYSTEM_CONTROL_MODULE_BASE + 0x084)\r
-#define GPMC_A7 (SYSTEM_CONTROL_MODULE_BASE + 0x086)\r
-#define GPMC_A8 (SYSTEM_CONTROL_MODULE_BASE + 0x088)\r
-#define GPMC_A9 (SYSTEM_CONTROL_MODULE_BASE + 0x08A)\r
-#define GPMC_A10 (SYSTEM_CONTROL_MODULE_BASE + 0x08C)\r
-#define GPMC_D0 (SYSTEM_CONTROL_MODULE_BASE + 0x08E)\r
-#define GPMC_D1 (SYSTEM_CONTROL_MODULE_BASE + 0x090)\r
-#define GPMC_D2 (SYSTEM_CONTROL_MODULE_BASE + 0x092)\r
-#define GPMC_D3 (SYSTEM_CONTROL_MODULE_BASE + 0x094)\r
-#define GPMC_D4 (SYSTEM_CONTROL_MODULE_BASE + 0x096)\r
-#define GPMC_D5 (SYSTEM_CONTROL_MODULE_BASE + 0x098)\r
-#define GPMC_D6 (SYSTEM_CONTROL_MODULE_BASE + 0x09A)\r
-#define GPMC_D7 (SYSTEM_CONTROL_MODULE_BASE + 0x09C)\r
-#define GPMC_D8 (SYSTEM_CONTROL_MODULE_BASE + 0x09E)\r
-#define GPMC_D9 (SYSTEM_CONTROL_MODULE_BASE + 0x0A0)\r
-#define GPMC_D10 (SYSTEM_CONTROL_MODULE_BASE + 0x0A2)\r
-#define GPMC_D11 (SYSTEM_CONTROL_MODULE_BASE + 0x0A4)\r
-#define GPMC_D12 (SYSTEM_CONTROL_MODULE_BASE + 0x0A6)\r
-#define GPMC_D13 (SYSTEM_CONTROL_MODULE_BASE + 0x0A8)\r
-#define GPMC_D14 (SYSTEM_CONTROL_MODULE_BASE + 0x0AA)\r
-#define GPMC_D15 (SYSTEM_CONTROL_MODULE_BASE + 0x0AC)\r
-#define GPMC_NCS0 (SYSTEM_CONTROL_MODULE_BASE + 0x0AE)\r
-#define GPMC_NCS1 (SYSTEM_CONTROL_MODULE_BASE + 0x0B0)\r
-#define GPMC_NCS2 (SYSTEM_CONTROL_MODULE_BASE + 0x0B2)\r
-#define GPMC_NCS3 (SYSTEM_CONTROL_MODULE_BASE + 0x0B4)\r
-#define GPMC_NCS4 (SYSTEM_CONTROL_MODULE_BASE + 0x0B6)\r
-#define GPMC_NCS5 (SYSTEM_CONTROL_MODULE_BASE + 0x0B8)\r
-#define GPMC_NCS6 (SYSTEM_CONTROL_MODULE_BASE + 0x0BA)\r
-#define GPMC_NCS7 (SYSTEM_CONTROL_MODULE_BASE + 0x0BC)\r
-#define GPMC_CLK (SYSTEM_CONTROL_MODULE_BASE + 0x0BE)\r
-#define GPMC_NADV_ALE (SYSTEM_CONTROL_MODULE_BASE + 0x0C0)\r
-#define GPMC_NOE (SYSTEM_CONTROL_MODULE_BASE + 0x0C2)\r
-#define GPMC_NWE (SYSTEM_CONTROL_MODULE_BASE + 0x0C4)\r
-#define GPMC_NBE0_CLE (SYSTEM_CONTROL_MODULE_BASE + 0x0C6)\r
-#define GPMC_NBE1 (SYSTEM_CONTROL_MODULE_BASE + 0x0C8)\r
-#define GPMC_NWP (SYSTEM_CONTROL_MODULE_BASE + 0x0CA)\r
-#define GPMC_WAIT0 (SYSTEM_CONTROL_MODULE_BASE + 0x0CC)\r
-#define GPMC_WAIT1 (SYSTEM_CONTROL_MODULE_BASE + 0x0CE)\r
-#define GPMC_WAIT2 (SYSTEM_CONTROL_MODULE_BASE + 0x0D0)\r
-#define GPMC_WAIT3 (SYSTEM_CONTROL_MODULE_BASE + 0x0D2)\r
-#define DSS_PCLK (SYSTEM_CONTROL_MODULE_BASE + 0x0D4)\r
-#define DSS_HSYNC (SYSTEM_CONTROL_MODULE_BASE + 0x0D6)\r
-#define DSS_PSYNC (SYSTEM_CONTROL_MODULE_BASE + 0x0D8)\r
-#define DSS_ACBIAS (SYSTEM_CONTROL_MODULE_BASE + 0x0DA)\r
-#define DSS_DATA0 (SYSTEM_CONTROL_MODULE_BASE + 0x0DC)\r
-#define DSS_DATA1 (SYSTEM_CONTROL_MODULE_BASE + 0x0DE)\r
-#define DSS_DATA2 (SYSTEM_CONTROL_MODULE_BASE + 0x0E0)\r
-#define DSS_DATA3 (SYSTEM_CONTROL_MODULE_BASE + 0x0E2)\r
-#define DSS_DATA4 (SYSTEM_CONTROL_MODULE_BASE + 0x0E4)\r
-#define DSS_DATA5 (SYSTEM_CONTROL_MODULE_BASE + 0x0E6)\r
-#define DSS_DATA6 (SYSTEM_CONTROL_MODULE_BASE + 0x0E8)\r
-#define DSS_DATA7 (SYSTEM_CONTROL_MODULE_BASE + 0x0EA)\r
-#define DSS_DATA8 (SYSTEM_CONTROL_MODULE_BASE + 0x0EC)\r
-#define DSS_DATA9 (SYSTEM_CONTROL_MODULE_BASE + 0x0EE)\r
-#define DSS_DATA10 (SYSTEM_CONTROL_MODULE_BASE + 0x0F0)\r
-#define DSS_DATA11 (SYSTEM_CONTROL_MODULE_BASE + 0x0F2)\r
-#define DSS_DATA12 (SYSTEM_CONTROL_MODULE_BASE + 0x0F4)\r
-#define DSS_DATA13 (SYSTEM_CONTROL_MODULE_BASE + 0x0F6)\r
-#define DSS_DATA14 (SYSTEM_CONTROL_MODULE_BASE + 0x0F8)\r
-#define DSS_DATA15 (SYSTEM_CONTROL_MODULE_BASE + 0x0FA)\r
-#define DSS_DATA16 (SYSTEM_CONTROL_MODULE_BASE + 0x0FC)\r
-#define DSS_DATA17 (SYSTEM_CONTROL_MODULE_BASE + 0x0FE)\r
-#define DSS_DATA18 (SYSTEM_CONTROL_MODULE_BASE + 0x100)\r
-#define DSS_DATA19 (SYSTEM_CONTROL_MODULE_BASE + 0x102)\r
-#define DSS_DATA20 (SYSTEM_CONTROL_MODULE_BASE + 0x104)\r
-#define DSS_DATA21 (SYSTEM_CONTROL_MODULE_BASE + 0x106)\r
-#define DSS_DATA22 (SYSTEM_CONTROL_MODULE_BASE + 0x108)\r
-#define DSS_DATA23 (SYSTEM_CONTROL_MODULE_BASE + 0x10A)\r
-#define CAM_HS (SYSTEM_CONTROL_MODULE_BASE + 0x10C)\r
-#define CAM_VS (SYSTEM_CONTROL_MODULE_BASE + 0x10E)\r
-#define CAM_XCLKA (SYSTEM_CONTROL_MODULE_BASE + 0x110)\r
-#define CAM_PCLK (SYSTEM_CONTROL_MODULE_BASE + 0x112)\r
-#define CAM_FLD (SYSTEM_CONTROL_MODULE_BASE + 0x114)\r
-#define CAM_D0 (SYSTEM_CONTROL_MODULE_BASE + 0x116)\r
-#define CAM_D1 (SYSTEM_CONTROL_MODULE_BASE + 0x118)\r
-#define CAM_D2 (SYSTEM_CONTROL_MODULE_BASE + 0x11A)\r
-#define CAM_D3 (SYSTEM_CONTROL_MODULE_BASE + 0x11C)\r
-#define CAM_D4 (SYSTEM_CONTROL_MODULE_BASE + 0x11E)\r
-#define CAM_D5 (SYSTEM_CONTROL_MODULE_BASE + 0x120)\r
-#define CAM_D6 (SYSTEM_CONTROL_MODULE_BASE + 0x122)\r
-#define CAM_D7 (SYSTEM_CONTROL_MODULE_BASE + 0x124)\r
-#define CAM_D8 (SYSTEM_CONTROL_MODULE_BASE + 0x126)\r
-#define CAM_D9 (SYSTEM_CONTROL_MODULE_BASE + 0x128)\r
-#define CAM_D10 (SYSTEM_CONTROL_MODULE_BASE + 0x12A)\r
-#define CAM_D11 (SYSTEM_CONTROL_MODULE_BASE + 0x12C)\r
-#define CAM_XCLKB (SYSTEM_CONTROL_MODULE_BASE + 0x12E)\r
-#define CAM_WEN (SYSTEM_CONTROL_MODULE_BASE + 0x130)\r
-#define CAM_STROBE (SYSTEM_CONTROL_MODULE_BASE + 0x132)\r
-#define CSI2_DX0 (SYSTEM_CONTROL_MODULE_BASE + 0x134)\r
-#define CSI2_DY0 (SYSTEM_CONTROL_MODULE_BASE + 0x136)\r
-#define CSI2_DX1 (SYSTEM_CONTROL_MODULE_BASE + 0x138)\r
-#define CSI2_DY1 (SYSTEM_CONTROL_MODULE_BASE + 0x13A)\r
-#define MCBSP2_FSX (SYSTEM_CONTROL_MODULE_BASE + 0x13C)\r
-#define MCBSP2_CLKX (SYSTEM_CONTROL_MODULE_BASE + 0x13E)\r
-#define MCBSP2_DR (SYSTEM_CONTROL_MODULE_BASE + 0x140)\r
-#define MCBSP2_DX (SYSTEM_CONTROL_MODULE_BASE + 0x142)\r
-#define MMC1_CLK (SYSTEM_CONTROL_MODULE_BASE + 0x144)\r
-#define MMC1_CMD (SYSTEM_CONTROL_MODULE_BASE + 0x146)\r
-#define MMC1_DAT0 (SYSTEM_CONTROL_MODULE_BASE + 0x148)\r
-#define MMC1_DAT1 (SYSTEM_CONTROL_MODULE_BASE + 0x14A)\r
-#define MMC1_DAT2 (SYSTEM_CONTROL_MODULE_BASE + 0x14C)\r
-#define MMC1_DAT3 (SYSTEM_CONTROL_MODULE_BASE + 0x14E)\r
-#define MMC1_DAT4 (SYSTEM_CONTROL_MODULE_BASE + 0x150)\r
-#define MMC1_DAT5 (SYSTEM_CONTROL_MODULE_BASE + 0x152)\r
-#define MMC1_DAT6 (SYSTEM_CONTROL_MODULE_BASE + 0x154)\r
-#define MMC1_DAT7 (SYSTEM_CONTROL_MODULE_BASE + 0x156)\r
-#define MMC2_CLK (SYSTEM_CONTROL_MODULE_BASE + 0x158)\r
-#define MMC2_CMD (SYSTEM_CONTROL_MODULE_BASE + 0x15A)\r
-#define MMC2_DAT0 (SYSTEM_CONTROL_MODULE_BASE + 0x15C)\r
-#define MMC2_DAT1 (SYSTEM_CONTROL_MODULE_BASE + 0x15E)\r
-#define MMC2_DAT2 (SYSTEM_CONTROL_MODULE_BASE + 0x160)\r
-#define MMC2_DAT3 (SYSTEM_CONTROL_MODULE_BASE + 0x162)\r
-#define MMC2_DAT4 (SYSTEM_CONTROL_MODULE_BASE + 0x164)\r
-#define MMC2_DAT5 (SYSTEM_CONTROL_MODULE_BASE + 0x166)\r
-#define MMC2_DAT6 (SYSTEM_CONTROL_MODULE_BASE + 0x168)\r
-#define MMC2_DAT7 (SYSTEM_CONTROL_MODULE_BASE + 0x16A)\r
-#define MCBSP3_DX (SYSTEM_CONTROL_MODULE_BASE + 0x16C)\r
-#define MCBSP3_DR (SYSTEM_CONTROL_MODULE_BASE + 0x16E)\r
-#define MCBSP3_CLKX (SYSTEM_CONTROL_MODULE_BASE + 0x170)\r
-#define MCBSP3_FSX (SYSTEM_CONTROL_MODULE_BASE + 0x172)\r
-#define UART2_CTS (SYSTEM_CONTROL_MODULE_BASE + 0x174)\r
-#define UART2_RTS (SYSTEM_CONTROL_MODULE_BASE + 0x176)\r
-#define UART2_TX (SYSTEM_CONTROL_MODULE_BASE + 0x178)\r
-#define UART2_RX (SYSTEM_CONTROL_MODULE_BASE + 0x17A)\r
-#define UART1_TX (SYSTEM_CONTROL_MODULE_BASE + 0x17C)\r
-#define UART1_RTS (SYSTEM_CONTROL_MODULE_BASE + 0x17E)\r
-#define UART1_CTS (SYSTEM_CONTROL_MODULE_BASE + 0x180)\r
-#define UART1_RX (SYSTEM_CONTROL_MODULE_BASE + 0x182)\r
-#define MCBSP4_CLKX (SYSTEM_CONTROL_MODULE_BASE + 0x184)\r
-#define MCBSP4_DR (SYSTEM_CONTROL_MODULE_BASE + 0x186)\r
-#define MCBSP4_DX (SYSTEM_CONTROL_MODULE_BASE + 0x188)\r
-#define MCBSP4_FSX (SYSTEM_CONTROL_MODULE_BASE + 0x18A)\r
-#define MCBSP1_CLKR (SYSTEM_CONTROL_MODULE_BASE + 0x18C)\r
-#define MCBSP1_FSR (SYSTEM_CONTROL_MODULE_BASE + 0x18E)\r
-#define MCBSP1_DX (SYSTEM_CONTROL_MODULE_BASE + 0x190)\r
-#define MCBSP1_DR (SYSTEM_CONTROL_MODULE_BASE + 0x192)\r
-#define MCBSP1_CLKS (SYSTEM_CONTROL_MODULE_BASE + 0x194)\r
-#define MCBSP1_FSX (SYSTEM_CONTROL_MODULE_BASE + 0x196)\r
-#define MCBSP1_CLKX (SYSTEM_CONTROL_MODULE_BASE + 0x198)\r
-#define UART3_CTS_RCTX (SYSTEM_CONTROL_MODULE_BASE + 0x19A)\r
-#define UART3_RTS_SD (SYSTEM_CONTROL_MODULE_BASE + 0x19C)\r
-#define UART3_RX_IRRX (SYSTEM_CONTROL_MODULE_BASE + 0x19E)\r
-#define UART3_TX_IRTX (SYSTEM_CONTROL_MODULE_BASE + 0x1A0)\r
-#define HSUSB0_CLK (SYSTEM_CONTROL_MODULE_BASE + 0x1A2)\r
-#define HSUSB0_STP (SYSTEM_CONTROL_MODULE_BASE + 0x1A4)\r
-#define HSUSB0_DIR (SYSTEM_CONTROL_MODULE_BASE + 0x1A6)\r
-#define HSUSB0_NXT (SYSTEM_CONTROL_MODULE_BASE + 0x1A8)\r
-#define HSUSB0_DATA0 (SYSTEM_CONTROL_MODULE_BASE + 0x1AA)\r
-#define HSUSB0_DATA1 (SYSTEM_CONTROL_MODULE_BASE + 0x1AC)\r
-#define HSUSB0_DATA2 (SYSTEM_CONTROL_MODULE_BASE + 0x1AE)\r
-#define HSUSB0_DATA3 (SYSTEM_CONTROL_MODULE_BASE + 0x1B0)\r
-#define HSUSB0_DATA4 (SYSTEM_CONTROL_MODULE_BASE + 0x1B2)\r
-#define HSUSB0_DATA5 (SYSTEM_CONTROL_MODULE_BASE + 0x1B4)\r
-#define HSUSB0_DATA6 (SYSTEM_CONTROL_MODULE_BASE + 0x1B6)\r
-#define HSUSB0_DATA7 (SYSTEM_CONTROL_MODULE_BASE + 0x1B8)\r
-#define I2C1_SCL (SYSTEM_CONTROL_MODULE_BASE + 0x1BA)\r
-#define I2C1_SDA (SYSTEM_CONTROL_MODULE_BASE + 0x1BC)\r
-#define I2C2_SCL (SYSTEM_CONTROL_MODULE_BASE + 0x1BE)\r
-#define I2C2_SDA (SYSTEM_CONTROL_MODULE_BASE + 0x1C0)\r
-#define I2C3_SCL (SYSTEM_CONTROL_MODULE_BASE + 0x1C2)\r
-#define I2C3_SDA (SYSTEM_CONTROL_MODULE_BASE + 0x1C4)\r
-#define HDQ_SIO (SYSTEM_CONTROL_MODULE_BASE + 0x1C6)\r
-#define MCSPI1_CLK (SYSTEM_CONTROL_MODULE_BASE + 0x1C8)\r
-#define MCSPI1_SIMO (SYSTEM_CONTROL_MODULE_BASE + 0x1CA)\r
-#define MCSPI1_SOMI (SYSTEM_CONTROL_MODULE_BASE + 0x1CC)\r
-#define MCSPI1_CS0 (SYSTEM_CONTROL_MODULE_BASE + 0x1CE)\r
-#define MCSPI1_CS1 (SYSTEM_CONTROL_MODULE_BASE + 0x1D0)\r
-#define MCSPI1_CS2 (SYSTEM_CONTROL_MODULE_BASE + 0x1D2)\r
-#define MCSPI1_CS3 (SYSTEM_CONTROL_MODULE_BASE + 0x1D4)\r
-#define MCSPI2_CLK (SYSTEM_CONTROL_MODULE_BASE + 0x1D6)\r
-#define MCSPI2_SIMO (SYSTEM_CONTROL_MODULE_BASE + 0x1D8)\r
-#define MCSPI2_SOMI (SYSTEM_CONTROL_MODULE_BASE + 0x1DA)\r
-#define MCSPI2_CS0 (SYSTEM_CONTROL_MODULE_BASE + 0x1DC)\r
-#define MCSPI2_CS1 (SYSTEM_CONTROL_MODULE_BASE + 0x1DE)\r
-#define SYS_NIRQ (SYSTEM_CONTROL_MODULE_BASE + 0x1E0)\r
-#define SYS_CLKOUT2 (SYSTEM_CONTROL_MODULE_BASE + 0x1E2)\r
-#define ETK_CLK (SYSTEM_CONTROL_MODULE_BASE + 0x5D8)\r
-#define ETK_CTL (SYSTEM_CONTROL_MODULE_BASE + 0x5DA)\r
-#define ETK_D0 (SYSTEM_CONTROL_MODULE_BASE + 0x5DC)\r
-#define ETK_D1 (SYSTEM_CONTROL_MODULE_BASE + 0x5DE)\r
-#define ETK_D2 (SYSTEM_CONTROL_MODULE_BASE + 0x5E0)\r
-#define ETK_D3 (SYSTEM_CONTROL_MODULE_BASE + 0x5E2)\r
-#define ETK_D4 (SYSTEM_CONTROL_MODULE_BASE + 0x5E4)\r
-#define ETK_D5 (SYSTEM_CONTROL_MODULE_BASE + 0x5E6)\r
-#define ETK_D6 (SYSTEM_CONTROL_MODULE_BASE + 0x5E8)\r
-#define ETK_D7 (SYSTEM_CONTROL_MODULE_BASE + 0x5EA)\r
-#define ETK_D8 (SYSTEM_CONTROL_MODULE_BASE + 0x5EC)\r
-#define ETK_D9 (SYSTEM_CONTROL_MODULE_BASE + 0x5EE)\r
-#define ETK_D10 (SYSTEM_CONTROL_MODULE_BASE + 0x5F0)\r
-#define ETK_D11 (SYSTEM_CONTROL_MODULE_BASE + 0x5F2)\r
-#define ETK_D12 (SYSTEM_CONTROL_MODULE_BASE + 0x5F4)\r
-#define ETK_D13 (SYSTEM_CONTROL_MODULE_BASE + 0x5F6)\r
-#define ETK_D14 (SYSTEM_CONTROL_MODULE_BASE + 0x5F8)\r
-#define ETK_D15 (SYSTEM_CONTROL_MODULE_BASE + 0x5FA)\r
-#define SYS_BOOT0 (SYSTEM_CONTROL_MODULE_BASE + 0xA0A)\r
-#define SYS_BOOT1 (SYSTEM_CONTROL_MODULE_BASE + 0xA0C)\r
-#define SYS_BOOT3 (SYSTEM_CONTROL_MODULE_BASE + 0xA10)\r
-#define SYS_BOOT4 (SYSTEM_CONTROL_MODULE_BASE + 0xA12)\r
-#define SYS_BOOT5 (SYSTEM_CONTROL_MODULE_BASE + 0xA14)\r
-#define SYS_BOOT6 (SYSTEM_CONTROL_MODULE_BASE + 0xA16)\r
-\r
-//Mux modes\r
-#define MUXMODE0 (0x0UL)\r
-#define MUXMODE1 (0x1UL)\r
-#define MUXMODE2 (0x2UL)\r
-#define MUXMODE3 (0x3UL)\r
-#define MUXMODE4 (0x4UL)\r
-#define MUXMODE5 (0x5UL)\r
-#define MUXMODE6 (0x6UL)\r
-#define MUXMODE7 (0x7UL)\r
-\r
-//Pad configuration register.\r
-#define PAD_CONFIG_MASK (0xFFFFUL)\r
-#define MUXMODE_OFFSET 0\r
-#define MUXMODE_MASK (0x7UL << MUXMODE_OFFSET)\r
-#define PULL_CONFIG_OFFSET 3\r
-#define PULL_CONFIG_MASK (0x3UL << PULL_CONFIG_OFFSET)\r
-#define INPUTENABLE_OFFSET 8\r
-#define INPUTENABLE_MASK (0x1UL << INPUTENABLE_OFFSET)\r
-#define OFFMODE_VALUE_OFFSET 9\r
-#define OFFMODE_VALUE_MASK (0x1FUL << OFFMODE_VALUE_OFFSET)\r
-#define WAKEUP_OFFSET 14\r
-#define WAKEUP_MASK (0x2UL << WAKEUP_OFFSET)\r
-\r
-#define PULL_DOWN_SELECTED ((0x0UL << 1) | BIT0)\r
-#define PULL_UP_SELECTED (BIT1 | BIT0)\r
-#define PULL_DISABLED (0x0UL << 0)\r
-\r
-#define OUTPUT (0x0UL) //Pin is configured in output only mode.\r
-#define INPUT (0x1UL) //Pin is configured in bi-directional mode.\r
-\r
-typedef struct {\r
- UINTN Pin;\r
- UINTN MuxMode;\r
- UINTN PullConfig;\r
- UINTN InputEnable;\r
-} PAD_CONFIGURATION;\r
-\r
-#endif //__OMAP3530_PAD_CONFIGURATION_H__\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530PRCM_H__\r
-#define __OMAP3530PRCM_H__\r
-\r
-#define CM_FCLKEN1_CORE (0x48004A00)\r
-#define CM_FCLKEN3_CORE (0x48004A08)\r
-#define CM_ICLKEN1_CORE (0x48004A10)\r
-#define CM_ICLKEN3_CORE (0x48004A18)\r
-#define CM_CLKEN2_PLL (0x48004D04)\r
-#define CM_CLKSEL4_PLL (0x48004D4C)\r
-#define CM_CLKSEL5_PLL (0x48004D50)\r
-#define CM_FCLKEN_USBHOST (0x48005400)\r
-#define CM_ICLKEN_USBHOST (0x48005410)\r
-#define CM_CLKSTST_USBHOST (0x4800544c)\r
-\r
-//Wakeup clock defintion\r
-#define CM_FCLKEN_WKUP (0x48004C00)\r
-#define CM_ICLKEN_WKUP (0x48004C10)\r
-\r
-//Peripheral clock definition\r
-#define CM_FCLKEN_PER (0x48005000)\r
-#define CM_ICLKEN_PER (0x48005010)\r
-#define CM_CLKSEL_PER (0x48005040)\r
-\r
-//Reset management definition\r
-#define PRM_RSTCTRL (0x48307250)\r
-#define PRM_RSTST (0x48307258)\r
-\r
-//CORE clock\r
-#define CM_FCLKEN1_CORE_EN_I2C1_MASK BIT15\r
-#define CM_FCLKEN1_CORE_EN_I2C1_DISABLE (0UL << 15)\r
-#define CM_FCLKEN1_CORE_EN_I2C1_ENABLE BIT15\r
-\r
-#define CM_ICLKEN1_CORE_EN_I2C1_MASK BIT15\r
-#define CM_ICLKEN1_CORE_EN_I2C1_DISABLE (0UL << 15)\r
-#define CM_ICLKEN1_CORE_EN_I2C1_ENABLE BIT15\r
-\r
-#define CM_FCLKEN1_CORE_EN_MMC1_MASK BIT24\r
-#define CM_FCLKEN1_CORE_EN_MMC1_DISABLE (0UL << 24)\r
-#define CM_FCLKEN1_CORE_EN_MMC1_ENABLE BIT24\r
-\r
-#define CM_FCLKEN3_CORE_EN_USBTLL_MASK BIT2\r
-#define CM_FCLKEN3_CORE_EN_USBTLL_DISABLE (0UL << 2)\r
-#define CM_FCLKEN3_CORE_EN_USBTLL_ENABLE BIT2\r
-\r
-#define CM_ICLKEN1_CORE_EN_MMC1_MASK BIT24\r
-#define CM_ICLKEN1_CORE_EN_MMC1_DISABLE (0UL << 24)\r
-#define CM_ICLKEN1_CORE_EN_MMC1_ENABLE BIT24\r
-\r
-#define CM_ICLKEN3_CORE_EN_USBTLL_MASK BIT2\r
-#define CM_ICLKEN3_CORE_EN_USBTLL_DISABLE (0UL << 2)\r
-#define CM_ICLKEN3_CORE_EN_USBTLL_ENABLE BIT2\r
-\r
-#define CM_CLKEN_FREQSEL_075_100 (0x03UL << 4)\r
-#define CM_CLKEN_ENABLE (7UL << 0)\r
-\r
-#define CM_CLKSEL_PLL_MULT(x) (((x) & 0x07FF) << 8)\r
-#define CM_CLKSEL_PLL_DIV(x) ((((x) - 1) & 0x7F) << 0)\r
-\r
-#define CM_CLKSEL_DIV_120M(x) (((x) & 0x1F) << 0)\r
-\r
-#define CM_FCLKEN_USBHOST_EN_USBHOST2_MASK BIT1\r
-#define CM_FCLKEN_USBHOST_EN_USBHOST2_DISABLE (0UL << 1)\r
-#define CM_FCLKEN_USBHOST_EN_USBHOST2_ENABLE BIT1\r
-\r
-#define CM_FCLKEN_USBHOST_EN_USBHOST1_MASK BIT0\r
-#define CM_FCLKEN_USBHOST_EN_USBHOST1_DISABLE (0UL << 0)\r
-#define CM_FCLKEN_USBHOST_EN_USBHOST1_ENABLE BIT0\r
-\r
-#define CM_ICLKEN_USBHOST_EN_USBHOST_MASK BIT0\r
-#define CM_ICLKEN_USBHOST_EN_USBHOST_DISABLE (0UL << 0)\r
-#define CM_ICLKEN_USBHOST_EN_USBHOST_ENABLE BIT0\r
-\r
-//Wakeup functional clock\r
-#define CM_FCLKEN_WKUP_EN_GPIO1_DISABLE (0UL << 3)\r
-#define CM_FCLKEN_WKUP_EN_GPIO1_ENABLE BIT3\r
-\r
-#define CM_FCLKEN_WKUP_EN_WDT2_DISABLE (0UL << 5)\r
-#define CM_FCLKEN_WKUP_EN_WDT2_ENABLE BIT5\r
-\r
-//Wakeup interface clock\r
-#define CM_ICLKEN_WKUP_EN_GPIO1_DISABLE (0UL << 3)\r
-#define CM_ICLKEN_WKUP_EN_GPIO1_ENABLE BIT3\r
-\r
-#define CM_ICLKEN_WKUP_EN_WDT2_DISABLE (0UL << 5)\r
-#define CM_ICLKEN_WKUP_EN_WDT2_ENABLE BIT5\r
-\r
-//Peripheral functional clock\r
-#define CM_FCLKEN_PER_EN_GPT3_DISABLE (0UL << 4)\r
-#define CM_FCLKEN_PER_EN_GPT3_ENABLE BIT4\r
-\r
-#define CM_FCLKEN_PER_EN_GPT4_DISABLE (0UL << 5)\r
-#define CM_FCLKEN_PER_EN_GPT4_ENABLE BIT5\r
-\r
-#define CM_FCLKEN_PER_EN_UART3_DISABLE (0UL << 11)\r
-#define CM_FCLKEN_PER_EN_UART3_ENABLE BIT11\r
-\r
-#define CM_FCLKEN_PER_EN_GPIO2_DISABLE (0UL << 13)\r
-#define CM_FCLKEN_PER_EN_GPIO2_ENABLE BIT13\r
-\r
-#define CM_FCLKEN_PER_EN_GPIO3_DISABLE (0UL << 14)\r
-#define CM_FCLKEN_PER_EN_GPIO3_ENABLE BIT14\r
-\r
-#define CM_FCLKEN_PER_EN_GPIO4_DISABLE (0UL << 15)\r
-#define CM_FCLKEN_PER_EN_GPIO4_ENABLE BIT15\r
-\r
-#define CM_FCLKEN_PER_EN_GPIO5_DISABLE (0UL << 16)\r
-#define CM_FCLKEN_PER_EN_GPIO5_ENABLE BIT16\r
-\r
-#define CM_FCLKEN_PER_EN_GPIO6_DISABLE (0UL << 17)\r
-#define CM_FCLKEN_PER_EN_GPIO6_ENABLE BIT17\r
-\r
-//Peripheral interface clock\r
-#define CM_ICLKEN_PER_EN_GPT3_DISABLE (0UL << 4)\r
-#define CM_ICLKEN_PER_EN_GPT3_ENABLE BIT4\r
-\r
-#define CM_ICLKEN_PER_EN_GPT4_DISABLE (0UL << 5)\r
-#define CM_ICLKEN_PER_EN_GPT4_ENABLE BIT5\r
-\r
-#define CM_ICLKEN_PER_EN_UART3_DISABLE (0UL << 11)\r
-#define CM_ICLKEN_PER_EN_UART3_ENABLE BIT11\r
-\r
-#define CM_ICLKEN_PER_EN_GPIO2_DISABLE (0UL << 13)\r
-#define CM_ICLKEN_PER_EN_GPIO2_ENABLE BIT13\r
-\r
-#define CM_ICLKEN_PER_EN_GPIO3_DISABLE (0UL << 14)\r
-#define CM_ICLKEN_PER_EN_GPIO3_ENABLE BIT14\r
-\r
-#define CM_ICLKEN_PER_EN_GPIO4_DISABLE (0UL << 15)\r
-#define CM_ICLKEN_PER_EN_GPIO4_ENABLE BIT15\r
-\r
-#define CM_ICLKEN_PER_EN_GPIO5_DISABLE (0UL << 16)\r
-#define CM_ICLKEN_PER_EN_GPIO5_ENABLE BIT16\r
-\r
-#define CM_ICLKEN_PER_EN_GPIO6_DISABLE (0UL << 17)\r
-#define CM_ICLKEN_PER_EN_GPIO6_ENABLE BIT17\r
-\r
-//Timer source clock selection\r
-#define CM_CLKSEL_PER_CLKSEL_GPT3_32K (0UL << 1)\r
-#define CM_CLKSEL_PER_CLKSEL_GPT3_SYS BIT1\r
-\r
-#define CM_CLKSEL_PER_CLKSEL_GPT4_32K (0UL << 2)\r
-#define CM_CLKSEL_PER_CLKSEL_GPT4_SYS BIT2\r
-\r
-//Reset management (Global and Cold reset)\r
-#define RST_GS BIT1\r
-#define RST_DPLL3 BIT2\r
-#define GLOBAL_SW_RST BIT1\r
-#define GLOBAL_COLD_RST (0x0UL << 0)\r
-\r
-#endif // __OMAP3530PRCM_H__\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530TIMER_H__\r
-#define __OMAP3530TIMER_H__\r
-\r
-#define GPTIMER1_BASE (0x48313000)\r
-#define GPTIMER2_BASE (0x49032000)\r
-#define GPTIMER3_BASE (0x49034000)\r
-#define GPTIMER4_BASE (0x49036000)\r
-#define GPTIMER5_BASE (0x49038000)\r
-#define GPTIMER6_BASE (0x4903A000)\r
-#define GPTIMER7_BASE (0x4903C000)\r
-#define GPTIMER8_BASE (0x4903E000)\r
-#define GPTIMER9_BASE (0x49040000)\r
-#define GPTIMER10_BASE (0x48086000)\r
-#define GPTIMER11_BASE (0x48088000)\r
-#define GPTIMER12_BASE (0x48304000)\r
-#define WDTIMER2_BASE (0x48314000)\r
-\r
-#define GPTIMER_TIOCP_CFG (0x0010)\r
-#define GPTIMER_TISTAT (0x0014)\r
-#define GPTIMER_TISR (0x0018)\r
-#define GPTIMER_TIER (0x001C)\r
-#define GPTIMER_TWER (0x0020)\r
-#define GPTIMER_TCLR (0x0024)\r
-#define GPTIMER_TCRR (0x0028)\r
-#define GPTIMER_TLDR (0x002C)\r
-#define GPTIMER_TTGR (0x0030)\r
-#define GPTIMER_TWPS (0x0034)\r
-#define GPTIMER_TMAR (0x0038)\r
-#define GPTIMER_TCAR1 (0x003C)\r
-#define GPTIMER_TSICR (0x0040)\r
-#define GPTIMER_TCAR2 (0x0044)\r
-#define GPTIMER_TPIR (0x0048)\r
-#define GPTIMER_TNIR (0x004C)\r
-#define GPTIMER_TCVR (0x0050)\r
-#define GPTIMER_TOCR (0x0054)\r
-#define GPTIMER_TOWR (0x0058)\r
-\r
-#define WSPR (0x048)\r
-\r
-#define TISR_TCAR_IT_FLAG_MASK BIT2\r
-#define TISR_OVF_IT_FLAG_MASK BIT1\r
-#define TISR_MAT_IT_FLAG_MASK BIT0\r
-#define TISR_ALL_INTERRUPT_MASK (TISR_TCAR_IT_FLAG_MASK | TISR_OVF_IT_FLAG_MASK | TISR_MAT_IT_FLAG_MASK)\r
-\r
-#define TISR_TCAR_IT_FLAG_NOT_PENDING (0UL << 2)\r
-#define TISR_OVF_IT_FLAG_NOT_PENDING (0UL << 1)\r
-#define TISR_MAT_IT_FLAG_NOT_PENDING (0UL << 0)\r
-#define TISR_NO_INTERRUPTS_PENDING (TISR_TCAR_IT_FLAG_NOT_PENDING | TISR_OVF_IT_FLAG_NOT_PENDING | TISR_MAT_IT_FLAG_NOT_PENDING)\r
-\r
-#define TISR_TCAR_IT_FLAG_CLEAR BIT2\r
-#define TISR_OVF_IT_FLAG_CLEAR BIT1\r
-#define TISR_MAT_IT_FLAG_CLEAR BIT0\r
-#define TISR_CLEAR_ALL (TISR_TCAR_IT_FLAG_CLEAR | TISR_OVF_IT_FLAG_CLEAR | TISR_MAT_IT_FLAG_CLEAR)\r
-\r
-#define TCLR_AR_AUTORELOAD BIT1\r
-#define TCLR_AR_ONESHOT (0UL << 1)\r
-#define TCLR_ST_ON BIT0\r
-#define TCLR_ST_OFF (0UL << 0)\r
-\r
-#define TIER_TCAR_IT_ENABLE (BIT2\r
-#define TIER_TCAR_IT_DISABLE (0UL << 2)\r
-#define TIER_OVF_IT_ENABLE BIT1\r
-#define TIER_OVF_IT_DISABLE (0UL << 1)\r
-#define TIER_MAT_IT_ENABLE BIT0\r
-#define TIER_MAT_IT_DISABLE (0UL << 0)\r
-\r
-#endif // __OMAP3530TIMER_H__\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530UART_H__\r
-#define __OMAP3530UART_H__\r
-\r
-#define UART1_BASE (0x4806A000)\r
-#define UART2_BASE (0x4806C000)\r
-#define UART3_BASE (0x49020000)\r
-\r
-#define UART_DLL_REG (0x0000)\r
-#define UART_RBR_REG (0x0000)\r
-#define UART_THR_REG (0x0000)\r
-#define UART_DLH_REG (0x0004)\r
-#define UART_FCR_REG (0x0008)\r
-#define UART_LCR_REG (0x000C)\r
-#define UART_MCR_REG (0x0010)\r
-#define UART_LSR_REG (0x0014)\r
-#define UART_MDR1_REG (0x0020)\r
-\r
-#define UART_FCR_TX_FIFO_CLEAR BIT2\r
-#define UART_FCR_RX_FIFO_CLEAR BIT1\r
-#define UART_FCR_FIFO_ENABLE BIT0\r
-\r
-#define UART_LCR_DIV_EN_ENABLE BIT7\r
-#define UART_LCR_DIV_EN_DISABLE (0UL << 7)\r
-#define UART_LCR_CHAR_LENGTH_8 (BIT1 | BIT0)\r
-\r
-#define UART_MCR_RTS_FORCE_ACTIVE BIT1\r
-#define UART_MCR_DTR_FORCE_ACTIVE BIT0\r
-\r
-#define UART_LSR_TX_FIFO_E_MASK BIT5\r
-#define UART_LSR_TX_FIFO_E_NOT_EMPTY (0UL << 5)\r
-#define UART_LSR_TX_FIFO_E_EMPTY BIT5\r
-#define UART_LSR_RX_FIFO_E_MASK BIT0\r
-#define UART_LSR_RX_FIFO_E_NOT_EMPTY BIT0\r
-#define UART_LSR_RX_FIFO_E_EMPTY (0UL << 0)\r
-\r
-// BIT2:BIT0\r
-#define UART_MDR1_MODE_SELECT_DISABLE (7UL)\r
-#define UART_MDR1_MODE_SELECT_UART_16X (0UL)\r
-\r
-#endif // __OMAP3530UART_H__\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3530USB_H__\r
-#define __OMAP3530USB_H__\r
-\r
-#define USB_BASE (0x48060000)\r
-\r
-#define UHH_SYSCONFIG (USB_BASE + 0x4010)\r
-#define UHH_HOSTCONFIG (USB_BASE + 0x4040)\r
-#define UHH_SYSSTATUS (USB_BASE + 0x4014)\r
-\r
-#define USB_EHCI_HCCAPBASE (USB_BASE + 0x4800)\r
-\r
-#define UHH_SYSCONFIG_MIDLEMODE_NO_STANDBY BIT12\r
-#define UHH_SYSCONFIG_CLOCKACTIVITY_ON BIT8\r
-#define UHH_SYSCONFIG_SIDLEMODE_NO_STANDBY BIT3\r
-#define UHH_SYSCONFIG_ENAWAKEUP_ENABLE BIT2\r
-#define UHH_SYSCONFIG_SOFTRESET BIT1\r
-#define UHH_SYSCONFIG_AUTOIDLE_ALWAYS_RUN (0UL << 0)\r
-\r
-#define UHH_HOSTCONFIG_P3_CONNECT_STATUS_DISCONNECT (0UL << 10)\r
-#define UHH_HOSTCONFIG_P2_CONNECT_STATUS_DISCONNECT (0UL << 9)\r
-#define UHH_HOSTCONFIG_P1_CONNECT_STATUS_DISCONNECT (0UL << 8)\r
-#define UHH_HOSTCONFIG_ENA_INCR_ALIGN_DISABLE (0UL << 5)\r
-#define UHH_HOSTCONFIG_ENA_INCR16_ENABLE BIT4\r
-#define UHH_HOSTCONFIG_ENA_INCR8_ENABLE BIT3\r
-#define UHH_HOSTCONFIG_ENA_INCR4_ENABLE BIT2\r
-#define UHH_HOSTCONFIG_AUTOPPD_ON_OVERCUR_EN_ON (0UL << 1)\r
-#define UHH_HOSTCONFIG_P1_ULPI_BYPASS_ULPI_MODE (0UL << 0)\r
-\r
-#define UHH_SYSSTATUS_RESETDONE (BIT0 | BIT1 | BIT2)\r
-\r
-#endif // __OMAP3530USB_H__\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __TPS65950_H__\r
-#define __TPS65950_H__\r
-\r
-#define EXTERNAL_DEVICE_REGISTER_TO_SLAVE_ADDRESS(x) (((x) >> 8) & 0xFF)\r
-#define EXTERNAL_DEVICE_REGISTER_TO_REGISTER(x) ((x) & 0xFF)\r
-#define EXTERNAL_DEVICE_REGISTER(SlaveAddress, Register) (((SlaveAddress) & 0xFF) << 8 | ((Register) & 0xFF))\r
-\r
-// I2C Address group\r
-#define I2C_ADDR_GRP_ID1 0x48\r
-#define I2C_ADDR_GRP_ID2 0x49\r
-#define I2C_ADDR_GRP_ID3 0x4A\r
-#define I2C_ADDR_GRP_ID4 0x4B\r
-#define I2C_ADDR_GRP_ID5 0x12\r
-\r
-// MMC definitions.\r
-#define VMMC1_DEV_GRP 0x82\r
-#define DEV_GRP_P1 BIT5\r
-\r
-#define VMMC1_DEDICATED_REG 0x85\r
-#define VSEL_1_85V 0x0\r
-#define VSEL_2_85V 0x1\r
-#define VSEL_3_00V 0x2\r
-#define VSEL_3_15V 0x3\r
-\r
-#define TPS65950_GPIO_CTRL 0xaa //I2C_ADDR_GRP_ID2\r
-#define CARD_DETECT_ENABLE (BIT2 | BIT0) // GPIO ON + GPIO CD1 enabled\r
-\r
-\r
-#define GPIODATAIN1 0x98 //I2C_ADDR_GRP_ID2\r
-#define CARD_DETECT_BIT BIT0\r
-\r
-// LEDEN register\r
-#define LEDEN 0xEE\r
-#define LEDAON BIT0\r
-#define LEDBON BIT1\r
-#define LEDAPWM BIT4\r
-#define LEDBPWM BIT5\r
-\r
-// RTC registers\r
-#define SECONDS_REG 0x1C\r
-#define MINUTES_REG 0x1D\r
-#define HOURS_REG 0x1E\r
-#define DAYS_REG 0x1F\r
-#define MONTHS_REG 0x20\r
-#define YEARS_REG 0x21\r
-#define WEEKS_REG 0x22\r
-#define RTC_CTRL_REG 0x29\r
-\r
-// USB PHY power\r
-#define VAUX2_DEDICATED 0x79\r
-#define VAUX2_DEV_GRP 0x76\r
-\r
-#define VAUX_DEV_GRP_NONE 0x00\r
-#define VAUX_DEV_GRP_P1 0x20\r
-#define VAUX_DEV_GRP_P2 0x40\r
-#define VAUX_DEV_GRP_P3 0x80\r
-#define VAUX_DEDICATED_18V 0x05\r
-\r
-// Display subsystem\r
-#define VPLL2_DEDICATED 0x91\r
-#define VPLL2_DEV_GRP 0x8E\r
-\r
-#define GPIODATADIR1 0x9B\r
-#define SETGPIODATAOUT1 0xA4\r
-\r
-#endif //__TPS65950_H__\r
+++ /dev/null
-/** @file\r
- Handle OMAP35xx interrupt controller\r
-\r
- Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include <PiDxe.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/ArmLib.h>\r
-\r
-#include <Protocol/Cpu.h>\r
-#include <Protocol/HardwareInterrupt.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-\r
-//\r
-// Notifications\r
-//\r
-EFI_EVENT EfiExitBootServicesEvent = (EFI_EVENT)NULL;\r
-\r
-\r
-HARDWARE_INTERRUPT_HANDLER gRegisteredInterruptHandlers[INT_NROF_VECTORS];\r
-\r
-/**\r
- Shutdown our hardware\r
-\r
- DXE Core will disable interrupts and turn off the timer and disable interrupts\r
- after all the event handlers have run.\r
-\r
- @param[in] Event The Event that is being processed\r
- @param[in] Context Event Context\r
-**/\r
-VOID\r
-EFIAPI\r
-ExitBootServicesEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- // Disable all interrupts\r
- MmioWrite32 (INTCPS_MIR(0), 0xFFFFFFFF);\r
- MmioWrite32 (INTCPS_MIR(1), 0xFFFFFFFF);\r
- MmioWrite32 (INTCPS_MIR(2), 0xFFFFFFFF);\r
- MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);\r
-\r
- // Add code here to disable all FIQs as debugger may have turned one on\r
-}\r
-\r
-/**\r
- Register Handler for the specified interrupt source.\r
-\r
- @param This Instance pointer for this protocol\r
- @param Source Hardware source of the interrupt\r
- @param Handler Callback for interrupt. NULL to unregister\r
-\r
- @retval EFI_SUCCESS Source was updated to support Handler.\r
- @retval EFI_DEVICE_ERROR Hardware could not be programmed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-RegisterInterruptSource (\r
- IN EFI_HARDWARE_INTERRUPT_PROTOCOL *This,\r
- IN HARDWARE_INTERRUPT_SOURCE Source,\r
- IN HARDWARE_INTERRUPT_HANDLER Handler\r
- )\r
-{\r
- if (Source > MAX_VECTOR) {\r
- ASSERT(FALSE);\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- if ((MmioRead32 (INTCPS_ILR(Source)) & INTCPS_ILR_FIQ) == INTCPS_ILR_FIQ) {\r
- // This vector has been programmed as FIQ so we can't use it for IRQ\r
- // EFI does not use FIQ, but the debugger can use it to check for\r
- // ctrl-c. So this ASSERT means you have a conflict with the debug agent\r
- ASSERT (FALSE);\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- if ((Handler == NULL) && (gRegisteredInterruptHandlers[Source] == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if ((Handler != NULL) && (gRegisteredInterruptHandlers[Source] != NULL)) {\r
- return EFI_ALREADY_STARTED;\r
- }\r
-\r
- gRegisteredInterruptHandlers[Source] = Handler;\r
- return This->EnableInterruptSource(This, Source);\r
-}\r
-\r
-\r
-/**\r
- Enable interrupt source Source.\r
-\r
- @param This Instance pointer for this protocol\r
- @param Source Hardware source of the interrupt\r
-\r
- @retval EFI_SUCCESS Source interrupt enabled.\r
- @retval EFI_DEVICE_ERROR Hardware could not be programmed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EnableInterruptSource (\r
- IN EFI_HARDWARE_INTERRUPT_PROTOCOL *This,\r
- IN HARDWARE_INTERRUPT_SOURCE Source\r
- )\r
-{\r
- UINTN Bank;\r
- UINTN Bit;\r
-\r
- if (Source > MAX_VECTOR) {\r
- ASSERT(FALSE);\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Bank = Source / 32;\r
- Bit = 1UL << (Source % 32);\r
-\r
- MmioWrite32 (INTCPS_MIR_CLEAR(Bank), Bit);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Disable interrupt source Source.\r
-\r
- @param This Instance pointer for this protocol\r
- @param Source Hardware source of the interrupt\r
-\r
- @retval EFI_SUCCESS Source interrupt disabled.\r
- @retval EFI_DEVICE_ERROR Hardware could not be programmed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DisableInterruptSource (\r
- IN EFI_HARDWARE_INTERRUPT_PROTOCOL *This,\r
- IN HARDWARE_INTERRUPT_SOURCE Source\r
- )\r
-{\r
- UINTN Bank;\r
- UINTN Bit;\r
-\r
- if (Source > MAX_VECTOR) {\r
- ASSERT(FALSE);\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Bank = Source / 32;\r
- Bit = 1UL << (Source % 32);\r
-\r
- MmioWrite32 (INTCPS_MIR_SET(Bank), Bit);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-\r
-/**\r
- Return current state of interrupt source Source.\r
-\r
- @param This Instance pointer for this protocol\r
- @param Source Hardware source of the interrupt\r
- @param InterruptState TRUE: source enabled, FALSE: source disabled.\r
-\r
- @retval EFI_SUCCESS InterruptState is valid\r
- @retval EFI_DEVICE_ERROR InterruptState is not valid\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetInterruptSourceState (\r
- IN EFI_HARDWARE_INTERRUPT_PROTOCOL *This,\r
- IN HARDWARE_INTERRUPT_SOURCE Source,\r
- IN BOOLEAN *InterruptState\r
- )\r
-{\r
- UINTN Bank;\r
- UINTN Bit;\r
-\r
- if (InterruptState == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Source > MAX_VECTOR) {\r
- ASSERT(FALSE);\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Bank = Source / 32;\r
- Bit = 1UL << (Source % 32);\r
-\r
- if ((MmioRead32(INTCPS_MIR(Bank)) & Bit) == Bit) {\r
- *InterruptState = FALSE;\r
- } else {\r
- *InterruptState = TRUE;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Signal to the hardware that the End Of Intrrupt state\r
- has been reached.\r
-\r
- @param This Instance pointer for this protocol\r
- @param Source Hardware source of the interrupt\r
-\r
- @retval EFI_SUCCESS Source interrupt EOI'ed.\r
- @retval EFI_DEVICE_ERROR Hardware could not be programmed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EndOfInterrupt (\r
- IN EFI_HARDWARE_INTERRUPT_PROTOCOL *This,\r
- IN HARDWARE_INTERRUPT_SOURCE Source\r
- )\r
-{\r
- MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);\r
- ArmDataSynchronizationBarrier ();\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- EFI_CPU_INTERRUPT_HANDLER that is called when a processor interrupt occurs.\r
-\r
- @param InterruptType Defines the type of interrupt or exception that\r
- occurred on the processor.This parameter is processor architecture specific.\r
- @param SystemContext A pointer to the processor context when\r
- the interrupt occurred on the processor.\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-IrqInterruptHandler (\r
- IN EFI_EXCEPTION_TYPE InterruptType,\r
- IN EFI_SYSTEM_CONTEXT SystemContext\r
- )\r
-{\r
- UINT32 Vector;\r
- HARDWARE_INTERRUPT_HANDLER InterruptHandler;\r
-\r
- Vector = MmioRead32 (INTCPS_SIR_IRQ) & INTCPS_SIR_IRQ_MASK;\r
-\r
- // Needed to prevent infinite nesting when Time Driver lowers TPL\r
- MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);\r
- ArmDataSynchronizationBarrier ();\r
-\r
- InterruptHandler = gRegisteredInterruptHandlers[Vector];\r
- if (InterruptHandler != NULL) {\r
- // Call the registered interrupt handler.\r
- InterruptHandler (Vector, SystemContext);\r
- }\r
-\r
- // Needed to clear after running the handler\r
- MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);\r
- ArmDataSynchronizationBarrier ();\r
-}\r
-\r
-//\r
-// Making this global saves a few bytes in image size\r
-//\r
-EFI_HANDLE gHardwareInterruptHandle = NULL;\r
-\r
-//\r
-// The protocol instance produced by this driver\r
-//\r
-EFI_HARDWARE_INTERRUPT_PROTOCOL gHardwareInterruptProtocol = {\r
- RegisterInterruptSource,\r
- EnableInterruptSource,\r
- DisableInterruptSource,\r
- GetInterruptSourceState,\r
- EndOfInterrupt\r
-};\r
-\r
-STATIC VOID *mCpuArchProtocolNotifyEventRegistration;\r
-\r
-STATIC\r
-VOID\r
-EFIAPI\r
-CpuArchEventProtocolNotify (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_CPU_ARCH_PROTOCOL *Cpu;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Get the CPU protocol that this driver requires.\r
- //\r
- Status = gBS->LocateProtocol (&gEfiCpuArchProtocolGuid, NULL, (VOID **)&Cpu);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((DEBUG_ERROR, "%a: gBS->LocateProtocol() - %r\n", __FUNCTION__,\r
- Status));\r
- ASSERT (FALSE);\r
- return;\r
- }\r
-\r
- //\r
- // Unregister the default exception handler.\r
- //\r
- Status = Cpu->RegisterInterruptHandler (Cpu, EXCEPT_ARM_IRQ, NULL);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((DEBUG_ERROR, "%a: Cpu->RegisterInterruptHandler() - %r\n",\r
- __FUNCTION__, Status));\r
- ASSERT (FALSE);\r
- return;\r
- }\r
-\r
- //\r
- // Register to receive interrupts\r
- //\r
- Status = Cpu->RegisterInterruptHandler (Cpu, EXCEPT_ARM_IRQ,\r
- IrqInterruptHandler);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((DEBUG_ERROR, "%a: Cpu->RegisterInterruptHandler() - %r\n",\r
- __FUNCTION__, Status));\r
- ASSERT (FALSE);\r
- return;\r
- }\r
-}\r
-\r
-/**\r
- Initialize the state information for the CPU Architectural Protocol\r
-\r
- @param ImageHandle of the loaded driver\r
- @param SystemTable Pointer to the System Table\r
-\r
- @retval EFI_SUCCESS Protocol registered\r
- @retval EFI_OUT_OF_RESOURCES Cannot allocate protocol data structure\r
- @retval EFI_DEVICE_ERROR Hardware problems\r
-\r
-**/\r
-EFI_STATUS\r
-InterruptDxeInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_EVENT CpuArchEvent;\r
-\r
- // Make sure the Interrupt Controller Protocol is not already installed in the system.\r
- ASSERT_PROTOCOL_ALREADY_INSTALLED (NULL, &gHardwareInterruptProtocolGuid);\r
-\r
- // Make sure all interrupts are disabled by default.\r
- MmioWrite32 (INTCPS_MIR(0), 0xFFFFFFFF);\r
- MmioWrite32 (INTCPS_MIR(1), 0xFFFFFFFF);\r
- MmioWrite32 (INTCPS_MIR(2), 0xFFFFFFFF);\r
- MmioOr32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWIRQAGR);\r
-\r
- Status = gBS->InstallMultipleProtocolInterfaces(&gHardwareInterruptHandle,\r
- &gHardwareInterruptProtocolGuid, &gHardwareInterruptProtocol,\r
- NULL);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Install the interrupt handler as soon as the CPU arch protocol appears.\r
- //\r
- CpuArchEvent = EfiCreateProtocolNotifyEvent (\r
- &gEfiCpuArchProtocolGuid,\r
- TPL_CALLBACK,\r
- CpuArchEventProtocolNotify,\r
- NULL,\r
- &mCpuArchProtocolNotifyEventRegistration\r
- );\r
- ASSERT (CpuArchEvent != NULL);\r
-\r
- // Register for an ExitBootServicesEvent\r
- Status = gBS->CreateEvent(EVT_SIGNAL_EXIT_BOOT_SERVICES, TPL_NOTIFY, ExitBootServicesEvent, NULL, &EfiExitBootServicesEvent);\r
- if (EFI_ERROR (Status)) {\r
- ASSERT_EFI_ERROR (Status);\r
- gBS->CloseEvent (CpuArchEvent);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-#/** @file\r
-#\r
-# Interrupt DXE driver\r
-#\r
-# Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = Omap35xxBoardInterruptDxe\r
- FILE_GUID = 23eed05d-1b93-4a1a-8e1b-931d69e37952\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = InterruptDxeInitialize\r
-\r
-\r
-[Sources.common]\r
- HardwareInterrupt.c\r
-\r
-\r
-[Packages]\r
- ArmPkg/ArmPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- UefiLib\r
- UefiBootServicesTableLib\r
- DebugLib\r
- PrintLib\r
- UefiDriverEntryPoint\r
- IoLib\r
- ArmLib\r
-\r
-[Protocols]\r
- gHardwareInterruptProtocolGuid ## PRODUCES\r
- gEfiCpuArchProtocolGuid ## CONSUMES ## NOTIFY\r
-\r
-[FixedPcd.common]\r
- gEmbeddedTokenSpaceGuid.PcdInterruptBaseAddress\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2011, ARM Ltd. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- **/\r
-\r
-#include <PiDxe.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-\r
-#include <Guid/GlobalVariable.h>\r
-\r
-#include "LcdGraphicsOutputDxe.h"\r
-\r
-extern BOOLEAN mDisplayInitialized;\r
-\r
-//\r
-// Function Definitions\r
-//\r
-\r
-STATIC\r
-EFI_STATUS\r
-VideoCopyNoHorizontalOverlap (\r
- IN UINTN BitsPerPixel,\r
- IN volatile VOID *FrameBufferBase,\r
- IN UINT32 HorizontalResolution,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINTN SourceLine;\r
- UINTN DestinationLine;\r
- UINTN WidthInBytes;\r
- UINTN LineCount;\r
- INTN Step;\r
- VOID *SourceAddr;\r
- VOID *DestinationAddr;\r
-\r
- if( DestinationY <= SourceY ) {\r
- // scrolling up (or horizontally but without overlap)\r
- SourceLine = SourceY;\r
- DestinationLine = DestinationY;\r
- Step = 1;\r
- } else {\r
- // scrolling down\r
- SourceLine = SourceY + Height;\r
- DestinationLine = DestinationY + Height;\r
- Step = -1;\r
- }\r
-\r
- WidthInBytes = Width * 2;\r
-\r
- for( LineCount = 0; LineCount < Height; LineCount++ ) {\r
- // Update the start addresses of source & destination using 16bit pointer arithmetic\r
- SourceAddr = (VOID *)((UINT16 *)FrameBufferBase + SourceLine * HorizontalResolution + SourceX );\r
- DestinationAddr = (VOID *)((UINT16 *)FrameBufferBase + DestinationLine * HorizontalResolution + DestinationX);\r
-\r
- // Copy the entire line Y from video ram to the temp buffer\r
- CopyMem( DestinationAddr, SourceAddr, WidthInBytes);\r
-\r
- // Update the line numbers\r
- SourceLine += Step;\r
- DestinationLine += Step;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-VideoCopyHorizontalOverlap (\r
- IN UINTN BitsPerPixel,\r
- IN volatile VOID *FrameBufferBase,\r
- UINT32 HorizontalResolution,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
-\r
- UINT16 *PixelBuffer16bit;\r
- UINT16 *SourcePixel16bit;\r
- UINT16 *DestinationPixel16bit;\r
-\r
- UINT32 SourcePixelY;\r
- UINT32 DestinationPixelY;\r
- UINTN SizeIn16Bits;\r
-\r
- // Allocate a temporary buffer\r
- PixelBuffer16bit = (UINT16 *) AllocatePool((Height * Width) * sizeof(UINT16));\r
-\r
- if (PixelBuffer16bit == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto EXIT;\r
- }\r
-\r
- // Access each pixel inside the source area of the Video Memory and copy it to the temp buffer\r
-\r
- SizeIn16Bits = Width * 2;\r
-\r
- for (SourcePixelY = SourceY, DestinationPixel16bit = PixelBuffer16bit;\r
- SourcePixelY < SourceY + Height;\r
- SourcePixelY++, DestinationPixel16bit += Width)\r
- {\r
- // Calculate the source address:\r
- SourcePixel16bit = (UINT16 *)FrameBufferBase + SourcePixelY * HorizontalResolution + SourceX;\r
-\r
- // Copy the entire line Y from Video to the temp buffer\r
- CopyMem( (VOID *)DestinationPixel16bit, (CONST VOID *)SourcePixel16bit, SizeIn16Bits);\r
- }\r
-\r
- // Copy from the temp buffer into the destination area of the Video Memory\r
-\r
- for (DestinationPixelY = DestinationY, SourcePixel16bit = PixelBuffer16bit;\r
- DestinationPixelY < DestinationY + Height;\r
- DestinationPixelY++, SourcePixel16bit += Width)\r
- {\r
- // Calculate the target address:\r
- DestinationPixel16bit = (UINT16 *)FrameBufferBase + (DestinationPixelY * HorizontalResolution + DestinationX);\r
-\r
- // Copy the entire line Y from the temp buffer to Video\r
- CopyMem( (VOID *)DestinationPixel16bit, (CONST VOID *)SourcePixel16bit, SizeIn16Bits);\r
- }\r
-\r
- // Free the allocated memory\r
- FreePool((VOID *) PixelBuffer16bit);\r
-\r
-\r
-EXIT:\r
- return Status;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-BltVideoFill (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *EfiSourcePixel, OPTIONAL\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta OPTIONAL // Number of BYTES in a row of the BltBuffer\r
- )\r
-{\r
- EFI_PIXEL_BITMASK* PixelInformation;\r
- EFI_STATUS Status;\r
- UINT32 HorizontalResolution;\r
- VOID *FrameBufferBase;\r
- UINT16 *DestinationPixel16bit;\r
- UINT16 Pixel16bit;\r
- UINT32 DestinationPixelX;\r
- UINT32 DestinationLine;\r
-\r
- Status = EFI_SUCCESS;\r
- PixelInformation = &This->Mode->Info->PixelInformation;\r
- FrameBufferBase = (UINTN *)((UINTN)(This->Mode->FrameBufferBase));\r
- HorizontalResolution = This->Mode->Info->HorizontalResolution;\r
-\r
- // Convert the EFI pixel at the start of the BltBuffer(0,0) into a video display pixel\r
- Pixel16bit = (UINT16) (\r
- ( (EfiSourcePixel->Red << 8) & PixelInformation->RedMask )\r
- | ( (EfiSourcePixel->Green << 3) & PixelInformation->GreenMask )\r
- | ( (EfiSourcePixel->Blue >> 3) & PixelInformation->BlueMask )\r
- );\r
-\r
- // Copy the SourcePixel into every pixel inside the target rectangle\r
- for (DestinationLine = DestinationY;\r
- DestinationLine < DestinationY + Height;\r
- DestinationLine++)\r
- {\r
- for (DestinationPixelX = DestinationX;\r
- DestinationPixelX < DestinationX + Width;\r
- DestinationPixelX++)\r
- {\r
- // Calculate the target address:\r
- DestinationPixel16bit = (UINT16 *)FrameBufferBase + DestinationLine * HorizontalResolution + DestinationPixelX;\r
-\r
- // Copy the pixel into the new target\r
- *DestinationPixel16bit = Pixel16bit;\r
- }\r
- }\r
-\r
-\r
- return Status;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-BltVideoToBltBuffer (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta OPTIONAL // Number of BYTES in a row of the BltBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 HorizontalResolution;\r
- EFI_PIXEL_BITMASK *PixelInformation;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL *EfiDestinationPixel;\r
- VOID *FrameBufferBase;\r
- UINT16 *SourcePixel16bit;\r
- UINT16 Pixel16bit;\r
- UINT32 SourcePixelX;\r
- UINT32 SourceLine;\r
- UINT32 DestinationPixelX;\r
- UINT32 DestinationLine;\r
- UINT32 BltBufferHorizontalResolution;\r
-\r
- Status = EFI_SUCCESS;\r
- PixelInformation = &This->Mode->Info->PixelInformation;\r
- HorizontalResolution = This->Mode->Info->HorizontalResolution;\r
- FrameBufferBase = (UINTN *)((UINTN)(This->Mode->FrameBufferBase));\r
-\r
- if(( Delta != 0 ) && ( Delta != Width * sizeof(EFI_GRAPHICS_OUTPUT_BLT_PIXEL))) {\r
- // Delta is not zero and it is different from the width.\r
- // Divide it by the size of a pixel to find out the buffer's horizontal resolution.\r
- BltBufferHorizontalResolution = (UINT32) (Delta / sizeof(EFI_GRAPHICS_OUTPUT_BLT_PIXEL));\r
- } else {\r
- BltBufferHorizontalResolution = Width;\r
- }\r
-\r
- // Access each pixel inside the Video Memory\r
- for (SourceLine = SourceY, DestinationLine = DestinationY;\r
- SourceLine < SourceY + Height;\r
- SourceLine++, DestinationLine++)\r
- {\r
- for (SourcePixelX = SourceX, DestinationPixelX = DestinationX;\r
- SourcePixelX < SourceX + Width;\r
- SourcePixelX++, DestinationPixelX++)\r
- {\r
- // Calculate the source and target addresses:\r
- SourcePixel16bit = (UINT16 *)FrameBufferBase + SourceLine * HorizontalResolution + SourcePixelX;\r
- EfiDestinationPixel = BltBuffer + DestinationLine * BltBufferHorizontalResolution + DestinationPixelX;\r
-\r
- // Snapshot the pixel from the video buffer once, to speed up the operation.\r
- // If we were dereferencing the pointer, as it is volatile, we would perform 3 memory read operations.\r
- Pixel16bit = *SourcePixel16bit;\r
-\r
- // Copy the pixel into the new target\r
- EfiDestinationPixel->Red = (UINT8) ( (Pixel16bit & PixelInformation->RedMask ) >> 8 );\r
- EfiDestinationPixel->Green = (UINT8) ( (Pixel16bit & PixelInformation->GreenMask ) >> 3 );\r
- EfiDestinationPixel->Blue = (UINT8) ( (Pixel16bit & PixelInformation->BlueMask ) << 3 );\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-BltBufferToVideo (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta OPTIONAL // Number of BYTES in a row of the BltBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 HorizontalResolution;\r
- EFI_PIXEL_BITMASK *PixelInformation;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL *EfiSourcePixel;\r
- VOID *FrameBufferBase;\r
- UINT16 *DestinationPixel16bit;\r
- UINT32 SourcePixelX;\r
- UINT32 SourceLine;\r
- UINT32 DestinationPixelX;\r
- UINT32 DestinationLine;\r
- UINT32 BltBufferHorizontalResolution;\r
-\r
- Status = EFI_SUCCESS;\r
- PixelInformation = &This->Mode->Info->PixelInformation;\r
- HorizontalResolution = This->Mode->Info->HorizontalResolution;\r
- FrameBufferBase = (UINTN *)((UINTN)(This->Mode->FrameBufferBase));\r
-\r
- if(( Delta != 0 ) && ( Delta != Width * sizeof(EFI_GRAPHICS_OUTPUT_BLT_PIXEL))) {\r
- // Delta is not zero and it is different from the width.\r
- // Divide it by the size of a pixel to find out the buffer's horizontal resolution.\r
- BltBufferHorizontalResolution = (UINT32) (Delta / sizeof(EFI_GRAPHICS_OUTPUT_BLT_PIXEL));\r
- } else {\r
- BltBufferHorizontalResolution = Width;\r
- }\r
-\r
- // Access each pixel inside the BltBuffer Memory\r
- for (SourceLine = SourceY, DestinationLine = DestinationY;\r
- SourceLine < SourceY + Height;\r
- SourceLine++, DestinationLine++) {\r
-\r
- for (SourcePixelX = SourceX, DestinationPixelX = DestinationX;\r
- SourcePixelX < SourceX + Width;\r
- SourcePixelX++, DestinationPixelX++)\r
- {\r
- // Calculate the source and target addresses:\r
- EfiSourcePixel = BltBuffer + SourceLine * BltBufferHorizontalResolution + SourcePixelX;\r
- DestinationPixel16bit = (UINT16 *)FrameBufferBase + DestinationLine * HorizontalResolution + DestinationPixelX;\r
-\r
- // Copy the pixel into the new target\r
- // Only the most significant bits will be copied across:\r
- // To convert from 8 bits to 5 bits per pixel we throw away the 3 least significant bits\r
- *DestinationPixel16bit = (UINT16) (\r
- ( (EfiSourcePixel->Red << 8) & PixelInformation->RedMask )\r
- | ( (EfiSourcePixel->Green << 3) & PixelInformation->GreenMask )\r
- | ( (EfiSourcePixel->Blue >> 3) & PixelInformation->BlueMask )\r
- );\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-BltVideoToVideo (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta OPTIONAL // Number of BYTES in a row of the BltBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 HorizontalResolution;\r
- UINTN BitsPerPixel;\r
- VOID *FrameBufferBase;\r
-\r
- BitsPerPixel = 16;\r
-\r
- HorizontalResolution = This->Mode->Info->HorizontalResolution;\r
- FrameBufferBase = (UINTN *)((UINTN)(This->Mode->FrameBufferBase));\r
-\r
- //\r
- // BltVideo to BltVideo:\r
- //\r
- // Source is the Video Memory,\r
- // Destination is the Video Memory\r
-\r
- FrameBufferBase = (UINTN *)((UINTN)(This->Mode->FrameBufferBase));\r
-\r
- // The UEFI spec currently states:\r
- // "There is no limitation on the overlapping of the source and destination rectangles"\r
- // Therefore, we must be careful to avoid overwriting the source data\r
- if( SourceY == DestinationY ) {\r
- // Copying within the same height, e.g. horizontal shift\r
- if( SourceX == DestinationX ) {\r
- // Nothing to do\r
- Status = EFI_SUCCESS;\r
- } else if( ((SourceX>DestinationX)?(SourceX - DestinationX):(DestinationX - SourceX)) < Width ) {\r
- // There is overlap\r
- Status = VideoCopyHorizontalOverlap (BitsPerPixel, FrameBufferBase, HorizontalResolution, SourceX, SourceY, DestinationX, DestinationY, Width, Height );\r
- } else {\r
- // No overlap\r
- Status = VideoCopyNoHorizontalOverlap (BitsPerPixel, FrameBufferBase, HorizontalResolution, SourceX, SourceY, DestinationX, DestinationY, Width, Height );\r
- }\r
- } else {\r
- // Copying from different heights\r
- Status = VideoCopyNoHorizontalOverlap (BitsPerPixel, FrameBufferBase, HorizontalResolution, SourceX, SourceY, DestinationX, DestinationY, Width, Height );\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-LcdGraphicsBlt (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN EFI_GRAPHICS_OUTPUT_BLT_OPERATION BltOperation,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta OPTIONAL // Number of BYTES in a row of the BltBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- LCD_INSTANCE *Instance;\r
-\r
- Instance = LCD_INSTANCE_FROM_GOP_THIS(This);\r
-\r
- if (!mDisplayInitialized) {\r
- InitializeDisplay (Instance);\r
- }\r
-\r
- switch (BltOperation) {\r
- case EfiBltVideoFill:\r
- Status = BltVideoFill (This, BltBuffer, SourceX, SourceY, DestinationX, DestinationY, Width, Height, Delta);\r
- break;\r
-\r
- case EfiBltVideoToBltBuffer:\r
- Status = BltVideoToBltBuffer (This, BltBuffer, SourceX, SourceY, DestinationX, DestinationY, Width, Height, Delta);\r
- break;\r
-\r
- case EfiBltBufferToVideo:\r
- Status = BltBufferToVideo (This, BltBuffer, SourceX, SourceY, DestinationX, DestinationY, Width, Height, Delta);\r
- break;\r
-\r
- case EfiBltVideoToVideo:\r
- Status = BltVideoToVideo (This, BltBuffer, SourceX, SourceY, DestinationX, DestinationY, Width, Height, Delta);\r
- break;\r
-\r
- case EfiGraphicsOutputBltOperationMax:\r
- default:\r
- DEBUG((DEBUG_ERROR, "LcdGraphicsBlt: Invalid Operation\n"));\r
- Status = EFI_INVALID_PARAMETER;\r
- break;\r
-}\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2011-2014, ARM Ltd. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "LcdGraphicsOutputDxe.h"\r
-\r
-BOOLEAN mDisplayInitialized = FALSE;\r
-\r
-LCD_MODE LcdModes[] = {\r
- {\r
- 0, 640, 480,\r
- 9, 4,\r
- 96, 16, 48,\r
- 2, 10, 33\r
- },\r
- {\r
- 1, 800, 600,\r
- 11, 2,\r
- 120, 56, 64,\r
- 5, 37, 22\r
- },\r
- {\r
- 2, 1024, 768,\r
- 6, 2,\r
- 96, 16, 48,\r
- 2, 10, 33\r
- },\r
-};\r
-\r
-LCD_INSTANCE mLcdTemplate = {\r
- LCD_INSTANCE_SIGNATURE,\r
- NULL, // Handle\r
- { // ModeInfo\r
- 0, // Version\r
- 0, // HorizontalResolution\r
- 0, // VerticalResolution\r
- PixelBltOnly, // PixelFormat\r
- {\r
- 0xF800, //RedMask;\r
- 0x7E0, //GreenMask;\r
- 0x1F, //BlueMask;\r
- 0x0//ReservedMask\r
- }, // PixelInformation\r
- 0, // PixelsPerScanLine\r
- },\r
- { // Mode\r
- 3, // MaxMode;\r
- 0, // Mode;\r
- NULL, // Info;\r
- 0, // SizeOfInfo;\r
- 0, // FrameBufferBase;\r
- 0 // FrameBufferSize;\r
- },\r
- { // Gop\r
- LcdGraphicsQueryMode, // QueryMode\r
- LcdGraphicsSetMode, // SetMode\r
- LcdGraphicsBlt, // Blt\r
- NULL // *Mode\r
- },\r
- { // DevicePath\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH, HW_VENDOR_DP,\r
- { (UINT8) (sizeof(VENDOR_DEVICE_PATH)), (UINT8) ((sizeof(VENDOR_DEVICE_PATH)) >> 8) },\r
- },\r
- // Hardware Device Path for Lcd\r
- EFI_CALLER_ID_GUID // Use the driver's GUID\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- { sizeof(EFI_DEVICE_PATH_PROTOCOL), 0}\r
- }\r
- }\r
-};\r
-\r
-EFI_STATUS\r
-LcdInstanceContructor (\r
- OUT LCD_INSTANCE** NewInstance\r
- )\r
-{\r
- LCD_INSTANCE* Instance;\r
-\r
- Instance = AllocateCopyPool (sizeof(LCD_INSTANCE), &mLcdTemplate);\r
- if (Instance == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- Instance->Gop.Mode = &Instance->Mode;\r
- Instance->Mode.Info = &Instance->ModeInfo;\r
-\r
- *NewInstance = Instance;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-LcdPlatformGetVram (\r
- OUT EFI_PHYSICAL_ADDRESS* VramBaseAddress,\r
- OUT UINTN* VramSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_CPU_ARCH_PROTOCOL *Cpu;\r
- UINTN MaxSize;\r
-\r
- MaxSize = 0x500000;\r
- *VramSize = MaxSize;\r
-\r
- // Allocate VRAM from DRAM\r
- Status = gBS->AllocatePages (AllocateAnyPages, EfiBootServicesData, EFI_SIZE_TO_PAGES((MaxSize)), VramBaseAddress);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- // Ensure the Cpu architectural protocol is already installed\r
- Status = gBS->LocateProtocol (&gEfiCpuArchProtocolGuid, NULL, (VOID **)&Cpu);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- // Mark the VRAM as un-cacheable. The VRAM is inside the DRAM, which is cacheable.\r
- Status = Cpu->SetMemoryAttributes (Cpu, *VramBaseAddress, *VramSize, EFI_MEMORY_UC);\r
- if (EFI_ERROR(Status)) {\r
- gBS->FreePool (VramBaseAddress);\r
- return Status;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-DssSetMode (\r
- UINT32 VramBaseAddress,\r
- UINTN ModeNumber\r
- )\r
-{\r
- // Make sure the interface clock is running\r
- MmioWrite32 (CM_ICLKEN_DSS, EN_DSS);\r
-\r
- // Stop the functional clocks\r
- MmioAnd32 (CM_FCLKEN_DSS, ~(EN_DSS1 | EN_DSS2 | EN_TV));\r
-\r
- // Program the DSS clock divisor\r
- MmioWrite32 (CM_CLKSEL_DSS, 0x1000 | (LcdModes[ModeNumber].DssDivisor));\r
-\r
- // Start the functional clocks\r
- MmioOr32 (CM_FCLKEN_DSS, (EN_DSS1 | EN_DSS2 | EN_TV));\r
-\r
- // Wait for DSS to stabilize\r
- gBS->Stall(1);\r
-\r
- // Reset the subsystem\r
- MmioWrite32(DSS_SYSCONFIG, DSS_SOFTRESET);\r
- while (!(MmioRead32 (DSS_SYSSTATUS) & DSS_RESETDONE));\r
-\r
- // Configure LCD parameters\r
- MmioWrite32 (DISPC_SIZE_LCD,\r
- ((LcdModes[ModeNumber].HorizontalResolution - 1)\r
- | ((LcdModes[ModeNumber].VerticalResolution - 1) << 16))\r
- );\r
- MmioWrite32 (DISPC_TIMING_H,\r
- ( (LcdModes[ModeNumber].HSync - 1)\r
- | ((LcdModes[ModeNumber].HFrontPorch - 1) << 8)\r
- | ((LcdModes[ModeNumber].HBackPorch - 1) << 20))\r
- );\r
- MmioWrite32 (DISPC_TIMING_V,\r
- ( (LcdModes[ModeNumber].VSync - 1)\r
- | ((LcdModes[ModeNumber].VFrontPorch - 1) << 8)\r
- | ((LcdModes[ModeNumber].VBackPorch - 1) << 20))\r
- );\r
-\r
- // Set the framebuffer to only load frames (no gamma tables)\r
- MmioAnd32 (DISPC_CONFIG, CLEARLOADMODE);\r
- MmioOr32 (DISPC_CONFIG, LOAD_FRAME_ONLY);\r
-\r
- // Divisor for the pixel clock\r
- MmioWrite32(DISPC_DIVISOR, ((1 << 16) | LcdModes[ModeNumber].DispcDivisor) );\r
-\r
- // Set up the graphics layer\r
- MmioWrite32 (DISPC_GFX_PRELD, 0x2D8);\r
- MmioWrite32 (DISPC_GFX_BA0, VramBaseAddress);\r
- MmioWrite32 (DISPC_GFX_SIZE,\r
- ((LcdModes[ModeNumber].HorizontalResolution - 1)\r
- | ((LcdModes[ModeNumber].VerticalResolution - 1) << 16))\r
- );\r
-\r
- MmioWrite32(DISPC_GFX_ATTR, (GFXENABLE | RGB16 | BURSTSIZE16));\r
-\r
- // Start it all\r
- MmioOr32 (DISPC_CONTROL, (LCDENABLE | ACTIVEMATRIX | DATALINES24 | BYPASS_MODE | LCDENABLESIGNAL));\r
- MmioOr32 (DISPC_CONTROL, GOLCD);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-HwInitializeDisplay (\r
- UINTN VramBaseAddress,\r
- UINTN VramSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data;\r
- EFI_TPL OldTpl;\r
- EMBEDDED_EXTERNAL_DEVICE *gTPS65950;\r
-\r
- // Enable power lines used by TFP410\r
- Status = gBS->LocateProtocol (&gEmbeddedExternalDeviceProtocolGuid, NULL, (VOID **)&gTPS65950);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- OldTpl = gBS->RaiseTPL(TPL_NOTIFY);\r
- Data = VAUX_DEV_GRP_P1;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, VPLL2_DEV_GRP), 1, &Data);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- Data = VAUX_DEDICATED_18V;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, VPLL2_DEDICATED), 1, &Data);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Power up TFP410 (set GPIO2 on TPS - for BeagleBoard-xM)\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID2, GPIODATADIR1), 1, &Data);\r
- ASSERT_EFI_ERROR (Status);\r
- Data |= BIT2;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID2, GPIODATADIR1), 1, &Data);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Data = BIT2;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID2, SETGPIODATAOUT1), 1, &Data);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- gBS->RestoreTPL(OldTpl);\r
-\r
- // Power up TFP410 (set GPIO 170 - for older BeagleBoards)\r
- MmioAnd32 (GPIO6_BASE + GPIO_OE, ~BIT10);\r
- MmioOr32 (GPIO6_BASE + GPIO_SETDATAOUT, BIT10);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-InitializeDisplay (\r
- IN LCD_INSTANCE* Instance\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN VramSize;\r
- EFI_PHYSICAL_ADDRESS VramBaseAddress;\r
-\r
- Status = LcdPlatformGetVram (&VramBaseAddress, &VramSize);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Instance->Mode.FrameBufferBase = VramBaseAddress;\r
- Instance->Mode.FrameBufferSize = VramSize;\r
-\r
- Status = HwInitializeDisplay((UINTN)VramBaseAddress, VramSize);\r
- if (!EFI_ERROR (Status)) {\r
- mDisplayInitialized = TRUE;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-LcdGraphicsQueryMode (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN UINT32 ModeNumber,\r
- OUT UINTN *SizeOfInfo,\r
- OUT EFI_GRAPHICS_OUTPUT_MODE_INFORMATION **Info\r
- )\r
-{\r
- LCD_INSTANCE *Instance;\r
-\r
- Instance = LCD_INSTANCE_FROM_GOP_THIS(This);\r
-\r
- if (!mDisplayInitialized) {\r
- InitializeDisplay (Instance);\r
- }\r
-\r
- // Error checking\r
- if ( (This == NULL) || (Info == NULL) || (SizeOfInfo == NULL) || (ModeNumber >= This->Mode->MaxMode) ) {\r
- DEBUG((DEBUG_ERROR, "LcdGraphicsQueryMode: ERROR - For mode number %d : Invalid Parameter.\n", ModeNumber ));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- *Info = AllocateCopyPool(sizeof (EFI_GRAPHICS_OUTPUT_MODE_INFORMATION), &Instance->ModeInfo);\r
- if (*Info == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- *SizeOfInfo = sizeof (EFI_GRAPHICS_OUTPUT_MODE_INFORMATION);\r
-\r
- (*Info)->Version = 0;\r
- (*Info)->HorizontalResolution = LcdModes[ModeNumber].HorizontalResolution;\r
- (*Info)->VerticalResolution = LcdModes[ModeNumber].VerticalResolution;\r
- (*Info)->PixelFormat = PixelBltOnly;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-LcdGraphicsSetMode (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN UINT32 ModeNumber\r
- )\r
-{\r
- LCD_INSTANCE *Instance;\r
-\r
- Instance = LCD_INSTANCE_FROM_GOP_THIS(This);\r
-\r
- if (ModeNumber >= Instance->Mode.MaxMode) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- if (!mDisplayInitialized) {\r
- InitializeDisplay (Instance);\r
- }\r
-\r
- DssSetMode((UINT32)Instance->Mode.FrameBufferBase, ModeNumber);\r
-\r
- Instance->Mode.Mode = ModeNumber;\r
- Instance->ModeInfo.HorizontalResolution = LcdModes[ModeNumber].HorizontalResolution;\r
- Instance->ModeInfo.VerticalResolution = LcdModes[ModeNumber].VerticalResolution;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-LcdGraphicsOutputDxeInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- LCD_INSTANCE* Instance;\r
-\r
- Status = LcdInstanceContructor (&Instance);\r
- if (EFI_ERROR(Status)) {\r
- goto EXIT;\r
- }\r
-\r
- // Install the Graphics Output Protocol and the Device Path\r
- Status = gBS->InstallMultipleProtocolInterfaces(\r
- &Instance->Handle,\r
- &gEfiGraphicsOutputProtocolGuid, &Instance->Gop,\r
- &gEfiDevicePathProtocolGuid, &Instance->DevicePath,\r
- NULL\r
- );\r
-\r
- if (EFI_ERROR(Status)) {\r
- DEBUG((DEBUG_ERROR, "GraphicsOutputDxeInitialize: Can not install the protocol. Exit Status=%r\n", Status));\r
- goto EXIT;\r
- }\r
-\r
- // Register for an ExitBootServicesEvent\r
- // When ExitBootServices starts, this function here will make sure that the graphics driver will shut down properly,\r
- // i.e. it will free up all allocated memory and perform any necessary hardware re-configuration.\r
- /*Status = gBS->CreateEvent (\r
- EVT_SIGNAL_EXIT_BOOT_SERVICES,\r
- TPL_NOTIFY,\r
- LcdGraphicsExitBootServicesEvent, NULL,\r
- &Instance->ExitBootServicesEvent\r
- );\r
-\r
- if (EFI_ERROR(Status)) {\r
- DEBUG((DEBUG_ERROR, "GraphicsOutputDxeInitialize: Can not install the ExitBootServicesEvent handler. Exit Status=%r\n", Status));\r
- goto EXIT_ERROR_UNINSTALL_PROTOCOL;\r
- }*/\r
-\r
- // To get here, everything must be fine, so just exit\r
- goto EXIT;\r
-\r
-//EXIT_ERROR_UNINSTALL_PROTOCOL:\r
- /* The following function could return an error message,\r
- * however, to get here something must have gone wrong already,\r
- * so preserve the original error, i.e. don't change\r
- * the Status variable, even it fails to uninstall the protocol.\r
- */\r
- /* gBS->UninstallMultipleProtocolInterfaces (\r
- Instance->Handle,\r
- &gEfiGraphicsOutputProtocolGuid, &Instance->Gop, // Uninstall Graphics Output protocol\r
- &gEfiDevicePathProtocolGuid, &Instance->DevicePath, // Uninstall device path\r
- NULL\r
- );*/\r
-\r
-EXIT:\r
- return Status;\r
-\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2011, ARM Ltd. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __OMAP3_DSS_GRAPHICS__\r
-#define __OMAP3_DSS_GRAPHICS__\r
-\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/IoLib.h>\r
-\r
-#include <Protocol/DevicePathToText.h>\r
-#include <Protocol/EmbeddedExternalDevice.h>\r
-#include <Protocol/Cpu.h>\r
-\r
-#include <Guid/GlobalVariable.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-#include <TPS65950.h>\r
-\r
-typedef struct {\r
- VENDOR_DEVICE_PATH Guid;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} LCD_GRAPHICS_DEVICE_PATH;\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_HANDLE Handle;\r
- EFI_GRAPHICS_OUTPUT_MODE_INFORMATION ModeInfo;\r
- EFI_GRAPHICS_OUTPUT_PROTOCOL_MODE Mode;\r
- EFI_GRAPHICS_OUTPUT_PROTOCOL Gop;\r
- LCD_GRAPHICS_DEVICE_PATH DevicePath;\r
-// EFI_EVENT ExitBootServicesEvent;\r
-} LCD_INSTANCE;\r
-\r
-#define LCD_INSTANCE_SIGNATURE SIGNATURE_32('l', 'c', 'd', '0')\r
-#define LCD_INSTANCE_FROM_GOP_THIS(a) CR (a, LCD_INSTANCE, Gop, LCD_INSTANCE_SIGNATURE)\r
-\r
-typedef struct {\r
- UINTN Mode;\r
- UINTN HorizontalResolution;\r
- UINTN VerticalResolution;\r
-\r
- UINT32 DssDivisor;\r
- UINT32 DispcDivisor;\r
-\r
- UINT32 HSync;\r
- UINT32 HFrontPorch;\r
- UINT32 HBackPorch;\r
-\r
- UINT32 VSync;\r
- UINT32 VFrontPorch;\r
- UINT32 VBackPorch;\r
-} LCD_MODE;\r
-\r
-EFI_STATUS\r
-InitializeDisplay (\r
- IN LCD_INSTANCE* Instance\r
-);\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-LcdGraphicsQueryMode (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN UINT32 ModeNumber,\r
- OUT UINTN *SizeOfInfo,\r
- OUT EFI_GRAPHICS_OUTPUT_MODE_INFORMATION **Info\r
-);\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-LcdGraphicsSetMode (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN UINT32 ModeNumber\r
-);\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-LcdGraphicsBlt (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN EFI_GRAPHICS_OUTPUT_BLT_OPERATION BltOperation,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta OPTIONAL // Number of BYTES in a row of the BltBuffer\r
-);\r
-\r
-// HW registers\r
-#define CM_FCLKEN_DSS 0x48004E00\r
-#define CM_ICLKEN_DSS 0x48004E10\r
-\r
-#define DSS_CONTROL 0x48050040\r
-#define DSS_SYSCONFIG 0x48050010\r
-#define DSS_SYSSTATUS 0x48050014\r
-\r
-#define DISPC_CONTROL 0x48050440\r
-#define DISPC_CONFIG 0x48050444\r
-#define DISPC_SIZE_LCD 0x4805047C\r
-#define DISPC_TIMING_H 0x48050464\r
-#define DISPC_TIMING_V 0x48050468\r
-\r
-#define CM_CLKSEL_DSS 0x48004E40\r
-#define DISPC_DIVISOR 0x48050470\r
-#define DISPC_POL_FREQ 0x4805046C\r
-\r
-#define DISPC_GFX_TABLE_BA 0x480504B8\r
-#define DISPC_GFX_BA0 0x48050480\r
-#define DISPC_GFX_BA1 0x48050484\r
-#define DISPC_GFX_POS 0x48050488\r
-#define DISPC_GFX_SIZE 0x4805048C\r
-#define DISPC_GFX_ATTR 0x480504A0\r
-#define DISPC_GFX_PRELD 0x4805062C\r
-\r
-#define DISPC_DEFAULT_COLOR_0 0x4805044C\r
-\r
-//#define DISPC_IRQSTATUS\r
-\r
-// Bits\r
-#define EN_TV 0x4\r
-#define EN_DSS2 0x2\r
-#define EN_DSS1 0x1\r
-#define EN_DSS 0x1\r
-\r
-#define DSS_SOFTRESET 0x2\r
-#define DSS_RESETDONE 0x1\r
-\r
-#define BYPASS_MODE (BIT15 | BIT16)\r
-\r
-#define LCDENABLE BIT0\r
-#define ACTIVEMATRIX BIT3\r
-#define GOLCD BIT5\r
-#define DATALINES24 (BIT8 | BIT9)\r
-#define LCDENABLESIGNAL BIT28\r
-\r
-#define GFXENABLE BIT0\r
-#define RGB16 (0x6 << 1)\r
-#define BURSTSIZE16 (0x2 << 6)\r
-\r
-#define CLEARLOADMODE ~(BIT2 | BIT1)\r
-#define LOAD_FRAME_ONLY BIT2\r
-\r
-#endif\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2011, ARM Ltd. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = LcdGraphicsDxe\r
- FILE_GUID = E68088EF-D1A4-4336-C1DB-4D3A204730A6\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = LcdGraphicsOutputDxeInitialize\r
-\r
-[Sources.common]\r
- LcdGraphicsOutputDxe.c\r
- LcdGraphicsOutputBlt.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- ArmPkg/ArmPkg.dec\r
- ArmPlatformPkg/ArmPlatformPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
-\r
-[LibraryClasses]\r
- ArmLib\r
- UefiLib\r
- BaseLib\r
- DebugLib\r
- TimerLib\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- IoLib\r
- BaseMemoryLib\r
-\r
-[Protocols]\r
- gEfiDevicePathProtocolGuid\r
- gEfiGraphicsOutputProtocolGuid\r
- gEfiDevicePathToTextProtocolGuid\r
- gEmbeddedExternalDeviceProtocolGuid\r
-\r
-[Depex]\r
- gEfiCpuArchProtocolGuid AND gEfiTimerArchProtocolGuid\r
+++ /dev/null
-/** @file\r
- Debug Agent timer lib for OMAP 35xx.\r
-\r
- Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include <Base.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/OmapLib.h>\r
-#include <Library/ArmLib.h>\r
-#include <Library/PcdLib.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-\r
-\r
-volatile UINT32 gVector;\r
-\r
-// Cached registers\r
-volatile UINT32 gTISR;\r
-volatile UINT32 gTCLR;\r
-volatile UINT32 gTLDR;\r
-volatile UINT32 gTCRR;\r
-volatile UINT32 gTIER;\r
-\r
-VOID\r
-EnableInterruptSource (\r
- VOID\r
- )\r
-{\r
- UINTN Bank;\r
- UINTN Bit;\r
-\r
- // Map vector to FIQ, IRQ is default\r
- MmioWrite32 (INTCPS_ILR (gVector), 1);\r
-\r
- Bank = gVector / 32;\r
- Bit = 1UL << (gVector % 32);\r
-\r
- MmioWrite32 (INTCPS_MIR_CLEAR(Bank), Bit);\r
-}\r
-\r
-VOID\r
-DisableInterruptSource (\r
- VOID\r
- )\r
-{\r
- UINTN Bank;\r
- UINTN Bit;\r
-\r
- Bank = gVector / 32;\r
- Bit = 1UL << (gVector % 32);\r
-\r
- MmioWrite32 (INTCPS_MIR_SET(Bank), Bit);\r
-}\r
-\r
-\r
-\r
-/**\r
- Setup all the hardware needed for the debug agents timer.\r
-\r
- This function is used to set up debug enviroment. It may enable interrupts.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-DebugAgentTimerIntialize (\r
- VOID\r
- )\r
-{\r
- UINT32 TimerBaseAddress;\r
- UINT32 TimerNumber;\r
-\r
- TimerNumber = PcdGet32(PcdOmap35xxDebugAgentTimer);\r
- gVector = InterruptVectorForTimer (TimerNumber);\r
-\r
- // Set up the timer registers\r
- TimerBaseAddress = TimerBase (TimerNumber);\r
- gTISR = TimerBaseAddress + GPTIMER_TISR;\r
- gTCLR = TimerBaseAddress + GPTIMER_TCLR;\r
- gTLDR = TimerBaseAddress + GPTIMER_TLDR;\r
- gTCRR = TimerBaseAddress + GPTIMER_TCRR;\r
- gTIER = TimerBaseAddress + GPTIMER_TIER;\r
-\r
- if ((TimerNumber < 2) || (TimerNumber > 9)) {\r
- // This code assumes one the General Purpose timers is used\r
- // GPT2 - GPT9\r
- CpuDeadLoop ();\r
- }\r
- // Set source clock for GPT2 - GPT9 to SYS_CLK\r
- MmioOr32 (CM_CLKSEL_PER, 1 << (TimerNumber - 2));\r
-\r
-}\r
-\r
-\r
-/**\r
- Set the period for the debug agent timer. Zero means disable the timer.\r
-\r
- @param[in] TimerPeriodMilliseconds Frequency of the debug agent timer.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-DebugAgentTimerSetPeriod (\r
- IN UINT32 TimerPeriodMilliseconds\r
- )\r
-{\r
- UINT64 TimerCount;\r
- INT32 LoadValue;\r
-\r
- if (TimerPeriodMilliseconds == 0) {\r
- // Turn off GPTIMER3\r
- MmioWrite32 (gTCLR, TCLR_ST_OFF);\r
-\r
- DisableInterruptSource ();\r
- } else {\r
- // Calculate required timer count\r
- TimerCount = DivU64x32(TimerPeriodMilliseconds * 1000000, PcdGet32(PcdDebugAgentTimerFreqNanoSeconds));\r
-\r
- // Set GPTIMER5 Load register\r
- LoadValue = (INT32) -TimerCount;\r
- MmioWrite32 (gTLDR, LoadValue);\r
- MmioWrite32 (gTCRR, LoadValue);\r
-\r
- // Enable Overflow interrupt\r
- MmioWrite32 (gTIER, TIER_TCAR_IT_DISABLE | TIER_OVF_IT_ENABLE | TIER_MAT_IT_DISABLE);\r
-\r
- // Turn on GPTIMER3, it will reload at overflow\r
- MmioWrite32 (gTCLR, TCLR_AR_AUTORELOAD | TCLR_ST_ON);\r
-\r
- EnableInterruptSource ();\r
- }\r
-}\r
-\r
-\r
-/**\r
- Perform End Of Interrupt for the debug agent timer. This is called in the\r
- interrupt handler after the interrupt has been processed.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-DebugAgentTimerEndOfInterrupt (\r
- VOID\r
- )\r
-{\r
- // Clear all timer interrupts\r
- MmioWrite32 (gTISR, TISR_CLEAR_ALL);\r
-\r
- // Poll interrupt status bits to ensure clearing\r
- while ((MmioRead32 (gTISR) & TISR_ALL_INTERRUPT_MASK) != TISR_NO_INTERRUPTS_PENDING);\r
-\r
- MmioWrite32 (INTCPS_CONTROL, INTCPS_CONTROL_NEWFIQAGR);\r
- ArmDataSynchronizationBarrier ();\r
-\r
-}\r
-\r
+++ /dev/null
-#/** @file\r
-# Component description file for Base PCI Cf8 Library.\r
-#\r
-# PCI CF8 Library that uses I/O ports 0xCF8 and 0xCFC to perform PCI Configuration cycles.\r
-# Layers on top of an I/O Library instance.\r
-# Copyright (c) 2007, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = DebugAgentTimerLibNull\r
- FILE_GUID = E82F99DE-74ED-4e56-BBA1-B143FCA3F69A\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = DebugAgentTimerLib|SEC BASE DXE_CORE\r
-\r
-\r
-[Sources.common]\r
- DebugAgentTimerLib.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
- ArmPkg/ArmPkg.dec\r
-\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- IoLib\r
- OmapLib\r
- ArmLib\r
-\r
-[Pcd]\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxDebugAgentTimer\r
- gOmap35xxTokenSpaceGuid.PcdDebugAgentTimerFreqNanoSeconds\r
- gEmbeddedTokenSpaceGuid.PcdInterruptBaseAddress\r
+++ /dev/null
-/** @file\r
- Basic serial IO abstaction for GDB\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Uefi.h>\r
-#include <Library/GdbSerialLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/OmapLib.h>\r
-#include <Omap3530/Omap3530.h>\r
-\r
-RETURN_STATUS\r
-EFIAPI\r
-GdbSerialLibConstructor (\r
- VOID\r
- )\r
-{\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-RETURN_STATUS\r
-EFIAPI\r
-GdbSerialInit (\r
- IN UINT64 BaudRate,\r
- IN UINT8 Parity,\r
- IN UINT8 DataBits,\r
- IN UINT8 StopBits\r
- )\r
-{\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-BOOLEAN\r
-EFIAPI\r
-GdbIsCharAvailable (\r
- VOID\r
- )\r
-{\r
- UINT32 LSR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_LSR_REG;\r
-\r
- if ((MmioRead8(LSR) & UART_LSR_RX_FIFO_E_MASK) == UART_LSR_RX_FIFO_E_NOT_EMPTY) {\r
- return TRUE;\r
- } else {\r
- return FALSE;\r
- }\r
-}\r
-\r
-CHAR8\r
-EFIAPI\r
-GdbGetChar (\r
- VOID\r
- )\r
-{\r
- UINT32 LSR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_LSR_REG;\r
- UINT32 RBR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_RBR_REG;\r
- CHAR8 Char;\r
-\r
- while ((MmioRead8(LSR) & UART_LSR_RX_FIFO_E_MASK) == UART_LSR_RX_FIFO_E_EMPTY);\r
- Char = MmioRead8(RBR);\r
-\r
- return Char;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-GdbPutChar (\r
- IN CHAR8 Char\r
- )\r
-{\r
- UINT32 LSR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_LSR_REG;\r
- UINT32 THR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_THR_REG;\r
-\r
- while ((MmioRead8(LSR) & UART_LSR_TX_FIFO_E_MASK) == UART_LSR_TX_FIFO_E_NOT_EMPTY);\r
- MmioWrite8(THR, Char);\r
-}\r
-\r
-VOID\r
-GdbPutString (\r
- IN CHAR8 *String\r
- )\r
-{\r
- while (*String != '\0') {\r
- GdbPutChar (*String);\r
- String++;\r
- }\r
-}\r
-\r
-\r
-\r
-\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = GdbSerialLib\r
- FILE_GUID = E2423349-EF5D-439B-95F5-8B8D8E3B443F\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = GdbSerialLib\r
-\r
- CONSTRUCTOR = GdbSerialLibConstructor\r
-\r
-\r
-[Sources.common]\r
- GdbSerialLib.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- IoLib\r
- OmapLib\r
-\r
-[FixedPcd]\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxConsoleUart\r
-\r
+++ /dev/null
-#/** @file\r
-# Timer library implementation\r
-#\r
-# A non-functional instance of the Timer Library that can be used as a template\r
-# for the implementation of a functional timer library instance. This library instance can\r
-# also be used to test build DXE, Runtime, DXE SAL, and DXE SMM modules that require timer\r
-# services as well as EBC modules that require timer services\r
-# Copyright (c) 2007, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BeagleBoardTimerLib\r
- FILE_GUID = fe1d7183-9abb-42ce-9a3b-36d7c6a8959f\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = TimerLib\r
-\r
-[Sources.common]\r
- TimerLib.c\r
-\r
-[Packages]\r
- Omap35xxPkg/Omap35xxPkg.dec\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- OmapLib\r
- IoLib\r
-\r
-[Pcd]\r
- gEmbeddedTokenSpaceGuid.PcdEmbeddedPerformanceCounterFrequencyInHz\r
- gEmbeddedTokenSpaceGuid.PcdEmbeddedPerformanceCounterPeriodInNanoseconds\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxFreeTimer\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/OmapLib.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-\r
-RETURN_STATUS\r
-EFIAPI\r
-TimerConstructor (\r
- VOID\r
- )\r
-{\r
- UINTN Timer = PcdGet32(PcdOmap35xxFreeTimer);\r
- UINT32 TimerBaseAddress = TimerBase(Timer);\r
-\r
- if ((MmioRead32 (TimerBaseAddress + GPTIMER_TCLR) & TCLR_ST_ON) == 0) {\r
- // Set source clock for GPT3 & GPT4 to SYS_CLK\r
- MmioOr32 (CM_CLKSEL_PER, CM_CLKSEL_PER_CLKSEL_GPT3_SYS | CM_CLKSEL_PER_CLKSEL_GPT4_SYS);\r
-\r
- // Set count & reload registers\r
- MmioWrite32 (TimerBaseAddress + GPTIMER_TCRR, 0x00000000);\r
- MmioWrite32 (TimerBaseAddress + GPTIMER_TLDR, 0x00000000);\r
-\r
- // Disable interrupts\r
- MmioWrite32 (TimerBaseAddress + GPTIMER_TIER, TIER_TCAR_IT_DISABLE | TIER_OVF_IT_DISABLE | TIER_MAT_IT_DISABLE);\r
-\r
- // Start Timer\r
- MmioWrite32 (TimerBaseAddress + GPTIMER_TCLR, TCLR_AR_AUTORELOAD | TCLR_ST_ON);\r
-\r
- // Disable OMAP Watchdog timer (WDT2)\r
- MmioWrite32 (WDTIMER2_BASE + WSPR, 0xAAAA);\r
- DEBUG ((EFI_D_ERROR, "Magic delay to disable watchdog timers properly.\n"));\r
- MmioWrite32 (WDTIMER2_BASE + WSPR, 0x5555);\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-UINTN\r
-EFIAPI\r
-MicroSecondDelay (\r
- IN UINTN MicroSeconds\r
- )\r
-{\r
- UINT64 NanoSeconds;\r
-\r
- NanoSeconds = MultU64x32(MicroSeconds, 1000);\r
-\r
- while (NanoSeconds > (UINTN)-1) {\r
- NanoSecondDelay((UINTN)-1);\r
- NanoSeconds -= (UINTN)-1;\r
- }\r
-\r
- NanoSecondDelay(NanoSeconds);\r
-\r
- return MicroSeconds;\r
-}\r
-\r
-UINTN\r
-EFIAPI\r
-NanoSecondDelay (\r
- IN UINTN NanoSeconds\r
- )\r
-{\r
- UINT32 Delay;\r
- UINT32 StartTime;\r
- UINT32 CurrentTime;\r
- UINT32 ElapsedTime;\r
- UINT32 TimerCountRegister;\r
-\r
- Delay = (NanoSeconds / PcdGet32(PcdEmbeddedPerformanceCounterPeriodInNanoseconds)) + 1;\r
-\r
- TimerCountRegister = TimerBase(PcdGet32(PcdOmap35xxFreeTimer)) + GPTIMER_TCRR;\r
-\r
- StartTime = MmioRead32 (TimerCountRegister);\r
-\r
- do\r
- {\r
- CurrentTime = MmioRead32 (TimerCountRegister);\r
- ElapsedTime = CurrentTime - StartTime;\r
- } while (ElapsedTime < Delay);\r
-\r
- NanoSeconds = ElapsedTime * PcdGet32(PcdEmbeddedPerformanceCounterPeriodInNanoseconds);\r
-\r
- return NanoSeconds;\r
-}\r
-\r
-UINT64\r
-EFIAPI\r
-GetPerformanceCounter (\r
- VOID\r
- )\r
-{\r
- return (UINT64)MmioRead32 (TimerBase(PcdGet32(PcdOmap35xxFreeTimer)) + GPTIMER_TCRR);\r
-}\r
-\r
-UINT64\r
-EFIAPI\r
-GetPerformanceCounterProperties (\r
- OUT UINT64 *StartValue, OPTIONAL\r
- OUT UINT64 *EndValue OPTIONAL\r
- )\r
-{\r
- if (StartValue != NULL) {\r
- // Timer starts with the reload value\r
- *StartValue = (UINT64)MmioRead32 (TimerBase(PcdGet32(PcdOmap35xxFreeTimer)) + GPTIMER_TLDR);\r
- }\r
-\r
- if (EndValue != NULL) {\r
- // Timer counts up to 0xFFFFFFFF\r
- *EndValue = 0xFFFFFFFF;\r
- }\r
-\r
- return PcdGet64(PcdEmbeddedPerformanceCounterFrequencyInHz);\r
-}\r
-\r
-/**\r
- Converts elapsed ticks of performance counter to time in nanoseconds.\r
-\r
- This function converts the elapsed ticks of running performance counter to\r
- time value in unit of nanoseconds.\r
-\r
- @param Ticks The number of elapsed ticks of running performance counter.\r
-\r
- @return The elapsed time in nanoseconds.\r
-\r
-**/\r
-UINT64\r
-EFIAPI\r
-GetTimeInNanoSecond (\r
- IN UINT64 Ticks\r
- )\r
-{\r
- UINT32 Period;\r
-\r
- Period = PcdGet32 (PcdEmbeddedPerformanceCounterPeriodInNanoseconds);\r
-\r
- return (Ticks * Period);\r
-}\r
+++ /dev/null
-/** @file\r
- Abstractions for simple OMAP DMA channel.\r
-\r
-\r
- Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Base.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/OmapDmaLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Omap3530/Omap3530.h>\r
-\r
-\r
-/**\r
- Configure OMAP DMA Channel\r
-\r
- @param Channel DMA Channel to configure\r
- @param Dma4 Pointer to structure used to initialize DMA registers for the Channel\r
-\r
- @retval EFI_SUCCESS The range was mapped for the returned NumberOfBytes.\r
- @retval EFI_INVALID_PARAMETER Channel is not valid\r
- @retval EFI_DEVICE_ERROR The system hardware could not map the requested information.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EnableDmaChannel (\r
- IN UINTN Channel,\r
- IN OMAP_DMA4 *DMA4\r
- )\r
-{\r
- UINT32 RegVal;\r
-\r
-\r
- if (Channel > DMA4_MAX_CHANNEL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- /* 1) Configure the transfer parameters in the logical DMA registers */\r
- /*-------------------------------------------------------------------*/\r
-\r
- /* a) Set the data type CSDP[1:0], the Read/Write Port access type\r
- CSDP[8:7]/[15:14], the Source/dest endianism CSDP[21]/CSDP[19],\r
- write mode CSDP[17:16], source/dest packed or nonpacked CSDP[6]/CSDP[13] */\r
-\r
- // Read CSDP\r
- RegVal = MmioRead32 (DMA4_CSDP (Channel));\r
-\r
- // Build reg\r
- RegVal = ((RegVal & ~ 0x3) | DMA4->DataType );\r
- RegVal = ((RegVal & ~(0x3 << 7)) | (DMA4->ReadPortAccessType << 7));\r
- RegVal = ((RegVal & ~(0x3 << 14)) | (DMA4->WritePortAccessType << 14));\r
- RegVal = ((RegVal & ~(0x1 << 21)) | (DMA4->SourceEndiansim << 21));\r
- RegVal = ((RegVal & ~(0x1 << 19)) | (DMA4->DestinationEndianism << 19));\r
- RegVal = ((RegVal & ~(0x3 << 16)) | (DMA4->WriteMode << 16));\r
- RegVal = ((RegVal & ~(0x1 << 6)) | (DMA4->SourcePacked << 6));\r
- RegVal = ((RegVal & ~(0x1 << 13)) | (DMA4->DestinationPacked << 13));\r
- // Write CSDP\r
- MmioWrite32 (DMA4_CSDP (Channel), RegVal);\r
-\r
- /* b) Set the number of element per frame CEN[23:0]*/\r
- MmioWrite32 (DMA4_CEN (Channel), DMA4->NumberOfElementPerFrame);\r
-\r
- /* c) Set the number of frame per block CFN[15:0]*/\r
- MmioWrite32 (DMA4_CFN (Channel), DMA4->NumberOfFramePerTransferBlock);\r
-\r
- /* d) Set the Source/dest start address index CSSA[31:0]/CDSA[31:0]*/\r
- MmioWrite32 (DMA4_CSSA (Channel), DMA4->SourceStartAddress);\r
- MmioWrite32 (DMA4_CDSA (Channel), DMA4->DestinationStartAddress);\r
-\r
- /* e) Set the Read Port addressing mode CCR[13:12], the Write Port addressing mode CCR[15:14],\r
- read/write priority CCR[6]/CCR[26]\r
- I changed LCH CCR[20:19]=00 and CCR[4:0]=00000 to\r
- LCH CCR[20:19]= DMA4->WriteRequestNumber and CCR[4:0]=DMA4->ReadRequestNumber\r
- */\r
-\r
- // Read CCR\r
- RegVal = MmioRead32 (DMA4_CCR (Channel));\r
-\r
- // Build reg\r
- RegVal = ((RegVal & ~0x1f) | DMA4->ReadRequestNumber);\r
- RegVal = ((RegVal & ~(BIT20 | BIT19)) | DMA4->WriteRequestNumber << 19);\r
- RegVal = ((RegVal & ~(0x3 << 12)) | (DMA4->ReadPortAccessMode << 12));\r
- RegVal = ((RegVal & ~(0x3 << 14)) | (DMA4->WritePortAccessMode << 14));\r
- RegVal = ((RegVal & ~(0x1 << 6)) | (DMA4->ReadPriority << 6));\r
- RegVal = ((RegVal & ~(0x1 << 26)) | (DMA4->WritePriority << 26));\r
-\r
- // Write CCR\r
- MmioWrite32 (DMA4_CCR (Channel), RegVal);\r
-\r
- /* f)- Set the source element index CSEI[15:0]*/\r
- MmioWrite32 (DMA4_CSEI (Channel), DMA4->SourceElementIndex);\r
-\r
- /* - Set the source frame index CSFI[15:0]*/\r
- MmioWrite32 (DMA4_CSFI (Channel), DMA4->SourceFrameIndex);\r
-\r
-\r
- /* - Set the destination element index CDEI[15:0]*/\r
- MmioWrite32 (DMA4_CDEI (Channel), DMA4->DestinationElementIndex);\r
-\r
- /* - Set the destination frame index CDFI[31:0]*/\r
- MmioWrite32 (DMA4_CDFI (Channel), DMA4->DestinationFrameIndex);\r
-\r
- MmioWrite32 (DMA4_CDFI (Channel), DMA4->DestinationFrameIndex);\r
-\r
- // Enable all the status bits since we are polling\r
- MmioWrite32 (DMA4_CICR (Channel), DMA4_CICR_ENABLE_ALL);\r
- MmioWrite32 (DMA4_CSR (Channel), DMA4_CSR_RESET);\r
-\r
- /* 2) Start the DMA transfer by Setting the enable bit CCR[7]=1 */\r
- /*--------------------------------------------------------------*/\r
- //write enable bit\r
- MmioOr32 (DMA4_CCR(Channel), DMA4_CCR_ENABLE); //Launch transfer\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Turn of DMA channel configured by EnableDma().\r
-\r
- @param Channel DMA Channel to configure\r
- @param SuccesMask Bits in DMA4_CSR register indicate EFI_SUCCESS\r
- @param ErrorMask Bits in DMA4_CSR register indicate EFI_DEVICE_ERROR\r
-\r
- @retval EFI_SUCCESS DMA hardware disabled\r
- @retval EFI_INVALID_PARAMETER Channel is not valid\r
- @retval EFI_DEVICE_ERROR The system hardware could not map the requested information.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DisableDmaChannel (\r
- IN UINTN Channel,\r
- IN UINT32 SuccessMask,\r
- IN UINT32 ErrorMask\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINT32 Reg;\r
-\r
-\r
- if (Channel > DMA4_MAX_CHANNEL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- do {\r
- Reg = MmioRead32 (DMA4_CSR(Channel));\r
- if ((Reg & ErrorMask) != 0) {\r
- Status = EFI_DEVICE_ERROR;\r
- DEBUG ((EFI_D_ERROR, "DMA Error (%d) %x\n", Channel, Reg));\r
- break;\r
- }\r
- } while ((Reg & SuccessMask) != SuccessMask);\r
-\r
-\r
- // Disable all status bits and clear them\r
- MmioWrite32 (DMA4_CICR (Channel), 0);\r
- MmioWrite32 (DMA4_CSR (Channel), DMA4_CSR_RESET);\r
-\r
- MmioAnd32 (DMA4_CCR(0), ~(DMA4_CCR_ENABLE | DMA4_CCR_RD_ACTIVE | DMA4_CCR_WR_ACTIVE));\r
- return Status;\r
-}\r
-\r
-\r
-\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = OmapDmaLib\r
- FILE_GUID = 09B17D99-BB07-49a8-B0D2-06D6AFCBE3AB\r
- MODULE_TYPE = UEFI_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = OmapDmaLib\r
-\r
-\r
-[Sources.common]\r
- OmapDmaLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- ArmPkg/ArmPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- UefiBootServicesTableLib\r
- MemoryAllocationLib\r
- IoLib\r
- BaseMemoryLib\r
- ArmLib\r
-\r
-\r
-[Protocols]\r
- gEfiCpuArchProtocolGuid\r
-\r
-[Guids]\r
-\r
-[Pcd]\r
-\r
-[Depex]\r
- gEfiCpuArchProtocolGuid\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Base.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/OmapLib.h>\r
-#include <Omap3530/Omap3530.h>\r
-\r
-UINT32\r
-GpioBase (\r
- IN UINTN Port\r
- )\r
-{\r
- switch (Port) {\r
- case 1: return GPIO1_BASE;\r
- case 2: return GPIO2_BASE;\r
- case 3: return GPIO3_BASE;\r
- case 4: return GPIO4_BASE;\r
- case 5: return GPIO5_BASE;\r
- case 6: return GPIO6_BASE;\r
- default: ASSERT(FALSE); return 0;\r
- }\r
-}\r
-\r
-UINT32\r
-TimerBase (\r
- IN UINTN Timer\r
- )\r
-{\r
- switch (Timer) {\r
- case 1: return GPTIMER1_BASE;\r
- case 2: return GPTIMER2_BASE;\r
- case 3: return GPTIMER3_BASE;\r
- case 4: return GPTIMER4_BASE;\r
- case 5: return GPTIMER5_BASE;\r
- case 6: return GPTIMER6_BASE;\r
- case 7: return GPTIMER7_BASE;\r
- case 8: return GPTIMER8_BASE;\r
- case 9: return GPTIMER9_BASE;\r
- case 10: return GPTIMER10_BASE;\r
- case 11: return GPTIMER11_BASE;\r
- case 12: return GPTIMER12_BASE;\r
- default: return 0;\r
- }\r
-}\r
-\r
-UINTN\r
-InterruptVectorForTimer (\r
- IN UINTN Timer\r
- )\r
-{\r
- if ((Timer < 1) || (Timer > 12)) {\r
- ASSERT(FALSE);\r
- return 0xFFFFFFFF;\r
- }\r
-\r
- return 36 + Timer;\r
-}\r
-\r
-UINT32\r
-UartBase (\r
- IN UINTN Uart\r
- )\r
-{\r
- switch (Uart) {\r
- case 1: return UART1_BASE;\r
- case 2: return UART2_BASE;\r
- case 3: return UART3_BASE;\r
- default: ASSERT(FALSE); return 0;\r
- }\r
-}\r
-\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = OmapLib\r
- FILE_GUID = d035f5c2-1b92-4746-9f6c-5ff6202970df\r
- MODULE_TYPE = UEFI_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = OmapLib\r
-\r
-[Sources.common]\r
- OmapLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
-\r
-[Protocols]\r
-\r
-[Guids]\r
-\r
-[Pcd]\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2011, ARM Limited. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/IoLib.h>\r
-\r
-#include <Protocol/RealTimeClock.h>\r
-#include <Protocol/EmbeddedExternalDevice.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-#include <TPS65950.h>\r
-\r
-\r
-EMBEDDED_EXTERNAL_DEVICE *gTPS65950;\r
-INT16 TimeZone = EFI_UNSPECIFIED_TIMEZONE;\r
-\r
-/**\r
- Returns the current time and date information, and the time-keeping capabilities\r
- of the hardware platform.\r
-\r
- @param Time A pointer to storage to receive a snapshot of the current time.\r
- @param Capabilities An optional pointer to a buffer to receive the real time clock\r
- device's capabilities.\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_INVALID_PARAMETER Time is NULL.\r
- @retval EFI_DEVICE_ERROR The time could not be retrieved due to hardware error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibGetTime (\r
- OUT EFI_TIME *Time,\r
- OUT EFI_TIME_CAPABILITIES *Capabilities\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data;\r
- EFI_TPL OldTpl;\r
-\r
- if (Time == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- OldTpl = gBS->RaiseTPL(TPL_NOTIFY);\r
-\r
- /* Get time and date */\r
- ZeroMem(Time, sizeof(EFI_TIME));\r
-\r
- // Latch values\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, RTC_CTRL_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
- Data |= BIT6;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, RTC_CTRL_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
-\r
- // Read registers\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, YEARS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
- Time->Year = 2000 + ((Data >> 4) & 0xF) * 10 + (Data & 0xF);\r
-\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, MONTHS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
- Time->Month = ((Data >> 4) & 0x1) * 10 + (Data & 0xF);\r
-\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, DAYS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
- Time->Day = ((Data >> 4) & 0x3) * 10 + (Data & 0xF);\r
-\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, HOURS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
- Time->Hour = ((Data >> 4) & 0x3) * 10 + (Data & 0xF);\r
-\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, MINUTES_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
- Time->Minute = ((Data >> 4) & 0x7) * 10 + (Data & 0xF);\r
-\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, SECONDS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
- Time->Second = ((Data >> 4) & 0x7) * 10 + (Data & 0xF);\r
-\r
- Time->TimeZone = TimeZone;\r
- // TODO: check what to use here\r
- Time->Daylight = EFI_TIME_ADJUST_DAYLIGHT;\r
-\r
- // Set capabilities\r
-\r
- // TODO: Set real capabilities\r
- if (Capabilities != NULL) {\r
- Capabilities->Resolution = 1;\r
- Capabilities->Accuracy = 50000000;\r
- Capabilities->SetsToZero = FALSE;\r
- }\r
-\r
-EXIT:\r
- gBS->RestoreTPL(OldTpl);\r
-\r
- return (Status == EFI_SUCCESS) ? Status : EFI_DEVICE_ERROR;\r
-}\r
-\r
-/**\r
- Sets the current local time and date information.\r
-\r
- @param Time A pointer to the current time.\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_INVALID_PARAMETER A time field is out of range.\r
- @retval EFI_DEVICE_ERROR The time could not be set due due to hardware error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibSetTime (\r
- IN EFI_TIME *Time\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data;\r
- UINT8 MonthDayCount[12] = { 31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31 };\r
- EFI_TPL OldTpl;\r
-\r
- // Input validation according both to UEFI spec and hardware constraints\r
- // UEFI spec says valid year range is 1900-9999 but TPS only supports 2000-2099\r
- if ( (Time == NULL)\r
- || (Time->Year < 2000 || Time->Year > 2099)\r
- || (Time->Month < 1 || Time->Month > 12)\r
- || (Time->Day < 1 || Time->Day > MonthDayCount[Time->Month])\r
- || (Time->Hour > 23)\r
- || (Time->Minute > 59)\r
- || (Time->Second > 59)\r
- || (Time->Nanosecond > 999999999)\r
- || ((Time->TimeZone < -1440 || Time->TimeZone > 1440) && Time->TimeZone != 2047)\r
- ) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- OldTpl = gBS->RaiseTPL(TPL_NOTIFY);\r
-\r
- Data = Time->Year - 2000;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, YEARS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
-\r
- Data = ((Time->Month / 10) << 4) | (Time->Month % 10);\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, MONTHS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
-\r
- Data = ((Time->Day / 10) << 4) | (Time->Day % 10);\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, DAYS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
-\r
- Data = ((Time->Hour / 10) << 4) | (Time->Hour % 10);\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, HOURS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
-\r
- Data = ((Time->Minute / 10) << 4) | (Time->Minute % 10);\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, MINUTES_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
-\r
- Data = ((Time->Second / 10) << 4) | (Time->Second % 10);\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, SECONDS_REG), 1, &Data);\r
- if (Status != EFI_SUCCESS) goto EXIT;\r
-\r
- TimeZone = Time->TimeZone;\r
-\r
-EXIT:\r
- gBS->RestoreTPL(OldTpl);\r
-\r
- return (Status == EFI_SUCCESS) ? Status : EFI_DEVICE_ERROR;\r
-}\r
-\r
-/**\r
- Returns the current wakeup alarm clock setting.\r
-\r
- @param Enabled Indicates if the alarm is currently enabled or disabled.\r
- @param Pending Indicates if the alarm signal is pending and requires acknowledgement.\r
- @param Time The current alarm setting.\r
-\r
- @retval EFI_SUCCESS The alarm settings were returned.\r
- @retval EFI_INVALID_PARAMETER Any parameter is NULL.\r
- @retval EFI_DEVICE_ERROR The wakeup time could not be retrieved due to a hardware error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibGetWakeupTime (\r
- OUT BOOLEAN *Enabled,\r
- OUT BOOLEAN *Pending,\r
- OUT EFI_TIME *Time\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- Sets the system wakeup alarm clock time.\r
-\r
- @param Enabled Enable or disable the wakeup alarm.\r
- @param Time If Enable is TRUE, the time to set the wakeup alarm for.\r
-\r
- @retval EFI_SUCCESS If Enable is TRUE, then the wakeup alarm was enabled. If\r
- Enable is FALSE, then the wakeup alarm was disabled.\r
- @retval EFI_INVALID_PARAMETER A time field is out of range.\r
- @retval EFI_DEVICE_ERROR The wakeup time could not be set due to a hardware error.\r
- @retval EFI_UNSUPPORTED A wakeup timer is not supported on this platform.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibSetWakeupTime (\r
- IN BOOLEAN Enabled,\r
- OUT EFI_TIME *Time\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- This is the declaration of an EFI image entry point. This can be the entry point to an application\r
- written to this specification, an EFI boot service driver, or an EFI runtime driver.\r
-\r
- @param ImageHandle Handle that identifies the loaded image.\r
- @param SystemTable System Table for this image.\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibRtcInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE Handle;\r
- UINT8 Data;\r
- EFI_TPL OldTpl;\r
-\r
- Status = gBS->LocateProtocol (&gEmbeddedExternalDeviceProtocolGuid, NULL, (VOID **)&gTPS65950);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- OldTpl = gBS->RaiseTPL(TPL_NOTIFY);\r
- Data = 1;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, RTC_CTRL_REG), 1, &Data);\r
- ASSERT_EFI_ERROR(Status);\r
- gBS->RestoreTPL(OldTpl);\r
-\r
- // Setup the setters and getters\r
- gRT->GetTime = LibGetTime;\r
- gRT->SetTime = LibSetTime;\r
- gRT->GetWakeupTime = LibGetWakeupTime;\r
- gRT->SetWakeupTime = LibSetWakeupTime;\r
-\r
- // Install the protocol\r
- Handle = NULL;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Handle,\r
- &gEfiRealTimeClockArchProtocolGuid, NULL,\r
- NULL\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Fixup internal data so that EFI can be call in virtual mode.\r
- Call the passed in Child Notify event and convert any pointers in\r
- lib to virtual mode.\r
-\r
- @param[in] Event The Event that is being processed\r
- @param[in] Context Event Context\r
-**/\r
-VOID\r
-EFIAPI\r
-LibRtcVirtualNotifyEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- return;\r
-}\r
+++ /dev/null
-# Copyright (c) 2011, ARM Limited. All rights reserved.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = RealTimeClockLib\r
- FILE_GUID = EC1713DB-7DB5-4c99-8FE2-6F52F95A1132\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = RealTimeClockLib\r
-\r
-[Sources.common]\r
- RealTimeClockLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- UefiLib\r
- DebugLib\r
- PcdLib\r
-\r
-[Protocols]\r
- gEmbeddedExternalDeviceProtocolGuid\r
-\r
-[depex]\r
- gEmbeddedExternalDeviceProtocolGuid\r
+++ /dev/null
-/** @file\r
- Serial I/O Port library functions with no library constructor/destructor\r
-\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
- Copyright (c) 2015, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Base.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/SerialPortLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/OmapLib.h>\r
-#include <Omap3530/Omap3530.h>\r
-\r
-/*\r
-\r
- Programmed hardware of Serial port.\r
-\r
- @return Always return EFI_UNSUPPORTED.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-SerialPortInitialize (\r
- VOID\r
- )\r
-{\r
- // assume assembly code at reset vector has setup UART\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-/**\r
- Write data to serial device.\r
-\r
- @param Buffer Point of data buffer which need to be writed.\r
- @param NumberOfBytes Number of output bytes which are cached in Buffer.\r
-\r
- @retval 0 Write data failed.\r
- @retval !0 Actual number of bytes writed to serial device.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-SerialPortWrite (\r
- IN UINT8 *Buffer,\r
- IN UINTN NumberOfBytes\r
-)\r
-{\r
- UINT32 LSR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_LSR_REG;\r
- UINT32 THR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_THR_REG;\r
- UINTN Count;\r
-\r
- for (Count = 0; Count < NumberOfBytes; Count++, Buffer++) {\r
- while ((MmioRead8(LSR) & UART_LSR_TX_FIFO_E_MASK) == UART_LSR_TX_FIFO_E_NOT_EMPTY);\r
- MmioWrite8(THR, *Buffer);\r
- }\r
-\r
- return NumberOfBytes;\r
-}\r
-\r
-\r
-/**\r
- Read data from serial device and save the datas in buffer.\r
-\r
- @param Buffer Point of data buffer which need to be writed.\r
- @param NumberOfBytes Number of output bytes which are cached in Buffer.\r
-\r
- @retval 0 Read data failed.\r
- @retval !0 Aactual number of bytes read from serial device.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-SerialPortRead (\r
- OUT UINT8 *Buffer,\r
- IN UINTN NumberOfBytes\r
-)\r
-{\r
- UINT32 LSR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_LSR_REG;\r
- UINT32 RBR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_RBR_REG;\r
- UINTN Count;\r
-\r
- for (Count = 0; Count < NumberOfBytes; Count++, Buffer++) {\r
- while ((MmioRead8(LSR) & UART_LSR_RX_FIFO_E_MASK) == UART_LSR_RX_FIFO_E_EMPTY);\r
- *Buffer = MmioRead8(RBR);\r
- }\r
-\r
- return NumberOfBytes;\r
-}\r
-\r
-\r
-/**\r
- Check to see if any data is avaiable to be read from the debug device.\r
-\r
- @retval EFI_SUCCESS At least one byte of data is avaiable to be read\r
- @retval EFI_NOT_READY No data is avaiable to be read\r
- @retval EFI_DEVICE_ERROR The serial device is not functioning properly\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-SerialPortPoll (\r
- VOID\r
- )\r
-{\r
- UINT32 LSR = UartBase(PcdGet32(PcdOmap35xxConsoleUart)) + UART_LSR_REG;\r
-\r
- if ((MmioRead8(LSR) & UART_LSR_RX_FIFO_E_MASK) == UART_LSR_RX_FIFO_E_NOT_EMPTY) {\r
- return TRUE;\r
- } else {\r
- return FALSE;\r
- }\r
-}\r
-\r
-/**\r
- Sets the control bits on a serial device.\r
-\r
- @param[in] Control Sets the bits of Control that are settable.\r
-\r
- @retval RETURN_SUCCESS The new control bits were set on the serial device.\r
- @retval RETURN_UNSUPPORTED The serial device does not support this operation.\r
- @retval RETURN_DEVICE_ERROR The serial device is not functioning correctly.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-SerialPortSetControl (\r
- IN UINT32 Control\r
- )\r
-{\r
- return RETURN_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- Retrieve the status of the control bits on a serial device.\r
-\r
- @param[out] Control A pointer to return the current control signals from the serial device.\r
-\r
- @retval RETURN_SUCCESS The control bits were read from the serial device.\r
- @retval RETURN_UNSUPPORTED The serial device does not support this operation.\r
- @retval RETURN_DEVICE_ERROR The serial device is not functioning correctly.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-SerialPortGetControl (\r
- OUT UINT32 *Control\r
- )\r
-{\r
- *Control = 0;\r
- if (!SerialPortPoll ()) {\r
- *Control = EFI_SERIAL_INPUT_BUFFER_EMPTY;\r
- }\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-/**\r
- Sets the baud rate, receive FIFO depth, transmit/receice time out, parity,\r
- data bits, and stop bits on a serial device.\r
-\r
- @param BaudRate The requested baud rate. A BaudRate value of 0 will use the\r
- device's default interface speed.\r
- On output, the value actually set.\r
- @param ReveiveFifoDepth The requested depth of the FIFO on the receive side of the\r
- serial interface. A ReceiveFifoDepth value of 0 will use\r
- the device's default FIFO depth.\r
- On output, the value actually set.\r
- @param Timeout The requested time out for a single character in microseconds.\r
- This timeout applies to both the transmit and receive side of the\r
- interface. A Timeout value of 0 will use the device's default time\r
- out value.\r
- On output, the value actually set.\r
- @param Parity The type of parity to use on this serial device. A Parity value of\r
- DefaultParity will use the device's default parity value.\r
- On output, the value actually set.\r
- @param DataBits The number of data bits to use on the serial device. A DataBits\r
- vaule of 0 will use the device's default data bit setting.\r
- On output, the value actually set.\r
- @param StopBits The number of stop bits to use on this serial device. A StopBits\r
- value of DefaultStopBits will use the device's default number of\r
- stop bits.\r
- On output, the value actually set.\r
-\r
- @retval RETURN_SUCCESS The new attributes were set on the serial device.\r
- @retval RETURN_UNSUPPORTED The serial device does not support this operation.\r
- @retval RETURN_INVALID_PARAMETER One or more of the attributes has an unsupported value.\r
- @retval RETURN_DEVICE_ERROR The serial device is not functioning correctly.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-SerialPortSetAttributes (\r
- IN OUT UINT64 *BaudRate,\r
- IN OUT UINT32 *ReceiveFifoDepth,\r
- IN OUT UINT32 *Timeout,\r
- IN OUT EFI_PARITY_TYPE *Parity,\r
- IN OUT UINT8 *DataBits,\r
- IN OUT EFI_STOP_BITS_TYPE *StopBits\r
- )\r
-{\r
- return RETURN_UNSUPPORTED;\r
-}\r
-\r
+++ /dev/null
-#/** @file\r
-# EDK Serial port lib\r
-#\r
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-# Copyright (c) 2009, Apple Inc. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BeagleBoardSerialPortLib\r
- FILE_GUID = 97546cbd-c0ff-4c48-ab0b-e4f58862acd3\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = SerialPortLib\r
-\r
-\r
-#\r
-# VALID_ARCHITECTURES = ARM IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- SerialPortLib.c\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- IoLib\r
- OmapLib\r
-\r
-[Packages]\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- MdePkg/MdePkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[FixedPcd]\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxConsoleUart\r
-\r
+++ /dev/null
-/** @file\r
- MMC/SD Card driver for OMAP 35xx (SDIO not supported)\r
-\r
- This driver always produces a BlockIo protocol but it starts off with no Media\r
- present. A TimerCallBack detects when media is inserted or removed and after\r
- a media change event a call to BlockIo ReadBlocks/WriteBlocks will cause the\r
- media to be detected (or removed) and the BlockIo Media structure will get\r
- updated. No MMC/SD Card harward registers are updated until the first BlockIo\r
- ReadBlocks/WriteBlocks after media has been insterted (booting with a card\r
- plugged in counts as an insertion event).\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "MMCHS.h"\r
-\r
-EFI_BLOCK_IO_MEDIA gMMCHSMedia = {\r
- SIGNATURE_32('s','d','i','o'), // MediaId\r
- TRUE, // RemovableMedia\r
- FALSE, // MediaPresent\r
- FALSE, // LogicalPartition\r
- FALSE, // ReadOnly\r
- FALSE, // WriteCaching\r
- 512, // BlockSize\r
- 4, // IoAlign\r
- 0, // Pad\r
- 0 // LastBlock\r
-};\r
-\r
-typedef struct {\r
- VENDOR_DEVICE_PATH Mmc;\r
- EFI_DEVICE_PATH End;\r
-} MMCHS_DEVICE_PATH;\r
-\r
-MMCHS_DEVICE_PATH gMmcHsDevicePath = {\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH,\r
- HW_VENDOR_DP,\r
- {\r
- (UINT8)(sizeof(VENDOR_DEVICE_PATH)),\r
- (UINT8)((sizeof(VENDOR_DEVICE_PATH)) >> 8),\r
- },\r
- },\r
- { 0xb615f1f5, 0x5088, 0x43cd, { 0x80, 0x9c, 0xa1, 0x6e, 0x52, 0x48, 0x7d, 0x00 } },\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- { sizeof (EFI_DEVICE_PATH_PROTOCOL), 0 }\r
- }\r
-};\r
-\r
-CARD_INFO gCardInfo;\r
-EMBEDDED_EXTERNAL_DEVICE *gTPS65950;\r
-EFI_EVENT gTimerEvent;\r
-BOOLEAN gMediaChange = FALSE;\r
-\r
-//\r
-// Internal Functions\r
-//\r
-\r
-\r
-VOID\r
-ParseCardCIDData (\r
- UINT32 Response0,\r
- UINT32 Response1,\r
- UINT32 Response2,\r
- UINT32 Response3\r
- )\r
-{\r
- gCardInfo.CIDData.MDT = ((Response0 >> 8) & 0xFFF);\r
- gCardInfo.CIDData.PSN = (((Response0 >> 24) & 0xFF) | ((Response1 & 0xFFFFFF) << 8));\r
- gCardInfo.CIDData.PRV = ((Response1 >> 24) & 0xFF);\r
- gCardInfo.CIDData.PNM[4] = ((Response2) & 0xFF);\r
- gCardInfo.CIDData.PNM[3] = ((Response2 >> 8) & 0xFF);\r
- gCardInfo.CIDData.PNM[2] = ((Response2 >> 16) & 0xFF);\r
- gCardInfo.CIDData.PNM[1] = ((Response2 >> 24) & 0xFF);\r
- gCardInfo.CIDData.PNM[0] = ((Response3) & 0xFF);\r
- gCardInfo.CIDData.OID = ((Response3 >> 8) & 0xFFFF);\r
- gCardInfo.CIDData.MID = ((Response3 >> 24) & 0xFF);\r
-}\r
-\r
-\r
-VOID\r
-UpdateMMCHSClkFrequency (\r
- UINTN NewCLKD\r
- )\r
-{\r
- //Set Clock enable to 0x0 to not provide the clock to the card\r
- MmioAnd32 (MMCHS_SYSCTL, ~CEN);\r
-\r
- //Set new clock frequency.\r
- MmioAndThenOr32 (MMCHS_SYSCTL, ~CLKD_MASK, NewCLKD << 6);\r
-\r
- //Poll till Internal Clock Stable\r
- while ((MmioRead32 (MMCHS_SYSCTL) & ICS_MASK) != ICS);\r
-\r
- //Set Clock enable to 0x1 to provide the clock to the card\r
- MmioOr32 (MMCHS_SYSCTL, CEN);\r
-}\r
-\r
-\r
-EFI_STATUS\r
-SendCmd (\r
- UINTN Cmd,\r
- UINTN CmdInterruptEnableVal,\r
- UINTN CmdArgument\r
- )\r
-{\r
- UINTN MmcStatus;\r
- UINTN RetryCount = 0;\r
-\r
- //Check if command line is in use or not. Poll till command line is available.\r
- while ((MmioRead32 (MMCHS_PSTATE) & DATI_MASK) == DATI_NOT_ALLOWED);\r
-\r
- //Provide the block size.\r
- MmioWrite32 (MMCHS_BLK, BLEN_512BYTES);\r
-\r
- //Setting Data timeout counter value to max value.\r
- MmioAndThenOr32 (MMCHS_SYSCTL, ~DTO_MASK, DTO_VAL);\r
-\r
- //Clear Status register.\r
- MmioWrite32 (MMCHS_STAT, 0xFFFFFFFF);\r
-\r
- //Set command argument register\r
- MmioWrite32 (MMCHS_ARG, CmdArgument);\r
-\r
- //Enable interrupt enable events to occur\r
- MmioWrite32 (MMCHS_IE, CmdInterruptEnableVal);\r
-\r
- //Send a command\r
- MmioWrite32 (MMCHS_CMD, Cmd);\r
-\r
- //Check for the command status.\r
- while (RetryCount < MAX_RETRY_COUNT) {\r
- do {\r
- MmcStatus = MmioRead32 (MMCHS_STAT);\r
- } while (MmcStatus == 0);\r
-\r
- //Read status of command response\r
- if ((MmcStatus & ERRI) != 0) {\r
-\r
- //Perform soft-reset for mmci_cmd line.\r
- MmioOr32 (MMCHS_SYSCTL, SRC);\r
- while ((MmioRead32 (MMCHS_SYSCTL) & SRC));\r
-\r
- DEBUG ((EFI_D_INFO, "MmcStatus: %x\n", MmcStatus));\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //Check if command is completed.\r
- if ((MmcStatus & CC) == CC) {\r
- MmioWrite32 (MMCHS_STAT, CC);\r
- break;\r
- }\r
-\r
- RetryCount++;\r
- }\r
-\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-VOID\r
-GetBlockInformation (\r
- UINTN *BlockSize,\r
- UINTN *NumBlocks\r
- )\r
-{\r
- CSD_SDV2 *CsdSDV2Data;\r
- UINTN CardSize;\r
-\r
- if (gCardInfo.CardType == SD_CARD_2_HIGH) {\r
- CsdSDV2Data = (CSD_SDV2 *)&gCardInfo.CSDData;\r
-\r
- //Populate BlockSize.\r
- *BlockSize = (0x1UL << CsdSDV2Data->READ_BL_LEN);\r
-\r
- //Calculate Total number of blocks.\r
- CardSize = CsdSDV2Data->C_SIZELow16 | (CsdSDV2Data->C_SIZEHigh6 << 2);\r
- *NumBlocks = ((CardSize + 1) * 1024);\r
- } else {\r
- //Populate BlockSize.\r
- *BlockSize = (0x1UL << gCardInfo.CSDData.READ_BL_LEN);\r
-\r
- //Calculate Total number of blocks.\r
- CardSize = gCardInfo.CSDData.C_SIZELow2 | (gCardInfo.CSDData.C_SIZEHigh10 << 2);\r
- *NumBlocks = (CardSize + 1) * (1 << (gCardInfo.CSDData.C_SIZE_MULT + 2));\r
- }\r
-\r
- //For >=2G card, BlockSize may be 1K, but the transfer size is 512 bytes.\r
- if (*BlockSize > 512) {\r
- *NumBlocks = MultU64x32(*NumBlocks, *BlockSize/2);\r
- *BlockSize = 512;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "Card type: %x, BlockSize: %x, NumBlocks: %x\n", gCardInfo.CardType, *BlockSize, *NumBlocks));\r
-}\r
-\r
-\r
-VOID\r
-CalculateCardCLKD (\r
- UINTN *ClockFrequencySelect\r
- )\r
-{\r
- UINT8 MaxDataTransferRate;\r
- UINTN TransferRateValue = 0;\r
- UINTN TimeValue = 0 ;\r
- UINTN Frequency = 0;\r
-\r
- MaxDataTransferRate = gCardInfo.CSDData.TRAN_SPEED;\r
-\r
- // For SD Cards we would need to send CMD6 to set\r
- // speeds abouve 25MHz. High Speed mode 50 MHz and up\r
-\r
- //Calculate Transfer rate unit (Bits 2:0 of TRAN_SPEED)\r
- switch (MaxDataTransferRate & 0x7) {\r
- case 0:\r
- TransferRateValue = 100 * 1000;\r
- break;\r
-\r
- case 1:\r
- TransferRateValue = 1 * 1000 * 1000;\r
- break;\r
-\r
- case 2:\r
- TransferRateValue = 10 * 1000 * 1000;\r
- break;\r
-\r
- case 3:\r
- TransferRateValue = 100 * 1000 * 1000;\r
- break;\r
-\r
- default:\r
- DEBUG((EFI_D_ERROR, "Invalid parameter.\n"));\r
- ASSERT(FALSE);\r
- }\r
-\r
- //Calculate Time value (Bits 6:3 of TRAN_SPEED)\r
- switch ((MaxDataTransferRate >> 3) & 0xF) {\r
- case 1:\r
- TimeValue = 10;\r
- break;\r
-\r
- case 2:\r
- TimeValue = 12;\r
- break;\r
-\r
- case 3:\r
- TimeValue = 13;\r
- break;\r
-\r
- case 4:\r
- TimeValue = 15;\r
- break;\r
-\r
- case 5:\r
- TimeValue = 20;\r
- break;\r
-\r
- case 6:\r
- TimeValue = 25;\r
- break;\r
-\r
- case 7:\r
- TimeValue = 30;\r
- break;\r
-\r
- case 8:\r
- TimeValue = 35;\r
- break;\r
-\r
- case 9:\r
- TimeValue = 40;\r
- break;\r
-\r
- case 10:\r
- TimeValue = 45;\r
- break;\r
-\r
- case 11:\r
- TimeValue = 50;\r
- break;\r
-\r
- case 12:\r
- TimeValue = 55;\r
- break;\r
-\r
- case 13:\r
- TimeValue = 60;\r
- break;\r
-\r
- case 14:\r
- TimeValue = 70;\r
- break;\r
-\r
- case 15:\r
- TimeValue = 80;\r
- break;\r
-\r
- default:\r
- DEBUG((EFI_D_ERROR, "Invalid parameter.\n"));\r
- ASSERT(FALSE);\r
- }\r
-\r
- Frequency = TransferRateValue * TimeValue/10;\r
-\r
- //Calculate Clock divider value to program in MMCHS_SYSCTL[CLKD] field.\r
- *ClockFrequencySelect = ((MMC_REFERENCE_CLK/Frequency) + 1);\r
-\r
- DEBUG ((EFI_D_INFO, "MaxDataTransferRate: 0x%x, Frequency: %d KHz, ClockFrequencySelect: %x\n", MaxDataTransferRate, Frequency/1000, *ClockFrequencySelect));\r
-}\r
-\r
-\r
-VOID\r
-GetCardConfigurationData (\r
- VOID\r
- )\r
-{\r
- UINTN BlockSize;\r
- UINTN NumBlocks;\r
- UINTN ClockFrequencySelect;\r
-\r
- //Calculate BlockSize and Total number of blocks in the detected card.\r
- GetBlockInformation(&BlockSize, &NumBlocks);\r
- gCardInfo.BlockSize = BlockSize;\r
- gCardInfo.NumBlocks = NumBlocks;\r
-\r
- //Calculate Card clock divider value.\r
- CalculateCardCLKD(&ClockFrequencySelect);\r
- gCardInfo.ClockFrequencySelect = ClockFrequencySelect;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-InitializeMMCHS (\r
- VOID\r
- )\r
-{\r
- UINT8 Data = 0;\r
- EFI_STATUS Status;\r
-\r
- //Select Device group to belong to P1 device group in Power IC.\r
- Data = DEV_GRP_P1;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, VMMC1_DEV_GRP), 1, &Data);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //Configure voltage regulator for MMC1 in Power IC to output 3.0 voltage.\r
- Data = VSEL_3_00V;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, VMMC1_DEDICATED_REG), 1, &Data);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //After ramping up voltage, set VDDS stable bit to indicate that voltage level is stable.\r
- MmioOr32 (CONTROL_PBIAS_LITE, (PBIASLITEVMODE0 | PBIASLITEPWRDNZ0 | PBIASSPEEDCTRL0 | PBIASLITEVMODE1 | PBIASLITEWRDNZ1));\r
-\r
- // Enable WP GPIO\r
- MmioAndThenOr32 (GPIO1_BASE + GPIO_OE, ~BIT23, BIT23);\r
-\r
- // Enable Card Detect\r
- Data = CARD_DETECT_ENABLE;\r
- gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID2, TPS65950_GPIO_CTRL), 1, &Data);\r
-\r
-\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-PerformCardIdenfication (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN CmdArgument = 0;\r
- UINTN Response = 0;\r
- UINTN RetryCount = 0;\r
- BOOLEAN SDCmd8Supported = FALSE;\r
-\r
- //Enable interrupts.\r
- MmioWrite32 (MMCHS_IE, (BADA_EN | CERR_EN | DEB_EN | DCRC_EN | DTO_EN | CIE_EN |\r
- CEB_EN | CCRC_EN | CTO_EN | BRR_EN | BWR_EN | TC_EN | CC_EN));\r
-\r
- //Controller INIT procedure start.\r
- MmioOr32 (MMCHS_CON, INIT);\r
- MmioWrite32 (MMCHS_CMD, 0x00000000);\r
- while (!(MmioRead32 (MMCHS_STAT) & CC));\r
-\r
- //Wait for 1 ms\r
- gBS->Stall(1000);\r
-\r
- //Set CC bit to 0x1 to clear the flag\r
- MmioOr32 (MMCHS_STAT, CC);\r
-\r
- //Retry INIT procedure.\r
- MmioWrite32 (MMCHS_CMD, 0x00000000);\r
- while (!(MmioRead32 (MMCHS_STAT) & CC));\r
-\r
- //End initialization sequence\r
- MmioAnd32 (MMCHS_CON, ~INIT);\r
-\r
- MmioOr32 (MMCHS_HCTL, (SDVS_3_0_V | DTW_1_BIT | SDBP_ON));\r
-\r
- //Change clock frequency to 400KHz to fit protocol\r
- UpdateMMCHSClkFrequency(CLKD_400KHZ);\r
-\r
- MmioOr32 (MMCHS_CON, OD);\r
-\r
- //Send CMD0 command.\r
- Status = SendCmd (CMD0, CMD0_INT_EN, CmdArgument);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "Cmd0 fails.\n"));\r
- return Status;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "CMD0 response: %x\n", MmioRead32 (MMCHS_RSP10)));\r
-\r
- //Send CMD5 command.\r
- Status = SendCmd (CMD5, CMD5_INT_EN, CmdArgument);\r
- if (Status == EFI_SUCCESS) {\r
- DEBUG ((EFI_D_ERROR, "CMD5 Success. SDIO card. Follow SDIO card specification.\n"));\r
- DEBUG ((EFI_D_INFO, "CMD5 response: %x\n", MmioRead32 (MMCHS_RSP10)));\r
- //NOTE: Returning unsupported error for now. Need to implement SDIO specification.\r
- return EFI_UNSUPPORTED;\r
- } else {\r
- DEBUG ((EFI_D_INFO, "CMD5 fails. Not an SDIO card.\n"));\r
- }\r
-\r
- MmioOr32 (MMCHS_SYSCTL, SRC);\r
- gBS->Stall(1000);\r
- while ((MmioRead32 (MMCHS_SYSCTL) & SRC));\r
-\r
- //Send CMD8 command. (New v2.00 command for Voltage check)\r
- //Only 2.7V - 3.6V is supported for SD2.0, only SD 2.0 card can pass.\r
- //MMC & SD1.1 card will fail this command.\r
- CmdArgument = CMD8_ARG;\r
- Status = SendCmd (CMD8, CMD8_INT_EN, CmdArgument);\r
- if (Status == EFI_SUCCESS) {\r
- Response = MmioRead32 (MMCHS_RSP10);\r
- DEBUG ((EFI_D_INFO, "CMD8 success. CMD8 response: %x\n", Response));\r
- if (Response != CmdArgument) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- DEBUG ((EFI_D_INFO, "Card is SD2.0\n"));\r
- SDCmd8Supported = TRUE; //Supports high capacity.\r
- } else {\r
- DEBUG ((EFI_D_INFO, "CMD8 fails. Not an SD2.0 card.\n"));\r
- }\r
-\r
- MmioOr32 (MMCHS_SYSCTL, SRC);\r
- gBS->Stall(1000);\r
- while ((MmioRead32 (MMCHS_SYSCTL) & SRC));\r
-\r
- //Poll till card is busy\r
- while (RetryCount < MAX_RETRY_COUNT) {\r
- //Send CMD55 command.\r
- CmdArgument = 0;\r
- Status = SendCmd (CMD55, CMD55_INT_EN, CmdArgument);\r
- if (Status == EFI_SUCCESS) {\r
- DEBUG ((EFI_D_INFO, "CMD55 success. CMD55 response: %x\n", MmioRead32 (MMCHS_RSP10)));\r
- gCardInfo.CardType = SD_CARD;\r
- } else {\r
- DEBUG ((EFI_D_INFO, "CMD55 fails.\n"));\r
- gCardInfo.CardType = MMC_CARD;\r
- }\r
-\r
- //Send appropriate command for the card type which got detected.\r
- if (gCardInfo.CardType == SD_CARD) {\r
- CmdArgument = ((UINTN *) &(gCardInfo.OCRData))[0];\r
-\r
- //Set HCS bit.\r
- if (SDCmd8Supported) {\r
- CmdArgument |= HCS;\r
- }\r
-\r
- Status = SendCmd (ACMD41, ACMD41_INT_EN, CmdArgument);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "ACMD41 fails.\n"));\r
- return Status;\r
- }\r
- ((UINT32 *) &(gCardInfo.OCRData))[0] = MmioRead32 (MMCHS_RSP10);\r
- DEBUG ((EFI_D_INFO, "SD card detected. ACMD41 OCR: %x\n", ((UINT32 *) &(gCardInfo.OCRData))[0]));\r
- } else if (gCardInfo.CardType == MMC_CARD) {\r
- CmdArgument = 0;\r
- Status = SendCmd (CMD1, CMD1_INT_EN, CmdArgument);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "CMD1 fails.\n"));\r
- return Status;\r
- }\r
- Response = MmioRead32 (MMCHS_RSP10);\r
- DEBUG ((EFI_D_INFO, "MMC card detected.. CMD1 response: %x\n", Response));\r
-\r
- //NOTE: For now, I am skipping this since I only have an SD card.\r
- //Compare card OCR and host OCR (Section 22.6.1.3.2.4)\r
- return EFI_UNSUPPORTED; //For now, MMC is not supported.\r
- }\r
-\r
- //Poll the card until it is out of its power-up sequence.\r
- if (gCardInfo.OCRData.Busy == 1) {\r
-\r
- if (SDCmd8Supported) {\r
- gCardInfo.CardType = SD_CARD_2;\r
- }\r
-\r
- //Card is ready. Check CCS (Card capacity status) bit (bit#30).\r
- //SD 2.0 standard card will response with CCS 0, SD high capacity card will respond with CCS 1.\r
- if (gCardInfo.OCRData.AccessMode & BIT1) {\r
- gCardInfo.CardType = SD_CARD_2_HIGH;\r
- DEBUG ((EFI_D_INFO, "High capacity card.\n"));\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Standard capacity card.\n"));\r
- }\r
-\r
- break;\r
- }\r
-\r
- gBS->Stall(1000);\r
- RetryCount++;\r
- }\r
-\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- DEBUG ((EFI_D_ERROR, "Timeout error. RetryCount: %d\n", RetryCount));\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- //Read CID data.\r
- CmdArgument = 0;\r
- Status = SendCmd (CMD2, CMD2_INT_EN, CmdArgument);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "CMD2 fails. Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "CMD2 response: %x %x %x %x\n", MmioRead32 (MMCHS_RSP10), MmioRead32 (MMCHS_RSP32), MmioRead32 (MMCHS_RSP54), MmioRead32 (MMCHS_RSP76)));\r
-\r
- //Parse CID register data.\r
- ParseCardCIDData(MmioRead32 (MMCHS_RSP10), MmioRead32 (MMCHS_RSP32), MmioRead32 (MMCHS_RSP54), MmioRead32 (MMCHS_RSP76));\r
-\r
- //Read RCA\r
- CmdArgument = 0;\r
- Status = SendCmd (CMD3, CMD3_INT_EN, CmdArgument);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "CMD3 fails. Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- //Set RCA for the detected card. RCA is CMD3 response.\r
- gCardInfo.RCA = (MmioRead32 (MMCHS_RSP10) >> 16);\r
- DEBUG ((EFI_D_INFO, "CMD3 response: RCA %x\n", gCardInfo.RCA));\r
-\r
- //MMC Bus setting change after card identification.\r
- MmioAnd32 (MMCHS_CON, ~OD);\r
- MmioOr32 (MMCHS_HCTL, SDVS_3_0_V);\r
- UpdateMMCHSClkFrequency(CLKD_400KHZ); //Set the clock frequency to 400KHz.\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-GetCardSpecificData (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN CmdArgument;\r
-\r
- //Send CMD9 to retrieve CSD.\r
- CmdArgument = gCardInfo.RCA << 16;\r
- Status = SendCmd (CMD9, CMD9_INT_EN, CmdArgument);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "CMD9 fails. Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- //Populate 128-bit CSD register data.\r
- ((UINT32 *)&(gCardInfo.CSDData))[0] = MmioRead32 (MMCHS_RSP10);\r
- ((UINT32 *)&(gCardInfo.CSDData))[1] = MmioRead32 (MMCHS_RSP32);\r
- ((UINT32 *)&(gCardInfo.CSDData))[2] = MmioRead32 (MMCHS_RSP54);\r
- ((UINT32 *)&(gCardInfo.CSDData))[3] = MmioRead32 (MMCHS_RSP76);\r
-\r
- DEBUG ((EFI_D_INFO, "CMD9 response: %x %x %x %x\n", MmioRead32 (MMCHS_RSP10), MmioRead32 (MMCHS_RSP32), MmioRead32 (MMCHS_RSP54), MmioRead32 (MMCHS_RSP76)));\r
-\r
- //Calculate total number of blocks and max. data transfer rate supported by the detected card.\r
- GetCardConfigurationData();\r
-\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-PerformCardConfiguration (\r
- VOID\r
- )\r
-{\r
- UINTN CmdArgument = 0;\r
- EFI_STATUS Status;\r
-\r
- //Send CMD7\r
- CmdArgument = gCardInfo.RCA << 16;\r
- Status = SendCmd (CMD7, CMD7_INT_EN, CmdArgument);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "CMD7 fails. Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- if ((gCardInfo.CardType != UNKNOWN_CARD) && (gCardInfo.CardType != MMC_CARD)) {\r
- // We could read SCR register, but SD Card Phys spec stats any SD Card shall\r
- // set SCR.SD_BUS_WIDTHS to support 4-bit mode, so why bother?\r
-\r
- // Send ACMD6 (application specific commands must be prefixed with CMD55)\r
- Status = SendCmd (CMD55, CMD55_INT_EN, CmdArgument);\r
- if (!EFI_ERROR (Status)) {\r
- // set device into 4-bit data bus mode\r
- Status = SendCmd (ACMD6, ACMD6_INT_EN, 0x2);\r
- if (!EFI_ERROR (Status)) {\r
- // Set host controler into 4-bit mode\r
- MmioOr32 (MMCHS_HCTL, DTW_4_BIT);\r
- DEBUG ((EFI_D_INFO, "SD Memory Card set to 4-bit mode\n"));\r
- }\r
- }\r
- }\r
-\r
- //Send CMD16 to set the block length\r
- CmdArgument = gCardInfo.BlockSize;\r
- Status = SendCmd (CMD16, CMD16_INT_EN, CmdArgument);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "CMD16 fails. Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- //Change MMCHS clock frequency to what detected card can support.\r
- UpdateMMCHSClkFrequency(gCardInfo.ClockFrequencySelect);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-ReadBlockData (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- UINTN MmcStatus;\r
- UINTN *DataBuffer = Buffer;\r
- UINTN DataSize = This->Media->BlockSize/4;\r
- UINTN Count;\r
- UINTN RetryCount = 0;\r
-\r
- //Check controller status to make sure there is no error.\r
- while (RetryCount < MAX_RETRY_COUNT) {\r
- do {\r
- //Read Status.\r
- MmcStatus = MmioRead32 (MMCHS_STAT);\r
- } while(MmcStatus == 0);\r
-\r
- //Check if Buffer read ready (BRR) bit is set?\r
- if (MmcStatus & BRR) {\r
-\r
- //Clear BRR bit\r
- MmioOr32 (MMCHS_STAT, BRR);\r
-\r
- //Read block worth of data.\r
- for (Count = 0; Count < DataSize; Count++) {\r
- *DataBuffer++ = MmioRead32 (MMCHS_DATA);\r
- }\r
- break;\r
- }\r
- RetryCount++;\r
- }\r
-\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-WriteBlockData (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- UINTN MmcStatus;\r
- UINTN *DataBuffer = Buffer;\r
- UINTN DataSize = This->Media->BlockSize/4;\r
- UINTN Count;\r
- UINTN RetryCount = 0;\r
-\r
- //Check controller status to make sure there is no error.\r
- while (RetryCount < MAX_RETRY_COUNT) {\r
- do {\r
- //Read Status.\r
- MmcStatus = MmioRead32 (MMCHS_STAT);\r
- } while(MmcStatus == 0);\r
-\r
- //Check if Buffer write ready (BWR) bit is set?\r
- if (MmcStatus & BWR) {\r
-\r
- //Clear BWR bit\r
- MmioOr32 (MMCHS_STAT, BWR);\r
-\r
- //Write block worth of data.\r
- for (Count = 0; Count < DataSize; Count++) {\r
- MmioWrite32 (MMCHS_DATA, *DataBuffer++);\r
- }\r
-\r
- break;\r
- }\r
- RetryCount++;\r
- }\r
-\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-DmaBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINTN Lba,\r
- IN OUT VOID *Buffer,\r
- IN UINTN BlockCount,\r
- IN OPERATION_TYPE OperationType\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN DmaSize = 0;\r
- UINTN Cmd = 0;\r
- UINTN CmdInterruptEnable;\r
- UINTN CmdArgument;\r
- VOID *BufferMap;\r
- EFI_PHYSICAL_ADDRESS BufferAddress;\r
- OMAP_DMA4 Dma4;\r
- DMA_MAP_OPERATION DmaOperation;\r
- EFI_STATUS MmcStatus;\r
- UINTN RetryCount = 0;\r
-\r
-CpuDeadLoop ();\r
- // Map passed in buffer for DMA xfer\r
- DmaSize = BlockCount * This->Media->BlockSize;\r
- Status = DmaMap (DmaOperation, Buffer, &DmaSize, &BufferAddress, &BufferMap);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- ZeroMem (&DmaOperation, sizeof (DMA_MAP_OPERATION));\r
-\r
-\r
- Dma4.DataType = 2; // DMA4_CSDPi[1:0] 32-bit elements from MMCHS_DATA\r
-\r
- Dma4.SourceEndiansim = 0; // DMA4_CSDPi[21]\r
-\r
- Dma4.DestinationEndianism = 0; // DMA4_CSDPi[19]\r
-\r
- Dma4.SourcePacked = 0; // DMA4_CSDPi[6]\r
-\r
- Dma4.DestinationPacked = 0; // DMA4_CSDPi[13]\r
-\r
- Dma4.NumberOfElementPerFrame = This->Media->BlockSize/4; // DMA4_CENi (TRM 4K is optimum value)\r
-\r
- Dma4.NumberOfFramePerTransferBlock = BlockCount; // DMA4_CFNi\r
-\r
- Dma4.ReadPriority = 0; // DMA4_CCRi[6] Low priority read\r
-\r
- Dma4.WritePriority = 0; // DMA4_CCRi[23] Prefetech disabled\r
-\r
-\r
- //Populate the command information based on the operation type.\r
- if (OperationType == READ) {\r
- Cmd = CMD18; //Multiple block read\r
- CmdInterruptEnable = CMD18_INT_EN;\r
- DmaOperation = MapOperationBusMasterCommonBuffer;\r
-\r
- Dma4.ReadPortAccessType =0 ; // DMA4_CSDPi[8:7] Can not burst MMCHS_DATA reg\r
-\r
- Dma4.WritePortAccessType = 3; // DMA4_CSDPi[15:14] Memory burst 16x32\r
-\r
- Dma4.WriteMode = 1; // DMA4_CSDPi[17:16] Write posted\r
-\r
-\r
-\r
- Dma4.SourceStartAddress = MMCHS_DATA; // DMA4_CSSAi\r
-\r
- Dma4.DestinationStartAddress = (UINT32)BufferAddress; // DMA4_CDSAi\r
-\r
- Dma4.SourceElementIndex = 1; // DMA4_CSEi\r
-\r
- Dma4.SourceFrameIndex = 0x200; // DMA4_CSFi\r
-\r
- Dma4.DestinationElementIndex = 1; // DMA4_CDEi\r
-\r
- Dma4.DestinationFrameIndex = 0; // DMA4_CDFi\r
-\r
-\r
-\r
- Dma4.ReadPortAccessMode = 0; // DMA4_CCRi[13:12] Always read MMCHS_DATA\r
-\r
- Dma4.WritePortAccessMode = 1; // DMA4_CCRi[15:14] Post increment memory address\r
-\r
- Dma4.ReadRequestNumber = 0x1e; // DMA4_CCRi[4:0] Syncro with MMCA_DMA_RX (61)\r
-\r
- Dma4.WriteRequestNumber = 1; // DMA4_CCRi[20:19] Syncro upper 0x3e == 62 (one based)\r
-\r
- } else if (OperationType == WRITE) {\r
- Cmd = CMD25; //Multiple block write\r
- CmdInterruptEnable = CMD25_INT_EN;\r
- DmaOperation = MapOperationBusMasterRead;\r
-\r
- Dma4.ReadPortAccessType = 3; // DMA4_CSDPi[8:7] Memory burst 16x32\r
-\r
- Dma4.WritePortAccessType = 0; // DMA4_CSDPi[15:14] Can not burst MMCHS_DATA reg\r
-\r
- Dma4.WriteMode = 1; // DMA4_CSDPi[17:16] Write posted ???\r
-\r
-\r
-\r
- Dma4.SourceStartAddress = (UINT32)BufferAddress; // DMA4_CSSAi\r
-\r
- Dma4.DestinationStartAddress = MMCHS_DATA; // DMA4_CDSAi\r
-\r
- Dma4.SourceElementIndex = 1; // DMA4_CSEi\r
-\r
- Dma4.SourceFrameIndex = 0x200; // DMA4_CSFi\r
-\r
- Dma4.DestinationElementIndex = 1; // DMA4_CDEi\r
-\r
- Dma4.DestinationFrameIndex = 0; // DMA4_CDFi\r
-\r
-\r
-\r
- Dma4.ReadPortAccessMode = 1; // DMA4_CCRi[13:12] Post increment memory address\r
-\r
- Dma4.WritePortAccessMode = 0; // DMA4_CCRi[15:14] Always write MMCHS_DATA\r
-\r
- Dma4.ReadRequestNumber = 0x1d; // DMA4_CCRi[4:0] Syncro with MMCA_DMA_TX (60)\r
-\r
- Dma4.WriteRequestNumber = 1; // DMA4_CCRi[20:19] Syncro upper 0x3d == 61 (one based)\r
-\r
- } else {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
-\r
- EnableDmaChannel (2, &Dma4);\r
-\r
-\r
- //Set command argument based on the card access mode (Byte mode or Block mode)\r
- if (gCardInfo.OCRData.AccessMode & BIT1) {\r
- CmdArgument = Lba;\r
- } else {\r
- CmdArgument = Lba * This->Media->BlockSize;\r
- }\r
-\r
- //Send Command.\r
- Status = SendCmd (Cmd, CmdInterruptEnable, CmdArgument);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "CMD fails. Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- //Check for the Transfer completion.\r
- while (RetryCount < MAX_RETRY_COUNT) {\r
- //Read Status\r
- do {\r
- MmcStatus = MmioRead32 (MMCHS_STAT);\r
- } while (MmcStatus == 0);\r
-\r
- //Check if Transfer complete (TC) bit is set?\r
- if (MmcStatus & TC) {\r
- break;\r
- } else {\r
- DEBUG ((EFI_D_ERROR, "MmcStatus for TC: %x\n", MmcStatus));\r
- //Check if DEB, DCRC or DTO interrupt occured.\r
- if ((MmcStatus & DEB) | (MmcStatus & DCRC) | (MmcStatus & DTO)) {\r
- //There was an error during the data transfer.\r
-\r
- //Set SRD bit to 1 and wait until it return to 0x0.\r
- MmioOr32 (MMCHS_SYSCTL, SRD);\r
- while((MmioRead32 (MMCHS_SYSCTL) & SRD) != 0x0);\r
-\r
- DisableDmaChannel (2, DMA4_CSR_BLOCK, DMA4_CSR_ERR);\r
- DmaUnmap (BufferMap);\r
- return EFI_DEVICE_ERROR;\r
- }\r
- }\r
- RetryCount++;\r
- }\r
-\r
- DisableDmaChannel (2, DMA4_CSR_BLOCK, DMA4_CSR_ERR);\r
- Status = DmaUnmap (BufferMap);\r
-\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- DEBUG ((EFI_D_ERROR, "TransferBlockData timed out.\n"));\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-TransferBlock (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINTN Lba,\r
- IN OUT VOID *Buffer,\r
- IN OPERATION_TYPE OperationType\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN MmcStatus;\r
- UINTN RetryCount = 0;\r
- UINTN Cmd = 0;\r
- UINTN CmdInterruptEnable = 0;\r
- UINTN CmdArgument = 0;\r
-\r
-\r
- //Populate the command information based on the operation type.\r
- if (OperationType == READ) {\r
- Cmd = CMD17; //Single block read\r
- CmdInterruptEnable = CMD18_INT_EN;\r
- } else if (OperationType == WRITE) {\r
- Cmd = CMD24; //Single block write\r
- CmdInterruptEnable = CMD24_INT_EN;\r
- }\r
-\r
- //Set command argument based on the card access mode (Byte mode or Block mode)\r
- if (gCardInfo.OCRData.AccessMode & BIT1) {\r
- CmdArgument = Lba;\r
- } else {\r
- CmdArgument = Lba * This->Media->BlockSize;\r
- }\r
-\r
- //Send Command.\r
- Status = SendCmd (Cmd, CmdInterruptEnable, CmdArgument);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "CMD fails. Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- //Read or Write data.\r
- if (OperationType == READ) {\r
- Status = ReadBlockData (This, Buffer);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG((EFI_D_ERROR, "ReadBlockData fails.\n"));\r
- return Status;\r
- }\r
- } else if (OperationType == WRITE) {\r
- Status = WriteBlockData (This, Buffer);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG((EFI_D_ERROR, "WriteBlockData fails.\n"));\r
- return Status;\r
- }\r
- }\r
-\r
- //Check for the Transfer completion.\r
- while (RetryCount < MAX_RETRY_COUNT) {\r
- //Read Status\r
- do {\r
- MmcStatus = MmioRead32 (MMCHS_STAT);\r
- } while (MmcStatus == 0);\r
-\r
- //Check if Transfer complete (TC) bit is set?\r
- if (MmcStatus & TC) {\r
- break;\r
- } else {\r
- DEBUG ((EFI_D_ERROR, "MmcStatus for TC: %x\n", MmcStatus));\r
- //Check if DEB, DCRC or DTO interrupt occured.\r
- if ((MmcStatus & DEB) | (MmcStatus & DCRC) | (MmcStatus & DTO)) {\r
- //There was an error during the data transfer.\r
-\r
- //Set SRD bit to 1 and wait until it return to 0x0.\r
- MmioOr32 (MMCHS_SYSCTL, SRD);\r
- while((MmioRead32 (MMCHS_SYSCTL) & SRD) != 0x0);\r
-\r
- return EFI_DEVICE_ERROR;\r
- }\r
- }\r
- RetryCount++;\r
- }\r
-\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- DEBUG ((EFI_D_ERROR, "TransferBlockData timed out.\n"));\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-BOOLEAN\r
-CardPresent (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data;\r
-\r
- //\r
- // Card detect is a GPIO0 on the TPS65950\r
- //\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID2, GPIODATAIN1), 1, &Data);\r
- if (EFI_ERROR (Status)) {\r
- return FALSE;\r
- }\r
-\r
- if ((Data & CARD_DETECT_BIT) == CARD_DETECT_BIT) {\r
- // No Card present\r
- return FALSE;\r
- } else {\r
- return TRUE;\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-DetectCard (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- if (!CardPresent ()) {\r
- return EFI_NO_MEDIA;\r
- }\r
-\r
- //Initialize MMC host controller clocks.\r
- Status = InitializeMMCHS ();\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "Initialize MMC host controller fails. Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- //Software reset of the MMCHS host controller.\r
- MmioWrite32 (MMCHS_SYSCONFIG, SOFTRESET);\r
- gBS->Stall(1000);\r
- while ((MmioRead32 (MMCHS_SYSSTATUS) & RESETDONE_MASK) != RESETDONE);\r
-\r
- //Soft reset for all.\r
- MmioWrite32 (MMCHS_SYSCTL, SRA);\r
- gBS->Stall(1000);\r
- while ((MmioRead32 (MMCHS_SYSCTL) & SRA) != 0x0);\r
-\r
- //Voltage capabilities initialization. Activate VS18 and VS30.\r
- MmioOr32 (MMCHS_CAPA, (VS30 | VS18));\r
-\r
- //Wakeup configuration\r
- MmioOr32 (MMCHS_SYSCONFIG, ENAWAKEUP);\r
- MmioOr32 (MMCHS_HCTL, IWE);\r
-\r
- //MMCHS Controller default initialization\r
- MmioOr32 (MMCHS_CON, (OD | DW8_1_4_BIT | CEATA_OFF));\r
-\r
- MmioWrite32 (MMCHS_HCTL, (SDVS_3_0_V | DTW_1_BIT | SDBP_OFF));\r
-\r
- //Enable internal clock\r
- MmioOr32 (MMCHS_SYSCTL, ICE);\r
-\r
- //Set the clock frequency to 80KHz.\r
- UpdateMMCHSClkFrequency (CLKD_80KHZ);\r
-\r
- //Enable SD bus power.\r
- MmioOr32 (MMCHS_HCTL, (SDBP_ON));\r
-\r
- //Poll till SD bus power bit is set.\r
- while ((MmioRead32 (MMCHS_HCTL) & SDBP_MASK) != SDBP_ON);\r
-\r
- //Card idenfication\r
- Status = PerformCardIdenfication ();\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "No MMC/SD card detected.\n"));\r
- return Status;\r
- }\r
-\r
- //Get CSD (Card specific data) for the detected card.\r
- Status = GetCardSpecificData();\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- //Configure the card in data transfer mode.\r
- Status = PerformCardConfiguration();\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- //Patch the Media structure.\r
- gMMCHSMedia.LastBlock = (gCardInfo.NumBlocks - 1);\r
- gMMCHSMedia.BlockSize = gCardInfo.BlockSize;\r
- gMMCHSMedia.ReadOnly = (MmioRead32 (GPIO1_BASE + GPIO_DATAIN) & BIT23) == BIT23;\r
- gMMCHSMedia.MediaPresent = TRUE;\r
- gMMCHSMedia.MediaId++;\r
-\r
- DEBUG ((EFI_D_INFO, "SD Card Media Change on Handle 0x%08x\n", gImageHandle));\r
-\r
- return Status;\r
-}\r
-\r
-#define MAX_MMCHS_TRANSFER_SIZE 0x4000\r
-\r
-EFI_STATUS\r
-SdReadWrite (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINTN Lba,\r
- OUT VOID *Buffer,\r
- IN UINTN BufferSize,\r
- IN OPERATION_TYPE OperationType\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINTN RetryCount = 0;\r
- UINTN BlockCount;\r
- UINTN BytesToBeTranferedThisPass = 0;\r
- UINTN BytesRemainingToBeTransfered;\r
- EFI_TPL OldTpl;\r
-\r
- BOOLEAN Update;\r
-\r
-\r
-\r
- Update = FALSE;\r
-\r
- if (gMediaChange) {\r
- Update = TRUE;\r
- Status = DetectCard ();\r
- if (EFI_ERROR (Status)) {\r
- // We detected a removal\r
- gMMCHSMedia.MediaPresent = FALSE;\r
- gMMCHSMedia.LastBlock = 0;\r
- gMMCHSMedia.BlockSize = 512; // Should be zero but there is a bug in DiskIo\r
- gMMCHSMedia.ReadOnly = FALSE;\r
- }\r
- gMediaChange = FALSE;\r
- } else if (!gMMCHSMedia.MediaPresent) {\r
- Status = EFI_NO_MEDIA;\r
- goto Done;\r
- }\r
-\r
- if (Update) {\r
- DEBUG ((EFI_D_INFO, "SD Card ReinstallProtocolInterface ()\n"));\r
- gBS->ReinstallProtocolInterface (\r
- gImageHandle,\r
- &gEfiBlockIoProtocolGuid,\r
- &gBlockIo,\r
- &gBlockIo\r
- );\r
- return EFI_MEDIA_CHANGED;\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
-\r
- if (Buffer == NULL) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Done;\r
- }\r
-\r
- if (Lba > This->Media->LastBlock) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Done;\r
- }\r
-\r
- if ((BufferSize % This->Media->BlockSize) != 0) {\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- goto Done;\r
- }\r
-\r
- //Check if the data lines are not in use.\r
- while ((RetryCount++ < MAX_RETRY_COUNT) && ((MmioRead32 (MMCHS_PSTATE) & DATI_MASK) != DATI_ALLOWED));\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- Status = EFI_TIMEOUT;\r
- goto Done;\r
- }\r
-\r
- OldTpl = gBS->RaiseTPL (TPL_NOTIFY);\r
-\r
- BytesRemainingToBeTransfered = BufferSize;\r
- while (BytesRemainingToBeTransfered > 0) {\r
-\r
- if (gMediaChange) {\r
- Status = EFI_NO_MEDIA;\r
- DEBUG ((EFI_D_INFO, "SdReadWrite() EFI_NO_MEDIA due to gMediaChange\n"));\r
- goto DoneRestoreTPL;\r
- }\r
-\r
- // Turn OFF DMA path until it is debugged\r
- // BytesToBeTranferedThisPass = (BytesToBeTranferedThisPass >= MAX_MMCHS_TRANSFER_SIZE) ? MAX_MMCHS_TRANSFER_SIZE : BytesRemainingToBeTransfered;\r
- BytesToBeTranferedThisPass = This->Media->BlockSize;\r
-\r
- BlockCount = BytesToBeTranferedThisPass/This->Media->BlockSize;\r
-\r
- if (BlockCount > 1) {\r
- Status = DmaBlocks (This, Lba, Buffer, BlockCount, OperationType);\r
- } else {\r
- //Transfer a block worth of data.\r
- Status = TransferBlock (This, Lba, Buffer, OperationType);\r
- }\r
-\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "TransferBlockData fails. %x\n", Status));\r
- goto DoneRestoreTPL;\r
- }\r
-\r
- BytesRemainingToBeTransfered -= BytesToBeTranferedThisPass;\r
- Lba += BlockCount;\r
- Buffer = (UINT8 *)Buffer + This->Media->BlockSize;\r
- }\r
-\r
-DoneRestoreTPL:\r
-\r
- gBS->RestoreTPL (OldTpl);\r
-\r
-Done:\r
-\r
- return Status;\r
-\r
-}\r
-\r
-\r
-/**\r
-\r
- Reset the Block Device.\r
-\r
-\r
-\r
- @param This Indicates a pointer to the calling context.\r
-\r
- @param ExtendedVerification Driver may perform diagnostics on reset.\r
-\r
-\r
-\r
- @retval EFI_SUCCESS The device was reset.\r
-\r
- @retval EFI_DEVICE_ERROR The device is not functioning properly and could\r
-\r
- not be reset.\r
-\r
-\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MMCHSReset (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN BOOLEAN ExtendedVerification\r
- )\r
-{\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Read BufferSize bytes from Lba into Buffer.\r
-\r
-\r
-\r
- @param This Indicates a pointer to the calling context.\r
-\r
- @param MediaId Id of the media, changes every time the media is replaced.\r
-\r
- @param Lba The starting Logical Block Address to read from\r
-\r
- @param BufferSize Size of Buffer, must be a multiple of device block size.\r
-\r
- @param Buffer A pointer to the destination buffer for the data. The caller is\r
-\r
- responsible for either having implicit or explicit ownership of the buffer.\r
-\r
-\r
-\r
- @retval EFI_SUCCESS The data was read correctly from the device.\r
-\r
- @retval EFI_DEVICE_ERROR The device reported an error while performing the read.\r
-\r
- @retval EFI_NO_MEDIA There is no media in the device.\r
-\r
- @retval EFI_MEDIA_CHANGED The MediaId does not matched the current device.\r
-\r
- @retval EFI_BAD_BUFFER_SIZE The Buffer was not a multiple of the block size of the device.\r
-\r
- @retval EFI_INVALID_PARAMETER The read request contains LBAs that are not valid,\r
-\r
- or the buffer is not on proper alignment.\r
-\r
-EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MMCHSReadBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA Lba,\r
- IN UINTN BufferSize,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //Perform Read operation.\r
- Status = SdReadWrite (This, (UINTN)Lba, Buffer, BufferSize, READ);\r
-\r
- return Status;\r
-\r
-}\r
-\r
-\r
-/**\r
-\r
- Write BufferSize bytes from Lba into Buffer.\r
-\r
-\r
-\r
- @param This Indicates a pointer to the calling context.\r
-\r
- @param MediaId The media ID that the write request is for.\r
-\r
- @param Lba The starting logical block address to be written. The caller is\r
-\r
- responsible for writing to only legitimate locations.\r
-\r
- @param BufferSize Size of Buffer, must be a multiple of device block size.\r
-\r
- @param Buffer A pointer to the source buffer for the data.\r
-\r
-\r
-\r
- @retval EFI_SUCCESS The data was written correctly to the device.\r
-\r
- @retval EFI_WRITE_PROTECTED The device can not be written to.\r
-\r
- @retval EFI_DEVICE_ERROR The device reported an error while performing the write.\r
-\r
- @retval EFI_NO_MEDIA There is no media in the device.\r
-\r
- @retval EFI_MEDIA_CHNAGED The MediaId does not matched the current device.\r
-\r
- @retval EFI_BAD_BUFFER_SIZE The Buffer was not a multiple of the block size of the device.\r
-\r
- @retval EFI_INVALID_PARAMETER The write request contains LBAs that are not valid,\r
-\r
- or the buffer is not on proper alignment.\r
-\r
-\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MMCHSWriteBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA Lba,\r
- IN UINTN BufferSize,\r
- IN VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //Perform write operation.\r
- Status = SdReadWrite (This, (UINTN)Lba, Buffer, BufferSize, WRITE);\r
-\r
-\r
- return Status;\r
-\r
-}\r
-\r
-\r
-/**\r
-\r
- Flush the Block Device.\r
-\r
-\r
-\r
- @param This Indicates a pointer to the calling context.\r
-\r
-\r
-\r
- @retval EFI_SUCCESS All outstanding data was written to the device\r
-\r
- @retval EFI_DEVICE_ERROR The device reported an error while writting back the data\r
-\r
- @retval EFI_NO_MEDIA There is no media in the device.\r
-\r
-\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MMCHSFlushBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This\r
- )\r
-{\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_BLOCK_IO_PROTOCOL gBlockIo = {\r
- EFI_BLOCK_IO_INTERFACE_REVISION, // Revision\r
- &gMMCHSMedia, // *Media\r
- MMCHSReset, // Reset\r
- MMCHSReadBlocks, // ReadBlocks\r
- MMCHSWriteBlocks, // WriteBlocks\r
- MMCHSFlushBlocks // FlushBlocks\r
-};\r
-\r
-\r
-/**\r
-\r
- Timer callback to convert card present hardware into a boolean that indicates\r
-\r
- a media change event has happened. If you just check the GPIO you could see\r
-\r
- card 1 and then check again after card 1 was removed and card 2 was inserted\r
-\r
- and you would still see media present. Thus you need the timer tick to catch\r
-\r
- the toggle event.\r
-\r
-\r
-\r
- @param Event Event whose notification function is being invoked.\r
-\r
- @param Context The pointer to the notification function's context,\r
-\r
- which is implementation-dependent. Not used.\r
-\r
-\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-TimerCallback (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- BOOLEAN Present;\r
-\r
- Present = CardPresent ();\r
- if (gMMCHSMedia.MediaPresent) {\r
- if (!Present && !gMediaChange) {\r
- gMediaChange = TRUE;\r
- }\r
- } else {\r
- if (Present && !gMediaChange) {\r
- gMediaChange = TRUE;\r
- }\r
- }\r
-}\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-MMCHSInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = gBS->LocateProtocol (&gEmbeddedExternalDeviceProtocolGuid, NULL, (VOID **)&gTPS65950);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- ZeroMem (&gCardInfo, sizeof (CARD_INFO));\r
-\r
- Status = gBS->CreateEvent (EVT_TIMER | EVT_NOTIFY_SIGNAL, TPL_CALLBACK, TimerCallback, NULL, &gTimerEvent);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->SetTimer (gTimerEvent, TimerPeriodic, FixedPcdGet32 (PcdMmchsTimerFreq100NanoSeconds));\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //Publish BlockIO.\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &ImageHandle,\r
- &gEfiBlockIoProtocolGuid, &gBlockIo,\r
- &gEfiDevicePathProtocolGuid, &gMmcHsDevicePath,\r
- NULL\r
- );\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _MMCHS_H_\r
-#define _MMCHS_H_\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/OmapLib.h>\r
-#include <Library/OmapDmaLib.h>\r
-#include <Library/DmaLib.h>\r
-\r
-#include <Protocol/EmbeddedExternalDevice.h>\r
-#include <Protocol/BlockIo.h>\r
-#include <Protocol/DevicePath.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-#include <TPS65950.h>\r
-\r
-#define MAX_RETRY_COUNT (100*5)\r
-\r
-#define HCS BIT30 //Host capacity support/1 = Supporting high capacity\r
-#define CCS BIT30 //Card capacity status/1 = High capacity card\r
-typedef struct {\r
- UINT32 Reserved0: 7; // 0\r
- UINT32 V170_V195: 1; // 1.70V - 1.95V\r
- UINT32 V200_V260: 7; // 2.00V - 2.60V\r
- UINT32 V270_V360: 9; // 2.70V - 3.60V\r
- UINT32 RESERVED_1: 5; // Reserved\r
- UINT32 AccessMode: 2; // 00b (byte mode), 10b (sector mode)\r
- UINT32 Busy: 1; // This bit is set to LOW if the card has not finished the power up routine\r
-}OCR;\r
-\r
-typedef struct {\r
- UINT32 NOT_USED; // 1 [0:0]\r
- UINT32 CRC; // CRC7 checksum [7:1]\r
- UINT32 MDT; // Manufacturing date [19:8]\r
- UINT32 RESERVED_1; // Reserved [23:20]\r
- UINT32 PSN; // Product serial number [55:24]\r
- UINT8 PRV; // Product revision [63:56]\r
- UINT8 PNM[5]; // Product name [64:103]\r
- UINT16 OID; // OEM/Application ID [119:104]\r
- UINT8 MID; // Manufacturer ID [127:120]\r
-}CID;\r
-\r
-typedef struct {\r
- UINT8 NOT_USED: 1; // Not used, always 1 [0:0]\r
- UINT8 CRC: 7; // CRC [7:1]\r
-\r
- UINT8 RESERVED_1: 2; // Reserved [9:8]\r
- UINT8 FILE_FORMAT: 2; // File format [11:10]\r
- UINT8 TMP_WRITE_PROTECT: 1; // Temporary write protection [12:12]\r
- UINT8 PERM_WRITE_PROTECT: 1; // Permanent write protection [13:13]\r
- UINT8 COPY: 1; // Copy flag (OTP) [14:14]\r
- UINT8 FILE_FORMAT_GRP: 1; // File format group [15:15]\r
-\r
- UINT16 RESERVED_2: 5; // Reserved [20:16]\r
- UINT16 WRITE_BL_PARTIAL: 1; // Partial blocks for write allowed [21:21]\r
- UINT16 WRITE_BL_LEN: 4; // Max. write data block length [25:22]\r
- UINT16 R2W_FACTOR: 3; // Write speed factor [28:26]\r
- UINT16 RESERVED_3: 2; // Reserved [30:29]\r
- UINT16 WP_GRP_ENABLE: 1; // Write protect group enable [31:31]\r
-\r
- UINT32 WP_GRP_SIZE: 7; // Write protect group size [38:32]\r
- UINT32 SECTOR_SIZE: 7; // Erase sector size [45:39]\r
- UINT32 ERASE_BLK_EN: 1; // Erase single block enable [46:46]\r
- UINT32 C_SIZE_MULT: 3; // Device size multiplier [49:47]\r
- UINT32 VDD_W_CURR_MAX: 3; // Max. write current @ VDD max [52:50]\r
- UINT32 VDD_W_CURR_MIN: 3; // Max. write current @ VDD min [55:53]\r
- UINT32 VDD_R_CURR_MAX: 3; // Max. read current @ VDD max [58:56]\r
- UINT32 VDD_R_CURR_MIN: 3; // Max. read current @ VDD min [61:59]\r
- UINT32 C_SIZELow2: 2; // Device size [63:62]\r
-\r
- UINT32 C_SIZEHigh10: 10;// Device size [73:64]\r
- UINT32 RESERVED_4: 2; // Reserved [75:74]\r
- UINT32 DSR_IMP: 1; // DSR implemented [76:76]\r
- UINT32 READ_BLK_MISALIGN: 1; // Read block misalignment [77:77]\r
- UINT32 WRITE_BLK_MISALIGN: 1; // Write block misalignment [78:78]\r
- UINT32 READ_BL_PARTIAL: 1; // Partial blocks for read allowed [79:79]\r
- UINT32 READ_BL_LEN: 4; // Max. read data block length [83:80]\r
- UINT32 CCC: 12;// Card command classes [95:84]\r
-\r
- UINT8 TRAN_SPEED ; // Max. bus clock frequency [103:96]\r
- UINT8 NSAC ; // Data read access-time 2 in CLK cycles (NSAC*100) [111:104]\r
- UINT8 TAAC ; // Data read access-time 1 [119:112]\r
-\r
- UINT8 RESERVED_5: 6; // Reserved [125:120]\r
- UINT8 CSD_STRUCTURE: 2; // CSD structure [127:126]\r
-}CSD;\r
-\r
-typedef struct {\r
- UINT8 NOT_USED: 1; // Not used, always 1 [0:0]\r
- UINT8 CRC: 7; // CRC [7:1]\r
- UINT8 RESERVED_1: 2; // Reserved [9:8]\r
- UINT8 FILE_FORMAT: 2; // File format [11:10]\r
- UINT8 TMP_WRITE_PROTECT: 1; // Temporary write protection [12:12]\r
- UINT8 PERM_WRITE_PROTECT: 1; // Permanent write protection [13:13]\r
- UINT8 COPY: 1; // Copy flag (OTP) [14:14]\r
- UINT8 FILE_FORMAT_GRP: 1; // File format group [15:15]\r
- UINT16 RESERVED_2: 5; // Reserved [20:16]\r
- UINT16 WRITE_BL_PARTIAL: 1; // Partial blocks for write allowed [21:21]\r
- UINT16 WRITE_BL_LEN: 4; // Max. write data block length [25:22]\r
- UINT16 R2W_FACTOR: 3; // Write speed factor [28:26]\r
- UINT16 RESERVED_3: 2; // Reserved [30:29]\r
- UINT16 WP_GRP_ENABLE: 1; // Write protect group enable [31:31]\r
- UINT16 WP_GRP_SIZE: 7; // Write protect group size [38:32]\r
- UINT16 SECTOR_SIZE: 7; // Erase sector size [45:39]\r
- UINT16 ERASE_BLK_EN: 1; // Erase single block enable [46:46]\r
- UINT16 RESERVED_4: 1; // Reserved [47:47]\r
- UINT32 C_SIZELow16: 16;// Device size [69:48]\r
- UINT32 C_SIZEHigh6: 6; // Device size [69:48]\r
- UINT32 RESERVED_5: 6; // Reserved [75:70]\r
- UINT32 DSR_IMP: 1; // DSR implemented [76:76]\r
- UINT32 READ_BLK_MISALIGN: 1; // Read block misalignment [77:77]\r
- UINT32 WRITE_BLK_MISALIGN: 1; // Write block misalignment [78:78]\r
- UINT32 READ_BL_PARTIAL: 1; // Partial blocks for read allowed [79:79]\r
- UINT16 READ_BL_LEN: 4; // Max. read data block length [83:80]\r
- UINT16 CCC: 12;// Card command classes [95:84]\r
- UINT8 TRAN_SPEED ; // Max. bus clock frequency [103:96]\r
- UINT8 NSAC ; // Data read access-time 2 in CLK cycles (NSAC*100) [111:104]\r
- UINT8 TAAC ; // Data read access-time 1 [119:112]\r
- UINT8 RESERVED_6: 6; // 0 [125:120]\r
- UINT8 CSD_STRUCTURE: 2; // CSD structure [127:126]\r
-}CSD_SDV2;\r
-\r
-typedef enum {\r
- UNKNOWN_CARD,\r
- MMC_CARD, //MMC card\r
- SD_CARD, //SD 1.1 card\r
- SD_CARD_2, //SD 2.0 or above standard card\r
- SD_CARD_2_HIGH //SD 2.0 or above high capacity card\r
-} CARD_TYPE;\r
-\r
-typedef enum {\r
- READ,\r
- WRITE\r
-} OPERATION_TYPE;\r
-\r
-typedef struct {\r
- UINT16 RCA;\r
- UINTN BlockSize;\r
- UINTN NumBlocks;\r
- UINTN ClockFrequencySelect;\r
- CARD_TYPE CardType;\r
- OCR OCRData;\r
- CID CIDData;\r
- CSD CSDData;\r
-} CARD_INFO;\r
-\r
-EFI_STATUS\r
-DetectCard (\r
- VOID\r
- );\r
-\r
-extern EFI_BLOCK_IO_PROTOCOL gBlockIo;\r
-\r
-#endif\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = MMCHS\r
- FILE_GUID = 100c2cfa-b586-4198-9b4c-1683d195b1da\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = MMCHSInitialize\r
-\r
-\r
-[Sources.common]\r
- MMCHS.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- UefiLib\r
- UefiDriverEntryPoint\r
- MemoryAllocationLib\r
- IoLib\r
- OmapDmaLib\r
- DmaLib\r
-\r
-[Guids]\r
-\r
-[Protocols]\r
- gEfiBlockIoProtocolGuid\r
- gEfiCpuArchProtocolGuid\r
- gEfiDevicePathProtocolGuid\r
- gEmbeddedExternalDeviceProtocolGuid\r
-\r
-[Pcd]\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxMMCHS1Base\r
- gOmap35xxTokenSpaceGuid.PcdMmchsTimerFreq100NanoSeconds\r
-\r
-[depex]\r
- gEmbeddedExternalDeviceProtocolGuid\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.\r
-* Copyright (c) 2011 - 2014, ARM Limited. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#include "MmcHostDxe.h"\r
-\r
-EMBEDDED_EXTERNAL_DEVICE *gTPS65950;\r
-UINT8 mMaxDataTransferRate = 0;\r
-UINT32 mRca = 0;\r
-BOOLEAN mBitModeSet = FALSE;\r
-\r
-\r
-typedef struct {\r
- VENDOR_DEVICE_PATH Mmc;\r
- EFI_DEVICE_PATH End;\r
-} MMCHS_DEVICE_PATH;\r
-\r
-MMCHS_DEVICE_PATH gMMCDevicePath = {\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH,\r
- HW_VENDOR_DP,\r
- { (UINT8)(sizeof(VENDOR_DEVICE_PATH)), (UINT8)((sizeof(VENDOR_DEVICE_PATH)) >> 8) },\r
- },\r
- { 0xb615f1f5, 0x5088, 0x43cd, { 0x80, 0x9c, 0xa1, 0x6e, 0x52, 0x48, 0x7d, 0x00 } }\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- { sizeof (EFI_DEVICE_PATH_PROTOCOL), 0 }\r
- }\r
-};\r
-\r
-BOOLEAN\r
-IgnoreCommand (\r
- UINT32 Command\r
- )\r
-{\r
- switch(Command) {\r
- case MMC_CMD12:\r
- return TRUE;\r
- case MMC_CMD13:\r
- return TRUE;\r
- default:\r
- return FALSE;\r
- }\r
-}\r
-\r
-UINT32\r
-TranslateCommand (\r
- UINT32 Command\r
- )\r
-{\r
- UINT32 Translation;\r
-\r
- switch(Command) {\r
- case MMC_CMD2:\r
- Translation = CMD2;\r
- break;\r
- case MMC_CMD3:\r
- Translation = CMD3;\r
- break;\r
- /*case MMC_CMD6:\r
- Translation = CMD6;\r
- break;*/\r
- case MMC_CMD7:\r
- Translation = CMD7;\r
- break;\r
- case MMC_CMD8:\r
- Translation = CMD8;\r
- break;\r
- case MMC_CMD9:\r
- Translation = CMD9;\r
- break;\r
- /*case MMC_CMD12:\r
- Translation = CMD12;\r
- break;\r
- case MMC_CMD13:\r
- Translation = CMD13;\r
- break;*/\r
- case MMC_CMD16:\r
- Translation = CMD16;\r
- break;\r
- case MMC_CMD17:\r
- Translation = 0x113A0014;//CMD17;\r
- break;\r
- case MMC_CMD24:\r
- Translation = CMD24 | 4;\r
- break;\r
- case MMC_CMD55:\r
- Translation = CMD55;\r
- break;\r
- case MMC_ACMD41:\r
- Translation = ACMD41;\r
- break;\r
- default:\r
- Translation = Command;\r
- }\r
-\r
- return Translation;\r
-}\r
-\r
-VOID\r
-CalculateCardCLKD (\r
- UINTN *ClockFrequencySelect\r
- )\r
-{\r
- UINTN TransferRateValue = 0;\r
- UINTN TimeValue = 0 ;\r
- UINTN Frequency = 0;\r
-\r
- DEBUG ((DEBUG_BLKIO, "CalculateCardCLKD()\n"));\r
-\r
- // For SD Cards we would need to send CMD6 to set\r
- // speeds abouve 25MHz. High Speed mode 50 MHz and up\r
-\r
- // Calculate Transfer rate unit (Bits 2:0 of TRAN_SPEED)\r
- switch (mMaxDataTransferRate & 0x7) { // 2\r
- case 0:\r
- TransferRateValue = 100 * 1000;\r
- break;\r
-\r
- case 1:\r
- TransferRateValue = 1 * 1000 * 1000;\r
- break;\r
-\r
- case 2:\r
- TransferRateValue = 10 * 1000 * 1000;\r
- break;\r
-\r
- case 3:\r
- TransferRateValue = 100 * 1000 * 1000;\r
- break;\r
-\r
- default:\r
- DEBUG ((DEBUG_BLKIO, "Invalid parameter.\n"));\r
- ASSERT(FALSE);\r
- return;\r
- }\r
-\r
- //Calculate Time value (Bits 6:3 of TRAN_SPEED)\r
- switch ((mMaxDataTransferRate >> 3) & 0xF) { // 6\r
- case 1:\r
- TimeValue = 10;\r
- break;\r
-\r
- case 2:\r
- TimeValue = 12;\r
- break;\r
-\r
- case 3:\r
- TimeValue = 13;\r
- break;\r
-\r
- case 4:\r
- TimeValue = 15;\r
- break;\r
-\r
- case 5:\r
- TimeValue = 20;\r
- break;\r
-\r
- case 6:\r
- TimeValue = 25;\r
- break;\r
-\r
- case 7:\r
- TimeValue = 30;\r
- break;\r
-\r
- case 8:\r
- TimeValue = 35;\r
- break;\r
-\r
- case 9:\r
- TimeValue = 40;\r
- break;\r
-\r
- case 10:\r
- TimeValue = 45;\r
- break;\r
-\r
- case 11:\r
- TimeValue = 50;\r
- break;\r
-\r
- case 12:\r
- TimeValue = 55;\r
- break;\r
-\r
- case 13:\r
- TimeValue = 60;\r
- break;\r
-\r
- case 14:\r
- TimeValue = 70;\r
- break;\r
-\r
- case 15:\r
- TimeValue = 80;\r
- break;\r
-\r
- default:\r
- DEBUG ((DEBUG_BLKIO, "Invalid parameter.\n"));\r
- ASSERT(FALSE);\r
- return;\r
- }\r
-\r
- Frequency = TransferRateValue * TimeValue/10;\r
-\r
- // Calculate Clock divider value to program in MMCHS_SYSCTL[CLKD] field.\r
- *ClockFrequencySelect = ((MMC_REFERENCE_CLK/Frequency) + 1);\r
-\r
- DEBUG ((DEBUG_BLKIO, "mMaxDataTransferRate: 0x%x, Frequency: %d KHz, ClockFrequencySelect: %x\n", mMaxDataTransferRate, Frequency/1000, *ClockFrequencySelect));\r
-}\r
-\r
-VOID\r
-UpdateMMCHSClkFrequency (\r
- UINTN NewCLKD\r
- )\r
-{\r
- DEBUG ((DEBUG_BLKIO, "UpdateMMCHSClkFrequency()\n"));\r
-\r
- // Set Clock enable to 0x0 to not provide the clock to the card\r
- MmioAnd32 (MMCHS_SYSCTL, ~CEN);\r
-\r
- // Set new clock frequency.\r
- MmioAndThenOr32 (MMCHS_SYSCTL, ~CLKD_MASK, NewCLKD << 6);\r
-\r
- // Poll till Internal Clock Stable\r
- while ((MmioRead32 (MMCHS_SYSCTL) & ICS_MASK) != ICS);\r
-\r
- // Set Clock enable to 0x1 to provide the clock to the card\r
- MmioOr32 (MMCHS_SYSCTL, CEN);\r
-}\r
-\r
-EFI_STATUS\r
-InitializeMMCHS (\r
- VOID\r
- )\r
-{\r
- UINT8 Data;\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((DEBUG_BLKIO, "InitializeMMCHS()\n"));\r
-\r
- // Select Device group to belong to P1 device group in Power IC.\r
- Data = DEV_GRP_P1;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, VMMC1_DEV_GRP), 1, &Data);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- // Configure voltage regulator for MMC1 in Power IC to output 3.0 voltage.\r
- Data = VSEL_3_00V;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, VMMC1_DEDICATED_REG), 1, &Data);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- // After ramping up voltage, set VDDS stable bit to indicate that voltage level is stable.\r
- MmioOr32 (CONTROL_PBIAS_LITE, (PBIASLITEVMODE0 | PBIASLITEPWRDNZ0 | PBIASSPEEDCTRL0 | PBIASLITEVMODE1 | PBIASLITEWRDNZ1));\r
-\r
- // Enable WP GPIO\r
- MmioAndThenOr32 (GPIO1_BASE + GPIO_OE, ~BIT23, BIT23);\r
-\r
- // Enable Card Detect\r
- Data = CARD_DETECT_ENABLE;\r
- gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID2, TPS65950_GPIO_CTRL), 1, &Data);\r
-\r
- return Status;\r
-}\r
-\r
-BOOLEAN\r
-MMCIsCardPresent (\r
- IN EFI_MMC_HOST_PROTOCOL *This\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data;\r
-\r
- //\r
- // Card detect is a GPIO0 on the TPS65950\r
- //\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID2, GPIODATAIN1), 1, &Data);\r
- if (EFI_ERROR (Status)) {\r
- return FALSE;\r
- }\r
-\r
- return !(Data & CARD_DETECT_BIT);\r
-}\r
-\r
-BOOLEAN\r
-MMCIsReadOnly (\r
- IN EFI_MMC_HOST_PROTOCOL *This\r
- )\r
-{\r
- /* Note:\r
- * On our BeagleBoard the SD card WP pin is always read as TRUE.\r
- * Probably something wrong with GPIO configuration.\r
- * BeagleBoard-xM uses microSD cards so there is no write protect at all.\r
- * Hence commenting out SD card WP pin read status.\r
- */\r
- //return (MmioRead32 (GPIO1_BASE + GPIO_DATAIN) & BIT23) == BIT23;\r
- return 0;\r
-\r
-}\r
-\r
-// TODO\r
-EFI_GUID mPL180MciDevicePathGuid = EFI_CALLER_ID_GUID;\r
-\r
-EFI_STATUS\r
-MMCBuildDevicePath (\r
- IN EFI_MMC_HOST_PROTOCOL *This,\r
- IN EFI_DEVICE_PATH_PROTOCOL **DevicePath\r
- )\r
-{\r
- EFI_DEVICE_PATH_PROTOCOL *NewDevicePathNode;\r
-\r
- NewDevicePathNode = CreateDeviceNode(HARDWARE_DEVICE_PATH,HW_VENDOR_DP,sizeof(VENDOR_DEVICE_PATH));\r
- CopyGuid(&((VENDOR_DEVICE_PATH*)NewDevicePathNode)->Guid,&mPL180MciDevicePathGuid);\r
- *DevicePath = NewDevicePathNode;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-MMCSendCommand (\r
- IN EFI_MMC_HOST_PROTOCOL *This,\r
- IN MMC_CMD MmcCmd,\r
- IN UINT32 Argument\r
- )\r
-{\r
- UINTN MmcStatus;\r
- UINTN RetryCount = 0;\r
-\r
- if (IgnoreCommand(MmcCmd))\r
- return EFI_SUCCESS;\r
-\r
- MmcCmd = TranslateCommand(MmcCmd);\r
-\r
- //DEBUG ((EFI_D_ERROR, "MMCSendCommand(%d)\n", MmcCmd));\r
-\r
- // Check if command line is in use or not. Poll till command line is available.\r
- while ((MmioRead32 (MMCHS_PSTATE) & DATI_MASK) == DATI_NOT_ALLOWED);\r
-\r
- // Provide the block size.\r
- MmioWrite32 (MMCHS_BLK, BLEN_512BYTES);\r
-\r
- // Setting Data timeout counter value to max value.\r
- MmioAndThenOr32 (MMCHS_SYSCTL, ~DTO_MASK, DTO_VAL);\r
-\r
- // Clear Status register.\r
- MmioWrite32 (MMCHS_STAT, 0xFFFFFFFF);\r
-\r
- // Set command argument register\r
- MmioWrite32 (MMCHS_ARG, Argument);\r
-\r
- //TODO: fix this\r
- //Enable interrupt enable events to occur\r
- //MmioWrite32 (MMCHS_IE, CmdInterruptEnableVal);\r
-\r
- // Send a command\r
- MmioWrite32 (MMCHS_CMD, MmcCmd);\r
-\r
- // Check for the command status.\r
- while (RetryCount < MAX_RETRY_COUNT) {\r
- do {\r
- MmcStatus = MmioRead32 (MMCHS_STAT);\r
- } while (MmcStatus == 0);\r
-\r
- // Read status of command response\r
- if ((MmcStatus & ERRI) != 0) {\r
-\r
- // Perform soft-reset for mmci_cmd line.\r
- MmioOr32 (MMCHS_SYSCTL, SRC);\r
- while ((MmioRead32 (MMCHS_SYSCTL) & SRC));\r
-\r
- //DEBUG ((EFI_D_INFO, "MmcStatus: 0x%x\n", MmcStatus));\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- // Check if command is completed.\r
- if ((MmcStatus & CC) == CC) {\r
- MmioWrite32 (MMCHS_STAT, CC);\r
- break;\r
- }\r
-\r
- RetryCount++;\r
- }\r
-\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- DEBUG ((DEBUG_BLKIO, "MMCSendCommand: Timeout\n"));\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-MMCNotifyState (\r
- IN EFI_MMC_HOST_PROTOCOL *This,\r
- IN MMC_STATE State\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN FreqSel;\r
-\r
- switch(State) {\r
- case MmcInvalidState:\r
- ASSERT(0);\r
- break;\r
- case MmcHwInitializationState:\r
- mBitModeSet = FALSE;\r
-\r
- DEBUG ((DEBUG_BLKIO, "MMCHwInitializationState()\n"));\r
- Status = InitializeMMCHS ();\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((DEBUG_BLKIO, "Initialize MMC host controller fails. Status: %x\n", Status));\r
- return Status;\r
- }\r
-\r
- // Software reset of the MMCHS host controller.\r
- MmioWrite32 (MMCHS_SYSCONFIG, SOFTRESET);\r
- gBS->Stall(1000);\r
- while ((MmioRead32 (MMCHS_SYSSTATUS) & RESETDONE_MASK) != RESETDONE);\r
-\r
- // Soft reset for all.\r
- MmioWrite32 (MMCHS_SYSCTL, SRA);\r
- gBS->Stall(1000);\r
- while ((MmioRead32 (MMCHS_SYSCTL) & SRA) != 0x0);\r
-\r
- //Voltage capabilities initialization. Activate VS18 and VS30.\r
- MmioOr32 (MMCHS_CAPA, (VS30 | VS18));\r
-\r
- // Wakeup configuration\r
- MmioOr32 (MMCHS_SYSCONFIG, ENAWAKEUP);\r
- MmioOr32 (MMCHS_HCTL, IWE);\r
-\r
- // MMCHS Controller default initialization\r
- MmioOr32 (MMCHS_CON, (OD | DW8_1_4_BIT | CEATA_OFF));\r
-\r
- MmioWrite32 (MMCHS_HCTL, (SDVS_3_0_V | DTW_1_BIT | SDBP_OFF));\r
-\r
- // Enable internal clock\r
- MmioOr32 (MMCHS_SYSCTL, ICE);\r
-\r
- // Set the clock frequency to 80KHz.\r
- UpdateMMCHSClkFrequency (CLKD_80KHZ);\r
-\r
- // Enable SD bus power.\r
- MmioOr32 (MMCHS_HCTL, (SDBP_ON));\r
-\r
- // Poll till SD bus power bit is set.\r
- while ((MmioRead32 (MMCHS_HCTL) & SDBP_MASK) != SDBP_ON);\r
-\r
- // Enable interrupts.\r
- MmioWrite32 (MMCHS_IE, (BADA_EN | CERR_EN | DEB_EN | DCRC_EN | DTO_EN | CIE_EN |\r
- CEB_EN | CCRC_EN | CTO_EN | BRR_EN | BWR_EN | TC_EN | CC_EN));\r
-\r
- // Controller INIT procedure start.\r
- MmioOr32 (MMCHS_CON, INIT);\r
- MmioWrite32 (MMCHS_CMD, 0x00000000);\r
- while (!(MmioRead32 (MMCHS_STAT) & CC));\r
-\r
- // Wait for 1 ms\r
- gBS->Stall (1000);\r
-\r
- // Set CC bit to 0x1 to clear the flag\r
- MmioOr32 (MMCHS_STAT, CC);\r
-\r
- // Retry INIT procedure.\r
- MmioWrite32 (MMCHS_CMD, 0x00000000);\r
- while (!(MmioRead32 (MMCHS_STAT) & CC));\r
-\r
- // End initialization sequence\r
- MmioAnd32 (MMCHS_CON, ~INIT);\r
-\r
- MmioOr32 (MMCHS_HCTL, (SDVS_3_0_V | DTW_1_BIT | SDBP_ON));\r
-\r
- // Change clock frequency to 400KHz to fit protocol\r
- UpdateMMCHSClkFrequency(CLKD_400KHZ);\r
-\r
- MmioOr32 (MMCHS_CON, OD);\r
- break;\r
- case MmcIdleState:\r
- break;\r
- case MmcReadyState:\r
- break;\r
- case MmcIdentificationState:\r
- break;\r
- case MmcStandByState:\r
- CalculateCardCLKD (&FreqSel);\r
- UpdateMMCHSClkFrequency (FreqSel);\r
- break;\r
- case MmcTransferState:\r
- if (!mBitModeSet) {\r
- Status = MMCSendCommand (This, CMD55, mRca << 16);\r
- if (!EFI_ERROR (Status)) {\r
- // Set device into 4-bit data bus mode\r
- Status = MMCSendCommand (This, ACMD6, 0x2);\r
- if (!EFI_ERROR (Status)) {\r
- // Set host controler into 4-bit mode\r
- MmioOr32 (MMCHS_HCTL, DTW_4_BIT);\r
- DEBUG ((DEBUG_BLKIO, "SD Memory Card set to 4-bit mode\n"));\r
- mBitModeSet = TRUE;\r
- }\r
- }\r
- }\r
- break;\r
- case MmcSendingDataState:\r
- break;\r
- case MmcReceiveDataState:\r
- break;\r
- case MmcProgrammingState:\r
- break;\r
- case MmcDisconnectState:\r
- default:\r
- ASSERT(0);\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-MMCReceiveResponse (\r
- IN EFI_MMC_HOST_PROTOCOL *This,\r
- IN MMC_RESPONSE_TYPE Type,\r
- IN UINT32* Buffer\r
- )\r
-{\r
- if (Buffer == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Type == MMC_RESPONSE_TYPE_R2) {\r
- Buffer[0] = MmioRead32 (MMCHS_RSP10);\r
- Buffer[1] = MmioRead32 (MMCHS_RSP32);\r
- Buffer[2] = MmioRead32 (MMCHS_RSP54);\r
- Buffer[3] = MmioRead32 (MMCHS_RSP76);\r
- } else {\r
- Buffer[0] = MmioRead32 (MMCHS_RSP10);\r
- }\r
-\r
- if (Type == MMC_RESPONSE_TYPE_CSD) {\r
- mMaxDataTransferRate = Buffer[3] & 0xFF;\r
- } else if (Type == MMC_RESPONSE_TYPE_RCA) {\r
- mRca = Buffer[0] >> 16;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-MMCReadBlockData (\r
- IN EFI_MMC_HOST_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Length,\r
- IN UINT32* Buffer\r
- )\r
-{\r
- UINTN MmcStatus;\r
- UINTN Count;\r
- UINTN RetryCount = 0;\r
-\r
- DEBUG ((DEBUG_BLKIO, "MMCReadBlockData(LBA: 0x%x, Length: 0x%x, Buffer: 0x%x)\n", Lba, Length, Buffer));\r
-\r
- // Check controller status to make sure there is no error.\r
- while (RetryCount < MAX_RETRY_COUNT) {\r
- do {\r
- // Read Status.\r
- MmcStatus = MmioRead32 (MMCHS_STAT);\r
- } while(MmcStatus == 0);\r
-\r
- // Check if Buffer read ready (BRR) bit is set?\r
- if (MmcStatus & BRR) {\r
-\r
- // Clear BRR bit\r
- MmioOr32 (MMCHS_STAT, BRR);\r
-\r
- for (Count = 0; Count < Length / 4; Count++) {\r
- *Buffer++ = MmioRead32(MMCHS_DATA);\r
- }\r
- break;\r
- }\r
- RetryCount++;\r
- }\r
-\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-MMCWriteBlockData (\r
- IN EFI_MMC_HOST_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Length,\r
- IN UINT32* Buffer\r
- )\r
-{\r
- UINTN MmcStatus;\r
- UINTN Count;\r
- UINTN RetryCount = 0;\r
-\r
- // Check controller status to make sure there is no error.\r
- while (RetryCount < MAX_RETRY_COUNT) {\r
- do {\r
- // Read Status.\r
- MmcStatus = MmioRead32 (MMCHS_STAT);\r
- } while(MmcStatus == 0);\r
-\r
- // Check if Buffer write ready (BWR) bit is set?\r
- if (MmcStatus & BWR) {\r
-\r
- // Clear BWR bit\r
- MmioOr32 (MMCHS_STAT, BWR);\r
-\r
- // Write block worth of data.\r
- for (Count = 0; Count < Length / 4; Count++) {\r
- MmioWrite32 (MMCHS_DATA, *Buffer++);\r
- }\r
-\r
- break;\r
- }\r
- RetryCount++;\r
- }\r
-\r
- if (RetryCount == MAX_RETRY_COUNT) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_MMC_HOST_PROTOCOL gMMCHost = {\r
- MMC_HOST_PROTOCOL_REVISION,\r
- MMCIsCardPresent,\r
- MMCIsReadOnly,\r
- MMCBuildDevicePath,\r
- MMCNotifyState,\r
- MMCSendCommand,\r
- MMCReceiveResponse,\r
- MMCReadBlockData,\r
- MMCWriteBlockData\r
-};\r
-\r
-EFI_STATUS\r
-MMCInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE Handle = NULL;\r
-\r
- DEBUG ((DEBUG_BLKIO, "MMCInitialize()\n"));\r
-\r
- Status = gBS->LocateProtocol (&gEmbeddedExternalDeviceProtocolGuid, NULL, (VOID **)&gTPS65950);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Handle,\r
- &gEfiMmcHostProtocolGuid, &gMMCHost,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-*\r
-* Copyright (c) 2011, ARM Limited. All rights reserved.\r
-*\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
-*\r
-**/\r
-\r
-#ifndef _MMC_HOST_DXE_H_\r
-#define _MMC_HOST_DXE_H_\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/OmapLib.h>\r
-#include <Library/OmapDmaLib.h>\r
-#include <Library/DmaLib.h>\r
-\r
-#include <Protocol/EmbeddedExternalDevice.h>\r
-#include <Protocol/BlockIo.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/MmcHost.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-#include <TPS65950.h>\r
-\r
-#define MAX_RETRY_COUNT (100*5)\r
-\r
-extern EFI_BLOCK_IO_PROTOCOL gBlockIo;\r
-\r
-#endif\r
+++ /dev/null
-# Copyright (c) 2011, ARM Limited. All rights reserved.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = MMC\r
- FILE_GUID = 100c2cfa-b586-4198-9b4c-1683d195b1da\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = MMCInitialize\r
-\r
-\r
-[Sources.common]\r
- MmcHostDxe.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- UefiLib\r
- UefiDriverEntryPoint\r
- MemoryAllocationLib\r
- IoLib\r
- OmapDmaLib\r
- DmaLib\r
-\r
-[Guids]\r
-\r
-[Protocols]\r
- gEfiBlockIoProtocolGuid\r
- gEfiCpuArchProtocolGuid\r
- gEfiDevicePathProtocolGuid\r
- gEmbeddedExternalDeviceProtocolGuid\r
- gEfiMmcHostProtocolGuid\r
-\r
-[Pcd]\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxMMCHS1Base\r
- gOmap35xxTokenSpaceGuid.PcdMmchsTimerFreq100NanoSeconds\r
-\r
-[depex]\r
- gEmbeddedExternalDeviceProtocolGuid\r
+++ /dev/null
-#/** @file\r
-# Omap35xx SoC package.\r
-#\r
-# Copyright (c) 2009 - 2010, Apple Inc. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- DEC_SPECIFICATION = 0x00010005\r
- PACKAGE_NAME = Omap35xxPkg\r
- PACKAGE_GUID = D196A631-B7B7-4953-A3EE-0F773CBABF20\r
- PACKAGE_VERSION = 0.1\r
-\r
-################################################################################\r
-#\r
-# Include Section - list of Include Paths that are provided by this package.\r
-# Comments are used for Keywords and Module Types.\r
-#\r
-# Supported Module Types:\r
-# BASE SEC PEI_CORE PEIM DXE_CORE DXE_DRIVER DXE_RUNTIME_DRIVER DXE_SMM_DRIVER DXE_SAL_DRIVER UEFI_DRIVER UEFI_APPLICATION\r
-#\r
-################################################################################\r
-[Includes.common]\r
- Include # Root include for the package\r
-\r
-[LibraryClasses]\r
- ## @libraryclass Abstract location of basic OMAP components\r
- ##\r
- OmapLib|Include/Library/OmapLib.h\r
-\r
- ## @libraryclass Abstract OMAP and ARM DMA, modeled after PCI IO protocol\r
- ##\r
- OmapDmaLib|Include/Library/OmapDmaLib.h\r
-\r
-\r
-[Guids.common]\r
- gOmap35xxTokenSpaceGuid = { 0x24b09abe, 0x4e47, 0x481c, { 0xa9, 0xad, 0xce, 0xf1, 0x2c, 0x39, 0x23, 0x27} }\r
-\r
-[PcdsFeatureFlag.common]\r
-\r
-[PcdsFixedAtBuild.common]\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxConsoleUart|3|UINT32|0x00000202\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxGpmcOffset|0x00000000|UINT32|0x00000203\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxMMCHS1Base|0x00000000|UINT32|0x00000204\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxArchTimer|3|UINT32|0x00000205\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxFreeTimer|4|UINT32|0x00000206\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxDebugAgentTimer|5|UINT32|0x00000207\r
- gOmap35xxTokenSpaceGuid.PcdDebugAgentTimerFreqNanoSeconds|77|UINT32|0x00000208\r
- gOmap35xxTokenSpaceGuid.PcdMmchsTimerFreq100NanoSeconds|1000000|UINT32|0x00000209\r
-\r
+++ /dev/null
-#/** @file\r
-# Omap35xx SoC package.\r
-#\r
-# Copyright (c) 2009 - 2010, Apple Inc. All rights reserved.<BR>\r
-# Copyright (c) 2016, Linaro Ltd. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- PLATFORM_NAME = Omap35xxPkg\r
- PLATFORM_GUID = D196A631-B7B7-4953-A3EE-0F773CBABF20\r
- PLATFORM_VERSION = 0.1\r
- DSC_SPECIFICATION = 0x00010005\r
- OUTPUT_DIRECTORY = Build/Omap35xxPkg\r
- SUPPORTED_ARCHITECTURES = ARM\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
- DEFINE TARGET_HACK = DEBUG\r
-\r
-\r
-[LibraryClasses.common]\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
-\r
- ArmLib|ArmPkg/Library/ArmLib/ArmBaseLib.inf\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
-\r
- BaseLib|MdePkg/Library/BaseLib/BaseLib.inf\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLib/BaseMemoryLib.inf\r
-\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
-\r
- CacheMaintenanceLib|ArmPkg/Library/ArmCacheMaintenanceLib/ArmCacheMaintenanceLib.inf\r
- DefaultExceptioHandlerLib|ArmPkg/Library/DefaultExceptionHandlerLib/DefaultExceptionHandlerLib.inf\r
- PrePiLib|EmbeddedPkg/Library/PrePiLib/PrePiLib.inf\r
-\r
- RealTimeClockLib|EmbeddedPkg/Library/TemplateRealTimeClockLib/TemplateRealTimeClockLib.inf\r
-\r
- IoLib|MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf\r
- OmapLib|Omap35xxPkg/Library/OmapLib/OmapLib.inf\r
- OmapDmaLib|Omap35xxPkg/Library/OmapDmaLib/OmapDmaLib.inf\r
-\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- UefiLib|MdePkg/Library/UefiLib/UefiLib.inf\r
- UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf\r
- DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf\r
- UefiBootServicesTableLib|MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf\r
-\r
- DxeServicesTableLib|MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf\r
- UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf\r
- UefiApplicationEntryPoint|MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf\r
- DmaLib|EmbeddedPkg/Library/NonCoherentDmaLib/NonCoherentDmaLib.inf\r
-\r
- TimerLib|Omap35xxPkg/Library/Omap35xxTimerLib/Omap35xxTimerLib.inf\r
-\r
-#\r
-# Assume everything is fixed at build\r
-#\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
- UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntimeLib.inf\r
-\r
- CpuLib|MdePkg/Library/BaseCpuLib/BaseCpuLib.inf\r
-\r
-\r
-[LibraryClasses.common.DXE_DRIVER]\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
- NonDiscoverableDeviceRegistrationLib|MdeModulePkg/Library/NonDiscoverableDeviceRegistrationLib/NonDiscoverableDeviceRegistrationLib.inf\r
-\r
-[LibraryClasses.ARM]\r
- NULL|ArmPkg/Library/CompilerIntrinsicsLib/CompilerIntrinsicsLib.inf\r
- NULL|MdePkg/Library/BaseStackCheckLib/BaseStackCheckLib.inf\r
-\r
-[BuildOptions]\r
- XCODE:*_*_ARM_ARCHCC_FLAGS == -arch armv7 -march=armv7\r
- XCODE:*_*_ARM_ARCHASM_FLAGS == -arch armv7\r
- XCODE:*_*_ARM_ARCHDLINK_FLAGS == -arch armv7\r
-\r
- GCC:*_*_ARM_ARCHCC_FLAGS == -march=armv7-a -mthumb\r
- GCC:*_*_ARM_ARCHASM_FLAGS == -march=armv7-a\r
-\r
- RVCT:*_*_ARM_ARCHCC_FLAGS == --cpu 7-A\r
- RVCT:*_*_ARM_ARCHASM_FLAGS == --cpu 7-A\r
-\r
- *_*_*_CC_FLAGS = -DDISABLE_NEW_DEPRECATED_INTERFACES\r
-\r
-################################################################################\r
-#\r
-# Pcd Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-\r
-\r
-[PcdsFixedAtBuild.common]\r
-\r
-# DEBUG_ASSERT_ENABLED 0x01\r
-# DEBUG_PRINT_ENABLED 0x02\r
-# DEBUG_CODE_ENABLED 0x04\r
-# CLEAR_MEMORY_ENABLED 0x08\r
-# ASSERT_BREAKPOINT_ENABLED 0x10\r
-# ASSERT_DEADLOOP_ENABLED 0x20\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2f\r
-\r
-# DEBUG_INIT 0x00000001 // Initialization\r
-# DEBUG_WARN 0x00000002 // Warnings\r
-# DEBUG_LOAD 0x00000004 // Load events\r
-# DEBUG_FS 0x00000008 // EFI File system\r
-# DEBUG_POOL 0x00000010 // Alloc & Free (pool)\r
-# DEBUG_PAGE 0x00000020 // Alloc & Free (page)\r
-# DEBUG_INFO 0x00000040 // Informational debug messages\r
-# DEBUG_DISPATCH 0x00000080 // PEI/DXE/SMM Dispatchers\r
-# DEBUG_VARIABLE 0x00000100 // Variable\r
-# DEBUG_BM 0x00000400 // Boot Manager\r
-# DEBUG_BLKIO 0x00001000 // BlkIo Driver\r
-# DEBUG_NET 0x00004000 // SNP Driver\r
-# DEBUG_UNDI 0x00010000 // UNDI Driver\r
-# DEBUG_LOADFILE 0x00020000 // LoadFile\r
-# DEBUG_EVENT 0x00080000 // Event messages\r
-# DEBUG_GCD 0x00100000 // Global Coherency Database changes\r
-# DEBUG_CACHE 0x00200000 // Memory range cachability changes\r
-# DEBUG_VERBOSE 0x00400000 // Detailed debug messages that may\r
-# // significantly impact boot performance\r
-# DEBUG_ERROR 0x80000000 // Error\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000004\r
-\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-\r
- gEmbeddedTokenSpaceGuid.PcdFlashFvMainBase|0\r
- gEmbeddedTokenSpaceGuid.PcdFlashFvMainSize|0\r
- gEmbeddedTokenSpaceGuid.PcdPrePiStackBase|0x87FE0000 # stack at top of memory\r
- gEmbeddedTokenSpaceGuid.PcdPrePiStackSize|0x20000 # 128K stack\r
- gArmTokenSpaceGuid.PcdCpuVectorBaseAddress|0x80000000\r
- gArmTokenSpaceGuid.PcdCpuResetAddress|0x80008000\r
-\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxGpmcOffset|0x6E000000\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxMMCHS1Base|0x4809C000\r
-\r
- # Console\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxConsoleUart|3\r
-\r
- # Timers\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxArchTimer|3\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxFreeTimer|4\r
- gEmbeddedTokenSpaceGuid.PcdTimerPeriod|100000\r
- gEmbeddedTokenSpaceGuid.PcdEmbeddedPerformanceCounterPeriodInNanoseconds|77\r
- gEmbeddedTokenSpaceGuid.PcdEmbeddedPerformanceCounterFrequencyInHz|13000000\r
-\r
- # OMAP Interrupt Controller\r
- gEmbeddedTokenSpaceGuid.PcdInterruptBaseAddress|0x48200000\r
-\r
-################################################################################\r
-#\r
-# Components Section - list of all EDK II Modules needed by this Platform\r
-#\r
-################################################################################\r
-[Components.common]\r
- Omap35xxPkg/Library/Omap35xxTimerLib/Omap35xxTimerLib.inf\r
- Omap35xxPkg/Library/OmapLib/OmapLib.inf\r
- Omap35xxPkg/Library/OmapDmaLib/OmapDmaLib.inf\r
-\r
- Omap35xxPkg/Flash/Flash.inf\r
- Omap35xxPkg/MMCHSDxe/MMCHS.inf\r
- Omap35xxPkg/SmbusDxe/Smbus.inf\r
- Omap35xxPkg/Gpio/Gpio.inf\r
- Omap35xxPkg/InterruptDxe/InterruptDxe.inf\r
- Omap35xxPkg/TimerDxe/TimerDxe.inf\r
- Omap35xxPkg/TPS65950Dxe/TPS65950.inf\r
-\r
- Omap35xxPkg/LcdGraphicsOutputDxe/LcdGraphicsOutputDxe.inf\r
- Omap35xxPkg/Library/DebugAgentTimerLib/DebugAgentTimerLib.inf\r
- Omap35xxPkg/Library/GdbSerialLib/GdbSerialLib.inf\r
- Omap35xxPkg/Library/RealTimeClockLib/RealTimeClockLib.inf\r
- Omap35xxPkg/Library/SerialPortLib/SerialPortLib.inf\r
- Omap35xxPkg/MmcHostDxe/MmcHostDxe.inf\r
- Omap35xxPkg/PciEmulation/PciEmulation.inf\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
- Copyright (c) 2016, Linaro, Ltd. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/NonDiscoverableDeviceRegistrationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-\r
-#include <Protocol/EmbeddedExternalDevice.h>\r
-\r
-#include <TPS65950.h>\r
-#include <Omap3530/Omap3530.h>\r
-\r
-EMBEDDED_EXTERNAL_DEVICE *gTPS65950;\r
-\r
-#define HOST_CONTROLLER_OPERATION_REG_SIZE 0x44\r
-\r
-STATIC\r
-EFI_STATUS\r
-ConfigureUSBHost (\r
- NON_DISCOVERABLE_DEVICE *Device\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data = 0;\r
-\r
- // Take USB host out of force-standby mode\r
- MmioWrite32 (UHH_SYSCONFIG, UHH_SYSCONFIG_MIDLEMODE_NO_STANDBY\r
- | UHH_SYSCONFIG_CLOCKACTIVITY_ON\r
- | UHH_SYSCONFIG_SIDLEMODE_NO_STANDBY\r
- | UHH_SYSCONFIG_ENAWAKEUP_ENABLE\r
- | UHH_SYSCONFIG_AUTOIDLE_ALWAYS_RUN);\r
- MmioWrite32 (UHH_HOSTCONFIG, UHH_HOSTCONFIG_P3_CONNECT_STATUS_DISCONNECT\r
- | UHH_HOSTCONFIG_P2_CONNECT_STATUS_DISCONNECT\r
- | UHH_HOSTCONFIG_P1_CONNECT_STATUS_DISCONNECT\r
- | UHH_HOSTCONFIG_ENA_INCR_ALIGN_DISABLE\r
- | UHH_HOSTCONFIG_ENA_INCR16_ENABLE\r
- | UHH_HOSTCONFIG_ENA_INCR8_ENABLE\r
- | UHH_HOSTCONFIG_ENA_INCR4_ENABLE\r
- | UHH_HOSTCONFIG_AUTOPPD_ON_OVERCUR_EN_ON\r
- | UHH_HOSTCONFIG_P1_ULPI_BYPASS_ULPI_MODE);\r
-\r
- // USB reset (GPIO 147 - Port 5 pin 19) output high\r
- MmioAnd32 (GPIO5_BASE + GPIO_OE, ~BIT19);\r
- MmioWrite32 (GPIO5_BASE + GPIO_SETDATAOUT, BIT19);\r
-\r
- // Get the Power IC protocol\r
- Status = gBS->LocateProtocol (&gEmbeddedExternalDeviceProtocolGuid, NULL, (VOID **)&gTPS65950);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Power the USB PHY\r
- Data = VAUX_DEV_GRP_P1;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, VAUX2_DEV_GRP), 1, &Data);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- Data = VAUX_DEDICATED_18V;\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID4, VAUX2_DEDICATED), 1, &Data);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Enable power to the USB hub\r
- Status = gTPS65950->Read (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID3, LEDEN), 1, &Data);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // LEDAON controls the power to the USB host, PWM is disabled\r
- Data &= ~LEDAPWM;\r
- Data |= LEDAON;\r
-\r
- Status = gTPS65950->Write (gTPS65950, EXTERNAL_DEVICE_REGISTER(I2C_ADDR_GRP_ID3, LEDEN), 1, &Data);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PciEmulationEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- UINT8 CapabilityLength;\r
- UINT8 PhysicalPorts;\r
- UINTN MemorySize;\r
-\r
- CapabilityLength = MmioRead8 (USB_EHCI_HCCAPBASE);\r
- PhysicalPorts = MmioRead32 (USB_EHCI_HCCAPBASE + 0x4) & 0x0000000F;\r
- MemorySize = CapabilityLength + HOST_CONTROLLER_OPERATION_REG_SIZE +\r
- 4 * PhysicalPorts - 1;\r
-\r
- return RegisterNonDiscoverableMmioDevice (\r
- NonDiscoverableDeviceTypeEhci,\r
- NonDiscoverableDeviceDmaTypeNonCoherent,\r
- ConfigureUSBHost,\r
- NULL,\r
- 1,\r
- USB_EHCI_HCCAPBASE, MemorySize\r
- );\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2009, Apple Inc. All rights reserved.<BR>\r
- Copyright (c) 2016, Linaro, Ltd. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BeagleBoardPciEmulation\r
- FILE_GUID = feaa2e2b-53ac-4d5e-ae10-1efd5da4a2ba\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = PciEmulationEntryPoint\r
-\r
-[Sources.common]\r
- PciEmulation.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- DebugLib\r
- IoLib\r
- NonDiscoverableDeviceRegistrationLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
-\r
-[Protocols]\r
- gEmbeddedExternalDeviceProtocolGuid\r
-\r
-[Depex]\r
- gEfiMetronomeArchProtocolGuid AND\r
- gEmbeddedExternalDeviceProtocolGuid\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Uefi.h>\r
-#include <Omap3530/Omap3530.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-\r
-#include <Protocol/SmbusHc.h>\r
-\r
-#define MAX_RETRY 1000\r
-\r
-//\r
-// Internal Functions\r
-//\r
-STATIC\r
-EFI_STATUS\r
-WaitForBusBusy (\r
- VOID\r
- )\r
-{\r
- UINTN Retry = 0;\r
-\r
- while (++Retry < MAX_RETRY && (MmioRead16(I2C_STAT) & BB) == 0x1);\r
-\r
- if (Retry == MAX_RETRY) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-PollForStatus(\r
- UINT16 StatusBit\r
- )\r
-{\r
- UINTN Retry = 0;\r
-\r
- while(Retry < MAX_RETRY) {\r
- if (MmioRead16(I2C_STAT) & StatusBit) {\r
- //Clear particular status bit from Status register.\r
- MmioOr16(I2C_STAT, StatusBit);\r
- break;\r
- }\r
- Retry++;\r
- }\r
-\r
- if (Retry == MAX_RETRY) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-ConfigureI2c (\r
- VOID\r
- )\r
-{\r
- //Program prescaler to obtain 12-MHz clock\r
- MmioWrite16(I2C_PSC, 0x0000);\r
-\r
- //Program SCLL and SCLH\r
- //NOTE: Following values are the register dump after U-Boot code executed.\r
- //We need to figure out how its calculated based on the I2C functional clock and I2C_PSC.\r
- MmioWrite16(I2C_SCLL, 0x0035);\r
- MmioWrite16(I2C_SCLH, 0x0035);\r
-\r
- //Take the I2C controller out of reset.\r
- MmioOr16(I2C_CON, I2C_EN);\r
-\r
- //Initialize the I2C controller.\r
-\r
- //Set I2C controller in Master mode.\r
- MmioOr16(I2C_CON, MST);\r
-\r
- //Enable interrupts for receive/transmit mode.\r
- MmioOr16(I2C_IE, (XRDY_IE | RRDY_IE | ARDY_IE | NACK_IE));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-I2CReadOneByte (\r
- UINT8 *Data\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //I2C bus status checking\r
- Status = WaitForBusBusy();\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- //Poll till Receive ready bit is set.\r
- Status = PollForStatus(RRDY);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- *Data = MmioRead8(I2C_DATA);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-I2CWriteOneByte (\r
- UINT8 Data\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //I2C bus status checking\r
- Status = WaitForBusBusy();\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- //Data transfer\r
- //Poll till Transmit ready bit is set\r
- Status = PollForStatus(XRDY);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- MmioWrite8(I2C_DATA, Data);\r
-\r
- //Wait and check if the NACK is not set.\r
- gBS->Stall(1000);\r
- if (MmioRead16(I2C_STAT) & NACK) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-SmbusBlockRead (\r
- OUT UINT8 *Buffer,\r
- IN UINTN Length\r
- )\r
-{\r
- UINTN Index = 0;\r
- EFI_STATUS Status = EFI_SUCCESS;\r
-\r
- //Transfer configuration for receiving data.\r
- MmioWrite16(I2C_CNT, Length);\r
- //Need stop bit before sending data.\r
- MmioWrite16(I2C_CON, (I2C_EN | MST | STP | STT));\r
-\r
- while (Index < Length) {\r
- //Read a byte\r
- Status = I2CReadOneByte(&Buffer[Index++]);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
- }\r
-\r
- //Transfer completion\r
- Status = PollForStatus(ARDY);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-SmbusBlockWrite (\r
- IN UINT8 *Buffer,\r
- IN UINTN Length\r
- )\r
-{\r
- UINTN Index = 0;\r
- EFI_STATUS Status = EFI_SUCCESS;\r
-\r
- //Transfer configuration for transmitting data\r
- MmioWrite16(I2C_CNT, Length);\r
- MmioWrite16(I2C_CON, (I2C_EN | TRX | MST | STT | STP));\r
-\r
- while (Index < Length) {\r
- //Send a byte\r
- Status = I2CWriteOneByte(Buffer[Index++]);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
- }\r
-\r
- //Transfer completion\r
- Status = PollForStatus(ARDY);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-//\r
-// Public Functions.\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusExecute (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN CONST EFI_SMBUS_DEVICE_ADDRESS SlaveAddress,\r
- IN CONST EFI_SMBUS_DEVICE_COMMAND Command,\r
- IN CONST EFI_SMBUS_OPERATION Operation,\r
- IN CONST BOOLEAN PecCheck,\r
- IN OUT UINTN *Length,\r
- IN OUT VOID *Buffer\r
- )\r
-{\r
- UINT8 *ByteBuffer = Buffer;\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINT8 SlaveAddr = (UINT8)(SlaveAddress.SmbusDeviceAddress);\r
-\r
- if (PecCheck) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- if ((Operation != EfiSmbusWriteBlock) && (Operation != EfiSmbusReadBlock)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //Set the Slave address.\r
- MmioWrite16(I2C_SA, SlaveAddr);\r
-\r
- if (Operation == EfiSmbusReadBlock) {\r
- Status = SmbusBlockRead(ByteBuffer, *Length);\r
- } else if (Operation == EfiSmbusWriteBlock) {\r
- Status = SmbusBlockWrite(ByteBuffer, *Length);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusArpDevice (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN BOOLEAN ArpAll,\r
- IN EFI_SMBUS_UDID *SmbusUdid OPTIONAL,\r
- IN OUT EFI_SMBUS_DEVICE_ADDRESS *SlaveAddress OPTIONAL\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusGetArpMap (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN OUT UINTN *Length,\r
- IN OUT EFI_SMBUS_DEVICE_MAP **SmbusDeviceMap\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusNotify (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN CONST EFI_SMBUS_DEVICE_ADDRESS SlaveAddress,\r
- IN CONST UINTN Data,\r
- IN CONST EFI_SMBUS_NOTIFY_FUNCTION NotifyFunction\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_SMBUS_HC_PROTOCOL SmbusProtocol =\r
-{\r
- SmbusExecute,\r
- SmbusArpDevice,\r
- SmbusGetArpMap,\r
- SmbusNotify\r
-};\r
-\r
-EFI_STATUS\r
-InitializeSmbus (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_HANDLE Handle = NULL;\r
- EFI_STATUS Status;\r
-\r
- //Configure I2C controller.\r
- Status = ConfigureI2c();\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "InitializeI2c fails.\n"));\r
- return Status;\r
- }\r
-\r
- // Install the SMBUS interface\r
- Status = gBS->InstallMultipleProtocolInterfaces(&Handle, &gEfiSmbusHcProtocolGuid, &SmbusProtocol, NULL);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = Smbus\r
- FILE_GUID = d5125e0f-1226-444f-a218-0085996ed5da\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = InitializeSmbus\r
-\r
-[Sources.common]\r
- Smbus.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- UefiLib\r
- UefiDriverEntryPoint\r
- MemoryAllocationLib\r
- IoLib\r
-\r
-[Guids]\r
-\r
-[Protocols]\r
- gEfiSmbusHcProtocolGuid\r
-\r
-[Pcd]\r
-\r
-[depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Uefi.h>\r
-\r
-#include <TPS65950.h>\r
-\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-\r
-#include <Protocol/EmbeddedExternalDevice.h>\r
-#include <Protocol/SmbusHc.h>\r
-\r
-EFI_SMBUS_HC_PROTOCOL *Smbus;\r
-\r
-EFI_STATUS\r
-Read (\r
- IN EMBEDDED_EXTERNAL_DEVICE *This,\r
- IN UINTN Register,\r
- IN UINTN Length,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- UINT8 DeviceRegister;\r
- UINTN DeviceRegisterLength = 1;\r
-\r
- SlaveAddress.SmbusDeviceAddress = EXTERNAL_DEVICE_REGISTER_TO_SLAVE_ADDRESS(Register);\r
- DeviceRegister = (UINT8)EXTERNAL_DEVICE_REGISTER_TO_REGISTER(Register);\r
-\r
- //Write DeviceRegister.\r
- Status = Smbus->Execute(Smbus, SlaveAddress, 0, EfiSmbusWriteBlock, FALSE, &DeviceRegisterLength, &DeviceRegister);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- //Read Data\r
- Status = Smbus->Execute(Smbus, SlaveAddress, 0, EfiSmbusReadBlock, FALSE, &Length, Buffer);\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-Write (\r
- IN EMBEDDED_EXTERNAL_DEVICE *This,\r
- IN UINTN Register,\r
- IN UINTN Length,\r
- IN VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- UINT8 DeviceRegister;\r
- UINTN DeviceBufferLength = Length + 1;\r
- UINT8 *DeviceBuffer;\r
-\r
- SlaveAddress.SmbusDeviceAddress = EXTERNAL_DEVICE_REGISTER_TO_SLAVE_ADDRESS(Register);\r
- DeviceRegister = (UINT8)EXTERNAL_DEVICE_REGISTER_TO_REGISTER(Register);\r
-\r
- //Prepare buffer for writing\r
- DeviceBuffer = (UINT8 *)AllocatePool(DeviceBufferLength);\r
- if (DeviceBuffer == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto exit;\r
- }\r
-\r
- //Set Device register followed by data to write.\r
- DeviceBuffer[0] = DeviceRegister;\r
- CopyMem(&DeviceBuffer[1], Buffer, Length);\r
-\r
- //Write Data\r
- Status = Smbus->Execute(Smbus, SlaveAddress, 0, EfiSmbusWriteBlock, FALSE, &DeviceBufferLength, DeviceBuffer);\r
- if (EFI_ERROR(Status)) {\r
- goto exit;\r
- }\r
-\r
-exit:\r
- if (DeviceBuffer) {\r
- FreePool(DeviceBuffer);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EMBEDDED_EXTERNAL_DEVICE ExternalDevice = {\r
- Read,\r
- Write\r
-};\r
-\r
-EFI_STATUS\r
-TPS65950Initialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = gBS->LocateProtocol(&gEfiSmbusHcProtocolGuid, NULL, (VOID **)&Smbus);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- Status = gBS->InstallMultipleProtocolInterfaces(&ImageHandle, &gEmbeddedExternalDeviceProtocolGuid, &ExternalDevice, NULL);\r
- return Status;\r
-}\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = TPS65950\r
- FILE_GUID = 71fe861a-5450-48b6-bfb0-b93522616f99\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = TPS65950Initialize\r
-\r
-\r
-[Sources.common]\r
- TPS65950.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- Omap35xxPkg/Omap35xxPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseMemoryLib\r
- PcdLib\r
- UefiLib\r
- UefiDriverEntryPoint\r
- MemoryAllocationLib\r
-\r
-[Guids]\r
-\r
-[Protocols]\r
- gEfiSmbusHcProtocolGuid\r
- gEmbeddedExternalDeviceProtocolGuid\r
-\r
-[Pcd]\r
-\r
-[depex]\r
- gEfiSmbusHcProtocolGuid\r
+++ /dev/null
-/** @file\r
- Template for Timer Architecture Protocol driver of the ARM flavor\r
-\r
- Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/OmapLib.h>\r
-\r
-#include <Protocol/Timer.h>\r
-#include <Protocol/HardwareInterrupt.h>\r
-\r
-#include <Omap3530/Omap3530.h>\r
-\r
-\r
-// The notification function to call on every timer interrupt.\r
-volatile EFI_TIMER_NOTIFY mTimerNotifyFunction = (EFI_TIMER_NOTIFY)NULL;\r
-\r
-\r
-// The current period of the timer interrupt\r
-volatile UINT64 mTimerPeriod = 0;\r
-\r
-// Cached copy of the Hardware Interrupt protocol instance\r
-EFI_HARDWARE_INTERRUPT_PROTOCOL *gInterrupt = NULL;\r
-\r
-// Cached registers\r
-volatile UINT32 TISR;\r
-volatile UINT32 TCLR;\r
-volatile UINT32 TLDR;\r
-volatile UINT32 TCRR;\r
-volatile UINT32 TIER;\r
-\r
-// Cached interrupt vector\r
-volatile UINTN gVector;\r
-\r
-\r
-/**\r
-\r
- C Interrupt Handler calledin the interrupt context when Source interrupt is active.\r
-\r
-\r
- @param Source Source of the interrupt. Hardware routing off a specific platform defines\r
- what source means.\r
-\r
- @param SystemContext Pointer to system register context. Mostly used by debuggers and will\r
- update the system context after the return from the interrupt if\r
- modified. Don't change these values unless you know what you are doing\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-TimerInterruptHandler (\r
- IN HARDWARE_INTERRUPT_SOURCE Source,\r
- IN EFI_SYSTEM_CONTEXT SystemContext\r
- )\r
-{\r
- EFI_TPL OriginalTPL;\r
-\r
-\r
-\r
- //\r
- // DXE core uses this callback for the EFI timer tick. The DXE core uses locks\r
- // that raise to TPL_HIGH and then restore back to current level. Thus we need\r
- // to make sure TPL level is set to TPL_HIGH while we are handling the timer tick.\r
- //\r
- OriginalTPL = gBS->RaiseTPL (TPL_HIGH_LEVEL);\r
-\r
- if (mTimerNotifyFunction) {\r
- mTimerNotifyFunction(mTimerPeriod);\r
- }\r
-\r
- // Clear all timer interrupts\r
- MmioWrite32 (TISR, TISR_CLEAR_ALL);\r
-\r
- // Poll interrupt status bits to ensure clearing\r
- while ((MmioRead32 (TISR) & TISR_ALL_INTERRUPT_MASK) != TISR_NO_INTERRUPTS_PENDING);\r
-\r
- gBS->RestoreTPL (OriginalTPL);\r
-}\r
-\r
-/**\r
- This function registers the handler NotifyFunction so it is called every time\r
- the timer interrupt fires. It also passes the amount of time since the last\r
- handler call to the NotifyFunction. If NotifyFunction is NULL, then the\r
- handler is unregistered. If the handler is registered, then EFI_SUCCESS is\r
- returned. If the CPU does not support registering a timer interrupt handler,\r
- then EFI_UNSUPPORTED is returned. If an attempt is made to register a handler\r
- when a handler is already registered, then EFI_ALREADY_STARTED is returned.\r
- If an attempt is made to unregister a handler when a handler is not registered,\r
- then EFI_INVALID_PARAMETER is returned. If an error occurs attempting to\r
- register the NotifyFunction with the timer interrupt, then EFI_DEVICE_ERROR\r
- is returned.\r
-\r
- @param This The EFI_TIMER_ARCH_PROTOCOL instance.\r
- @param NotifyFunction The function to call when a timer interrupt fires. This\r
- function executes at TPL_HIGH_LEVEL. The DXE Core will\r
- register a handler for the timer interrupt, so it can know\r
- how much time has passed. This information is used to\r
- signal timer based events. NULL will unregister the handler.\r
- @retval EFI_SUCCESS The timer handler was registered.\r
- @retval EFI_UNSUPPORTED The platform does not support timer interrupts.\r
- @retval EFI_ALREADY_STARTED NotifyFunction is not NULL, and a handler is already\r
- registered.\r
- @retval EFI_INVALID_PARAMETER NotifyFunction is NULL, and a handler was not\r
- previously registered.\r
- @retval EFI_DEVICE_ERROR The timer handler could not be registered.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-TimerDriverRegisterHandler (\r
- IN EFI_TIMER_ARCH_PROTOCOL *This,\r
- IN EFI_TIMER_NOTIFY NotifyFunction\r
- )\r
-{\r
- if ((NotifyFunction == NULL) && (mTimerNotifyFunction == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if ((NotifyFunction != NULL) && (mTimerNotifyFunction != NULL)) {\r
- return EFI_ALREADY_STARTED;\r
- }\r
-\r
- mTimerNotifyFunction = NotifyFunction;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- This function adjusts the period of timer interrupts to the value specified\r
- by TimerPeriod. If the timer period is updated, then the selected timer\r
- period is stored in EFI_TIMER.TimerPeriod, and EFI_SUCCESS is returned. If\r
- the timer hardware is not programmable, then EFI_UNSUPPORTED is returned.\r
- If an error occurs while attempting to update the timer period, then the\r
- timer hardware will be put back in its state prior to this call, and\r
- EFI_DEVICE_ERROR is returned. If TimerPeriod is 0, then the timer interrupt\r
- is disabled. This is not the same as disabling the CPU's interrupts.\r
- Instead, it must either turn off the timer hardware, or it must adjust the\r
- interrupt controller so that a CPU interrupt is not generated when the timer\r
- interrupt fires.\r
-\r
- @param This The EFI_TIMER_ARCH_PROTOCOL instance.\r
- @param TimerPeriod The rate to program the timer interrupt in 100 nS units. If\r
- the timer hardware is not programmable, then EFI_UNSUPPORTED is\r
- returned. If the timer is programmable, then the timer period\r
- will be rounded up to the nearest timer period that is supported\r
- by the timer hardware. If TimerPeriod is set to 0, then the\r
- timer interrupts will be disabled.\r
-\r
-\r
- @retval EFI_SUCCESS The timer period was changed.\r
- @retval EFI_UNSUPPORTED The platform cannot change the period of the timer interrupt.\r
- @retval EFI_DEVICE_ERROR The timer period could not be changed due to a device error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-TimerDriverSetTimerPeriod (\r
- IN EFI_TIMER_ARCH_PROTOCOL *This,\r
- IN UINT64 TimerPeriod\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT64 TimerCount;\r
- INT32 LoadValue;\r
-\r
- if (TimerPeriod == 0) {\r
- // Turn off GPTIMER3\r
- MmioWrite32 (TCLR, TCLR_ST_OFF);\r
-\r
- Status = gInterrupt->DisableInterruptSource(gInterrupt, gVector);\r
- } else {\r
- // Calculate required timer count\r
- TimerCount = DivU64x32(TimerPeriod * 100, PcdGet32(PcdEmbeddedPerformanceCounterPeriodInNanoseconds));\r
-\r
- // Set GPTIMER3 Load register\r
- LoadValue = (INT32) -TimerCount;\r
- MmioWrite32 (TLDR, LoadValue);\r
- MmioWrite32 (TCRR, LoadValue);\r
-\r
- // Enable Overflow interrupt\r
- MmioWrite32 (TIER, TIER_TCAR_IT_DISABLE | TIER_OVF_IT_ENABLE | TIER_MAT_IT_DISABLE);\r
-\r
- // Turn on GPTIMER3, it will reload at overflow\r
- MmioWrite32 (TCLR, TCLR_AR_AUTORELOAD | TCLR_ST_ON);\r
-\r
- Status = gInterrupt->EnableInterruptSource(gInterrupt, gVector);\r
- }\r
-\r
- //\r
- // Save the new timer period\r
- //\r
- mTimerPeriod = TimerPeriod;\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function retrieves the period of timer interrupts in 100 ns units,\r
- returns that value in TimerPeriod, and returns EFI_SUCCESS. If TimerPeriod\r
- is NULL, then EFI_INVALID_PARAMETER is returned. If a TimerPeriod of 0 is\r
- returned, then the timer is currently disabled.\r
-\r
- @param This The EFI_TIMER_ARCH_PROTOCOL instance.\r
- @param TimerPeriod A pointer to the timer period to retrieve in 100 ns units. If\r
- 0 is returned, then the timer is currently disabled.\r
-\r
-\r
- @retval EFI_SUCCESS The timer period was returned in TimerPeriod.\r
- @retval EFI_INVALID_PARAMETER TimerPeriod is NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-TimerDriverGetTimerPeriod (\r
- IN EFI_TIMER_ARCH_PROTOCOL *This,\r
- OUT UINT64 *TimerPeriod\r
- )\r
-{\r
- if (TimerPeriod == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- *TimerPeriod = mTimerPeriod;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function generates a soft timer interrupt. If the platform does not support soft\r
- timer interrupts, then EFI_UNSUPPORTED is returned. Otherwise, EFI_SUCCESS is returned.\r
- If a handler has been registered through the EFI_TIMER_ARCH_PROTOCOL.RegisterHandler()\r
- service, then a soft timer interrupt will be generated. If the timer interrupt is\r
- enabled when this service is called, then the registered handler will be invoked. The\r
- registered handler should not be able to distinguish a hardware-generated timer\r
- interrupt from a software-generated timer interrupt.\r
-\r
- @param This The EFI_TIMER_ARCH_PROTOCOL instance.\r
-\r
- @retval EFI_SUCCESS The soft timer interrupt was generated.\r
- @retval EFI_UNSUPPORTED The platform does not support the generation of soft timer interrupts.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-TimerDriverGenerateSoftInterrupt (\r
- IN EFI_TIMER_ARCH_PROTOCOL *This\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-/**\r
- Interface stucture for the Timer Architectural Protocol.\r
-\r
- @par Protocol Description:\r
- This protocol provides the services to initialize a periodic timer\r
- interrupt, and to register a handler that is called each time the timer\r
- interrupt fires. It may also provide a service to adjust the rate of the\r
- periodic timer interrupt. When a timer interrupt occurs, the handler is\r
- passed the amount of time that has passed since the previous timer\r
- interrupt.\r
-\r
- @param RegisterHandler\r
- Registers a handler that will be called each time the\r
- timer interrupt fires. TimerPeriod defines the minimum\r
- time between timer interrupts, so TimerPeriod will also\r
- be the minimum time between calls to the registered\r
- handler.\r
-\r
- @param SetTimerPeriod\r
- Sets the period of the timer interrupt in 100 nS units.\r
- This function is optional, and may return EFI_UNSUPPORTED.\r
- If this function is supported, then the timer period will\r
- be rounded up to the nearest supported timer period.\r
-\r
-\r
- @param GetTimerPeriod\r
- Retrieves the period of the timer interrupt in 100 nS units.\r
-\r
- @param GenerateSoftInterrupt\r
- Generates a soft timer interrupt that simulates the firing of\r
- the timer interrupt. This service can be used to invoke the registered handler if the timer interrupt has been masked for\r
- a period of time.\r
-\r
-**/\r
-EFI_TIMER_ARCH_PROTOCOL gTimer = {\r
- TimerDriverRegisterHandler,\r
- TimerDriverSetTimerPeriod,\r
- TimerDriverGetTimerPeriod,\r
- TimerDriverGenerateSoftInterrupt\r
-};\r
-\r
-\r
-/**\r
- Initialize the state information for the Timer Architectural Protocol and\r
- the Timer Debug support protocol that allows the debugger to break into a\r
- running program.\r
-\r
- @param ImageHandle of the loaded driver\r
- @param SystemTable Pointer to the System Table\r
-\r
- @retval EFI_SUCCESS Protocol registered\r
- @retval EFI_OUT_OF_RESOURCES Cannot allocate protocol data structure\r
- @retval EFI_DEVICE_ERROR Hardware problems\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-TimerInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_HANDLE Handle = NULL;\r
- EFI_STATUS Status;\r
- UINT32 TimerBaseAddress;\r
-\r
- // Find the interrupt controller protocol. ASSERT if not found.\r
- Status = gBS->LocateProtocol (&gHardwareInterruptProtocolGuid, NULL, (VOID **)&gInterrupt);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Set up the timer registers\r
- TimerBaseAddress = TimerBase (FixedPcdGet32(PcdOmap35xxArchTimer));\r
- TISR = TimerBaseAddress + GPTIMER_TISR;\r
- TCLR = TimerBaseAddress + GPTIMER_TCLR;\r
- TLDR = TimerBaseAddress + GPTIMER_TLDR;\r
- TCRR = TimerBaseAddress + GPTIMER_TCRR;\r
- TIER = TimerBaseAddress + GPTIMER_TIER;\r
-\r
- // Disable the timer\r
- Status = TimerDriverSetTimerPeriod (&gTimer, 0);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Install interrupt handler\r
- gVector = InterruptVectorForTimer (FixedPcdGet32(PcdOmap35xxArchTimer));\r
- Status = gInterrupt->RegisterInterruptSource (gInterrupt, gVector, TimerInterruptHandler);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Turn on the functional clock for Timer\r
- MmioOr32 (CM_FCLKEN_PER, CM_FCLKEN_PER_EN_GPT3_ENABLE);\r
-\r
- // Set up default timer\r
- Status = TimerDriverSetTimerPeriod (&gTimer, FixedPcdGet32(PcdTimerPeriod));\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Install the Timer Architectural Protocol onto a new handle\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Handle,\r
- &gEfiTimerArchProtocolGuid, &gTimer,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-#/** @file\r
-#\r
-# Component description file for Timer module\r
-#\r
-# Copyright (c) 2009, Apple Inc. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BeagleBoardTimerDxe\r
- FILE_GUID = 6ddbf08b-cfc9-43cc-9e81-0784ba312ca0\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = TimerInitialize\r
-\r
-[Sources.common]\r
- Timer.c\r
-\r
-[Packages]\r
- Omap35xxPkg/Omap35xxPkg.dec\r
- MdePkg/MdePkg.dec\r
- EmbeddedPkg/EmbeddedPkg.dec\r
- ArmPkg/ArmPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- UefiRuntimeServicesTableLib\r
- UefiLib\r
- UefiBootServicesTableLib\r
- BaseMemoryLib\r
- DebugLib\r
- UefiDriverEntryPoint\r
- IoLib\r
- OmapLib\r
-\r
-[Guids]\r
-\r
-[Protocols]\r
- gEfiTimerArchProtocolGuid\r
- gHardwareInterruptProtocolGuid\r
-\r
-[Pcd.common]\r
- gEmbeddedTokenSpaceGuid.PcdTimerPeriod\r
- gEmbeddedTokenSpaceGuid.PcdEmbeddedPerformanceCounterPeriodInNanoseconds\r
- gOmap35xxTokenSpaceGuid.PcdOmap35xxArchTimer\r
-\r
-[Depex]\r
- gHardwareInterruptProtocolGuid\r
+++ /dev/null
-/** @file\r
- Example program using BltLib\r
-\r
- Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Uefi.h>\r
-#include <Library/BltLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiApplicationEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-\r
-\r
-UINT64\r
-ReadTimestamp (\r
- VOID\r
- )\r
-{\r
-#if defined (MDE_CPU_IA32) || defined (MDE_CPU_X64)\r
- return AsmReadTsc ();\r
-#else\r
-#error ReadTimestamp not supported for this architecture!\r
-#endif\r
-}\r
-\r
-UINT32\r
-Rand32 (\r
- VOID\r
- )\r
-{\r
- UINTN Found;\r
- INTN Bits;\r
- UINT64 Tsc1;\r
- UINT64 Tsc2;\r
- UINT64 TscBits;\r
- UINT32 R32;\r
-\r
- R32 = 0;\r
- Found = 0;\r
- Tsc1 = ReadTimestamp ();\r
- Tsc2 = ReadTimestamp ();\r
- do {\r
- Tsc2 = ReadTimestamp ();\r
- TscBits = Tsc2 ^ Tsc1;\r
- Bits = HighBitSet64 (TscBits);\r
- if (Bits > 0) {\r
- Bits = Bits - 1;\r
- }\r
- R32 = (UINT32)((R32 << Bits) |\r
- RShiftU64 (LShiftU64 (TscBits, (UINTN) (64 - Bits)), (UINTN) (64 - Bits)));\r
- Found = Found + Bits;\r
- } while (Found < 32);\r
-\r
- return R32;\r
-}\r
-\r
-\r
-VOID\r
-TestFills (\r
- VOID\r
- )\r
-{\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL Color;\r
- UINTN Loop;\r
- UINTN X;\r
- UINTN Y;\r
- UINTN W;\r
- UINTN H;\r
- UINTN Width;\r
- UINTN Height;\r
-\r
- BltLibGetSizes (&Width, &Height);\r
- for (Loop = 0; Loop < 10000; Loop++) {\r
- W = Width - (Rand32 () % Width);\r
- H = Height - (Rand32 () % Height);\r
- if (W != Width) {\r
- X = Rand32 () % (Width - W);\r
- } else {\r
- X = 0;\r
- }\r
- if (H != Height) {\r
- Y = Rand32 () % (Height - H);\r
- } else {\r
- Y = 0;\r
- }\r
- *(UINT32*) (&Color) = Rand32 () & 0xffffff;\r
- BltLibVideoFill (&Color, X, Y, W, H);\r
- }\r
-}\r
-\r
-\r
-VOID\r
-TestColor1 (\r
- VOID\r
- )\r
-{\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL Color;\r
- UINTN X;\r
- UINTN Y;\r
- UINTN Width;\r
- UINTN Height;\r
-\r
- BltLibGetSizes (&Width, &Height);\r
- *(UINT32*) (&Color) = 0;\r
-\r
- for (Y = 0; Y < Height; Y++) {\r
- for (X = 0; X < Width; X++) {\r
- Color.Red = (UINT8) ((X * 0x100) / Width);\r
- Color.Green = (UINT8) ((Y * 0x100) / Height);\r
- Color.Blue = (UINT8) ((Y * 0x100) / Height);\r
- BltLibVideoFill (&Color, X, Y, 1, 1);\r
- }\r
- }\r
-}\r
-\r
-\r
-UINT32\r
-Uint32SqRt (\r
- IN UINT32 Uint32\r
- )\r
-{\r
- UINT32 Mask;\r
- UINT32 SqRt;\r
- UINT32 SqRtMask;\r
- UINT32 Squared;\r
-\r
- if (Uint32 == 0) {\r
- return 0;\r
- }\r
-\r
- for (SqRt = 0, Mask = (UINT32) (1 << (HighBitSet32 (Uint32) / 2));\r
- Mask != 0;\r
- Mask = Mask >> 1\r
- ) {\r
- SqRtMask = SqRt | Mask;\r
- //DEBUG ((EFI_D_INFO, "Uint32=0x%x SqRtMask=0x%x\n", Uint32, SqRtMask));\r
- Squared = (UINT32) (SqRtMask * SqRtMask);\r
- if (Squared > Uint32) {\r
- continue;\r
- } else if (Squared < Uint32) {\r
- SqRt = SqRtMask;\r
- } else {\r
- return SqRtMask;\r
- }\r
- }\r
-\r
- return SqRt;\r
-}\r
-\r
-\r
-UINT32\r
-Uint32Dist (\r
- IN UINTN X,\r
- IN UINTN Y\r
- )\r
-{\r
- return Uint32SqRt ((UINT32) ((X * X) + (Y * Y)));\r
-}\r
-\r
-UINT8\r
-GetTriColor (\r
- IN UINTN ColorDist,\r
- IN UINTN TriWidth\r
- )\r
-{\r
- return (UINT8) (((TriWidth - ColorDist) * 0x100) / TriWidth);\r
- //return (((TriWidth * TriWidth - ColorDist * ColorDist) * 0x100) / (TriWidth * TriWidth));\r
-}\r
-\r
-VOID\r
-TestColor (\r
- VOID\r
- )\r
-{\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL Color;\r
- UINTN X, Y;\r
- UINTN X1, X2, X3;\r
- UINTN Y1, Y2;\r
- UINTN LineWidth, TriWidth, ScreenWidth;\r
- UINTN TriHeight, ScreenHeight;\r
- UINT32 ColorDist;\r
-\r
- BltLibGetSizes (&ScreenWidth, &ScreenHeight);\r
- *(UINT32*) (&Color) = 0;\r
- BltLibVideoFill (&Color, 0, 0, ScreenWidth, ScreenHeight);\r
-\r
- TriWidth = (UINTN) DivU64x32 (\r
- MultU64x32 (11547005, (UINT32) ScreenHeight),\r
- 10000000\r
- );\r
- TriHeight = (UINTN) DivU64x32 (\r
- MultU64x32 (8660254, (UINT32) ScreenWidth),\r
- 10000000\r
- );\r
- if (TriWidth > ScreenWidth) {\r
- DEBUG ((EFI_D_INFO, "TriWidth at %d was too big\n", TriWidth));\r
- TriWidth = ScreenWidth;\r
- } else if (TriHeight > ScreenHeight) {\r
- DEBUG ((EFI_D_INFO, "TriHeight at %d was too big\n", TriHeight));\r
- TriHeight = ScreenHeight;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "Triangle Width: %d; Height: %d\n", TriWidth, TriHeight));\r
-\r
- X1 = (ScreenWidth - TriWidth) / 2;\r
- X3 = X1 + TriWidth - 1;\r
- X2 = (X1 + X3) / 2;\r
- Y2 = (ScreenHeight - TriHeight) / 2;\r
- Y1 = Y2 + TriHeight - 1;\r
-\r
- for (Y = Y2; Y <= Y1; Y++) {\r
- LineWidth =\r
- (UINTN) DivU64x32 (\r
- MultU64x32 (11547005, (UINT32) (Y - Y2)),\r
- 20000000\r
- );\r
- for (X = X2 - LineWidth; X < (X2 + LineWidth); X++) {\r
- ColorDist = Uint32Dist(X - X1, Y1 - Y);\r
- Color.Red = GetTriColor (ColorDist, TriWidth);\r
-\r
- ColorDist = Uint32Dist((X < X2) ? X2 - X : X - X2, Y - Y2);\r
- Color.Green = GetTriColor (ColorDist, TriWidth);\r
-\r
- ColorDist = Uint32Dist(X3 - X, Y1 - Y);\r
- Color.Blue = GetTriColor (ColorDist, TriWidth);\r
-\r
- BltLibVideoFill (&Color, X, Y, 1, 1);\r
- }\r
- }\r
-}\r
-\r
-\r
-/**\r
- The user Entry Point for Application. The user code starts with this function\r
- as the real entry point for the application.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the EFI image.\r
- @param[in] SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point is executed successfully.\r
- @retval other Some error occurs when executing this entry point.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UefiMain (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_GRAPHICS_OUTPUT_PROTOCOL *Gop;\r
-\r
- Status = gBS->HandleProtocol (\r
- gST->ConsoleOutHandle,\r
- &gEfiGraphicsOutputProtocolGuid,\r
- (VOID **) &Gop\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = BltLibConfigure (\r
- (VOID*)(UINTN) Gop->Mode->FrameBufferBase,\r
- Gop->Mode->Info\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- TestFills ();\r
-\r
- TestColor ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Test the BltLib interface\r
-#\r
-# Copyright (c) 2008 - 2011, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BltLibSample\r
- FILE_GUID = f7763316-8c04-41d8-a87d-45b73c13c43c\r
- MODULE_TYPE = UEFI_APPLICATION\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = UefiMain\r
-\r
-[Sources]\r
- BltLibSample.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- OptionRomPkg/OptionRomPkg.dec\r
-\r
-[LibraryClasses]\r
- BltLib\r
- UefiApplicationEntryPoint\r
- UefiLib\r
-\r
+++ /dev/null
-/** @file\r
- Copyright (c) 2006, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "AtapiPassThru.h"\r
-\r
-\r
-SCSI_COMMAND_SET gEndTable = { 0xff, (DATA_DIRECTION) 0xff };\r
-\r
-///\r
-/// This table contains all the supported ATAPI commands.\r
-///\r
-SCSI_COMMAND_SET gSupportedATAPICommands[] = {\r
- { OP_INQUIRY, DataIn },\r
- { OP_LOAD_UNLOAD_CD, NoData },\r
- { OP_MECHANISM_STATUS, DataIn },\r
- { OP_MODE_SELECT_10, DataOut },\r
- { OP_MODE_SENSE_10, DataIn },\r
- { OP_PAUSE_RESUME, NoData },\r
- { OP_PLAY_AUDIO_10, DataIn },\r
- { OP_PLAY_AUDIO_MSF, DataIn },\r
- { OP_PLAY_CD, DataIn },\r
- { OP_PLAY_CD_MSF, DataIn },\r
- { OP_PREVENT_ALLOW_MEDIUM_REMOVAL,NoData },\r
- { OP_READ_10, DataIn },\r
- { OP_READ_12, DataIn },\r
- { OP_READ_CAPACITY, DataIn },\r
- { OP_READ_CD, DataIn },\r
- { OP_READ_CD_MSF, DataIn },\r
- { OP_READ_HEADER, DataIn },\r
- { OP_READ_SUB_CHANNEL, DataIn },\r
- { OP_READ_TOC, DataIn },\r
- { OP_REQUEST_SENSE, DataIn },\r
- { OP_SCAN, NoData },\r
- { OP_SEEK_10, NoData },\r
- { OP_SET_CD_SPEED, DataOut },\r
- { OP_STOPPLAY_SCAN, NoData },\r
- { OP_START_STOP_UNIT, NoData },\r
- { OP_TEST_UNIT_READY, NoData },\r
- { OP_FORMAT_UNIT, DataOut },\r
- { OP_READ_FORMAT_CAPACITIES, DataIn },\r
- { OP_VERIFY, DataOut },\r
- { OP_WRITE_10, DataOut },\r
- { OP_WRITE_12, DataOut },\r
- { OP_WRITE_AND_VERIFY, DataOut },\r
- { 0xff, (DATA_DIRECTION) 0xff }\r
-};\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_SCSI_PASS_THRU_MODE gScsiPassThruMode = {\r
- L"ATAPI Controller",\r
- L"ATAPI Channel",\r
- 4,\r
- EFI_SCSI_PASS_THRU_ATTRIBUTES_PHYSICAL | EFI_SCSI_PASS_THRU_ATTRIBUTES_LOGICAL,\r
- 0\r
-};\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_SCSI_PASS_THRU_PROTOCOL gScsiPassThruProtocolTemplate = {\r
- &gScsiPassThruMode,\r
- AtapiScsiPassThruFunction,\r
- AtapiScsiPassThruGetNextDevice,\r
- AtapiScsiPassThruBuildDevicePath,\r
- AtapiScsiPassThruGetTargetLun,\r
- AtapiScsiPassThruResetChannel,\r
- AtapiScsiPassThruResetTarget\r
-};\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_EXT_SCSI_PASS_THRU_MODE gExtScsiPassThruMode = {\r
- 4,\r
- EFI_EXT_SCSI_PASS_THRU_ATTRIBUTES_PHYSICAL | EFI_EXT_SCSI_PASS_THRU_ATTRIBUTES_LOGICAL,\r
- 0\r
-};\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_EXT_SCSI_PASS_THRU_PROTOCOL gExtScsiPassThruProtocolTemplate = {\r
- &gExtScsiPassThruMode,\r
- AtapiExtScsiPassThruFunction,\r
- AtapiExtScsiPassThruGetNextTargetLun,\r
- AtapiExtScsiPassThruBuildDevicePath,\r
- AtapiExtScsiPassThruGetTargetLun,\r
- AtapiExtScsiPassThruResetChannel,\r
- AtapiExtScsiPassThruResetTarget,\r
- AtapiExtScsiPassThruGetNextTarget\r
-};\r
-\r
-EFI_DRIVER_BINDING_PROTOCOL gAtapiScsiPassThruDriverBinding = {\r
- AtapiScsiPassThruDriverBindingSupported,\r
- AtapiScsiPassThruDriverBindingStart,\r
- AtapiScsiPassThruDriverBindingStop,\r
- 0x10,\r
- NULL,\r
- NULL\r
-};\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruDriverBindingSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Test to see if this driver supports ControllerHandle. Any ControllerHandle\r
- that has gEfiPciIoProtocolGuid installed and is IDE Controller it will be supported.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Controller - Handle of device to test\r
- RemainingDevicePath - Not used\r
-\r
-Returns:\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- PCI_TYPE00 Pci;\r
-\r
-\r
- //\r
- // Open the IO Abstraction(s) needed to perform the supported test\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- //\r
- // Use the PCI I/O Protocol to see if Controller is a IDE Controller that\r
- // can be managed by this driver. Read the PCI Configuration Header\r
- // for this device.\r
- //\r
- Status = PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- sizeof (Pci) / sizeof (UINT32),\r
- &Pci\r
- );\r
- if (EFI_ERROR (Status)) {\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- if (Pci.Hdr.ClassCode[2] != PCI_CLASS_MASS_STORAGE || Pci.Hdr.ClassCode[1] != PCI_CLASS_MASS_STORAGE_IDE) {\r
-\r
- Status = EFI_UNSUPPORTED;\r
- }\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruDriverBindingStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Create handles for IDE channels specified by RemainingDevicePath.\r
- Install SCSI Pass Thru Protocol onto each created handle.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Controller - Handle of device to test\r
- RemainingDevicePath - Not used\r
-\r
-Returns:\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT64 Supports;\r
- UINT64 OriginalPciAttributes;\r
- BOOLEAN PciAttributesSaved;\r
-\r
- PciIo = NULL;\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- PciAttributesSaved = FALSE;\r
- //\r
- // Save original PCI attributes\r
- //\r
- Status = PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationGet,\r
- 0,\r
- &OriginalPciAttributes\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
- PciAttributesSaved = TRUE;\r
-\r
- Status = PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationSupported,\r
- 0,\r
- &Supports\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Supports &= (EFI_PCI_DEVICE_ENABLE |\r
- EFI_PCI_IO_ATTRIBUTE_IDE_PRIMARY_IO |\r
- EFI_PCI_IO_ATTRIBUTE_IDE_SECONDARY_IO);\r
- Status = PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationEnable,\r
- Supports,\r
- NULL\r
- );\r
- }\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
-\r
- //\r
- // Create SCSI Pass Thru instance for the IDE channel.\r
- //\r
- Status = RegisterAtapiScsiPassThru (This, Controller, PciIo, OriginalPciAttributes);\r
-\r
-Done:\r
- if (EFI_ERROR (Status)) {\r
- if (PciAttributesSaved == TRUE) {\r
- //\r
- // Restore original PCI attributes\r
- //\r
- PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationSet,\r
- OriginalPciAttributes,\r
- NULL\r
- );\r
- }\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruDriverBindingStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Stop this driver on ControllerHandle. Support stopping any child handles\r
- created by this driver.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Controller - Handle of device to stop driver on\r
- NumberOfChildren - Number of Children in the ChildHandleBuffer\r
- ChildHandleBuffer - List of handles for the children we need to stop.\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_SCSI_PASS_THRU_PROTOCOL *ScsiPassThru;\r
- EFI_EXT_SCSI_PASS_THRU_PROTOCOL *ExtScsiPassThru;\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
-\r
- if (FeaturePcdGet (PcdSupportScsiPassThru)) {\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiScsiPassThruProtocolGuid,\r
- (VOID **) &ScsiPassThru,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- AtapiScsiPrivate = ATAPI_SCSI_PASS_THRU_DEV_FROM_THIS (ScsiPassThru);\r
- if (FeaturePcdGet (PcdSupportExtScsiPassThru)) {\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- Controller,\r
- &gEfiScsiPassThruProtocolGuid,\r
- &AtapiScsiPrivate->ScsiPassThru,\r
- &gEfiExtScsiPassThruProtocolGuid,\r
- &AtapiScsiPrivate->ExtScsiPassThru,\r
- NULL\r
- );\r
- } else {\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- Controller,\r
- &gEfiScsiPassThruProtocolGuid,\r
- &AtapiScsiPrivate->ScsiPassThru,\r
- NULL\r
- );\r
- }\r
- } else {\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiExtScsiPassThruProtocolGuid,\r
- (VOID **) &ExtScsiPassThru,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- AtapiScsiPrivate = ATAPI_EXT_SCSI_PASS_THRU_DEV_FROM_THIS (ExtScsiPassThru);\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- Controller,\r
- &gEfiExtScsiPassThruProtocolGuid,\r
- &AtapiScsiPrivate->ExtScsiPassThru,\r
- NULL\r
- );\r
- }\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Restore original PCI attributes\r
- //\r
- AtapiScsiPrivate->PciIo->Attributes (\r
- AtapiScsiPrivate->PciIo,\r
- EfiPciIoAttributeOperationSet,\r
- AtapiScsiPrivate->OriginalPciAttributes,\r
- NULL\r
- );\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- gBS->FreePool (AtapiScsiPrivate);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-RegisterAtapiScsiPassThru (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT64 OriginalPciAttributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Attaches SCSI Pass Thru Protocol for specified IDE channel.\r
-\r
-Arguments:\r
- This - Protocol instance pointer.\r
- Controller - Parent device handle to the IDE channel.\r
- PciIo - PCI I/O protocol attached on the "Controller".\r
-\r
-Returns:\r
- Always return EFI_SUCCESS unless installing SCSI Pass Thru Protocol failed.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
- IDE_REGISTERS_BASE_ADDR IdeRegsBaseAddr[ATAPI_MAX_CHANNEL];\r
-\r
- AtapiScsiPrivate = AllocateZeroPool (sizeof (ATAPI_SCSI_PASS_THRU_DEV));\r
- if (AtapiScsiPrivate == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- AtapiScsiPrivate->Signature = ATAPI_SCSI_PASS_THRU_DEV_SIGNATURE;\r
- AtapiScsiPrivate->Handle = Controller;\r
-\r
- //\r
- // will reset the IoPort inside each API function.\r
- //\r
- AtapiScsiPrivate->IoPort = NULL;\r
- AtapiScsiPrivate->PciIo = PciIo;\r
- AtapiScsiPrivate->OriginalPciAttributes = OriginalPciAttributes;\r
-\r
- //\r
- // Obtain IDE IO port registers' base addresses\r
- //\r
- Status = GetIdeRegistersBaseAddr (PciIo, IdeRegsBaseAddr);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- InitAtapiIoPortRegisters(AtapiScsiPrivate, IdeRegsBaseAddr);\r
-\r
- //\r
- // Initialize the LatestTargetId to MAX_TARGET_ID.\r
- //\r
- AtapiScsiPrivate->LatestTargetId = MAX_TARGET_ID;\r
- AtapiScsiPrivate->LatestLun = 0;\r
-\r
- Status = InstallScsiPassThruProtocols (&Controller, AtapiScsiPrivate);\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruFunction (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT32 Target,\r
- IN UINT64 Lun,\r
- IN OUT EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet,\r
- IN EFI_EVENT Event OPTIONAL\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Implements EFI_SCSI_PASS_THRU_PROTOCOL.PassThru() function.\r
-\r
-Arguments:\r
-\r
- This: The EFI_SCSI_PASS_THRU_PROTOCOL instance.\r
- Target: The Target ID of the ATAPI device to send the SCSI\r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- Lun: The LUN of the ATAPI device to send the SCSI Request\r
- Packet. To the ATAPI device, Lun is always 0.\r
- Packet: The SCSI Request Packet to send to the ATAPI device\r
- specified by Target and Lun.\r
- Event: If non-blocking I/O is not supported then Event is ignored,\r
- and blocking I/O is performed.\r
- If Event is NULL, then blocking I/O is performed.\r
- If Event is not NULL and non blocking I/O is supported,\r
- then non-blocking I/O is performed, and Event will be signaled\r
- when the SCSI Request Packet completes.\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
- EFI_STATUS Status;\r
-\r
- AtapiScsiPrivate = ATAPI_SCSI_PASS_THRU_DEV_FROM_THIS (This);\r
-\r
- //\r
- // Target is not allowed beyond MAX_TARGET_ID\r
- //\r
- if ((Target > MAX_TARGET_ID) || (Lun != 0)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // check the data fields in Packet parameter.\r
- //\r
- Status = CheckSCSIRequestPacket (Packet);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // If Request Packet targets at the IDE channel itself,\r
- // do nothing.\r
- //\r
- if (Target == This->Mode->AdapterId) {\r
- Packet->TransferLength = 0;\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // According to Target ID, reset the Atapi I/O Register mapping\r
- // (Target Id in [0,1] area, using AtapiIoPortRegisters[0],\r
- // Target Id in [2,3] area, using AtapiIoPortRegisters[1]\r
- //\r
- if ((Target / 2) == 0) {\r
- Target = Target % 2;\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[0];\r
- } else {\r
- Target = Target % 2;\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[1];\r
- }\r
-\r
- //\r
- // the ATAPI SCSI interface does not support non-blocking I/O\r
- // ignore the Event parameter\r
- //\r
- // Performs blocking I/O.\r
- //\r
- Status = SubmitBlockingIoCommand (AtapiScsiPrivate, Target, Packet);\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruGetNextDevice (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN OUT UINT32 *Target,\r
- IN OUT UINT64 *Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to retrieve the list of legal Target IDs for SCSI devices\r
- on a SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - On input, a pointer to the Target ID of a SCSI\r
- device present on the SCSI channel. On output,\r
- a pointer to the Target ID of the next SCSI device\r
- present on a SCSI channel. An input value of\r
- 0xFFFFFFFF retrieves the Target ID of the first\r
- SCSI device present on a SCSI channel.\r
- Lun - On input, a pointer to the LUN of a SCSI device\r
- present on the SCSI channel. On output, a pointer\r
- to the LUN of the next SCSI device present on\r
- a SCSI channel.\r
-Returns:\r
-\r
- EFI_SUCCESS - The Target ID and Lun of the next SCSI device\r
- on the SCSI channel was returned in Target and Lun.\r
- EFI_NOT_FOUND - There are no more SCSI devices on this SCSI channel.\r
- EFI_INVALID_PARAMETER - Target is not 0xFFFFFFFF,and Target and Lun were not\r
- returned on a previous call to GetNextDevice().\r
---*/\r
-{\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
-\r
- //\r
- // Retrieve Device Private Data Structure.\r
- //\r
- AtapiScsiPrivate = ATAPI_SCSI_PASS_THRU_DEV_FROM_THIS (This);\r
-\r
- //\r
- // Check whether Target is valid.\r
- //\r
- if (Target == NULL || Lun == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if ((*Target != 0xFFFFFFFF) &&\r
- ((*Target != AtapiScsiPrivate->LatestTargetId) ||\r
- (*Lun != AtapiScsiPrivate->LatestLun))) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (*Target == MAX_TARGET_ID) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- if (*Target == 0xFFFFFFFF) {\r
- *Target = 0;\r
- } else {\r
- *Target = AtapiScsiPrivate->LatestTargetId + 1;\r
- }\r
-\r
- *Lun = 0;\r
-\r
- //\r
- // Update the LatestTargetId.\r
- //\r
- AtapiScsiPrivate->LatestTargetId = *Target;\r
- AtapiScsiPrivate->LatestLun = *Lun;\r
-\r
- return EFI_SUCCESS;\r
-\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruBuildDevicePath (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT32 Target,\r
- IN UINT64 Lun,\r
- IN OUT EFI_DEVICE_PATH_PROTOCOL **DevicePath\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to allocate and build a device path node for a SCSI device\r
- on a SCSI channel. Would not build device path for a SCSI Host Controller.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - The Target ID of the SCSI device for which\r
- a device path node is to be allocated and built.\r
- Lun - The LUN of the SCSI device for which a device\r
- path node is to be allocated and built.\r
- DevicePath - A pointer to a single device path node that\r
- describes the SCSI device specified by\r
- Target and Lun. This function is responsible\r
- for allocating the buffer DevicePath with the boot\r
- service AllocatePool(). It is the caller's\r
- responsibility to free DevicePath when the caller\r
- is finished with DevicePath.\r
- Returns:\r
- EFI_SUCCESS - The device path node that describes the SCSI device\r
- specified by Target and Lun was allocated and\r
- returned in DevicePath.\r
- EFI_NOT_FOUND - The SCSI devices specified by Target and Lun does\r
- not exist on the SCSI channel.\r
- EFI_INVALID_PARAMETER - DevicePath is NULL.\r
- EFI_OUT_OF_RESOURCES - There are not enough resources to allocate\r
- DevicePath.\r
---*/\r
-{\r
- EFI_DEV_PATH *Node;\r
-\r
-\r
- //\r
- // Validate parameters passed in.\r
- //\r
-\r
- if (DevicePath == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // can not build device path for the SCSI Host Controller.\r
- //\r
- if ((Target > (MAX_TARGET_ID - 1)) || (Lun != 0)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- Node = AllocateZeroPool (sizeof (EFI_DEV_PATH));\r
- if (Node == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- Node->DevPath.Type = MESSAGING_DEVICE_PATH;\r
- Node->DevPath.SubType = MSG_ATAPI_DP;\r
- SetDevicePathNodeLength (&Node->DevPath, sizeof (ATAPI_DEVICE_PATH));\r
-\r
- Node->Atapi.PrimarySecondary = (UINT8) (Target / 2);\r
- Node->Atapi.SlaveMaster = (UINT8) (Target % 2);\r
- Node->Atapi.Lun = (UINT16) Lun;\r
-\r
- *DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) Node;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruGetTargetLun (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath,\r
- OUT UINT32 *Target,\r
- OUT UINT64 *Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to translate a device path node to a Target ID and LUN.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- DevicePath - A pointer to the device path node that\r
- describes a SCSI device on the SCSI channel.\r
- Target - A pointer to the Target ID of a SCSI device\r
- on the SCSI channel.\r
- Lun - A pointer to the LUN of a SCSI device on\r
- the SCSI channel.\r
-Returns:\r
-\r
- EFI_SUCCESS - DevicePath was successfully translated to a\r
- Target ID and LUN, and they were returned\r
- in Target and Lun.\r
- EFI_INVALID_PARAMETER - DevicePath/Target/Lun is NULL.\r
- EFI_UNSUPPORTED - This driver does not support the device path\r
- node type in DevicePath.\r
- EFI_NOT_FOUND - A valid translation from DevicePath to a\r
- Target ID and LUN does not exist.\r
---*/\r
-{\r
- EFI_DEV_PATH *Node;\r
-\r
- //\r
- // Validate parameters passed in.\r
- //\r
- if (DevicePath == NULL || Target == NULL || Lun == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Check whether the DevicePath belongs to SCSI_DEVICE_PATH\r
- //\r
- if ((DevicePath->Type != MESSAGING_DEVICE_PATH) ||\r
- (DevicePath->SubType != MSG_ATAPI_DP) ||\r
- (DevicePathNodeLength(DevicePath) != sizeof(ATAPI_DEVICE_PATH))) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Node = (EFI_DEV_PATH *) DevicePath;\r
-\r
- *Target = Node->Atapi.PrimarySecondary * 2 + Node->Atapi.SlaveMaster;\r
- *Lun = Node->Atapi.Lun;\r
-\r
- if (*Target > (MAX_TARGET_ID - 1) || *Lun != 0) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruResetChannel (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Resets a SCSI channel.This operation resets all the\r
- SCSI devices connected to the SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The SCSI channel was reset.\r
- EFI_UNSUPPORTED - The SCSI channel does not support\r
- a channel reset operation.\r
- EFI_DEVICE_ERROR - A device error occurred while\r
- attempting to reset the SCSI channel.\r
- EFI_TIMEOUT - A timeout occurred while attempting\r
- to reset the SCSI channel.\r
---*/\r
-{\r
- UINT8 DeviceControlValue;\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
- UINT8 Index;\r
- BOOLEAN ResetFlag;\r
-\r
- AtapiScsiPrivate = ATAPI_SCSI_PASS_THRU_DEV_FROM_THIS (This);\r
- ResetFlag = FALSE;\r
-\r
- //\r
- // Reset both Primary channel and Secondary channel.\r
- // so, the IoPort pointer must point to the right I/O Register group\r
- //\r
- for (Index = 0; Index < 2; Index++) {\r
- //\r
- // Reset\r
- //\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[Index];\r
-\r
- DeviceControlValue = 0;\r
- //\r
- // set SRST bit to initiate soft reset\r
- //\r
- DeviceControlValue |= SRST;\r
- //\r
- // disable Interrupt\r
- //\r
- DeviceControlValue |= BIT1;\r
- WritePortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Alt.DeviceControl,\r
- DeviceControlValue\r
- );\r
-\r
- //\r
- // Wait 10us\r
- //\r
- gBS->Stall (10);\r
-\r
- //\r
- // Clear SRST bit\r
- // 0xfb:1111,1011\r
- //\r
- DeviceControlValue &= 0xfb;\r
-\r
- WritePortB (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Alt.DeviceControl, DeviceControlValue);\r
-\r
- //\r
- // slave device needs at most 31s to clear BSY\r
- //\r
- if (StatusWaitForBSYClear (AtapiScsiPrivate, 31000000) != EFI_TIMEOUT) {\r
- ResetFlag = TRUE;\r
- }\r
- }\r
-\r
- if (ResetFlag) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- return EFI_TIMEOUT;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruResetTarget (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT32 Target,\r
- IN UINT64 Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Resets a SCSI device that is connected to a SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - The Target ID of the SCSI device to reset.\r
- Lun - The LUN of the SCSI device to reset.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The SCSI device specified by Target and\r
- Lun was reset.\r
- EFI_UNSUPPORTED - The SCSI channel does not support a target\r
- reset operation.\r
- EFI_INVALID_PARAMETER - Target or Lun are invalid.\r
- EFI_DEVICE_ERROR - A device error occurred while attempting\r
- to reset the SCSI device specified by Target\r
- and Lun.\r
- EFI_TIMEOUT - A timeout occurred while attempting to reset\r
- the SCSI device specified by Target and Lun.\r
---*/\r
-{\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
- UINT8 Command;\r
- UINT8 DeviceSelect;\r
-\r
- AtapiScsiPrivate = ATAPI_SCSI_PASS_THRU_DEV_FROM_THIS (This);\r
-\r
- if ((Target > MAX_TARGET_ID) || (Lun != 0)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Directly return EFI_SUCCESS if want to reset the host controller\r
- //\r
- if (Target == This->Mode->AdapterId) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // According to Target ID, reset the Atapi I/O Register mapping\r
- // (Target Id in [0,1] area, using AtapiIoPortRegisters[0],\r
- // Target Id in [2,3] area, using AtapiIoPortRegisters[1]\r
- //\r
- if ((Target / 2) == 0) {\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[0];\r
- } else {\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[1];\r
- }\r
-\r
- //\r
- // for ATAPI device, no need to wait DRDY ready after device selecting.\r
- //\r
- // bit7 and bit5 are both set to 1 for backward compatibility\r
- //\r
- DeviceSelect = (UINT8) (((BIT7 | BIT5) | (Target << 4)));\r
- WritePortB (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Head, DeviceSelect);\r
-\r
- Command = ATAPI_SOFT_RESET_CMD;\r
- WritePortB (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Reg.Command, Command);\r
-\r
- //\r
- // BSY clear is the only status return to the host by the device\r
- // when reset is complete.\r
- // slave device needs at most 31s to clear BSY\r
- //\r
- if (EFI_ERROR (StatusWaitForBSYClear (AtapiScsiPrivate, 31000000))) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- //\r
- // stall 5 seconds to make the device status stable\r
- //\r
- gBS->Stall (5000000);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruFunction (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT8 *Target,\r
- IN UINT64 Lun,\r
- IN OUT EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet,\r
- IN EFI_EVENT Event OPTIONAL\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Implements EFI_EXT_SCSI_PASS_THRU_PROTOCOL.PassThru() function.\r
-\r
-Arguments:\r
-\r
- This: The EFI_EXT_SCSI_PASS_THRU_PROTOCOL instance.\r
- Target: The Target ID of the ATAPI device to send the SCSI\r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- Lun: The LUN of the ATAPI device to send the SCSI Request\r
- Packet. To the ATAPI device, Lun is always 0.\r
- Packet: The SCSI Request Packet to send to the ATAPI device\r
- specified by Target and Lun.\r
- Event: If non-blocking I/O is not supported then Event is ignored,\r
- and blocking I/O is performed.\r
- If Event is NULL, then blocking I/O is performed.\r
- If Event is not NULL and non blocking I/O is supported,\r
- then non-blocking I/O is performed, and Event will be signaled\r
- when the SCSI Request Packet completes.\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
- UINT8 TargetId;\r
-\r
- AtapiScsiPrivate = ATAPI_EXT_SCSI_PASS_THRU_DEV_FROM_THIS (This);\r
-\r
- //\r
- // For ATAPI device, UINT8 is enough to represent the SCSI ID on channel.\r
- //\r
- TargetId = Target[0];\r
-\r
- //\r
- // Target is not allowed beyond MAX_TARGET_ID\r
- //\r
- if ((TargetId > MAX_TARGET_ID) || (Lun != 0)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // check the data fields in Packet parameter.\r
- //\r
- Status = CheckExtSCSIRequestPacket (Packet);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // If Request Packet targets at the IDE channel itself,\r
- // do nothing.\r
- //\r
- if (TargetId == (UINT8)This->Mode->AdapterId) {\r
- Packet->InTransferLength = Packet->OutTransferLength = 0;\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // According to Target ID, reset the Atapi I/O Register mapping\r
- // (Target Id in [0,1] area, using AtapiIoPortRegisters[0],\r
- // Target Id in [2,3] area, using AtapiIoPortRegisters[1]\r
- //\r
- if ((TargetId / 2) == 0) {\r
- TargetId = (UINT8) (TargetId % 2);\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[0];\r
- } else {\r
- TargetId = (UINT8) (TargetId % 2);\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[1];\r
- }\r
-\r
- //\r
- // the ATAPI SCSI interface does not support non-blocking I/O\r
- // ignore the Event parameter\r
- //\r
- // Performs blocking I/O.\r
- //\r
- Status = SubmitExtBlockingIoCommand (AtapiScsiPrivate, TargetId, Packet);\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruGetNextTargetLun (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN OUT UINT8 **Target,\r
- IN OUT UINT64 *Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to retrieve the list of legal Target IDs for SCSI devices\r
- on a SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - On input, a pointer to the Target ID of a SCSI\r
- device present on the SCSI channel. On output,\r
- a pointer to the Target ID of the next SCSI device\r
- present on a SCSI channel. An input value of\r
- 0xFFFFFFFF retrieves the Target ID of the first\r
- SCSI device present on a SCSI channel.\r
- Lun - On input, a pointer to the LUN of a SCSI device\r
- present on the SCSI channel. On output, a pointer\r
- to the LUN of the next SCSI device present on\r
- a SCSI channel.\r
-Returns:\r
-\r
- EFI_SUCCESS - The Target ID and Lun of the next SCSI device\r
- on the SCSI channel was returned in Target and Lun.\r
- EFI_NOT_FOUND - There are no more SCSI devices on this SCSI channel.\r
- EFI_INVALID_PARAMETER - Target is not 0xFFFFFFFF,and Target and Lun were not\r
- returned on a previous call to GetNextDevice().\r
---*/\r
-{\r
- UINT8 ByteIndex;\r
- UINT8 TargetId;\r
- UINT8 ScsiId[TARGET_MAX_BYTES];\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
-\r
- //\r
- // Retrieve Device Private Data Structure.\r
- //\r
- AtapiScsiPrivate = ATAPI_EXT_SCSI_PASS_THRU_DEV_FROM_THIS (This);\r
-\r
- //\r
- // Check whether Target is valid.\r
- //\r
- if (*Target == NULL || Lun == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- SetMem (ScsiId, TARGET_MAX_BYTES, 0xFF);\r
-\r
- TargetId = (*Target)[0];\r
-\r
- //\r
- // For ATAPI device, we use UINT8 to represent the SCSI ID on channel.\r
- //\r
- if (CompareMem(*Target, ScsiId, TARGET_MAX_BYTES) != 0) {\r
- for (ByteIndex = 1; ByteIndex < TARGET_MAX_BYTES; ByteIndex++) {\r
- if ((*Target)[ByteIndex] != 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- }\r
-\r
- if ((CompareMem(*Target, ScsiId, TARGET_MAX_BYTES) != 0) &&\r
- ((TargetId != AtapiScsiPrivate->LatestTargetId) ||\r
- (*Lun != AtapiScsiPrivate->LatestLun))) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (TargetId == MAX_TARGET_ID) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- if (CompareMem(*Target, ScsiId, TARGET_MAX_BYTES) == 0) {\r
- SetMem (*Target, TARGET_MAX_BYTES,0);\r
- } else {\r
- (*Target)[0] = (UINT8) (AtapiScsiPrivate->LatestTargetId + 1);\r
- }\r
-\r
- *Lun = 0;\r
-\r
- //\r
- // Update the LatestTargetId.\r
- //\r
- AtapiScsiPrivate->LatestTargetId = (*Target)[0];\r
- AtapiScsiPrivate->LatestLun = *Lun;\r
-\r
- return EFI_SUCCESS;\r
-\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruBuildDevicePath (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT8 *Target,\r
- IN UINT64 Lun,\r
- IN OUT EFI_DEVICE_PATH_PROTOCOL **DevicePath\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to allocate and build a device path node for a SCSI device\r
- on a SCSI channel. Would not build device path for a SCSI Host Controller.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - The Target ID of the SCSI device for which\r
- a device path node is to be allocated and built.\r
- Lun - The LUN of the SCSI device for which a device\r
- path node is to be allocated and built.\r
- DevicePath - A pointer to a single device path node that\r
- describes the SCSI device specified by\r
- Target and Lun. This function is responsible\r
- for allocating the buffer DevicePath with the boot\r
- service AllocatePool(). It is the caller's\r
- responsibility to free DevicePath when the caller\r
- is finished with DevicePath.\r
- Returns:\r
- EFI_SUCCESS - The device path node that describes the SCSI device\r
- specified by Target and Lun was allocated and\r
- returned in DevicePath.\r
- EFI_NOT_FOUND - The SCSI devices specified by Target and Lun does\r
- not exist on the SCSI channel.\r
- EFI_INVALID_PARAMETER - DevicePath is NULL.\r
- EFI_OUT_OF_RESOURCES - There are not enough resources to allocate\r
- DevicePath.\r
---*/\r
-{\r
- EFI_DEV_PATH *Node;\r
- UINT8 TargetId;\r
-\r
- TargetId = Target[0];\r
-\r
- //\r
- // Validate parameters passed in.\r
- //\r
-\r
- if (DevicePath == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // can not build device path for the SCSI Host Controller.\r
- //\r
- if ((TargetId > (MAX_TARGET_ID - 1)) || (Lun != 0)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- Node = AllocateZeroPool (sizeof (EFI_DEV_PATH));\r
- if (Node == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- Node->DevPath.Type = MESSAGING_DEVICE_PATH;\r
- Node->DevPath.SubType = MSG_ATAPI_DP;\r
- SetDevicePathNodeLength (&Node->DevPath, sizeof (ATAPI_DEVICE_PATH));\r
-\r
- Node->Atapi.PrimarySecondary = (UINT8) (TargetId / 2);\r
- Node->Atapi.SlaveMaster = (UINT8) (TargetId % 2);\r
- Node->Atapi.Lun = (UINT16) Lun;\r
-\r
- *DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) Node;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruGetTargetLun (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath,\r
- OUT UINT8 **Target,\r
- OUT UINT64 *Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to translate a device path node to a Target ID and LUN.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- DevicePath - A pointer to the device path node that\r
- describes a SCSI device on the SCSI channel.\r
- Target - A pointer to the Target ID of a SCSI device\r
- on the SCSI channel.\r
- Lun - A pointer to the LUN of a SCSI device on\r
- the SCSI channel.\r
-Returns:\r
-\r
- EFI_SUCCESS - DevicePath was successfully translated to a\r
- Target ID and LUN, and they were returned\r
- in Target and Lun.\r
- EFI_INVALID_PARAMETER - DevicePath/Target/Lun is NULL.\r
- EFI_UNSUPPORTED - This driver does not support the device path\r
- node type in DevicePath.\r
- EFI_NOT_FOUND - A valid translation from DevicePath to a\r
- Target ID and LUN does not exist.\r
---*/\r
-{\r
- EFI_DEV_PATH *Node;\r
-\r
- //\r
- // Validate parameters passed in.\r
- //\r
- if (DevicePath == NULL || Target == NULL || Lun == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Check whether the DevicePath belongs to SCSI_DEVICE_PATH\r
- //\r
- if ((DevicePath->Type != MESSAGING_DEVICE_PATH) ||\r
- (DevicePath->SubType != MSG_ATAPI_DP) ||\r
- (DevicePathNodeLength(DevicePath) != sizeof(ATAPI_DEVICE_PATH))) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- ZeroMem (*Target, TARGET_MAX_BYTES);\r
-\r
- Node = (EFI_DEV_PATH *) DevicePath;\r
-\r
- (*Target)[0] = (UINT8) (Node->Atapi.PrimarySecondary * 2 + Node->Atapi.SlaveMaster);\r
- *Lun = Node->Atapi.Lun;\r
-\r
- if ((*Target)[0] > (MAX_TARGET_ID - 1) || *Lun != 0) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruResetChannel (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Resets a SCSI channel.This operation resets all the\r
- SCSI devices connected to the SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The SCSI channel was reset.\r
- EFI_UNSUPPORTED - The SCSI channel does not support\r
- a channel reset operation.\r
- EFI_DEVICE_ERROR - A device error occurred while\r
- attempting to reset the SCSI channel.\r
- EFI_TIMEOUT - A timeout occurred while attempting\r
- to reset the SCSI channel.\r
---*/\r
-{\r
- UINT8 DeviceControlValue;\r
- UINT8 Index;\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
- BOOLEAN ResetFlag;\r
-\r
- AtapiScsiPrivate = ATAPI_EXT_SCSI_PASS_THRU_DEV_FROM_THIS (This);\r
- ResetFlag = FALSE;\r
- //\r
- // Reset both Primary channel and Secondary channel.\r
- // so, the IoPort pointer must point to the right I/O Register group\r
- // And if there is a channel reset successfully, return EFI_SUCCESS.\r
- //\r
- for (Index = 0; Index < 2; Index++) {\r
- //\r
- // Reset\r
- //\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[Index];\r
-\r
- DeviceControlValue = 0;\r
- //\r
- // set SRST bit to initiate soft reset\r
- //\r
- DeviceControlValue |= SRST;\r
- //\r
- // disable Interrupt\r
- //\r
- DeviceControlValue |= BIT1;\r
- WritePortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Alt.DeviceControl,\r
- DeviceControlValue\r
- );\r
-\r
- //\r
- // Wait 10us\r
- //\r
- gBS->Stall (10);\r
-\r
- //\r
- // Clear SRST bit\r
- // 0xfb:1111,1011\r
- //\r
- DeviceControlValue &= 0xfb;\r
-\r
- WritePortB (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Alt.DeviceControl, DeviceControlValue);\r
-\r
- //\r
- // slave device needs at most 31s to clear BSY\r
- //\r
- if (StatusWaitForBSYClear (AtapiScsiPrivate, 31000000) != EFI_TIMEOUT) {\r
- ResetFlag = TRUE;\r
- }\r
- }\r
-\r
- if (ResetFlag) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- return EFI_TIMEOUT;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruResetTarget (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT8 *Target,\r
- IN UINT64 Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Resets a SCSI device that is connected to a SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - The Target ID of the SCSI device to reset.\r
- Lun - The LUN of the SCSI device to reset.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The SCSI device specified by Target and\r
- Lun was reset.\r
- EFI_UNSUPPORTED - The SCSI channel does not support a target\r
- reset operation.\r
- EFI_INVALID_PARAMETER - Target or Lun are invalid.\r
- EFI_DEVICE_ERROR - A device error occurred while attempting\r
- to reset the SCSI device specified by Target\r
- and Lun.\r
- EFI_TIMEOUT - A timeout occurred while attempting to reset\r
- the SCSI device specified by Target and Lun.\r
---*/\r
-{\r
- UINT8 Command;\r
- UINT8 DeviceSelect;\r
- UINT8 TargetId;\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
-\r
- AtapiScsiPrivate = ATAPI_EXT_SCSI_PASS_THRU_DEV_FROM_THIS (This);\r
- TargetId = Target[0];\r
-\r
- if ((TargetId > MAX_TARGET_ID) || (Lun != 0)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Directly return EFI_SUCCESS if want to reset the host controller\r
- //\r
- if (TargetId == This->Mode->AdapterId) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // According to Target ID, reset the Atapi I/O Register mapping\r
- // (Target Id in [0,1] area, using AtapiIoPortRegisters[0],\r
- // Target Id in [2,3] area, using AtapiIoPortRegisters[1]\r
- //\r
- if ((TargetId / 2) == 0) {\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[0];\r
- } else {\r
- AtapiScsiPrivate->IoPort = &AtapiScsiPrivate->AtapiIoPortRegisters[1];\r
- }\r
-\r
- //\r
- // for ATAPI device, no need to wait DRDY ready after device selecting.\r
- //\r
- // bit7 and bit5 are both set to 1 for backward compatibility\r
- //\r
- DeviceSelect = (UINT8) ((BIT7 | BIT5) | (TargetId << 4));\r
- WritePortB (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Head, DeviceSelect);\r
-\r
- Command = ATAPI_SOFT_RESET_CMD;\r
- WritePortB (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Reg.Command, Command);\r
-\r
- //\r
- // BSY clear is the only status return to the host by the device\r
- // when reset is complete.\r
- // slave device needs at most 31s to clear BSY\r
- //\r
- if (EFI_ERROR (StatusWaitForBSYClear (AtapiScsiPrivate, 31000000))) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- //\r
- // stall 5 seconds to make the device status stable\r
- //\r
- gBS->Stall (5000000);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruGetNextTarget (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN OUT UINT8 **Target\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Used to retrieve the list of legal Target IDs for SCSI devices\r
- on a SCSI channel.\r
-\r
-Arguments:\r
- This - Protocol instance pointer.\r
- Target - On input, a pointer to the Target ID of a SCSI\r
- device present on the SCSI channel. On output,\r
- a pointer to the Target ID of the next SCSI device\r
- present on a SCSI channel. An input value of\r
- 0xFFFFFFFF retrieves the Target ID of the first\r
- SCSI device present on a SCSI channel.\r
- Lun - On input, a pointer to the LUN of a SCSI device\r
- present on the SCSI channel. On output, a pointer\r
- to the LUN of the next SCSI device present on\r
- a SCSI channel.\r
-\r
-Returns:\r
- EFI_SUCCESS - The Target ID and Lun of the next SCSI device\r
- on the SCSI channel was returned in Target and Lun.\r
- EFI_NOT_FOUND - There are no more SCSI devices on this SCSI channel.\r
- EFI_INVALID_PARAMETER - Target is not 0xFFFFFFFF,and Target and Lun were not\r
- returned on a previous call to GetNextDevice().\r
---*/\r
-{\r
- UINT8 TargetId;\r
- UINT8 ScsiId[TARGET_MAX_BYTES];\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate;\r
- UINT8 ByteIndex;\r
-\r
- //\r
- // Retrieve Device Private Data Structure.\r
- //\r
- AtapiScsiPrivate = ATAPI_EXT_SCSI_PASS_THRU_DEV_FROM_THIS (This);\r
-\r
- //\r
- // Check whether Target is valid.\r
- //\r
- if (*Target == NULL ) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TargetId = (*Target)[0];\r
- SetMem (ScsiId, TARGET_MAX_BYTES, 0xFF);\r
-\r
- //\r
- // For ATAPI device, we use UINT8 to represent the SCSI ID on channel.\r
- //\r
- if (CompareMem(*Target, ScsiId, TARGET_MAX_BYTES) != 0) {\r
- for (ByteIndex = 1; ByteIndex < TARGET_MAX_BYTES; ByteIndex++) {\r
- if ((*Target)[ByteIndex] != 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- }\r
-\r
- if ((CompareMem(*Target, ScsiId, TARGET_MAX_BYTES) != 0) &&(TargetId != AtapiScsiPrivate->LatestTargetId)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (TargetId == MAX_TARGET_ID) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- if ((CompareMem(*Target, ScsiId, TARGET_MAX_BYTES) == 0)) {\r
- SetMem (*Target, TARGET_MAX_BYTES, 0);\r
- } else {\r
- (*Target)[0] = (UINT8) (AtapiScsiPrivate->LatestTargetId + 1);\r
- }\r
-\r
- //\r
- // Update the LatestTargetId.\r
- //\r
- AtapiScsiPrivate->LatestTargetId = (*Target)[0];\r
- AtapiScsiPrivate->LatestLun = 0;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-GetIdeRegistersBaseAddr (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- OUT IDE_REGISTERS_BASE_ADDR *IdeRegsBaseAddr\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Get IDE IO port registers' base addresses by mode. In 'Compatibility' mode,\r
- use fixed addresses. In Native-PCI mode, get base addresses from BARs in\r
- the PCI IDE controller's Configuration Space.\r
-\r
-Arguments:\r
- PciIo - Pointer to the EFI_PCI_IO_PROTOCOL instance\r
- IdeRegsBaseAddr - Pointer to IDE_REGISTERS_BASE_ADDR to\r
- receive IDE IO port registers' base addresses\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- PCI_TYPE00 PciData;\r
-\r
- Status = PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- sizeof (PciData),\r
- &PciData\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if ((PciData.Hdr.ClassCode[0] & IDE_PRIMARY_OPERATING_MODE) == 0) {\r
- IdeRegsBaseAddr[IdePrimary].CommandBlockBaseAddr = 0x1f0;\r
- IdeRegsBaseAddr[IdePrimary].ControlBlockBaseAddr = 0x3f6;\r
- } else {\r
- //\r
- // The BARs should be of IO type\r
- //\r
- if ((PciData.Device.Bar[0] & BIT0) == 0 ||\r
- (PciData.Device.Bar[1] & BIT0) == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- IdeRegsBaseAddr[IdePrimary].CommandBlockBaseAddr =\r
- (UINT16) (PciData.Device.Bar[0] & 0x0000fff8);\r
- IdeRegsBaseAddr[IdePrimary].ControlBlockBaseAddr =\r
- (UINT16) ((PciData.Device.Bar[1] & 0x0000fffc) + 2);\r
- }\r
-\r
- if ((PciData.Hdr.ClassCode[0] & IDE_SECONDARY_OPERATING_MODE) == 0) {\r
- IdeRegsBaseAddr[IdeSecondary].CommandBlockBaseAddr = 0x170;\r
- IdeRegsBaseAddr[IdeSecondary].ControlBlockBaseAddr = 0x376;\r
- } else {\r
- //\r
- // The BARs should be of IO type\r
- //\r
- if ((PciData.Device.Bar[2] & BIT0) == 0 ||\r
- (PciData.Device.Bar[3] & BIT0) == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- IdeRegsBaseAddr[IdeSecondary].CommandBlockBaseAddr =\r
- (UINT16) (PciData.Device.Bar[2] & 0x0000fff8);\r
- IdeRegsBaseAddr[IdeSecondary].ControlBlockBaseAddr =\r
- (UINT16) ((PciData.Device.Bar[3] & 0x0000fffc) + 2);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-InitAtapiIoPortRegisters (\r
- IN ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- IN IDE_REGISTERS_BASE_ADDR *IdeRegsBaseAddr\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initialize each Channel's Base Address of CommandBlock and ControlBlock.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- IdeRegsBaseAddr - The pointer of IDE_REGISTERS_BASE_ADDR\r
-\r
-Returns:\r
-\r
- None\r
-\r
---*/\r
-{\r
-\r
- UINT8 IdeChannel;\r
- UINT16 CommandBlockBaseAddr;\r
- UINT16 ControlBlockBaseAddr;\r
- IDE_BASE_REGISTERS *RegisterPointer;\r
-\r
-\r
- for (IdeChannel = 0; IdeChannel < ATAPI_MAX_CHANNEL; IdeChannel++) {\r
-\r
- RegisterPointer = &AtapiScsiPrivate->AtapiIoPortRegisters[IdeChannel];\r
-\r
- //\r
- // Initialize IDE IO port addresses, including Command Block registers\r
- // and Control Block registers\r
- //\r
- CommandBlockBaseAddr = IdeRegsBaseAddr[IdeChannel].CommandBlockBaseAddr;\r
- ControlBlockBaseAddr = IdeRegsBaseAddr[IdeChannel].ControlBlockBaseAddr;\r
-\r
- RegisterPointer->Data = CommandBlockBaseAddr;\r
- (*(UINT16 *) &RegisterPointer->Reg1) = (UINT16) (CommandBlockBaseAddr + 0x01);\r
- RegisterPointer->SectorCount = (UINT16) (CommandBlockBaseAddr + 0x02);\r
- RegisterPointer->SectorNumber = (UINT16) (CommandBlockBaseAddr + 0x03);\r
- RegisterPointer->CylinderLsb = (UINT16) (CommandBlockBaseAddr + 0x04);\r
- RegisterPointer->CylinderMsb = (UINT16) (CommandBlockBaseAddr + 0x05);\r
- RegisterPointer->Head = (UINT16) (CommandBlockBaseAddr + 0x06);\r
- (*(UINT16 *) &RegisterPointer->Reg) = (UINT16) (CommandBlockBaseAddr + 0x07);\r
-\r
- (*(UINT16 *) &RegisterPointer->Alt) = ControlBlockBaseAddr;\r
- RegisterPointer->DriveAddress = (UINT16) (ControlBlockBaseAddr + 0x01);\r
- }\r
-\r
-}\r
-\r
-\r
-EFI_STATUS\r
-CheckSCSIRequestPacket (\r
- EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Checks the parameters in the SCSI Request Packet to make sure\r
- they are valid for a SCSI Pass Thru request.\r
-\r
-Arguments:\r
-\r
- Packet - The pointer of EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- if (Packet == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (!ValidCdbLength (Packet->CdbLength)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Packet->Cdb == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Checks whether the request command is supported.\r
- //\r
- if (!IsCommandValid (Packet)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-BOOLEAN\r
-IsCommandValid (\r
- EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Checks the requested SCSI command:\r
- Is it supported by this driver?\r
- Is the Data transfer direction reasonable?\r
-\r
-Arguments:\r
-\r
- Packet - The pointer of EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT8 Index;\r
- UINT8 *OpCode;\r
- UINT8 ArrayLen;\r
-\r
- OpCode = (UINT8 *) (Packet->Cdb);\r
- ArrayLen = (UINT8) (ARRAY_SIZE (gSupportedATAPICommands));\r
-\r
- for (Index = 0; (Index < ArrayLen) && (CompareMem (&gSupportedATAPICommands[Index], &gEndTable, sizeof (SCSI_COMMAND_SET)) != 0); Index++) {\r
-\r
- if (*OpCode == gSupportedATAPICommands[Index].OpCode) {\r
- //\r
- // Check whether the requested Command is supported by this driver\r
- //\r
- if (Packet->DataDirection == DataIn) {\r
- //\r
- // Check whether the requested data direction conforms to\r
- // what it should be.\r
- //\r
- if (gSupportedATAPICommands[Index].Direction == DataOut) {\r
- return FALSE;\r
- }\r
- }\r
-\r
- if (Packet->DataDirection == DataOut) {\r
- //\r
- // Check whether the requested data direction conforms to\r
- // what it should be.\r
- //\r
- if (gSupportedATAPICommands[Index].Direction == DataIn) {\r
- return FALSE;\r
- }\r
- }\r
-\r
- return TRUE;\r
- }\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-EFI_STATUS\r
-SubmitBlockingIoCommand (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT32 Target,\r
- EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Performs blocking I/O request.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate: Private data structure for the specified channel.\r
- Target: The Target ID of the ATAPI device to send the SCSI\r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- Packet: The SCSI Request Packet to send to the ATAPI device\r
- specified by Target.\r
-\r
- Returns: EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT8 PacketCommand[12];\r
- UINT64 TimeoutInMicroSeconds;\r
- EFI_STATUS PacketCommandStatus;\r
-\r
- //\r
- // Fill ATAPI Command Packet according to CDB\r
- //\r
- ZeroMem (&PacketCommand, 12);\r
- CopyMem (&PacketCommand, Packet->Cdb, Packet->CdbLength);\r
-\r
- //\r
- // Timeout is 100ns unit, convert it to 1000ns (1us) unit.\r
- //\r
- TimeoutInMicroSeconds = DivU64x32 (Packet->Timeout, (UINT32) 10);\r
-\r
- //\r
- // Submit ATAPI Command Packet\r
- //\r
- PacketCommandStatus = AtapiPacketCommand (\r
- AtapiScsiPrivate,\r
- Target,\r
- PacketCommand,\r
- Packet->DataBuffer,\r
- &(Packet->TransferLength),\r
- (DATA_DIRECTION) Packet->DataDirection,\r
- TimeoutInMicroSeconds\r
- );\r
- if (!EFI_ERROR (PacketCommandStatus) || (Packet->SenseData == NULL)) {\r
- Packet->SenseDataLength = 0;\r
- return PacketCommandStatus;\r
- }\r
-\r
- //\r
- // Return SenseData if PacketCommandStatus matches\r
- // the following return codes.\r
- //\r
- if ((PacketCommandStatus == EFI_BAD_BUFFER_SIZE) ||\r
- (PacketCommandStatus == EFI_DEVICE_ERROR) ||\r
- (PacketCommandStatus == EFI_TIMEOUT)) {\r
-\r
- //\r
- // avoid submit request sense command continuously.\r
- //\r
- if (PacketCommand[0] == OP_REQUEST_SENSE) {\r
- Packet->SenseDataLength = 0;\r
- return PacketCommandStatus;\r
- }\r
-\r
- RequestSenseCommand (\r
- AtapiScsiPrivate,\r
- Target,\r
- Packet->Timeout,\r
- Packet->SenseData,\r
- &Packet->SenseDataLength\r
- );\r
- }\r
-\r
- return PacketCommandStatus;\r
-}\r
-\r
-EFI_STATUS\r
-RequestSenseCommand (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT32 Target,\r
- UINT64 Timeout,\r
- VOID *SenseData,\r
- UINT8 *SenseDataLength\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Submit request sense command\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- Target - The target ID\r
- Timeout - The time to complete the command\r
- SenseData - The buffer to fill in sense data\r
- SenseDataLength - The length of buffer\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET Packet;\r
- UINT8 Cdb[12];\r
- EFI_STATUS Status;\r
-\r
- ZeroMem (&Packet, sizeof (EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET));\r
- ZeroMem (Cdb, 12);\r
-\r
- Cdb[0] = OP_REQUEST_SENSE;\r
- Cdb[4] = (UINT8) (*SenseDataLength);\r
-\r
- Packet.Timeout = Timeout;\r
- Packet.DataBuffer = SenseData;\r
- Packet.SenseData = NULL;\r
- Packet.Cdb = Cdb;\r
- Packet.TransferLength = *SenseDataLength;\r
- Packet.CdbLength = 12;\r
- Packet.DataDirection = DataIn;\r
-\r
- Status = SubmitBlockingIoCommand (AtapiScsiPrivate, Target, &Packet);\r
- *SenseDataLength = (UINT8) (Packet.TransferLength);\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-CheckExtSCSIRequestPacket (\r
- EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Checks the parameters in the SCSI Request Packet to make sure\r
- they are valid for a SCSI Pass Thru request.\r
-\r
-Arguments:\r
-\r
- Packet - The pointer of EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- if (Packet == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (!ValidCdbLength (Packet->CdbLength)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Packet->Cdb == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Checks whether the request command is supported.\r
- //\r
- if (!IsExtCommandValid (Packet)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-BOOLEAN\r
-IsExtCommandValid (\r
- EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Checks the requested SCSI command:\r
- Is it supported by this driver?\r
- Is the Data transfer direction reasonable?\r
-\r
-Arguments:\r
-\r
- Packet - The pointer of EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT8 Index;\r
- UINT8 *OpCode;\r
- UINT8 ArrayLen;\r
-\r
- OpCode = (UINT8 *) (Packet->Cdb);\r
- ArrayLen = (UINT8) (ARRAY_SIZE (gSupportedATAPICommands));\r
-\r
- for (Index = 0; (Index < ArrayLen) && (CompareMem (&gSupportedATAPICommands[Index], &gEndTable, sizeof (SCSI_COMMAND_SET)) != 0); Index++) {\r
-\r
- if (*OpCode == gSupportedATAPICommands[Index].OpCode) {\r
- //\r
- // Check whether the requested Command is supported by this driver\r
- //\r
- if (Packet->DataDirection == DataIn) {\r
- //\r
- // Check whether the requested data direction conforms to\r
- // what it should be.\r
- //\r
- if (gSupportedATAPICommands[Index].Direction == DataOut) {\r
- return FALSE;\r
- }\r
- }\r
-\r
- if (Packet->DataDirection == DataOut) {\r
- //\r
- // Check whether the requested data direction conforms to\r
- // what it should be.\r
- //\r
- if (gSupportedATAPICommands[Index].Direction == DataIn) {\r
- return FALSE;\r
- }\r
- }\r
-\r
- return TRUE;\r
- }\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-EFI_STATUS\r
-SubmitExtBlockingIoCommand (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT8 Target,\r
- EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Performs blocking I/O request.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate: Private data structure for the specified channel.\r
- Target: The Target ID of the ATAPI device to send the SCSI\r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- Packet: The SCSI Request Packet to send to the ATAPI device\r
- specified by Target.\r
-\r
- Returns: EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT8 PacketCommand[12];\r
- UINT64 TimeoutInMicroSeconds;\r
- EFI_STATUS PacketCommandStatus;\r
-\r
- //\r
- // Fill ATAPI Command Packet according to CDB\r
- //\r
- ZeroMem (&PacketCommand, 12);\r
- CopyMem (&PacketCommand, Packet->Cdb, Packet->CdbLength);\r
-\r
- //\r
- // Timeout is 100ns unit, convert it to 1000ns (1us) unit.\r
- //\r
- TimeoutInMicroSeconds = DivU64x32 (Packet->Timeout, (UINT32) 10);\r
-\r
- //\r
- // Submit ATAPI Command Packet\r
- //\r
- if (Packet->DataDirection == DataIn) {\r
- PacketCommandStatus = AtapiPacketCommand (\r
- AtapiScsiPrivate,\r
- Target,\r
- PacketCommand,\r
- Packet->InDataBuffer,\r
- &(Packet->InTransferLength),\r
- DataIn,\r
- TimeoutInMicroSeconds\r
- );\r
- } else {\r
-\r
- PacketCommandStatus = AtapiPacketCommand (\r
- AtapiScsiPrivate,\r
- Target,\r
- PacketCommand,\r
- Packet->OutDataBuffer,\r
- &(Packet->OutTransferLength),\r
- DataOut,\r
- TimeoutInMicroSeconds\r
- );\r
- }\r
-\r
- if (!EFI_ERROR (PacketCommandStatus) || (Packet->SenseData == NULL)) {\r
- Packet->SenseDataLength = 0;\r
- return PacketCommandStatus;\r
- }\r
-\r
- //\r
- // Return SenseData if PacketCommandStatus matches\r
- // the following return codes.\r
- //\r
- if ((PacketCommandStatus == EFI_BAD_BUFFER_SIZE) ||\r
- (PacketCommandStatus == EFI_DEVICE_ERROR) ||\r
- (PacketCommandStatus == EFI_TIMEOUT)) {\r
-\r
- //\r
- // avoid submit request sense command continuously.\r
- //\r
- if (PacketCommand[0] == OP_REQUEST_SENSE) {\r
- Packet->SenseDataLength = 0;\r
- return PacketCommandStatus;\r
- }\r
-\r
- RequestSenseCommand (\r
- AtapiScsiPrivate,\r
- Target,\r
- Packet->Timeout,\r
- Packet->SenseData,\r
- &Packet->SenseDataLength\r
- );\r
- }\r
-\r
- return PacketCommandStatus;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-AtapiPacketCommand (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT32 Target,\r
- UINT8 *PacketCommand,\r
- VOID *Buffer,\r
- UINT32 *ByteCount,\r
- DATA_DIRECTION Direction,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Submits ATAPI command packet to the specified ATAPI device.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate: Private data structure for the specified channel.\r
- Target: The Target ID of the ATAPI device to send the SCSI\r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- PacketCommand: Points to the ATAPI command packet.\r
- Buffer: Points to the transferred data.\r
- ByteCount: When input,indicates the buffer size; when output,\r
- indicates the actually transferred data size.\r
- Direction: Indicates the data transfer direction.\r
- TimeoutInMicroSeconds:\r
- The timeout, in micro second units, to use for the\r
- execution of this ATAPI command.\r
- A TimeoutInMicroSeconds value of 0 means that\r
- this function will wait indefinitely for the ATAPI\r
- command to execute.\r
- If TimeoutInMicroSeconds is greater than zero, then\r
- this function will return EFI_TIMEOUT if the time\r
- required to execute the ATAPI command is greater\r
- than TimeoutInMicroSeconds.\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
-\r
- UINT16 *CommandIndex;\r
- UINT8 Count;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Set all the command parameters by fill related registers.\r
- // Before write to all the following registers, BSY must be 0.\r
- //\r
- Status = StatusWaitForBSYClear (AtapiScsiPrivate, TimeoutInMicroSeconds);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
-\r
- //\r
- // Select device via Device/Head Register.\r
- // "Target = 0" indicates device 0; "Target = 1" indicates device 1\r
- //\r
- WritePortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Head,\r
- (UINT8) ((Target << 4) | DEFAULT_CMD) // DEFAULT_CMD: 0xa0 (1010,0000)\r
- );\r
-\r
- //\r
- // Set all the command parameters by fill related registers.\r
- // Before write to all the following registers, BSY DRQ must be 0.\r
- //\r
- Status = StatusDRQClear(AtapiScsiPrivate, TimeoutInMicroSeconds);\r
-\r
- if (EFI_ERROR (Status)) {\r
- if (Status == EFI_ABORTED) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- *ByteCount = 0;\r
- return Status;\r
- }\r
-\r
- //\r
- // No OVL; No DMA (by setting feature register)\r
- //\r
- WritePortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg1.Feature,\r
- 0x00\r
- );\r
-\r
- //\r
- // set the transfersize to MAX_ATAPI_BYTE_COUNT to let the device\r
- // determine how much data should be transfered.\r
- //\r
- WritePortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->CylinderLsb,\r
- (UINT8) (MAX_ATAPI_BYTE_COUNT & 0x00ff)\r
- );\r
- WritePortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->CylinderMsb,\r
- (UINT8) (MAX_ATAPI_BYTE_COUNT >> 8)\r
- );\r
-\r
- //\r
- // DEFAULT_CTL:0x0a (0000,1010)\r
- // Disable interrupt\r
- //\r
- WritePortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Alt.DeviceControl,\r
- DEFAULT_CTL\r
- );\r
-\r
- //\r
- // Send Packet command to inform device\r
- // that the following data bytes are command packet.\r
- //\r
- WritePortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg.Command,\r
- PACKET_CMD\r
- );\r
-\r
- //\r
- // Before data transfer, BSY should be 0 and DRQ should be 1.\r
- // if they are not in specified time frame,\r
- // retrieve Sense Key from Error Register before return.\r
- //\r
- Status = StatusDRQReady (AtapiScsiPrivate, TimeoutInMicroSeconds);\r
- if (EFI_ERROR (Status)) {\r
- if (Status == EFI_ABORTED) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
-\r
- *ByteCount = 0;\r
- return Status;\r
- }\r
-\r
- //\r
- // Send out command packet\r
- //\r
- CommandIndex = (UINT16 *) PacketCommand;\r
- for (Count = 0; Count < 6; Count++, CommandIndex++) {\r
- WritePortW (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Data, *CommandIndex);\r
- }\r
-\r
- //\r
- // call AtapiPassThruPioReadWriteData() function to get\r
- // requested transfer data form device.\r
- //\r
- return AtapiPassThruPioReadWriteData (\r
- AtapiScsiPrivate,\r
- Buffer,\r
- ByteCount,\r
- Direction,\r
- TimeoutInMicroSeconds\r
- );\r
-}\r
-\r
-EFI_STATUS\r
-AtapiPassThruPioReadWriteData (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT16 *Buffer,\r
- UINT32 *ByteCount,\r
- DATA_DIRECTION Direction,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Performs data transfer between ATAPI device and host after the\r
- ATAPI command packet is sent.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate: Private data structure for the specified channel.\r
- Buffer: Points to the transferred data.\r
- ByteCount: When input,indicates the buffer size; when output,\r
- indicates the actually transferred data size.\r
- Direction: Indicates the data transfer direction.\r
- TimeoutInMicroSeconds:\r
- The timeout, in micro second units, to use for the\r
- execution of this ATAPI command.\r
- A TimeoutInMicroSeconds value of 0 means that\r
- this function will wait indefinitely for the ATAPI\r
- command to execute.\r
- If TimeoutInMicroSeconds is greater than zero, then\r
- this function will return EFI_TIMEOUT if the time\r
- required to execute the ATAPI command is greater\r
- than TimeoutInMicroSeconds.\r
- Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT32 Index;\r
- UINT32 RequiredWordCount;\r
- UINT32 ActualWordCount;\r
- UINT32 WordCount;\r
- EFI_STATUS Status;\r
- UINT16 *ptrBuffer;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- //\r
- // Non Data transfer request is also supported.\r
- //\r
- if (*ByteCount == 0 || Buffer == NULL) {\r
- *ByteCount = 0;\r
- if (EFI_ERROR (StatusWaitForBSYClear (AtapiScsiPrivate, TimeoutInMicroSeconds))) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- }\r
-\r
- ptrBuffer = Buffer;\r
- RequiredWordCount = *ByteCount / 2;\r
-\r
- //\r
- // ActuralWordCount means the word count of data really transfered.\r
- //\r
- ActualWordCount = 0;\r
-\r
- while (ActualWordCount < RequiredWordCount) {\r
- //\r
- // before each data transfer stream, the host should poll DRQ bit ready,\r
- // which indicates device's ready for data transfer .\r
- //\r
- Status = StatusDRQReady (AtapiScsiPrivate, TimeoutInMicroSeconds);\r
- if (EFI_ERROR (Status)) {\r
- *ByteCount = ActualWordCount * 2;\r
-\r
- AtapiPassThruCheckErrorStatus (AtapiScsiPrivate);\r
-\r
- if (ActualWordCount == 0) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- //\r
- // ActualWordCount > 0\r
- //\r
- if (ActualWordCount < RequiredWordCount) {\r
- return EFI_BAD_BUFFER_SIZE;\r
- }\r
- }\r
- //\r
- // get current data transfer size from Cylinder Registers.\r
- //\r
- WordCount = ReadPortB (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->CylinderMsb) << 8;\r
- WordCount = WordCount | ReadPortB (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->CylinderLsb);\r
- WordCount = WordCount & 0xffff;\r
- WordCount /= 2;\r
-\r
- //\r
- // perform a series data In/Out.\r
- //\r
- for (Index = 0; (Index < WordCount) && (ActualWordCount < RequiredWordCount); Index++, ActualWordCount++) {\r
-\r
- if (Direction == DataIn) {\r
-\r
- *ptrBuffer = ReadPortW (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Data);\r
- } else {\r
-\r
- WritePortW (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Data, *ptrBuffer);\r
- }\r
-\r
- ptrBuffer++;\r
-\r
- }\r
- }\r
- //\r
- // After data transfer is completed, normally, DRQ bit should clear.\r
- //\r
- StatusDRQClear (AtapiScsiPrivate, TimeoutInMicroSeconds);\r
-\r
- //\r
- // read status register to check whether error happens.\r
- //\r
- Status = AtapiPassThruCheckErrorStatus (AtapiScsiPrivate);\r
-\r
- *ByteCount = ActualWordCount * 2;\r
-\r
- return Status;\r
-}\r
-\r
-\r
-UINT8\r
-ReadPortB (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT16 Port\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Read one byte from a specified I/O port.\r
-\r
-Arguments:\r
-\r
- PciIo - The pointer of EFI_PCI_IO_PROTOCOL\r
- Port - IO port\r
-\r
-Returns:\r
-\r
- A byte read out\r
-\r
---*/\r
-{\r
- UINT8 Data;\r
-\r
- Data = 0;\r
- PciIo->Io.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- (UINT64) Port,\r
- 1,\r
- &Data\r
- );\r
- return Data;\r
-}\r
-\r
-\r
-UINT16\r
-ReadPortW (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT16 Port\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Read one word from a specified I/O port.\r
-\r
-Arguments:\r
-\r
- PciIo - The pointer of EFI_PCI_IO_PROTOCOL\r
- Port - IO port\r
-\r
-Returns:\r
-\r
- A word read out\r
---*/\r
-{\r
- UINT16 Data;\r
-\r
- Data = 0;\r
- PciIo->Io.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- (UINT64) Port,\r
- 1,\r
- &Data\r
- );\r
- return Data;\r
-}\r
-\r
-\r
-VOID\r
-WritePortB (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT16 Port,\r
- IN UINT8 Data\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Write one byte to a specified I/O port.\r
-\r
-Arguments:\r
-\r
- PciIo - The pointer of EFI_PCI_IO_PROTOCOL\r
- Port - IO port\r
- Data - The data to write\r
-\r
-Returns:\r
-\r
- NONE\r
-\r
---*/\r
-{\r
- PciIo->Io.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- (UINT64) Port,\r
- 1,\r
- &Data\r
- );\r
-}\r
-\r
-\r
-VOID\r
-WritePortW (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT16 Port,\r
- IN UINT16 Data\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Write one word to a specified I/O port.\r
-\r
-Arguments:\r
-\r
- PciIo - The pointer of EFI_PCI_IO_PROTOCOL\r
- Port - IO port\r
- Data - The data to write\r
-\r
-Returns:\r
-\r
- NONE\r
-\r
---*/\r
-{\r
- PciIo->Io.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- (UINT64) Port,\r
- 1,\r
- &Data\r
- );\r
-}\r
-\r
-EFI_STATUS\r
-StatusDRQClear (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRQ is clear in the Status Register. (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRQ clear. Otherwise, it will return EFI_TIMEOUT when specified time is\r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT64 Delay;\r
- UINT8 StatusRegister;\r
- UINT8 ErrRegister;\r
-\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- } else {\r
- Delay = DivU64x32 (TimeoutInMicroSeconds, (UINT32) 30) + 1;\r
- }\r
-\r
- do {\r
-\r
- StatusRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg.Status\r
- );\r
-\r
- //\r
- // wait for BSY == 0 and DRQ == 0\r
- //\r
- if ((StatusRegister & (DRQ | BSY)) == 0) {\r
- break;\r
- }\r
- //\r
- // check whether the command is aborted by the device\r
- //\r
- if ((StatusRegister & (BSY | ERR)) == ERR) {\r
-\r
- ErrRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg1.Error\r
- );\r
- if ((ErrRegister & ABRT_ERR) == ABRT_ERR) {\r
-\r
- return EFI_ABORTED;\r
- }\r
- }\r
- //\r
- // Stall for 30 us\r
- //\r
- gBS->Stall (30);\r
-\r
- //\r
- // Loop infinitely if not meeting expected condition\r
- //\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- }\r
-\r
- Delay--;\r
- } while (Delay);\r
-\r
- if (Delay == 0) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-AltStatusDRQClear (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRQ is clear in the Alternate Status Register.\r
- (BSY must also be cleared).If TimeoutInMicroSeconds is zero, this routine should\r
- wait infinitely for DRQ clear. Otherwise, it will return EFI_TIMEOUT when specified time is\r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT64 Delay;\r
- UINT8 AltStatusRegister;\r
- UINT8 ErrRegister;\r
-\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- } else {\r
- Delay = DivU64x32 (TimeoutInMicroSeconds, (UINT32) 30) + 1;\r
- }\r
-\r
- do {\r
-\r
- AltStatusRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Alt.AltStatus\r
- );\r
-\r
- //\r
- // wait for BSY == 0 and DRQ == 0\r
- //\r
- if ((AltStatusRegister & (DRQ | BSY)) == 0) {\r
- break;\r
- }\r
-\r
- if ((AltStatusRegister & (BSY | ERR)) == ERR) {\r
-\r
- ErrRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg1.Error\r
- );\r
- if ((ErrRegister & ABRT_ERR) == ABRT_ERR) {\r
-\r
- return EFI_ABORTED;\r
- }\r
- }\r
- //\r
- // Stall for 30 us\r
- //\r
- gBS->Stall (30);\r
-\r
- //\r
- // Loop infinitely if not meeting expected condition\r
- //\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- }\r
-\r
- Delay--;\r
- } while (Delay);\r
-\r
- if (Delay == 0) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-StatusDRQReady (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRQ is ready in the Status Register. (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRQ ready. Otherwise, it will return EFI_TIMEOUT when specified time is\r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT64 Delay;\r
- UINT8 StatusRegister;\r
- UINT8 ErrRegister;\r
-\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- } else {\r
- Delay = DivU64x32 (TimeoutInMicroSeconds, (UINT32) 30) + 1;\r
- }\r
-\r
- do {\r
- //\r
- // read Status Register will clear interrupt\r
- //\r
- StatusRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg.Status\r
- );\r
-\r
- //\r
- // BSY==0,DRQ==1\r
- //\r
- if ((StatusRegister & (BSY | DRQ)) == DRQ) {\r
- break;\r
- }\r
-\r
- if ((StatusRegister & (BSY | ERR)) == ERR) {\r
-\r
- ErrRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg1.Error\r
- );\r
- if ((ErrRegister & ABRT_ERR) == ABRT_ERR) {\r
- return EFI_ABORTED;\r
- }\r
- }\r
-\r
- //\r
- // Stall for 30 us\r
- //\r
- gBS->Stall (30);\r
-\r
- //\r
- // Loop infinitely if not meeting expected condition\r
- //\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- }\r
-\r
- Delay--;\r
- } while (Delay);\r
-\r
- if (Delay == 0) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-AltStatusDRQReady (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRQ is ready in the Alternate Status Register.\r
- (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRQ ready. Otherwise, it will return EFI_TIMEOUT when specified time is\r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT64 Delay;\r
- UINT8 AltStatusRegister;\r
- UINT8 ErrRegister;\r
-\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- } else {\r
- Delay = DivU64x32 (TimeoutInMicroSeconds, (UINT32) 30) + 1;\r
- }\r
-\r
- do {\r
- //\r
- // read Status Register will clear interrupt\r
- //\r
- AltStatusRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Alt.AltStatus\r
- );\r
- //\r
- // BSY==0,DRQ==1\r
- //\r
- if ((AltStatusRegister & (BSY | DRQ)) == DRQ) {\r
- break;\r
- }\r
-\r
- if ((AltStatusRegister & (BSY | ERR)) == ERR) {\r
-\r
- ErrRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg1.Error\r
- );\r
- if ((ErrRegister & ABRT_ERR) == ABRT_ERR) {\r
- return EFI_ABORTED;\r
- }\r
- }\r
-\r
- //\r
- // Stall for 30 us\r
- //\r
- gBS->Stall (30);\r
-\r
- //\r
- // Loop infinitely if not meeting expected condition\r
- //\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- }\r
-\r
- Delay--;\r
- } while (Delay);\r
-\r
- if (Delay == 0) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-StatusWaitForBSYClear (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether BSY is clear in the Status Register.\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- BSY clear. Otherwise, it will return EFI_TIMEOUT when specified time is\r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT64 Delay;\r
- UINT8 StatusRegister;\r
-\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- } else {\r
- Delay = DivU64x32 (TimeoutInMicroSeconds, (UINT32) 30) + 1;\r
- }\r
-\r
- do {\r
-\r
- StatusRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg.Status\r
- );\r
- if ((StatusRegister & BSY) == 0x00) {\r
- break;\r
- }\r
-\r
- //\r
- // Stall for 30 us\r
- //\r
- gBS->Stall (30);\r
-\r
- //\r
- // Loop infinitely if not meeting expected condition\r
- //\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- }\r
-\r
- Delay--;\r
- } while (Delay);\r
-\r
- if (Delay == 0) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-AltStatusWaitForBSYClear (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether BSY is clear in the Alternate Status Register.\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- BSY clear. Otherwise, it will return EFI_TIMEOUT when specified time is\r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT64 Delay;\r
- UINT8 AltStatusRegister;\r
-\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- } else {\r
- Delay = DivU64x32 (TimeoutInMicroSeconds, (UINT32) 30) + 1;\r
- }\r
-\r
- do {\r
-\r
- AltStatusRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Alt.AltStatus\r
- );\r
- if ((AltStatusRegister & BSY) == 0x00) {\r
- break;\r
- }\r
-\r
- //\r
- // Stall for 30 us\r
- //\r
- gBS->Stall (30);\r
- //\r
- // Loop infinitely if not meeting expected condition\r
- //\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- }\r
-\r
- Delay--;\r
- } while (Delay);\r
-\r
- if (Delay == 0) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-StatusDRDYReady (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRDY is ready in the Status Register.\r
- (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRDY ready. Otherwise, it will return EFI_TIMEOUT when specified time is\r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT64 Delay;\r
- UINT8 StatusRegister;\r
- UINT8 ErrRegister;\r
-\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- } else {\r
- Delay = DivU64x32 (TimeoutInMicroSeconds, (UINT32) 30) + 1;\r
- }\r
-\r
- do {\r
- StatusRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg.Status\r
- );\r
- //\r
- // BSY == 0 , DRDY == 1\r
- //\r
- if ((StatusRegister & (DRDY | BSY)) == DRDY) {\r
- break;\r
- }\r
-\r
- if ((StatusRegister & (BSY | ERR)) == ERR) {\r
-\r
- ErrRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg1.Error\r
- );\r
- if ((ErrRegister & ABRT_ERR) == ABRT_ERR) {\r
- return EFI_ABORTED;\r
- }\r
- }\r
-\r
- //\r
- // Stall for 30 us\r
- //\r
- gBS->Stall (30);\r
- //\r
- // Loop infinitely if not meeting expected condition\r
- //\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- }\r
-\r
- Delay--;\r
- } while (Delay);\r
-\r
- if (Delay == 0) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-AltStatusDRDYReady (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRDY is ready in the Alternate Status Register.\r
- (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRDY ready. Otherwise, it will return EFI_TIMEOUT when specified time is\r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT64 Delay;\r
- UINT8 AltStatusRegister;\r
- UINT8 ErrRegister;\r
-\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- } else {\r
- Delay = DivU64x32 (TimeoutInMicroSeconds, (UINT32) 30) + 1;\r
- }\r
-\r
- do {\r
- AltStatusRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Alt.AltStatus\r
- );\r
- //\r
- // BSY == 0 , DRDY == 1\r
- //\r
- if ((AltStatusRegister & (DRDY | BSY)) == DRDY) {\r
- break;\r
- }\r
-\r
- if ((AltStatusRegister & (BSY | ERR)) == ERR) {\r
-\r
- ErrRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg1.Error\r
- );\r
- if ((ErrRegister & ABRT_ERR) == ABRT_ERR) {\r
- return EFI_ABORTED;\r
- }\r
- }\r
-\r
- //\r
- // Stall for 30 us\r
- //\r
- gBS->Stall (30);\r
- //\r
- // Loop infinitely if not meeting expected condition\r
- //\r
- if (TimeoutInMicroSeconds == 0) {\r
- Delay = 2;\r
- }\r
-\r
- Delay--;\r
- } while (Delay);\r
-\r
- if (Delay == 0) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-AtapiPassThruCheckErrorStatus (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check Error Register for Error Information.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- UINT8 StatusRegister;\r
- UINT8 ErrorRegister;\r
-\r
- StatusRegister = ReadPortB (\r
- AtapiScsiPrivate->PciIo,\r
- AtapiScsiPrivate->IoPort->Reg.Status\r
- );\r
-\r
- DEBUG_CODE_BEGIN ();\r
-\r
- if (StatusRegister & DWF) {\r
- DEBUG (\r
- (EFI_D_BLKIO,\r
- "AtapiPassThruCheckErrorStatus()-- %02x : Error : Write Fault\n",\r
- StatusRegister)\r
- );\r
- }\r
-\r
- if (StatusRegister & CORR) {\r
- DEBUG (\r
- (EFI_D_BLKIO,\r
- "AtapiPassThruCheckErrorStatus()-- %02x : Error : Corrected Data\n",\r
- StatusRegister)\r
- );\r
- }\r
-\r
- if (StatusRegister & ERR) {\r
- ErrorRegister = ReadPortB (AtapiScsiPrivate->PciIo, AtapiScsiPrivate->IoPort->Reg1.Error);\r
-\r
-\r
- if (ErrorRegister & BBK_ERR) {\r
- DEBUG (\r
- (EFI_D_BLKIO,\r
- "AtapiPassThruCheckErrorStatus()-- %02x : Error : Bad Block Detected\n",\r
- ErrorRegister)\r
- );\r
- }\r
-\r
- if (ErrorRegister & UNC_ERR) {\r
- DEBUG (\r
- (EFI_D_BLKIO,\r
- "AtapiPassThruCheckErrorStatus()-- %02x : Error : Uncorrectable Data\n",\r
- ErrorRegister)\r
- );\r
- }\r
-\r
- if (ErrorRegister & MC_ERR) {\r
- DEBUG (\r
- (EFI_D_BLKIO,\r
- "AtapiPassThruCheckErrorStatus()-- %02x : Error : Media Change\n",\r
- ErrorRegister)\r
- );\r
- }\r
-\r
- if (ErrorRegister & ABRT_ERR) {\r
- DEBUG (\r
- (EFI_D_BLKIO,\r
- "AtapiPassThruCheckErrorStatus()-- %02x : Error : Abort\n",\r
- ErrorRegister)\r
- );\r
- }\r
-\r
- if (ErrorRegister & TK0NF_ERR) {\r
- DEBUG (\r
- (EFI_D_BLKIO,\r
- "AtapiPassThruCheckErrorStatus()-- %02x : Error : Track 0 Not Found\n",\r
- ErrorRegister)\r
- );\r
- }\r
-\r
- if (ErrorRegister & AMNF_ERR) {\r
- DEBUG (\r
- (EFI_D_BLKIO,\r
- "AtapiPassThruCheckErrorStatus()-- %02x : Error : Address Mark Not Found\n",\r
- ErrorRegister)\r
- );\r
- }\r
- }\r
-\r
- DEBUG_CODE_END ();\r
-\r
- if ((StatusRegister & (ERR | DWF | CORR)) == 0) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
-\r
- return EFI_DEVICE_ERROR;\r
-}\r
-\r
-\r
-/**\r
- Installs Scsi Pass Thru and/or Ext Scsi Pass Thru\r
- protocols based on feature flags.\r
-\r
- @param Controller The controller handle to\r
- install these protocols on.\r
- @param AtapiScsiPrivate A pointer to the protocol private\r
- data structure.\r
-\r
- @retval EFI_SUCCESS The installation succeeds.\r
- @retval other The installation fails.\r
-\r
-**/\r
-EFI_STATUS\r
-InstallScsiPassThruProtocols (\r
- IN EFI_HANDLE *ControllerHandle,\r
- IN ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SCSI_PASS_THRU_PROTOCOL *ScsiPassThru;\r
- EFI_EXT_SCSI_PASS_THRU_PROTOCOL *ExtScsiPassThru;\r
-\r
- ScsiPassThru = &AtapiScsiPrivate->ScsiPassThru;\r
- ExtScsiPassThru = &AtapiScsiPrivate->ExtScsiPassThru;\r
-\r
- if (FeaturePcdGet (PcdSupportScsiPassThru)) {\r
- ScsiPassThru = CopyMem (ScsiPassThru, &gScsiPassThruProtocolTemplate, sizeof (*ScsiPassThru));\r
- if (FeaturePcdGet (PcdSupportExtScsiPassThru)) {\r
- ExtScsiPassThru = CopyMem (ExtScsiPassThru, &gExtScsiPassThruProtocolTemplate, sizeof (*ExtScsiPassThru));\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- ControllerHandle,\r
- &gEfiScsiPassThruProtocolGuid,\r
- ScsiPassThru,\r
- &gEfiExtScsiPassThruProtocolGuid,\r
- ExtScsiPassThru,\r
- NULL\r
- );\r
- } else {\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- ControllerHandle,\r
- &gEfiScsiPassThruProtocolGuid,\r
- ScsiPassThru,\r
- NULL\r
- );\r
- }\r
- } else {\r
- if (FeaturePcdGet (PcdSupportExtScsiPassThru)) {\r
- ExtScsiPassThru = CopyMem (ExtScsiPassThru, &gExtScsiPassThruProtocolTemplate, sizeof (*ExtScsiPassThru));\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- ControllerHandle,\r
- &gEfiExtScsiPassThruProtocolGuid,\r
- ExtScsiPassThru,\r
- NULL\r
- );\r
- } else {\r
- //\r
- // This driver must support either ScsiPassThru or\r
- // ExtScsiPassThru protocols\r
- //\r
- ASSERT (FALSE);\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- The user Entry Point for module AtapiPassThru. The user code starts with this function.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the EFI image.\r
- @param[in] SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point is executed successfully.\r
- @retval other Some error occurs when executing this entry point.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeAtapiPassThru(\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Install driver model protocol(s).\r
- //\r
- Status = EfiLibInstallDriverBindingComponentName2 (\r
- ImageHandle,\r
- SystemTable,\r
- &gAtapiScsiPassThruDriverBinding,\r
- ImageHandle,\r
- &gAtapiScsiPassThruComponentName,\r
- &gAtapiScsiPassThruComponentName2\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Install EFI Driver Supported EFI Version Protocol required for\r
- // EFI drivers that are on PCI and other plug in cards.\r
- //\r
- gAtapiScsiPassThruDriverSupportedEfiVersion.FirmwareVersion = PcdGet32 (PcdDriverSupportedEfiVersion);\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &ImageHandle,\r
- &gEfiDriverSupportedEfiVersionProtocolGuid,\r
- &gAtapiScsiPassThruDriverSupportedEfiVersion,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- Module Name: AtapiPassThru.h\r
-\r
-**/\r
-\r
-#ifndef _APT_H\r
-#define _APT_H\r
-\r
-\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Protocol/ScsiPassThru.h>\r
-#include <Protocol/ScsiPassThruExt.h>\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/DriverSupportedEfiVersion.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/DevicePathLib.h>\r
-\r
-#include <IndustryStandard/Pci.h>\r
-\r
-#define MAX_TARGET_ID 4\r
-\r
-//\r
-// IDE Registers\r
-//\r
-typedef union {\r
- UINT16 Command; /* when write */\r
- UINT16 Status; /* when read */\r
-} IDE_CMD_OR_STATUS;\r
-\r
-typedef union {\r
- UINT16 Error; /* when read */\r
- UINT16 Feature; /* when write */\r
-} IDE_ERROR_OR_FEATURE;\r
-\r
-typedef union {\r
- UINT16 AltStatus; /* when read */\r
- UINT16 DeviceControl; /* when write */\r
-} IDE_AltStatus_OR_DeviceControl;\r
-\r
-\r
-typedef enum {\r
- IdePrimary = 0,\r
- IdeSecondary = 1,\r
- IdeMaxChannel = 2\r
-} EFI_IDE_CHANNEL;\r
-\r
-///\r
-\r
-\r
-//\r
-// Bit definitions in Programming Interface byte of the Class Code field\r
-// in PCI IDE controller's Configuration Space\r
-//\r
-#define IDE_PRIMARY_OPERATING_MODE BIT0\r
-#define IDE_PRIMARY_PROGRAMMABLE_INDICATOR BIT1\r
-#define IDE_SECONDARY_OPERATING_MODE BIT2\r
-#define IDE_SECONDARY_PROGRAMMABLE_INDICATOR BIT3\r
-\r
-\r
-#define ATAPI_MAX_CHANNEL 2\r
-\r
-///\r
-/// IDE registers set\r
-///\r
-typedef struct {\r
- UINT16 Data;\r
- IDE_ERROR_OR_FEATURE Reg1;\r
- UINT16 SectorCount;\r
- UINT16 SectorNumber;\r
- UINT16 CylinderLsb;\r
- UINT16 CylinderMsb;\r
- UINT16 Head;\r
- IDE_CMD_OR_STATUS Reg;\r
- IDE_AltStatus_OR_DeviceControl Alt;\r
- UINT16 DriveAddress;\r
-} IDE_BASE_REGISTERS;\r
-\r
-#define ATAPI_SCSI_PASS_THRU_DEV_SIGNATURE SIGNATURE_32 ('a', 's', 'p', 't')\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_HANDLE Handle;\r
- EFI_SCSI_PASS_THRU_PROTOCOL ScsiPassThru;\r
- EFI_EXT_SCSI_PASS_THRU_PROTOCOL ExtScsiPassThru;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT64 OriginalPciAttributes;\r
- //\r
- // Local Data goes here\r
- //\r
- IDE_BASE_REGISTERS *IoPort;\r
- IDE_BASE_REGISTERS AtapiIoPortRegisters[2];\r
- UINT32 LatestTargetId;\r
- UINT64 LatestLun;\r
-} ATAPI_SCSI_PASS_THRU_DEV;\r
-\r
-//\r
-// IDE registers' base addresses\r
-//\r
-typedef struct {\r
- UINT16 CommandBlockBaseAddr;\r
- UINT16 ControlBlockBaseAddr;\r
-} IDE_REGISTERS_BASE_ADDR;\r
-\r
-#define ATAPI_SCSI_PASS_THRU_DEV_FROM_THIS(a) \\r
- CR (a, \\r
- ATAPI_SCSI_PASS_THRU_DEV, \\r
- ScsiPassThru, \\r
- ATAPI_SCSI_PASS_THRU_DEV_SIGNATURE \\r
- )\r
-\r
-#define ATAPI_EXT_SCSI_PASS_THRU_DEV_FROM_THIS(a) \\r
- CR (a, \\r
- ATAPI_SCSI_PASS_THRU_DEV, \\r
- ExtScsiPassThru, \\r
- ATAPI_SCSI_PASS_THRU_DEV_SIGNATURE \\r
- )\r
-\r
-//\r
-// Global Variables\r
-//\r
-extern EFI_DRIVER_BINDING_PROTOCOL gAtapiScsiPassThruDriverBinding;\r
-extern EFI_COMPONENT_NAME_PROTOCOL gAtapiScsiPassThruComponentName;\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gAtapiScsiPassThruComponentName2;\r
-extern EFI_DRIVER_SUPPORTED_EFI_VERSION_PROTOCOL gAtapiScsiPassThruDriverSupportedEfiVersion;\r
-\r
-//\r
-// ATAPI Command op code\r
-//\r
-#define OP_INQUIRY 0x12\r
-#define OP_LOAD_UNLOAD_CD 0xa6\r
-#define OP_MECHANISM_STATUS 0xbd\r
-#define OP_MODE_SELECT_10 0x55\r
-#define OP_MODE_SENSE_10 0x5a\r
-#define OP_PAUSE_RESUME 0x4b\r
-#define OP_PLAY_AUDIO_10 0x45\r
-#define OP_PLAY_AUDIO_MSF 0x47\r
-#define OP_PLAY_CD 0xbc\r
-#define OP_PLAY_CD_MSF 0xb4\r
-#define OP_PREVENT_ALLOW_MEDIUM_REMOVAL 0x1e\r
-#define OP_READ_10 0x28\r
-#define OP_READ_12 0xa8\r
-#define OP_READ_CAPACITY 0x25\r
-#define OP_READ_CD 0xbe\r
-#define OP_READ_CD_MSF 0xb9\r
-#define OP_READ_HEADER 0x44\r
-#define OP_READ_SUB_CHANNEL 0x42\r
-#define OP_READ_TOC 0x43\r
-#define OP_REQUEST_SENSE 0x03\r
-#define OP_SCAN 0xba\r
-#define OP_SEEK_10 0x2b\r
-#define OP_SET_CD_SPEED 0xbb\r
-#define OP_STOPPLAY_SCAN 0x4e\r
-#define OP_START_STOP_UNIT 0x1b\r
-#define OP_TEST_UNIT_READY 0x00\r
-\r
-#define OP_FORMAT_UNIT 0x04\r
-#define OP_READ_FORMAT_CAPACITIES 0x23\r
-#define OP_VERIFY 0x2f\r
-#define OP_WRITE_10 0x2a\r
-#define OP_WRITE_12 0xaa\r
-#define OP_WRITE_AND_VERIFY 0x2e\r
-\r
-//\r
-// ATA Command\r
-//\r
-#define ATAPI_SOFT_RESET_CMD 0x08\r
-\r
-typedef enum {\r
- DataIn = 0,\r
- DataOut = 1,\r
- DataBi = 2,\r
- NoData = 3,\r
- End = 0xff\r
-} DATA_DIRECTION;\r
-\r
-typedef struct {\r
- UINT8 OpCode;\r
- DATA_DIRECTION Direction;\r
-} SCSI_COMMAND_SET;\r
-\r
-#define MAX_CHANNEL 2\r
-\r
-#define ValidCdbLength(Len) ((Len) == 6 || (Len) == 10 || (Len) == 12) ? 1 : 0\r
-\r
-//\r
-// IDE registers bit definitions\r
-//\r
-// ATA Err Reg bitmap\r
-//\r
-#define BBK_ERR BIT7 ///< Bad block detected\r
-#define UNC_ERR BIT6 ///< Uncorrectable Data\r
-#define MC_ERR BIT5 ///< Media Change\r
-#define IDNF_ERR BIT4 ///< ID Not Found\r
-#define MCR_ERR BIT3 ///< Media Change Requested\r
-#define ABRT_ERR BIT2 ///< Aborted Command\r
-#define TK0NF_ERR BIT1 ///< Track 0 Not Found\r
-#define AMNF_ERR BIT0 ///< Address Mark Not Found\r
-\r
-//\r
-// ATAPI Err Reg bitmap\r
-//\r
-#define SENSE_KEY_ERR (BIT7 | BIT6 | BIT5 | BIT4)\r
-#define EOM_ERR BIT1 ///< End of Media Detected\r
-#define ILI_ERR BIT0 ///< Illegal Length Indication\r
-\r
-//\r
-// Device/Head Reg\r
-//\r
-#define LBA_MODE BIT6\r
-#define DEV BIT4\r
-#define HS3 BIT3\r
-#define HS2 BIT2\r
-#define HS1 BIT1\r
-#define HS0 BIT0\r
-#define CHS_MODE (0)\r
-#define DRV0 (0)\r
-#define DRV1 (1)\r
-#define MST_DRV DRV0\r
-#define SLV_DRV DRV1\r
-\r
-//\r
-// Status Reg\r
-//\r
-#define BSY BIT7 ///< Controller Busy\r
-#define DRDY BIT6 ///< Drive Ready\r
-#define DWF BIT5 ///< Drive Write Fault\r
-#define DSC BIT4 ///< Disk Seek Complete\r
-#define DRQ BIT3 ///< Data Request\r
-#define CORR BIT2 ///< Corrected Data\r
-#define IDX BIT1 ///< Index\r
-#define ERR BIT0 ///< Error\r
-#define CHECK BIT0 ///< Check bit for ATAPI Status Reg\r
-\r
-//\r
-// Device Control Reg\r
-//\r
-#define SRST BIT2 ///< Software Reset\r
-#define IEN_L BIT1 ///< Interrupt Enable\r
-\r
-//\r
-// ATAPI Feature Register\r
-//\r
-#define OVERLAP BIT1\r
-#define DMA BIT0\r
-\r
-//\r
-// ATAPI Interrupt Reason Reson Reg (ATA Sector Count Register)\r
-//\r
-#define RELEASE BIT2\r
-#define IO BIT1\r
-#define CoD BIT0\r
-\r
-#define PACKET_CMD 0xA0\r
-\r
-#define DEFAULT_CMD (0xa0)\r
-//\r
-// default content of device control register, disable INT\r
-//\r
-#define DEFAULT_CTL (0x0a)\r
-#define MAX_ATAPI_BYTE_COUNT (0xfffe)\r
-\r
-//\r
-// function prototype\r
-//\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruDriverBindingSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruDriverBindingStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruDriverBindingStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- );\r
-\r
-//\r
-// EFI Component Name Functions\r
-//\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- );\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- );\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruDriverEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
- /*++\r
-\r
-Routine Description:\r
-\r
- Entry point for EFI drivers.\r
-\r
-Arguments:\r
-\r
- ImageHandle - EFI_HANDLE\r
- SystemTable - EFI_SYSTEM_TABLE\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS\r
- Others \r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-RegisterAtapiScsiPassThru (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT64 OriginalPciAttributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Attaches SCSI Pass Thru Protocol for specified IDE channel.\r
- \r
-Arguments:\r
- This - Protocol instance pointer.\r
- Controller - Parent device handle to the IDE channel. \r
- PciIo - PCI I/O protocol attached on the "Controller". \r
- \r
-Returns:\r
- Always return EFI_SUCCESS unless installing SCSI Pass Thru Protocol failed.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruFunction (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT32 Target,\r
- IN UINT64 Lun,\r
- IN OUT EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet,\r
- IN EFI_EVENT Event OPTIONAL\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Implements EFI_SCSI_PASS_THRU_PROTOCOL.PassThru() function.\r
-\r
-Arguments:\r
-\r
- This: The EFI_SCSI_PASS_THRU_PROTOCOL instance.\r
- Target: The Target ID of the ATAPI device to send the SCSI \r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- Lun: The LUN of the ATAPI device to send the SCSI Request\r
- Packet. To the ATAPI device, Lun is always 0.\r
- Packet: The SCSI Request Packet to send to the ATAPI device \r
- specified by Target and Lun.\r
- Event: If non-blocking I/O is not supported then Event is ignored, \r
- and blocking I/O is performed.\r
- If Event is NULL, then blocking I/O is performed.\r
- If Event is not NULL and non blocking I/O is supported, \r
- then non-blocking I/O is performed, and Event will be signaled \r
- when the SCSI Request Packet completes. \r
-\r
-Returns: \r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruGetNextDevice (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN OUT UINT32 *Target,\r
- IN OUT UINT64 *Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to retrieve the list of legal Target IDs for SCSI devices \r
- on a SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - On input, a pointer to the Target ID of a SCSI \r
- device present on the SCSI channel. On output, \r
- a pointer to the Target ID of the next SCSI device\r
- present on a SCSI channel. An input value of \r
- 0xFFFFFFFF retrieves the Target ID of the first \r
- SCSI device present on a SCSI channel.\r
- Lun - On input, a pointer to the LUN of a SCSI device\r
- present on the SCSI channel. On output, a pointer\r
- to the LUN of the next SCSI device present on \r
- a SCSI channel.\r
-Returns:\r
-\r
- EFI_SUCCESS - The Target ID and Lun of the next SCSI device \r
- on the SCSI channel was returned in Target and Lun.\r
- EFI_NOT_FOUND - There are no more SCSI devices on this SCSI channel.\r
- EFI_INVALID_PARAMETER - Target is not 0xFFFFFFFF,and Target and Lun were not\r
- returned on a previous call to GetNextDevice().\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruBuildDevicePath (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT32 Target,\r
- IN UINT64 Lun,\r
- IN OUT EFI_DEVICE_PATH_PROTOCOL **DevicePath\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to allocate and build a device path node for a SCSI device \r
- on a SCSI channel. Would not build device path for a SCSI Host Controller.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - The Target ID of the SCSI device for which\r
- a device path node is to be allocated and built.\r
- Lun - The LUN of the SCSI device for which a device \r
- path node is to be allocated and built.\r
- DevicePath - A pointer to a single device path node that \r
- describes the SCSI device specified by \r
- Target and Lun. This function is responsible \r
- for allocating the buffer DevicePath with the boot\r
- service AllocatePool(). It is the caller's \r
- responsibility to free DevicePath when the caller\r
- is finished with DevicePath. \r
- Returns:\r
- EFI_SUCCESS - The device path node that describes the SCSI device\r
- specified by Target and Lun was allocated and \r
- returned in DevicePath.\r
- EFI_NOT_FOUND - The SCSI devices specified by Target and Lun does\r
- not exist on the SCSI channel.\r
- EFI_INVALID_PARAMETER - DevicePath is NULL.\r
- EFI_OUT_OF_RESOURCES - There are not enough resources to allocate \r
- DevicePath.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruGetTargetLun (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath,\r
- OUT UINT32 *Target,\r
- OUT UINT64 *Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to translate a device path node to a Target ID and LUN.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- DevicePath - A pointer to the device path node that \r
- describes a SCSI device on the SCSI channel.\r
- Target - A pointer to the Target ID of a SCSI device \r
- on the SCSI channel. \r
- Lun - A pointer to the LUN of a SCSI device on \r
- the SCSI channel. \r
-Returns:\r
-\r
- EFI_SUCCESS - DevicePath was successfully translated to a \r
- Target ID and LUN, and they were returned \r
- in Target and Lun.\r
- EFI_INVALID_PARAMETER - DevicePath/Target/Lun is NULL.\r
- EFI_UNSUPPORTED - This driver does not support the device path \r
- node type in DevicePath.\r
- EFI_NOT_FOUND - A valid translation from DevicePath to a \r
- Target ID and LUN does not exist.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruResetChannel (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Resets a SCSI channel.This operation resets all the \r
- SCSI devices connected to the SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The SCSI channel was reset.\r
- EFI_UNSUPPORTED - The SCSI channel does not support \r
- a channel reset operation.\r
- EFI_DEVICE_ERROR - A device error occurred while \r
- attempting to reset the SCSI channel.\r
- EFI_TIMEOUT - A timeout occurred while attempting \r
- to reset the SCSI channel.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruResetTarget (\r
- IN EFI_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT32 Target,\r
- IN UINT64 Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Resets a SCSI device that is connected to a SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - The Target ID of the SCSI device to reset. \r
- Lun - The LUN of the SCSI device to reset.\r
- \r
-Returns:\r
-\r
- EFI_SUCCESS - The SCSI device specified by Target and \r
- Lun was reset.\r
- EFI_UNSUPPORTED - The SCSI channel does not support a target\r
- reset operation.\r
- EFI_INVALID_PARAMETER - Target or Lun are invalid.\r
- EFI_DEVICE_ERROR - A device error occurred while attempting \r
- to reset the SCSI device specified by Target \r
- and Lun.\r
- EFI_TIMEOUT - A timeout occurred while attempting to reset \r
- the SCSI device specified by Target and Lun.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruFunction (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT8 *Target,\r
- IN UINT64 Lun,\r
- IN OUT EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet,\r
- IN EFI_EVENT Event OPTIONAL\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Implements EFI_EXT_SCSI_PASS_THRU_PROTOCOL.PassThru() function.\r
-\r
-Arguments:\r
-\r
- This: The EFI_EXT_SCSI_PASS_THRU_PROTOCOL instance.\r
- Target: The Target ID of the ATAPI device to send the SCSI \r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- Lun: The LUN of the ATAPI device to send the SCSI Request\r
- Packet. To the ATAPI device, Lun is always 0.\r
- Packet: The SCSI Request Packet to send to the ATAPI device \r
- specified by Target and Lun.\r
- Event: If non-blocking I/O is not supported then Event is ignored, \r
- and blocking I/O is performed.\r
- If Event is NULL, then blocking I/O is performed.\r
- If Event is not NULL and non blocking I/O is supported, \r
- then non-blocking I/O is performed, and Event will be signaled \r
- when the SCSI Request Packet completes. \r
-\r
-Returns: \r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruGetNextTargetLun (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN OUT UINT8 **Target,\r
- IN OUT UINT64 *Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to retrieve the list of legal Target IDs for SCSI devices \r
- on a SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - On input, a pointer to the Target ID of a SCSI \r
- device present on the SCSI channel. On output, \r
- a pointer to the Target ID of the next SCSI device\r
- present on a SCSI channel. An input value of \r
- 0xFFFFFFFF retrieves the Target ID of the first \r
- SCSI device present on a SCSI channel.\r
- Lun - On input, a pointer to the LUN of a SCSI device\r
- present on the SCSI channel. On output, a pointer\r
- to the LUN of the next SCSI device present on \r
- a SCSI channel.\r
-Returns:\r
-\r
- EFI_SUCCESS - The Target ID and Lun of the next SCSI device \r
- on the SCSI channel was returned in Target and Lun.\r
- EFI_NOT_FOUND - There are no more SCSI devices on this SCSI channel.\r
- EFI_INVALID_PARAMETER - Target is not 0xFFFFFFFF,and Target and Lun were not\r
- returned on a previous call to GetNextDevice().\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruBuildDevicePath (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT8 *Target,\r
- IN UINT64 Lun,\r
- IN OUT EFI_DEVICE_PATH_PROTOCOL **DevicePath\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to allocate and build a device path node for a SCSI device \r
- on a SCSI channel. Would not build device path for a SCSI Host Controller.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - The Target ID of the SCSI device for which\r
- a device path node is to be allocated and built.\r
- Lun - The LUN of the SCSI device for which a device \r
- path node is to be allocated and built.\r
- DevicePath - A pointer to a single device path node that \r
- describes the SCSI device specified by \r
- Target and Lun. This function is responsible \r
- for allocating the buffer DevicePath with the boot\r
- service AllocatePool(). It is the caller's \r
- responsibility to free DevicePath when the caller\r
- is finished with DevicePath. \r
- Returns:\r
- EFI_SUCCESS - The device path node that describes the SCSI device\r
- specified by Target and Lun was allocated and \r
- returned in DevicePath.\r
- EFI_NOT_FOUND - The SCSI devices specified by Target and Lun does\r
- not exist on the SCSI channel.\r
- EFI_INVALID_PARAMETER - DevicePath is NULL.\r
- EFI_OUT_OF_RESOURCES - There are not enough resources to allocate \r
- DevicePath.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruGetTargetLun (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath,\r
- OUT UINT8 **Target,\r
- OUT UINT64 *Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Used to translate a device path node to a Target ID and LUN.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- DevicePath - A pointer to the device path node that \r
- describes a SCSI device on the SCSI channel.\r
- Target - A pointer to the Target ID of a SCSI device \r
- on the SCSI channel. \r
- Lun - A pointer to the LUN of a SCSI device on \r
- the SCSI channel. \r
-Returns:\r
-\r
- EFI_SUCCESS - DevicePath was successfully translated to a \r
- Target ID and LUN, and they were returned \r
- in Target and Lun.\r
- EFI_INVALID_PARAMETER - DevicePath/Target/Lun is NULL.\r
- EFI_UNSUPPORTED - This driver does not support the device path \r
- node type in DevicePath.\r
- EFI_NOT_FOUND - A valid translation from DevicePath to a \r
- Target ID and LUN does not exist.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruResetChannel (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Resets a SCSI channel.This operation resets all the \r
- SCSI devices connected to the SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The SCSI channel was reset.\r
- EFI_UNSUPPORTED - The SCSI channel does not support \r
- a channel reset operation.\r
- EFI_DEVICE_ERROR - A device error occurred while \r
- attempting to reset the SCSI channel.\r
- EFI_TIMEOUT - A timeout occurred while attempting \r
- to reset the SCSI channel.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruResetTarget (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN UINT8 *Target,\r
- IN UINT64 Lun\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Resets a SCSI device that is connected to a SCSI channel.\r
-\r
-Arguments:\r
-\r
- This - Protocol instance pointer.\r
- Target - The Target ID of the SCSI device to reset. \r
- Lun - The LUN of the SCSI device to reset.\r
- \r
-Returns:\r
-\r
- EFI_SUCCESS - The SCSI device specified by Target and \r
- Lun was reset.\r
- EFI_UNSUPPORTED - The SCSI channel does not support a target\r
- reset operation.\r
- EFI_INVALID_PARAMETER - Target or Lun are invalid.\r
- EFI_DEVICE_ERROR - A device error occurred while attempting \r
- to reset the SCSI device specified by Target \r
- and Lun.\r
- EFI_TIMEOUT - A timeout occurred while attempting to reset \r
- the SCSI device specified by Target and Lun.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiExtScsiPassThruGetNextTarget (\r
- IN EFI_EXT_SCSI_PASS_THRU_PROTOCOL *This,\r
- IN OUT UINT8 **Target\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Used to retrieve the list of legal Target IDs for SCSI devices \r
- on a SCSI channel.\r
-\r
-Arguments:\r
- This - Protocol instance pointer.\r
- Target - On input, a pointer to the Target ID of a SCSI \r
- device present on the SCSI channel. On output, \r
- a pointer to the Target ID of the next SCSI device\r
- present on a SCSI channel. An input value of \r
- 0xFFFFFFFF retrieves the Target ID of the first \r
- SCSI device present on a SCSI channel.\r
- Lun - On input, a pointer to the LUN of a SCSI device\r
- present on the SCSI channel. On output, a pointer\r
- to the LUN of the next SCSI device present on \r
- a SCSI channel.\r
- \r
-Returns:\r
- EFI_SUCCESS - The Target ID and Lun of the next SCSI device \r
- on the SCSI channel was returned in Target and Lun.\r
- EFI_NOT_FOUND - There are no more SCSI devices on this SCSI channel.\r
- EFI_INVALID_PARAMETER - Target is not 0xFFFFFFFF,and Target and Lun were not\r
- returned on a previous call to GetNextDevice().\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-CheckSCSIRequestPacket (\r
- EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Checks the parameters in the SCSI Request Packet to make sure\r
- they are valid for a SCSI Pass Thru request.\r
-\r
-Arguments:\r
-\r
- Packet - The pointer of EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET \r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-SubmitBlockingIoCommand (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT32 Target,\r
- EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Performs blocking I/O request.\r
- \r
-Arguments:\r
-\r
- AtapiScsiPrivate: Private data structure for the specified channel.\r
- Target: The Target ID of the ATAPI device to send the SCSI \r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- Packet: The SCSI Request Packet to send to the ATAPI device \r
- specified by Target.\r
- \r
- Returns: EFI_STATUS \r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-IsCommandValid (\r
- EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
- /*++\r
-\r
-Routine Description:\r
-\r
- Checks the requested SCSI command: \r
- Is it supported by this driver?\r
- Is the Data transfer direction reasonable?\r
-\r
-Arguments:\r
-\r
- Packet - The pointer of EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET \r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-CheckExtSCSIRequestPacket (\r
- EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Checks the parameters in the SCSI Request Packet to make sure\r
- they are valid for a SCSI Pass Thru request.\r
-\r
-Arguments:\r
-\r
- Packet - The pointer of EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET\r
- \r
-Returns:\r
- \r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-\r
-BOOLEAN\r
-IsExtCommandValid (\r
- EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
- \r
-Routine Description:\r
-\r
- Checks the requested SCSI command: \r
- Is it supported by this driver?\r
- Is the Data transfer direction reasonable?\r
-\r
-Arguments:\r
-\r
- Packet - The pointer of EFI_SCSI_PASS_THRU_SCSI_REQUEST_PACKET \r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-SubmitExtBlockingIoCommand (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT8 Target,\r
- EFI_EXT_SCSI_PASS_THRU_SCSI_REQUEST_PACKET *Packet\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Performs blocking I/O request.\r
- \r
-Arguments:\r
-\r
- AtapiScsiPrivate: Private data structure for the specified channel.\r
- Target: The Target ID of the ATAPI device to send the SCSI \r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- Packet: The SCSI Request Packet to send to the ATAPI device \r
- specified by Target.\r
- \r
- Returns: EFI_STATUS \r
- \r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-RequestSenseCommand (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT32 Target,\r
- UINT64 Timeout,\r
- VOID *SenseData,\r
- UINT8 *SenseDataLength\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Submit request sense command\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- Target - The target ID\r
- Timeout - The time to complete the command\r
- SenseData - The buffer to fill in sense data\r
- SenseDataLength - The length of buffer\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-AtapiPacketCommand (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT32 Target,\r
- UINT8 *PacketCommand,\r
- VOID *Buffer,\r
- UINT32 *ByteCount,\r
- DATA_DIRECTION Direction,\r
- UINT64 TimeOutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Submits ATAPI command packet to the specified ATAPI device.\r
- \r
-Arguments:\r
-\r
- AtapiScsiPrivate: Private data structure for the specified channel.\r
- Target: The Target ID of the ATAPI device to send the SCSI \r
- Request Packet. To ATAPI devices attached on an IDE\r
- Channel, Target ID 0 indicates Master device;Target\r
- ID 1 indicates Slave device.\r
- PacketCommand: Points to the ATAPI command packet.\r
- Buffer: Points to the transferred data.\r
- ByteCount: When input,indicates the buffer size; when output,\r
- indicates the actually transferred data size.\r
- Direction: Indicates the data transfer direction. \r
- TimeoutInMicroSeconds:\r
- The timeout, in micro second units, to use for the \r
- execution of this ATAPI command.\r
- A TimeoutInMicroSeconds value of 0 means that \r
- this function will wait indefinitely for the ATAPI \r
- command to execute.\r
- If TimeoutInMicroSeconds is greater than zero, then \r
- this function will return EFI_TIMEOUT if the time \r
- required to execute the ATAPI command is greater \r
- than TimeoutInMicroSeconds.\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-\r
-UINT8\r
-ReadPortB (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT16 Port\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Read one byte from a specified I/O port.\r
-\r
-Arguments:\r
-\r
- PciIo - The pointer of EFI_PCI_IO_PROTOCOL\r
- Port - IO port\r
- \r
-Returns:\r
-\r
- A byte read out\r
-\r
---*/\r
-;\r
-\r
-\r
-UINT16\r
-ReadPortW (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT16 Port\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Read one word from a specified I/O port.\r
-\r
-Arguments:\r
-\r
- PciIo - The pointer of EFI_PCI_IO_PROTOCOL\r
- Port - IO port\r
- \r
-Returns: \r
-\r
- A word read out\r
-\r
---*/\r
-;\r
-\r
-\r
-VOID\r
-WritePortB (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT16 Port,\r
- IN UINT8 Data\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Write one byte to a specified I/O port.\r
-\r
-Arguments:\r
-\r
- PciIo - The pointer of EFI_PCI_IO_PROTOCOL\r
- Port - IO port\r
- Data - The data to write\r
- \r
-Returns:\r
- \r
- NONE\r
- \r
---*/\r
-;\r
-\r
-\r
-VOID\r
-WritePortW (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT16 Port,\r
- IN UINT16 Data\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Write one word to a specified I/O port.\r
-\r
-Arguments:\r
-\r
- PciIo - The pointer of EFI_PCI_IO_PROTOCOL\r
- Port - IO port\r
- Data - The data to write\r
- \r
-Returns:\r
-\r
- NONE\r
- \r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-StatusDRQClear (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeOutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRQ is clear in the Status Register. (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRQ clear. Otherwise, it will return EFI_TIMEOUT when specified time is \r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-AltStatusDRQClear (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeOutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRQ is clear in the Alternate Status Register. \r
- (BSY must also be cleared).If TimeoutInMicroSeconds is zero, this routine should \r
- wait infinitely for DRQ clear. Otherwise, it will return EFI_TIMEOUT when specified time is \r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-StatusDRQReady (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeOutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRQ is ready in the Status Register. (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRQ ready. Otherwise, it will return EFI_TIMEOUT when specified time is \r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-AltStatusDRQReady (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeOutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRQ is ready in the Alternate Status Register. \r
- (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRQ ready. Otherwise, it will return EFI_TIMEOUT when specified time is \r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-StatusWaitForBSYClear (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether BSY is clear in the Status Register.\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- BSY clear. Otherwise, it will return EFI_TIMEOUT when specified time is \r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-AltStatusWaitForBSYClear (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether BSY is clear in the Alternate Status Register.\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- BSY clear. Otherwise, it will return EFI_TIMEOUT when specified time is \r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-StatusDRDYReady (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRDY is ready in the Status Register. \r
- (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRDY ready. Otherwise, it will return EFI_TIMEOUT when specified time is \r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-AltStatusDRDYReady (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT64 TimeoutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check whether DRDY is ready in the Alternate Status Register. \r
- (BSY must also be cleared)\r
- If TimeoutInMicroSeconds is zero, this routine should wait infinitely for\r
- DRDY ready. Otherwise, it will return EFI_TIMEOUT when specified time is \r
- elapsed.\r
-\r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- TimeoutInMicroSeconds - The time to wait for\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-AtapiPassThruPioReadWriteData (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- UINT16 *Buffer,\r
- UINT32 *ByteCount,\r
- DATA_DIRECTION Direction,\r
- UINT64 TimeOutInMicroSeconds\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Performs data transfer between ATAPI device and host after the\r
- ATAPI command packet is sent.\r
- \r
-Arguments:\r
-\r
- AtapiScsiPrivate: Private data structure for the specified channel. \r
- Buffer: Points to the transferred data.\r
- ByteCount: When input,indicates the buffer size; when output,\r
- indicates the actually transferred data size.\r
- Direction: Indicates the data transfer direction. \r
- TimeoutInMicroSeconds:\r
- The timeout, in micro second units, to use for the \r
- execution of this ATAPI command.\r
- A TimeoutInMicroSeconds value of 0 means that \r
- this function will wait indefinitely for the ATAPI \r
- command to execute.\r
- If TimeoutInMicroSeconds is greater than zero, then \r
- this function will return EFI_TIMEOUT if the time \r
- required to execute the ATAPI command is greater \r
- than TimeoutInMicroSeconds.\r
- Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-AtapiPassThruCheckErrorStatus (\r
- ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check Error Register for Error Information. \r
- \r
-Arguments:\r
-\r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-\r
-EFI_STATUS\r
-GetIdeRegistersBaseAddr (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- OUT IDE_REGISTERS_BASE_ADDR *IdeRegsBaseAddr\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Get IDE IO port registers' base addresses by mode. In 'Compatibility' mode,\r
- use fixed addresses. In Native-PCI mode, get base addresses from BARs in\r
- the PCI IDE controller's Configuration Space.\r
-\r
-Arguments:\r
- PciIo - Pointer to the EFI_PCI_IO_PROTOCOL instance\r
- IdeRegsBaseAddr - Pointer to IDE_REGISTERS_BASE_ADDR to \r
- receive IDE IO port registers' base addresses\r
- \r
-Returns:\r
-\r
- EFI_STATUS\r
- \r
---*/\r
-;\r
-\r
-\r
-VOID\r
-InitAtapiIoPortRegisters (\r
- IN ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate,\r
- IN IDE_REGISTERS_BASE_ADDR *IdeRegsBaseAddr\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initialize each Channel's Base Address of CommandBlock and ControlBlock.\r
-\r
-Arguments:\r
- \r
- AtapiScsiPrivate - The pointer of ATAPI_SCSI_PASS_THRU_DEV\r
- IdeRegsBaseAddr - The pointer of IDE_REGISTERS_BASE_ADDR\r
- \r
-Returns:\r
- \r
- None\r
-\r
---*/ \r
-;\r
-\r
-/**\r
- Installs Scsi Pass Thru and/or Ext Scsi Pass Thru \r
- protocols based on feature flags. \r
-\r
- @param Controller The controller handle to \r
- install these protocols on.\r
- @param AtapiScsiPrivate A pointer to the protocol private\r
- data structure.\r
-\r
- @retval EFI_SUCCESS The installation succeeds. \r
- @retval other The installation fails. \r
- \r
-**/\r
-EFI_STATUS\r
-InstallScsiPassThruProtocols (\r
- IN EFI_HANDLE *ControllerHandle,\r
- IN ATAPI_SCSI_PASS_THRU_DEV *AtapiScsiPrivate\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Description file for the Atapi Pass Thru driver.\r
-#\r
-# This driver simulates SCSI devices with Atapi devices to test the SCSI io\r
-# protocol.\r
-# Copyright (c) 2007 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = AtapiPassThruDxe\r
- FILE_GUID = E49061CE-99A7-41d3-AB3A-36E5CFBAD63E\r
- MODULE_TYPE = UEFI_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = InitializeAtapiPassThru\r
-\r
- PCI_VENDOR_ID = 0x8086\r
- PCI_DEVICE_ID = 0x2921\r
- PCI_CLASS_CODE = 0x010100\r
- PCI_REVISION = 0x0003\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-# DRIVER_BINDING = gAtapiScsiPassThruDriverBinding \r
-# COMPONENT_NAME = gAtapiScsiPassThruComponentName \r
-#\r
-\r
-[Sources]\r
- DriverSupportedEfiVersion.c\r
- ComponentName.c\r
- AtapiPassThru.c\r
- AtapiPassThru.h\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- OptionRomPkg/OptionRomPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiBootServicesTableLib\r
- MemoryAllocationLib\r
- BaseMemoryLib\r
- UefiLib\r
- BaseLib\r
- UefiDriverEntryPoint\r
- DebugLib\r
- DevicePathLib\r
-\r
-\r
-[Protocols]\r
- gEfiScsiPassThruProtocolGuid # PROTOCOL BY_START\r
- gEfiExtScsiPassThruProtocolGuid # PROTOCOL BY_START\r
- gEfiPciIoProtocolGuid # PROTOCOL TO_START\r
- gEfiDriverSupportedEfiVersionProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
-\r
-[FeaturePcd]\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportScsiPassThru\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportExtScsiPassThru\r
-\r
-[Pcd]\r
- gOptionRomPkgTokenSpaceGuid.PcdDriverSupportedEfiVersion\r
-\r
+++ /dev/null
-/** @file\r
- Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- Module Name: ComponentName.c\r
-\r
-**/\r
-#include "AtapiPassThru.h"\r
-\r
-//\r
-// EFI Component Name Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME_PROTOCOL gAtapiScsiPassThruComponentName = {\r
- AtapiScsiPassThruComponentNameGetDriverName,\r
- AtapiScsiPassThruComponentNameGetControllerName,\r
- "eng"\r
-};\r
-\r
-//\r
-// EFI Component Name 2 Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gAtapiScsiPassThruComponentName2 = {\r
- (EFI_COMPONENT_NAME2_GET_DRIVER_NAME) AtapiScsiPassThruComponentNameGetDriverName,\r
- (EFI_COMPONENT_NAME2_GET_CONTROLLER_NAME) AtapiScsiPassThruComponentNameGetControllerName,\r
- "en"\r
-};\r
-\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE mAtapiScsiPassThruDriverNameTable[] = {\r
- { "eng;en", (CHAR16 *) L"ATAPI SCSI Pass Thru Driver" },\r
- { NULL , NULL }\r
-};\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- )\r
-{\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- mAtapiScsiPassThruDriverNameTable,\r
- DriverName,\r
- (BOOLEAN)(This == &gAtapiScsiPassThruComponentName)\r
- );\r
-}\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-AtapiScsiPassThruComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
+++ /dev/null
-/** @file\r
- Copyright (c) 2007, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- Module Name: DriverSupportEfiVersion.c\r
-\r
-**/\r
-#include "AtapiPassThru.h"\r
-\r
-EFI_DRIVER_SUPPORTED_EFI_VERSION_PROTOCOL gAtapiScsiPassThruDriverSupportedEfiVersion = {\r
- sizeof (EFI_DRIVER_SUPPORTED_EFI_VERSION_PROTOCOL), // Size of Protocol structure.\r
- 0 // Version number to be filled at start up.\r
-};\r
-\r
+++ /dev/null
-The following devices have been confirmed to work with the USB Serial Driver:\r
-\r
-Brand Model Name Product Name Vendor ID Device ID\r
-Gearmo USA_FTDI-36 USB to RS-232 0x0403 0x6001\r
-Sabrent CB-FTDI 0x0403 0x6001
\ No newline at end of file
+++ /dev/null
-/** @file\r
- UEFI Component Name(2) protocol implementation for USB Serial driver.\r
-\r
-Copyright (c) 2004 - 2013, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "FtdiUsbSerialDriver.h"\r
-\r
-//\r
-// EFI Component Name Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME_PROTOCOL gUsbSerialComponentName = {\r
- (EFI_COMPONENT_NAME_GET_DRIVER_NAME) UsbSerialComponentNameGetDriverName,\r
- (EFI_COMPONENT_NAME_GET_CONTROLLER_NAME) UsbSerialComponentNameGetControllerName,\r
- "eng"\r
-};\r
-\r
-//\r
-// EFI Component Name 2 Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gUsbSerialComponentName2 = {\r
- UsbSerialComponentNameGetDriverName,\r
- UsbSerialComponentNameGetControllerName,\r
- "en"\r
-};\r
-\r
-//\r
-// Driver name string table\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE mUsbSerialDriverNameTable[] = {\r
- { "eng;en", L"FTDI-232 USB Serial Driver" },\r
- { NULL , NULL }\r
-};\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param Language A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 4646 or ISO 639-2 language code format.\r
- @param DriverName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME2_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- )\r
-{\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- mUsbSerialDriverNameTable,\r
- DriverName,\r
- (BOOLEAN)(This == &gUsbSerialComponentName2)\r
- );\r
-}\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param ControllerHandle The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
- @param ChildHandle The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
- @param Language A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 4646 or ISO 639-2 language code format.\r
- @param ControllerName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME2_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- )\r
-{\r
- EFI_STATUS Status;\r
- USB_SER_DEV *UsbSerDev;\r
- EFI_SERIAL_IO_PROTOCOL *SerialIo;\r
- EFI_USB_IO_PROTOCOL *UsbIoProtocol;\r
- \r
- //\r
- // This is a device driver, so ChildHandle must be NULL.\r
- //\r
- if (ChildHandle != NULL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Check Controller's handle\r
- //\r
- Status = gBS->OpenProtocol (\r
- ControllerHandle,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &UsbIoProtocol,\r
- gUsbSerialDriverBinding.DriverBindingHandle,\r
- ControllerHandle,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- gBS->CloseProtocol (\r
- ControllerHandle,\r
- &gEfiUsbIoProtocolGuid,\r
- gUsbSerialDriverBinding.DriverBindingHandle,\r
- ControllerHandle\r
- );\r
-\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- if (Status != EFI_ALREADY_STARTED) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Get the device context\r
- //\r
- Status = gBS->OpenProtocol (\r
- ControllerHandle,\r
- &gEfiSerialIoProtocolGuid,\r
- (VOID **) &SerialIo,\r
- gUsbSerialDriverBinding.DriverBindingHandle,\r
- ControllerHandle,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- UsbSerDev = USB_SER_DEV_FROM_THIS (SerialIo);\r
-\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- UsbSerDev->ControllerNameTable,\r
- ControllerName,\r
- (BOOLEAN)(This == &gUsbSerialComponentName2)\r
- );\r
-}\r
+++ /dev/null
-/** @file\r
- USB Serial Driver that manages USB to Serial and produces Serial IO Protocol.\r
-\r
-Copyright (c) 2004 - 2013, Intel Corporation. All rights reserved.\r
-Portions Copyright 2012 Ashley DeSimone\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-\r
-// Tested with VEND_ID 0x0403, DEVICE_ID 0x6001\r
-//\r
-// Driver starts the device with the following values:\r
-// 115200, No parity, 8 data bits, 1 stop bit, No Flow control\r
-//\r
-\r
-#include "FtdiUsbSerialDriver.h"\r
-\r
-//\r
-// Table of supported devices. This is the device information that this\r
-// driver was developed with. Add other FTDI devices as needed.\r
-//\r
-USB_DEVICE gUSBDeviceList[] = {\r
- {VID_FTDI, DID_FTDI_FT232},\r
- {0,0}\r
-};\r
-\r
-//\r
-// USB Serial Driver Global Variables\r
-//\r
-EFI_DRIVER_BINDING_PROTOCOL gUsbSerialDriverBinding = {\r
- UsbSerialDriverBindingSupported,\r
- UsbSerialDriverBindingStart,\r
- UsbSerialDriverBindingStop,\r
- 0xa,\r
- NULL,\r
- NULL\r
-};\r
-\r
-//\r
-// Table with the nearest power of 2 for the numbers 0-15\r
-//\r
-UINT8 gRoundedPowersOf2[16] = { 0, 2, 2, 4, 4, 4, 8, 8, 8, 8, 8, 8, 16, 16, 16, 16 };\r
-\r
-/**\r
- Check to see if the device path node is the Flow control node\r
-\r
- @param[in] FlowControl The device path node to be checked\r
-\r
- @retval TRUE It is the flow control node\r
- @retval FALSE It is not the flow control node\r
-\r
-**/\r
-BOOLEAN\r
-IsUartFlowControlNode (\r
- IN UART_FLOW_CONTROL_DEVICE_PATH *FlowControl\r
- )\r
-{\r
- return (BOOLEAN) (\r
- (DevicePathType (FlowControl) == MESSAGING_DEVICE_PATH) &&\r
- (DevicePathSubType (FlowControl) == MSG_VENDOR_DP) &&\r
- (CompareGuid (&FlowControl->Guid, &gEfiUartDevicePathGuid))\r
- );\r
-}\r
-\r
-/**\r
- Checks the device path to see if it contains flow control.\r
-\r
- @param[in] DevicePath The device path to be checked\r
-\r
- @retval TRUE It contains flow control\r
- @retval FALSE It does not contain flow control\r
-\r
-**/\r
-BOOLEAN\r
-ContainsFlowControl (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath\r
- )\r
-{\r
- while (!IsDevicePathEnd (DevicePath)) {\r
- if (IsUartFlowControlNode ((UART_FLOW_CONTROL_DEVICE_PATH *) DevicePath)) {\r
- return TRUE;\r
- }\r
- DevicePath = NextDevicePathNode (DevicePath);\r
- }\r
- return FALSE;\r
-}\r
-\r
-/**\r
- Transfer the data between the device and host.\r
-\r
- This function transfers the data between the device and host.\r
- BOT transfer is composed of three phases: Command, Data, and Status.\r
- This is the Data phase.\r
-\r
- @param UsbBot[in] The USB BOT device\r
- @param DataDir[in] The direction of the data\r
- @param Data[in, out] The buffer to hold data\r
- @param TransLen[in, out] The expected length of the data\r
- @param Timeout[in] The time to wait the command to complete\r
-\r
- @retval EFI_SUCCESS The data is transferred\r
- @retval EFI_SUCCESS No data to transfer\r
- @retval EFI_NOT_READY The device return NAK to the transfer\r
- @retval Others Failed to transfer data\r
-\r
-**/\r
-EFI_STATUS\r
-UsbSerialDataTransfer (\r
- IN USB_SER_DEV *UsbBot,\r
- IN EFI_USB_DATA_DIRECTION DataDir,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *TransLen,\r
- IN UINT32 Timeout\r
- )\r
-{\r
- EFI_USB_ENDPOINT_DESCRIPTOR *Endpoint;\r
- EFI_STATUS Status;\r
- UINT32 Result;\r
-\r
- //\r
- // If no data to transfer, just return EFI_SUCCESS.\r
- //\r
- if ((DataDir == EfiUsbNoData) || (*TransLen == 0)) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // Select the endpoint then issue the transfer\r
- //\r
- if (DataDir == EfiUsbDataIn) {\r
- Endpoint = &UsbBot->InEndpointDescriptor;\r
- } else {\r
- Endpoint = &UsbBot->OutEndpointDescriptor;\r
- }\r
-\r
- Result = 0;\r
- Status = UsbBot->UsbIo->UsbBulkTransfer (\r
- UsbBot->UsbIo,\r
- Endpoint->EndpointAddress,\r
- Data,\r
- TransLen,\r
- Timeout,\r
- &Result\r
- );\r
- if (EFI_ERROR (Status)) {\r
- if (USB_IS_ERROR (Result, EFI_USB_ERR_NAK)) {\r
- Status = EFI_NOT_READY;\r
- } else {\r
- UsbBot->Shutdown = TRUE; // Fixes infinite loop in older EFI\r
- }\r
- return Status;\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- Sets the status values of the Usb Serial Device.\r
-\r
- @param UsbSerialDevice[in] Handle to the Usb Serial Device to set the status\r
- for\r
- @param StatusBuffer[in] Buffer holding the status values\r
-\r
- @retval EFI_SUCCESS The status values were read and set correctly\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetStatusInternal (\r
- IN USB_SER_DEV *UsbSerialDevice,\r
- IN UINT8 *StatusBuffer\r
- )\r
-{\r
- UINT8 Msr;\r
-\r
- Msr = (StatusBuffer[0] & MSR_MASK);\r
-\r
- //\r
- // set the Status values to disabled\r
- //\r
- UsbSerialDevice->StatusValues.CtsState = FALSE;\r
- UsbSerialDevice->StatusValues.DsrState = FALSE;\r
- UsbSerialDevice->StatusValues.RiState = FALSE;\r
- UsbSerialDevice->StatusValues.SdState = FALSE;\r
-\r
- //\r
- // Check the values from the status buffer and set the appropriate status\r
- // values to enabled\r
- //\r
- if ((Msr & CTS_MASK) == CTS_MASK) {\r
- UsbSerialDevice->StatusValues.CtsState = TRUE;\r
- }\r
- if ((Msr & DSR_MASK) == DSR_MASK) {\r
- UsbSerialDevice->StatusValues.DsrState = TRUE;\r
- }\r
- if ((Msr & RI_MASK) == RI_MASK) {\r
- UsbSerialDevice->StatusValues.RiState = TRUE;\r
- }\r
- if ((Msr & SD_MASK) == SD_MASK) {\r
- UsbSerialDevice->StatusValues.SdState = TRUE;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Initiates a read operation on the Usb Serial Device.\r
-\r
- @param UsbSerialDevice[in] Handle to the USB device to read\r
- @param BufferSize[in, out] On input, the size of the Buffer. On output,\r
- the amount of data returned in Buffer.\r
- Setting this to zero will initiate a read\r
- and store all data returned in the internal\r
- buffer.\r
- @param Buffer [out] The buffer to return the data into.\r
-\r
- @retval EFI_SUCCESS The data was read.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_TIMEOUT The data write was stopped due to a timeout.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ReadDataFromUsb (\r
- IN USB_SER_DEV *UsbSerialDevice,\r
- IN OUT UINTN *BufferSize,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN ReadBufferSize;\r
- UINT8 *ReadBuffer;\r
- UINTN Index;\r
- EFI_TPL Tpl;\r
- UINT8 StatusBuffer[2]; // buffer to store the status bytes\r
-\r
- ReadBufferSize = 512;\r
- ReadBuffer = &(UsbSerialDevice->ReadBuffer[0]);\r
-\r
- if (UsbSerialDevice->Shutdown) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- Tpl = gBS->RaiseTPL (TPL_NOTIFY);\r
-\r
- Status = UsbSerialDataTransfer (\r
- UsbSerialDevice,\r
- EfiUsbDataIn,\r
- ReadBuffer,\r
- &ReadBufferSize,\r
- FTDI_TIMEOUT*2 //Padded because timers won't be exactly aligned\r
- );\r
- if (EFI_ERROR (Status)) {\r
- gBS->RestoreTPL (Tpl);\r
- if (Status == EFI_TIMEOUT) {\r
- return EFI_TIMEOUT;\r
- } else {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- }\r
-\r
- //\r
- // Store the status bytes in the status buffer\r
- //\r
- for (Index = 0; Index < 2; Index++) {//only the first 2 bytes are status bytes\r
- StatusBuffer[Index] = ReadBuffer[Index];\r
- }\r
- //\r
- // update the statusvalue field of the usbserialdevice\r
- //\r
- Status = SetStatusInternal (UsbSerialDevice, StatusBuffer);\r
- if (Status != EFI_SUCCESS) {\r
- }\r
-\r
- //\r
- // Store the read data in the read buffer, start at 2 to ignore status bytes\r
- //\r
- for (Index = 2; Index < ReadBufferSize; Index++) {\r
- if (((UsbSerialDevice->DataBufferTail + 1) % SW_FIFO_DEPTH) == UsbSerialDevice->DataBufferHead) {\r
- break;\r
- }\r
- if (ReadBuffer[Index] == 0x00) {\r
- //\r
- // This is null, do not add\r
- //\r
- } else {\r
- UsbSerialDevice->DataBuffer[UsbSerialDevice->DataBufferTail] = ReadBuffer[Index];\r
- UsbSerialDevice->DataBufferTail = (UsbSerialDevice->DataBufferTail + 1) % SW_FIFO_DEPTH;\r
- }\r
- }\r
-\r
- //\r
- // Read characters out of the buffer to satisfy caller's request.\r
- //\r
- for (Index = 0; Index < *BufferSize; Index++) {\r
- if (UsbSerialDevice->DataBufferHead == UsbSerialDevice->DataBufferTail) {\r
- break;\r
- }\r
- //\r
- // Still have characters in the buffer to return\r
- //\r
- ((UINT8 *)Buffer)[Index] = UsbSerialDevice->DataBuffer[UsbSerialDevice->DataBufferHead];\r
- UsbSerialDevice->DataBufferHead = (UsbSerialDevice->DataBufferHead + 1) % SW_FIFO_DEPTH;\r
- }\r
- //\r
- // Return actual number of bytes returned.\r
- //\r
- *BufferSize = Index;\r
- gBS->RestoreTPL (Tpl);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Sets the initial status values of the Usb Serial Device by reading the status\r
- bytes from the device.\r
-\r
- @param UsbSerialDevice[in] Handle to the Usb Serial Device that needs its\r
- initial status values set\r
-\r
- @retval EFI_SUCCESS The status bytes were read successfully and the\r
- initial status values were set correctly\r
- @retval EFI_TIMEOUT The read of the status bytes was stopped due to a\r
- timeout\r
- @retval EFI_DEVICE_ERROR The device reported an error during the read of\r
- the status bytes\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetInitialStatus (\r
- IN USB_SER_DEV *UsbSerialDevice\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN BufferSize;\r
- EFI_TPL Tpl;\r
- UINT8 StatusBuffer[2];\r
-\r
- Status = EFI_UNSUPPORTED;\r
- BufferSize = sizeof (StatusBuffer);\r
-\r
- if (UsbSerialDevice->Shutdown) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- Tpl = gBS->RaiseTPL (TPL_NOTIFY);\r
-\r
- Status = UsbSerialDataTransfer (\r
- UsbSerialDevice,\r
- EfiUsbDataIn,\r
- StatusBuffer,\r
- &BufferSize,\r
- 40 //Slightly more than 2x the FTDI polling frequency to make sure that data will be returned\r
- );\r
-\r
- Status = SetStatusInternal (UsbSerialDevice, StatusBuffer);\r
-\r
- gBS->RestoreTPL (Tpl);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- UsbSerialDriverCheckInput.\r
- attempts to read data in from the device periodically, stores any read data\r
- and updates the control attributes.\r
-\r
- @param Event[in]\r
- @param Context[in]....The current instance of the USB serial device\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-UsbSerialDriverCheckInput (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- UINTN BufferSize;\r
- USB_SER_DEV *UsbSerialDevice;\r
-\r
- UsbSerialDevice = (USB_SER_DEV*)Context;\r
-\r
- if (UsbSerialDevice->DataBufferHead == UsbSerialDevice->DataBufferTail) {\r
- //\r
- // Data buffer is empty, try to read from device\r
- //\r
- BufferSize = 0;\r
- ReadDataFromUsb (UsbSerialDevice, &BufferSize, NULL);\r
- if (UsbSerialDevice->DataBufferHead == UsbSerialDevice->DataBufferTail) {\r
- //\r
- // Data buffer still has no data, set the EFI_SERIAL_INPUT_BUFFER_EMPTY\r
- // flag\r
- //\r
- UsbSerialDevice->ControlBits |= EFI_SERIAL_INPUT_BUFFER_EMPTY;\r
- } else {\r
- //\r
- // Read has returned some data, clear the EFI_SERIAL_INPUT_BUFFER_EMPTY\r
- // flag\r
- //\r
- UsbSerialDevice->ControlBits &= ~(EFI_SERIAL_INPUT_BUFFER_EMPTY);\r
- }\r
- } else {\r
- //\r
- // Data buffer has data, no read attempt required\r
- //\r
- UsbSerialDevice->ControlBits &= ~(EFI_SERIAL_INPUT_BUFFER_EMPTY);\r
- }\r
-}\r
-\r
-/**\r
- Encodes the baud rate into the format expected by the Ftdi device.\r
-\r
- @param BaudRate[in] The baudrate to be set on the device\r
- @param EncodedBaudRate[out] The baud rate encoded in the format\r
- expected by the Ftdi device\r
-\r
- @return EFI_SUCCESS Baudrate encoding was calculated\r
- successfully\r
- @return EFI_INVALID_PARAMETER An invalid value of BaudRate was received\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EncodeBaudRateForFtdi (\r
- IN UINT64 BaudRate,\r
- OUT UINT16 *EncodedBaudRate\r
- )\r
-{\r
- UINT32 Divisor;\r
- UINT32 AdjustedFrequency;\r
- UINT16 Result;\r
-\r
- //\r
- // Check to make sure we won't get an integer overflow\r
- //\r
- if ((BaudRate < 178) || ( BaudRate > ((FTDI_UART_FREQUENCY * 100) / 97))) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Baud Rates of 2000000 and 3000000 are special cases\r
- //\r
- if ((BaudRate >= FTDI_SPECIAL_CASE_300_MIN) && (BaudRate <= FTDI_SPECIAL_CASE_300_MAX)) {\r
- *EncodedBaudRate = 0;\r
- return EFI_SUCCESS;\r
- }\r
- if ((BaudRate >= FTDI_SPECIAL_CASE_200_MIN) && (BaudRate <= FTDI_SPECIAL_CASE_200_MAX)) {\r
- *EncodedBaudRate = 1;\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // Compute divisor\r
- //\r
- Divisor = (FTDI_UART_FREQUENCY << 4) / (UINT32)BaudRate;\r
-\r
- //\r
- // Round the last 4 bits to the nearest power of 2\r
- //\r
- Divisor = (Divisor & ~(0xF)) + (gRoundedPowersOf2[Divisor & 0xF]);\r
-\r
- //\r
- // Check to make sure computed divisor is within \r
- // the min and max that FTDI controller will accept\r
- //\r
- if (Divisor < FTDI_MIN_DIVISOR) {\r
- Divisor = FTDI_MIN_DIVISOR;\r
- } else if (Divisor > FTDI_MAX_DIVISOR) {\r
- Divisor = FTDI_MAX_DIVISOR;\r
- }\r
-\r
- //\r
- // Check to make sure the frequency that the FTDI chip will need to\r
- // generate to attain the requested Baud Rate is within 3% of the\r
- // 3MHz clock frequency that the FTDI chip runs at.\r
- //\r
- // (3MHz * 1600) / 103 = 46601941\r
- // (3MHz * 1600) / 97 = 49484536\r
- //\r
- AdjustedFrequency = (((UINT32)BaudRate) * Divisor);\r
- if ((AdjustedFrequency < FTDI_MIN_FREQUENCY) || (AdjustedFrequency > FTDI_MAX_FREQUENCY)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Encode the Divisor into the format FTDI expects\r
- //\r
- Result = (UINT16)(Divisor >> 4);\r
- if ((Divisor & 0x8) != 0) {\r
- Result |= 0x4000;\r
- } else if ((Divisor & 0x4) != 0) {\r
- Result |= 0x8000;\r
- } else if ((Divisor & 0x2) != 0) {\r
- Result |= 0xC000;\r
- }\r
-\r
- *EncodedBaudRate = Result;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Uses USB I/O to check whether the device is a USB Serial device.\r
-\r
- @param UsbIo[in] Pointer to a USB I/O protocol instance.\r
-\r
- @retval TRUE Device is a USB Serial device.\r
- @retval FALSE Device is a not USB Serial device.\r
-\r
-**/\r
-BOOLEAN\r
-IsUsbSerial (\r
- IN EFI_USB_IO_PROTOCOL *UsbIo\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_DESCRIPTOR DeviceDescriptor;\r
- CHAR16 *StrMfg;\r
- BOOLEAN Found;\r
- UINT32 Index;\r
-\r
- //\r
- // Get the default device descriptor\r
- //\r
- Status = UsbIo->UsbGetDeviceDescriptor (\r
- UsbIo,\r
- &DeviceDescriptor\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return FALSE;\r
- }\r
-\r
- Found = FALSE;\r
- Index = 0;\r
- while (gUSBDeviceList[Index].VendorId != 0 &&\r
- gUSBDeviceList[Index].DeviceId != 0 &&\r
- !Found ) {\r
- if (DeviceDescriptor.IdProduct == gUSBDeviceList[Index].DeviceId &&\r
- DeviceDescriptor.IdVendor == gUSBDeviceList[Index].VendorId ){\r
- //\r
- // Checks to see if a string descriptor can be pulled from the device in\r
- // the selected language. If not False is returned indicating that this\r
- // is not a Usb Serial Device that can be managegd by this driver\r
- //\r
- StrMfg = NULL;\r
- Status = UsbIo->UsbGetStringDescriptor (\r
- UsbIo,\r
- USB_US_LANG_ID, // LANGID selector, should make this\r
- // more robust to verify lang support\r
- // for device\r
- DeviceDescriptor.StrManufacturer,\r
- &StrMfg\r
- );\r
- if (StrMfg != NULL) {\r
- FreePool (StrMfg);\r
- }\r
- if (EFI_ERROR (Status)) {\r
- return FALSE;\r
- }\r
- return TRUE;\r
- }\r
- Index++;\r
- }\r
- return FALSE;\r
-}\r
-\r
-/**\r
- Internal function that sets the Data Bits, Stop Bits and Parity values on the\r
- Usb Serial Device with a single usb control transfer.\r
-\r
- @param UsbIo[in] Usb Io Protocol instance pointer\r
- @param DataBits[in] The data bits value to be set on the Usb\r
- Serial Device\r
- @param Parity[in] The parity type that will be set on the Usb\r
- Serial Device\r
- @param StopBits[in] The stop bits type that will be set on the\r
- Usb Serial Device\r
- @param LastSettings[in] A pointer to the Usb Serial Device's\r
- PREVIOUS_ATTRIBUTES item\r
-\r
- @retval EFI_SUCCESS The data items were correctly set on the\r
- USB Serial Device\r
- @retval EFI_INVALID_PARAMETER An invalid data parameter or an invalid\r
- combination or parameters was used\r
- @retval EFI_DEVICE_ERROR The device is not functioning correctly and\r
- the data values were unable to be set\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetDataInternal (\r
- IN EFI_USB_IO_PROTOCOL *UsbIo,\r
- IN UINT8 DataBits,\r
- IN EFI_PARITY_TYPE Parity,\r
- IN EFI_STOP_BITS_TYPE StopBits,\r
- IN PREVIOUS_ATTRIBUTES *LastSettings\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_REQUEST DevReq;\r
- UINT32 ReturnValue;\r
- UINT8 ConfigurationValue;\r
-\r
- //\r
- // Since data bits settings of 6,7,8 cannot be set with a stop bits setting of\r
- // 1.5 check to see if this happens when the values of last settings are used\r
- //\r
- if ((DataBits == 0) && (StopBits == OneFiveStopBits)) {\r
- if ((LastSettings->DataBits == 6) || (LastSettings->DataBits == 7) || (LastSettings->DataBits == 8)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- } else if ((StopBits == DefaultStopBits) && ((DataBits == 6) || (DataBits == 7) || (DataBits == 8))) {\r
- if (LastSettings->StopBits == OneFiveStopBits) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- } else if ((DataBits == 0) && (StopBits == DefaultStopBits)) {\r
- if (LastSettings->StopBits == OneFiveStopBits) {\r
- if ((LastSettings->DataBits == 6) || (LastSettings->DataBits == 7) || (LastSettings->DataBits == 8)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // set the DevReq.Value for the usb control transfer to the correct value\r
- // based on the seleceted number of data bits if there is an invalid number of\r
- // data bits requested return EFI_INVALID_PARAMETER\r
- //\r
- if (((DataBits < 5 ) || (DataBits > 8)) && (DataBits != 0)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- if (DataBits == 0) {\r
- //\r
- // use the value of LastDataBits\r
- //\r
- DevReq.Value = SET_DATA_BITS (LastSettings->DataBits);\r
- } else {\r
- //\r
- // use the value of DataBits\r
- //\r
- DevReq.Value = SET_DATA_BITS (DataBits);\r
- }\r
-\r
- //\r
- // Set Parity\r
- //\r
- if (Parity == DefaultParity) {\r
- Parity = LastSettings->Parity;\r
- }\r
-\r
- if (Parity == NoParity) {\r
- DevReq.Value |= SET_PARITY_NONE;\r
- } else if (Parity == EvenParity) {\r
- DevReq.Value |= SET_PARITY_EVEN;\r
- } else if (Parity == OddParity){\r
- DevReq.Value |= SET_PARITY_ODD;\r
- } else if (Parity == MarkParity) {\r
- DevReq.Value |= SET_PARITY_MARK;\r
- } else if (Parity == SpaceParity) {\r
- DevReq.Value |= SET_PARITY_SPACE;\r
- }\r
-\r
- //\r
- // Set Stop Bits\r
- //\r
- if (StopBits == DefaultStopBits) {\r
- StopBits = LastSettings->StopBits;\r
- }\r
-\r
- if (StopBits == OneStopBit) {\r
- DevReq.Value |= SET_STOP_BITS_1;\r
- } else if (StopBits == OneFiveStopBits) {\r
- DevReq.Value |= SET_STOP_BITS_15;\r
- } else if (StopBits == TwoStopBits) {\r
- DevReq.Value |= SET_STOP_BITS_2;\r
- }\r
-\r
- //\r
- // set the rest of the DevReq parameters and perform the usb control transfer\r
- // to set the data bits on the device\r
- //\r
- DevReq.Request = FTDI_COMMAND_SET_DATA;\r
- DevReq.RequestType = USB_REQ_TYPE_VENDOR;\r
- DevReq.Index = FTDI_PORT_IDENTIFIER;\r
- DevReq.Length = 0; // indicates that there is no data phase in this request\r
-\r
- Status = UsbIo->UsbControlTransfer (\r
- UsbIo,\r
- &DevReq,\r
- EfiUsbDataOut,\r
- WDR_SHORT_TIMEOUT,\r
- &ConfigurationValue,\r
- 1,\r
- &ReturnValue\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto StatusError;\r
- }\r
- return Status;\r
-\r
-StatusError:\r
- if ((Status != EFI_INVALID_PARAMETER) || (Status != EFI_DEVICE_ERROR)) {\r
- return EFI_DEVICE_ERROR;\r
- } else {\r
- return Status;\r
- }\r
-}\r
-\r
-/**\r
- Internal function that sets the baudrate on the Usb Serial Device.\r
-\r
- @param UsbIo[in] Usb Io Protocol instance pointer\r
- @param BaudRate[in] The baudrate value to be set on the device.\r
- If this value is 0 the value of LastBaudRate\r
- will be used instead\r
- @param LastBaudRate[in] The baud rate value that was previously set\r
- on the Usb Serial Device\r
-\r
- @retval EFI_SUCCESS The baudrate was set succesfully\r
- @retval EFI_INVALID_PARAMETER An invalid baudrate was used\r
- @retval EFI_DEVICE_ERROR The device is not functioning correctly and\r
- the baudrate was unable to be set\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetBaudRateInternal (\r
- IN EFI_USB_IO_PROTOCOL *UsbIo,\r
- IN UINT64 BaudRate,\r
- IN UINT64 LastBaudRate\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_REQUEST DevReq;\r
- UINT32 ReturnValue;\r
- UINT8 ConfigurationValue;\r
- UINT16 EncodedBaudRate;\r
- EFI_TPL Tpl;\r
-\r
- Tpl = gBS->RaiseTPL(TPL_NOTIFY);\r
-\r
- //\r
- // set the value of DevReq.Value based on the value of BaudRate\r
- // if 0 is selected as baud rate use the value of LastBaudRate\r
- //\r
- if (BaudRate == 0) {\r
- Status = EncodeBaudRateForFtdi (LastBaudRate, &EncodedBaudRate);\r
- if (EFI_ERROR (Status)) {\r
- gBS->RestoreTPL (Tpl);\r
- //\r
- // EncodeBaudRateForFtdi returns EFI_INVALID_PARAMETER when not\r
- // succesfull\r
- //\r
- return Status;\r
- }\r
- DevReq.Value = EncodedBaudRate;\r
- } else {\r
- Status = EncodeBaudRateForFtdi (BaudRate, &EncodedBaudRate);\r
- if (EFI_ERROR (Status)) {\r
- gBS->RestoreTPL (Tpl);\r
- //\r
- // EncodeBaudRateForFtdi returns EFI_INVALID_PARAMETER when not\r
- // successfull\r
- //\r
- return Status;\r
- }\r
- DevReq.Value = EncodedBaudRate;\r
- }\r
-\r
- //\r
- // set the remaining parameters of DevReq and perform the usb control transfer\r
- // to set the device\r
- //\r
- DevReq.Request = FTDI_COMMAND_SET_BAUDRATE;\r
- DevReq.RequestType = USB_REQ_TYPE_VENDOR;\r
- DevReq.Index = FTDI_PORT_IDENTIFIER;\r
- DevReq.Length = 0; // indicates that there is no data phase in this request\r
-\r
- Status = UsbIo->UsbControlTransfer (\r
- UsbIo,\r
- &DevReq,\r
- EfiUsbDataOut,\r
- WDR_SHORT_TIMEOUT,\r
- &ConfigurationValue,\r
- 1,\r
- &ReturnValue\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto StatusError;\r
- }\r
- gBS->RestoreTPL (Tpl);\r
- return Status;\r
-\r
-StatusError:\r
- gBS->RestoreTPL (Tpl);\r
- if ((Status != EFI_INVALID_PARAMETER) || (Status != EFI_DEVICE_ERROR)) {\r
- return EFI_DEVICE_ERROR;\r
- } else {\r
- return Status;\r
- }\r
-}\r
-\r
-/**\r
- Sets the baud rate, receive FIFO depth, transmit/receice time out, parity,\r
- data bits, and stop bits on a serial device.\r
-\r
- @param UsbSerialDevice[in] Pointer to the current instance of the USB Serial\r
- Device.\r
- @param BaudRate[in] The requested baud rate. A BaudRate value of 0\r
- will use the device's default interface speed.\r
- @param ReveiveFifoDepth[in] The requested depth of the FIFO on the receive\r
- side of the serial interface. A ReceiveFifoDepth\r
- value of 0 will use the device's default FIFO\r
- depth.\r
- @param Timeout[in] The requested time out for a single character in\r
- microseconds.This timeout applies to both the\r
- transmit and receive side of the interface.A\r
- Timeout value of 0 will use the device's default\r
- time out value.\r
- @param Parity[in] The type of parity to use on this serial device.\r
- A Parity value of DefaultParity will use the\r
- device's default parity value.\r
- @param DataBits[in] The number of data bits to use on the serial\r
- device. A DataBits value of 0 will use the\r
- device's default data bit setting.\r
- @param StopBits[in] The number of stop bits to use on this serial\r
- device. A StopBits value of DefaultStopBits will\r
- use the device's default number of stop bits.\r
-\r
- @retval EFI_SUCCESS The attributes were set\r
- @retval EFI_DEVICE_ERROR The attributes were not able to be set\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetAttributesInternal (\r
- IN USB_SER_DEV *UsbSerialDevice,\r
- IN UINT64 BaudRate,\r
- IN UINT32 ReceiveFifoDepth,\r
- IN UINT32 Timeout,\r
- IN EFI_PARITY_TYPE Parity,\r
- IN UINT8 DataBits,\r
- IN EFI_STOP_BITS_TYPE StopBits\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_TPL Tpl;\r
- UART_DEVICE_PATH *Uart;\r
- EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath;\r
-\r
- Status = EFI_UNSUPPORTED;\r
- Tpl = gBS->RaiseTPL(TPL_NOTIFY);\r
- Uart = NULL;\r
-\r
- //\r
- // check for invalid combinations of parameters\r
- //\r
- if (((DataBits >= 6) && (DataBits <= 8)) && (StopBits == OneFiveStopBits)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // set data bits, parity and stop bits\r
- //\r
- Status = SetDataInternal (\r
- UsbSerialDevice->UsbIo,\r
- DataBits,\r
- Parity,\r
- StopBits,\r
- &(UsbSerialDevice->LastSettings)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto StatusError;\r
- }\r
- //\r
- // set baudrate\r
- //\r
- Status = SetBaudRateInternal (\r
- UsbSerialDevice->UsbIo,\r
- BaudRate,\r
- UsbSerialDevice->LastSettings.BaudRate\r
- );\r
- if (EFI_ERROR (Status)){\r
- goto StatusError;\r
- }\r
-\r
- //\r
- // update the values of UsbSerialDevice->LastSettings and UsbSerialDevice->SerialIo.Mode\r
- //\r
- if (BaudRate == 0) {\r
- UsbSerialDevice->LastSettings.BaudRate = UsbSerialDevice->LastSettings.BaudRate;\r
- UsbSerialDevice->SerialIo.Mode->BaudRate = UsbSerialDevice->LastSettings.BaudRate;\r
- } else {\r
- UsbSerialDevice->LastSettings.BaudRate = BaudRate;\r
- UsbSerialDevice->SerialIo.Mode->BaudRate = BaudRate;\r
- }\r
-\r
- UsbSerialDevice->LastSettings.Timeout = FTDI_TIMEOUT;\r
- UsbSerialDevice->LastSettings.ReceiveFifoDepth = FTDI_MAX_RECEIVE_FIFO_DEPTH;\r
-\r
- if (Parity == DefaultParity) {\r
- UsbSerialDevice->LastSettings.Parity = UsbSerialDevice->LastSettings.Parity;\r
- UsbSerialDevice->SerialIo.Mode->Parity = UsbSerialDevice->LastSettings.Parity;\r
- } else {\r
- UsbSerialDevice->LastSettings.Parity = Parity;\r
- UsbSerialDevice->SerialIo.Mode->Parity = Parity;\r
- }\r
- if (DataBits == 0) {\r
- UsbSerialDevice->LastSettings.DataBits = UsbSerialDevice->LastSettings.DataBits;\r
- UsbSerialDevice->SerialIo.Mode->DataBits = UsbSerialDevice->LastSettings.DataBits;\r
- } else {\r
- UsbSerialDevice->LastSettings.DataBits = DataBits;\r
- UsbSerialDevice->SerialIo.Mode->DataBits = DataBits;\r
- }\r
- if (StopBits == DefaultStopBits) {\r
- UsbSerialDevice->LastSettings.StopBits = UsbSerialDevice->LastSettings.StopBits;\r
- UsbSerialDevice->SerialIo.Mode->StopBits = UsbSerialDevice->LastSettings.StopBits;\r
- } else {\r
- UsbSerialDevice->LastSettings.StopBits = StopBits;\r
- UsbSerialDevice->SerialIo.Mode->StopBits = StopBits;\r
- }\r
-\r
- //\r
- // See if the device path node has changed\r
- //\r
- if (UsbSerialDevice->UartDevicePath.BaudRate == BaudRate &&\r
- UsbSerialDevice->UartDevicePath.DataBits == DataBits &&\r
- UsbSerialDevice->UartDevicePath.StopBits == StopBits &&\r
- UsbSerialDevice->UartDevicePath.Parity == Parity\r
- ) {\r
- gBS->RestoreTPL (Tpl);\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // Update the device path\r
- //\r
- UsbSerialDevice->UartDevicePath.BaudRate = BaudRate;\r
- UsbSerialDevice->UartDevicePath.DataBits = DataBits;\r
- UsbSerialDevice->UartDevicePath.StopBits = (UINT8) StopBits;\r
- UsbSerialDevice->UartDevicePath.Parity = (UINT8) Parity;\r
-\r
- Status = EFI_SUCCESS;\r
- if (UsbSerialDevice->ControllerHandle != NULL) {\r
- RemainingDevicePath = UsbSerialDevice->DevicePath;\r
- while (!IsDevicePathEnd (RemainingDevicePath)) {\r
- Uart = (UART_DEVICE_PATH *) NextDevicePathNode (RemainingDevicePath);\r
- if (Uart->Header.Type == MESSAGING_DEVICE_PATH &&\r
- Uart->Header.SubType == MSG_UART_DP &&\r
- sizeof (UART_DEVICE_PATH) == DevicePathNodeLength ((EFI_DEVICE_PATH *) Uart)) {\r
- Uart->BaudRate = BaudRate;\r
- Uart->DataBits = DataBits;\r
- Uart->StopBits = (UINT8)StopBits;\r
- Uart->Parity = (UINT8) Parity;\r
- break;\r
- }\r
- RemainingDevicePath = NextDevicePathNode (RemainingDevicePath);\r
- }\r
- }\r
-\r
- gBS->RestoreTPL (Tpl);\r
- return Status;\r
-\r
-StatusError:\r
- gBS->RestoreTPL (Tpl);\r
- if ((Status != EFI_INVALID_PARAMETER) || (Status != EFI_DEVICE_ERROR)) {\r
- return EFI_DEVICE_ERROR;\r
- } else {\r
- return Status;\r
- }\r
-}\r
-\r
-/**\r
- Internal function that performs a Usb Control Transfer to set the flow control\r
- on the Usb Serial Device.\r
-\r
- @param UsbIo[in] Usb Io Protocol instance pointer\r
- @param FlowControlEnable[in] Data on the Enable/Disable status of Flow\r
- Control on the Usb Serial Device\r
-\r
- @retval EFI_SUCCESS The flow control was set on the Usb Serial\r
- device\r
- @retval EFI_INVALID_PARAMETER An invalid flow control value was used\r
- @retval EFI_EFI_UNSUPPORTED The operation is not supported\r
- @retval EFI_DEVICE_ERROR The device is not functioning correctly\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetFlowControlInternal (\r
- IN EFI_USB_IO_PROTOCOL *UsbIo,\r
- IN BOOLEAN FlowControlEnable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_REQUEST DevReq;\r
- UINT32 ReturnValue;\r
- UINT8 ConfigurationValue;\r
-\r
- //\r
- // set DevReq.Value based on the value of FlowControlEnable\r
- //\r
- if (!FlowControlEnable) {\r
- DevReq.Value = NO_FLOW_CTRL;\r
- }\r
- if (FlowControlEnable) {\r
- DevReq.Value = XON_XOFF_CTRL;\r
- }\r
- //\r
- // set the remaining DevReq parameters and perform the usb control transfer to\r
- // set the flow control on the device\r
- //\r
- DevReq.Request = FTDI_COMMAND_SET_FLOW_CTRL;\r
- DevReq.RequestType = USB_REQ_TYPE_VENDOR;\r
- DevReq.Index = FTDI_PORT_IDENTIFIER;\r
- DevReq.Length = 0; // indicates that this transfer has no data phase\r
- Status = UsbIo->UsbControlTransfer (\r
- UsbIo,\r
- &DevReq,\r
- EfiUsbDataOut,\r
- WDR_TIMEOUT,\r
- &ConfigurationValue,\r
- 1,\r
- &ReturnValue\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto StatusError;\r
- }\r
-\r
- return Status;\r
-\r
-StatusError:\r
- if ((Status != EFI_INVALID_PARAMETER) ||\r
- (Status != EFI_DEVICE_ERROR) ||\r
- (Status != EFI_UNSUPPORTED) ) {\r
- return EFI_DEVICE_ERROR;\r
- } else {\r
- return Status;\r
- }\r
-}\r
-\r
-/**\r
- Internal function that performs a Usb Control Transfer to set the Dtr value on\r
- the Usb Serial Device.\r
-\r
- @param UsbIo[in] Usb Io Protocol instance pointer\r
- @param DtrEnable[in] Data on the Enable/Disable status of the\r
- Dtr for the Usb Serial Device\r
-\r
- @retval EFI_SUCCESS The Dtr value was set on the Usb Serial\r
- Device\r
- @retval EFI_INVALID_PARAMETER An invalid Dtr value was used\r
- @retval EFI_UNSUPPORTED The operation is not supported\r
- @retval EFI_DEVICE_ERROR The device is not functioning correctly\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetDtrInternal (\r
- IN EFI_USB_IO_PROTOCOL *UsbIo,\r
- IN BOOLEAN DtrEnable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_REQUEST DevReq;\r
- UINT32 ReturnValue;\r
- UINT8 ConfigurationValue;\r
-\r
- //\r
- // set the value of DevReq.Value based on the value of DtrEnable\r
- //\r
- if (!DtrEnable) {\r
- DevReq.Value = SET_DTR_LOW;\r
- }\r
- if (DtrEnable) {\r
- DevReq.Value = SET_DTR_HIGH;\r
- }\r
- //\r
- // set the remaining attributes of DevReq and perform the usb control transfer\r
- // to set the device\r
- //\r
- DevReq.Request = FTDI_COMMAND_MODEM_CTRL;\r
- DevReq.RequestType = USB_REQ_TYPE_VENDOR;\r
- DevReq.Index = FTDI_PORT_IDENTIFIER;\r
- DevReq.Length = 0; // indicates that there is no data phase in this transfer\r
-\r
- Status = UsbIo->UsbControlTransfer (\r
- UsbIo,\r
- &DevReq,\r
- EfiUsbDataOut,\r
- WDR_TIMEOUT,\r
- &ConfigurationValue,\r
- 1,\r
- &ReturnValue\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto StatusError;\r
- }\r
- return Status;\r
-\r
-StatusError:\r
- if ((Status != EFI_INVALID_PARAMETER) ||\r
- (Status != EFI_DEVICE_ERROR) ||\r
- (Status != EFI_UNSUPPORTED) ) {\r
- return EFI_DEVICE_ERROR;\r
- } else {\r
- return Status;\r
- }\r
-}\r
-\r
-/**\r
- Internal function that performs a Usb Control Transfer to set the Dtr value on\r
- the Usb Serial Device.\r
- \r
- @param UsbIo[in] Usb Io Protocol instance pointer\r
- @param RtsEnable[in] Data on the Enable/Disable status of the\r
- Rts for the Usb Serial Device\r
-\r
- @retval EFI_SUCCESS The Rts value was set on the Usb Serial\r
- Device\r
- @retval EFI_INVALID_PARAMETER An invalid Rts value was used\r
- @retval EFI_UNSUPPORTED The operation is not supported\r
- @retval EFI_DEVICE_ERROR The device is not functioning correctly\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetRtsInternal (\r
- IN EFI_USB_IO_PROTOCOL *UsbIo,\r
- IN BOOLEAN RtsEnable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_REQUEST DevReq;\r
- UINT32 ReturnValue;\r
- UINT8 ConfigurationValue;\r
-\r
- //\r
- // set DevReq.Value based on the value of RtsEnable\r
- //\r
- if (!RtsEnable) {\r
- DevReq.Value = SET_RTS_LOW;\r
- }\r
- if (RtsEnable) {\r
- DevReq.Value = SET_RTS_HIGH;\r
- }\r
-\r
- //\r
- // set the remaining parameters of DevReq and perform the usb control transfer\r
- // to set the values on the device\r
- //\r
- DevReq.Request = FTDI_COMMAND_MODEM_CTRL;\r
- DevReq.RequestType = USB_REQ_TYPE_VENDOR;\r
- DevReq.Index = FTDI_PORT_IDENTIFIER;\r
- DevReq.Length = 0; // indicates that there is no data phase in this request\r
-\r
- Status = UsbIo->UsbControlTransfer (\r
- UsbIo,\r
- &DevReq,\r
- EfiUsbDataOut,\r
- WDR_TIMEOUT,\r
- &ConfigurationValue,\r
- 1,\r
- &ReturnValue\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto StatusError;\r
- }\r
-\r
- return Status;\r
-\r
-StatusError:\r
- if ((Status != EFI_INVALID_PARAMETER) ||\r
- (Status != EFI_DEVICE_ERROR) ||\r
- (Status != EFI_UNSUPPORTED) ) {\r
- return EFI_DEVICE_ERROR;\r
- } else {\r
- return Status;\r
- }\r
-}\r
-\r
-/**\r
- Internal function that checks for valid control values and sets the control\r
- bits on the Usb Serial Device.\r
-\r
- @param UsbSerialDevice[in] Handle to the Usb Serial Device whose\r
- control bits are being set\r
- @param Control[in] The control value passed to the function\r
- that contains the values of the control\r
- bits that are being set\r
-\r
- @retval EFI_SUCCESS The control bits were set on the Usb Serial\r
- Device\r
- @retval EFI_INVALID_PARAMETER An invalid control value was encountered\r
- @retval EFI_EFI_UNSUPPORTED The operation is not supported\r
- @retval EFI_DEVICE_ERROR The device is not functioning correctly\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetControlBitsInternal (\r
- IN USB_SER_DEV *UsbSerialDevice,\r
- IN CONTROL_BITS *Control\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UART_FLOW_CONTROL_DEVICE_PATH *FlowControl;\r
- EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath;\r
-\r
- //\r
- // check for invalid control parameters hardware and software loopback enabled\r
- // must always be set to FALSE\r
- //\r
- Control->HardwareLoopBack = FALSE;\r
- Control->SoftwareLoopBack = FALSE;\r
-\r
- //\r
- // set hardware flow control\r
- //\r
- Status = SetFlowControlInternal (\r
- UsbSerialDevice->UsbIo,\r
- Control->HardwareFlowControl\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto StatusError;\r
- }\r
-\r
- //\r
- // set Dtr state\r
- //\r
- Status = SetDtrInternal (UsbSerialDevice->UsbIo, Control->DtrState);\r
- if (EFI_ERROR (Status)) {\r
- goto StatusError;\r
- }\r
-\r
- //\r
- // set Rts state\r
- //\r
- Status = SetRtsInternal (UsbSerialDevice->UsbIo, Control->RtsState);\r
- if (EFI_ERROR (Status)){\r
- goto StatusError;\r
- }\r
-\r
- //\r
- // update the remaining control values for UsbSerialDevice->ControlValues\r
- //\r
- UsbSerialDevice->ControlValues.DtrState = Control->DtrState;\r
- UsbSerialDevice->ControlValues.RtsState = Control->RtsState;\r
- UsbSerialDevice->ControlValues.HardwareFlowControl = Control->HardwareFlowControl;\r
- UsbSerialDevice->ControlValues.HardwareLoopBack = FALSE;\r
- UsbSerialDevice->ControlValues.SoftwareLoopBack = FALSE;\r
-\r
- Status = EFI_SUCCESS;\r
- //\r
- // Update the device path to have the correct flow control values\r
- //\r
- if (UsbSerialDevice->ControllerHandle != NULL) {\r
- RemainingDevicePath = UsbSerialDevice->DevicePath;\r
- while (!IsDevicePathEnd (RemainingDevicePath)) {\r
- FlowControl = (UART_FLOW_CONTROL_DEVICE_PATH *) NextDevicePathNode (RemainingDevicePath);\r
- if (FlowControl->Header.Type == MESSAGING_DEVICE_PATH &&\r
- FlowControl->Header.SubType == MSG_VENDOR_DP &&\r
- sizeof (UART_FLOW_CONTROL_DEVICE_PATH) == DevicePathNodeLength ((EFI_DEVICE_PATH *) FlowControl)){\r
- if (UsbSerialDevice->ControlValues.HardwareFlowControl == TRUE) {\r
- FlowControl->FlowControlMap = UART_FLOW_CONTROL_HARDWARE;\r
- } else if (UsbSerialDevice->ControlValues.HardwareFlowControl == FALSE) {\r
- FlowControl->FlowControlMap = 0;\r
- }\r
- break;\r
- }\r
- RemainingDevicePath = NextDevicePathNode (RemainingDevicePath);\r
- }\r
- }\r
-\r
- return Status;\r
-\r
-StatusError:\r
- if ((Status != EFI_INVALID_PARAMETER) ||\r
- (Status != EFI_DEVICE_ERROR) ||\r
- (Status != EFI_UNSUPPORTED) ) {\r
- return EFI_DEVICE_ERROR;\r
- } else {\r
- return Status;\r
- }\r
-}\r
-\r
-/**\r
- Internal function that calculates the Control value used by GetControlBits()\r
- based on the status and control values of the Usb Serial Device.\r
-\r
- @param UsbSerialDevice[in] Handle to the Usb Serial Devie whose status\r
- and control values are being used to set\r
- Control\r
- @param Control[out] On output the formated value of Control\r
- that has been calculated based on the\r
- control and status values of the Usb Serial\r
- Device\r
-\r
- @retval EFI_SUCCESS The value of Control was successfully\r
- calculated\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetControlBitsInternal (\r
- IN USB_SER_DEV *UsbSerialDevice,\r
- OUT UINT32 *Control\r
- )\r
-{\r
- *Control = 0;\r
-\r
- //\r
- // Check the values of UsbSerialDevice->Status Values and modify control\r
- // accordingly these values correspond to the modem status register\r
- //\r
- if (UsbSerialDevice->StatusValues.CtsState) {\r
- *Control |= EFI_SERIAL_CLEAR_TO_SEND;\r
- }\r
- if (UsbSerialDevice->StatusValues.DsrState) {\r
- *Control |= EFI_SERIAL_DATA_SET_READY;\r
- }\r
- if (UsbSerialDevice->StatusValues.RiState) {\r
- *Control |= EFI_SERIAL_RING_INDICATE;\r
- }\r
- if (UsbSerialDevice->StatusValues.SdState) {\r
- *Control |= EFI_SERIAL_CARRIER_DETECT;\r
- }\r
-\r
- //\r
- // check the values of UsbSerialDevice->ControlValues and modify control\r
- // accordingly these values correspond to the values of the Modem Control\r
- // Register\r
- //\r
- if (UsbSerialDevice->ControlValues.DtrState) {\r
- *Control |= EFI_SERIAL_DATA_TERMINAL_READY;\r
- }\r
- if (UsbSerialDevice->ControlValues.RtsState) {\r
- *Control |= EFI_SERIAL_REQUEST_TO_SEND;\r
- }\r
- if (UsbSerialDevice->ControlValues.HardwareLoopBack) {\r
- *Control |= EFI_SERIAL_HARDWARE_LOOPBACK_ENABLE;\r
- }\r
- if (UsbSerialDevice->ControlValues.HardwareFlowControl) {\r
- *Control |= EFI_SERIAL_HARDWARE_FLOW_CONTROL_ENABLE;\r
- }\r
- //\r
- // check if the buffer is empty since only one is being used if it is empty\r
- // set both the receive and transmit buffers to empty\r
- //\r
- if (UsbSerialDevice->DataBufferHead == UsbSerialDevice->DataBufferTail) {\r
- *Control |= EFI_SERIAL_OUTPUT_BUFFER_EMPTY;\r
- *Control |= EFI_SERIAL_INPUT_BUFFER_EMPTY;\r
- }\r
- //\r
- // check for software loopback enable in UsbSerialDevice->ControlValues\r
- //\r
- if (UsbSerialDevice->ControlValues.SoftwareLoopBack) {\r
- *Control |= EFI_SERIAL_SOFTWARE_LOOPBACK_ENABLE;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Resets the USB Serial Device\r
-\r
- This function is the internal method for resetting the device and is called by\r
- SerialReset()\r
-\r
- @param UsbSerialDevice[in] A pointer to the USB Serial device\r
-\r
- @retval EFI_SUCCESS The device was reset\r
- @retval EFI_DEVICE_ERROR The device could not be reset\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ResetInternal (\r
- IN USB_SER_DEV *UsbSerialDevice\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_REQUEST DevReq;\r
- UINT8 ConfigurationValue;\r
- UINT32 ReturnValue;\r
-\r
- DevReq.Request = FTDI_COMMAND_RESET_PORT;\r
- DevReq.RequestType = USB_REQ_TYPE_VENDOR;\r
- DevReq.Value = RESET_PORT_PURGE_RX;\r
- DevReq.Index = FTDI_PORT_IDENTIFIER;\r
- DevReq.Length = 0; //indicates that there is not data phase in this request\r
-\r
- Status = UsbSerialDevice->UsbIo->UsbControlTransfer (\r
- UsbSerialDevice->UsbIo,\r
- &DevReq,\r
- EfiUsbDataIn,\r
- WDR_TIMEOUT,\r
- &ConfigurationValue,\r
- 1,\r
- &ReturnValue\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- DevReq.Request = FTDI_COMMAND_RESET_PORT;\r
- DevReq.RequestType = USB_REQ_TYPE_VENDOR;\r
- DevReq.Value = RESET_PORT_PURGE_TX;\r
- DevReq.Index = FTDI_PORT_IDENTIFIER;\r
- DevReq.Length = 0; //indicates that there is no data phase in this request\r
-\r
- Status = UsbSerialDevice->UsbIo->UsbControlTransfer (\r
- UsbSerialDevice->UsbIo,\r
- &DevReq,\r
- EfiUsbDataIn,\r
- WDR_TIMEOUT,\r
- &ConfigurationValue,\r
- 1,\r
- &ReturnValue\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- Entrypoint of USB Serial Driver.\r
-\r
- This function is the entrypoint of USB Serial Driver. It installs\r
- Driver Binding Protocols together with Component Name Protocols.\r
-\r
- @param ImageHandle[in] The firmware allocated handle for the EFI image.\r
- @param SystemTable[in] A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point is executed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FtdiUsbSerialEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = EfiLibInstallDriverBindingComponentName2 (\r
- ImageHandle,\r
- SystemTable,\r
- &gUsbSerialDriverBinding,\r
- ImageHandle,\r
- &gUsbSerialComponentName,\r
- &gUsbSerialComponentName2\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Unload function for the Usb Serial Driver.\r
-\r
- @param ImageHandle[in] The allocated handle for the EFI image\r
-\r
- @retval EFI_SUCCESS The driver was unloaded successfully\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FtdiUsbSerialUnload (\r
- IN EFI_HANDLE ImageHandle\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN HandleCount;\r
- UINTN Index;\r
-\r
- //\r
- // Retrieve all handles in the handle database\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- AllHandles,\r
- NULL,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Disconnect the driver from the handles in the handle database\r
- //\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- Status = gBS->DisconnectController (\r
- HandleBuffer[Index],\r
- gImageHandle,\r
- NULL\r
- );\r
- }\r
-\r
- //\r
- // Free the handle array\r
- //\r
- FreePool (HandleBuffer);\r
-\r
- //\r
- // Uninstall protocols installed by the driver in its entrypoint\r
- //\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- ImageHandle,\r
- &gEfiDriverBindingProtocolGuid,\r
- &gUsbSerialDriverBinding,\r
- &gEfiComponentNameProtocolGuid,\r
- &gUsbSerialComponentName,\r
- &gEfiComponentName2ProtocolGuid,\r
- &gUsbSerialComponentName2,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Check whether USB Serial driver supports this device.\r
-\r
- @param This[in] The USB Serial driver binding protocol.\r
- @param Controller[in] The controller handle to check.\r
- @param RemainingDevicePath[in] The remaining device path.\r
-\r
- @retval EFI_SUCCESS The driver supports this controller.\r
- @retval other This device isn't supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialDriverBindingSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_IO_PROTOCOL *UsbIo;\r
- UART_DEVICE_PATH *UartNode;\r
- UART_FLOW_CONTROL_DEVICE_PATH *FlowControlNode;\r
- UINTN Index;\r
- UINTN EntryCount;\r
- EFI_OPEN_PROTOCOL_INFORMATION_ENTRY *OpenInfoBuffer;\r
- BOOLEAN HasFlowControl;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *ParentDevicePath;\r
-\r
- if (RemainingDevicePath != NULL) {\r
- if (!IsDevicePathEnd (RemainingDevicePath)) {\r
- Status = EFI_UNSUPPORTED;\r
- UartNode = (UART_DEVICE_PATH *) NextDevicePathNode (RemainingDevicePath);\r
- if (UartNode->Header.Type != MESSAGING_DEVICE_PATH ||\r
- UartNode->Header.SubType != MSG_UART_DP ||\r
- sizeof (UART_DEVICE_PATH) != DevicePathNodeLength ((EFI_DEVICE_PATH *) UartNode)) {\r
- goto Error;\r
- }\r
- FlowControlNode = (UART_FLOW_CONTROL_DEVICE_PATH *) NextDevicePathNode (UartNode);\r
- if ((ReadUnaligned32 (&FlowControlNode->FlowControlMap) & ~UART_FLOW_CONTROL_HARDWARE) != 0) {\r
- goto Error;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Check if USB I/O Protocol is attached on the controller handle.\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &UsbIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (Status == EFI_ALREADY_STARTED) {\r
- if (RemainingDevicePath == NULL || IsDevicePathEnd (RemainingDevicePath)) {\r
- return EFI_SUCCESS;\r
- }\r
- Status = gBS->OpenProtocolInformation (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- &OpenInfoBuffer,\r
- &EntryCount\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- for (Index = 0; Index < EntryCount; Index++) {\r
- if ((OpenInfoBuffer[Index].Attributes & EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER) != 0) {\r
- Status = gBS->OpenProtocol (\r
- OpenInfoBuffer[Index].ControllerHandle,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &DevicePath,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- HasFlowControl = ContainsFlowControl (RemainingDevicePath);\r
- if (HasFlowControl ^ ContainsFlowControl (DevicePath)) {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- }\r
- break;\r
- }\r
- }\r
- FreePool (OpenInfoBuffer);\r
- return Status;\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &ParentDevicePath,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (Status == EFI_ALREADY_STARTED) {\r
- return EFI_SUCCESS;\r
- }\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Use the USB I/O Protocol interface to check whether Controller is\r
- // a USB Serial device that can be managed by this driver.\r
- //\r
- Status = EFI_SUCCESS;\r
-\r
- if (!IsUsbSerial (UsbIo)) {\r
- Status = EFI_UNSUPPORTED;\r
- goto Error;\r
- }\r
-\r
-Error:\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
- return Status;\r
-}\r
-\r
-/**\r
- Starts the USB Serial device with this driver.\r
-\r
- This function produces initializes the USB Serial device and\r
- produces the Serial IO Protocol.\r
-\r
- @param This[in] The USB Serial driver binding instance.\r
- @param Controller[in] Handle of device to bind driver to.\r
- @param RemainingDevicePath[in] Optional parameter use to pick a specific\r
- child device to start.\r
-\r
- @retval EFI_SUCCESS The controller is controlled by the usb USB\r
- Serial driver.\r
- @retval EFI_UNSUPPORTED No interrupt endpoint can be found.\r
- @retval Other This controller cannot be started.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialDriverBindingStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_IO_PROTOCOL *UsbIo;\r
- USB_SER_DEV *UsbSerialDevice;\r
- UINT8 EndpointNumber;\r
- EFI_USB_ENDPOINT_DESCRIPTOR EndpointDescriptor;\r
- UINT8 Index;\r
- BOOLEAN FoundIn;\r
- BOOLEAN FoundOut;\r
- EFI_DEVICE_PATH_PROTOCOL *ParentDevicePath;\r
- EFI_OPEN_PROTOCOL_INFORMATION_ENTRY *OpenInfoBuffer;\r
- UINTN EntryCount;\r
- EFI_SERIAL_IO_PROTOCOL *SerialIo;\r
- UART_DEVICE_PATH *Uart;\r
- UART_FLOW_CONTROL_DEVICE_PATH *FlowControl;\r
- UINT32 Control;\r
- EFI_DEVICE_PATH_PROTOCOL *TempDevicePath;\r
-\r
- UsbSerialDevice = AllocateZeroPool (sizeof (USB_SER_DEV));\r
- ASSERT (UsbSerialDevice != NULL);\r
-\r
- //\r
- // Get the Parent Device path\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &ParentDevicePath,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR (Status) && Status != EFI_ALREADY_STARTED) {\r
- goto ErrorExit1;\r
- }\r
-\r
- //\r
- // Open USB I/O Protocol\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &UsbIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR (Status) && Status != EFI_ALREADY_STARTED) {\r
- goto ErrorExit1;\r
- }\r
-\r
- if (Status == EFI_ALREADY_STARTED) {\r
- if (RemainingDevicePath == NULL || IsDevicePathEnd (RemainingDevicePath)) {\r
- FreePool (UsbSerialDevice);\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // Check to see if a child handle exists\r
- //\r
- Status = gBS->OpenProtocolInformation (\r
- Controller,\r
- &gEfiSerialIoProtocolGuid,\r
- &OpenInfoBuffer,\r
- &EntryCount\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto ErrorExit1;\r
- }\r
-\r
- Status = EFI_ALREADY_STARTED;\r
- for (Index = 0; Index < EntryCount; Index++) {\r
- if ((OpenInfoBuffer[Index].Attributes & EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER) != 0) {\r
- Status = gBS->OpenProtocol (\r
- OpenInfoBuffer[Index].ControllerHandle,\r
- &gEfiSerialIoProtocolGuid,\r
- (VOID **) &SerialIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- }\r
- if (!EFI_ERROR (Status)) {\r
- Uart = (UART_DEVICE_PATH *) RemainingDevicePath;\r
- Status = SerialIo->SetAttributes (\r
- SerialIo,\r
- Uart->BaudRate,\r
- SerialIo->Mode->ReceiveFifoDepth,\r
- SerialIo->Mode->Timeout,\r
- (EFI_PARITY_TYPE) Uart->Parity,\r
- Uart->DataBits,\r
- (EFI_STOP_BITS_TYPE) Uart->StopBits\r
- );\r
- FlowControl = (UART_FLOW_CONTROL_DEVICE_PATH *) NextDevicePathNode (Uart);\r
- if (!EFI_ERROR (Status) && IsUartFlowControlNode (FlowControl)) {\r
- Status = SerialIo->GetControl (\r
- SerialIo,\r
- &Control\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- if (ReadUnaligned32 (&FlowControl->FlowControlMap) == UART_FLOW_CONTROL_HARDWARE) {\r
- Control |= EFI_SERIAL_HARDWARE_FLOW_CONTROL_ENABLE;\r
- } else {\r
- Control &= ~EFI_SERIAL_HARDWARE_FLOW_CONTROL_ENABLE;\r
- }\r
- //\r
- // Clear bits that are not allowed to be passed to SetControl\r
- //\r
- Control &= (EFI_SERIAL_REQUEST_TO_SEND | \r
- EFI_SERIAL_DATA_TERMINAL_READY |\r
- EFI_SERIAL_HARDWARE_LOOPBACK_ENABLE |\r
- EFI_SERIAL_SOFTWARE_LOOPBACK_ENABLE |\r
- EFI_SERIAL_HARDWARE_FLOW_CONTROL_ENABLE);\r
- Status = SerialIo->SetControl (SerialIo, Control);\r
- }\r
- }\r
- }\r
- break;\r
- }\r
- }\r
- FreePool (OpenInfoBuffer);\r
- return Status;\r
- }\r
-\r
- if (RemainingDevicePath != NULL) {\r
- if (IsDevicePathEnd (RemainingDevicePath)) {\r
- return EFI_SUCCESS;\r
- }\r
- }\r
-\r
- UsbSerialDevice->UsbIo = UsbIo;\r
-\r
- //\r
- // Get interface & endpoint descriptor\r
- //\r
- UsbIo->UsbGetInterfaceDescriptor (\r
- UsbIo,\r
- &UsbSerialDevice->InterfaceDescriptor\r
- );\r
-\r
- EndpointNumber = UsbSerialDevice->InterfaceDescriptor.NumEndpoints;\r
-\r
- //\r
- // Traverse endpoints to find the IN and OUT endpoints that will send and\r
- // receive data.\r
- //\r
- FoundIn = FALSE;\r
- FoundOut = FALSE;\r
- for (Index = 0; Index < EndpointNumber; Index++) {\r
-\r
- Status = UsbIo->UsbGetEndpointDescriptor (\r
- UsbIo,\r
- Index,\r
- &EndpointDescriptor\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if (EndpointDescriptor.EndpointAddress == FTDI_ENDPOINT_ADDRESS_OUT) {\r
- //\r
- // Set the Out endpoint device\r
- //\r
- CopyMem (\r
- &UsbSerialDevice->OutEndpointDescriptor,\r
- &EndpointDescriptor,\r
- sizeof(EndpointDescriptor)\r
- );\r
- FoundOut = TRUE;\r
- }\r
-\r
- if (EndpointDescriptor.EndpointAddress == FTDI_ENDPOINT_ADDRESS_IN) {\r
- //\r
- // Set the In endpoint device\r
- //\r
- CopyMem (\r
- &UsbSerialDevice->InEndpointDescriptor,\r
- &EndpointDescriptor,\r
- sizeof(EndpointDescriptor)\r
- );\r
- FoundIn = TRUE;\r
- }\r
- }\r
-\r
- if (!FoundIn || !FoundOut) {\r
- //\r
- // No interrupt endpoint found, then return unsupported.\r
- //\r
- Status = EFI_UNSUPPORTED;\r
- goto ErrorExit;\r
- }\r
- //\r
- // set the initial values of UsbSerialDevice->LastSettings to the default\r
- // values\r
- //\r
- UsbSerialDevice->LastSettings.BaudRate = 115200;\r
- UsbSerialDevice->LastSettings.DataBits = 8;\r
- UsbSerialDevice->LastSettings.Parity = NoParity;\r
- UsbSerialDevice->LastSettings.ReceiveFifoDepth = FTDI_MAX_RECEIVE_FIFO_DEPTH;\r
- UsbSerialDevice->LastSettings.StopBits = OneStopBit;\r
- UsbSerialDevice->LastSettings.Timeout = FTDI_TIMEOUT;\r
-\r
- //\r
- // set the initial values of UsbSerialDevice->ControlValues\r
- //\r
- UsbSerialDevice->ControlValues.DtrState = FALSE;\r
- UsbSerialDevice->ControlValues.RtsState = FALSE;\r
- UsbSerialDevice->ControlValues.HardwareFlowControl = FALSE;\r
- UsbSerialDevice->ControlValues.HardwareLoopBack = FALSE;\r
- UsbSerialDevice->ControlValues.SoftwareLoopBack = FALSE;\r
-\r
- //\r
- // set the values of UsbSerialDevice->UartDevicePath\r
- //\r
- UsbSerialDevice->UartDevicePath.Header.Type = MESSAGING_DEVICE_PATH;\r
- UsbSerialDevice->UartDevicePath.Header.SubType = MSG_UART_DP;\r
- UsbSerialDevice->UartDevicePath.Header.Length[0] = (UINT8) (sizeof (UART_DEVICE_PATH));\r
- UsbSerialDevice->UartDevicePath.Header.Length[1] = (UINT8) ((sizeof (UART_DEVICE_PATH)) >> 8);\r
-\r
- //\r
- // set the values of UsbSerialDevice->FlowControlDevicePath\r
- UsbSerialDevice->FlowControlDevicePath.Header.Type = MESSAGING_DEVICE_PATH;\r
- UsbSerialDevice->FlowControlDevicePath.Header.SubType = MSG_VENDOR_DP;\r
- UsbSerialDevice->FlowControlDevicePath.Header.Length[0] = (UINT8) (sizeof (UART_FLOW_CONTROL_DEVICE_PATH));\r
- UsbSerialDevice->FlowControlDevicePath.Header.Length[1] = (UINT8) ((sizeof (UART_FLOW_CONTROL_DEVICE_PATH)) >> 8);\r
- UsbSerialDevice->FlowControlDevicePath.FlowControlMap = 0;\r
-\r
- Status = SetAttributesInternal (\r
- UsbSerialDevice, \r
- UsbSerialDevice->LastSettings.BaudRate,\r
- UsbSerialDevice->LastSettings.ReceiveFifoDepth, \r
- UsbSerialDevice->LastSettings.Timeout,\r
- UsbSerialDevice->LastSettings.Parity, \r
- UsbSerialDevice->LastSettings.DataBits,\r
- UsbSerialDevice->LastSettings.StopBits\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = SetControlBitsInternal (\r
- UsbSerialDevice,\r
- &(UsbSerialDevice->ControlValues)\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Publish Serial GUID and protocol\r
- //\r
-\r
- UsbSerialDevice->Signature = USB_SER_DEV_SIGNATURE;\r
- UsbSerialDevice->SerialIo.Reset = SerialReset;\r
- UsbSerialDevice->SerialIo.SetControl = SetControlBits;\r
- UsbSerialDevice->SerialIo.SetAttributes = SetAttributes;\r
- UsbSerialDevice->SerialIo.GetControl = GetControlBits;\r
- UsbSerialDevice->SerialIo.Read = ReadSerialIo;\r
- UsbSerialDevice->SerialIo.Write = WriteSerialIo;\r
-\r
- //\r
- // Set the static Serial IO modes that will display when running\r
- // "sermode" within the UEFI shell.\r
- //\r
-\r
- UsbSerialDevice->SerialIo.Mode->Timeout = 0;\r
- UsbSerialDevice->SerialIo.Mode->BaudRate = 115200;\r
- UsbSerialDevice->SerialIo.Mode->DataBits = 8;\r
- UsbSerialDevice->SerialIo.Mode->Parity = 1;\r
- UsbSerialDevice->SerialIo.Mode->StopBits = 1;\r
-\r
- UsbSerialDevice->ParentDevicePath = ParentDevicePath;\r
- UsbSerialDevice->ControllerHandle = NULL;\r
- FlowControl = NULL;\r
-\r
- //\r
- // Allocate space for the receive buffer\r
- //\r
- UsbSerialDevice->DataBuffer = AllocateZeroPool (SW_FIFO_DEPTH);\r
-\r
- //\r
- // Initialize data buffer pointers.\r
- // Head==Tail = true means buffer is empty.\r
- //\r
- UsbSerialDevice->DataBufferHead = 0;\r
- UsbSerialDevice->DataBufferTail = 0;\r
-\r
- UsbSerialDevice->ControllerNameTable = NULL;\r
- AddUnicodeString2 (\r
- "eng",\r
- gUsbSerialComponentName.SupportedLanguages,\r
- &UsbSerialDevice->ControllerNameTable,\r
- L"FTDI USB Serial Adapter",\r
- TRUE\r
- );\r
- AddUnicodeString2 (\r
- "en",\r
- gUsbSerialComponentName2.SupportedLanguages,\r
- &UsbSerialDevice->ControllerNameTable,\r
- L"FTDI USB Serial Adapter",\r
- FALSE\r
- );\r
-\r
- Status = SetInitialStatus (UsbSerialDevice);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Create a polling loop to check for input\r
- //\r
-\r
- gBS->CreateEvent (\r
- EVT_TIMER | EVT_NOTIFY_SIGNAL,\r
- TPL_CALLBACK,\r
- UsbSerialDriverCheckInput,\r
- UsbSerialDevice,\r
- &(UsbSerialDevice->PollingLoop)\r
- );\r
- //\r
- // add code to set trigger time based on baud rate\r
- // setting to 0.5s for now\r
- //\r
- gBS->SetTimer (\r
- UsbSerialDevice->PollingLoop,\r
- TimerPeriodic,\r
- EFI_TIMER_PERIOD_MILLISECONDS (500)\r
- );\r
-\r
- //\r
- // Check if the remaining device path is null. If it is not null change the settings\r
- // of the device to match those on the device path\r
- //\r
- if (RemainingDevicePath != NULL) {\r
- CopyMem (\r
- &UsbSerialDevice->UartDevicePath,\r
- RemainingDevicePath,\r
- sizeof (UART_DEVICE_PATH)\r
- );\r
- FlowControl = (UART_FLOW_CONTROL_DEVICE_PATH *) NextDevicePathNode (RemainingDevicePath);\r
- if (IsUartFlowControlNode (FlowControl)) {\r
- UsbSerialDevice->FlowControlDevicePath.FlowControlMap = ReadUnaligned32 (&FlowControl->FlowControlMap);\r
- } else {\r
- FlowControl = NULL;\r
- }\r
- }\r
-\r
- //\r
- // Build the device path by appending the UART node to the parent device path\r
- //\r
- UsbSerialDevice->DevicePath = AppendDevicePathNode (\r
- ParentDevicePath,\r
- (EFI_DEVICE_PATH_PROTOCOL *) &UsbSerialDevice->UartDevicePath\r
- );\r
- //\r
- // Continue building the device path by appending the flow control node\r
- //\r
- TempDevicePath = UsbSerialDevice->DevicePath;\r
- UsbSerialDevice->DevicePath = AppendDevicePathNode (\r
- TempDevicePath,\r
- (EFI_DEVICE_PATH_PROTOCOL *) &UsbSerialDevice->FlowControlDevicePath\r
- );\r
- FreePool (TempDevicePath);\r
-\r
- if (UsbSerialDevice->DevicePath == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto ErrorExit;\r
- }\r
-\r
- //\r
- // Install protocol interfaces for the device\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &UsbSerialDevice->ControllerHandle,\r
- &gEfiDevicePathProtocolGuid,\r
- UsbSerialDevice->DevicePath,\r
- &gEfiSerialIoProtocolGuid,\r
- &UsbSerialDevice->SerialIo,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)){\r
- goto ErrorExit;\r
- }\r
-\r
- //\r
- // Open for child device\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &UsbIo,\r
- This->DriverBindingHandle,\r
- UsbSerialDevice->ControllerHandle,\r
- EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER\r
- );\r
-\r
- UsbSerialDevice->Shutdown = FALSE;\r
-\r
- return EFI_SUCCESS;\r
-\r
-ErrorExit:\r
- //\r
- // Error handler\r
- //\r
-\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- Controller,\r
- &gEfiSerialIoProtocolGuid,\r
- &UsbSerialDevice->SerialIo,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto ErrorExit1;\r
- }\r
-\r
- FreePool (UsbSerialDevice->DataBuffer);\r
- FreePool (UsbSerialDevice);\r
-\r
- UsbSerialDevice = NULL;\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
-ErrorExit1:\r
- return Status;\r
-}\r
-\r
-/**\r
- Stop the USB Serial device handled by this driver.\r
-\r
- @param This[in] The USB Serial driver binding protocol.\r
- @param Controller[in] The controller to release.\r
- @param NumberOfChildren[in] The number of handles in ChildHandleBuffer.\r
- @param ChildHandleBuffer[in] The array of child handle.\r
-\r
- @retval EFI_SUCCESS The device was stopped.\r
- @retval EFI_UNSUPPORTED Serial IO Protocol is not installed on\r
- Controller.\r
- @retval EFI_DEVICE_ERROR The device could not be stopped due to a\r
- device error.\r
- @retval Others Fail to uninstall protocols attached on the\r
- device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialDriverBindingStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SERIAL_IO_PROTOCOL *SerialIo;\r
- EFI_USB_IO_PROTOCOL *UsbIo;\r
- USB_SER_DEV *UsbSerialDevice;\r
- UINTN Index;\r
- BOOLEAN AllChildrenStopped;\r
-\r
- Status = EFI_SUCCESS;\r
- UsbSerialDevice = NULL;\r
-\r
- if (NumberOfChildren == 0) {\r
- //\r
- // Close the driver\r
- //\r
- Status = gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
- Status = gBS->CloseProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
- return Status;\r
- }\r
-\r
- AllChildrenStopped = TRUE;\r
-\r
- for (Index = 0; Index < NumberOfChildren ;Index++) {\r
- Status = gBS->OpenProtocol (\r
- ChildHandleBuffer[Index],\r
- &gEfiSerialIoProtocolGuid,\r
- (VOID **) &SerialIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (Status == EFI_SUCCESS) {//!EFI_ERROR (Status)) {\r
- UsbSerialDevice = USB_SER_DEV_FROM_THIS (SerialIo);\r
- Status = gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- ChildHandleBuffer[Index]\r
- );\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- ChildHandleBuffer[Index],\r
- &gEfiDevicePathProtocolGuid,\r
- UsbSerialDevice->DevicePath,\r
- &gEfiSerialIoProtocolGuid,\r
- &UsbSerialDevice->SerialIo,\r
- NULL\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &UsbIo,\r
- This->DriverBindingHandle,\r
- ChildHandleBuffer[Index],\r
- EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER\r
- );\r
- } else {\r
- if (UsbSerialDevice->DevicePath != NULL) {\r
- gBS->FreePool (UsbSerialDevice->DevicePath);\r
- }\r
- gBS->SetTimer (\r
- UsbSerialDevice->PollingLoop,\r
- TimerCancel,\r
- 0\r
- );\r
- gBS->CloseEvent (UsbSerialDevice->PollingLoop);\r
- UsbSerialDevice->Shutdown = TRUE;\r
- FreeUnicodeStringTable (UsbSerialDevice->ControllerNameTable);\r
- FreePool (UsbSerialDevice->DataBuffer);\r
- FreePool (UsbSerialDevice);\r
- }\r
- }\r
- if (EFI_ERROR (Status)) {\r
- AllChildrenStopped = FALSE;\r
- }\r
- }\r
-\r
- if (!AllChildrenStopped) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-//\r
-// Serial IO Member Functions\r
-//\r
-\r
-/**\r
- Reset the serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
-\r
- @retval EFI_SUCCESS The device was reset.\r
- @retval EFI_DEVICE_ERROR The serial device could not be reset.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SerialReset (\r
- IN EFI_SERIAL_IO_PROTOCOL *This\r
- )\r
-{\r
- EFI_STATUS Status;\r
- USB_SER_DEV *UsbSerialDevice;\r
-\r
- UsbSerialDevice = USB_SER_DEV_FROM_THIS (This);\r
- Status = ResetInternal (UsbSerialDevice);\r
- if (EFI_ERROR (Status)){\r
- return EFI_DEVICE_ERROR;\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- Set the control bits on a serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param Control[in] Set the bits of Control that are settable.\r
-\r
- @retval EFI_SUCCESS The new control bits were set on the serial device.\r
- @retval EFI_UNSUPPORTED The serial device does not support this operation.\r
- @retval EFI_DEVICE_ERROR The serial device is not functioning correctly.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetControlBits (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- IN UINT32 Control\r
- )\r
-{\r
- EFI_STATUS Status;\r
- USB_SER_DEV *UsbSerialDevice;\r
- CONTROL_BITS ControlBits;\r
- \r
- UsbSerialDevice = USB_SER_DEV_FROM_THIS (This);\r
- \r
- //\r
- // check for invalid control parameters \r
- //\r
- if ((Control & (~(EFI_SERIAL_REQUEST_TO_SEND |\r
- EFI_SERIAL_DATA_TERMINAL_READY |\r
- EFI_SERIAL_HARDWARE_LOOPBACK_ENABLE |\r
- EFI_SERIAL_SOFTWARE_LOOPBACK_ENABLE |\r
- EFI_SERIAL_HARDWARE_FLOW_CONTROL_ENABLE))) != 0 ) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // check the control parameters and set the correct setting for\r
- // the paramerts of ControlBits\r
- // both loopback enables are always set to FALSE\r
- //\r
- ControlBits.HardwareLoopBack = FALSE;\r
- ControlBits.SoftwareLoopBack = FALSE;\r
- //\r
- // check for hardware flow control\r
- //\r
- if ((Control & EFI_SERIAL_HARDWARE_FLOW_CONTROL_ENABLE) == EFI_SERIAL_HARDWARE_FLOW_CONTROL_ENABLE) {\r
- ControlBits.HardwareFlowControl = TRUE;\r
- } else {\r
- ControlBits.HardwareFlowControl = FALSE;\r
- }\r
- //\r
- // check for DTR enabled\r
- //\r
- if ((Control & EFI_SERIAL_DATA_TERMINAL_READY) == EFI_SERIAL_DATA_TERMINAL_READY) {\r
- ControlBits.DtrState = TRUE;\r
- } else {\r
- ControlBits.DtrState = FALSE;\r
- }\r
- //\r
- // check for RTS enabled\r
- //\r
- if ((Control & EFI_SERIAL_REQUEST_TO_SEND) == EFI_SERIAL_REQUEST_TO_SEND) {\r
- ControlBits.RtsState = TRUE;\r
- } else {\r
- ControlBits.RtsState = FALSE;\r
- }\r
-\r
- //\r
- // set the control values with a call to SetControlBitsInternal()\r
- //\r
- Status = SetControlBitsInternal (UsbSerialDevice, &ControlBits);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- calls SetAttributesInternal() to set the baud rate, receive FIFO depth,\r
- transmit/receive time out, parity, data buts, and stop bits on a serial\r
- device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param BaudRate[in] The requested baud rate. A BaudRate value of 0\r
- will use the device's default interface speed.\r
- @param ReveiveFifoDepth[in] The requested depth of the FIFO on the receive\r
- side of the serial interface. A ReceiveFifoDepth\r
- value of 0 will use the device's default FIFO\r
- depth.\r
- @param Timeout[in] The requested time out for a single character in\r
- microseconds.This timeout applies to both the\r
- transmit and receive side of the interface. A\r
- Timeout value of 0 will use the device's default\r
- time out value.\r
- @param Parity[in] The type of parity to use on this serial device.\r
- A Parity value of DefaultParity will use the\r
- device's default parity value.\r
- @param DataBits[in] The number of data bits to use on the serial\r
- device. A DataBit vaule of 0 will use the\r
- device's default data bit setting.\r
- @param StopBits[in] The number of stop bits to use on this serial\r
- device. A StopBits value of DefaultStopBits will\r
- use the device's default number of stop bits.\r
-\r
- @retval EFI_SUCCESS The attributes were set\r
- @retval EFI_DEVICE_ERROR The attributes were not able to be\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetAttributes (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- IN UINT64 BaudRate,\r
- IN UINT32 ReceiveFifoDepth,\r
- IN UINT32 Timeout,\r
- IN EFI_PARITY_TYPE Parity,\r
- IN UINT8 DataBits,\r
- IN EFI_STOP_BITS_TYPE StopBits\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- USB_SER_DEV *UsbSerialDevice;\r
-\r
- UsbSerialDevice = USB_SER_DEV_FROM_THIS (This);\r
-\r
- Status = SetAttributesInternal (\r
- UsbSerialDevice,\r
- BaudRate,\r
- ReceiveFifoDepth,\r
- Timeout,\r
- Parity,\r
- DataBits,\r
- StopBits\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Retrieves the status of the control bits on a serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param Control[out] A pointer to return the current Control signals\r
- from the serial device.\r
-\r
- @retval EFI_SUCCESS The control bits were read from the serial\r
- device.\r
- @retval EFI_DEVICE_ERROR The serial device is not functioning correctly.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetControlBits (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- OUT UINT32 *Control\r
- )\r
-{\r
- USB_SER_DEV *UsbSerialDevice;\r
- EFI_STATUS Status;\r
-\r
- UsbSerialDevice = USB_SER_DEV_FROM_THIS (This);\r
-\r
- *Control = 0;\r
-\r
- Status = GetControlBitsInternal (UsbSerialDevice, Control);\r
-\r
- if (EFI_ERROR (Status)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- Reads data from a serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param BufferSize[in, out] On input, the size of the Buffer. On output,\r
- the amount of data returned in Buffer.\r
- @param Buffer[out] The buffer to return the data into.\r
-\r
- @retval EFI_SUCCESS The data was read.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_TIMEOUT The data write was stopped due to a timeout.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ReadSerialIo (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- IN OUT UINTN *BufferSize,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- UINTN Index;\r
- UINTN RemainingCallerBufferSize;\r
- USB_SER_DEV *UsbSerialDevice;\r
- EFI_STATUS Status;\r
-\r
-\r
- if (*BufferSize == 0) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (Buffer == NULL) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- Status = EFI_SUCCESS;\r
- UsbSerialDevice = USB_SER_DEV_FROM_THIS (This);\r
-\r
- //\r
- // Clear out any data that we already have in our internal buffer\r
- //\r
- for (Index = 0; Index < *BufferSize; Index++) {\r
- if (UsbSerialDevice->DataBufferHead == UsbSerialDevice->DataBufferTail) {\r
- break;\r
- }\r
-\r
- //\r
- // Still have characters in the buffer to return\r
- //\r
- ((UINT8 *)Buffer)[Index] = UsbSerialDevice->DataBuffer[UsbSerialDevice->DataBufferHead];\r
- UsbSerialDevice->DataBufferHead = (UsbSerialDevice->DataBufferHead + 1) % SW_FIFO_DEPTH;\r
- }\r
-\r
- //\r
- // If we haven't filled the caller's buffer using data that we already had on\r
- // hand We need to generate an additional USB request to try and fill the\r
- // caller's buffer\r
- //\r
- if (Index != *BufferSize) {\r
- RemainingCallerBufferSize = *BufferSize - Index;\r
- Status = ReadDataFromUsb (\r
- UsbSerialDevice,\r
- &RemainingCallerBufferSize,\r
- (VOID *)(((CHAR8 *)Buffer) + Index)\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- *BufferSize = RemainingCallerBufferSize + Index;\r
- } else {\r
- *BufferSize = Index;\r
- }\r
- }\r
-\r
- if (UsbSerialDevice->DataBufferHead == UsbSerialDevice->DataBufferTail) {\r
- //\r
- // Data buffer has no data, set the EFI_SERIAL_INPUT_BUFFER_EMPTY flag\r
- //\r
- UsbSerialDevice->ControlBits |= EFI_SERIAL_INPUT_BUFFER_EMPTY;\r
- } else {\r
- //\r
- // There is some leftover data, clear EFI_SERIAL_INPUT_BUFFER_EMPTY flag\r
- //\r
- UsbSerialDevice->ControlBits &= ~(EFI_SERIAL_INPUT_BUFFER_EMPTY);\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- Writes data to a serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param BufferSize[in, out] On input, the size of the Buffer. On output,\r
- the amount of data actually written.\r
- @param Buffer[in] The buffer of data to write\r
-\r
- @retval EFI_SUCCESS The data was written.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_TIMEOUT The data write was stopped due to a timeout.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-WriteSerialIo (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- IN OUT UINTN *BufferSize,\r
- IN VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- USB_SER_DEV *UsbSerialDevice;\r
- EFI_TPL Tpl;\r
-\r
- UsbSerialDevice = USB_SER_DEV_FROM_THIS (This);\r
-\r
- if (UsbSerialDevice->Shutdown) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- Tpl = gBS->RaiseTPL (TPL_NOTIFY);\r
-\r
- Status = UsbSerialDataTransfer (\r
- UsbSerialDevice,\r
- EfiUsbDataOut,\r
- Buffer,\r
- BufferSize,\r
- FTDI_TIMEOUT\r
- );\r
-\r
- gBS->RestoreTPL (Tpl);\r
- if (EFI_ERROR (Status)) {\r
- if (Status == EFI_TIMEOUT){\r
- return Status;\r
- } else {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
- Header file for USB Serial Driver's Data Structures.\r
-\r
-Copyright (c) 2004 - 2013, Intel Corporation. All rights reserved.\r
-Portions Copyright 2012 Ashley DeSimone\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _FTDI_USB_SERIAL_DRIVER_H_\r
-#define _FTDI_USB_SERIAL_DRIVER_H_\r
-\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/DevicePathLib.h>\r
-\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/UsbIo.h>\r
-#include <Protocol/SerialIo.h>\r
-\r
-//\r
-// US English LangID\r
-//\r
-#define USB_US_LANG_ID 0x0409\r
-\r
-//\r
-// Supported Vendor Ids\r
-//\r
-#define VID_FTDI 0x0403\r
-\r
-//\r
-// Supported product ids\r
-//\r
-#define DID_FTDI_FT232 0x6001\r
-\r
-//\r
-// FTDI Commands\r
-//\r
-#define FTDI_COMMAND_RESET_PORT 0\r
-#define FTDI_COMMAND_MODEM_CTRL 1\r
-#define FTDI_COMMAND_SET_FLOW_CTRL 2\r
-#define FTDI_COMMAND_SET_BAUDRATE 3\r
-#define FTDI_COMMAND_SET_DATA 4\r
-#define FTDI_COMMAND_GET_MODEM_STATUS 5\r
-#define FTDI_COMMAND_SET_EVENT_CHAR 6\r
-#define FTDI_COMMAND_SET_ERROR_CHAR 7\r
-#define FTDI_COMMAND_SET_LATENCY_TIMER 9\r
-#define FTDI_COMMAND_GET_LATENCY_TIMER 10\r
-\r
-//\r
-// FTDI_PORT_IDENTIFIER\r
-// Used in the usb control transfers that issue FTDI commands as the index value.\r
-//\r
-#define FTDI_PORT_IDENTIFIER 0x1 // For FTDI USB serial adapter the port\r
- // identifier is always 1.\r
-\r
-//\r
-// RESET_PORT\r
-//\r
-#define RESET_PORT_RESET 0x0 // Purges RX and TX, clears DTR and RTS sets\r
- // flow control to none, disables event\r
- // trigger, sets the event char to 0x0d and\r
- // does nothing to baudrate or data settings\r
-#define RESET_PORT_PURGE_RX 0x1\r
-#define RESET_PORT_PURGE_TX 0x2\r
-\r
-//\r
-// SET_FLOW_CONTROL\r
-//\r
-#define NO_FLOW_CTRL 0x0\r
-#define XON_XOFF_CTRL 0x4\r
-\r
-//\r
-// SET_BAUD_RATE\r
-// To set baud rate, one must calculate an encoding of the baud rate from\r
-// UINT32 to UINT16.See EncodeBaudRateForFtdi() for details\r
-//\r
-#define FTDI_UART_FREQUENCY 3000000\r
-#define FTDI_MIN_DIVISOR 0x20\r
-#define FTDI_MAX_DIVISOR 0x3FFF8\r
-//\r
-// Special case baudrate values\r
-// 300,000 and 200,000 are special cases for calculating the encoded baudrate\r
-//\r
-#define FTDI_SPECIAL_CASE_300_MIN (3000000 * 100) / 103 // minimum adjusted\r
- // value for 300,000\r
-#define FTDI_SPECIAL_CASE_300_MAX (3000000 * 100) / 97 // maximum adjusted\r
- // value for 300,000\r
-#define FTDI_SPECIAL_CASE_200_MIN (2000000 * 100) / 103 // minimum adjusted\r
- // value for 200,000\r
-#define FTDI_SPECIAL_CASE_200_MAX (2000000 * 100) / 97 // maximum adjusted\r
- // value for 200,000\r
-//\r
-// Min and max frequency values that the FTDI chip can attain\r
-//.all generated frequencies must be between these values\r
-//\r
-#define FTDI_MIN_FREQUENCY 46601941 // (3MHz * 1600) / 103 = 46601941\r
-#define FTDI_MAX_FREQUENCY 49484536 // (3MHz * 1600) / 97 = 49484536\r
-\r
-//\r
-// SET_DATA_BITS\r
-//\r
-#define SET_DATA_BITS(n) (n)\r
-\r
-//\r
-// SET_PARITY\r
-//\r
-#define SET_PARITY_NONE 0x0\r
-#define SET_PARITY_ODD BIT8 // (0x1 << 8)\r
-#define SET_PARITY_EVEN BIT9 // (0x2 << 8)\r
-#define SET_PARITY_MARK BIT9 | BIT8 // (0x3 << 8)\r
-#define SET_PARITY_SPACE BIT10 // (0x4 << 8)\r
-\r
-//\r
-// SET_STOP_BITS\r
-//\r
-#define SET_STOP_BITS_1 0x0\r
-#define SET_STOP_BITS_15 BIT11 // (0x1 << 11)\r
-#define SET_STOP_BITS_2 BIT12 // (0x2 << 11)\r
-\r
-//\r
-// SET_MODEM_CTRL\r
-// SET_DTR_HIGH = (1 | (1 << 8)), SET_DTR_LOW = (0 | (1 << 8)\r
-// SET_RTS_HIGH = (2 | (2 << 8)), SET_RTS_LOW = (0 | (2 << 8)\r
-//\r
-#define SET_DTR_HIGH (BIT8 | BIT0)\r
-#define SET_DTR_LOW (BIT8)\r
-#define SET_RTS_HIGH (BIT9 | BIT1)\r
-#define SET_RTS_LOW (BIT9)\r
-\r
-//\r
-// MODEM_STATUS\r
-//\r
-#define CTS_MASK BIT4\r
-#define DSR_MASK BIT5\r
-#define RI_MASK BIT6\r
-#define SD_MASK BIT7\r
-#define MSR_MASK (CTS_MASK | DSR_MASK | RI_MASK | SD_MASK)\r
-\r
-//\r
-// Macro used to check for USB transfer errors\r
-//\r
-#define USB_IS_ERROR(Result, Error) (((Result) & (Error)) != 0)\r
-\r
-//\r
-// USB request timeouts\r
-//\r
-#define WDR_TIMEOUT 5000 // default urb timeout in ms\r
-#define WDR_SHORT_TIMEOUT 1000 // shorter urb timeout in ms\r
-\r
-//\r
-// FTDI timeout\r
-//\r
-#define FTDI_TIMEOUT 16\r
-\r
-//\r
-// FTDI FIFO depth\r
-//\r
-#define FTDI_MAX_RECEIVE_FIFO_DEPTH 384\r
-\r
-//\r
-// FTDI Endpoint Descriptors\r
-//\r
-#define FTDI_ENDPOINT_ADDRESS_IN 0x81 //the endpoint address for the in enpoint generated by the device\r
-#define FTDI_ENDPOINT_ADDRESS_OUT 0x02 //the endpoint address for the out endpoint generated by the device\r
-\r
-//\r
-// Max buffer size for USB transfers\r
-//\r
-#define SW_FIFO_DEPTH 1024\r
-\r
-//\r
-// struct to define a usb device as a vendor and product id pair\r
-//\r
-typedef struct {\r
- UINTN VendorId;\r
- UINTN DeviceId;\r
-} USB_DEVICE;\r
-\r
-//\r
-//struct to describe the control bits of the device\r
-//true indicates enabled\r
-//false indicates disabled\r
-// \r
-typedef struct {\r
- BOOLEAN HardwareFlowControl;\r
- BOOLEAN DtrState;\r
- BOOLEAN RtsState;\r
- BOOLEAN HardwareLoopBack;\r
- BOOLEAN SoftwareLoopBack;\r
-} CONTROL_BITS;\r
-\r
-//\r
-//struct to describe the status bits of the device \r
-//true indicates enabled\r
-//false indicated disabled\r
-//\r
-typedef struct {\r
- BOOLEAN CtsState;\r
- BOOLEAN DsrState;\r
- BOOLEAN RiState;\r
- BOOLEAN SdState;\r
-} STATUS_BITS;\r
-\r
-//\r
-// Structure to describe the last attributes of the Usb Serial device\r
-//\r
-typedef struct {\r
- UINT64 BaudRate;\r
- UINT32 ReceiveFifoDepth;\r
- UINT32 Timeout;\r
- EFI_PARITY_TYPE Parity;\r
- UINT8 DataBits;\r
- EFI_STOP_BITS_TYPE StopBits;\r
-} PREVIOUS_ATTRIBUTES;\r
-\r
-//\r
-// Structure to describe USB serial device\r
-//\r
-#define USB_SER_DEV_SIGNATURE SIGNATURE_32 ('u', 's', 'b', 's')\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_HANDLE ControllerHandle;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *ParentDevicePath;\r
- UART_DEVICE_PATH UartDevicePath;\r
- UART_FLOW_CONTROL_DEVICE_PATH FlowControlDevicePath;\r
- EFI_USB_IO_PROTOCOL *UsbIo;\r
- EFI_USB_INTERFACE_DESCRIPTOR InterfaceDescriptor;\r
- EFI_USB_ENDPOINT_DESCRIPTOR InEndpointDescriptor;\r
- EFI_USB_ENDPOINT_DESCRIPTOR OutEndpointDescriptor;\r
- EFI_UNICODE_STRING_TABLE *ControllerNameTable;\r
- UINT32 DataBufferHead;\r
- UINT32 DataBufferTail;\r
- UINT8 *DataBuffer;\r
- EFI_SERIAL_IO_PROTOCOL SerialIo;\r
- BOOLEAN Shutdown;\r
- EFI_EVENT PollingLoop;\r
- UINT32 ControlBits;\r
- PREVIOUS_ATTRIBUTES LastSettings;\r
- CONTROL_BITS ControlValues;\r
- STATUS_BITS StatusValues;\r
- UINT8 ReadBuffer[512];\r
-} USB_SER_DEV;\r
-\r
-#define USB_SER_DEV_FROM_THIS(a) \\r
- CR(a, USB_SER_DEV, SerialIo, USB_SER_DEV_SIGNATURE)\r
-\r
-//\r
-// Global Variables\r
-//\r
-extern EFI_DRIVER_BINDING_PROTOCOL gUsbSerialDriverBinding;\r
-extern EFI_COMPONENT_NAME_PROTOCOL gUsbSerialComponentName;\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gUsbSerialComponentName2;\r
-\r
-//\r
-// Functions of Driver Binding Protocol\r
-//\r
-/**\r
- Check whether USB Serial driver supports this device.\r
-\r
- @param This[in] The USB Serial driver binding protocol.\r
- @param Controller[in] The controller handle to check.\r
- @param RemainingDevicePath[in] The remaining device path.\r
-\r
- @retval EFI_SUCCESS The driver supports this controller.\r
- @retval other This device isn't supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialDriverBindingSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Starts the Serial device with this driver.\r
-\r
- This function produces Serial IO Protocol and initializes the USB\r
- Serial device to manage this USB Serial device.\r
-\r
- @param This[in] The USB Serial driver binding instance.\r
- @param Controller[in] Handle of device to bind driver to.\r
- @param RemainingDevicePath[in] Optional parameter use to pick a specific\r
- child device to start.\r
-\r
- @retval EFI_SUCCESS The controller is controlled by the USB\r
- Serial driver.\r
- @retval EFI_UNSUPPORTED No interrupt endpoint can be found.\r
- @retval Other This controller cannot be started.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialDriverBindingStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Stop the USB Serial device handled by this driver.\r
-\r
- @param This[in] The USB Serial driver binding protocol.\r
- @param Controller[in] The controller to release.\r
- @param NumberOfChildren[in] The number of handles in ChildHandleBuffer.\r
- @param ChildHandleBuffer[in] The array of child handle.\r
-\r
- @retval EFI_SUCCESS The device was stopped.\r
- @retval EFI_UNSUPPORTED Simple Text In Protocol or Simple Text In Ex\r
- Protocol is not installed on Controller.\r
- @retval EFI_DEVICE_ERROR The device could not be stopped due to a\r
- device error.\r
- @retval Others Fail to uninstall protocols attached on the\r
- device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialDriverBindingStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- );\r
-\r
-//\r
-// Serial IO Member Functions\r
-//\r
-\r
-/**\r
- Writes data to a serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param BufferSize[in, out] On input, the size of the Buffer. On output,\r
- the amount of data actually written.\r
- @param Buffer[in] The buffer of data to write\r
-\r
- @retval EFI_SUCCESS The data was written.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_TIMEOUT The data write was stopped due to a timeout.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-WriteSerialIo (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- IN OUT UINTN *BufferSize,\r
- IN VOID *Buffer\r
- );\r
-\r
-/**\r
- Reads data from a serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param BufferSize[in, out] On input, the size of the Buffer. On output,\r
- the amount of data returned in Buffer.\r
- @param Buffer[out] The buffer to return the data into.\r
-\r
- @retval EFI_SUCCESS The data was read.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_TIMEOUT The data write was stopped due to a timeout.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ReadSerialIo (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- IN OUT UINTN *BufferSize,\r
- OUT VOID *Buffer\r
- );\r
-\r
-/**\r
- Retrieves the status of the control bits on a serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param Control[out] A pointer to return the current Control signals\r
- from the serial device.\r
-\r
- @retval EFI_SUCCESS The control bits were read from the serial\r
- device.\r
- @retval EFI_DEVICE_ERROR The serial device is not functioning correctly.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetControlBits (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- OUT UINT32 *Control\r
- );\r
-\r
-/**\r
- Set the control bits on a serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param Control[in] Set the bits of Control that are settable.\r
-\r
- @retval EFI_SUCCESS The new control bits were set on the serial device.\r
- @retval EFI_UNSUPPORTED The serial device does not support this operation.\r
- @retval EFI_DEVICE_ERROR The serial device is not functioning correctly.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetControlBits (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- IN UINT32 Control\r
- );\r
-\r
-/**\r
- Calls SetAttributesInternal() to set the baud rate, receive FIFO depth,\r
- transmit/receice time out, parity, data buts, and stop bits on a serial device.\r
-\r
- @param This[in] Protocol instance pointer.\r
- @param BaudRate[in] The requested baud rate. A BaudRate value of 0\r
- will use the device's default interface speed.\r
- @param ReveiveFifoDepth[in] The requested depth of the FIFO on the receive\r
- side of the serial interface. A ReceiveFifoDepth\r
- value of 0 will use the device's default FIFO\r
- depth.\r
- @param Timeout[in] The requested time out for a single character in\r
- microseconds.This timeout applies to both the\r
- transmit and receive side of the interface.A\r
- Timeout value of 0 will use the device's default\r
- time out value.\r
- @param Parity[in] The type of parity to use on this serial device.A\r
- Parity value of DefaultParity will use the\r
- device's default parity value.\r
- @param DataBits[in] The number of data bits to use on the serial\r
- device. A DataBits value of 0 will use the\r
- device's default data bit setting.\r
- @param StopBits[in] The number of stop bits to use on this serial\r
- device. A StopBits value of DefaultStopBits will\r
- use the device's default number of stop bits.\r
-\r
- @retval EFI_SUCCESS The attributes were set\r
- @retval EFI_DEVICE_ERROR The attributes were not able to be\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetAttributes (\r
- IN EFI_SERIAL_IO_PROTOCOL *This,\r
- IN UINT64 BaudRate,\r
- IN UINT32 ReceiveFifoDepth,\r
- IN UINT32 Timeout,\r
- IN EFI_PARITY_TYPE Parity,\r
- IN UINT8 DataBits,\r
- IN EFI_STOP_BITS_TYPE StopBits\r
- );\r
-\r
-/**\r
- Reset the serial device.\r
-\r
- @param This Protocol instance pointer.\r
-\r
- @retval EFI_SUCCESS The device was reset.\r
- @retval EFI_DEVICE_ERROR The serial device could not be reset.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SerialReset (\r
- IN EFI_SERIAL_IO_PROTOCOL *This\r
- );\r
-\r
-//\r
-// EFI Component Name Functions\r
-//\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL\r
- or EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller\r
- is requesting, and it must match one of the\r
- languages specified in SupportedLanguages.\r
- The number of languages supported by a\r
- driver is up to the driver writer. Language\r
- is specified in RFC 4646 or ISO 639-2\r
- language code format.\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified\r
- by This and the language specified by\r
- Language was returned in DriverName.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not\r
- support the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME2_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- );\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL\r
- or EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to\r
- be returned.\r
- @param ChildHandle[in] The handle of the child controller to\r
- retrieve the name of. This is an optional\r
- parameter that may be NULL. It will be NULL\r
- for device drivers. It will also be NULL\r
- for a bus drivers that wish to retrieve the\r
- name of the bus controller. It will not be\r
- NULL for a bus driver that wishes to\r
- retrieve the name of a child controller.\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller\r
- is requesting, and it must match one of the\r
- languages specified in SupportedLanguages.\r
- The number of languages supported by a\r
- driver is up to the driver writer. Language\r
- is specified in RFC 4646 or ISO 639-2\r
- language code format.\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle\r
- and ChildHandle in the language specified\r
- by Language from the point of view of the\r
- driver specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable\r
- name in the language specified by Language\r
- for the driver specified by This was\r
- returned in DriverName.\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a\r
- valid EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This is not\r
- currently managing the controller specified\r
- by ControllerHandle and ChildHandle.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not\r
- support the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UsbSerialComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME2_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# USB Serial Driver that manages USB Serial device and produces Serial IO\r
-# Protocol.\r
-#\r
-# USB Serial Driver consumes USB I/O Protocol and Device Path Protocol, and\r
-# produces Serial IO Protocol on USB Serial devices.\r
-# It manages the USB Serial device via USB Bulk Transfer of USB I/O Protocol.\r
-# This module refers to following specifications:\r
-# 1. UEFI Specification, v2.1\r
-#\r
-# Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FtdiUsbSerialDxe\r
- FILE_GUID = A8154B55-2021-4D40-AE81-2E23A02dCC46\r
- MODULE_TYPE = UEFI_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = FtdiUsbSerialEntryPoint\r
- UNLOAD_IMAGE = FtdiUsbSerialUnload\r
-\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- FtdiUsbSerialDriver.c\r
- FtdiUsbSerialDriver.h\r
- ComponentName.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- BaseMemoryLib\r
- DebugLib\r
- MemoryAllocationLib\r
- UefiBootServicesTableLib\r
- UefiLib\r
- DevicePathLib\r
-\r
-[Guids]\r
- gEfiUartDevicePathGuid\r
-\r
-[Protocols]\r
- ## TO_START\r
- ## BY_START\r
- gEfiDevicePathProtocolGuid\r
- gEfiUsbIoProtocolGuid ## TO_START\r
- gEfiSerialIoProtocolGuid ## BY_START\r
+++ /dev/null
-\r
-=== FTDI USB SERIAL OVERVIEW ===\r
-\r
-This is a bus driver that enables the EfiSerialIoProtocol interface\r
-for FTDI8U232AM based USB-to-Serial adapters.\r
-\r
-=== STATUS ===\r
-\r
-Serial Input: Functional on real hardware.\r
-Serial Output: Functional on real hardware.\r
-\r
-Operating Modes: Currently the user is able to change all operating modes\r
-except timeout and FIFO depth.\r
-The default operating mode is:\r
- Baudrate: 115200\r
- Parity: None\r
- Flow Control: None\r
- Data Bits: 8\r
- Stop Bits: 1\r
-Notes: \r
- Data Bits setting of 6,7,8 can not be combined with a Stop Bits setting of 1.5\r
-\r
- At baudrates less than 9600 some of the characters may be transmitted incorrectly.\r
-\r
-=== COMPATIBILITY ===\r
-\r
-Tested with:\r
-An FTDI8U232AM based USB-To-Serial adapter, the UEFI Shell, and the SerialTest application \r
-using a PuTTY Terminal\r
-\r
-See CompatibleDevices.txt for a list of devices which have been confirmed to work with this \r
-driver.
\ No newline at end of file
+++ /dev/null
-/** @file\r
- Implement the interface to the AX88772 Ethernet controller.\r
-\r
- This module implements the interface to the ASIX AX88772\r
- USB to Ethernet MAC with integrated 10/100 PHY. Note that this implementation\r
- only supports the integrated PHY since no other test cases were available.\r
-\r
- Copyright (c) 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Ax88772.h"\r
-\r
-\r
-/**\r
- Compute the CRC\r
-\r
- @param [in] pMacAddress Address of a six byte buffer to containing the MAC address.\r
-\r
- @returns The CRC-32 value associated with this MAC address\r
-\r
-**/\r
-UINT32\r
-Ax88772Crc (\r
- IN UINT8 * pMacAddress\r
- )\r
-{\r
- UINT32 BitNumber;\r
- INT32 Carry;\r
- INT32 Crc;\r
- UINT32 Data;\r
- UINT8 * pEnd;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Walk the MAC address\r
- //\r
- Crc = -1;\r
- pEnd = &pMacAddress[ PXE_HWADDR_LEN_ETHER ];\r
- while ( pEnd > pMacAddress ) {\r
- Data = *pMacAddress++;\r
- \r
- \r
- //\r
- // CRC32: x32 + x26 + x23 + x22 + x16 + x12 + x11 + x10 + x8 + x7 + x5 + x4 + x2 + x + 1\r
- //\r
- // 1 0000 0100 1100 0001 0001 1101 1011 0111\r
- //\r
- for ( BitNumber = 0; 8 > BitNumber; BitNumber++ ) {\r
- Carry = (( Crc >> 31 ) & 1 ) ^ ( Data & 1 );\r
- Crc <<= 1;\r
- if ( 0 != Carry ) {\r
- Crc ^= 0x04c11db7;\r
- }\r
- Data >>= 1;\r
- }\r
- }\r
-\r
- //\r
- // Return the CRC value\r
- //\r
- DBG_EXIT_HEX ( Crc );\r
- return (UINT32) Crc;\r
-}\r
-\r
-\r
-/**\r
- Get the MAC address\r
-\r
- This routine calls ::Ax88772UsbCommand to request the MAC\r
- address from the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [out] pMacAddress Address of a six byte buffer to receive the MAC address.\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772MacAddressGet (\r
- IN NIC_DEVICE * pNicDevice,\r
- OUT UINT8 * pMacAddress\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
- \r
- DBG_ENTER ( );\r
- \r
- //\r
- // Set the register address.\r
- //\r
- SetupMsg.RequestType = USB_ENDPOINT_DIR_IN\r
- | USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MAC_ADDRESS_READ;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = PXE_HWADDR_LEN_ETHER;\r
-\r
- //\r
- // Read the PHY register\r
- //\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- pMacAddress );\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Set the MAC address\r
-\r
- This routine calls ::Ax88772UsbCommand to set the MAC address\r
- in the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pMacAddress Address of a six byte buffer to containing the new MAC address.\r
-\r
- @retval EFI_SUCCESS The MAC address was set.\r
- @retval other The MAC address was not set.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772MacAddressSet (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 * pMacAddress\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
- \r
- DBG_ENTER ( );\r
- \r
- //\r
- // Set the register address.\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MAC_ADDRESS_WRITE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = PXE_HWADDR_LEN_ETHER;\r
- \r
- //\r
- // Read the PHY register\r
- //\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- pMacAddress );\r
- \r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Clear the multicast hash table\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
-**/\r
-VOID\r
-Ax88772MulticastClear (\r
- IN NIC_DEVICE * pNicDevice\r
- )\r
-{\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Clear the multicast hash table\r
- //\r
- pNicDevice->MulticastHash[0] = 0;\r
- pNicDevice->MulticastHash[1] = 0;\r
-\r
- DBG_EXIT ( );\r
-}\r
-\r
-\r
-/**\r
- Enable a multicast address in the multicast hash table\r
-\r
- This routine calls ::Ax88772Crc to compute the hash bit for\r
- this MAC address.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pMacAddress Address of a six byte buffer to containing the MAC address.\r
-\r
-**/\r
-VOID\r
-Ax88772MulticastSet (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 * pMacAddress\r
- )\r
-{\r
- UINT32 BitNumber;\r
- UINT32 Crc;\r
- UINT32 Mask;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Compute the CRC on the destination address\r
- //\r
- Crc = Ax88772Crc ( pMacAddress );\r
-\r
- //\r
- // Set the bit corresponding to the destination address\r
- //\r
- BitNumber = Crc >> 26;\r
- if ( 32 > BitNumber ) {\r
- Mask = 1 << BitNumber;\r
- pNicDevice->MulticastHash[0] |= Mask;\r
- }\r
- else {\r
- Mask = 1 << ( BitNumber - 32 );\r
- pNicDevice->MulticastHash[1] |= Mask;\r
- }\r
-\r
- //\r
- // Display the multicast address\r
- //\r
- DEBUG (( DEBUG_RX_MULTICAST | DEBUG_INFO,\r
- "Enable multicast: 0x%02x-%02x-%02x-%02x-%02x-%02x, CRC: 0x%08x, Bit number: 0x%02x\r\n",\r
- pMacAddress[0],\r
- pMacAddress[1],\r
- pMacAddress[2],\r
- pMacAddress[3],\r
- pMacAddress[4],\r
- pMacAddress[5],\r
- Crc,\r
- BitNumber ));\r
-\r
- DBG_EXIT ( );\r
-}\r
-\r
-\r
-/**\r
- Start the link negotiation\r
-\r
- This routine calls ::Ax88772PhyWrite to start the PHY's link\r
- negotiation.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
- @retval EFI_SUCCESS The link negotiation was started.\r
- @retval other Failed to start the link negotiation.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772NegotiateLinkStart (\r
- IN NIC_DEVICE * pNicDevice\r
- )\r
-{\r
- UINT16 Control;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Set the supported capabilities.\r
- //\r
- Status = Ax88772PhyWrite ( pNicDevice,\r
- PHY_ANAR,\r
- AN_CSMA_CD\r
- | AN_TX_FDX | AN_TX_HDX\r
- | AN_10_FDX | AN_10_HDX );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Set the link speed and duplex\r
- //\r
- Control = BMCR_AUTONEGOTIATION_ENABLE\r
- | BMCR_RESTART_AUTONEGOTIATION;\r
- if ( pNicDevice->b100Mbps ) {\r
- Control |= BMCR_100MBPS;\r
- }\r
- if ( pNicDevice->bFullDuplex ) {\r
- Control |= BMCR_FULL_DUPLEX;\r
- }\r
- Status = Ax88772PhyWrite ( pNicDevice, PHY_BMCR, Control );\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Complete the negotiation of the PHY link\r
-\r
- This routine calls ::Ax88772PhyRead to determine if the\r
- link negotiation is complete.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in, out] pPollCount Address of number of times this routine was polled\r
- @param [out] pbComplete Address of boolean to receive complate status.\r
- @param [out] pbLinkUp Address of boolean to receive link status, TRUE=up.\r
- @param [out] pbHiSpeed Address of boolean to receive link speed, TRUE=100Mbps.\r
- @param [out] pbFullDuplex Address of boolean to receive link duplex, TRUE=full.\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772NegotiateLinkComplete (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN OUT UINTN * pPollCount,\r
- OUT BOOLEAN * pbComplete,\r
- OUT BOOLEAN * pbLinkUp,\r
- OUT BOOLEAN * pbHiSpeed,\r
- OUT BOOLEAN * pbFullDuplex\r
- )\r
-{\r
- UINT16 Mask;\r
- UINT16 PhyData;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
- \r
- //\r
- // Determine if the link is up.\r
- //\r
- *pbComplete = FALSE;\r
-\r
- //\r
- // Get the link status\r
- //\r
- Status = Ax88772PhyRead ( pNicDevice,\r
- PHY_BMSR,\r
- &PhyData );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Determine if the autonegotiation is complete.\r
- //\r
- *pbLinkUp = (BOOLEAN)( 0 != ( PhyData & BMSR_LINKST ));\r
- *pbComplete = *pbLinkUp;\r
- if ( 0 != *pbComplete ) {\r
- //\r
- // Get the partners capabilities.\r
- //\r
- Status = Ax88772PhyRead ( pNicDevice,\r
- PHY_ANLPAR,\r
- &PhyData );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Autonegotiation is complete\r
- // Determine the link speed.\r
- //\r
- *pbHiSpeed = (BOOLEAN)( 0 != ( PhyData & ( AN_TX_FDX | AN_TX_HDX )));\r
-\r
- //\r
- // Determine the link duplex.\r
- //\r
- Mask = ( *pbHiSpeed ) ? AN_TX_FDX : AN_10_FDX;\r
- *pbFullDuplex = (BOOLEAN)( 0 != ( PhyData & Mask ));\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Read a register from the PHY\r
-\r
- This routine calls ::Ax88772UsbCommand to read a PHY register.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RegisterAddress Number of the register to read.\r
- @param [in, out] pPhyData Address of a buffer to receive the PHY register value\r
-\r
- @retval EFI_SUCCESS The PHY data is available.\r
- @retval other The PHY data is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772PhyRead (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 RegisterAddress,\r
- IN OUT UINT16 * pPhyData\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Request access to the PHY\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_ACCESS_SOFTWARE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Read the PHY register address.\r
- //\r
- SetupMsg.RequestType = USB_ENDPOINT_DIR_IN\r
- | USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_REG_READ;\r
- SetupMsg.Value = pNicDevice->PhyId;\r
- SetupMsg.Index = RegisterAddress;\r
- SetupMsg.Length = sizeof ( *pPhyData );\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- pPhyData );\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_PHY | DEBUG_INFO,\r
- "PHY %d: 0x%02x --> 0x%04x\r\n",\r
- pNicDevice->PhyId,\r
- RegisterAddress,\r
- *pPhyData ));\r
-\r
- //\r
- // Release the PHY to the hardware\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_ACCESS_HARDWARE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- }\r
- }\r
-\r
- //\r
- // Return the operation status.\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Write to a PHY register\r
-\r
- This routine calls ::Ax88772UsbCommand to write a PHY register.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RegisterAddress Number of the register to read.\r
- @param [in] PhyData Address of a buffer to receive the PHY register value\r
-\r
- @retval EFI_SUCCESS The PHY data was written.\r
- @retval other Failed to wwrite the PHY register.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772PhyWrite (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 RegisterAddress,\r
- IN UINT16 PhyData\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
- \r
- DBG_ENTER ( );\r
- \r
- //\r
- // Request access to the PHY\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_ACCESS_SOFTWARE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Write the PHY register\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_REG_WRITE;\r
- SetupMsg.Value = pNicDevice->PhyId;\r
- SetupMsg.Index = RegisterAddress;\r
- SetupMsg.Length = sizeof ( PhyData );\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- &PhyData );\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_PHY | DEBUG_INFO,\r
- "PHY %d: 0x%02x <-- 0x%04x\r\n",\r
- pNicDevice->PhyId,\r
- RegisterAddress,\r
- PhyData ));\r
-\r
- //\r
- // Release the PHY to the hardware\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_ACCESS_HARDWARE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- }\r
- }\r
-\r
- //\r
- // Return the operation status.\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Reset the AX88772\r
-\r
- This routine uses ::Ax88772UsbCommand to reset the network\r
- adapter. This routine also uses ::Ax88772PhyWrite to reset\r
- the PHY.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772Reset (\r
- IN NIC_DEVICE * pNicDevice\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
- \r
- DBG_ENTER ( );\r
-\r
- //\r
- // Turn off the MAC\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_RX_CONTROL_WRITE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_PHY | DEBUG_RX_BROADCAST | DEBUG_RX_MULTICAST\r
- | DEBUG_RX_UNICAST | DEBUG_TX | DEBUG_INFO,\r
- "MAC reset\r\n" ));\r
-\r
- //\r
- // The link is now idle\r
- //\r
- pNicDevice->bLinkIdle = TRUE;\r
-\r
- //\r
- // Delay for a bit\r
- //\r
- gBS->Stall ( RESET_MSEC );\r
-\r
- //\r
- // Select the internal PHY\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_SELECT;\r
- SetupMsg.Value = SPHY_PSEL;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Delay for a bit\r
- //\r
- gBS->Stall ( PHY_RESET_MSEC );\r
-\r
- //\r
- // Clear the internal PHY reset\r
- //\r
- SetupMsg.Request = CMD_RESET;\r
- SetupMsg.Value = SRR_IPRL | SRR_PRL;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Reset the PHY\r
- //\r
- Status = Ax88772PhyWrite ( pNicDevice,\r
- PHY_BMCR,\r
- BMCR_RESET );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Set the gaps\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_GAPS_WRITE;\r
- SetupMsg.Value = 0x0c15;\r
- SetupMsg.Index = 0x0e;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- }\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Return the operation status.\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-VOID \r
-FillPkt2Queue (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINTN BufLength)\r
-{\r
-\r
- UINT16 * pLength;\r
- UINT16 * pLengthBar;\r
- UINT8* pData;\r
- UINT32 offset;\r
- RX_TX_PACKET * pRxPacket;\r
- EFI_STATUS Status;\r
- \r
- for ( offset = 0; offset < BufLength; ){\r
- pLength = (UINT16*) (pNicDevice->pBulkInBuff + offset);\r
- pLengthBar = (UINT16*) (pNicDevice->pBulkInBuff + offset +2);\r
- \r
- *pLength &= 0x7ff;\r
- *pLengthBar &= 0x7ff;\r
- *pLengthBar |= 0xf800;\r
- \r
- if ((*pLength ^ *pLengthBar ) != 0xFFFF) {\r
- DEBUG (( EFI_D_ERROR , "Pkt length error. BufLength = %d\n", BufLength));\r
- return;\r
- }\r
- \r
- pRxPacket = pNicDevice->pRxFree;\r
- if ( NULL == pRxPacket ) {\r
- Status = gBS->AllocatePool ( EfiRuntimeServicesData,\r
- sizeof( RX_TX_PACKET ),\r
- (VOID **) &pRxPacket );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Add this packet to the free packet list\r
- //\r
- pNicDevice->pRxFree = pRxPacket;\r
- pRxPacket->pNext = NULL;\r
- }\r
- else {\r
- //\r
- // Use the discard packet buffer\r
- //\r
- //pRxPacket = &Packet;\r
- }\r
- }\r
- \r
-\r
- pData = pNicDevice->pBulkInBuff + offset + 4;\r
- pRxPacket->Length = *pLength;\r
- pRxPacket->LengthBar = *(UINT16*) (pNicDevice->pBulkInBuff + offset +2);\r
- CopyMem (&pRxPacket->Data[0], pData, *pLength);\r
- //DEBUG((DEBUG_INFO, "Packet [%d]\n", *pLength));\r
- \r
- pNicDevice->pRxFree = pRxPacket->pNext;\r
- pRxPacket->pNext = NULL;\r
- \r
- if ( NULL == pNicDevice->pRxTail ) {\r
- pNicDevice->pRxHead = pRxPacket;\r
- }\r
- else {\r
- pNicDevice->pRxTail->pNext = pRxPacket;\r
- }\r
- pNicDevice->pRxTail = pRxPacket;\r
- offset += (*pLength + 4);\r
- \r
- }\r
-}\r
-\r
-\r
-\r
-/**\r
- Receive a frame from the network.\r
-\r
- This routine polls the USB receive interface for a packet. If a packet\r
- is available, this routine adds the receive packet to the list of\r
- pending receive packets.\r
-\r
- This routine calls ::Ax88772NegotiateLinkComplete to verify\r
- that the link is up. This routine also calls ::SN_Reset to\r
- reset the network adapter when necessary. Finally this\r
- routine attempts to receive one or more packets from the\r
- network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] bUpdateLink TRUE = Update link status\r
-\r
-**/\r
-VOID\r
-Ax88772Rx (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN BOOLEAN bUpdateLink\r
- )\r
-{\r
- BOOLEAN bFullDuplex;\r
- BOOLEAN bLinkUp;\r
- BOOLEAN bRxPacket;\r
- BOOLEAN bSpeed100;\r
- UINTN LengthInBytes;\r
- RX_TX_PACKET Packet;\r
- RX_TX_PACKET * pRxPacket;\r
- EFI_USB_IO_PROTOCOL *pUsbIo;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
- UINT32 TransferStatus;\r
-\r
- //\r
- // Synchronize with Ax88772Timer\r
- //\r
- VERIFY_TPL ( TPL_AX88772 );\r
- TplPrevious = gBS->RaiseTPL ( TPL_AX88772 );\r
- DEBUG (( DEBUG_TPL | DEBUG_INFO,\r
- "%d: TPL\r\n",\r
- TPL_AX88772 ));\r
-\r
- //\r
- // Get the link status\r
- //\r
- if ( bUpdateLink ) {\r
- bLinkUp = pNicDevice->bLinkUp;\r
- bSpeed100 = pNicDevice->b100Mbps;\r
- bFullDuplex = pNicDevice->bFullDuplex;\r
- Status = Ax88772NegotiateLinkComplete ( pNicDevice,\r
- &pNicDevice->PollCount,\r
- &pNicDevice->bComplete,\r
- &pNicDevice->bLinkUp,\r
- &pNicDevice->b100Mbps,\r
- &pNicDevice->bFullDuplex );\r
-\r
- //\r
- // Determine if the autonegotiation is complete\r
- //\r
- if ( pNicDevice->bComplete ) {\r
- if ( pNicDevice->bLinkUp ) {\r
- if (( bSpeed100 && ( !pNicDevice->b100Mbps ))\r
- || (( !bSpeed100 ) && pNicDevice->b100Mbps )\r
- || ( bFullDuplex && ( !pNicDevice->bFullDuplex ))\r
- || (( !bFullDuplex ) && pNicDevice->bFullDuplex )) {\r
- pNicDevice->PollCount = 0;\r
- DEBUG (( DEBUG_LINK | DEBUG_INFO,\r
- "Reset to establish proper link setup: %d Mbps, %s duplex\r\n",\r
- pNicDevice->b100Mbps ? 100 : 10,\r
- pNicDevice->bFullDuplex ? L"Full" : L"Half" ));\r
- Status = SN_Reset ( &pNicDevice->SimpleNetwork, FALSE );\r
- }\r
- if (( !bLinkUp ) && pNicDevice->bLinkUp ) {\r
- //\r
- // Display the autonegotiation status\r
- //\r
- DEBUG (( DEBUG_LINK | DEBUG_INFO,\r
- "Link: Up, %d Mbps, %s duplex\r\n",\r
- pNicDevice->b100Mbps ? 100 : 10,\r
- pNicDevice->bFullDuplex ? L"Full" : L"Half" ));\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Update the link status\r
- //\r
- if ( bLinkUp && ( !pNicDevice->bLinkUp )) {\r
- DEBUG (( DEBUG_LINK | DEBUG_INFO, "Link: Down\r\n" ));\r
- }\r
- }\r
-\r
- //\r
- // Loop until all the packets are emptied from the receiver\r
- //\r
- do {\r
- bRxPacket = FALSE;\r
-\r
- //\r
- // Locate a packet for use\r
- //\r
- pRxPacket = pNicDevice->pRxFree;\r
- LengthInBytes = MAX_BULKIN_SIZE;\r
- if ( NULL == pRxPacket ) {\r
- Status = gBS->AllocatePool ( EfiRuntimeServicesData,\r
- sizeof ( *pRxPacket ),\r
- (VOID **) &pRxPacket );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Add this packet to the free packet list\r
- //\r
- pNicDevice->pRxFree = pRxPacket;\r
- pRxPacket->pNext = NULL;\r
- }\r
- else {\r
- //\r
- // Use the discard packet buffer\r
- //\r
- pRxPacket = &Packet;\r
- }\r
- }\r
-\r
- //\r
- // Attempt to receive a packet\r
- //\r
- SetMem (&pNicDevice->pBulkInBuff[0], MAX_BULKIN_SIZE, 0);\r
- pUsbIo = pNicDevice->pUsbIo;\r
- Status = pUsbIo->UsbBulkTransfer ( pUsbIo,\r
- USB_ENDPOINT_DIR_IN | BULK_IN_ENDPOINT,\r
- &pNicDevice->pBulkInBuff[0],\r
- &LengthInBytes,\r
- 2,\r
- &TransferStatus );\r
- if ( LengthInBytes > 0 ) {\r
- FillPkt2Queue(pNicDevice, LengthInBytes);\r
- }\r
- pRxPacket = pNicDevice->pRxHead;\r
- if (( !EFI_ERROR ( Status ))\r
- && ( 0 < pRxPacket->Length )\r
- && ( pRxPacket->Length <= sizeof ( pRxPacket->Data ))\r
- && ( LengthInBytes > 0)) {\r
-\r
- //\r
- // Determine if the packet should be received\r
- //\r
- bRxPacket = TRUE;\r
- LengthInBytes = pRxPacket->Length;\r
- pNicDevice->bLinkIdle = FALSE;\r
- if ( pNicDevice->pRxFree == pRxPacket ) {\r
- //\r
- // Display the received packet\r
- //\r
- if ( 0 != ( pRxPacket->Data[0] & 1 )) {\r
- if (( 0xff == pRxPacket->Data[0])\r
- && ( 0xff == pRxPacket->Data[1])\r
- && ( 0xff == pRxPacket->Data[2])\r
- && ( 0xff == pRxPacket->Data[3])\r
- && ( 0xff == pRxPacket->Data[4])\r
- && ( 0xff == pRxPacket->Data[5])) {\r
- DEBUG (( DEBUG_RX_BROADCAST | DEBUG_INFO,\r
- "RX: %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x %d bytes\r\n",\r
- pRxPacket->Data[0],\r
- pRxPacket->Data[1],\r
- pRxPacket->Data[2],\r
- pRxPacket->Data[3],\r
- pRxPacket->Data[4],\r
- pRxPacket->Data[5],\r
- pRxPacket->Data[6],\r
- pRxPacket->Data[7],\r
- pRxPacket->Data[8],\r
- pRxPacket->Data[9],\r
- pRxPacket->Data[10],\r
- pRxPacket->Data[11],\r
- pRxPacket->Data[12],\r
- pRxPacket->Data[13],\r
- LengthInBytes ));\r
- }\r
- else {\r
- DEBUG (( DEBUG_RX_MULTICAST | DEBUG_INFO,\r
- "RX: %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x %d bytes\r\n",\r
- pRxPacket->Data[0],\r
- pRxPacket->Data[1],\r
- pRxPacket->Data[2],\r
- pRxPacket->Data[3],\r
- pRxPacket->Data[4],\r
- pRxPacket->Data[5],\r
- pRxPacket->Data[6],\r
- pRxPacket->Data[7],\r
- pRxPacket->Data[8],\r
- pRxPacket->Data[9],\r
- pRxPacket->Data[10],\r
- pRxPacket->Data[11],\r
- pRxPacket->Data[12],\r
- pRxPacket->Data[13],\r
- LengthInBytes ));\r
- }\r
- }\r
- else {\r
- DEBUG (( DEBUG_RX_UNICAST | DEBUG_INFO,\r
- "RX: %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x %d bytes\r\n",\r
- pRxPacket->Data[0],\r
- pRxPacket->Data[1],\r
- pRxPacket->Data[2],\r
- pRxPacket->Data[3],\r
- pRxPacket->Data[4],\r
- pRxPacket->Data[5],\r
- pRxPacket->Data[6],\r
- pRxPacket->Data[7],\r
- pRxPacket->Data[8],\r
- pRxPacket->Data[9],\r
- pRxPacket->Data[10],\r
- pRxPacket->Data[11],\r
- pRxPacket->Data[12],\r
- pRxPacket->Data[13],\r
- LengthInBytes ));\r
- }\r
- \r
- }\r
- else {\r
- //\r
- // Error, not enough buffers for this packet, discard packet\r
- //\r
- DEBUG (( DEBUG_WARN | DEBUG_INFO,\r
- "WARNING - No buffer, discarding RX packet: %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x %d bytes\r\n",\r
- pRxPacket->Data[0],\r
- pRxPacket->Data[1],\r
- pRxPacket->Data[2],\r
- pRxPacket->Data[3],\r
- pRxPacket->Data[4],\r
- pRxPacket->Data[5],\r
- pRxPacket->Data[6],\r
- pRxPacket->Data[7],\r
- pRxPacket->Data[8],\r
- pRxPacket->Data[9],\r
- pRxPacket->Data[10],\r
- pRxPacket->Data[11],\r
- pRxPacket->Data[12],\r
- pRxPacket->Data[13],\r
- LengthInBytes ));\r
- }\r
- }\r
- }while ( bRxPacket );\r
-\r
- //\r
- // Release the synchronization withhe Ax88772Timer\r
- //\r
- gBS->RestoreTPL ( TplPrevious );\r
- DEBUG (( DEBUG_TPL | DEBUG_INFO,\r
- "%d: TPL\r\n",\r
- TplPrevious ));\r
-}\r
-\r
-\r
-/**\r
- Enable or disable the receiver\r
-\r
- This routine calls ::Ax88772UsbCommand to update the\r
- receiver state. This routine also calls ::Ax88772MacAddressSet\r
- to establish the MAC address for the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RxFilter Simple network RX filter mask value\r
-\r
- @retval EFI_SUCCESS The MAC address was set.\r
- @retval other The MAC address was not set.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772RxControl (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT32 RxFilter\r
- )\r
-{\r
- UINT16 MediumStatus;\r
- INT32 MulticastHash[2];\r
- UINT16 RxControl;\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Disable all multicast\r
- //\r
- MulticastHash[0] = 0;\r
- MulticastHash[1] = 0;\r
-\r
- //\r
- // Enable the receiver if something is to be received\r
- //\r
- Status = EFI_SUCCESS;\r
- RxControl = RXC_SO | RXC_MFB_16384;\r
- if ( 0 != RxFilter ) {\r
- //\r
- // Enable the receiver\r
- //\r
- SetupMsg.RequestType = USB_ENDPOINT_DIR_IN\r
- | USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MEDIUM_STATUS_READ;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = sizeof ( MediumStatus );\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- &MediumStatus );\r
- if ( !EFI_ERROR ( Status )) {\r
- if ( 0 == ( MediumStatus & MS_RE )) {\r
- MediumStatus |= MS_RE | MS_ONE;\r
- if ( pNicDevice->bFullDuplex ) {\r
- MediumStatus |= MS_TFC | MS_RFC;\r
- }\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MEDIUM_STATUS_WRITE;\r
- SetupMsg.Value = MediumStatus;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_ERROR | DEBUG_INFO,\r
- "ERROR - Failed to enable receiver, Status: %r\r\n",\r
- Status ));\r
- }\r
- }\r
- }\r
- else {\r
- DEBUG (( DEBUG_ERROR | DEBUG_INFO,\r
- "ERROR - Failed to read receiver status, Status: %r\r\n",\r
- Status ));\r
- }\r
-\r
- //\r
- // Enable multicast if requested\r
- //\r
- if ( 0 != ( RxFilter & EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST )) {\r
- RxControl |= RXC_AM;\r
- MulticastHash[0] = pNicDevice->MulticastHash[0];\r
- MulticastHash[1] = pNicDevice->MulticastHash[1];\r
- }\r
-\r
- //\r
- // Enable all multicast if requested\r
- //\r
- if ( 0 != ( RxFilter & EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS_MULTICAST )) {\r
- RxControl |= RXC_AMALL;\r
- MulticastHash[0] = -1;\r
- MulticastHash[1] = -1;\r
- }\r
-\r
- //\r
- // Enable broadcast if requested\r
- //\r
- if ( 0 != ( RxFilter & EFI_SIMPLE_NETWORK_RECEIVE_BROADCAST )) {\r
- RxControl |= RXC_AB;\r
- }\r
-\r
- //\r
- // Enable promiscuous mode if requested\r
- //\r
- if ( 0 != ( RxFilter & EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS )) {\r
- RxControl |= RXC_PRO;\r
- MulticastHash[0] = -1;\r
- MulticastHash[1] = -1;\r
- }\r
- }\r
-\r
- //\r
- // Update the MAC address\r
- //\r
- if ( !EFI_ERROR ( Status )) {\r
- Status = Ax88772MacAddressSet ( pNicDevice, &pNicDevice->SimpleNetworkData.CurrentAddress.Addr[0]);\r
- }\r
-\r
- //\r
- // Update the receiver control\r
- //\r
- if ( !EFI_ERROR ( Status )) {\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_RX_CONTROL_WRITE;\r
- SetupMsg.Value = RxControl;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_RX_BROADCAST | DEBUG_RX_MULTICAST | DEBUG_RX_UNICAST | DEBUG_INFO,\r
- "RxControl: 0x%04x\r\n",\r
- RxControl ));\r
-\r
- //\r
- // Update the multicast hash table\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MULTICAST_HASH_WRITE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = sizeof ( pNicDevice ->MulticastHash );\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- &pNicDevice->MulticastHash );\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_RX_MULTICAST | DEBUG_INFO,\r
- "Multicast Hash: 0x%02x %02x %02x %02x %02x %02x %02x %02x\r\n",\r
- (UINT8) MulticastHash[0],\r
- (UINT8)( MulticastHash[0] >> 8 ),\r
- (UINT8)( MulticastHash[0] >> 16 ),\r
- (UINT8)( MulticastHash[0] >> 24 ),\r
- (UINT8) MulticastHash[1],\r
- (UINT8)( MulticastHash[1] >> 8 ),\r
- (UINT8)( MulticastHash[1] >> 16 ),\r
- (UINT8)( MulticastHash[1] >> 24 )));\r
- }\r
- else {\r
- DEBUG (( DEBUG_ERROR | DEBUG_INFO,\r
- "ERROR - Failed to update multicast hash table, Status: %r\r\n",\r
- Status ));\r
- }\r
- }\r
- else {\r
- DEBUG (( DEBUG_ERROR | DEBUG_INFO,\r
- "ERROR - Failed to set receiver control, Status: %r\r\n",\r
- Status ));\r
- }\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Read an SROM location\r
-\r
- This routine calls ::Ax88772UsbCommand to read data from the\r
- SROM.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] Address SROM address\r
- @param [out] pData Buffer to receive the data\r
-\r
- @retval EFI_SUCCESS The read was successful\r
- @retval other The read failed\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772SromRead (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT32 Address,\r
- OUT UINT16 * pData\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Read a value from the SROM\r
- //\r
- SetupMsg.RequestType = USB_ENDPOINT_DIR_IN\r
- | USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_SROM_READ;\r
- SetupMsg.Value = (UINT16) Address;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = sizeof ( *pData );\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- pData );\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This routine is called at a regular interval to poll for\r
- receive packets.\r
-\r
- This routine polls the link state and gets any receive packets\r
- by calling ::Ax88772Rx.\r
-\r
- @param [in] Event Timer event\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
-**/\r
-VOID\r
-Ax88772Timer (\r
- IN EFI_EVENT Event,\r
- IN NIC_DEVICE * pNicDevice\r
- )\r
-{\r
- //\r
- // Use explicit DEBUG messages since the output frequency is too\r
- // high for DEBUG_INFO to keep up and have spare cycles for the\r
- // shell\r
- //\r
- DEBUG (( DEBUG_TIMER, "Entering Ax88772Timer\r\n" ));\r
-\r
- //\r
- // Poll the link state and get any receive packets\r
- //\r
- Ax88772Rx ( pNicDevice, FALSE );\r
-\r
- DEBUG (( DEBUG_TIMER, "Exiting Ax88772Timer\r\n" ));\r
-}\r
-\r
-\r
-/**\r
- Send a command to the USB device.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pRequest Pointer to the request structure\r
- @param [in, out] pBuffer Data buffer address\r
-\r
- @retval EFI_SUCCESS The USB transfer was successful\r
- @retval other The USB transfer failed\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772UsbCommand (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN USB_DEVICE_REQUEST * pRequest,\r
- IN OUT VOID * pBuffer\r
- )\r
-{\r
- UINT32 CmdStatus;\r
- EFI_USB_DATA_DIRECTION Direction;\r
- EFI_USB_IO_PROTOCOL * pUsbIo;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Determine the transfer direction\r
- //\r
- Direction = EfiUsbNoData;\r
- if ( 0 != pRequest->Length ) {\r
- Direction = ( 0 != ( pRequest->RequestType & USB_ENDPOINT_DIR_IN ))\r
- ? EfiUsbDataIn : EfiUsbDataOut;\r
- }\r
-\r
- //\r
- // Issue the command\r
- //\r
- pUsbIo = pNicDevice->pUsbIo;\r
- Status = pUsbIo->UsbControlTransfer ( pUsbIo,\r
- pRequest,\r
- Direction,\r
- USB_BUS_TIMEOUT,\r
- pBuffer,\r
- pRequest->Length,\r
- &CmdStatus );\r
-\r
- //\r
- // Determine the operation status\r
- //\r
- if ( !EFI_ERROR ( Status )) {\r
- Status = CmdStatus;\r
- }\r
- else {\r
- //\r
- // Display any errors\r
- //\r
- DEBUG (( DEBUG_INFO,\r
- "Ax88772UsbCommand - Status: %r\n",\r
- Status ));\r
-\r
- //\r
- // Only use status values associated with the Simple Network protocol\r
- //\r
- if ( EFI_TIMEOUT == Status ) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- Definitions for ASIX AX88772 Ethernet adapter.\r
-\r
- Copyright (c) 2011 - 2015, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _AX88772_H_\r
-#define _AX88772_H_\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Guid/EventGroup.h>\r
-\r
-#include <IndustryStandard/Pci.h>\r
-\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiRuntimeLib.h>\r
-\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/LoadedImage.h>\r
-#include <Protocol/NetworkInterfaceIdentifier.h>\r
-#include <Protocol/SimpleNetwork.h>\r
-#include <Protocol/UsbIo.h>\r
-\r
-//------------------------------------------------------------------------------\r
-// Macros\r
-//------------------------------------------------------------------------------\r
-//\r
-//Too many output debug info hangs system in Debug tip\r
-//\r
-//#if defined(_MSC_VER) /* Handle Microsoft VC++ compiler specifics. */\r
-//#define DBG_ENTER() DEBUG (( DEBUG_INFO, "Entering " __FUNCTION__ "\n" )) ///< Display routine entry\r
-//#define DBG_EXIT() DEBUG (( DEBUG_INFO, "Exiting " __FUNCTION__ "\n" )) ///< Display routine exit\r
-//#define DBG_EXIT_DEC(Status) DEBUG (( DEBUG_INFO, "Exiting " __FUNCTION__ ", Status: %d\n", Status )) ///< Display routine exit with decimal value\r
-//#define DBG_EXIT_HEX(Status) DEBUG (( DEBUG_INFO, "Exiting " __FUNCTION__ ", Status: 0x%08x\n", Status )) ///< Display routine exit with hex value\r
-//#define DBG_EXIT_STATUS(Status) DEBUG (( DEBUG_INFO, "Exiting " __FUNCTION__ ", Status: %r\n", Status )) ///< Display routine exit with status value\r
-//#define DBG_EXIT_TF(Status) DEBUG (( DEBUG_INFO, "Exiting " __FUNCTION__ ", returning %s\n", (FALSE == Status) ? L"FALSE" : L"TRUE" )) ///< Display routine with TRUE/FALSE value\r
-//#else // _MSC_VER\r
-#define DBG_ENTER() ///< Display routine entry\r
-#define DBG_EXIT() ///< Display routine exit\r
-#define DBG_EXIT_DEC(Status) ///< Display routine exit with decimal value\r
-#define DBG_EXIT_HEX(Status) ///< Display routine exit with hex value\r
-#define DBG_EXIT_STATUS(Status) ///< Display routine exit with status value\r
-#define DBG_EXIT_TF(Status) ///< Display routine with TRUE/FALSE value\r
-//#endif // _MSC_VER\r
-\r
-#define USB_IS_IN_ENDPOINT(EndPointAddr) (((EndPointAddr) & BIT7) != 0) ///< Return TRUE/FALSE for IN direction\r
-#define USB_IS_OUT_ENDPOINT(EndPointAddr) (((EndPointAddr) & BIT7) == 0) ///< Return TRUE/FALSE for OUT direction\r
-#define USB_IS_BULK_ENDPOINT(Attribute) (((Attribute) & (BIT0 | BIT1)) == USB_ENDPOINT_BULK) ///< Return TRUE/FALSE for BULK type\r
-#define USB_IS_INTERRUPT_ENDPOINT(Attribute) (((Attribute) & (BIT0 | BIT1)) == USB_ENDPOINT_INTERRUPT) ///< Return TRUE/FALSE for INTERRUPT type\r
-\r
-//------------------------------------------------------------------------------\r
-// Constants\r
-//------------------------------------------------------------------------------\r
-\r
-#define DEBUG_RX_BROADCAST 0x40000000 ///< Display RX broadcast messages\r
-#define DEBUG_RX_MULTICAST 0x20000000 ///< Display RX multicast messages\r
-#define DEBUG_RX_UNICAST 0x10000000 ///< Display RX unicast messages\r
-#define DEBUG_MAC_ADDRESS 0x08000000 ///< Display the MAC address\r
-#define DEBUG_LINK 0x04000000 ///< Display the link status\r
-#define DEBUG_TX 0x02000000 ///< Display the TX messages\r
-#define DEBUG_PHY 0x01000000 ///< Display the PHY register values\r
-#define DEBUG_SROM 0x00800000 ///< Display the SROM contents\r
-#define DEBUG_TIMER 0x00400000 ///< Display the timer routine entry/exit\r
-#define DEBUG_TPL 0x00200000 ///< Display the timer routine entry/exit\r
-\r
-#define AX88772_MAX_PKT_SIZE ( 2048 - 4 ) ///< Maximum packet size\r
-#define ETHERNET_HEADER_SIZE sizeof ( ETHERNET_HEADER ) ///< Size in bytes of the Ethernet header\r
-#define MIN_ETHERNET_PKT_SIZE 60 ///< Minimum packet size including Ethernet header\r
-#define MAX_ETHERNET_PKT_SIZE 1500 ///< Ethernet spec 3.1.1: Minimum packet size\r
-#define MAX_BULKIN_SIZE 2048 ///< Maximum size of one UsbBulk \r
-\r
-\r
-#define USB_NETWORK_CLASS 0x09 ///< USB Network class code\r
-#define USB_BUS_TIMEOUT 1000 ///< USB timeout in milliseconds\r
-\r
-#define TIMER_MSEC 20 ///< Polling interval for the NIC\r
-#define TPL_AX88772 TPL_CALLBACK ///< TPL for routine synchronization\r
-\r
-/**\r
- Verify new TPL value\r
-\r
- This macro which is enabled when debug is enabled verifies that\r
- the new TPL value is >= the current TPL value.\r
-**/\r
-#ifdef VERIFY_TPL\r
-#undef VERIFY_TPL\r
-#endif // VERIFY_TPL\r
-\r
-#if !defined(MDEPKG_NDEBUG)\r
-\r
-#define VERIFY_TPL(tpl) \\r
-{ \\r
- EFI_TPL PreviousTpl; \\r
- \\r
- PreviousTpl = gBS->RaiseTPL ( TPL_HIGH_LEVEL ); \\r
- gBS->RestoreTPL ( PreviousTpl ); \\r
- if ( PreviousTpl > tpl ) { \\r
- DEBUG (( DEBUG_ERROR, "Current TPL: %d, New TPL: %d\r\n", PreviousTpl, tpl )); \\r
- ASSERT ( PreviousTpl <= tpl ); \\r
- } \\r
-}\r
-\r
-#else // MDEPKG_NDEBUG\r
-\r
-#define VERIFY_TPL(tpl)\r
-\r
-#endif // MDEPKG_NDEBUG\r
-\r
-//------------------------------------------------------------------------------\r
-// Hardware Definition\r
-//------------------------------------------------------------------------------\r
-\r
-#define DEV_SIGNATURE SIGNATURE_32 ('A','X','8','8') ///< Signature of data structures in memory\r
-\r
-#define VENDOR_ID 0x0b95 ///< Vendor ID for Asix\r
-#define PRODUCT_ID 0x7720 ///< Product ID for the AX88772 USB 10/100 Ethernet controller\r
-\r
-#define RESET_MSEC 1000 ///< Reset duration\r
-#define PHY_RESET_MSEC 500 ///< PHY reset duration\r
-\r
-//\r
-// RX Control register\r
-//\r
-\r
-#define RXC_PRO 0x0001 ///< Receive all packets\r
-#define RXC_AMALL 0x0002 ///< Receive all multicast packets\r
-#define RXC_SEP 0x0004 ///< Save error packets\r
-#define RXC_AB 0x0008 ///< Receive broadcast packets\r
-#define RXC_AM 0x0010 ///< Use multicast destination address hash table\r
-#define RXC_AP 0x0020 ///< Accept physical address from Multicast Filter\r
-#define RXC_SO 0x0080 ///< Start operation\r
-#define RXC_MFB 0x0300 ///< Maximum frame burst\r
-#define RXC_MFB_2048 0 ///< Maximum frame size: 2048 bytes\r
-#define RXC_MFB_4096 0x0100 ///< Maximum frame size: 4096 bytes\r
-#define RXC_MFB_8192 0x0200 ///< Maximum frame size: 8192 bytes\r
-#define RXC_MFB_16384 0x0300 ///< Maximum frame size: 16384 bytes\r
-\r
-//\r
-// Medium Status register\r
-//\r
-\r
-#define MS_FD 0x0002 ///< Full duplex\r
-#define MS_ONE 0x0004 ///< Must be one\r
-#define MS_RFC 0x0010 ///< RX flow control enable\r
-#define MS_TFC 0x0020 ///< TX flow control enable\r
-#define MS_PF 0x0080 ///< Pause frame enable\r
-#define MS_RE 0x0100 ///< Receive enable\r
-#define MS_PS 0x0200 ///< Port speed 1=100, 0=10 Mbps\r
-#define MS_SBP 0x0800 ///< Stop back pressure\r
-#define MS_SM 0x1000 ///< Super MAC support\r
-\r
-//\r
-// Software PHY Select register\r
-//\r
-\r
-#define SPHY_PSEL 0x01 ///< Select internal PHY\r
-#define SPHY_ASEL 0x02 ///< 1=Auto select, 0=Manual select\r
-\r
-//\r
-// Software Reset register\r
-//\r
-\r
-#define SRR_RR 0x01 ///< Clear receive frame length error\r
-#define SRR_RT 0x02 ///< Clear transmit frame length error\r
-#define SRR_PRTE 0x04 ///< External PHY reset pin tri-state enable\r
-#define SRR_PRL 0x08 ///< External PHY reset pin level\r
-#define SRR_BZ 0x10 ///< Force Bulk to return zero length packet\r
-#define SRR_IPRL 0x20 ///< Internal PHY reset control\r
-#define SRR_IPPD 0x40 ///< Internal PHY power down\r
-\r
-//\r
-// PHY ID values\r
-//\r
-\r
-#define PHY_ID_INTERNAL 0x0010 ///< Internal PHY\r
-\r
-//\r
-// USB Commands\r
-//\r
-\r
-#define CMD_PHY_ACCESS_SOFTWARE 0x06 ///< Software in control of PHY\r
-#define CMD_PHY_REG_READ 0x07 ///< Read PHY register, Value: PHY, Index: Register, Data: Register value\r
-#define CMD_PHY_REG_WRITE 0x08 ///< Write PHY register, Value: PHY, Index: Register, Data: New 16-bit value\r
-#define CMD_PHY_ACCESS_HARDWARE 0x0a ///< Hardware in control of PHY\r
-#define CMD_SROM_READ 0x0b ///< Read SROM register: Value: Address, Data: Value\r
-#define CMD_RX_CONTROL_WRITE 0x10 ///< Set the RX control register, Value: New value\r
-#define CMD_GAPS_WRITE 0x12 ///< Write the gaps register, Value: New value\r
-#define CMD_MAC_ADDRESS_READ 0x13 ///< Read the MAC address, Data: 6 byte MAC address\r
-#define CMD_MAC_ADDRESS_WRITE 0x14 ///< Set the MAC address, Data: New 6 byte MAC address\r
-#define CMD_MULTICAST_HASH_WRITE 0x16 ///< Write the multicast hash table, Data: New 8 byte value\r
-#define CMD_MEDIUM_STATUS_READ 0x1a ///< Read medium status register, Data: Register value\r
-#define CMD_MEDIUM_STATUS_WRITE 0x1b ///< Write medium status register, Value: New value\r
-#define CMD_RESET 0x20 ///< Reset register, Value: New value\r
-#define CMD_PHY_SELECT 0x22 ///< PHY select register, Value: New value\r
-\r
-//------------------------------\r
-// USB Endpoints\r
-//------------------------------\r
-\r
-#define CONTROL_ENDPOINT 0 ///< Control endpoint\r
-#define INTERRUPT_ENDPOINT 1 ///< Interrupt endpoint\r
-#define BULK_IN_ENDPOINT 2 ///< Receive endpoint\r
-#define BULK_OUT_ENDPOINT 3 ///< Transmit endpoint\r
-\r
-//------------------------------\r
-// PHY Registers\r
-//------------------------------\r
-\r
-#define PHY_BMCR 0 ///< Control register\r
-#define PHY_BMSR 1 ///< Status register\r
-#define PHY_ANAR 4 ///< Autonegotiation advertisement register\r
-#define PHY_ANLPAR 5 ///< Autonegotiation link parter ability register\r
-#define PHY_ANER 6 ///< Autonegotiation expansion register\r
-\r
-// BMCR - Register 0\r
-\r
-#define BMCR_RESET 0x8000 ///< 1 = Reset the PHY, bit clears after reset\r
-#define BMCR_LOOPBACK 0x4000 ///< 1 = Loopback enabled\r
-#define BMCR_100MBPS 0x2000 ///< 100 Mbits/Sec\r
-#define BMCR_10MBPS 0 ///< 10 Mbits/Sec\r
-#define BMCR_AUTONEGOTIATION_ENABLE 0x1000 ///< 1 = Enable autonegotiation\r
-#define BMCR_POWER_DOWN 0x0800 ///< 1 = Power down\r
-#define BMCR_ISOLATE 0x0400 ///< 0 = Isolate PHY\r
-#define BMCR_RESTART_AUTONEGOTIATION 0x0200 ///< 1 = Restart autonegotiation\r
-#define BMCR_FULL_DUPLEX 0x0100 ///< Full duplex operation\r
-#define BMCR_HALF_DUPLEX 0 ///< Half duplex operation\r
-#define BMCR_COLLISION_TEST 0x0080 ///< 1 = Collision test enabled\r
-\r
-// BSMR - Register 1\r
-\r
-#define BMSR_100BASET4 0x8000 ///< 1 = 100BASE-T4 mode\r
-#define BMSR_100BASETX_FDX 0x4000 ///< 1 = 100BASE-TX full duplex\r
-#define BMSR_100BASETX_HDX 0x2000 ///< 1 = 100BASE-TX half duplex\r
-#define BMSR_10BASET_FDX 0x1000 ///< 1 = 10BASE-T full duplex\r
-#define BMSR_10BASET_HDX 0x0800 ///< 1 = 10BASE-T half duplex\r
-#define BMSR_MF 0x0040 ///< 1 = PHY accepts frames with preamble suppressed\r
-#define BMSR_AUTONEG_CMPLT 0x0020 ///< 1 = Autonegotiation complete\r
-#define BMSR_RF 0x0010 ///< 1 = Remote fault\r
-#define BMSR_AUTONEG 0x0008 ///< 1 = Able to perform autonegotiation\r
-#define BMSR_LINKST 0x0004 ///< 1 = Link up\r
-#define BMSR_JABBER_DETECT 0x0002 ///< 1 = jabber condition detected\r
-#define BMSR_EXTENDED_CAPABILITY 0x0001 ///< 1 = Extended register capable\r
-\r
-// ANAR and ANLPAR Registers 4, 5\r
-\r
-#define AN_NP 0x8000 ///< 1 = Next page available\r
-#define AN_ACK 0x4000 ///< 1 = Link partner acknowledged\r
-#define AN_RF 0x2000 ///< 1 = Remote fault indicated by link partner\r
-#define AN_FCS 0x0400 ///< 1 = Flow control ability\r
-#define AN_T4 0x0200 ///< 1 = 100BASE-T4 support\r
-#define AN_TX_FDX 0x0100 ///< 1 = 100BASE-TX Full duplex\r
-#define AN_TX_HDX 0x0080 ///< 1 = 100BASE-TX support\r
-#define AN_10_FDX 0x0040 ///< 1 = 10BASE-T Full duplex\r
-#define AN_10_HDX 0x0020 ///< 1 = 10BASE-T support\r
-#define AN_CSMA_CD 0x0001 ///< 1 = IEEE 802.3 CSMA/CD support\r
-\r
-//------------------------------------------------------------------------------\r
-// Data Types\r
-//------------------------------------------------------------------------------\r
-\r
-/**\r
- Ethernet header layout\r
-\r
- IEEE 802.3-2002 Part 3 specification, section 3.1.1.\r
-**/\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT8 dest_addr[PXE_HWADDR_LEN_ETHER]; ///< Destination LAN address\r
- UINT8 src_addr[PXE_HWADDR_LEN_ETHER]; ///< Source LAN address\r
- UINT16 type; ///< Protocol or length\r
-} ETHERNET_HEADER;\r
-#pragma pack()\r
-\r
-/**\r
- Receive and Transmit packet structure\r
-**/\r
-#pragma pack(1)\r
-typedef struct _RX_TX_PACKET {\r
- struct _RX_TX_PACKET * pNext; ///< Next receive packet\r
- UINT16 Length; ///< Packet length\r
- UINT16 LengthBar; ///< Complement of the length\r
- UINT8 Data[ AX88772_MAX_PKT_SIZE ]; ///< Received packet data\r
-} RX_TX_PACKET;\r
-#pragma pack()\r
-\r
-/**\r
- AX88772 control structure\r
-\r
- The driver uses this structure to manage the Asix AX88772 10/100\r
- Ethernet controller.\r
-**/\r
-typedef struct {\r
- UINTN Signature; ///< Structure identification\r
-\r
- //\r
- // USB data\r
- //\r
- EFI_HANDLE Controller; ///< Controller handle\r
- EFI_USB_IO_PROTOCOL * pUsbIo; ///< USB driver interface\r
-\r
- //\r
- // Simple network protocol data\r
- //\r
- EFI_SIMPLE_NETWORK_PROTOCOL SimpleNetwork; ///< Driver's network stack interface\r
- EFI_SIMPLE_NETWORK_MODE SimpleNetworkData; ///< Data for simple network\r
-\r
- //\r
- // Ethernet controller data\r
- //\r
- BOOLEAN bInitialized; ///< Controller initialized\r
- VOID * pTxBuffer; ///< Last transmit buffer\r
- UINT16 PhyId; ///< PHY ID\r
-\r
- //\r
- // Link state\r
- //\r
- BOOLEAN b100Mbps; ///< Current link speed, FALSE = 10 Mbps\r
- BOOLEAN bComplete; ///< Current state of auto-negotiation\r
- BOOLEAN bFullDuplex; ///< Current duplex\r
- BOOLEAN bLinkUp; ///< Current link state\r
- BOOLEAN bLinkIdle; ///< TRUE = No received traffic\r
- EFI_EVENT Timer; ///< Timer to monitor link state and receive packets\r
- UINTN PollCount; ///< Number of times the autonegotiation status was polled\r
-\r
- //\r
- // Receive buffer list\r
- //\r
- RX_TX_PACKET * pRxHead; ///< Head of receive packet list\r
- RX_TX_PACKET * pRxTail; ///< Tail of receive packet list\r
- RX_TX_PACKET * pRxFree; ///< Free packet list\r
- INT32 MulticastHash[2]; ///< Hash table for multicast destination addresses\r
- UINT8 * pBulkInBuff; ///< Buffer for Usb Bulk\r
-} NIC_DEVICE;\r
-\r
-#define DEV_FROM_SIMPLE_NETWORK(a) CR (a, NIC_DEVICE, SimpleNetwork, DEV_SIGNATURE) ///< Locate NIC_DEVICE from Simple Network Protocol\r
-\r
-//------------------------------------------------------------------------------\r
-// Simple Network Protocol\r
-//------------------------------------------------------------------------------\r
-\r
-/**\r
- Reset the network adapter.\r
-\r
- Resets a network adapter and reinitializes it with the parameters that\r
- were provided in the previous call to Initialize (). The transmit and\r
- receive queues are cleared. Receive filters, the station address, the\r
- statistics, and the multicast-IP-to-HW MAC addresses are not reset by\r
- this call.\r
-\r
- This routine calls ::Ax88772Reset to perform the adapter specific\r
- reset operation. This routine also starts the link negotiation\r
- by calling ::Ax88772NegotiateLinkStart.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bExtendedVerification Indicates that the driver may perform a more\r
- exhaustive verification operation of the device\r
- during reset.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Reset (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bExtendedVerification\r
- );\r
-\r
-/**\r
- Initialize the simple network protocol.\r
-\r
- This routine calls ::Ax88772MacAddressGet to obtain the\r
- MAC address.\r
-\r
- @param [in] pNicDevice NIC_DEVICE_INSTANCE pointer\r
-\r
- @retval EFI_SUCCESS Setup was successful\r
-\r
-**/\r
-EFI_STATUS\r
-SN_Setup (\r
- IN NIC_DEVICE * pNicDevice\r
- );\r
-\r
-/**\r
- This routine starts the network interface.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_ALREADY_STARTED The network interface was already started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Start (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- );\r
-\r
-/**\r
- Set the MAC address.\r
- \r
- This function modifies or resets the current station address of a\r
- network interface. If Reset is TRUE, then the current station address\r
- is set ot the network interface's permanent address. If Reset if FALSE\r
- then the current station address is changed to the address specified by\r
- pNew.\r
-\r
- This routine calls ::Ax88772MacAddressSet to update the MAC address\r
- in the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bReset Flag used to reset the station address to the\r
- network interface's permanent address.\r
- @param [in] pNew New station address to be used for the network\r
- interface.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_StationAddress (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bReset,\r
- IN EFI_MAC_ADDRESS * pNew\r
- );\r
-\r
-/**\r
- This function resets or collects the statistics on a network interface.\r
- If the size of the statistics table specified by StatisticsSize is not\r
- big enough for all of the statistics that are collected by the network\r
- interface, then a partial buffer of statistics is returned in\r
- StatisticsTable.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bReset Set to TRUE to reset the statistics for the network interface.\r
- @param [in, out] pStatisticsSize On input the size, in bytes, of StatisticsTable. On output\r
- the size, in bytes, of the resulting table of statistics.\r
- @param [out] pStatisticsTable A pointer to the EFI_NETWORK_STATISTICS structure that\r
- conains the statistics.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_BUFFER_TOO_SMALL The pStatisticsTable is NULL or the buffer is too small.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Statistics (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bReset,\r
- IN OUT UINTN * pStatisticsSize,\r
- OUT EFI_NETWORK_STATISTICS * pStatisticsTable\r
- );\r
-\r
-/**\r
- This function stops a network interface. This call is only valid\r
- if the network interface is in the started state.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Stop (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- );\r
-\r
-/**\r
- This function releases the memory buffers assigned in the Initialize() call.\r
- Pending transmits and receives are lost, and interrupts are cleared and disabled.\r
- After this call, only Initialize() and Stop() calls may be used.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Shutdown (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- );\r
-\r
-/**\r
- Send a packet over the network.\r
-\r
- This function places the packet specified by Header and Buffer on\r
- the transmit queue. This function performs a non-blocking transmit\r
- operation. When the transmit is complete, the buffer is returned\r
- via the GetStatus() call.\r
-\r
- This routine calls ::Ax88772Rx to empty the network adapter of\r
- receive packets. The routine then passes the transmit packet\r
- to the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] HeaderSize The size, in bytes, of the media header to be filled in by\r
- the Transmit() function. If HeaderSize is non-zero, then\r
- it must be equal to SimpleNetwork->Mode->MediaHeaderSize\r
- and DestAddr and Protocol parameters must not be NULL.\r
- @param [in] BufferSize The size, in bytes, of the entire packet (media header and\r
- data) to be transmitted through the network interface.\r
- @param [in] pBuffer A pointer to the packet (media header followed by data) to\r
- to be transmitted. This parameter can not be NULL. If\r
- HeaderSize is zero, then the media header is Buffer must\r
- already be filled in by the caller. If HeaderSize is nonzero,\r
- then the media header will be filled in by the Transmit()\r
- function.\r
- @param [in] pSrcAddr The source HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored. If HeaderSize is nonzero and\r
- SrcAddr is NULL, then SimpleNetwork->Mode->CurrentAddress\r
- is used for the source HW MAC address.\r
- @param [in] pDestAddr The destination HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored.\r
- @param [in] pProtocol The type of header to build. If HeaderSize is zero, then\r
- this parameter is ignored.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_NOT_READY The network interface is too busy to accept this transmit request.\r
- @retval EFI_BUFFER_TOO_SMALL The BufferSize parameter is too small.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Transmit (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINTN HeaderSize,\r
- IN UINTN BufferSize,\r
- IN VOID * pBuffer,\r
- IN EFI_MAC_ADDRESS * pSrcAddr,\r
- IN EFI_MAC_ADDRESS * pDestAddr,\r
- IN UINT16 * pProtocol\r
- );\r
-\r
-//------------------------------------------------------------------------------\r
-// Support Routines\r
-//------------------------------------------------------------------------------\r
-\r
-/**\r
- Get the MAC address\r
-\r
- This routine calls ::Ax88772UsbCommand to request the MAC\r
- address from the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [out] pMacAddress Address of a six byte buffer to receive the MAC address.\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772MacAddressGet (\r
- IN NIC_DEVICE * pNicDevice,\r
- OUT UINT8 * pMacAddress\r
- );\r
-\r
-/**\r
- Set the MAC address\r
-\r
- This routine calls ::Ax88772UsbCommand to set the MAC address\r
- in the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pMacAddress Address of a six byte buffer to containing the new MAC address.\r
-\r
- @retval EFI_SUCCESS The MAC address was set.\r
- @retval other The MAC address was not set.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772MacAddressSet (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 * pMacAddress\r
- );\r
-\r
-/**\r
- Clear the multicast hash table\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
-**/\r
-VOID\r
-Ax88772MulticastClear (\r
- IN NIC_DEVICE * pNicDevice\r
- );\r
-\r
-/**\r
- Enable a multicast address in the multicast hash table\r
-\r
- This routine calls ::Ax88772Crc to compute the hash bit for\r
- this MAC address.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pMacAddress Address of a six byte buffer to containing the MAC address.\r
-\r
-**/\r
-VOID\r
-Ax88772MulticastSet (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 * pMacAddress\r
- );\r
-\r
-/**\r
- Start the link negotiation\r
-\r
- This routine calls ::Ax88772PhyWrite to start the PHY's link\r
- negotiation.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
- @retval EFI_SUCCESS The link negotiation was started.\r
- @retval other Failed to start the link negotiation.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772NegotiateLinkStart (\r
- IN NIC_DEVICE * pNicDevice\r
- );\r
-\r
-/**\r
- Complete the negotiation of the PHY link\r
-\r
- This routine calls ::Ax88772PhyRead to determine if the\r
- link negotiation is complete.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in, out] pPollCount Address of number of times this routine was polled\r
- @param [out] pbComplete Address of boolean to receive complate status.\r
- @param [out] pbLinkUp Address of boolean to receive link status, TRUE=up.\r
- @param [out] pbHiSpeed Address of boolean to receive link speed, TRUE=100Mbps.\r
- @param [out] pbFullDuplex Address of boolean to receive link duplex, TRUE=full.\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772NegotiateLinkComplete (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN OUT UINTN * pPollCount,\r
- OUT BOOLEAN * pbComplete,\r
- OUT BOOLEAN * pbLinkUp,\r
- OUT BOOLEAN * pbHiSpeed,\r
- OUT BOOLEAN * pbFullDuplex\r
- );\r
-\r
-/**\r
- Read a register from the PHY\r
-\r
- This routine calls ::Ax88772UsbCommand to read a PHY register.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RegisterAddress Number of the register to read.\r
- @param [in, out] pPhyData Address of a buffer to receive the PHY register value\r
-\r
- @retval EFI_SUCCESS The PHY data is available.\r
- @retval other The PHY data is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772PhyRead (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 RegisterAddress,\r
- IN OUT UINT16 * pPhyData\r
- );\r
-\r
-/**\r
- Write to a PHY register\r
-\r
- This routine calls ::Ax88772UsbCommand to write a PHY register.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RegisterAddress Number of the register to read.\r
- @param [in] PhyData Address of a buffer to receive the PHY register value\r
-\r
- @retval EFI_SUCCESS The PHY data was written.\r
- @retval other Failed to wwrite the PHY register.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772PhyWrite (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 RegisterAddress,\r
- IN UINT16 PhyData\r
- );\r
-\r
-/**\r
- Reset the AX88772\r
-\r
- This routine uses ::Ax88772UsbCommand to reset the network\r
- adapter. This routine also uses ::Ax88772PhyWrite to reset\r
- the PHY.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772Reset (\r
- IN NIC_DEVICE * pNicDevice\r
- );\r
-\r
-/**\r
- Receive a frame from the network.\r
-\r
- This routine polls the USB receive interface for a packet. If a packet\r
- is available, this routine adds the receive packet to the list of\r
- pending receive packets.\r
-\r
- This routine calls ::Ax88772NegotiateLinkComplete to verify\r
- that the link is up. This routine also calls ::SN_Reset to\r
- reset the network adapter when necessary. Finally this\r
- routine attempts to receive one or more packets from the\r
- network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] bUpdateLink TRUE = Update link status\r
-\r
-**/\r
-VOID\r
-Ax88772Rx (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN BOOLEAN bUpdateLink\r
- );\r
-\r
-/**\r
- Enable or disable the receiver\r
-\r
- This routine calls ::Ax88772UsbCommand to update the\r
- receiver state. This routine also calls ::Ax88772MacAddressSet\r
- to establish the MAC address for the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RxFilter Simple network RX filter mask value\r
-\r
- @retval EFI_SUCCESS The MAC address was set.\r
- @retval other The MAC address was not set.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772RxControl (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT32 RxFilter\r
- );\r
-\r
-/**\r
- Read an SROM location\r
-\r
- This routine calls ::Ax88772UsbCommand to read data from the\r
- SROM.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] Address SROM address\r
- @param [out] pData Buffer to receive the data\r
-\r
- @retval EFI_SUCCESS The read was successful\r
- @retval other The read failed\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772SromRead (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT32 Address,\r
- OUT UINT16 * pData\r
- );\r
-\r
-/**\r
- This routine is called at a regular interval to poll for\r
- receive packets.\r
-\r
- This routine polls the link state and gets any receive packets\r
- by calling ::Ax88772Rx.\r
-\r
- @param [in] Event Timer event\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
-**/\r
-VOID\r
-Ax88772Timer (\r
- IN EFI_EVENT Event,\r
- IN NIC_DEVICE * pNicDevice\r
- );\r
-\r
-/**\r
- Send a command to the USB device.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pRequest Pointer to the request structure\r
- @param [in, out] pBuffer Data buffer address\r
-\r
- @retval EFI_SUCCESS The USB transfer was successful\r
- @retval other The USB transfer failed\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772UsbCommand (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN USB_DEVICE_REQUEST * pRequest,\r
- IN OUT VOID * pBuffer\r
- );\r
-\r
-//------------------------------------------------------------------------------\r
-// EFI Component Name Protocol Support\r
-//------------------------------------------------------------------------------\r
-\r
-extern EFI_COMPONENT_NAME_PROTOCOL gComponentName; ///< Component name protocol declaration\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gComponentName2; ///< Component name 2 protocol declaration\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param [in] pThis A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param [in] pLanguage A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 3066 or ISO 639-2 language code format.\r
- @param [out] ppDriverName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL * pThis,\r
- IN CHAR8 * pLanguage,\r
- OUT CHAR16 ** ppDriverName\r
- );\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param [in] pThis A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param [in] ControllerHandle The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
- @param [in] ChildHandle The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
- @param [in] pLanguage A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 3066 or ISO 639-2 language code format.\r
- @param [out] ppControllerName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL * pThis,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN OPTIONAL EFI_HANDLE ChildHandle,\r
- IN CHAR8 * pLanguage,\r
- OUT CHAR16 ** ppControllerName\r
- );\r
-\r
-//------------------------------------------------------------------------------\r
-\r
-#endif // _AX88772_H_\r
+++ /dev/null
-## @file\r
-# Component description file for ASIX AX88772 USB/Ethernet driver.\r
-#\r
-# This module provides support for the ASIX AX88772 USB/Ethernet adapter.\r
-# Copyright (c) 2011 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010018\r
- BASE_NAME = Ax88772\r
- FILE_GUID = B15239D6-6A01-4808-A0F7-B7F20F073555\r
- MODULE_TYPE = DXE_RUNTIME_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = EntryPoint\r
-\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- Ax88772.h\r
- Ax88772.c\r
- ComponentName.c\r
- DriverBinding.c\r
- SimpleNetwork.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
-\r
-[LibraryClasses]\r
- UefiLib\r
- UefiBootServicesTableLib\r
- BaseMemoryLib\r
- DebugLib\r
- UefiRuntimeLib\r
- UefiDriverEntryPoint\r
-\r
-[Protocols]\r
- gEfiDevicePathProtocolGuid ## BY_START\r
- gEfiSimpleNetworkProtocolGuid ## BY_START\r
- gEfiUsbIoProtocolGuid ## TO_START\r
-\r
-[Depex]\r
- gEfiBdsArchProtocolGuid AND\r
- gEfiCpuArchProtocolGuid AND\r
- gEfiMetronomeArchProtocolGuid AND\r
- gEfiMonotonicCounterArchProtocolGuid AND\r
- gEfiRealTimeClockArchProtocolGuid AND\r
- gEfiResetArchProtocolGuid AND\r
- gEfiRuntimeArchProtocolGuid AND\r
- gEfiSecurityArchProtocolGuid AND\r
- gEfiTimerArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid AND\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiWatchdogTimerArchProtocolGuid\r
+++ /dev/null
-/** @file\r
- UEFI Component Name(2) protocol implementation.\r
-\r
- Copyright (c) 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Ax88772.h"\r
-\r
-/**\r
- EFI Component Name Protocol declaration\r
-**/\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME_PROTOCOL gComponentName = {\r
- GetDriverName,\r
- GetControllerName,\r
- "eng"\r
-};\r
-\r
-/**\r
- EFI Component Name 2 Protocol declaration\r
-**/\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gComponentName2 = {\r
- (EFI_COMPONENT_NAME2_GET_DRIVER_NAME) GetDriverName,\r
- (EFI_COMPONENT_NAME2_GET_CONTROLLER_NAME) GetControllerName,\r
- "en"\r
-};\r
-\r
-\r
-/**\r
- Driver name table declaration\r
-**/\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE\r
-mDriverNameTable[] = {\r
- {"eng;en", L"AX88772 Ethernet Driver"},\r
- {NULL, NULL}\r
-};\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param [in] pThis A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param [in] pLanguage A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 3066 or ISO 639-2 language code format.\r
- @param [out] ppDriverName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL * pThis,\r
- IN CHAR8 * pLanguage,\r
- OUT CHAR16 ** ppDriverName\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
- Status = LookupUnicodeString2 (\r
- pLanguage,\r
- pThis->SupportedLanguages,\r
- mDriverNameTable,\r
- ppDriverName,\r
- (BOOLEAN)(pThis == &gComponentName)\r
- );\r
- DBG_EXIT_HEX ( Status );\r
- return Status;\r
-}\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param [in] pThis A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param [in] ControllerHandle The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
- @param [in] ChildHandle The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
- @param [in] pLanguage A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 3066 or ISO 639-2 language code format.\r
- @param [out] ppControllerName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL * pThis,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN OPTIONAL EFI_HANDLE ChildHandle,\r
- IN CHAR8 * pLanguage,\r
- OUT CHAR16 ** ppControllerName\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Set the controller name\r
- //\r
- *ppControllerName = L"AX88772 10/100 Ethernet";\r
- Status = EFI_SUCCESS;\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_HEX ( Status );\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- Implement the driver binding protocol for Asix AX88772 Ethernet driver.\r
-\r
- Copyright (c) 2011-2013, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Ax88772.h"\r
-\r
-/**\r
- Verify the controller type\r
-\r
- @param [in] pThis Protocol instance pointer.\r
- @param [in] Controller Handle of device to test.\r
- @param [in] pRemainingDevicePath Not used.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval other This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DriverSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL * pThis,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL * pRemainingDevicePath\r
- )\r
-{\r
- EFI_USB_DEVICE_DESCRIPTOR Device;\r
- EFI_USB_IO_PROTOCOL * pUsbIo;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Connect to the USB stack\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &pUsbIo,\r
- pThis->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (!EFI_ERROR ( Status )) {\r
-\r
- //\r
- // Get the interface descriptor to check the USB class and find a transport\r
- // protocol handler.\r
- //\r
- Status = pUsbIo->UsbGetDeviceDescriptor ( pUsbIo, &Device );\r
- if (!EFI_ERROR ( Status )) {\r
-\r
- //\r
- // Validate the adapter\r
- //\r
- if (( VENDOR_ID != Device.IdVendor )\r
- || ( PRODUCT_ID != Device.IdProduct )) {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- }\r
-\r
- //\r
- // Done with the USB stack\r
- //\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- }\r
-\r
- //\r
- // Return the device supported status\r
- //\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Start this driver on Controller by opening UsbIo and DevicePath protocols.\r
- Initialize PXE structures, create a copy of the Controller Device Path with the\r
- NIC's MAC address appended to it, install the NetworkInterfaceIdentifier protocol\r
- on the newly created Device Path.\r
-\r
- @param [in] pThis Protocol instance pointer.\r
- @param [in] Controller Handle of device to work with.\r
- @param [in] pRemainingDevicePath Not used, always produce all possible children.\r
-\r
- @retval EFI_SUCCESS This driver is added to Controller.\r
- @retval other This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DriverStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL * pThis,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL * pRemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- NIC_DEVICE * pNicDevice;\r
- UINTN LengthInBytes;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Allocate the device structure\r
- //\r
- LengthInBytes = sizeof ( *pNicDevice );\r
- Status = gBS->AllocatePool (\r
- EfiRuntimeServicesData,\r
- LengthInBytes,\r
- (VOID **) &pNicDevice\r
- );\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT,\r
- "0x%08x: Allocate pNicDevice, %d bytes\r\n",\r
- pNicDevice,\r
- sizeof ( *pNicDevice )));\r
-\r
- //\r
- // Set the structure signature\r
- //\r
- ZeroMem ( pNicDevice, LengthInBytes );\r
- pNicDevice->Signature = DEV_SIGNATURE;\r
-\r
- //\r
- // Connect to the USB I/O protocol\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &pNicDevice->pUsbIo,\r
- pThis->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
-\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Allocate the necessary events\r
- //\r
- Status = gBS->CreateEvent ( EVT_TIMER,\r
- TPL_AX88772,\r
- (EFI_EVENT_NOTIFY)Ax88772Timer,\r
- pNicDevice,\r
- (VOID **)&pNicDevice->Timer );\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "0x%08x: Allocated timer\r\n",\r
- pNicDevice->Timer ));\r
-\r
- //\r
- // Initialize the simple network protocol\r
- //\r
- pNicDevice->Controller = Controller;\r
- SN_Setup ( pNicDevice );\r
-\r
- //\r
- // Start the timer\r
- //\r
- Status = gBS->SetTimer ( pNicDevice->Timer,\r
- TimerPeriodic,\r
- TIMER_MSEC );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Install both the simple network and device path protocols.\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Controller,\r
- &gEfiCallerIdGuid,\r
- pNicDevice,\r
- &gEfiSimpleNetworkProtocolGuid,\r
- &pNicDevice->SimpleNetwork,\r
- NULL\r
- );\r
-\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Installed: gEfiCallerIdGuid on 0x%08x\r\n",\r
- Controller ));\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Installed: gEfiSimpleNetworkProtocolGuid on 0x%08x\r\n",\r
- Controller ));\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
- }\r
- DEBUG (( DEBUG_ERROR | DEBUG_INIT | DEBUG_INFO,\r
- "ERROR - Failed to install gEfiSimpleNetworkProtocol on 0x%08x\r\n",\r
- Controller ));\r
- }\r
- else {\r
- DEBUG (( DEBUG_ERROR | DEBUG_INIT | DEBUG_INFO,\r
- "ERROR - Failed to start the timer, Status: %r\r\n",\r
- Status ));\r
- }\r
- }\r
- else {\r
- DEBUG (( DEBUG_ERROR | DEBUG_INIT | DEBUG_INFO,\r
- "ERROR - Failed to create timer event, Status: %r\r\n",\r
- Status ));\r
- }\r
-\r
- //\r
- // Done with the USB stack\r
- //\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- }\r
-\r
- //\r
- // Done with the device\r
- //\r
- gBS->FreePool ( pNicDevice );\r
- }\r
-\r
- //\r
- // Display the driver start status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Stop this driver on Controller by removing NetworkInterfaceIdentifier protocol and\r
- closing the DevicePath and PciIo protocols on Controller.\r
-\r
- @param [in] pThis Protocol instance pointer.\r
- @param [in] Controller Handle of device to stop driver on.\r
- @param [in] NumberOfChildren How many children need to be stopped.\r
- @param [in] pChildHandleBuffer Not used.\r
-\r
- @retval EFI_SUCCESS This driver is removed Controller.\r
- @retval EFI_DEVICE_ERROR The device could not be stopped due to a device error.\r
- @retval other This driver was not removed from this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DriverStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL * pThis,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE * pChildHandleBuffer\r
- )\r
-{\r
- NIC_DEVICE * pNicDevice;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Determine if this driver is already attached\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiCallerIdGuid,\r
- (VOID **) &pNicDevice,\r
- pThis->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // AX88772 driver is no longer running on this device\r
- //\r
- gBS->UninstallMultipleProtocolInterfaces (\r
- Controller,\r
- &gEfiSimpleNetworkProtocolGuid,\r
- &pNicDevice->SimpleNetwork,\r
- &gEfiCallerIdGuid,\r
- pNicDevice,\r
- NULL );\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT,\r
- "Removed: gEfiSimpleNetworkProtocolGuid from 0x%08x\r\n",\r
- Controller ));\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT,\r
- "Removed: gEfiCallerIdGuid from 0x%08x\r\n",\r
- Controller ));\r
-\r
- //\r
- // Stop the timer\r
- //\r
- if ( NULL != pNicDevice->Timer ) {\r
- gBS->SetTimer ( pNicDevice->Timer, TimerCancel, 0 );\r
- gBS->CloseEvent ( pNicDevice->Timer );\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "0x%08x: Released timer\r\n",\r
- pNicDevice->Timer ));\r
- }\r
-\r
- //\r
- // Done with the device context\r
- //\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT,\r
- "0x%08x: Free pNicDevice, %d bytes\r\n",\r
- pNicDevice,\r
- sizeof ( *pNicDevice )));\r
- gBS->FreePool ( pNicDevice );\r
- }\r
-\r
- //\r
- // Return the shutdown status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Driver binding protocol declaration\r
-**/\r
-EFI_DRIVER_BINDING_PROTOCOL gDriverBinding = {\r
- DriverSupported,\r
- DriverStart,\r
- DriverStop,\r
- 0xa,\r
- NULL,\r
- NULL\r
-};\r
-\r
-\r
-/**\r
- Ax88772 driver unload routine.\r
-\r
- @param [in] ImageHandle Handle for the image.\r
-\r
- @retval EFI_SUCCESS Image may be unloaded\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DriverUnload (\r
- IN EFI_HANDLE ImageHandle\r
- )\r
-{\r
- UINTN BufferSize;\r
- UINTN Index;\r
- UINTN Max;\r
- EFI_HANDLE * pHandle;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Determine which devices are using this driver\r
- //\r
- BufferSize = 0;\r
- pHandle = NULL;\r
- Status = gBS->LocateHandle (\r
- ByProtocol,\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- &BufferSize,\r
- NULL );\r
- if ( EFI_BUFFER_TOO_SMALL == Status ) {\r
- for ( ; ; ) {\r
- //\r
- // One or more block IO devices are present\r
- //\r
- Status = gBS->AllocatePool (\r
- EfiRuntimeServicesData,\r
- BufferSize,\r
- (VOID **) &pHandle\r
- );\r
- if ( EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_ERROR | DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Insufficient memory, failed handle buffer allocation\r\n" ));\r
- break;\r
- }\r
-\r
- //\r
- // Locate the block IO devices\r
- //\r
- Status = gBS->LocateHandle (\r
- ByProtocol,\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- &BufferSize,\r
- pHandle );\r
- if ( EFI_ERROR ( Status )) {\r
- //\r
- // Error getting handles\r
- //\r
- DEBUG (( DEBUG_ERROR | DEBUG_INIT | DEBUG_INFO,\r
- "Failure getting Telnet handles\r\n" ));\r
- break;\r
- }\r
- \r
- //\r
- // Remove any use of the driver\r
- //\r
- Max = BufferSize / sizeof ( pHandle[ 0 ]);\r
- for ( Index = 0; Max > Index; Index++ ) {\r
- Status = DriverStop ( &gDriverBinding,\r
- pHandle[ Index ],\r
- 0,\r
- NULL );\r
- if ( EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_WARN | DEBUG_INIT | DEBUG_INFO,\r
- "WARNING - Failed to shutdown the driver on handle %08x\r\n", pHandle[ Index ]));\r
- break;\r
- }\r
- }\r
- break;\r
- }\r
- }\r
- else {\r
- if ( EFI_NOT_FOUND == Status ) {\r
- //\r
- // No devices were found\r
- //\r
- Status = EFI_SUCCESS;\r
- }\r
- }\r
-\r
- //\r
- // Free the handle array\r
- //\r
- if ( NULL != pHandle ) {\r
- gBS->FreePool ( pHandle );\r
- }\r
-\r
- //\r
- // Remove the protocols installed by the EntryPoint routine.\r
- //\r
- if ( !EFI_ERROR ( Status )) {\r
- gBS->UninstallMultipleProtocolInterfaces (\r
- ImageHandle,\r
- &gEfiDriverBindingProtocolGuid,\r
- &gDriverBinding,\r
- &gEfiComponentNameProtocolGuid,\r
- &gComponentName,\r
- &gEfiComponentName2ProtocolGuid,\r
- &gComponentName2,\r
- NULL\r
- );\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Removed: gEfiComponentName2ProtocolGuid from 0x%08x\r\n",\r
- ImageHandle ));\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Removed: gEfiComponentNameProtocolGuid from 0x%08x\r\n",\r
- ImageHandle ));\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Removed: gEfiDriverBindingProtocolGuid from 0x%08x\r\n",\r
- ImageHandle ));\r
- }\r
-\r
- //\r
- // Return the unload status\r
- //\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-Ax88772 driver entry point.\r
-\r
-@param [in] ImageHandle Handle for the image.\r
-@param [in] pSystemTable Address of the system table.\r
-\r
-@retval EFI_SUCCESS Image successfully loaded.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE * pSystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Add the driver to the list of drivers\r
- //\r
- Status = EfiLibInstallDriverBindingComponentName2 (\r
- ImageHandle,\r
- pSystemTable,\r
- &gDriverBinding,\r
- ImageHandle,\r
- &gComponentName,\r
- &gComponentName2\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Installed: gEfiDriverBindingProtocolGuid on 0x%08x\r\n",\r
- ImageHandle ));\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Installed: gEfiComponentNameProtocolGuid on 0x%08x\r\n",\r
- ImageHandle ));\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Installed: gEfiComponentName2ProtocolGuid on 0x%08x\r\n",\r
- ImageHandle ));\r
- }\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- Provides the Simple Network functions.\r
-\r
- Copyright (c) 2011 - 2016, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Ax88772.h"\r
-\r
-/**\r
- This function updates the filtering on the receiver.\r
-\r
- This support routine calls ::Ax88772MacAddressSet to update\r
- the MAC address. This routine then rebuilds the multicast\r
- hash by calling ::Ax88772MulticastClear and ::Ax88772MulticastSet.\r
- Finally this routine enables the receiver by calling\r
- ::Ax88772RxControl.\r
-\r
- @param [in] pSimpleNetwork Simple network mode pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-ReceiveFilterUpdate (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- EFI_STATUS Status;\r
- UINT32 Index;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Set the MAC address\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- pMode = pSimpleNetwork->Mode;\r
- Status = Ax88772MacAddressSet ( pNicDevice,\r
- &pMode->CurrentAddress.Addr[0]);\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Clear the multicast hash table\r
- //\r
- Ax88772MulticastClear ( pNicDevice );\r
-\r
- //\r
- // Load the multicast hash table\r
- //\r
- if ( 0 != ( pMode->ReceiveFilterSetting & EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST )) {\r
- for ( Index = 0;\r
- ( !EFI_ERROR ( Status )) && ( Index < pMode->MCastFilterCount );\r
- Index++ ) {\r
- //\r
- // Enable the next multicast address\r
- //\r
- Ax88772MulticastSet ( pNicDevice,\r
- &pMode->MCastFilter[ Index ].Addr[0]);\r
- }\r
- }\r
-\r
- //\r
- // Enable the receiver\r
- //\r
- if ( !EFI_ERROR ( Status )) {\r
- Status = Ax88772RxControl ( pNicDevice, pMode->ReceiveFilterSetting );\r
- }\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function updates the SNP driver status.\r
- \r
- This function gets the current interrupt and recycled transmit\r
- buffer status from the network interface. The interrupt status\r
- and the media status are returned as a bit mask in InterruptStatus.\r
- If InterruptStatus is NULL, the interrupt status will not be read.\r
- Upon successful return of the media status, the MediaPresent field\r
- of EFI_SIMPLE_NETWORK_MODE will be updated to reflect any change\r
- of media status. If TxBuf is not NULL, a recycled transmit buffer\r
- address will be retrived. If a recycled transmit buffer address\r
- is returned in TxBuf, then the buffer has been successfully\r
- transmitted, and the status for that buffer is cleared.\r
-\r
- This function calls ::Ax88772Rx to update the media status and\r
- queue any receive packets.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] pInterruptStatus A pointer to the bit mask of the current active interrupts.\r
- If this is NULL, the interrupt status will not be read from\r
- the device. If this is not NULL, the interrupt status will\r
- be read from teh device. When the interrupt status is read,\r
- it will also be cleared. Clearing the transmit interrupt\r
- does not empty the recycled transmit buffer array.\r
- @param [out] ppTxBuf Recycled transmit buffer address. The network interface will\r
- not transmit if its internal recycled transmit buffer array is\r
- full. Reading the transmit buffer does not clear the transmit\r
- interrupt. If this is NULL, then the transmit buffer status\r
- will not be read. If there are not transmit buffers to recycle\r
- and TxBuf is not NULL, *TxBuf will be set to NULL.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_GetStatus (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- OUT UINT32 * pInterruptStatus,\r
- OUT VOID ** ppTxBuf\r
- )\r
-{\r
- BOOLEAN bLinkIdle;\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // Return the transmit buffer\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- if (( NULL != ppTxBuf ) && ( NULL != pNicDevice->pTxBuffer )) {\r
- *ppTxBuf = pNicDevice->pTxBuffer;\r
- pNicDevice->pTxBuffer = NULL;\r
- }\r
-\r
- //\r
- // Determine if interface is running\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkStopped != pMode->State ) {\r
- //\r
- // Synchronize with Ax88772Timer\r
- //\r
- VERIFY_TPL ( TPL_AX88772 );\r
- TplPrevious = gBS->RaiseTPL ( TPL_AX88772 );\r
-\r
- //\r
- // Update the link status\r
- //\r
- bLinkIdle = pNicDevice->bLinkIdle;\r
- pNicDevice->bLinkIdle = TRUE;\r
- Ax88772Rx ( pNicDevice, bLinkIdle );\r
- pMode->MediaPresent = pNicDevice->bLinkUp;\r
-\r
- //\r
- // Release the synchronization with Ax88772Timer\r
- //\r
- gBS->RestoreTPL ( TplPrevious );\r
-\r
- //\r
- // Return the interrupt status\r
- //\r
- if ( NULL != pInterruptStatus ) {\r
- *pInterruptStatus = 0;\r
- }\r
- Status = EFI_SUCCESS;\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Resets the network adapter and allocates the transmit and receive buffers\r
- required by the network interface; optionally, also requests allocation of\r
- additional transmit and receive buffers. This routine must be called before\r
- any other routine in the Simple Network protocol is called.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] ExtraRxBufferSize Size in bytes to add to the receive buffer allocation\r
- @param [in] ExtraTxBufferSize Size in bytes to add to the transmit buffer allocation\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_OUT_OF_RESOURCES There was not enough memory for the transmit and receive buffers\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Initialize (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINTN ExtraRxBufferSize,\r
- IN UINTN ExtraTxBufferSize\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
- \r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // Determine if the interface is already started\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkStarted == pMode->State ) {\r
- if (( 0 == ExtraRxBufferSize ) && ( 0 == ExtraTxBufferSize )) {\r
- //\r
- // Start the adapter\r
- //\r
- Status = SN_Reset ( pSimpleNetwork, FALSE );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Update the network state\r
- //\r
- pMode->State = EfiSimpleNetworkInitialized;\r
- }\r
- }\r
- else {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- \r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function converts a multicast IP address to a multicast HW MAC address\r
- for all packet transactions.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bIPv6 Set to TRUE if the multicast IP address is IPv6 [RFC2460].\r
- Set to FALSE if the multicast IP address is IPv4 [RFC 791].\r
- @param [in] pIP The multicast IP address that is to be converted to a\r
- multicast HW MAC address.\r
- @param [in] pMAC The multicast HW MAC address that is to be generated from IP.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_MCastIPtoMAC (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bIPv6,\r
- IN EFI_IP_ADDRESS * pIP,\r
- IN EFI_MAC_ADDRESS * pMAC\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // This is not currently supported\r
- //\r
- Status = EFI_UNSUPPORTED;\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function performs read and write operations on the NVRAM device\r
- attached to a network interface.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] ReadWrite TRUE for read operations, FALSE for write operations.\r
- @param [in] Offset Byte offset in the NVRAM device at which to start the\r
- read or write operation. This must be a multiple of\r
- NvRamAccessSize and less than NvRamSize.\r
- @param [in] BufferSize The number of bytes to read or write from the NVRAM device.\r
- This must also be a multiple of NvramAccessSize.\r
- @param [in, out] pBuffer A pointer to the data buffer.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_NvData (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN ReadWrite,\r
- IN UINTN Offset,\r
- IN UINTN BufferSize,\r
- IN OUT VOID * pBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // This is not currently supported\r
- //\r
- Status = EFI_UNSUPPORTED;\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Attempt to receive a packet from the network adapter.\r
-\r
- This function retrieves one packet from the receive queue of the network\r
- interface. If there are no packets on the receive queue, then EFI_NOT_READY\r
- will be returned. If there is a packet on the receive queue, and the size\r
- of the packet is smaller than BufferSize, then the contents of the packet\r
- will be placed in Buffer, and BufferSize will be udpated with the actual\r
- size of the packet. In addition, if SrcAddr, DestAddr, and Protocol are\r
- not NULL, then these values will be extracted from the media header and\r
- returned. If BufferSize is smaller than the received packet, then the\r
- size of the receive packet will be placed in BufferSize and\r
- EFI_BUFFER_TOO_SMALL will be returned.\r
-\r
- This routine calls ::Ax88772Rx to update the media status and\r
- empty the network adapter of receive packets.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [out] pHeaderSize The size, in bytes, of the media header to be filled in by\r
- the Transmit() function. If HeaderSize is non-zero, then\r
- it must be equal to SimpleNetwork->Mode->MediaHeaderSize\r
- and DestAddr and Protocol parameters must not be NULL.\r
- @param [out] pBufferSize The size, in bytes, of the entire packet (media header and\r
- data) to be transmitted through the network interface.\r
- @param [out] pBuffer A pointer to the packet (media header followed by data) to\r
- to be transmitted. This parameter can not be NULL. If\r
- HeaderSize is zero, then the media header is Buffer must\r
- already be filled in by the caller. If HeaderSize is nonzero,\r
- then the media header will be filled in by the Transmit()\r
- function.\r
- @param [out] pSrcAddr The source HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored. If HeaderSize is nonzero and\r
- SrcAddr is NULL, then SimpleNetwork->Mode->CurrentAddress\r
- is used for the source HW MAC address.\r
- @param [out] pDestAddr The destination HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored.\r
- @param [out] pProtocol The type of header to build. If HeaderSize is zero, then\r
- this parameter is ignored.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_NOT_READY No packets have been received on the network interface.\r
- @retval EFI_BUFFER_TOO_SMALL The packet is larger than BufferSize bytes.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Receive (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- OUT UINTN * pHeaderSize,\r
- OUT UINTN * pBufferSize,\r
- OUT VOID * pBuffer,\r
- OUT EFI_MAC_ADDRESS * pSrcAddr,\r
- OUT EFI_MAC_ADDRESS * pDestAddr,\r
- OUT UINT16 * pProtocol\r
- )\r
-{\r
- ETHERNET_HEADER * pHeader;\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- RX_TX_PACKET * pRxPacket;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
- UINT16 Type;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // The interface must be running\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkInitialized == pMode->State ) {\r
- //\r
- // Synchronize with Ax88772Timer\r
- //\r
- VERIFY_TPL ( TPL_AX88772 );\r
- TplPrevious = gBS->RaiseTPL ( TPL_AX88772 );\r
-\r
- //\r
- // Update the link status\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- Ax88772Rx ( pNicDevice, FALSE );\r
- pMode->MediaPresent = pNicDevice->bLinkUp;\r
- if ( pMode->MediaPresent ) {\r
- //\r
- // Attempt to receive a packet\r
- //\r
- pRxPacket = pNicDevice->pRxHead;\r
- if ( NULL != pRxPacket ) {\r
- pNicDevice->pRxHead = pRxPacket->pNext;\r
- if ( NULL == pNicDevice->pRxHead ) {\r
- pNicDevice->pRxTail = NULL;\r
- }\r
-\r
- //\r
- // Copy the received packet into the receive buffer\r
- //\r
- *pBufferSize = pRxPacket->Length;\r
- CopyMem ( pBuffer, &pRxPacket->Data[0], pRxPacket->Length );\r
- pHeader = (ETHERNET_HEADER *) &pRxPacket->Data[0];\r
- if ( NULL != pHeaderSize ) {\r
- *pHeaderSize = sizeof ( *pHeader );\r
- }\r
- if ( NULL != pDestAddr ) {\r
- CopyMem ( pDestAddr, &pHeader->dest_addr, PXE_HWADDR_LEN_ETHER );\r
- }\r
- if ( NULL != pSrcAddr ) {\r
- CopyMem ( pSrcAddr, &pHeader->src_addr, PXE_HWADDR_LEN_ETHER );\r
- }\r
- if ( NULL != pProtocol ) {\r
- Type = pHeader->type;\r
- Type = (UINT16)(( Type >> 8 ) | ( Type << 8 ));\r
- *pProtocol = Type;\r
- }\r
- Status = EFI_SUCCESS;\r
- }\r
- else {\r
- //\r
- // No receive packets available\r
- //\r
- Status = EFI_NOT_READY;\r
- }\r
- }\r
- else {\r
- //\r
- // Link no up\r
- //\r
- Status = EFI_NOT_READY;\r
- }\r
-\r
- //\r
- // Release the synchronization with Ax88772Timer\r
- //\r
- gBS->RestoreTPL ( TplPrevious );\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function is used to enable and disable the hardware and software receive\r
- filters for the underlying network device.\r
-\r
- The receive filter change is broken down into three steps:\r
-\r
- 1. The filter mask bits that are set (ON) in the Enable parameter\r
- are added to the current receive filter settings.\r
-\r
- 2. The filter mask bits that are set (ON) in the Disable parameter\r
- are subtracted from the updated receive filter settins.\r
-\r
- 3. If the resulting filter settigns is not supported by the hardware\r
- a more liberal setting is selected.\r
-\r
- If the same bits are set in the Enable and Disable parameters, then the bits\r
- in the Disable parameter takes precedence.\r
-\r
- If the ResetMCastFilter parameter is TRUE, then the multicast address list\r
- filter is disabled (irregardless of what other multicast bits are set in\r
- the enable and Disable parameters). The SNP->Mode->MCastFilterCount field\r
- is set to zero. The SNP->Mode->MCastFilter contents are undefined.\r
-\r
- After enableing or disabling receive filter settings, software should\r
- verify the new settings by checking the SNP->Mode->ReceeiveFilterSettings,\r
- SNP->Mode->MCastFilterCount and SNP->Mode->MCastFilter fields.\r
-\r
- Note: Some network drivers and/or devices will automatically promote\r
- receive filter settings if the requested setting can not be honored.\r
- For example, if a request for four multicast addresses is made and\r
- the underlying hardware only supports two multicast addresses the\r
- driver might set the promiscuous or promiscuous multicast receive filters\r
- instead. The receiving software is responsible for discarding any extra\r
- packets that get through the hardware receive filters.\r
-\r
- If ResetMCastFilter is TRUE, then the multicast receive filter list\r
- on the network interface will be reset to the default multicast receive\r
- filter list. If ResetMCastFilter is FALSE, and this network interface\r
- allows the multicast receive filter list to be modified, then the\r
- MCastFilterCnt and MCastFilter are used to update the current multicast\r
- receive filter list. The modified receive filter list settings can be\r
- found in the MCastFilter field of EFI_SIMPLE_NETWORK_MODE.\r
-\r
- This routine calls ::ReceiveFilterUpdate to update the receive\r
- state in the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] Enable A bit mask of receive filters to enable on the network interface.\r
- @param [in] Disable A bit mask of receive filters to disable on the network interface.\r
- For backward compatibility with EFI 1.1 platforms, the\r
- EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST bit must be set\r
- when the ResetMCastFilter parameter is TRUE.\r
- @param [in] bResetMCastFilter Set to TRUE to reset the contents of the multicast receive\r
- filters on the network interface to their default values.\r
- @param [in] MCastFilterCnt Number of multicast HW MAC address in the new MCastFilter list.\r
- This value must be less than or equal to the MaxMCastFilterCnt\r
- field of EFI_SIMPLE_NETWORK_MODE. This field is optional if\r
- ResetMCastFilter is TRUE.\r
- @param [in] pMCastFilter A pointer to a list of new multicast receive filter HW MAC\r
- addresses. This list will replace any existing multicast\r
- HW MAC address list. This field is optional if ResetMCastFilter\r
- is TRUE.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_ReceiveFilters (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINT32 Enable,\r
- IN UINT32 Disable,\r
- IN BOOLEAN bResetMCastFilter,\r
- IN UINTN MCastFilterCnt,\r
- IN EFI_MAC_ADDRESS * pMCastFilter\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_MAC_ADDRESS * pMulticastAddress;\r
- EFI_MAC_ADDRESS * pTableEnd;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Verify the parameters\r
- //\r
- Status = EFI_INVALID_PARAMETER;\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- pMode = pSimpleNetwork->Mode;\r
-\r
- //\r
- // Update the multicast list if necessary\r
- //\r
- if ( !bResetMCastFilter ) {\r
- if ( 0 != MCastFilterCnt ) {\r
- if (( MAX_MCAST_FILTER_CNT >= MCastFilterCnt )\r
- && ( NULL != pMCastFilter )) {\r
- //\r
- // Verify the multicast addresses\r
- //\r
- pMulticastAddress = pMCastFilter;\r
- pTableEnd = pMulticastAddress + MCastFilterCnt;\r
- while ( pTableEnd > pMulticastAddress ) {\r
- //\r
- // The first digit of the multicast address must have the LSB set\r
- //\r
- if ( 0 == ( pMulticastAddress->Addr[0] & 1 )) {\r
- //\r
- // Invalid multicast address\r
- //\r
- break;\r
- }\r
- pMulticastAddress += 1;\r
- }\r
- if ( pTableEnd == pMulticastAddress ) {\r
- //\r
- // Update the multicast filter list.\r
- //\r
- CopyMem (&pMode->MCastFilter[0],\r
- pMCastFilter,\r
- MCastFilterCnt * sizeof ( *pMCastFilter ));\r
- Status = EFI_SUCCESS;\r
- }\r
- }\r
- }\r
- else {\r
- Status = EFI_SUCCESS;\r
- }\r
- }\r
- else {\r
- //\r
- // No multicast address list is specified\r
- //\r
- MCastFilterCnt = 0;\r
- Status = EFI_SUCCESS;\r
- }\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // The parameters are valid!\r
- //\r
- pMode->ReceiveFilterSetting |= Enable;\r
- pMode->ReceiveFilterSetting &= ~Disable;\r
- pMode->MCastFilterCount = (UINT32)MCastFilterCnt;\r
-\r
- //\r
- // Update the receive filters in the adapter\r
- //\r
- Status = ReceiveFilterUpdate ( pSimpleNetwork );\r
- }\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Reset the network adapter.\r
-\r
- Resets a network adapter and reinitializes it with the parameters that\r
- were provided in the previous call to Initialize (). The transmit and\r
- receive queues are cleared. Receive filters, the station address, the\r
- statistics, and the multicast-IP-to-HW MAC addresses are not reset by\r
- this call.\r
-\r
- This routine calls ::Ax88772Reset to perform the adapter specific\r
- reset operation. This routine also starts the link negotiation\r
- by calling ::Ax88772NegotiateLinkStart.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bExtendedVerification Indicates that the driver may perform a more\r
- exhaustive verification operation of the device\r
- during reset.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Reset (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bExtendedVerification\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- RX_TX_PACKET * pRxPacket;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // Synchronize with Ax88772Timer\r
- //\r
- VERIFY_TPL ( TPL_AX88772 );\r
- TplPrevious = gBS->RaiseTPL ( TPL_AX88772 );\r
-\r
- //\r
- // Update the device state\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- pNicDevice->bComplete = FALSE;\r
- pNicDevice->bLinkUp = FALSE;\r
-\r
- pMode = pSimpleNetwork->Mode;\r
- pMode->MediaPresent = FALSE;\r
-\r
- //\r
- // Discard any received packets\r
- //\r
- while ( NULL != pNicDevice->pRxHead ) {\r
- //\r
- // Remove the packet from the received packet list\r
- //\r
- pRxPacket = pNicDevice->pRxHead;\r
- pNicDevice->pRxHead = pRxPacket->pNext;\r
-\r
- //\r
- // Queue the packet to the free list\r
- //\r
- pRxPacket->pNext = pNicDevice->pRxFree;\r
- pNicDevice->pRxFree = pRxPacket;\r
- }\r
- pNicDevice->pRxTail = NULL;\r
-\r
- //\r
- // Reset the device\r
- //\r
- Status = Ax88772Reset ( pNicDevice );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Update the receive filters in the adapter\r
- //\r
- Status = ReceiveFilterUpdate ( pSimpleNetwork );\r
-\r
- //\r
- // Try to get a connection to the network\r
- //\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Start the autonegotiation\r
- //\r
- Status = Ax88772NegotiateLinkStart ( pNicDevice );\r
- }\r
- }\r
-\r
- //\r
- // Release the synchronization with Ax88772Timer\r
- //\r
- gBS->RestoreTPL ( TplPrevious );\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Initialize the simple network protocol.\r
-\r
- This routine calls ::Ax88772MacAddressGet to obtain the\r
- MAC address.\r
-\r
- @param [in] pNicDevice NIC_DEVICE_INSTANCE pointer\r
-\r
- @retval EFI_SUCCESS Setup was successful\r
-\r
-**/\r
-EFI_STATUS\r
-SN_Setup (\r
- IN NIC_DEVICE * pNicDevice\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Initialize the simple network protocol\r
- //\r
- pSimpleNetwork = &pNicDevice->SimpleNetwork;\r
- pSimpleNetwork->Revision = EFI_SIMPLE_NETWORK_PROTOCOL_REVISION;\r
- pSimpleNetwork->Start = (EFI_SIMPLE_NETWORK_START)SN_Start;\r
- pSimpleNetwork->Stop = (EFI_SIMPLE_NETWORK_STOP)SN_Stop;\r
- pSimpleNetwork->Initialize = (EFI_SIMPLE_NETWORK_INITIALIZE)SN_Initialize;\r
- pSimpleNetwork->Reset = (EFI_SIMPLE_NETWORK_RESET)SN_Reset;\r
- pSimpleNetwork->Shutdown = (EFI_SIMPLE_NETWORK_SHUTDOWN)SN_Shutdown;\r
- pSimpleNetwork->ReceiveFilters = (EFI_SIMPLE_NETWORK_RECEIVE_FILTERS)SN_ReceiveFilters;\r
- pSimpleNetwork->StationAddress = (EFI_SIMPLE_NETWORK_STATION_ADDRESS)SN_StationAddress;\r
- pSimpleNetwork->Statistics = (EFI_SIMPLE_NETWORK_STATISTICS)SN_Statistics;\r
- pSimpleNetwork->MCastIpToMac = (EFI_SIMPLE_NETWORK_MCAST_IP_TO_MAC)SN_MCastIPtoMAC;\r
- pSimpleNetwork->NvData = (EFI_SIMPLE_NETWORK_NVDATA)SN_NvData;\r
- pSimpleNetwork->GetStatus = (EFI_SIMPLE_NETWORK_GET_STATUS)SN_GetStatus;\r
- pSimpleNetwork->Transmit = (EFI_SIMPLE_NETWORK_TRANSMIT)SN_Transmit;\r
- pSimpleNetwork->Receive = (EFI_SIMPLE_NETWORK_RECEIVE)SN_Receive;\r
- pSimpleNetwork->WaitForPacket = NULL;\r
- pMode = &pNicDevice->SimpleNetworkData;\r
- pSimpleNetwork->Mode = pMode;\r
-\r
- pMode->State = EfiSimpleNetworkStopped;\r
- pMode->HwAddressSize = PXE_HWADDR_LEN_ETHER;\r
- pMode->MediaHeaderSize = sizeof ( ETHERNET_HEADER );\r
- pMode->MaxPacketSize = MAX_ETHERNET_PKT_SIZE;\r
- pMode->NvRamSize = 0;\r
- pMode->NvRamAccessSize = 0;\r
- pMode->ReceiveFilterMask = EFI_SIMPLE_NETWORK_RECEIVE_UNICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_BROADCAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS\r
- | EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS_MULTICAST;\r
- pMode->ReceiveFilterSetting = EFI_SIMPLE_NETWORK_RECEIVE_UNICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_BROADCAST;\r
- pMode->MaxMCastFilterCount = MAX_MCAST_FILTER_CNT;\r
- pMode->MCastFilterCount = 0;\r
- SetMem ( &pMode->BroadcastAddress,\r
- PXE_HWADDR_LEN_ETHER,\r
- 0xff );\r
- pMode->IfType = EfiNetworkInterfaceUndi;\r
- pMode->MacAddressChangeable = TRUE;\r
- pMode->MultipleTxSupported = TRUE;\r
- pMode->MediaPresentSupported = TRUE;\r
- pMode->MediaPresent = FALSE;\r
-\r
- //\r
- // Read the MAC address\r
- //\r
- pNicDevice->PhyId = PHY_ID_INTERNAL;\r
- pNicDevice->b100Mbps = TRUE;\r
- pNicDevice->bFullDuplex = TRUE;\r
-\r
- Status = gBS->AllocatePool ( EfiRuntimeServicesData, \r
- MAX_BULKIN_SIZE,\r
- (VOID **) &pNicDevice->pBulkInBuff);\r
- if ( EFI_ERROR(Status)) {\r
- DEBUG (( EFI_D_ERROR, "Memory are not enough\n"));\r
- return Status;\r
- }\r
- \r
- Status = Ax88772MacAddressGet (\r
- pNicDevice,\r
- &pMode->PermanentAddress.Addr[0]);\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Display the MAC address\r
- //\r
- DEBUG (( DEBUG_MAC_ADDRESS | DEBUG_INFO,\r
- "MAC: %02x-%02x-%02x-%02x-%02x-%02x\n",\r
- pMode->PermanentAddress.Addr[0],\r
- pMode->PermanentAddress.Addr[1],\r
- pMode->PermanentAddress.Addr[2],\r
- pMode->PermanentAddress.Addr[3],\r
- pMode->PermanentAddress.Addr[4],\r
- pMode->PermanentAddress.Addr[5]));\r
-\r
- //\r
- // Use the hardware address as the current address\r
- //\r
- CopyMem ( &pMode->CurrentAddress,\r
- &pMode->PermanentAddress,\r
- PXE_HWADDR_LEN_ETHER );\r
- }\r
-\r
- //\r
- // Return the setup status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This routine starts the network interface.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_ALREADY_STARTED The network interface was already started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Start (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- )\r
-{\r
- NIC_DEVICE * pNicDevice;\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_STATUS Status;\r
- \r
- DBG_ENTER ( );\r
- \r
- //\r
- // Verify the parameters\r
- //\r
- Status = EFI_INVALID_PARAMETER;\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkStopped == pMode->State ) {\r
- //\r
- // Initialize the mode structure\r
- // NVRAM access is not supported\r
- //\r
- ZeroMem ( pMode, sizeof ( *pMode ));\r
- \r
- pMode->State = EfiSimpleNetworkStarted;\r
- pMode->HwAddressSize = PXE_HWADDR_LEN_ETHER;\r
- pMode->MediaHeaderSize = sizeof ( ETHERNET_HEADER );\r
- pMode->MaxPacketSize = MAX_ETHERNET_PKT_SIZE;\r
- pMode->ReceiveFilterMask = EFI_SIMPLE_NETWORK_RECEIVE_UNICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_BROADCAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS\r
- | EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS_MULTICAST;\r
- pMode->ReceiveFilterSetting = EFI_SIMPLE_NETWORK_RECEIVE_UNICAST;\r
- pMode->MaxMCastFilterCount = MAX_MCAST_FILTER_CNT;\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- Status = Ax88772MacAddressGet ( pNicDevice, &pMode->PermanentAddress.Addr[0]);\r
- CopyMem ( &pMode->CurrentAddress,\r
- &pMode->PermanentAddress,\r
- sizeof ( pMode->CurrentAddress ));\r
- pMode->BroadcastAddress.Addr[0] = 0xff;\r
- pMode->BroadcastAddress.Addr[1] = 0xff;\r
- pMode->BroadcastAddress.Addr[2] = 0xff;\r
- pMode->BroadcastAddress.Addr[3] = 0xff;\r
- pMode->BroadcastAddress.Addr[4] = 0xff;\r
- pMode->BroadcastAddress.Addr[5] = 0xff;\r
- pMode->IfType = 1;\r
- pMode->MacAddressChangeable = TRUE;\r
- pMode->MultipleTxSupported = TRUE;\r
- pMode->MediaPresentSupported = TRUE;\r
- pMode->MediaPresent = FALSE;\r
- }\r
- else {\r
- Status = EFI_ALREADY_STARTED;\r
- }\r
- }\r
- \r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Set the MAC address.\r
- \r
- This function modifies or resets the current station address of a\r
- network interface. If Reset is TRUE, then the current station address\r
- is set ot the network interface's permanent address. If Reset if FALSE\r
- then the current station address is changed to the address specified by\r
- pNew.\r
-\r
- This routine calls ::Ax88772MacAddressSet to update the MAC address\r
- in the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bReset Flag used to reset the station address to the\r
- network interface's permanent address.\r
- @param [in] pNew New station address to be used for the network\r
- interface.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_StationAddress (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bReset,\r
- IN EFI_MAC_ADDRESS * pNew\r
- )\r
-{\r
- NIC_DEVICE * pNicDevice;\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork )\r
- && ( NULL != pSimpleNetwork->Mode )\r
- && (( !bReset ) || ( bReset && ( NULL != pNew )))) {\r
- //\r
- // Verify that the adapter is already started\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkStarted == pMode->State ) {\r
- //\r
- // Determine the adapter MAC address\r
- //\r
- if ( bReset ) {\r
- //\r
- // Use the permanent address\r
- //\r
- CopyMem ( &pMode->CurrentAddress,\r
- &pMode->PermanentAddress,\r
- sizeof ( pMode->CurrentAddress ));\r
- }\r
- else {\r
- //\r
- // Use the specified address\r
- //\r
- CopyMem ( &pMode->CurrentAddress,\r
- pNew,\r
- sizeof ( pMode->CurrentAddress ));\r
- }\r
-\r
- //\r
- // Update the address on the adapter\r
- //\r
- Status = Ax88772MacAddressSet ( pNicDevice, &pMode->CurrentAddress.Addr[0]);\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function resets or collects the statistics on a network interface.\r
- If the size of the statistics table specified by StatisticsSize is not\r
- big enough for all of the statistics that are collected by the network\r
- interface, then a partial buffer of statistics is returned in\r
- StatisticsTable.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bReset Set to TRUE to reset the statistics for the network interface.\r
- @param [in, out] pStatisticsSize On input the size, in bytes, of StatisticsTable. On output\r
- the size, in bytes, of the resulting table of statistics.\r
- @param [out] pStatisticsTable A pointer to the EFI_NETWORK_STATISTICS structure that\r
- conains the statistics.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_BUFFER_TOO_SMALL The pStatisticsTable is NULL or the buffer is too small.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Statistics (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bReset,\r
- IN OUT UINTN * pStatisticsSize,\r
- OUT EFI_NETWORK_STATISTICS * pStatisticsTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // This is not currently supported\r
- //\r
- Status = EFI_UNSUPPORTED;\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function stops a network interface. This call is only valid\r
- if the network interface is in the started state.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Stop (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_STATUS Status;\r
- \r
- DBG_ENTER ( );\r
- \r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // Determine if the interface is started\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkStopped != pMode->State ) {\r
- if ( EfiSimpleNetworkStarted == pMode->State ) {\r
- //\r
- // Release the resources acquired in SN_Start\r
- //\r
-\r
- //\r
- // Mark the adapter as stopped\r
- //\r
- pMode->State = EfiSimpleNetworkStopped;\r
- Status = EFI_SUCCESS;\r
- }\r
- else {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- \r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function releases the memory buffers assigned in the Initialize() call.\r
- Pending transmits and receives are lost, and interrupts are cleared and disabled.\r
- After this call, only Initialize() and Stop() calls may be used.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Shutdown (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- UINT32 RxFilter;\r
- EFI_STATUS Status;\r
- \r
- DBG_ENTER ( );\r
- \r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // Determine if the interface is already started\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkInitialized == pMode->State ) {\r
- //\r
- // Stop the adapter\r
- //\r
- RxFilter = pMode->ReceiveFilterSetting;\r
- pMode->ReceiveFilterSetting = 0;\r
- Status = SN_Reset ( pSimpleNetwork, FALSE );\r
- pMode->ReceiveFilterSetting = RxFilter;\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Release the resources acquired by SN_Initialize\r
- //\r
-\r
- //\r
- // Update the network state\r
- //\r
- pMode->State = EfiSimpleNetworkStarted;\r
- }\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- \r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Send a packet over the network.\r
-\r
- This function places the packet specified by Header and Buffer on\r
- the transmit queue. This function performs a non-blocking transmit\r
- operation. When the transmit is complete, the buffer is returned\r
- via the GetStatus() call.\r
-\r
- This routine calls ::Ax88772Rx to empty the network adapter of\r
- receive packets. The routine then passes the transmit packet\r
- to the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] HeaderSize The size, in bytes, of the media header to be filled in by\r
- the Transmit() function. If HeaderSize is non-zero, then\r
- it must be equal to SimpleNetwork->Mode->MediaHeaderSize\r
- and DestAddr and Protocol parameters must not be NULL.\r
- @param [in] BufferSize The size, in bytes, of the entire packet (media header and\r
- data) to be transmitted through the network interface.\r
- @param [in] pBuffer A pointer to the packet (media header followed by data) to\r
- to be transmitted. This parameter can not be NULL. If\r
- HeaderSize is zero, then the media header is Buffer must\r
- already be filled in by the caller. If HeaderSize is nonzero,\r
- then the media header will be filled in by the Transmit()\r
- function.\r
- @param [in] pSrcAddr The source HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored. If HeaderSize is nonzero and\r
- SrcAddr is NULL, then SimpleNetwork->Mode->CurrentAddress\r
- is used for the source HW MAC address.\r
- @param [in] pDestAddr The destination HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored.\r
- @param [in] pProtocol The type of header to build. If HeaderSize is zero, then\r
- this parameter is ignored.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_NOT_READY The network interface is too busy to accept this transmit request.\r
- @retval EFI_BUFFER_TOO_SMALL The BufferSize parameter is too small.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Transmit (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINTN HeaderSize,\r
- IN UINTN BufferSize,\r
- IN VOID * pBuffer,\r
- IN EFI_MAC_ADDRESS * pSrcAddr,\r
- IN EFI_MAC_ADDRESS * pDestAddr,\r
- IN UINT16 * pProtocol\r
- )\r
-{\r
- RX_TX_PACKET Packet;\r
- ETHERNET_HEADER * pHeader;\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- EFI_USB_IO_PROTOCOL * pUsbIo;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
- UINTN TransferLength;\r
- UINT32 TransferStatus;\r
- UINT16 Type;\r
-\r
- DBG_ENTER ( );\r
-\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // The interface must be running\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkInitialized == pMode->State ) {\r
- //\r
- // Synchronize with Ax88772Timer\r
- //\r
- VERIFY_TPL ( TPL_AX88772 );\r
- TplPrevious = gBS->RaiseTPL ( TPL_AX88772 );\r
-\r
- //\r
- // Update the link status\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
-\r
- //\r
- //No need to call receive to receive packet\r
- //\r
- //Ax88772Rx ( pNicDevice, FALSE );\r
- pMode->MediaPresent = pNicDevice->bLinkUp;\r
-\r
- //\r
- // Release the synchronization with Ax88772Timer\r
- //\r
- gBS->RestoreTPL ( TplPrevious );\r
- if ( pMode->MediaPresent ) {\r
- //\r
- // Copy the packet into the USB buffer\r
- //\r
- CopyMem ( &Packet.Data[0], pBuffer, BufferSize );\r
- Packet.Length = (UINT16) BufferSize;\r
-\r
- //\r
- // Transmit the packet\r
- //\r
- pHeader = (ETHERNET_HEADER *) &Packet.Data[0];\r
- if ( 0 != HeaderSize ) {\r
- if ( NULL != pDestAddr ) {\r
- CopyMem ( &pHeader->dest_addr, pDestAddr, PXE_HWADDR_LEN_ETHER );\r
- }\r
- if ( NULL != pSrcAddr ) {\r
- CopyMem ( &pHeader->src_addr, pSrcAddr, PXE_HWADDR_LEN_ETHER );\r
- }\r
- else {\r
- CopyMem ( &pHeader->src_addr, &pMode->CurrentAddress.Addr[0], PXE_HWADDR_LEN_ETHER );\r
- }\r
- if ( NULL != pProtocol ) {\r
- Type = *pProtocol;\r
- }\r
- else {\r
- Type = Packet.Length;\r
- }\r
- Type = (UINT16)(( Type >> 8 ) | ( Type << 8 ));\r
- pHeader->type = Type;\r
- }\r
- if ( Packet.Length < MIN_ETHERNET_PKT_SIZE ) {\r
- Packet.Length = MIN_ETHERNET_PKT_SIZE;\r
- ZeroMem ( &Packet.Data[ BufferSize ],\r
- Packet.Length - BufferSize );\r
- }\r
- DEBUG (( DEBUG_TX | DEBUG_INFO,\r
- "TX: %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x %d bytes\r\n",\r
- Packet.Data[0],\r
- Packet.Data[1],\r
- Packet.Data[2],\r
- Packet.Data[3],\r
- Packet.Data[4],\r
- Packet.Data[5],\r
- Packet.Data[6],\r
- Packet.Data[7],\r
- Packet.Data[8],\r
- Packet.Data[9],\r
- Packet.Data[10],\r
- Packet.Data[11],\r
- Packet.Data[12],\r
- Packet.Data[13],\r
- Packet.Length ));\r
- Packet.LengthBar = ~Packet.Length;\r
- TransferLength = sizeof ( Packet.Length )\r
- + sizeof ( Packet.LengthBar )\r
- + Packet.Length;\r
-\r
- //\r
- // Work around USB bus driver bug where a timeout set by receive\r
- // succeeds but the timeout expires immediately after, causing the\r
- // transmit operation to timeout.\r
- //\r
- pUsbIo = pNicDevice->pUsbIo;\r
- Status = pUsbIo->UsbBulkTransfer ( pUsbIo,\r
- BULK_OUT_ENDPOINT,\r
- &Packet.Length,\r
- &TransferLength,\r
- 0xfffffffe,\r
- &TransferStatus );\r
- if ( !EFI_ERROR ( Status )) {\r
- Status = TransferStatus;\r
- }\r
- if (( !EFI_ERROR ( Status ))\r
- && ( TransferLength != (UINTN)( Packet.Length + 4 ))) {\r
- Status = EFI_WARN_WRITE_FAILURE;\r
- }\r
- if ( EFI_SUCCESS == Status ) {\r
- pNicDevice->pTxBuffer = pBuffer;\r
- }\r
- else {\r
- DEBUG (( DEBUG_ERROR | DEBUG_INFO,\r
- "Ax88772 USB transmit error, TransferLength: %d, Status: %r\r\n",\r
- sizeof ( Packet.Length ) + Packet.Length,\r
- Status ));\r
- //\r
- // Reset the controller to fix the error\r
- //\r
- if ( EFI_DEVICE_ERROR == Status ) {\r
- SN_Reset ( pSimpleNetwork, FALSE );\r
- }\r
- }\r
- }\r
- else {\r
- //\r
- // No packets available.\r
- //\r
- Status = EFI_NOT_READY;\r
- }\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- else {\r
- DEBUG (( DEBUG_ERROR | DEBUG_INFO,\r
- "Ax88772 invalid transmit parameter\r\n"\r
- " 0x%08x: HeaderSize\r\n"\r
- " 0x%08x: BufferSize\r\n"\r
- " 0x%08x: Buffer\r\n"\r
- " 0x%08x: SrcAddr\r\n"\r
- " 0x%08x: DestAddr\r\n"\r
- " 0x%04x: Protocol\r\n",\r
- HeaderSize,\r
- BufferSize,\r
- pBuffer,\r
- pSrcAddr,\r
- pDestAddr,\r
- pProtocol ));\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Return the operation status\r
- //\r
- DBG_EXIT_STATUS ( Status );\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- Implement the interface to the AX88772 Ethernet controller.\r
-\r
- This module implements the interface to the ASIX AX88772\r
- USB to Ethernet MAC with integrated 10/100 PHY. Note that this implementation\r
- only supports the integrated PHY since no other test cases were available.\r
-\r
- Copyright (c) 2011, Intel Corporation. All rights reserved.\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Ax88772.h"\r
-\r
-\r
-/**\r
- Compute the CRC \r
-\r
- @param [in] pMacAddress Address of a six byte buffer to containing the MAC address.\r
-\r
- @returns The CRC-32 value associated with this MAC address\r
-\r
-**/\r
-UINT32\r
-Ax88772Crc (\r
- IN UINT8 * pMacAddress\r
- )\r
-{\r
- UINT32 BitNumber;\r
- INT32 Carry;\r
- INT32 Crc;\r
- UINT32 Data;\r
- UINT8 * pEnd;\r
-\r
- //\r
- // Walk the MAC address\r
- //\r
- Crc = -1;\r
- pEnd = &pMacAddress[ PXE_HWADDR_LEN_ETHER ];\r
- while ( pEnd > pMacAddress ) {\r
- Data = *pMacAddress++;\r
- //\r
- // CRC32: x32 + x26 + x23 + x22 + x16 + x12 + x11 + x10 + x8 + x7 + x5 + x4 + x2 + x + 1\r
- //\r
- // 1 0000 0100 1100 0001 0001 1101 1011 0111\r
- //\r
- for ( BitNumber = 0; 8 > BitNumber; BitNumber++ ) {\r
- Carry = (( Crc >> 31 ) & 1 ) ^ ( Data & 1 );\r
- Crc <<= 1;\r
- if ( 0 != Carry ) {\r
- Crc ^= 0x04c11db7;\r
- }\r
- Data >>= 1;\r
- }\r
- }\r
- //\r
- // Return the CRC value\r
- //\r
- return (UINT32) Crc;\r
-}\r
-\r
-\r
-/**\r
- Get the MAC address\r
-\r
- This routine calls ::Ax88772UsbCommand to request the MAC\r
- address from the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [out] pMacAddress Address of a six byte buffer to receive the MAC address.\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772MacAddressGet (\r
- IN NIC_DEVICE * pNicDevice,\r
- OUT UINT8 * pMacAddress\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Set the register address.\r
- //\r
- SetupMsg.RequestType = USB_ENDPOINT_DIR_IN\r
- | USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MAC_ADDRESS_READ;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = PXE_HWADDR_LEN_ETHER;\r
-\r
- //\r
- // Read the PHY register\r
- //\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- pMacAddress );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Set the MAC address\r
-\r
- This routine calls ::Ax88772UsbCommand to set the MAC address\r
- in the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pMacAddress Address of a six byte buffer to containing the new MAC address.\r
-\r
- @retval EFI_SUCCESS The MAC address was set.\r
- @retval other The MAC address was not set.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772MacAddressSet (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 * pMacAddress\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Set the register address.\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MAC_ADDRESS_WRITE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = PXE_HWADDR_LEN_ETHER;\r
- \r
- //\r
- // Read the PHY register\r
- //\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- pMacAddress );\r
- return Status;\r
-}\r
-\r
-/**\r
- Clear the multicast hash table\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
-**/\r
-VOID\r
-Ax88772MulticastClear (\r
- IN NIC_DEVICE * pNicDevice\r
- )\r
-{\r
- int i = 0;\r
- //\r
- // Clear the multicast hash table\r
- //\r
- for ( i = 0 ; i < 8 ; i ++ )\r
- pNicDevice->MulticastHash[0] = 0;\r
-}\r
-\r
-/**\r
- Enable a multicast address in the multicast hash table\r
-\r
- This routine calls ::Ax88772Crc to compute the hash bit for\r
- this MAC address.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pMacAddress Address of a six byte buffer to containing the MAC address.\r
-\r
-**/\r
-VOID\r
-Ax88772MulticastSet (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 * pMacAddress\r
- )\r
-{\r
- UINT32 Crc;\r
-\r
- //\r
- // Compute the CRC on the destination address\r
- //\r
- Crc = Ax88772Crc ( pMacAddress ) >> 26;\r
-\r
- //\r
- // Set the bit corresponding to the destination address\r
- //\r
- pNicDevice->MulticastHash [ Crc >> 3 ] |= ( 1<< (Crc& 7));\r
-}\r
-\r
-/**\r
- Start the link negotiation\r
-\r
- This routine calls ::Ax88772PhyWrite to start the PHY's link\r
- negotiation.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
- @retval EFI_SUCCESS The link negotiation was started.\r
- @retval other Failed to start the link negotiation.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772NegotiateLinkStart (\r
- IN NIC_DEVICE * pNicDevice\r
- )\r
-{\r
- UINT16 Control;\r
- EFI_STATUS Status;\r
- int i; \r
- //\r
- // Set the supported capabilities.\r
- //\r
- Status = Ax88772PhyWrite ( pNicDevice,\r
- PHY_ANAR,\r
- AN_CSMA_CD\r
- | AN_TX_FDX | AN_TX_HDX\r
- | AN_10_FDX | AN_10_HDX );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Set the link speed and duplex\r
- //\r
- Control = BMCR_AUTONEGOTIATION_ENABLE\r
- | BMCR_RESTART_AUTONEGOTIATION;\r
- if ( pNicDevice->b100Mbps ) {\r
- Control |= BMCR_100MBPS;\r
- }\r
- if ( pNicDevice->bFullDuplex ) {\r
- Control |= BMCR_FULL_DUPLEX;\r
- }\r
- Status = Ax88772PhyWrite ( pNicDevice, PHY_BMCR, Control );\r
- }\r
- \r
- if (!EFI_ERROR(Status)) {\r
- i = 0;\r
- do {\r
- \r
- if (pNicDevice->bComplete && pNicDevice->bLinkUp) {\r
- pNicDevice->SimpleNetwork.Mode->MediaPresent \r
- = pNicDevice->bLinkUp & pNicDevice->bComplete;\r
- break;\r
- }\r
- else {\r
- gBS->Stall(AUTONEG_DELAY);\r
- Status = Ax88772NegotiateLinkComplete ( pNicDevice,\r
- &pNicDevice->PollCount,\r
- &pNicDevice->bComplete,\r
- &pNicDevice->bLinkUp,\r
- &pNicDevice->b100Mbps,\r
- &pNicDevice->bFullDuplex );\r
- i++;\r
- }\r
- }while(!pNicDevice->bLinkUp && i < AUTONEG_POLLCNT);\r
- }\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Complete the negotiation of the PHY link\r
-\r
- This routine calls ::Ax88772PhyRead to determine if the\r
- link negotiation is complete.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in, out] pPollCount Address of number of times this routine was polled\r
- @param [out] pbComplete Address of boolean to receive complate status.\r
- @param [out] pbLinkUp Address of boolean to receive link status, TRUE=up.\r
- @param [out] pbHiSpeed Address of boolean to receive link speed, TRUE=100Mbps.\r
- @param [out] pbFullDuplex Address of boolean to receive link duplex, TRUE=full.\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772NegotiateLinkComplete (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN OUT UINTN * pPollCount,\r
- OUT BOOLEAN * pbComplete,\r
- OUT BOOLEAN * pbLinkUp,\r
- OUT BOOLEAN * pbHiSpeed,\r
- OUT BOOLEAN * pbFullDuplex\r
- )\r
-{\r
- UINT16 Mask;\r
- UINT16 PhyData;\r
- EFI_STATUS Status;\r
- \r
- //\r
- // Determine if the link is up.\r
- //\r
- *pbComplete = FALSE; \r
-\r
- //\r
- // Get the link status\r
- //\r
- Status = Ax88772PhyRead ( pNicDevice,\r
- PHY_BMSR,\r
- &PhyData );\r
-\r
- if ( !EFI_ERROR ( Status )) {\r
- *pbLinkUp = (BOOLEAN)( 0 != ( PhyData & BMSR_LINKST ));\r
- if ( 0 == *pbLinkUp ) {\r
- DEBUG (( EFI_D_INFO, "Link Down\n" ));\r
- } \r
- else {\r
- *pbComplete = (BOOLEAN)( 0 != ( PhyData & 0x20 ));\r
- if ( 0 == *pbComplete ) {\r
- DEBUG (( EFI_D_INFO, "Autoneg is not yet Complete\n" ));\r
- }\r
- else {\r
- Status = Ax88772PhyRead ( pNicDevice,\r
- PHY_ANLPAR,\r
- &PhyData );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Autonegotiation is complete\r
- // Determine the link speed.\r
- //\r
- *pbHiSpeed = (BOOLEAN)( 0 != ( PhyData & ( AN_TX_FDX | AN_TX_HDX )));\r
-\r
- //\r
- // Determine the link duplex.\r
- //\r
- Mask = ( *pbHiSpeed ) ? AN_TX_FDX : AN_10_FDX;\r
- *pbFullDuplex = (BOOLEAN)( 0 != ( PhyData & Mask ));\r
- }\r
- } \r
- }\r
- } \r
- else {\r
- DEBUG (( EFI_D_ERROR, "Failed to read BMCR\n" ));\r
- }\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Read a register from the PHY\r
-\r
- This routine calls ::Ax88772UsbCommand to read a PHY register.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RegisterAddress Number of the register to read.\r
- @param [in, out] pPhyData Address of a buffer to receive the PHY register value\r
-\r
- @retval EFI_SUCCESS The PHY data is available.\r
- @retval other The PHY data is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772PhyRead (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 RegisterAddress,\r
- IN OUT UINT16 * pPhyData\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Request access to the PHY\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_ACCESS_SOFTWARE; \r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Read the PHY register address.\r
- //\r
- SetupMsg.RequestType = USB_ENDPOINT_DIR_IN\r
- | USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_REG_READ;\r
- SetupMsg.Value = pNicDevice->PhyId;\r
- SetupMsg.Index = RegisterAddress;\r
- SetupMsg.Length = sizeof ( *pPhyData );\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- pPhyData );\r
- if ( !EFI_ERROR ( Status )) {\r
-\r
- //\r
- // Release the PHY to the hardware\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_ACCESS_HARDWARE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- }\r
- }\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Write to a PHY register\r
-\r
- This routine calls ::Ax88772UsbCommand to write a PHY register.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RegisterAddress Number of the register to read.\r
- @param [in] PhyData Address of a buffer to receive the PHY register value\r
-\r
- @retval EFI_SUCCESS The PHY data was written.\r
- @retval other Failed to wwrite the PHY register.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772PhyWrite (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 RegisterAddress,\r
- IN UINT16 PhyData\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Request access to the PHY\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_ACCESS_SOFTWARE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Write the PHY register\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_REG_WRITE;\r
- SetupMsg.Value = pNicDevice->PhyId;\r
- SetupMsg.Index = RegisterAddress;\r
- SetupMsg.Length = sizeof ( PhyData );\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- &PhyData );\r
- if ( !EFI_ERROR ( Status )) {\r
-\r
- //\r
- // Release the PHY to the hardware\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_ACCESS_HARDWARE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Reset the AX88772\r
-\r
- This routine uses ::Ax88772UsbCommand to reset the network\r
- adapter. This routine also uses ::Ax88772PhyWrite to reset\r
- the PHY.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772Reset (\r
- IN NIC_DEVICE * pNicDevice\r
- )\r
-{\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
- \r
- EFI_USB_IO_PROTOCOL *pUsbIo;\r
- EFI_USB_DEVICE_DESCRIPTOR Device;\r
- \r
- pUsbIo = pNicDevice->pUsbIo;\r
- Status = pUsbIo->UsbGetDeviceDescriptor ( pUsbIo, &Device );\r
-\r
- if (EFI_ERROR(Status)) goto err; \r
-\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_ACCESS_HARDWARE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- \r
- if (EFI_ERROR(Status)) goto err; \r
- \r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_SELECT;\r
- SetupMsg.Value = SPHY_PSEL;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- \r
- if (EFI_ERROR(Status)) goto err; \r
- \r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE; \r
- SetupMsg.Request = CMD_RESET;\r
- SetupMsg.Value = SRR_IPRL ;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL ); \r
- \r
- if (EFI_ERROR(Status)) goto err; \r
- \r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE; \r
- SetupMsg.Request = CMD_RESET;\r
- SetupMsg.Value = SRR_IPPD | SRR_IPRL ;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- \r
- gBS->Stall ( 200000 );\r
- \r
- if (EFI_ERROR(Status)) goto err; \r
- \r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_RESET;\r
- SetupMsg.Value = SRR_IPRL ;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL ); \r
- \r
- gBS->Stall ( 200000 ); \r
- \r
- if (EFI_ERROR(Status)) goto err; \r
- \r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_RESET;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- \r
- if (EFI_ERROR(Status)) goto err; \r
- \r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_PHY_SELECT;\r
- SetupMsg.Value = SPHY_PSEL;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL ); \r
- \r
- if (EFI_ERROR(Status)) goto err; \r
- \r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_RESET;\r
- SetupMsg.Value = SRR_IPRL | SRR_BZ | SRR_BZTYPE;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- \r
- if (EFI_ERROR(Status)) goto err; \r
- \r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_RX_CONTROL_WRITE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- \r
- if (EFI_ERROR(Status)) goto err; \r
-\r
- if (pNicDevice->Flags != FLAG_TYPE_AX88772) {\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_RXQTC;\r
- SetupMsg.Value = 0x8000;\r
- SetupMsg.Index = 0x8001;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- }\r
-\r
-err:\r
- return Status;\r
-}\r
-\r
-/**\r
- Enable or disable the receiver\r
-\r
- This routine calls ::Ax88772UsbCommand to update the\r
- receiver state. This routine also calls ::Ax88772MacAddressSet\r
- to establish the MAC address for the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RxFilter Simple network RX filter mask value\r
-\r
- @retval EFI_SUCCESS The MAC address was set.\r
- @retval other The MAC address was not set.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772RxControl (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT32 RxFilter\r
- )\r
-{\r
- UINT16 MediumStatus;\r
- UINT16 RxControl;\r
- USB_DEVICE_REQUEST SetupMsg;\r
- EFI_STATUS Status;\r
- EFI_USB_IO_PROTOCOL *pUsbIo;\r
- EFI_USB_DEVICE_DESCRIPTOR Device;\r
- \r
- pUsbIo = pNicDevice->pUsbIo;\r
- Status = pUsbIo->UsbGetDeviceDescriptor ( pUsbIo, &Device );\r
- \r
- if (EFI_ERROR(Status)) {\r
- DEBUG (( EFI_D_ERROR, "Failed to get device descriptor\n" ));\r
- return Status;\r
- }\r
-\r
- //\r
- // Enable the receiver if something is to be received\r
- //\r
- \r
- if ( 0 != RxFilter ) {\r
- //\r
- // Enable the receiver\r
- //\r
- SetupMsg.RequestType = USB_ENDPOINT_DIR_IN\r
- | USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MEDIUM_STATUS_READ; \r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = sizeof ( MediumStatus );\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- &MediumStatus );\r
- if ( !EFI_ERROR ( Status )) {\r
- if ( 0 == ( MediumStatus & MS_RE )) {\r
- MediumStatus |= MS_RE | MS_ONE;\r
- \r
- if ( pNicDevice->bFullDuplex )\r
- MediumStatus |= MS_TFC | MS_RFC | MS_FD;\r
- else\r
- MediumStatus &= ~(MS_TFC | MS_RFC | MS_FD);\r
- \r
- if ( pNicDevice->b100Mbps )\r
- MediumStatus |= MS_PS;\r
- else\r
- MediumStatus &= ~MS_PS;\r
- \r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MEDIUM_STATUS_WRITE;\r
- SetupMsg.Value = MediumStatus;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( EFI_ERROR ( Status )) {\r
- DEBUG (( EFI_D_ERROR, "Failed to enable receiver, Status: %r\r\n",\r
- Status ));\r
- }\r
- }\r
- }\r
- else {\r
- DEBUG (( EFI_D_ERROR, "Failed to read receiver status, Status: %r\r\n",\r
- Status ));\r
- }\r
- }\r
- \r
- RxControl = RXC_SO | RXC_RH1M; \r
- //\r
- // Enable multicast if requested\r
- //\r
- if ( 0 != ( RxFilter & EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST )) {\r
- RxControl |= RXC_AM;\r
- //\r
- // Update the multicast hash table\r
- //\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_MULTICAST_HASH_WRITE;\r
- SetupMsg.Value = 0;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = sizeof ( pNicDevice ->MulticastHash );\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- &pNicDevice->MulticastHash );\r
- }\r
- //\r
- // Enable all multicast if requested\r
- //\r
- if ( 0 != ( RxFilter & EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS_MULTICAST )) {\r
- RxControl |= RXC_AMALL;\r
- }\r
-\r
- //\r
- // Enable broadcast if requested\r
- //\r
- if ( 0 != ( RxFilter & EFI_SIMPLE_NETWORK_RECEIVE_BROADCAST )) {\r
- RxControl |= RXC_AB;\r
- }\r
-\r
- //\r
- // Enable promiscuous mode if requested\r
- //\r
- if ( 0 != ( RxFilter & EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS )) {\r
- RxControl |= RXC_PRO;\r
- }\r
- \r
- //\r
- // Update the receiver control\r
- //\r
- if (pNicDevice->CurRxControl != RxControl) {\r
- SetupMsg.RequestType = USB_REQ_TYPE_VENDOR\r
- | USB_TARGET_DEVICE;\r
- SetupMsg.Request = CMD_RX_CONTROL_WRITE;\r
- SetupMsg.Value = RxControl;\r
- SetupMsg.Index = 0;\r
- SetupMsg.Length = 0;\r
- Status = Ax88772UsbCommand ( pNicDevice,\r
- &SetupMsg,\r
- NULL );\r
- if ( !EFI_ERROR ( Status )) {\r
- pNicDevice->CurRxControl = RxControl;\r
- \r
- }\r
- else {\r
- DEBUG (( EFI_D_ERROR, "ERROR - Failed to set receiver control, Status: %r\r\n",\r
- Status ));\r
- }\r
- }\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Read an SROM location\r
-\r
- This routine calls ::Ax88772UsbCommand to read data from the\r
- SROM.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] Address SROM address\r
- @param [out] pData Buffer to receive the data\r
-\r
- @retval EFI_SUCCESS The read was successful\r
- @retval other The read failed\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772SromRead (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT32 Address,\r
- OUT UINT16 * pData\r
- )\r
-{ \r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- Send a command to the USB device.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pRequest Pointer to the request structure\r
- @param [in, out] pBuffer Data buffer address\r
-\r
- @retval EFI_SUCCESS The USB transfer was successful\r
- @retval other The USB transfer failed\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772UsbCommand (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN USB_DEVICE_REQUEST * pRequest,\r
- IN OUT VOID * pBuffer\r
- )\r
-{\r
- UINT32 CmdStatus;\r
- EFI_USB_DATA_DIRECTION Direction;\r
- EFI_USB_IO_PROTOCOL * pUsbIo;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Determine the transfer direction\r
- //\r
- Direction = EfiUsbNoData;\r
- if ( 0 != pRequest->Length ) {\r
- Direction = ( 0 != ( pRequest->RequestType & USB_ENDPOINT_DIR_IN ))\r
- ? EfiUsbDataIn : EfiUsbDataOut;\r
- }\r
-\r
- //\r
- // Issue the command\r
- //\r
- pUsbIo = pNicDevice->pUsbIo;\r
- Status = pUsbIo->UsbControlTransfer ( pUsbIo,\r
- pRequest,\r
- Direction,\r
- USB_BUS_TIMEOUT,\r
- pBuffer,\r
- pRequest->Length,\r
- &CmdStatus );\r
- //\r
- // Determine the operation status\r
- //\r
- if ( !EFI_ERROR ( Status )) {\r
- Status = CmdStatus;\r
- }\r
- else {\r
- //\r
- // Only use status values associated with the Simple Network protocol\r
- //\r
- if ( EFI_TIMEOUT == Status ) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- }\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
- Definitions for ASIX AX88772 Ethernet adapter.\r
-\r
- Copyright (c) 2011 - 2015, Intel Corporation. All rights reserved.\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _AX88772_H_\r
-#define _AX88772_H_\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Guid/EventGroup.h>\r
-\r
-#include <IndustryStandard/Pci.h>\r
-\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiRuntimeLib.h>\r
-\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/LoadedImage.h>\r
-#include <Protocol/NetworkInterfaceIdentifier.h>\r
-#include <Protocol/SimpleNetwork.h>\r
-#include <Protocol/UsbIo.h>\r
-\r
-#define MAX_QUEUE_SIZE 50\r
-#define MAX_BULKIN_SIZE 16384\r
-#define HW_HDR_LENGTH 8\r
-\r
-\r
-#define MAX_LINKIDLE_THRESHOLD 20000\r
-\r
-\r
-\r
-//------------------------------------------------------------------------------\r
-// Macros\r
-//------------------------------------------------------------------------------\r
-\r
-#if defined(_MSC_VER) /* Handle Microsoft VC++ compiler specifics. */\r
-#define DBG_ENTER() DEBUG (( 0xffffffff, "Entering " __FUNCTION__ "\n" )) ///< Display routine entry\r
-#define DBG_EXIT() DEBUG (( 0xffffffff, "Exiting " __FUNCTION__ "\n" )) ///< Display routine exit\r
-#define DBG_EXIT_DEC(Status) DEBUG (( 0xffffffff, "Exiting " __FUNCTION__ ", Status: %d\n", Status )) ///< Display routine exit with decimal value\r
-#define DBG_EXIT_HEX(Status) DEBUG (( 0xffffffff, "Exiting " __FUNCTION__ ", Status: 0x%08x\n", Status )) ///< Display routine exit with hex value\r
-#define DBG_EXIT_STATUS(Status) DEBUG (( 0xffffffff, "Exiting " __FUNCTION__ ", Status: %r\n", Status )) ///< Display routine exit with status value\r
-#define DBG_EXIT_TF(Status) DEBUG (( 0xffffffff, "Exiting " __FUNCTION__ ", returning %s\n", (FALSE == Status) ? L"FALSE" : L"TRUE" )) ///< Display routine with TRUE/FALSE value\r
-#else // _MSC_VER\r
-#define DBG_ENTER() ///< Display routine entry\r
-#define DBG_EXIT() ///< Display routine exit\r
-#define DBG_EXIT_DEC(Status) ///< Display routine exit with decimal value\r
-#define DBG_EXIT_HEX(Status) ///< Display routine exit with hex value\r
-#define DBG_EXIT_STATUS(Status) ///< Display routine exit with status value\r
-#define DBG_EXIT_TF(Status) ///< Display routine with TRUE/FALSE value\r
-#endif // _MSC_VER\r
-\r
-#define USB_IS_IN_ENDPOINT(EndPointAddr) (((EndPointAddr) & BIT7) != 0) ///< Return TRUE/FALSE for IN direction\r
-#define USB_IS_OUT_ENDPOINT(EndPointAddr) (((EndPointAddr) & BIT7) == 0) ///< Return TRUE/FALSE for OUT direction\r
-#define USB_IS_BULK_ENDPOINT(Attribute) (((Attribute) & (BIT0 | BIT1)) == USB_ENDPOINT_BULK) ///< Return TRUE/FALSE for BULK type\r
-#define USB_IS_INTERRUPT_ENDPOINT(Attribute) (((Attribute) & (BIT0 | BIT1)) == USB_ENDPOINT_INTERRUPT) ///< Return TRUE/FALSE for INTERRUPT type\r
-\r
-\r
-#define PRINT(_L_STR) (gST->ConOut->OutputString(gST->ConOut,(_L_STR)))\r
-//------------------------------------------------------------------------------\r
-// Constants\r
-//------------------------------------------------------------------------------\r
-\r
-#define DEBUG_RX_BROADCAST 0x40000000 ///< Display RX broadcast messages\r
-#define DEBUG_RX_MULTICAST 0x20000000 ///< Display RX multicast messages\r
-#define DEBUG_RX_UNICAST 0x10000000 ///< Display RX unicast messages\r
-#define DEBUG_MAC_ADDRESS 0x08000000 ///< Display the MAC address\r
-#define DEBUG_LINK 0x04000000 ///< Display the link status\r
-#define DEBUG_TX 0x02000000 ///< Display the TX messages\r
-#define DEBUG_PHY 0x01000000 ///< Display the PHY register values\r
-#define DEBUG_SROM 0x00800000 ///< Display the SROM contents\r
-#define DEBUG_TIMER 0x00400000 ///< Display the timer routine entry/exit\r
-#define DEBUG_TPL 0x00200000 ///< Display the timer routine entry/exit\r
-\r
-#define AX88772_MAX_PKT_SIZE 2048 ///< Maximum packet size\r
-\r
-#define ETHERNET_HEADER_SIZE sizeof ( ETHERNET_HEADER ) ///< Size in bytes of the Ethernet header\r
-#define MIN_ETHERNET_PKT_SIZE 60 ///< Minimum packet size including Ethernet header\r
-#define MAX_ETHERNET_PKT_SIZE 1500 ///< Ethernet spec 3.1.1: Minimum packet size\r
-\r
-#define USB_NETWORK_CLASS 0x09 ///< USB Network class code\r
-#define USB_BUS_TIMEOUT 1000 ///< USB timeout in milliseconds\r
-\r
-#define TIMER_MSEC 20 ///< Polling interval for the NIC\r
-//#define TPL_AX88772 TPL_CALLBACK ///< TPL for routine synchronization\r
-\r
-#define HC_DEBUG 0\r
-#define BULKIN_TIMEOUT 20\r
-#define AUTONEG_DELAY 500000\r
-#define AUTONEG_POLLCNT 20\r
-\r
-/**\r
- Verify new TPL value\r
-\r
- This macro which is enabled when debug is enabled verifies that\r
- the new TPL value is >= the current TPL value.\r
-**/\r
-#ifdef VERIFY_TPL\r
-#undef VERIFY_TPL\r
-#endif // VERIFY_TPL\r
-\r
-#if !defined(MDEPKG_NDEBUG)\r
-\r
-#define VERIFY_TPL(tpl) \\r
-{ \\r
- EFI_TPL PreviousTpl; \\r
- \\r
- PreviousTpl = gBS->RaiseTPL ( TPL_HIGH_LEVEL ); \\r
- gBS->RestoreTPL ( PreviousTpl ); \\r
- if ( PreviousTpl > tpl ) { \\r
- DEBUG (( DEBUG_ERROR, "Current TPL: %d, New TPL: %d\r\n", PreviousTpl, tpl )); \\r
- ASSERT ( PreviousTpl <= tpl ); \\r
- } \\r
-}\r
-\r
-#else // MDEPKG_NDEBUG\r
-\r
-#define VERIFY_TPL(tpl)\r
-\r
-#endif // MDEPKG_NDEBUG\r
-\r
-//------------------------------------------------------------------------------\r
-// Hardware Definition\r
-//------------------------------------------------------------------------------\r
-\r
-#define FreeQueueSize 10\r
-\r
-#define DEV_SIGNATURE SIGNATURE_32 ('A','X','8','8') ///< Signature of data structures in memory\r
-\r
-#define RESET_MSEC 1000 ///< Reset duration\r
-#define PHY_RESET_MSEC 500 ///< PHY reset duration\r
-\r
-//\r
-// RX Control register\r
-//\r
-\r
-#define RXC_PRO 0x0001 ///< Receive all packets\r
-#define RXC_AMALL 0x0002 ///< Receive all multicast packets\r
-#define RXC_SEP 0x0004 ///< Save error packets\r
-#define RXC_AB 0x0008 ///< Receive broadcast packets\r
-#define RXC_AM 0x0010 ///< Use multicast destination address hash table\r
-#define RXC_AP 0x0020 ///< Accept physical address from Multicast Filter\r
-#define RXC_SO 0x0080 ///< Start operation\r
-#define RXC_MFB 0x0300 ///< Maximum frame burst\r
-#define RXC_MFB_2048 0 ///< Maximum frame size: 2048 bytes\r
-#define RXC_MFB_4096 0x0100 ///< Maximum frame size: 4096 bytes\r
-#define RXC_MFB_8192 0x0200 ///< Maximum frame size: 8192 bytes\r
-#define RXC_MFB_16384 0x0300 ///< Maximum frame size: 16384 bytes\r
-\r
-/*Freddy*/\r
-#define RXC_RH1M 0x0100 ///< Rx header 1\r
-#define RXC_RH2M 0x0200 ///< Rx header 2\r
-#define RXC_RH3M 0x0400 ///< Rx header 3\r
-/*Freddy*/\r
-\r
-//\r
-// Medium Status register\r
-//\r
-\r
-#define MS_FD 0x0002 ///< Full duplex\r
-#define MS_ONE 0x0004 ///< Must be one\r
-#define MS_RFC 0x0010 ///< RX flow control enable\r
-#define MS_TFC 0x0020 ///< TX flow control enable\r
-#define MS_PF 0x0080 ///< Pause frame enable\r
-#define MS_RE 0x0100 ///< Receive enable\r
-#define MS_PS 0x0200 ///< Port speed 1=100, 0=10 Mbps\r
-#define MS_SBP 0x0800 ///< Stop back pressure\r
-#define MS_SM 0x1000 ///< Super MAC support\r
-\r
-//\r
-// Software PHY Select register\r
-//\r
-\r
-#define SPHY_PSEL (1 << 0) ///< Select internal PHY\r
-#define SPHY_SSMII (1 << 2)\r
-#define SPHY_SSEN (1 << 4)\r
-#define SPHY_ASEL 0x02 ///< 1=Auto select, 0=Manual select\r
-\r
-//\r
-// Software Reset register\r
-//\r
-\r
-#define SRR_RR 0x01 ///< Clear receive frame length error\r
-#define SRR_RT 0x02 ///< Clear transmit frame length error\r
-#define SRR_BZTYPE 0x04 ///< External PHY reset pin tri-state enable\r
-#define SRR_PRL 0x08 ///< External PHY reset pin level\r
-#define SRR_BZ 0x10 ///< Force Bulk to return zero length packet\r
-#define SRR_IPRL 0x20 ///< Internal PHY reset control\r
-#define SRR_IPPD 0x40 ///< Internal PHY power down\r
-\r
-//\r
-// PHY ID values\r
-//\r
-\r
-#define PHY_ID_INTERNAL 0x0010 ///< Internal PHY\r
-\r
-//\r
-// USB Commands\r
-//\r
-\r
-#define CMD_PHY_ACCESS_SOFTWARE 0x06 ///< Software in control of PHY\r
-#define CMD_PHY_REG_READ 0x07 ///< Read PHY register, Value: PHY, Index: Register, Data: Register value\r
-#define CMD_PHY_REG_WRITE 0x08 ///< Write PHY register, Value: PHY, Index: Register, Data: New 16-bit value\r
-#define CMD_PHY_ACCESS_HARDWARE 0x0a ///< Hardware in control of PHY\r
-#define CMD_SROM_READ 0x0b ///< Read SROM register: Value: Address, Data: Value\r
-#define CMD_RX_CONTROL_WRITE 0x10 ///< Set the RX control register, Value: New value\r
-#define CMD_GAPS_WRITE 0x12 ///< Write the gaps register, Value: New value\r
-#define CMD_MAC_ADDRESS_READ 0x13 ///< Read the MAC address, Data: 6 byte MAC address\r
-#define CMD_MAC_ADDRESS_WRITE 0x14 ///< Set the MAC address, Data: New 6 byte MAC address\r
-#define CMD_MULTICAST_HASH_WRITE 0x16 ///< Write the multicast hash table, Data: New 8 byte value\r
-#define CMD_MULTICAST_HASH_READ 0x16 ///< Read the multicast hash table\r
-#define CMD_MEDIUM_STATUS_READ 0x1a ///< Read medium status register, Data: Register value\r
-#define CMD_MEDIUM_STATUS_WRITE 0x1b ///< Write medium status register, Value: New value\r
-#define CMD_WRITE_GPIOS 0x1f\r
-#define CMD_RESET 0x20 ///< Reset register, Value: New value\r
-#define CMD_PHY_SELECT 0x22 ///< PHY select register, Value: New value\r
-\r
-/*Freddy*/\r
-#define CMD_RXQTC 0x2a ///< RX Queue Cascade Threshold Control Register\r
-/*Freddy*/\r
-\r
-//------------------------------\r
-// USB Endpoints\r
-//------------------------------\r
-\r
-#define CONTROL_ENDPOINT 0 ///< Control endpoint\r
-#define INTERRUPT_ENDPOINT 1 ///< Interrupt endpoint\r
-#define BULK_IN_ENDPOINT 2 ///< Receive endpoint\r
-#define BULK_OUT_ENDPOINT 3 ///< Transmit endpoint\r
-\r
-//------------------------------\r
-// PHY Registers\r
-//------------------------------\r
-\r
-#define PHY_BMCR 0 ///< Control register\r
-#define PHY_BMSR 1 ///< Status register\r
-#define PHY_ANAR 4 ///< Autonegotiation advertisement register\r
-#define PHY_ANLPAR 5 ///< Autonegotiation link parter ability register\r
-#define PHY_ANER 6 ///< Autonegotiation expansion register\r
-\r
-// BMCR - Register 0\r
-\r
-#define BMCR_RESET 0x8000 ///< 1 = Reset the PHY, bit clears after reset\r
-#define BMCR_LOOPBACK 0x4000 ///< 1 = Loopback enabled\r
-#define BMCR_100MBPS 0x2000 ///< 100 Mbits/Sec\r
-#define BMCR_10MBPS 0 ///< 10 Mbits/Sec\r
-#define BMCR_AUTONEGOTIATION_ENABLE 0x1000 ///< 1 = Enable autonegotiation\r
-#define BMCR_POWER_DOWN 0x0800 ///< 1 = Power down\r
-#define BMCR_ISOLATE 0x0400 ///< 0 = Isolate PHY\r
-#define BMCR_RESTART_AUTONEGOTIATION 0x0200 ///< 1 = Restart autonegotiation\r
-#define BMCR_FULL_DUPLEX 0x0100 ///< Full duplex operation\r
-#define BMCR_HALF_DUPLEX 0 ///< Half duplex operation\r
-#define BMCR_COLLISION_TEST 0x0080 ///< 1 = Collision test enabled\r
-\r
-// BSMR - Register 1\r
-\r
-#define BMSR_100BASET4 0x8000 ///< 1 = 100BASE-T4 mode\r
-#define BMSR_100BASETX_FDX 0x4000 ///< 1 = 100BASE-TX full duplex\r
-#define BMSR_100BASETX_HDX 0x2000 ///< 1 = 100BASE-TX half duplex\r
-#define BMSR_10BASET_FDX 0x1000 ///< 1 = 10BASE-T full duplex\r
-#define BMSR_10BASET_HDX 0x0800 ///< 1 = 10BASE-T half duplex\r
-#define BMSR_MF 0x0040 ///< 1 = PHY accepts frames with preamble suppressed\r
-#define BMSR_AUTONEG_CMPLT 0x0020 ///< 1 = Autonegotiation complete\r
-#define BMSR_RF 0x0010 ///< 1 = Remote fault\r
-#define BMSR_AUTONEG 0x0008 ///< 1 = Able to perform autonegotiation\r
-#define BMSR_LINKST 0x0004 ///< 1 = Link up\r
-#define BMSR_JABBER_DETECT 0x0002 ///< 1 = jabber condition detected\r
-#define BMSR_EXTENDED_CAPABILITY 0x0001 ///< 1 = Extended register capable\r
-\r
-// ANAR and ANLPAR Registers 4, 5\r
-\r
-#define AN_NP 0x8000 ///< 1 = Next page available\r
-#define AN_ACK 0x4000 ///< 1 = Link partner acknowledged\r
-#define AN_RF 0x2000 ///< 1 = Remote fault indicated by link partner\r
-#define AN_FCS 0x0400 ///< 1 = Flow control ability\r
-#define AN_T4 0x0200 ///< 1 = 100BASE-T4 support\r
-#define AN_TX_FDX 0x0100 ///< 1 = 100BASE-TX Full duplex\r
-#define AN_TX_HDX 0x0080 ///< 1 = 100BASE-TX support\r
-#define AN_10_FDX 0x0040 ///< 1 = 10BASE-T Full duplex\r
-#define AN_10_HDX 0x0020 ///< 1 = 10BASE-T support\r
-#define AN_CSMA_CD 0x0001 ///< 1 = IEEE 802.3 CSMA/CD support\r
-\r
-// asix_flags defines\r
-#define FLAG_NONE 0\r
-#define FLAG_TYPE_AX88172 BIT0\r
-#define FLAG_TYPE_AX88772 BIT1\r
-#define FLAG_TYPE_AX88772B BIT2\r
-#define FLAG_EEPROM_MAC BIT3 // initial mac address in eeprom\r
-\r
-//------------------------------------------------------------------------------\r
-// Data Types\r
-//------------------------------------------------------------------------------\r
-\r
-typedef struct {\r
- UINT16 VendorId;\r
- UINT16 ProductId;\r
- INT32 Flags;\r
-}ASIX_DONGLE;\r
-\r
-/**\r
- Ethernet header layout\r
-\r
- IEEE 802.3-2002 Part 3 specification, section 3.1.1.\r
-**/\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT8 dest_addr[PXE_HWADDR_LEN_ETHER]; ///< Destination LAN address\r
- UINT8 src_addr[PXE_HWADDR_LEN_ETHER]; ///< Source LAN address\r
- UINT16 type; ///< Protocol or length\r
-} ETHERNET_HEADER;\r
-#pragma pack()\r
-\r
-/**\r
- Receive and Transmit packet structure\r
-**/\r
-#pragma pack(1)\r
-typedef struct _RX_TX_PACKET {\r
- struct _RX_TX_PACKET * pNext; ///< Next receive packet\r
- UINT16 Length; ///< Packet length\r
- UINT16 LengthBar; ///< Complement of the length\r
- UINT8 Data[ AX88772_MAX_PKT_SIZE ]; ///< Received packet data\r
-} RX_TX_PACKET;\r
-#pragma pack()\r
-\r
-\r
-#pragma pack(1)\r
-typedef struct _RX_PKT {\r
- struct _RX_PKT *pNext;\r
- BOOLEAN f_Used;\r
- UINT16 Length;\r
- UINT8 Data [AX88772_MAX_PKT_SIZE] ;\r
-} RX_PKT;\r
-#pragma pack()\r
-\r
-/**\r
- AX88772 control structure\r
-\r
- The driver uses this structure to manage the Asix AX88772 10/100\r
- Ethernet controller.\r
-**/\r
-typedef struct {\r
- UINTN Signature; ///< Structure identification\r
-\r
- //\r
- // USB data\r
- //\r
- EFI_HANDLE Controller; ///< Controller handle\r
- EFI_USB_IO_PROTOCOL * pUsbIo; ///< USB driver interface\r
-\r
- //\r
- // Simple network protocol data\r
- //\r
- EFI_SIMPLE_NETWORK_PROTOCOL SimpleNetwork; ///< Driver's network stack interface\r
- EFI_SIMPLE_NETWORK_PROTOCOL SimpleNetwork_Backup;\r
- EFI_SIMPLE_NETWORK_MODE SimpleNetworkData; ///< Data for simple network\r
-\r
- //\r
- // Ethernet controller data\r
- //\r
- BOOLEAN bInitialized; ///< Controller initialized\r
- VOID * pTxBuffer; ///< Last transmit buffer\r
- UINT16 PhyId; ///< PHY ID\r
-\r
- //\r
- // Link state\r
- //\r
- BOOLEAN b100Mbps; ///< Current link speed, FALSE = 10 Mbps\r
- BOOLEAN bComplete; ///< Current state of auto-negotiation\r
- BOOLEAN bFullDuplex; ///< Current duplex\r
- BOOLEAN bLinkUp; ///< Current link state\r
- UINTN LinkIdleCnt;\r
- UINTN PollCount; ///< Number of times the autonegotiation status was polled\r
- UINT16 CurRxControl;\r
- //\r
- // Receive buffer list\r
- //\r
- RX_TX_PACKET * pRxTest;\r
- RX_TX_PACKET * pTxTest;\r
-\r
- INT8 MulticastHash[8];\r
- EFI_MAC_ADDRESS MAC;\r
- BOOLEAN bHavePkt;\r
- \r
- EFI_DEVICE_PATH_PROTOCOL *MyDevPath;\r
- \r
- EFI_DRIVER_BINDING_PROTOCOL * DrvBind;\r
- \r
- RX_PKT * QueueHead;\r
- RX_PKT * pNextFill;\r
- RX_PKT * pFirstFill;\r
- UINTN PktCntInQueue;\r
- UINT8 * pBulkInBuff;\r
-\r
- INT32 Flags;\r
-\r
-} NIC_DEVICE;\r
-\r
-#define DEV_FROM_SIMPLE_NETWORK(a) CR (a, NIC_DEVICE, SimpleNetwork, DEV_SIGNATURE) ///< Locate NIC_DEVICE from Simple Network Protocol\r
-\r
-//------------------------------------------------------------------------------\r
-// Simple Network Protocol\r
-//------------------------------------------------------------------------------\r
-\r
-/**\r
- Reset the network adapter.\r
-\r
- Resets a network adapter and reinitializes it with the parameters that\r
- were provided in the previous call to Initialize (). The transmit and\r
- receive queues are cleared. Receive filters, the station address, the\r
- statistics, and the multicast-IP-to-HW MAC addresses are not reset by\r
- this call.\r
-\r
- This routine calls ::Ax88772Reset to perform the adapter specific\r
- reset operation. This routine also starts the link negotiation\r
- by calling ::Ax88772NegotiateLinkStart.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bExtendedVerification Indicates that the driver may perform a more\r
- exhaustive verification operation of the device\r
- during reset.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Reset (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bExtendedVerification\r
- );\r
-\r
-/**\r
- Initialize the simple network protocol.\r
-\r
- This routine calls ::Ax88772MacAddressGet to obtain the\r
- MAC address.\r
-\r
- @param [in] pNicDevice NIC_DEVICE_INSTANCE pointer\r
-\r
- @retval EFI_SUCCESS Setup was successful\r
-\r
-**/\r
-EFI_STATUS\r
-SN_Setup (\r
- IN NIC_DEVICE * pNicDevice\r
- );\r
-\r
-/**\r
- This routine starts the network interface.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_ALREADY_STARTED The network interface was already started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Start (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- );\r
-\r
-/**\r
- Set the MAC address.\r
- \r
- This function modifies or resets the current station address of a\r
- network interface. If Reset is TRUE, then the current station address\r
- is set ot the network interface's permanent address. If Reset if FALSE\r
- then the current station address is changed to the address specified by\r
- pNew.\r
-\r
- This routine calls ::Ax88772MacAddressSet to update the MAC address\r
- in the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bReset Flag used to reset the station address to the\r
- network interface's permanent address.\r
- @param [in] pNew New station address to be used for the network\r
- interface.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_StationAddress (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bReset,\r
- IN EFI_MAC_ADDRESS * pNew\r
- );\r
-\r
-/**\r
- This function resets or collects the statistics on a network interface.\r
- If the size of the statistics table specified by StatisticsSize is not\r
- big enough for all of the statistics that are collected by the network\r
- interface, then a partial buffer of statistics is returned in\r
- StatisticsTable.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bReset Set to TRUE to reset the statistics for the network interface.\r
- @param [in, out] pStatisticsSize On input the size, in bytes, of StatisticsTable. On output\r
- the size, in bytes, of the resulting table of statistics.\r
- @param [out] pStatisticsTable A pointer to the EFI_NETWORK_STATISTICS structure that\r
- conains the statistics.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_BUFFER_TOO_SMALL The pStatisticsTable is NULL or the buffer is too small.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Statistics (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bReset,\r
- IN OUT UINTN * pStatisticsSize,\r
- OUT EFI_NETWORK_STATISTICS * pStatisticsTable\r
- );\r
-\r
-/**\r
- This function stops a network interface. This call is only valid\r
- if the network interface is in the started state.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Stop (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- );\r
-\r
-/**\r
- This function releases the memory buffers assigned in the Initialize() call.\r
- Pending transmits and receives are lost, and interrupts are cleared and disabled.\r
- After this call, only Initialize() and Stop() calls may be used.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Shutdown (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- );\r
-\r
-/**\r
- Send a packet over the network.\r
-\r
- This function places the packet specified by Header and Buffer on\r
- the transmit queue. This function performs a non-blocking transmit\r
- operation. When the transmit is complete, the buffer is returned\r
- via the GetStatus() call.\r
-\r
- This routine calls ::Ax88772Rx to empty the network adapter of\r
- receive packets. The routine then passes the transmit packet\r
- to the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] HeaderSize The size, in bytes, of the media header to be filled in by\r
- the Transmit() function. If HeaderSize is non-zero, then\r
- it must be equal to SimpleNetwork->Mode->MediaHeaderSize\r
- and DestAddr and Protocol parameters must not be NULL.\r
- @param [in] BufferSize The size, in bytes, of the entire packet (media header and\r
- data) to be transmitted through the network interface.\r
- @param [in] pBuffer A pointer to the packet (media header followed by data) to\r
- to be transmitted. This parameter can not be NULL. If\r
- HeaderSize is zero, then the media header is Buffer must\r
- already be filled in by the caller. If HeaderSize is nonzero,\r
- then the media header will be filled in by the Transmit()\r
- function.\r
- @param [in] pSrcAddr The source HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored. If HeaderSize is nonzero and\r
- SrcAddr is NULL, then SimpleNetwork->Mode->CurrentAddress\r
- is used for the source HW MAC address.\r
- @param [in] pDestAddr The destination HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored.\r
- @param [in] pProtocol The type of header to build. If HeaderSize is zero, then\r
- this parameter is ignored.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_NOT_READY The network interface is too busy to accept this transmit request.\r
- @retval EFI_BUFFER_TOO_SMALL The BufferSize parameter is too small.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Transmit (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINTN HeaderSize,\r
- IN UINTN BufferSize,\r
- IN VOID * pBuffer,\r
- IN EFI_MAC_ADDRESS * pSrcAddr,\r
- IN EFI_MAC_ADDRESS * pDestAddr,\r
- IN UINT16 * pProtocol\r
- );\r
-\r
-//------------------------------------------------------------------------------\r
-// Support Routines\r
-//------------------------------------------------------------------------------\r
-\r
-/**\r
- Get the MAC address\r
-\r
- This routine calls ::Ax88772UsbCommand to request the MAC\r
- address from the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [out] pMacAddress Address of a six byte buffer to receive the MAC address.\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772MacAddressGet (\r
- IN NIC_DEVICE * pNicDevice,\r
- OUT UINT8 * pMacAddress\r
- );\r
-\r
-/**\r
- Set the MAC address\r
-\r
- This routine calls ::Ax88772UsbCommand to set the MAC address\r
- in the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pMacAddress Address of a six byte buffer to containing the new MAC address.\r
-\r
- @retval EFI_SUCCESS The MAC address was set.\r
- @retval other The MAC address was not set.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772MacAddressSet (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 * pMacAddress\r
- );\r
-\r
-/**\r
- Clear the multicast hash table\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
-**/\r
-VOID\r
-Ax88772MulticastClear (\r
- IN NIC_DEVICE * pNicDevice\r
- );\r
-\r
-/**\r
- Enable a multicast address in the multicast hash table\r
-\r
- This routine calls ::Ax88772Crc to compute the hash bit for\r
- this MAC address.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pMacAddress Address of a six byte buffer to containing the MAC address.\r
-\r
-**/\r
-VOID\r
-Ax88772MulticastSet (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 * pMacAddress\r
- );\r
-\r
-/**\r
- Start the link negotiation\r
-\r
- This routine calls ::Ax88772PhyWrite to start the PHY's link\r
- negotiation.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
- @retval EFI_SUCCESS The link negotiation was started.\r
- @retval other Failed to start the link negotiation.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772NegotiateLinkStart (\r
- IN NIC_DEVICE * pNicDevice\r
- );\r
-\r
-/**\r
- Complete the negotiation of the PHY link\r
-\r
- This routine calls ::Ax88772PhyRead to determine if the\r
- link negotiation is complete.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in, out] pPollCount Address of number of times this routine was polled\r
- @param [out] pbComplete Address of boolean to receive complate status.\r
- @param [out] pbLinkUp Address of boolean to receive link status, TRUE=up.\r
- @param [out] pbHiSpeed Address of boolean to receive link speed, TRUE=100Mbps.\r
- @param [out] pbFullDuplex Address of boolean to receive link duplex, TRUE=full.\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772NegotiateLinkComplete (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN OUT UINTN * pPollCount,\r
- OUT BOOLEAN * pbComplete,\r
- OUT BOOLEAN * pbLinkUp,\r
- OUT BOOLEAN * pbHiSpeed,\r
- OUT BOOLEAN * pbFullDuplex\r
- );\r
-\r
-/**\r
- Read a register from the PHY\r
-\r
- This routine calls ::Ax88772UsbCommand to read a PHY register.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RegisterAddress Number of the register to read.\r
- @param [in, out] pPhyData Address of a buffer to receive the PHY register value\r
-\r
- @retval EFI_SUCCESS The PHY data is available.\r
- @retval other The PHY data is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772PhyRead (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 RegisterAddress,\r
- IN OUT UINT16 * pPhyData\r
- );\r
-\r
-/**\r
- Write to a PHY register\r
-\r
- This routine calls ::Ax88772UsbCommand to write a PHY register.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RegisterAddress Number of the register to read.\r
- @param [in] PhyData Address of a buffer to receive the PHY register value\r
-\r
- @retval EFI_SUCCESS The PHY data was written.\r
- @retval other Failed to wwrite the PHY register.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772PhyWrite (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT8 RegisterAddress,\r
- IN UINT16 PhyData\r
- );\r
-\r
-/**\r
- Reset the AX88772\r
-\r
- This routine uses ::Ax88772UsbCommand to reset the network\r
- adapter. This routine also uses ::Ax88772PhyWrite to reset\r
- the PHY.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
-\r
- @retval EFI_SUCCESS The MAC address is available.\r
- @retval other The MAC address is not valid.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772Reset (\r
- IN NIC_DEVICE * pNicDevice\r
- );\r
-\r
-VOID\r
-Ax88772ChkLink (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN BOOLEAN bUpdateLink\r
- );\r
-\r
-/**\r
- Receive a frame from the network.\r
-\r
- This routine polls the USB receive interface for a packet. If a packet\r
- is available, this routine adds the receive packet to the list of\r
- pending receive packets.\r
-\r
- This routine calls ::Ax88772NegotiateLinkComplete to verify\r
- that the link is up. This routine also calls ::SN_Reset to\r
- reset the network adapter when necessary. Finally this\r
- routine attempts to receive one or more packets from the\r
- network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] bUpdateLink TRUE = Update link status\r
-\r
-**/\r
-VOID\r
-Ax88772Rx (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN BOOLEAN bUpdateLink\r
- );\r
-\r
-/**\r
- Enable or disable the receiver\r
-\r
- This routine calls ::Ax88772UsbCommand to update the\r
- receiver state. This routine also calls ::Ax88772MacAddressSet\r
- to establish the MAC address for the network adapter.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] RxFilter Simple network RX filter mask value\r
-\r
- @retval EFI_SUCCESS The MAC address was set.\r
- @retval other The MAC address was not set.\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772RxControl (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT32 RxFilter\r
- );\r
-\r
-/**\r
- Read an SROM location\r
-\r
- This routine calls ::Ax88772UsbCommand to read data from the\r
- SROM.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] Address SROM address\r
- @param [out] pData Buffer to receive the data\r
-\r
- @retval EFI_SUCCESS The read was successful\r
- @retval other The read failed\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772SromRead (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN UINT32 Address,\r
- OUT UINT16 * pData\r
- );\r
-\r
-/**\r
- Send a command to the USB device.\r
-\r
- @param [in] pNicDevice Pointer to the NIC_DEVICE structure\r
- @param [in] pRequest Pointer to the request structure\r
- @param [in, out] pBuffer Data buffer address\r
-\r
- @retval EFI_SUCCESS The USB transfer was successful\r
- @retval other The USB transfer failed\r
-\r
-**/\r
-EFI_STATUS\r
-Ax88772UsbCommand (\r
- IN NIC_DEVICE * pNicDevice,\r
- IN USB_DEVICE_REQUEST * pRequest,\r
- IN OUT VOID * pBuffer\r
- );\r
-\r
-//------------------------------------------------------------------------------\r
-// EFI Component Name Protocol Support\r
-//------------------------------------------------------------------------------\r
-\r
-extern EFI_COMPONENT_NAME_PROTOCOL gComponentName; ///< Component name protocol declaration\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gComponentName2; ///< Component name 2 protocol declaration\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param [in] pThis A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param [in] pLanguage A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 3066 or ISO 639-2 language code format.\r
- @param [out] ppDriverName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL * pThis,\r
- IN CHAR8 * pLanguage,\r
- OUT CHAR16 ** ppDriverName\r
- );\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param [in] pThis A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param [in] ControllerHandle The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
- @param [in] ChildHandle The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
- @param [in] pLanguage A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 3066 or ISO 639-2 language code format.\r
- @param [out] ppControllerName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL * pThis,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN OPTIONAL EFI_HANDLE ChildHandle,\r
- IN CHAR8 * pLanguage,\r
- OUT CHAR16 ** ppControllerName\r
- );\r
- \r
-VOID \r
-FillPkt2Queue (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINTN BufLength);\r
-\r
-//------------------------------------------------------------------------------\r
-\r
-#endif // _AX88772_H_\r
+++ /dev/null
-## @file\r
-# Component description file for ASIX AX88772 USB/Ethernet driver.\r
-#\r
-# This module provides support for the ASIX AX88772 USB/Ethernet adapter.\r
-# Copyright (c) 2011 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010018\r
- BASE_NAME = Ax88772b\r
- FILE_GUID = 95C8D770-E1A4-4422-B263-E32F14FD8186\r
- MODULE_TYPE = DXE_RUNTIME_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = EntryPoint\r
-\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- Ax88772.h\r
- Ax88772.c\r
- ComponentName.c\r
- DriverBinding.c\r
- SimpleNetwork.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
-\r
-[LibraryClasses]\r
- UefiLib\r
- UefiBootServicesTableLib\r
- BaseMemoryLib\r
- DebugLib\r
- UefiRuntimeLib\r
- UefiDriverEntryPoint\r
-\r
-[Protocols] \r
- gEfiDevicePathProtocolGuid ## BY_START\r
- gEfiSimpleNetworkProtocolGuid ## BY_START\r
- gEfiUsbIoProtocolGuid ## TO_START\r
-\r
-[Depex]\r
- gEfiBdsArchProtocolGuid AND\r
- gEfiCpuArchProtocolGuid AND\r
- gEfiMetronomeArchProtocolGuid AND\r
- gEfiMonotonicCounterArchProtocolGuid AND\r
- gEfiRealTimeClockArchProtocolGuid AND\r
- gEfiResetArchProtocolGuid AND\r
- gEfiRuntimeArchProtocolGuid AND\r
- gEfiSecurityArchProtocolGuid AND\r
- gEfiTimerArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid AND\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiWatchdogTimerArchProtocolGuid\r
+++ /dev/null
-/** @file\r
- UEFI Component Name(2) protocol implementation.\r
-\r
- Copyright (c) 2011, Intel Corporation. All rights reserved.\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Ax88772.h"\r
-\r
-/**\r
- EFI Component Name Protocol declaration\r
-**/\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME_PROTOCOL gComponentName = {\r
- GetDriverName,\r
- GetControllerName,\r
- "eng"\r
-};\r
-\r
-/**\r
- EFI Component Name 2 Protocol declaration\r
-**/\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gComponentName2 = {\r
- (EFI_COMPONENT_NAME2_GET_DRIVER_NAME) GetDriverName,\r
- (EFI_COMPONENT_NAME2_GET_CONTROLLER_NAME) GetControllerName,\r
- "en"\r
-};\r
-\r
-\r
-/**\r
- Driver name table declaration\r
-**/\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE\r
-mDriverNameTable[] = {\r
- {"eng;en", L"ASIX AX88772B Ethernet Driver 1.0"},\r
- {NULL, NULL}\r
-};\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param [in] pThis A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param [in] pLanguage A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 3066 or ISO 639-2 language code format.\r
- @param [out] ppDriverName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL * pThis,\r
- IN CHAR8 * pLanguage,\r
- OUT CHAR16 ** ppDriverName\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = LookupUnicodeString2 (\r
- pLanguage,\r
- pThis->SupportedLanguages,\r
- mDriverNameTable,\r
- ppDriverName,\r
- (BOOLEAN)(pThis == &gComponentName)\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param [in] pThis A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
- @param [in] ControllerHandle The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
- @param [in] ChildHandle The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
- @param [in] pLanguage A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 3066 or ISO 639-2 language code format.\r
- @param [out] ppControllerName A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL * pThis,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN OPTIONAL EFI_HANDLE ChildHandle,\r
- IN CHAR8 * pLanguage,\r
- OUT CHAR16 ** ppControllerName\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Set the controller name\r
- //\r
- *ppControllerName = L"ASIX AX88772B USB Fast Ethernet Controller";\r
- Status = EFI_SUCCESS;\r
-\r
- //\r
- // Return the operation status\r
- //\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- Implement the driver binding protocol for Asix AX88772 Ethernet driver.\r
- \r
- Copyright (c) 2011-2013, Intel Corporation. All rights reserved.\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Ax88772.h"\r
-\r
-ASIX_DONGLE ASIX_DONGLES[] = {\r
- { 0x05AC, 0x1402, FLAG_TYPE_AX88772 }, // Apple USB Ethernet Adapter\r
- // ASIX 88772B\r
- { 0x0B95, 0x772B, FLAG_TYPE_AX88772B | FLAG_EEPROM_MAC },\r
- { 0x0000, 0x0000, FLAG_NONE } // END - Do not remove\r
-};\r
-\r
-/**\r
- Verify the controller type\r
-\r
- @param [in] pThis Protocol instance pointer.\r
- @param [in] Controller Handle of device to test.\r
- @param [in] pRemainingDevicePath Not used.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval other This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DriverSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL * pThis,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL * pRemainingDevicePath\r
- )\r
-{\r
- EFI_USB_DEVICE_DESCRIPTOR Device;\r
- EFI_USB_IO_PROTOCOL * pUsbIo;\r
- EFI_STATUS Status;\r
- UINT32 Index;\r
-\r
- //\r
- // Connect to the USB stack\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &pUsbIo,\r
- pThis->DriverBindingHandle, \r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (!EFI_ERROR ( Status )) {\r
-\r
- //\r
- // Get the interface descriptor to check the USB class and find a transport\r
- // protocol handler.\r
- //\r
- Status = pUsbIo->UsbGetDeviceDescriptor ( pUsbIo, &Device );\r
- if (EFI_ERROR ( Status )) {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- else {\r
- //\r
- // Validate the adapter\r
- //\r
- for (Index = 0; ASIX_DONGLES[Index].VendorId != 0; Index++) {\r
- if (ASIX_DONGLES[Index].VendorId == Device.IdVendor &&\r
- ASIX_DONGLES[Index].ProductId == Device.IdProduct) {\r
- DEBUG ((EFI_D_INFO, "Found the AX88772B\r\n"));\r
- break;\r
- }\r
- }\r
-\r
- if (ASIX_DONGLES[Index].VendorId == 0)\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- \r
- //\r
- // Done with the USB stack\r
- //\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- }\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Start this driver on Controller by opening UsbIo and DevicePath protocols.\r
- Initialize PXE structures, create a copy of the Controller Device Path with the\r
- NIC's MAC address appended to it, install the NetworkInterfaceIdentifier protocol\r
- on the newly created Device Path.\r
-\r
- @param [in] pThis Protocol instance pointer.\r
- @param [in] Controller Handle of device to work with.\r
- @param [in] pRemainingDevicePath Not used, always produce all possible children.\r
-\r
- @retval EFI_SUCCESS This driver is added to Controller.\r
- @retval other This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DriverStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL * pThis,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL * pRemainingDevicePath\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- NIC_DEVICE *pNicDevice;\r
- UINTN LengthInBytes;\r
- EFI_DEVICE_PATH_PROTOCOL *ParentDevicePath = NULL;\r
- MAC_ADDR_DEVICE_PATH MacDeviceNode;\r
- EFI_USB_DEVICE_DESCRIPTOR Device;\r
- UINT32 Index;\r
-\r
- //\r
- // Allocate the device structure\r
- //\r
- LengthInBytes = sizeof ( *pNicDevice );\r
- Status = gBS->AllocatePool (\r
- EfiRuntimeServicesData,\r
- LengthInBytes,\r
- (VOID **) &pNicDevice\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "gBS->AllocatePool:pNicDevice ERROR Status = %r\n", Status));\r
- goto EXIT;\r
- }\r
- \r
- //\r
- // Set the structure signature\r
- //\r
- ZeroMem ( pNicDevice, LengthInBytes );\r
- pNicDevice->Signature = DEV_SIGNATURE;\r
-\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &pNicDevice->pUsbIo,\r
- pThis->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "gBS->OpenProtocol:EFI_USB_IO_PROTOCOL ERROR Status = %r\n", Status));\r
- gBS->FreePool ( pNicDevice );\r
- goto EXIT;\r
- }\r
-\r
- //\r
- // Initialize the simple network protocol\r
- //\r
- Status = SN_Setup ( pNicDevice );\r
-\r
- if (EFI_ERROR(Status)){\r
- DEBUG ((EFI_D_ERROR, "SN_Setup ERROR Status = %r\n", Status));\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- gBS->FreePool ( pNicDevice );\r
- goto EXIT;\r
- }\r
-\r
- Status = pNicDevice->pUsbIo->UsbGetDeviceDescriptor ( pNicDevice->pUsbIo, &Device );\r
- if (EFI_ERROR ( Status )) {\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- gBS->FreePool ( pNicDevice );\r
- goto EXIT;\r
- } else {\r
- //\r
- // Validate the adapter\r
- //\r
- for (Index = 0; ASIX_DONGLES[Index].VendorId != 0; Index++) {\r
- if (ASIX_DONGLES[Index].VendorId == Device.IdVendor &&\r
- ASIX_DONGLES[Index].ProductId == Device.IdProduct) {\r
- break;\r
- }\r
- }\r
-\r
- if (ASIX_DONGLES[Index].VendorId == 0) {\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- gBS->FreePool ( pNicDevice );\r
- goto EXIT;\r
- }\r
-\r
- pNicDevice->Flags = ASIX_DONGLES[Index].Flags;\r
- }\r
-\r
- //\r
- // Set Device Path\r
- // \r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &ParentDevicePath,\r
- pThis->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "gBS->OpenProtocol:EFI_DEVICE_PATH_PROTOCOL error. Status = %r\n",\r
- Status)); \r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- gBS->FreePool ( pNicDevice );\r
- goto EXIT;\r
- }\r
-\r
- ZeroMem (&MacDeviceNode, sizeof (MAC_ADDR_DEVICE_PATH));\r
- MacDeviceNode.Header.Type = MESSAGING_DEVICE_PATH;\r
- MacDeviceNode.Header.SubType = MSG_MAC_ADDR_DP;\r
-\r
- SetDevicePathNodeLength (&MacDeviceNode.Header, sizeof (MAC_ADDR_DEVICE_PATH));\r
- \r
- CopyMem (&MacDeviceNode.MacAddress,\r
- &pNicDevice->SimpleNetworkData.CurrentAddress,\r
- PXE_HWADDR_LEN_ETHER);\r
- \r
- MacDeviceNode.IfType = pNicDevice->SimpleNetworkData.IfType;\r
-\r
- pNicDevice->MyDevPath = AppendDevicePathNode (\r
- ParentDevicePath,\r
- (EFI_DEVICE_PATH_PROTOCOL *) &MacDeviceNode\r
- );\r
-\r
- pNicDevice->Controller = NULL;\r
-\r
- //\r
- // Install both the simple network and device path protocols.\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &pNicDevice->Controller,\r
- &gEfiCallerIdGuid,\r
- pNicDevice,\r
- &gEfiSimpleNetworkProtocolGuid, \r
- &pNicDevice->SimpleNetwork,\r
- &gEfiDevicePathProtocolGuid,\r
- pNicDevice->MyDevPath,\r
- NULL\r
- );\r
-\r
- if (EFI_ERROR(Status)){\r
- DEBUG ((EFI_D_ERROR, "gBS->InstallMultipleProtocolInterfaces error. Status = %r\n",\r
- Status)); \r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller);\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- gBS->FreePool ( pNicDevice );\r
- goto EXIT;\r
- }\r
-\r
- //\r
- // Open For Child Device\r
- //\r
- Status = gBS->OpenProtocol ( \r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &pNicDevice->pUsbIo,\r
- pThis->DriverBindingHandle,\r
- pNicDevice->Controller,\r
- EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER\r
- );\r
-\r
- if (EFI_ERROR(Status)){\r
- gBS->UninstallMultipleProtocolInterfaces (\r
- &pNicDevice->Controller,\r
- &gEfiCallerIdGuid,\r
- pNicDevice,\r
- &gEfiSimpleNetworkProtocolGuid, \r
- &pNicDevice->SimpleNetwork,\r
- &gEfiDevicePathProtocolGuid,\r
- pNicDevice->MyDevPath,\r
- NULL\r
- );\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller);\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- gBS->FreePool ( pNicDevice );\r
- }\r
-\r
-EXIT:\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
- Stop this driver on Controller by removing NetworkInterfaceIdentifier protocol and\r
- closing the DevicePath and PciIo protocols on Controller.\r
-\r
- @param [in] pThis Protocol instance pointer.\r
- @param [in] Controller Handle of device to stop driver on.\r
- @param [in] NumberOfChildren How many children need to be stopped.\r
- @param [in] pChildHandleBuffer Not used.\r
-\r
- @retval EFI_SUCCESS This driver is removed Controller.\r
- @retval EFI_DEVICE_ERROR The device could not be stopped due to a device error.\r
- @retval other This driver was not removed from this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DriverStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL * pThis,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE * ChildHandleBuffer\r
- )\r
-{\r
- BOOLEAN AllChildrenStopped;\r
- UINTN Index;\r
- EFI_SIMPLE_NETWORK_PROTOCOL *SimpleNetwork;\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- NIC_DEVICE *pNicDevice;\r
- \r
- //\r
- // Complete all outstanding transactions to Controller.\r
- // Don't allow any new transaction to Controller to be started.\r
- //\r
- if (NumberOfChildren == 0) {\r
- \r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiSimpleNetworkProtocolGuid,\r
- (VOID **) &SimpleNetwork,\r
- pThis->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- \r
- if (EFI_ERROR(Status)) {\r
- //\r
- // This is a 2nd type handle(multi-lun root), it needs to close devicepath\r
- // and usbio protocol.\r
- //\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
- return EFI_SUCCESS;\r
- }\r
- \r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( SimpleNetwork );\r
- \r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- Controller, \r
- &gEfiCallerIdGuid,\r
- pNicDevice,\r
- &gEfiSimpleNetworkProtocolGuid, \r
- &pNicDevice->SimpleNetwork,\r
- &gEfiDevicePathProtocolGuid,\r
- pNicDevice->MyDevPath,\r
- NULL\r
- );\r
- \r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- //\r
- // Close the bus driver\r
- //\r
- Status = gBS->CloseProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- if (EFI_ERROR(Status)){\r
- DEBUG ((EFI_D_ERROR, "driver stop: gBS->CloseProtocol:EfiDevicePathProtocol error. Status %r\n", Status));\r
- }\r
-\r
- Status = gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- if (EFI_ERROR(Status)){\r
- DEBUG ((EFI_D_ERROR, "driver stop: gBS->CloseProtocol:EfiUsbIoProtocol error. Status %r\n", Status));\r
- }\r
- return EFI_SUCCESS;\r
- } \r
- AllChildrenStopped = TRUE;\r
-\r
- for (Index = 0; Index < NumberOfChildren; Index++) {\r
-\r
- Status = gBS->OpenProtocol (\r
- ChildHandleBuffer[Index],\r
- &gEfiSimpleNetworkProtocolGuid,\r
- (VOID **) &SimpleNetwork,\r
- pThis->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- \r
- if (EFI_ERROR (Status)) {\r
- AllChildrenStopped = FALSE;\r
- DEBUG ((EFI_D_ERROR, "Fail to stop No.%d multi-lun child handle when opening SimpleNetwork\n", (UINT32)Index));\r
- continue;\r
- } \r
- \r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( SimpleNetwork );\r
- \r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- pThis->DriverBindingHandle,\r
- ChildHandleBuffer[Index]\r
- ); \r
- \r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- ChildHandleBuffer[Index], \r
- &gEfiCallerIdGuid,\r
- pNicDevice,\r
- &gEfiSimpleNetworkProtocolGuid, \r
- &pNicDevice->SimpleNetwork,\r
- &gEfiDevicePathProtocolGuid,\r
- pNicDevice->MyDevPath,\r
- NULL\r
- );\r
- \r
- if (EFI_ERROR (Status)) {\r
- Status = gBS->OpenProtocol ( \r
- Controller,\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &pNicDevice->pUsbIo,\r
- pThis->DriverBindingHandle,\r
- ChildHandleBuffer[Index],\r
- EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER\r
- );\r
- }\r
- else {\r
- int i;\r
- RX_PKT * pCurr = pNicDevice->QueueHead;\r
- RX_PKT * pFree;\r
- \r
- for ( i = 0 ; i < MAX_QUEUE_SIZE ; i++) {\r
- if ( NULL != pCurr ) {\r
- pFree = pCurr;\r
- pCurr = pCurr->pNext;\r
- gBS->FreePool (pFree);\r
- }\r
- }\r
- \r
- if ( NULL != pNicDevice->pRxTest)\r
- gBS->FreePool (pNicDevice->pRxTest);\r
-\r
- if ( NULL != pNicDevice->pTxTest)\r
- gBS->FreePool (pNicDevice->pTxTest);\r
-\r
- if ( NULL != pNicDevice->MyDevPath)\r
- gBS->FreePool (pNicDevice->MyDevPath);\r
- \r
- if ( NULL != pNicDevice)\r
- gBS->FreePool (pNicDevice);\r
- }\r
- }\r
- \r
- if (!AllChildrenStopped) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Driver binding protocol declaration\r
-**/\r
-EFI_DRIVER_BINDING_PROTOCOL gDriverBinding = {\r
- DriverSupported,\r
- DriverStart,\r
- DriverStop,\r
- 0xa,\r
- NULL,\r
- NULL\r
-};\r
-\r
-\r
-/**\r
- Ax88772 driver unload routine.\r
-\r
- @param [in] ImageHandle Handle for the image.\r
-\r
- @retval EFI_SUCCESS Image may be unloaded\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DriverUnload (\r
- IN EFI_HANDLE ImageHandle\r
- )\r
-{\r
- UINTN BufferSize;\r
- UINTN Index;\r
- UINTN Max;\r
- EFI_HANDLE * pHandle;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Determine which devices are using this driver\r
- //\r
- BufferSize = 0;\r
- pHandle = NULL;\r
- Status = gBS->LocateHandle (\r
- ByProtocol,\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- &BufferSize,\r
- NULL );\r
- if ( EFI_BUFFER_TOO_SMALL == Status ) {\r
- for ( ; ; ) {\r
- //\r
- // One or more block IO devices are present\r
- //\r
- Status = gBS->AllocatePool (\r
- EfiRuntimeServicesData,\r
- BufferSize,\r
- (VOID **) &pHandle\r
- );\r
- if ( EFI_ERROR ( Status )) {\r
- DEBUG ((EFI_D_ERROR, "Insufficient memory, failed handle buffer allocation\r\n"));\r
- break;\r
- }\r
-\r
- //\r
- // Locate the block IO devices\r
- //\r
- Status = gBS->LocateHandle (\r
- ByProtocol,\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- &BufferSize,\r
- pHandle );\r
- if ( EFI_ERROR ( Status )) {\r
- //\r
- // Error getting handles\r
- //\r
- break;\r
- }\r
- \r
- //\r
- // Remove any use of the driver\r
- //\r
- Max = BufferSize / sizeof ( pHandle[ 0 ]);\r
- for ( Index = 0; Max > Index; Index++ ) {\r
- Status = DriverStop ( &gDriverBinding,\r
- pHandle[ Index ],\r
- 0,\r
- NULL );\r
- if ( EFI_ERROR ( Status )) {\r
- DEBUG ((EFI_D_ERROR, "WARNING - Failed to shutdown the driver on handle %08x\r\n", pHandle[ Index ]));\r
- break;\r
- }\r
- }\r
- break;\r
- }\r
- }\r
- else {\r
- if ( EFI_NOT_FOUND == Status ) {\r
- //\r
- // No devices were found\r
- //\r
- Status = EFI_SUCCESS;\r
- }\r
- }\r
-\r
- //\r
- // Free the handle array \r
- //\r
- if ( NULL != pHandle ) {\r
- gBS->FreePool ( pHandle );\r
- }\r
-\r
- //\r
- // Remove the protocols installed by the EntryPoint routine.\r
- //\r
- if ( !EFI_ERROR ( Status )) {\r
- gBS->UninstallMultipleProtocolInterfaces (\r
- ImageHandle,\r
- &gEfiDriverBindingProtocolGuid,\r
- &gDriverBinding, \r
- &gEfiComponentNameProtocolGuid,\r
- &gComponentName,\r
- &gEfiComponentName2ProtocolGuid,\r
- &gComponentName2,\r
- NULL\r
- );\r
-\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Removed: gEfiComponentName2ProtocolGuid from 0x%08x\r\n",\r
- ImageHandle ));\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Removed: gEfiComponentNameProtocolGuid from 0x%08x\r\n",\r
- ImageHandle ));\r
- DEBUG (( DEBUG_POOL | DEBUG_INIT | DEBUG_INFO,\r
- "Removed: gEfiDriverBindingProtocolGuid from 0x%08x\r\n",\r
- ImageHandle ));\r
-\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-Ax88772 driver entry point.\r
-\r
-@param [in] ImageHandle Handle for the image.\r
-@param [in] pSystemTable Address of the system table.\r
-\r
-@retval EFI_SUCCESS Image successfully loaded.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE * pSystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Add the driver to the list of drivers\r
- //\r
- Status = EfiLibInstallDriverBindingComponentName2 (\r
- ImageHandle,\r
- pSystemTable,\r
- &gDriverBinding,\r
- ImageHandle,\r
- &gComponentName,\r
- &gComponentName2\r
- );\r
- if ( !EFI_ERROR ( Status )) {\r
- DEBUG ((EFI_D_INFO, "Installed: gEfiDriverBindingProtocolGuid on 0x%08x\r\n",\r
- ImageHandle));\r
- DEBUG ((EFI_D_INFO, "Installed: gEfiComponentNameProtocolGuid on 0x%08x\r\n",\r
- ImageHandle));\r
- DEBUG ((EFI_D_INFO,"Installed: gEfiComponentName2ProtocolGuid on 0x%08x\r\n",\r
- ImageHandle ));\r
-\r
- }\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- Provides the Simple Network functions.\r
-\r
- Copyright (c) 2011 - 2016, Intel Corporation. All rights reserved.\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Ax88772.h"\r
-\r
-/**\r
- This function updates the filtering on the receiver.\r
-\r
- This support routine calls ::Ax88772MacAddressSet to update\r
- the MAC address. This routine then rebuilds the multicast\r
- hash by calling ::Ax88772MulticastClear and ::Ax88772MulticastSet.\r
- Finally this routine enables the receiver by calling\r
- ::Ax88772RxControl.\r
- \r
- @param [in] pSimpleNetwork Simple network mode pointer \r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-ReceiveFilterUpdate (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- EFI_STATUS Status;\r
- UINT32 Index;\r
-\r
- //\r
- // Set the MAC address\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- pMode = pSimpleNetwork->Mode;\r
-\r
- //\r
- // Clear the multicast hash table\r
- //\r
- Ax88772MulticastClear ( pNicDevice );\r
-\r
- //\r
- // Load the multicast hash table\r
- //\r
- if ( 0 != ( pMode->ReceiveFilterSetting & EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST )) {\r
- for ( Index = 0; Index < pMode->MCastFilterCount; Index++ ) {\r
- //\r
- // Enable the next multicast address\r
- //\r
- Ax88772MulticastSet ( pNicDevice,\r
- &pMode->MCastFilter[ Index ].Addr[0]);\r
- }\r
- }\r
-\r
- Status = Ax88772RxControl ( pNicDevice, pMode->ReceiveFilterSetting );\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function updates the SNP driver status.\r
- \r
- This function gets the current interrupt and recycled transmit\r
- buffer status from the network interface. The interrupt status\r
- and the media status are returned as a bit mask in InterruptStatus.\r
- If InterruptStatus is NULL, the interrupt status will not be read.\r
- Upon successful return of the media status, the MediaPresent field\r
- of EFI_SIMPLE_NETWORK_MODE will be updated to reflect any change\r
- of media status. If TxBuf is not NULL, a recycled transmit buffer\r
- address will be retrived. If a recycled transmit buffer address\r
- is returned in TxBuf, then the buffer has been successfully\r
- transmitted, and the status for that buffer is cleared.\r
-\r
- This function calls ::Ax88772Rx to update the media status and\r
- queue any receive packets.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] pInterruptStatus A pointer to the bit mask of the current active interrupts.\r
- If this is NULL, the interrupt status will not be read from\r
- the device. If this is not NULL, the interrupt status will\r
- be read from teh device. When the interrupt status is read,\r
- it will also be cleared. Clearing the transmit interrupt\r
- does not empty the recycled transmit buffer array.\r
- @param [out] ppTxBuf Recycled transmit buffer address. The network interface will\r
- not transmit if its internal recycled transmit buffer array is\r
- full. Reading the transmit buffer does not clear the transmit\r
- interrupt. If this is NULL, then the transmit buffer status\r
- will not be read. If there are not transmit buffers to recycle\r
- and TxBuf is not NULL, *TxBuf will be set to NULL.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_GetStatus (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- OUT UINT32 * pInterruptStatus,\r
- OUT VOID ** ppTxBuf\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- EFI_STATUS Status;\r
- BOOLEAN bFullDuplex;\r
- BOOLEAN bLinkUp;\r
- BOOLEAN bSpeed100;\r
- EFI_TPL TplPrevious;\r
- \r
- TplPrevious = gBS->RaiseTPL(TPL_CALLBACK);\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // Return the transmit buffer\r
- //\r
- \r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- if (( NULL != ppTxBuf ) && ( NULL != pNicDevice->pTxBuffer )) {\r
- *ppTxBuf = pNicDevice->pTxBuffer;\r
- pNicDevice->pTxBuffer = NULL;\r
- }\r
- \r
- //\r
- // Determine if interface is running\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkInitialized == pMode->State ) {\r
-\r
- if ( pNicDevice->LinkIdleCnt > MAX_LINKIDLE_THRESHOLD) {\r
-\r
- bLinkUp = pNicDevice->bLinkUp;\r
- bSpeed100 = pNicDevice->b100Mbps;\r
- bFullDuplex = pNicDevice->bFullDuplex;\r
- Status = Ax88772NegotiateLinkComplete ( pNicDevice,\r
- &pNicDevice->PollCount,\r
- &pNicDevice->bComplete,\r
- &pNicDevice->bLinkUp,\r
- &pNicDevice->b100Mbps,\r
- &pNicDevice->bFullDuplex );\r
-\r
- //\r
- // Determine if the autonegotiation is complete\r
- //\r
- if ( pNicDevice->bComplete ) {\r
- if ( pNicDevice->bLinkUp ) {\r
- if (( bSpeed100 && ( !pNicDevice->b100Mbps ))\r
- || (( !bSpeed100 ) && pNicDevice->b100Mbps )\r
- || ( bFullDuplex && ( !pNicDevice->bFullDuplex ))\r
- || (( !bFullDuplex ) && pNicDevice->bFullDuplex )) {\r
- pNicDevice->PollCount = 0;\r
- DEBUG (( EFI_D_INFO , "Reset to establish proper link setup: %d Mbps, %a duplex\r\n",\r
- pNicDevice->b100Mbps ? 100 : 10, pNicDevice->bFullDuplex ? "Full" : "Half"));\r
- Status = SN_Reset ( &pNicDevice->SimpleNetwork, FALSE );\r
- }\r
- if (( !bLinkUp ) && pNicDevice->bLinkUp ) {\r
- //\r
- // Display the autonegotiation status\r
- //\r
- DEBUG (( EFI_D_INFO , "Link: Up, %d Mbps, %a duplex\r\n",\r
- pNicDevice->b100Mbps ? 100 : 10, pNicDevice->bFullDuplex ? "Full" : "Half"));\r
-\r
- }\r
- pNicDevice->LinkIdleCnt = 0;\r
- }\r
- }\r
- //\r
- // Update the link status\r
- //\r
- if ( bLinkUp && ( !pNicDevice->bLinkUp )) {\r
- DEBUG (( EFI_D_INFO , "Link: Down\r\n"));\r
- }\r
- }\r
-\r
- pMode->MediaPresent = pNicDevice->bLinkUp;\r
- //\r
- // Return the interrupt status\r
- //\r
- if ( NULL != pInterruptStatus ) {\r
- *pInterruptStatus = 0;\r
- } \r
- Status = EFI_SUCCESS;\r
- }\r
- else {\r
- if ( EfiSimpleNetworkStarted == pMode->State ) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- \r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- gBS->RestoreTPL(TplPrevious) ;\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Resets the network adapter and allocates the transmit and receive buffers\r
- required by the network interface; optionally, also requests allocation of\r
- additional transmit and receive buffers. This routine must be called before\r
- any other routine in the Simple Network protocol is called.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] ExtraRxBufferSize Size in bytes to add to the receive buffer allocation\r
- @param [in] ExtraTxBufferSize Size in bytes to add to the transmit buffer allocation\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_OUT_OF_RESOURCES There was not enough memory for the transmit and receive buffers\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Initialize ( \r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINTN ExtraRxBufferSize,\r
- IN UINTN ExtraTxBufferSize\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_STATUS Status;\r
- UINT32 TmpState;\r
- EFI_TPL TplPrevious;\r
- \r
- TplPrevious = gBS->RaiseTPL (TPL_CALLBACK);\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // Determine if the interface is already started\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkStarted == pMode->State ) {\r
- if (( 0 == ExtraRxBufferSize ) && ( 0 == ExtraTxBufferSize )) {\r
- //\r
- // Start the adapter\r
- //\r
- TmpState = pMode->State;\r
- pMode->State = EfiSimpleNetworkInitialized;\r
- Status = SN_Reset ( pSimpleNetwork, FALSE );\r
- if ( EFI_ERROR ( Status )) {\r
- //\r
- // Update the network state\r
- //\r
- pMode->State = TmpState;\r
- DEBUG (( EFI_D_ERROR , "SN_reset failed\n"));\r
- }\r
- }\r
- else {\r
- DEBUG (( EFI_D_ERROR , "Increase ExtraRxBufferSize = %d ExtraTxBufferSize=%d\n", \r
- ExtraRxBufferSize, ExtraTxBufferSize));\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- gBS->RestoreTPL (TplPrevious);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function converts a multicast IP address to a multicast HW MAC address\r
- for all packet transactions.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bIPv6 Set to TRUE if the multicast IP address is IPv6 [RFC2460].\r
- Set to FALSE if the multicast IP address is IPv4 [RFC 791].\r
- @param [in] pIP The multicast IP address that is to be converted to a\r
- multicast HW MAC address.\r
- @param [in] pMAC The multicast HW MAC address that is to be generated from IP.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_MCastIPtoMAC (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bIPv6,\r
- IN EFI_IP_ADDRESS * pIP,\r
- OUT EFI_MAC_ADDRESS * pMAC\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
-\r
- TplPrevious = gBS->RaiseTPL(TPL_CALLBACK);\r
- //\r
- // Get pointer to SNP driver instance for *this.\r
- //\r
- if (pSimpleNetwork == NULL) {\r
- gBS->RestoreTPL(TplPrevious);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (pIP == NULL || pMAC == NULL) {\r
- gBS->RestoreTPL(TplPrevious);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (bIPv6){\r
- Status = EFI_UNSUPPORTED;\r
- } \r
- else {\r
- //\r
- // check if the ip given is a mcast IP\r
- //\r
- if ((pIP->v4.Addr[0] & 0xF0) != 0xE0) {\r
- gBS->RestoreTPL(TplPrevious);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- else {\r
- if (pSimpleNetwork->Mode->State == EfiSimpleNetworkInitialized)\r
- {\r
- pMAC->Addr[0] = 0x01;\r
- pMAC->Addr[1] = 0x00;\r
- pMAC->Addr[2] = 0x5e;\r
- pMAC->Addr[3] = (UINT8) (pIP->v4.Addr[1] & 0x7f);\r
- pMAC->Addr[4] = (UINT8) pIP->v4.Addr[2];\r
- pMAC->Addr[5] = (UINT8) pIP->v4.Addr[3];\r
- Status = EFI_SUCCESS;\r
- }\r
- else if (pSimpleNetwork->Mode->State == EfiSimpleNetworkStarted) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- gBS->RestoreTPL(TplPrevious);\r
- }\r
- }\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function performs read and write operations on the NVRAM device\r
- attached to a network interface.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] ReadWrite TRUE for read operations, FALSE for write operations.\r
- @param [in] Offset Byte offset in the NVRAM device at which to start the\r
- read or write operation. This must be a multiple of\r
- NvRamAccessSize and less than NvRamSize.\r
- @param [in] BufferSize The number of bytes to read or write from the NVRAM device.\r
- This must also be a multiple of NvramAccessSize.\r
- @param [in, out] pBuffer A pointer to the data buffer.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_NvData (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN ReadWrite,\r
- IN UINTN Offset,\r
- IN UINTN BufferSize,\r
- IN OUT VOID * pBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- //\r
- // This is not currently supported\r
- //\r
- Status = EFI_UNSUPPORTED;\r
- return Status;\r
-}\r
-\r
-VOID \r
-FillPkt2Queue (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINTN BufLength)\r
-{\r
-\r
- UINT16 * pLength;\r
- UINT16 * pLengthBar;\r
- UINT8* pData;\r
- UINT32 offset;\r
- NIC_DEVICE * pNicDevice;\r
- \r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork);\r
- for ( offset = 0; offset < BufLength; ){\r
- pLength = (UINT16*) (pNicDevice->pBulkInBuff + offset);\r
- pLengthBar = (UINT16*) (pNicDevice->pBulkInBuff + offset +2);\r
- \r
- *pLength &= 0x7ff;\r
- *pLengthBar &= 0x7ff;\r
- *pLengthBar |= 0xf800;\r
- \r
- if ((*pLength ^ *pLengthBar ) != 0xFFFF) {\r
- DEBUG (( EFI_D_ERROR , "Pkt length error. BufLength = %d\n", BufLength));\r
- return;\r
- } \r
- \r
- if (TRUE == pNicDevice->pNextFill->f_Used) {\r
- return;\r
- }\r
- else {\r
- pData = pNicDevice->pBulkInBuff + offset + 4;\r
- pNicDevice->pNextFill->f_Used = TRUE;\r
- pNicDevice->pNextFill->Length = *pLength;\r
- CopyMem (&pNicDevice->pNextFill->Data[0], pData, *pLength);\r
- \r
- pNicDevice->pNextFill = pNicDevice->pNextFill->pNext;\r
- offset += ((*pLength + HW_HDR_LENGTH - 1) &~3) + 1;\r
- pNicDevice->PktCntInQueue++;\r
- }\r
- \r
- }\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Receive (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- OUT UINTN * pHeaderSize,\r
- OUT UINTN * pBufferSize,\r
- OUT VOID * pBuffer,\r
- OUT EFI_MAC_ADDRESS * pSrcAddr,\r
- OUT EFI_MAC_ADDRESS * pDestAddr,\r
- OUT UINT16 * pProtocol\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
- UINT16 Type;\r
- EFI_USB_IO_PROTOCOL *pUsbIo;\r
- UINTN LengthInBytes;\r
- UINT32 TransferStatus;\r
- RX_PKT * pFirstFill;\r
- TplPrevious = gBS->RaiseTPL (TPL_CALLBACK);\r
- \r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && \r
- ( NULL != pSimpleNetwork->Mode ) && \r
- (NULL != pBufferSize) && \r
- (NULL != pBuffer)) {\r
- //\r
- // The interface must be running\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkInitialized == pMode->State ) {\r
- //\r
- // Update the link status\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- pNicDevice->LinkIdleCnt++;\r
- pMode->MediaPresent = pNicDevice->bLinkUp;\r
- \r
- if ( pMode->MediaPresent && pNicDevice->bComplete) {\r
- \r
- \r
- if (pNicDevice->PktCntInQueue != 0 ) {\r
- DEBUG (( EFI_D_INFO, "pNicDevice->PktCntInQueue = %d\n",\r
- pNicDevice->PktCntInQueue));\r
- }\r
- \r
- LengthInBytes = MAX_BULKIN_SIZE;\r
- if (pNicDevice->PktCntInQueue == 0 ){\r
- //\r
- // Attempt to do bulk in\r
- //\r
- SetMem (&pNicDevice->pBulkInBuff[0], 4, 0);\r
- pUsbIo = pNicDevice->pUsbIo;\r
- Status = pUsbIo->UsbBulkTransfer ( pUsbIo,\r
- USB_ENDPOINT_DIR_IN | BULK_IN_ENDPOINT,\r
- &pNicDevice->pBulkInBuff[0],\r
- &LengthInBytes,\r
- BULKIN_TIMEOUT,\r
- &TransferStatus );\r
- \r
- if (LengthInBytes != 0 && !EFI_ERROR(Status) && !EFI_ERROR(TransferStatus) ){\r
- FillPkt2Queue(pSimpleNetwork, LengthInBytes);\r
- }\r
- }\r
- \r
- pFirstFill = pNicDevice->pFirstFill;\r
- \r
- if (TRUE == pFirstFill->f_Used) {\r
- ETHERNET_HEADER * pHeader;\r
- pNicDevice->LinkIdleCnt = 0;\r
- CopyMem (pBuffer, &pFirstFill->Data[0], pFirstFill->Length);\r
- pHeader = (ETHERNET_HEADER *) &pFirstFill->Data[0];\r
- \r
- DEBUG (( EFI_D_INFO, "RX: %02x-%02x-%02x-%02x-%02x-%02x " \r
- "%02x-%02x-%02x-%02x-%02x-%02x %02x-%02x %d bytes\r\n",\r
- pFirstFill->Data[0],\r
- pFirstFill->Data[1],\r
- pFirstFill->Data[2],\r
- pFirstFill->Data[3],\r
- pFirstFill->Data[4],\r
- pFirstFill->Data[5],\r
- pFirstFill->Data[6],\r
- pFirstFill->Data[7],\r
- pFirstFill->Data[8],\r
- pFirstFill->Data[9],\r
- pFirstFill->Data[10],\r
- pFirstFill->Data[11],\r
- pFirstFill->Data[12],\r
- pFirstFill->Data[13],\r
- pFirstFill->Length)); \r
- \r
- if ( NULL != pHeaderSize ) {\r
- *pHeaderSize = sizeof ( *pHeader );\r
- }\r
- if ( NULL != pDestAddr ) {\r
- CopyMem ( pDestAddr, &pHeader->dest_addr, PXE_HWADDR_LEN_ETHER );\r
- }\r
- if ( NULL != pSrcAddr ) {\r
- CopyMem ( pSrcAddr, &pHeader->src_addr, PXE_HWADDR_LEN_ETHER );\r
- }\r
- if ( NULL != pProtocol ) {\r
- Type = pHeader->type;\r
- Type = (UINT16)(( Type >> 8 ) | ( Type << 8 ));\r
- *pProtocol = Type;\r
- }\r
- Status = EFI_SUCCESS;\r
- if (*pBufferSize < pFirstFill->Length) {\r
- DEBUG (( EFI_D_ERROR, "RX: Buffer was too small"));\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- }\r
- *pBufferSize = pFirstFill->Length;\r
- pFirstFill->f_Used = FALSE;\r
- pNicDevice->pFirstFill = pFirstFill->pNext;\r
- pNicDevice->PktCntInQueue--;\r
- }\r
- else {\r
- pNicDevice->LinkIdleCnt++;\r
- Status = EFI_NOT_READY;\r
- }\r
- }\r
- else {\r
- //\r
- // Link no up\r
- //\r
- pNicDevice->LinkIdleCnt++;\r
- Status = EFI_NOT_READY; \r
- }\r
- \r
- }\r
- else {\r
- if (EfiSimpleNetworkStarted == pMode->State) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- } \r
- gBS->RestoreTPL (TplPrevious);\r
- return Status;\r
-}\r
-\r
-/**\r
- This function is used to enable and disable the hardware and software receive\r
- filters for the underlying network device.\r
-\r
- The receive filter change is broken down into three steps:\r
-\r
- 1. The filter mask bits that are set (ON) in the Enable parameter\r
- are added to the current receive filter settings.\r
-\r
- 2. The filter mask bits that are set (ON) in the Disable parameter\r
- are subtracted from the updated receive filter settins.\r
-\r
- 3. If the resulting filter settigns is not supported by the hardware\r
- a more liberal setting is selected.\r
-\r
- If the same bits are set in the Enable and Disable parameters, then the bits\r
- in the Disable parameter takes precedence.\r
-\r
- If the ResetMCastFilter parameter is TRUE, then the multicast address list\r
- filter is disabled (irregardless of what other multicast bits are set in\r
- the enable and Disable parameters). The SNP->Mode->MCastFilterCount field\r
- is set to zero. The SNP->Mode->MCastFilter contents are undefined.\r
-\r
- After enableing or disabling receive filter settings, software should\r
- verify the new settings by checking the SNP->Mode->ReceeiveFilterSettings,\r
- SNP->Mode->MCastFilterCount and SNP->Mode->MCastFilter fields.\r
-\r
- Note: Some network drivers and/or devices will automatically promote\r
- receive filter settings if the requested setting can not be honored.\r
- For example, if a request for four multicast addresses is made and\r
- the underlying hardware only supports two multicast addresses the\r
- driver might set the promiscuous or promiscuous multicast receive filters\r
- instead. The receiving software is responsible for discarding any extra\r
- packets that get through the hardware receive filters.\r
-\r
- If ResetMCastFilter is TRUE, then the multicast receive filter list\r
- on the network interface will be reset to the default multicast receive\r
- filter list. If ResetMCastFilter is FALSE, and this network interface\r
- allows the multicast receive filter list to be modified, then the\r
- MCastFilterCnt and MCastFilter are used to update the current multicast\r
- receive filter list. The modified receive filter list settings can be\r
- found in the MCastFilter field of EFI_SIMPLE_NETWORK_MODE.\r
-\r
- This routine calls ::ReceiveFilterUpdate to update the receive\r
- state in the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] Enable A bit mask of receive filters to enable on the network interface.\r
- @param [in] Disable A bit mask of receive filters to disable on the network interface.\r
- For backward compatibility with EFI 1.1 platforms, the\r
- EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST bit must be set\r
- when the ResetMCastFilter parameter is TRUE.\r
- @param [in] bResetMCastFilter Set to TRUE to reset the contents of the multicast receive\r
- filters on the network interface to their default values.\r
- @param [in] MCastFilterCnt Number of multicast HW MAC address in the new MCastFilter list.\r
- This value must be less than or equal to the MaxMCastFilterCnt\r
- field of EFI_SIMPLE_NETWORK_MODE. This field is optional if\r
- ResetMCastFilter is TRUE.\r
- @param [in] pMCastFilter A pointer to a list of new multicast receive filter HW MAC\r
- addresses. This list will replace any existing multicast\r
- HW MAC address list. This field is optional if ResetMCastFilter\r
- is TRUE.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_ReceiveFilters (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINT32 Enable,\r
- IN UINT32 Disable,\r
-/*\r
-#define EFI_SIMPLE_NETWORK_RECEIVE_UNICAST 0x01\r
-#define EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST 0x02\r
-#define EFI_SIMPLE_NETWORK_RECEIVE_BROADCAST 0x04\r
-#define EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS 0x08\r
-#define EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS_MULTICAST 0x10\r
-*/\r
- IN BOOLEAN bResetMCastFilter,\r
- IN UINTN MCastFilterCnt,\r
- IN EFI_MAC_ADDRESS * pMCastFilter\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_STATUS Status = EFI_SUCCESS; \r
- EFI_TPL TplPrevious; \r
-\r
- TplPrevious = gBS->RaiseTPL(TPL_CALLBACK);\r
- pMode = pSimpleNetwork->Mode;\r
-\r
- if (pSimpleNetwork == NULL) {\r
- gBS->RestoreTPL(TplPrevious);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- switch (pMode->State) {\r
- case EfiSimpleNetworkInitialized:\r
- break;\r
- case EfiSimpleNetworkStopped:\r
- Status = EFI_NOT_STARTED;\r
- gBS->RestoreTPL(TplPrevious);\r
- return Status;\r
- default:\r
- Status = EFI_DEVICE_ERROR;\r
- gBS->RestoreTPL(TplPrevious);\r
- return Status;\r
- }\r
-\r
- //\r
- // check if we are asked to enable or disable something that the UNDI\r
- // does not even support!\r
- //\r
- if (((Enable &~pMode->ReceiveFilterMask) != 0) ||\r
- ((Disable &~pMode->ReceiveFilterMask) != 0)) {\r
- Status = EFI_INVALID_PARAMETER;\r
- gBS->RestoreTPL(TplPrevious);\r
- return Status;\r
- }\r
- \r
- if (bResetMCastFilter) {\r
- Disable |= (EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST & pMode->ReceiveFilterMask);\r
- pMode->MCastFilterCount = 0;\r
- if ( (0 == (pMode->ReceiveFilterSetting & EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST)) \r
- && Enable == 0 && Disable == 2) {\r
- gBS->RestoreTPL(TplPrevious);\r
- return EFI_SUCCESS;\r
- }\r
- } \r
- else {\r
- if (MCastFilterCnt != 0) {\r
- UINTN i; \r
- EFI_MAC_ADDRESS * pMulticastAddress;\r
- pMulticastAddress = pMCastFilter;\r
- \r
- if ((MCastFilterCnt > pMode->MaxMCastFilterCount) ||\r
- (pMCastFilter == NULL)) {\r
- Status = EFI_INVALID_PARAMETER;\r
- gBS->RestoreTPL(TplPrevious);\r
- return Status;\r
- }\r
- \r
- for ( i = 0 ; i < MCastFilterCnt ; i++ ) {\r
- UINT8 tmp;\r
- tmp = pMulticastAddress->Addr[0];\r
- if ( (tmp & 0x01) != 0x01 ) {\r
- gBS->RestoreTPL(TplPrevious);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- pMulticastAddress++;\r
- }\r
- \r
- pMode->MCastFilterCount = (UINT32)MCastFilterCnt;\r
- CopyMem (&pMode->MCastFilter[0],\r
- pMCastFilter,\r
- MCastFilterCnt * sizeof ( EFI_MAC_ADDRESS));\r
- }\r
- }\r
- \r
- if (Enable == 0 && Disable == 0 && !bResetMCastFilter && MCastFilterCnt == 0) {\r
- Status = EFI_SUCCESS;\r
- gBS->RestoreTPL(TplPrevious);\r
- return Status;\r
- }\r
-\r
- if ((Enable & EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST) != 0 && MCastFilterCnt == 0) {\r
- Status = EFI_INVALID_PARAMETER;\r
- gBS->RestoreTPL(TplPrevious);\r
- return Status;\r
- }\r
- \r
- pMode->ReceiveFilterSetting |= Enable;\r
- pMode->ReceiveFilterSetting &= ~Disable;\r
- Status = ReceiveFilterUpdate (pSimpleNetwork);\r
- \r
- if (EFI_DEVICE_ERROR == Status || EFI_INVALID_PARAMETER == Status)\r
- Status = EFI_SUCCESS;\r
-\r
- gBS->RestoreTPL(TplPrevious);\r
- return Status;\r
-}\r
-\r
-/**\r
- Reset the network adapter.\r
-\r
- Resets a network adapter and reinitializes it with the parameters that\r
- were provided in the previous call to Initialize (). The transmit and\r
- receive queues are cleared. Receive filters, the station address, the\r
- statistics, and the multicast-IP-to-HW MAC addresses are not reset by\r
- this call.\r
-\r
- This routine calls ::Ax88772Reset to perform the adapter specific\r
- reset operation. This routine also starts the link negotiation\r
- by calling ::Ax88772NegotiateLinkStart.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bExtendedVerification Indicates that the driver may perform a more\r
- exhaustive verification operation of the device\r
- during reset.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Reset (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bExtendedVerification\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
-\r
- TplPrevious = gBS->RaiseTPL(TPL_CALLBACK);\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkInitialized == pMode->State ) {\r
- //\r
- // Update the device state\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- pNicDevice->bComplete = FALSE;\r
- pNicDevice->bLinkUp = FALSE; \r
- pNicDevice->bHavePkt = FALSE;\r
- pMode = pSimpleNetwork->Mode;\r
- pMode->MediaPresent = FALSE;\r
-\r
- //\r
- // Reset the device\r
- //\r
- Status = Ax88772Reset ( pNicDevice );\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Update the receive filters in the adapter\r
- //\r
- Status = ReceiveFilterUpdate ( pSimpleNetwork );\r
-\r
- //\r
- // Try to get a connection to the network\r
- //\r
- if ( !EFI_ERROR ( Status )) {\r
- //\r
- // Start the autonegotiation\r
- //\r
- Status = Ax88772NegotiateLinkStart ( pNicDevice );\r
- }\r
- }\r
- }\r
- else {\r
- if (EfiSimpleNetworkStarted == pMode->State) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- } \r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- gBS->RestoreTPL ( TplPrevious );\r
- return Status;\r
-}\r
-\r
-/**\r
- Initialize the simple network protocol.\r
-\r
- This routine calls ::Ax88772MacAddressGet to obtain the\r
- MAC address.\r
-\r
- @param [in] pNicDevice NIC_DEVICE_INSTANCE pointer\r
-\r
- @retval EFI_SUCCESS Setup was successful\r
-\r
-**/\r
-EFI_STATUS\r
-SN_Setup (\r
- IN NIC_DEVICE * pNicDevice\r
- )\r
-{\r
- \r
-\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork;\r
- EFI_STATUS Status;\r
- RX_PKT * pCurr = NULL;\r
- RX_PKT * pPrev = NULL;\r
-\r
- pSimpleNetwork = &pNicDevice->SimpleNetwork; \r
- pSimpleNetwork->Revision = EFI_SIMPLE_NETWORK_PROTOCOL_REVISION;\r
- pSimpleNetwork->Start = (EFI_SIMPLE_NETWORK_START)SN_Start;\r
- pSimpleNetwork->Stop = (EFI_SIMPLE_NETWORK_STOP)SN_Stop;\r
- pSimpleNetwork->Initialize = (EFI_SIMPLE_NETWORK_INITIALIZE)SN_Initialize;\r
- pSimpleNetwork->Reset = (EFI_SIMPLE_NETWORK_RESET)SN_Reset;\r
- pSimpleNetwork->Shutdown = (EFI_SIMPLE_NETWORK_SHUTDOWN)SN_Shutdown;\r
- pSimpleNetwork->ReceiveFilters = (EFI_SIMPLE_NETWORK_RECEIVE_FILTERS)SN_ReceiveFilters;\r
- pSimpleNetwork->StationAddress = (EFI_SIMPLE_NETWORK_STATION_ADDRESS)SN_StationAddress;\r
- pSimpleNetwork->Statistics = (EFI_SIMPLE_NETWORK_STATISTICS)SN_Statistics;\r
- pSimpleNetwork->MCastIpToMac = (EFI_SIMPLE_NETWORK_MCAST_IP_TO_MAC)SN_MCastIPtoMAC;\r
- pSimpleNetwork->NvData = (EFI_SIMPLE_NETWORK_NVDATA)SN_NvData;\r
- pSimpleNetwork->GetStatus = (EFI_SIMPLE_NETWORK_GET_STATUS)SN_GetStatus;\r
- pSimpleNetwork->Transmit = (EFI_SIMPLE_NETWORK_TRANSMIT)SN_Transmit;\r
- pSimpleNetwork->Receive = (EFI_SIMPLE_NETWORK_RECEIVE)SN_Receive;\r
- pSimpleNetwork->WaitForPacket = NULL;\r
- pMode = &pNicDevice->SimpleNetworkData;\r
- pSimpleNetwork->Mode = pMode;\r
- pMode->State = EfiSimpleNetworkStopped;\r
- pMode->HwAddressSize = PXE_HWADDR_LEN_ETHER;\r
- pMode->MediaHeaderSize = sizeof ( ETHERNET_HEADER );\r
- pMode->MaxPacketSize = MAX_ETHERNET_PKT_SIZE;\r
- pMode->NvRamSize = 0;\r
- pMode->NvRamAccessSize = 0;\r
- pMode->ReceiveFilterMask = EFI_SIMPLE_NETWORK_RECEIVE_UNICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_BROADCAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS\r
- | EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS_MULTICAST;\r
- pMode->ReceiveFilterSetting = EFI_SIMPLE_NETWORK_RECEIVE_UNICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_BROADCAST;\r
- pMode->MaxMCastFilterCount = MAX_MCAST_FILTER_CNT;\r
- pMode->MCastFilterCount = 0;\r
- SetMem ( &pMode->BroadcastAddress,\r
- PXE_HWADDR_LEN_ETHER,\r
- 0xff );\r
- pMode->IfType = EfiNetworkInterfaceUndi;\r
- pMode->MacAddressChangeable = TRUE;\r
- pMode->MultipleTxSupported = FALSE;\r
- pMode->MediaPresentSupported = TRUE;\r
- pMode->MediaPresent = FALSE;\r
- pNicDevice->LinkIdleCnt = 0;\r
- //\r
- // Read the MAC address\r
- //\r
- pNicDevice->PhyId = PHY_ID_INTERNAL;\r
- pNicDevice->b100Mbps = TRUE;\r
- pNicDevice->bFullDuplex = TRUE;\r
- \r
- Status = Ax88772MacAddressGet (\r
- pNicDevice,\r
- &pMode->PermanentAddress.Addr[0]);\r
-\r
- if ( !EFI_ERROR ( Status )) {\r
- int i; \r
- //\r
- // Use the hardware address as the current address\r
- //\r
-\r
- CopyMem ( &pMode->CurrentAddress,\r
- &pMode->PermanentAddress,\r
- PXE_HWADDR_LEN_ETHER );\r
- \r
- CopyMem ( &pNicDevice->MAC,\r
- &pMode->PermanentAddress,\r
- PXE_HWADDR_LEN_ETHER );\r
- \r
- pNicDevice->PktCntInQueue = 0;\r
- \r
- for ( i = 0 ; i < MAX_QUEUE_SIZE ; i++) {\r
- Status = gBS->AllocatePool ( EfiRuntimeServicesData, \r
- sizeof (RX_PKT),\r
- (VOID **) &pCurr);\r
- if ( EFI_ERROR(Status)) {\r
- DEBUG (( EFI_D_ERROR, "Memory are not enough\n"));\r
- return Status;\r
- } \r
- pCurr->f_Used = FALSE;\r
- \r
- if ( i ) {\r
- pPrev->pNext = pCurr;\r
- }\r
- else {\r
- pNicDevice->QueueHead = pCurr;\r
- }\r
- \r
- if (MAX_QUEUE_SIZE - 1 == i) {\r
- pCurr->pNext = pNicDevice->QueueHead;\r
- }\r
- \r
- pPrev = pCurr;\r
- }\r
- \r
- pNicDevice->pNextFill = pNicDevice->QueueHead;\r
- pNicDevice->pFirstFill = pNicDevice->QueueHead;\r
- \r
- Status = gBS->AllocatePool (EfiRuntimeServicesData,\r
- MAX_BULKIN_SIZE,\r
- (VOID **) &pNicDevice->pBulkInBuff);\r
- \r
- if (EFI_ERROR(Status)) {\r
- DEBUG (( EFI_D_ERROR, "gBS->AllocatePool for pBulkInBuff error. Status = %r\n",\r
- Status));\r
- return Status;\r
- }\r
- }\r
- else {\r
- DEBUG (( EFI_D_ERROR, "Ax88772MacAddressGet error. Status = %r\n", Status));\r
- return Status;\r
- }\r
- \r
- Status = gBS->AllocatePool ( EfiRuntimeServicesData,\r
- sizeof ( RX_TX_PACKET ),\r
- (VOID **) &pNicDevice->pRxTest );\r
-\r
- if (EFI_ERROR (Status)) {\r
- DEBUG (( EFI_D_ERROR, "gBS->AllocatePool:pNicDevice->pRxTest error. Status = %r\n",\r
- Status));\r
- return Status;\r
- }\r
- \r
- Status = gBS->AllocatePool ( EfiRuntimeServicesData,\r
- sizeof ( RX_TX_PACKET ),\r
- (VOID **) &pNicDevice->pTxTest );\r
-\r
- if (EFI_ERROR (Status)) {\r
- DEBUG (( EFI_D_ERROR, "gBS->AllocatePool:pNicDevice->pTxTest error. Status = %r\n",\r
- Status));\r
- gBS->FreePool (pNicDevice->pRxTest);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This routine starts the network interface.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_ALREADY_STARTED The network interface was already started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Start (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- )\r
-{\r
- NIC_DEVICE * pNicDevice;\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
- int i = 0;\r
- RX_PKT * pCurr = NULL;\r
-\r
- TplPrevious = gBS->RaiseTPL(TPL_CALLBACK);\r
- //\r
- // Verify the parameters\r
- //\r
- Status = EFI_INVALID_PARAMETER;\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkStopped == pMode->State ) {\r
- //\r
- // Initialize the mode structuref\r
- // NVRAM access is not supported\r
- //\r
- ZeroMem ( pMode, sizeof ( *pMode ));\r
- \r
- pMode->State = EfiSimpleNetworkStarted;\r
- pMode->HwAddressSize = PXE_HWADDR_LEN_ETHER;\r
- pMode->MediaHeaderSize = sizeof ( ETHERNET_HEADER );\r
- pMode->MaxPacketSize = MAX_ETHERNET_PKT_SIZE;\r
- pMode->ReceiveFilterMask = EFI_SIMPLE_NETWORK_RECEIVE_UNICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_MULTICAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_BROADCAST\r
- | EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS\r
- | EFI_SIMPLE_NETWORK_RECEIVE_PROMISCUOUS_MULTICAST;\r
- pMode->ReceiveFilterSetting = EFI_SIMPLE_NETWORK_RECEIVE_UNICAST;\r
- pMode->MaxMCastFilterCount = MAX_MCAST_FILTER_CNT;\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- Status = Ax88772MacAddressGet ( pNicDevice, &pMode->PermanentAddress.Addr[0]);\r
- CopyMem ( &pMode->CurrentAddress,\r
- &pMode->PermanentAddress,\r
- sizeof ( pMode->CurrentAddress ));\r
- SetMem(&pMode->BroadcastAddress, PXE_HWADDR_LEN_ETHER, 0xff);\r
- pMode->IfType = EfiNetworkInterfaceUndi;\r
- pMode->MacAddressChangeable = TRUE;\r
- pMode->MultipleTxSupported = FALSE;\r
- pMode->MediaPresentSupported = TRUE;\r
- pMode->MediaPresent = FALSE; \r
- pNicDevice->PktCntInQueue = 0;\r
- pNicDevice->pNextFill = pNicDevice->QueueHead;\r
- pNicDevice->pFirstFill = pNicDevice->QueueHead;\r
- pCurr = pNicDevice->QueueHead;\r
- \r
- for ( i = 0 ; i < MAX_QUEUE_SIZE ; i++) { \r
- pCurr->f_Used = FALSE;\r
- pCurr = pCurr->pNext;\r
- }\r
- \r
- }\r
- else {\r
- Status = EFI_ALREADY_STARTED;\r
- }\r
- }\r
- gBS->RestoreTPL ( TplPrevious );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Set the MAC address.\r
- \r
- This function modifies or resets the current station address of a\r
- network interface. If Reset is TRUE, then the current station address\r
- is set ot the network interface's permanent address. If Reset if FALSE\r
- then the current station address is changed to the address specified by\r
- pNew.\r
-\r
- This routine calls ::Ax88772MacAddressSet to update the MAC address\r
- in the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bReset Flag used to reset the station address to the\r
- network interface's permanent address.\r
- @param [in] pNew New station address to be used for the network\r
- interface.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_StationAddress (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bReset,\r
- IN EFI_MAC_ADDRESS * pNew\r
- )\r
-{\r
- NIC_DEVICE * pNicDevice;\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
- \r
- TplPrevious = gBS->RaiseTPL(TPL_CALLBACK);\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork )\r
- && ( NULL != pSimpleNetwork->Mode )\r
- && (( bReset ) || ( ( !bReset) && ( NULL != pNew )))) {\r
- //\r
- // Verify that the adapter is already started\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkInitialized == pMode->State ) {\r
- //\r
- // Determine the adapter MAC address\r
- //\r
- if ( bReset ) {\r
- //\r
- // Use the permanent address\r
- //\r
- CopyMem ( &pMode->CurrentAddress,\r
- &pMode->PermanentAddress,\r
- sizeof ( pMode->CurrentAddress ));\r
- }\r
- else {\r
- //\r
- // Use the specified address\r
- //\r
- CopyMem ( &pMode->CurrentAddress,\r
- pNew,\r
- sizeof ( pMode->CurrentAddress ));\r
- }\r
-\r
- //\r
- // Update the address on the adapter\r
- //\r
- Status = Ax88772MacAddressSet ( pNicDevice, &pMode->CurrentAddress.Addr[0]);\r
- }\r
- else {\r
- if (EfiSimpleNetworkStarted == pMode->State) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- gBS->RestoreTPL ( TplPrevious );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function resets or collects the statistics on a network interface.\r
- If the size of the statistics table specified by StatisticsSize is not\r
- big enough for all of the statistics that are collected by the network\r
- interface, then a partial buffer of statistics is returned in\r
- StatisticsTable.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] bReset Set to TRUE to reset the statistics for the network interface.\r
- @param [in, out] pStatisticsSize On input the size, in bytes, of StatisticsTable. On output\r
- the size, in bytes, of the resulting table of statistics.\r
- @param [out] pStatisticsTable A pointer to the EFI_NETWORK_STATISTICS structure that\r
- conains the statistics.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_BUFFER_TOO_SMALL The pStatisticsTable is NULL or the buffer is too small.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
- typedef struct {\r
- UINT64 RxTotalFrames;\r
- UINT64 RxGoodFrames;\r
- UINT64 RxUndersizeFrames;\r
- UINT64 RxOversizeFrames;\r
- UINT64 RxDroppedFrames;\r
- UINT64 RxUnicastFrames;\r
- UINT64 RxBroadcastFrames;\r
- UINT64 RxMulticastFrames;\r
- UINT64 RxCrcErrorFrames;\r
- UINT64 RxTotalBytes;\r
- UINT64 TxTotalFrames;\r
- UINT64 TxGoodFrames;\r
- UINT64 TxUndersizeFrames;\r
- UINT64 TxOversizeFrames;\r
- UINT64 TxDroppedFrames;\r
- UINT64 TxUnicastFrames;\r
- UINT64 TxBroadcastFrames;\r
- UINT64 TxMulticastFrames;\r
- UINT64 TxCrcErrorFrames;\r
- UINT64 TxTotalBytes;\r
- UINT64 Collisions;\r
- UINT64 UnsupportedProtocol;\r
- } EFI_NETWORK_STATISTICS;\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Statistics (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN BOOLEAN bReset,\r
- IN OUT UINTN * pStatisticsSize,\r
- OUT EFI_NETWORK_STATISTICS * pStatisticsTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- //\r
- // Verify the prarameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- pMode = pSimpleNetwork->Mode;\r
- //\r
- // Determine if the interface is started \r
- //\r
- if (EfiSimpleNetworkInitialized == pMode->State){\r
- //\r
- // Determine if the StatisticsSize is big enough\r
- //\r
- if (sizeof (EFI_NETWORK_STATISTICS) <= *pStatisticsSize){\r
- if (bReset) {\r
- Status = EFI_SUCCESS;\r
- } \r
- else {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- }\r
- }\r
- else{\r
- if (EfiSimpleNetworkStarted == pMode->State) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function stops a network interface. This call is only valid\r
- if the network interface is in the started state.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Stop (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
- \r
- TplPrevious = gBS->RaiseTPL(TPL_CALLBACK);\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // Determine if the interface is started\r
- //\r
- pMode = pSimpleNetwork->Mode; \r
- if ( EfiSimpleNetworkStarted == pMode->State ) {\r
- pMode->State = EfiSimpleNetworkStopped;\r
- Status = EFI_SUCCESS; \r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- } \r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- \r
- gBS->RestoreTPL ( TplPrevious );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function releases the memory buffers assigned in the Initialize() call.\r
- Pending transmits and receives are lost, and interrupts are cleared and disabled.\r
- After this call, only Initialize() and Stop() calls may be used.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
- @retval EFI_UNSUPPORTED The increased buffer size feature is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Shutdown (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork\r
- )\r
-{\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- UINT32 RxFilter;\r
- EFI_STATUS Status;\r
- EFI_TPL TplPrevious;\r
- \r
- TplPrevious = gBS->RaiseTPL(TPL_CALLBACK);\r
- //\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && ( NULL != pSimpleNetwork->Mode )) {\r
- //\r
- // Determine if the interface is already started\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- if ( EfiSimpleNetworkInitialized == pMode->State ) {\r
- //\r
- // Stop the adapter\r
- //\r
- RxFilter = pMode->ReceiveFilterSetting;\r
- pMode->ReceiveFilterSetting = 0;\r
- Status = SN_Reset ( pSimpleNetwork, FALSE );\r
- pMode->ReceiveFilterSetting = RxFilter;\r
- if ( !EFI_ERROR ( Status )) {\r
-\r
- //\r
- // Update the network state\r
- //\r
- pMode->State = EfiSimpleNetworkStarted;\r
- }\r
- else if ( EFI_DEVICE_ERROR == Status ) {\r
- pMode->State = EfiSimpleNetworkStopped;\r
- }\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- gBS->RestoreTPL ( TplPrevious );\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Send a packet over the network.\r
-\r
- This function places the packet specified by Header and Buffer on\r
- the transmit queue. This function performs a non-blocking transmit\r
- operation. When the transmit is complete, the buffer is returned\r
- via the GetStatus() call.\r
-\r
- This routine calls ::Ax88772Rx to empty the network adapter of\r
- receive packets. The routine then passes the transmit packet\r
- to the network adapter.\r
-\r
- @param [in] pSimpleNetwork Protocol instance pointer\r
- @param [in] HeaderSize The size, in bytes, of the media header to be filled in by\r
- the Transmit() function. If HeaderSize is non-zero, then\r
- it must be equal to SimpleNetwork->Mode->MediaHeaderSize\r
- and DestAddr and Protocol parameters must not be NULL.\r
- @param [in] BufferSize The size, in bytes, of the entire packet (media header and\r
- data) to be transmitted through the network interface.\r
- @param [in] pBuffer A pointer to the packet (media header followed by data) to\r
- to be transmitted. This parameter can not be NULL. If\r
- HeaderSize is zero, then the media header is Buffer must\r
- already be filled in by the caller. If HeaderSize is nonzero,\r
- then the media header will be filled in by the Transmit()\r
- function.\r
- @param [in] pSrcAddr The source HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored. If HeaderSize is nonzero and\r
- SrcAddr is NULL, then SimpleNetwork->Mode->CurrentAddress\r
- is used for the source HW MAC address.\r
- @param [in] pDestAddr The destination HW MAC address. If HeaderSize is zero, then\r
- this parameter is ignored.\r
- @param [in] pProtocol The type of header to build. If HeaderSize is zero, then\r
- this parameter is ignored.\r
-\r
- @retval EFI_SUCCESS This operation was successful.\r
- @retval EFI_NOT_STARTED The network interface was not started.\r
- @retval EFI_NOT_READY The network interface is too busy to accept this transmit request.\r
- @retval EFI_BUFFER_TOO_SMALL The BufferSize parameter is too small.\r
- @retval EFI_INVALID_PARAMETER pSimpleNetwork parameter was NULL or did not point to a valid\r
- EFI_SIMPLE_NETWORK_PROTOCOL structure.\r
- @retval EFI_DEVICE_ERROR The command could not be sent to the network interface.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SN_Transmit (\r
- IN EFI_SIMPLE_NETWORK_PROTOCOL * pSimpleNetwork,\r
- IN UINTN HeaderSize,\r
- IN UINTN BufferSize,\r
- IN VOID * pBuffer,\r
- IN EFI_MAC_ADDRESS * pSrcAddr,\r
- IN EFI_MAC_ADDRESS * pDestAddr,\r
- IN UINT16 * pProtocol\r
- )\r
-{\r
- ETHERNET_HEADER * pHeader;\r
- EFI_SIMPLE_NETWORK_MODE * pMode;\r
- NIC_DEVICE * pNicDevice;\r
- EFI_USB_IO_PROTOCOL * pUsbIo;\r
- EFI_STATUS Status;\r
- UINTN TransferLength;\r
- UINT32 TransferStatus;\r
- UINT16 Type;\r
- EFI_TPL TplPrevious;\r
-\r
- TplPrevious = gBS->RaiseTPL(TPL_CALLBACK);\r
-\r
- // Verify the parameters\r
- //\r
- if (( NULL != pSimpleNetwork ) && \r
- ( NULL != pSimpleNetwork->Mode ) && \r
- ( NULL != pBuffer) && \r
- ( (HeaderSize == 0) || ( (NULL != pDestAddr) && (NULL != pProtocol) ))) {\r
- //\r
- // The interface must be running\r
- //\r
- pMode = pSimpleNetwork->Mode;\r
- //\r
- // Verify parameter of HeaderSize\r
- //\r
- if ((HeaderSize == 0) || (HeaderSize == pMode->MediaHeaderSize)){\r
- //\r
- // Determine if BufferSize is big enough\r
- //\r
- if (BufferSize >= pMode->MediaHeaderSize){\r
- if ( EfiSimpleNetworkInitialized == pMode->State ) {\r
- //\r
- // Update the link status\r
- //\r
- pNicDevice = DEV_FROM_SIMPLE_NETWORK ( pSimpleNetwork );\r
- pMode->MediaPresent = pNicDevice->bLinkUp;\r
-\r
- //\r
- // Release the synchronization with Ax88772Timer\r
- // \r
- if ( pMode->MediaPresent && pNicDevice->bComplete) {\r
- //\r
- // Copy the packet into the USB buffer\r
- //\r
-\r
- CopyMem ( &pNicDevice->pTxTest->Data[0], pBuffer, BufferSize ); \r
- pNicDevice->pTxTest->Length = (UINT16) BufferSize;\r
-\r
- //\r
- // Transmit the packet\r
- //\r
- pHeader = (ETHERNET_HEADER *) &pNicDevice->pTxTest->Data[0];\r
- if ( 0 != HeaderSize ) {\r
- if ( NULL != pDestAddr ) {\r
- CopyMem ( &pHeader->dest_addr, pDestAddr, PXE_HWADDR_LEN_ETHER );\r
- }\r
- if ( NULL != pSrcAddr ) {\r
- CopyMem ( &pHeader->src_addr, pSrcAddr, PXE_HWADDR_LEN_ETHER );\r
- }\r
- else {\r
- CopyMem ( &pHeader->src_addr, &pMode->CurrentAddress.Addr[0], PXE_HWADDR_LEN_ETHER );\r
- }\r
- if ( NULL != pProtocol ) {\r
- Type = *pProtocol;\r
- }\r
- else {\r
- Type = pNicDevice->pTxTest->Length;\r
- }\r
- Type = (UINT16)(( Type >> 8 ) | ( Type << 8 ));\r
- pHeader->type = Type;\r
- }\r
- if ( pNicDevice->pTxTest->Length < MIN_ETHERNET_PKT_SIZE ) {\r
- pNicDevice->pTxTest->Length = MIN_ETHERNET_PKT_SIZE;\r
- ZeroMem ( &pNicDevice->pTxTest->Data[ BufferSize ],\r
- pNicDevice->pTxTest->Length - BufferSize );\r
- }\r
- \r
- DEBUG ((EFI_D_INFO, "TX: %02x-%02x-%02x-%02x-%02x-%02x %02x-%02x-%02x-%02x-%02x-%02x"\r
- " %02x-%02x %d bytes\r\n",\r
- pNicDevice->pTxTest->Data[0],\r
- pNicDevice->pTxTest->Data[1],\r
- pNicDevice->pTxTest->Data[2],\r
- pNicDevice->pTxTest->Data[3],\r
- pNicDevice->pTxTest->Data[4],\r
- pNicDevice->pTxTest->Data[5],\r
- pNicDevice->pTxTest->Data[6],\r
- pNicDevice->pTxTest->Data[7],\r
- pNicDevice->pTxTest->Data[8],\r
- pNicDevice->pTxTest->Data[9],\r
- pNicDevice->pTxTest->Data[10],\r
- pNicDevice->pTxTest->Data[11],\r
- pNicDevice->pTxTest->Data[12],\r
- pNicDevice->pTxTest->Data[13],\r
- pNicDevice->pTxTest->Length ));\r
-\r
- pNicDevice->pTxTest->LengthBar = ~(pNicDevice->pTxTest->Length);\r
- TransferLength = sizeof ( pNicDevice->pTxTest->Length )\r
- + sizeof ( pNicDevice->pTxTest->LengthBar )\r
- + pNicDevice->pTxTest->Length;\r
- \r
- if (TransferLength % 512 == 0 || TransferLength % 1024 == 0)\r
- TransferLength +=4;\r
-\r
- //\r
- // Work around USB bus driver bug where a timeout set by receive\r
- // succeeds but the timeout expires immediately after, causing the\r
- // transmit operation to timeout.\r
- //\r
- pUsbIo = pNicDevice->pUsbIo;\r
- Status = pUsbIo->UsbBulkTransfer ( pUsbIo,\r
- BULK_OUT_ENDPOINT,\r
- &pNicDevice->pTxTest->Length,\r
- &TransferLength,\r
- 0xfffffffe, \r
- &TransferStatus );\r
- if ( !EFI_ERROR ( Status )) {\r
- Status = TransferStatus;\r
- }\r
-\r
- if ( !EFI_ERROR ( Status )) {\r
- pNicDevice->pTxBuffer = pBuffer;\r
- }\r
- else {\r
- if ((TransferLength != (UINTN)( pNicDevice->pTxTest->Length + 4 )) &&\r
- (TransferLength != (UINTN)(( pNicDevice->pTxTest->Length + 4 ) + 4))) {\r
- DEBUG ((EFI_D_INFO, "TransferLength didn't match Packet Length\n"));\r
- }\r
- //\r
- // Reset the controller to fix the error\r
- //\r
- if ( EFI_DEVICE_ERROR == Status ) {\r
- SN_Reset ( pSimpleNetwork, FALSE );\r
- }\r
- Status = EFI_NOT_READY;\r
- }\r
- }\r
- else {\r
- //\r
- // No packets available.\r
- //\r
- Status = EFI_NOT_READY;\r
- }\r
- \r
- }\r
- else {\r
- if (EfiSimpleNetworkStarted == pMode->State) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- else {\r
- Status = EFI_NOT_STARTED ;\r
- }\r
- }\r
- }\r
- else {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- else {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- \r
- gBS->RestoreTPL (TplPrevious);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- Cirrus Logic 5430 Controller Driver.\r
- This driver is a sample implementation of the UGA Draw and Graphics Output\r
- Protocols for the Cirrus Logic 5430 family of PCI video controllers.\r
- This driver is only usable in the EFI pre-boot environment.\r
- This sample is intended to show how the UGA Draw and Graphics output Protocol\r
- is able to function.\r
- The UGA I/O Protocol is not implemented in this sample.\r
- A fully compliant EFI UGA driver requires both\r
- the UGA Draw and the UGA I/O Protocol. Please refer to Microsoft's\r
- documentation on UGA for details on how to write a UGA driver that is able\r
- to function both in the EFI pre-boot environment and from the OS runtime.\r
-\r
- Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// Cirrus Logic 5430 Controller Driver\r
-//\r
-#include "CirrusLogic5430.h"\r
-\r
-EFI_DRIVER_BINDING_PROTOCOL gCirrusLogic5430DriverBinding = {\r
- CirrusLogic5430ControllerDriverSupported,\r
- CirrusLogic5430ControllerDriverStart,\r
- CirrusLogic5430ControllerDriverStop,\r
- 0x10,\r
- NULL,\r
- NULL\r
-};\r
-\r
-///\r
-/// Generic Attribute Controller Register Settings\r
-///\r
-UINT8 AttributeController[21] = {\r
- 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,\r
- 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F,\r
- 0x41, 0x00, 0x0F, 0x00, 0x00\r
-};\r
-\r
-///\r
-/// Generic Graphics Controller Register Settings\r
-///\r
-UINT8 GraphicsController[9] = {\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 0x05, 0x0F, 0xFF\r
-};\r
-\r
-//\r
-// 640 x 480 x 256 color @ 60 Hertz\r
-//\r
-UINT8 Crtc_640_480_256_60[28] = {\r
- 0x5d, 0x4f, 0x50, 0x82, 0x53, 0x9f, 0x00, 0x3e,\r
- 0x00, 0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- 0xe1, 0x83, 0xdf, 0x50, 0x00, 0xe7, 0x04, 0xe3,\r
- 0xff, 0x00, 0x00, 0x22\r
-};\r
-\r
-UINT16 Seq_640_480_256_60[15] = {\r
- 0x0100, 0x0101, 0x0f02, 0x0003, 0x0e04, 0x1107, 0x0008, 0x4a0b,\r
- 0x5b0c, 0x450d, 0x7e0e, 0x2b1b, 0x2f1c, 0x301d, 0x331e\r
-};\r
-\r
-//\r
-// 800 x 600 x 256 color @ 60 Hertz\r
-//\r
-UINT8 Crtc_800_600_256_60[28] = {\r
- 0x7F, 0x63, 0x64, 0x80, 0x6B, 0x1B, 0x72, 0xF0,\r
- 0x00, 0x60, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- 0x58, 0x8C, 0x57, 0x64, 0x00, 0x5F, 0x91, 0xE3,\r
- 0xFF, 0x00, 0x00, 0x22\r
-};\r
-\r
-UINT16 Seq_800_600_256_60[15] = {\r
- 0x0100, 0x0101, 0x0f02, 0x0003, 0x0e04, 0x1107, 0x0008, 0x4a0b,\r
- 0x5b0c, 0x450d, 0x510e, 0x2b1b, 0x2f1c, 0x301d, 0x3a1e\r
-};\r
-\r
-//\r
-// 1024 x 768 x 256 color @ 60 Hertz\r
-//\r
-UINT8 Crtc_1024_768_256_60[28] = {\r
- 0xA3, 0x7F, 0x80, 0x86, 0x85, 0x96, 0x24, 0xFD,\r
- 0x00, 0x60, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- 0x02, 0x88, 0xFF, 0x80, 0x00, 0x00, 0x24, 0xE3,\r
- 0xFF, 0x4A, 0x00, 0x22\r
-};\r
-\r
-UINT16 Seq_1024_768_256_60[15] = {\r
- 0x0100, 0x0101, 0x0f02, 0x0003, 0x0e04, 0x1107, 0x0008, 0x4a0b,\r
- 0x5b0c, 0x450d, 0x760e, 0x2b1b, 0x2f1c, 0x301d, 0x341e\r
-};\r
-\r
-///\r
-/// Table of supported video modes\r
-///\r
-CIRRUS_LOGIC_5430_VIDEO_MODES CirrusLogic5430VideoModes[] = {\r
- { 640, 480, 8, 60, Crtc_640_480_256_60, Seq_640_480_256_60, 0xe3 },\r
- { 800, 600, 8, 60, Crtc_800_600_256_60, Seq_800_600_256_60, 0xef },\r
- { 1024, 768, 8, 60, Crtc_1024_768_256_60, Seq_1024_768_256_60, 0xef }\r
-};\r
-\r
-\r
-/**\r
- CirrusLogic5430ControllerDriverSupported\r
-\r
- TODO: This - add argument and description to function comment\r
- TODO: Controller - add argument and description to function comment\r
- TODO: RemainingDevicePath - add argument and description to function comment\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ControllerDriverSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- PCI_TYPE00 Pci;\r
- EFI_DEV_PATH *Node;\r
-\r
- //\r
- // Open the PCI I/O Protocol\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Read the PCI Configuration Header from the PCI Device\r
- //\r
- Status = PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- sizeof (Pci) / sizeof (UINT32),\r
- &Pci\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
-\r
- Status = EFI_UNSUPPORTED;\r
- //\r
- // See if the I/O enable is on. Most systems only allow one VGA device to be turned on\r
- // at a time, so see if this is one that is turned on.\r
- //\r
- // if (((Pci.Hdr.Command & 0x01) == 0x01)) {\r
- //\r
- // See if this is a Cirrus Logic PCI controller\r
- //\r
- if (Pci.Hdr.VendorId == CIRRUS_LOGIC_VENDOR_ID) {\r
- //\r
- // See if this is a 5430 or a 5446 PCI controller\r
- //\r
- if (Pci.Hdr.DeviceId == CIRRUS_LOGIC_5430_DEVICE_ID || \r
- Pci.Hdr.DeviceId == CIRRUS_LOGIC_5430_ALTERNATE_DEVICE_ID ||\r
- Pci.Hdr.DeviceId == CIRRUS_LOGIC_5446_DEVICE_ID) {\r
- \r
- Status = EFI_SUCCESS;\r
- //\r
- // If this is an Intel 945 graphics controller,\r
- // go further check RemainingDevicePath validation\r
- //\r
- if (RemainingDevicePath != NULL) {\r
- Node = (EFI_DEV_PATH *) RemainingDevicePath;\r
- //\r
- // Check if RemainingDevicePath is the End of Device Path Node, \r
- // if yes, return EFI_SUCCESS\r
- //\r
- if (!IsDevicePathEnd (Node)) {\r
- //\r
- // If RemainingDevicePath isn't the End of Device Path Node,\r
- // check its validation\r
- //\r
- if (Node->DevPath.Type != ACPI_DEVICE_PATH ||\r
- Node->DevPath.SubType != ACPI_ADR_DP ||\r
- DevicePathNodeLength(&Node->DevPath) != sizeof(ACPI_ADR_DEVICE_PATH)) {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- }\r
- }\r
- }\r
- }\r
-\r
-Done:\r
- //\r
- // Close the PCI I/O Protocol\r
- //\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- CirrusLogic5430ControllerDriverStart\r
-\r
- TODO: This - add argument and description to function comment\r
- TODO: Controller - add argument and description to function comment\r
- TODO: RemainingDevicePath - add argument and description to function comment\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ControllerDriverStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private;\r
- BOOLEAN PciAttributesSaved;\r
- EFI_DEVICE_PATH_PROTOCOL *ParentDevicePath;\r
- ACPI_ADR_DEVICE_PATH AcpiDeviceNode;\r
- UINT64 Supports;\r
-\r
- PciAttributesSaved = FALSE;\r
- //\r
- // Allocate Private context data for UGA Draw inteface.\r
- //\r
- Private = AllocateZeroPool (sizeof (CIRRUS_LOGIC_5430_PRIVATE_DATA));\r
- if (Private == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Error;\r
- }\r
-\r
- //\r
- // Set up context record\r
- //\r
- Private->Signature = CIRRUS_LOGIC_5430_PRIVATE_DATA_SIGNATURE;\r
- Private->Handle = NULL;\r
-\r
- //\r
- // Open PCI I/O Protocol\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &Private->PciIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Error;\r
- }\r
-\r
- //\r
- // Get supported PCI attributes\r
- //\r
- Status = Private->PciIo->Attributes (\r
- Private->PciIo,\r
- EfiPciIoAttributeOperationSupported,\r
- 0,\r
- &Supports\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Error;\r
- }\r
-\r
- Supports &= (EFI_PCI_IO_ATTRIBUTE_VGA_IO | EFI_PCI_IO_ATTRIBUTE_VGA_IO_16);\r
- if (Supports == 0 || Supports == (EFI_PCI_IO_ATTRIBUTE_VGA_IO | EFI_PCI_IO_ATTRIBUTE_VGA_IO_16)) {\r
- Status = EFI_UNSUPPORTED;\r
- goto Error;\r
- } \r
-\r
- //\r
- // Save original PCI attributes\r
- //\r
- Status = Private->PciIo->Attributes (\r
- Private->PciIo,\r
- EfiPciIoAttributeOperationGet,\r
- 0,\r
- &Private->OriginalPciAttributes\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto Error;\r
- }\r
- PciAttributesSaved = TRUE;\r
-\r
- Status = Private->PciIo->Attributes (\r
- Private->PciIo,\r
- EfiPciIoAttributeOperationEnable,\r
- EFI_PCI_DEVICE_ENABLE | EFI_PCI_IO_ATTRIBUTE_VGA_MEMORY | Supports,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Error;\r
- }\r
-\r
- //\r
- // Get ParentDevicePath\r
- //\r
- Status = gBS->HandleProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &ParentDevicePath\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Error;\r
- }\r
-\r
- if (FeaturePcdGet (PcdSupportGop)) {\r
- //\r
- // Set Gop Device Path\r
- //\r
- if (RemainingDevicePath == NULL) {\r
- ZeroMem (&AcpiDeviceNode, sizeof (ACPI_ADR_DEVICE_PATH));\r
- AcpiDeviceNode.Header.Type = ACPI_DEVICE_PATH;\r
- AcpiDeviceNode.Header.SubType = ACPI_ADR_DP;\r
- AcpiDeviceNode.ADR = ACPI_DISPLAY_ADR (1, 0, 0, 1, 0, ACPI_ADR_DISPLAY_TYPE_VGA, 0, 0);\r
- SetDevicePathNodeLength (&AcpiDeviceNode.Header, sizeof (ACPI_ADR_DEVICE_PATH));\r
-\r
- Private->GopDevicePath = AppendDevicePathNode (\r
- ParentDevicePath,\r
- (EFI_DEVICE_PATH_PROTOCOL *) &AcpiDeviceNode\r
- );\r
- } else if (!IsDevicePathEnd (RemainingDevicePath)) {\r
- //\r
- // If RemainingDevicePath isn't the End of Device Path Node, \r
- // only scan the specified device by RemainingDevicePath\r
- //\r
- Private->GopDevicePath = AppendDevicePathNode (ParentDevicePath, RemainingDevicePath);\r
- } else {\r
- //\r
- // If RemainingDevicePath is the End of Device Path Node, \r
- // don't create child device and return EFI_SUCCESS\r
- //\r
- Private->GopDevicePath = NULL;\r
- }\r
- \r
- if (Private->GopDevicePath != NULL) {\r
- //\r
- // Creat child handle and device path protocol firstly\r
- //\r
- Private->Handle = NULL;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Private->Handle,\r
- &gEfiDevicePathProtocolGuid,\r
- Private->GopDevicePath,\r
- NULL\r
- );\r
- }\r
- }\r
-\r
- //\r
- // Construct video mode buffer\r
- //\r
- Status = CirrusLogic5430VideoModeSetup (Private);\r
- if (EFI_ERROR (Status)) {\r
- goto Error;\r
- }\r
-\r
- if (FeaturePcdGet (PcdSupportUga)) {\r
- //\r
- // Start the UGA Draw software stack.\r
- //\r
- Status = CirrusLogic5430UgaDrawConstructor (Private);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Private->UgaDevicePath = ParentDevicePath;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Controller,\r
- &gEfiUgaDrawProtocolGuid,\r
- &Private->UgaDraw,\r
- &gEfiDevicePathProtocolGuid,\r
- Private->UgaDevicePath,\r
- NULL\r
- );\r
-\r
- } else if (FeaturePcdGet (PcdSupportGop)) {\r
- if (Private->GopDevicePath == NULL) {\r
- //\r
- // If RemainingDevicePath is the End of Device Path Node, \r
- // don't create child device and return EFI_SUCCESS\r
- //\r
- Status = EFI_SUCCESS;\r
- } else {\r
- \r
- //\r
- // Start the GOP software stack.\r
- //\r
- Status = CirrusLogic5430GraphicsOutputConstructor (Private);\r
- ASSERT_EFI_ERROR (Status);\r
- \r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Private->Handle,\r
- &gEfiGraphicsOutputProtocolGuid,\r
- &Private->GraphicsOutput,\r
- &gEfiEdidDiscoveredProtocolGuid,\r
- &Private->EdidDiscovered,\r
- &gEfiEdidActiveProtocolGuid,\r
- &Private->EdidActive,\r
- NULL\r
- );\r
- }\r
- } else {\r
- //\r
- // This driver must support eithor GOP or UGA or both.\r
- //\r
- ASSERT (FALSE);\r
- Status = EFI_UNSUPPORTED;\r
- }\r
-\r
-\r
-Error:\r
- if (EFI_ERROR (Status)) {\r
- if (Private) {\r
- if (Private->PciIo) {\r
- if (PciAttributesSaved == TRUE) {\r
- //\r
- // Restore original PCI attributes\r
- //\r
- Private->PciIo->Attributes (\r
- Private->PciIo,\r
- EfiPciIoAttributeOperationSet,\r
- Private->OriginalPciAttributes,\r
- NULL\r
- );\r
- }\r
- //\r
- // Close the PCI I/O Protocol\r
- //\r
- gBS->CloseProtocol (\r
- Private->Handle,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Private->Handle\r
- );\r
- }\r
-\r
- gBS->FreePool (Private);\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- CirrusLogic5430ControllerDriverStop\r
-\r
- TODO: This - add argument and description to function comment\r
- TODO: Controller - add argument and description to function comment\r
- TODO: NumberOfChildren - add argument and description to function comment\r
- TODO: ChildHandleBuffer - add argument and description to function comment\r
- TODO: EFI_SUCCESS - add return value to function comment\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ControllerDriverStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- )\r
-{\r
- EFI_UGA_DRAW_PROTOCOL *UgaDraw;\r
- EFI_GRAPHICS_OUTPUT_PROTOCOL *GraphicsOutput;\r
-\r
- EFI_STATUS Status;\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private;\r
-\r
- if (FeaturePcdGet (PcdSupportUga)) {\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUgaDrawProtocolGuid,\r
- (VOID **) &UgaDraw,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- //\r
- // Get our private context information\r
- //\r
- Private = CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_UGA_DRAW_THIS (UgaDraw);\r
- CirrusLogic5430UgaDrawDestructor (Private);\r
-\r
- if (FeaturePcdGet (PcdSupportGop)) {\r
- CirrusLogic5430GraphicsOutputDestructor (Private);\r
- //\r
- // Remove the UGA and GOP protocol interface from the system\r
- //\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- Private->Handle,\r
- &gEfiUgaDrawProtocolGuid,\r
- &Private->UgaDraw,\r
- &gEfiGraphicsOutputProtocolGuid,\r
- &Private->GraphicsOutput,\r
- NULL\r
- );\r
- } else {\r
- //\r
- // Remove the UGA Draw interface from the system\r
- //\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- Private->Handle,\r
- &gEfiUgaDrawProtocolGuid,\r
- &Private->UgaDraw,\r
- NULL\r
- );\r
- }\r
- } else {\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiGraphicsOutputProtocolGuid,\r
- (VOID **) &GraphicsOutput,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Get our private context information\r
- //\r
- Private = CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_GRAPHICS_OUTPUT_THIS (GraphicsOutput);\r
-\r
- CirrusLogic5430GraphicsOutputDestructor (Private);\r
- //\r
- // Remove the GOP protocol interface from the system\r
- //\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- Private->Handle,\r
- &gEfiUgaDrawProtocolGuid,\r
- &Private->UgaDraw,\r
- &gEfiGraphicsOutputProtocolGuid,\r
- &Private->GraphicsOutput,\r
- NULL\r
- );\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Restore original PCI attributes\r
- //\r
- Private->PciIo->Attributes (\r
- Private->PciIo,\r
- EfiPciIoAttributeOperationSet,\r
- Private->OriginalPciAttributes,\r
- NULL\r
- );\r
-\r
- //\r
- // Close the PCI I/O Protocol\r
- //\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- //\r
- // Free our instance data\r
- //\r
- gBS->FreePool (Private);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- CirrusLogic5430UgaDrawDestructor\r
-\r
- TODO: Private - add argument and description to function comment\r
- TODO: EFI_SUCCESS - add return value to function comment\r
-**/\r
-EFI_STATUS\r
-CirrusLogic5430UgaDrawDestructor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- )\r
-{\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param Private TODO: add argument description\r
- @param Address TODO: add argument description\r
- @param Data TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-VOID\r
-outb (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Address,\r
- UINT8 Data\r
- )\r
-{\r
- Private->PciIo->Io.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthUint8,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- Address,\r
- 1,\r
- &Data\r
- );\r
-}\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param Private TODO: add argument description\r
- @param Address TODO: add argument description\r
- @param Data TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-VOID\r
-outw (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Address,\r
- UINT16 Data\r
- )\r
-{\r
- Private->PciIo->Io.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthUint16,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- Address,\r
- 1,\r
- &Data\r
- );\r
-}\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param Private TODO: add argument description\r
- @param Address TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-UINT8\r
-inb (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Address\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- Private->PciIo->Io.Read (\r
- Private->PciIo,\r
- EfiPciIoWidthUint8,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- Address,\r
- 1,\r
- &Data\r
- );\r
- return Data;\r
-}\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param Private TODO: add argument description\r
- @param Address TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-UINT16\r
-inw (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Address\r
- )\r
-{\r
- UINT16 Data;\r
-\r
- Private->PciIo->Io.Read (\r
- Private->PciIo,\r
- EfiPciIoWidthUint16,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- Address,\r
- 1,\r
- &Data\r
- );\r
- return Data;\r
-}\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param Private TODO: add argument description\r
- @param Index TODO: add argument description\r
- @param Red TODO: add argument description\r
- @param Green TODO: add argument description\r
- @param Blue TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-VOID\r
-SetPaletteColor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Index,\r
- UINT8 Red,\r
- UINT8 Green,\r
- UINT8 Blue\r
- )\r
-{\r
- outb (Private, PALETTE_INDEX_REGISTER, (UINT8) Index);\r
- outb (Private, PALETTE_DATA_REGISTER, (UINT8) (Red >> 2));\r
- outb (Private, PALETTE_DATA_REGISTER, (UINT8) (Green >> 2));\r
- outb (Private, PALETTE_DATA_REGISTER, (UINT8) (Blue >> 2));\r
-}\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param Private TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-VOID\r
-SetDefaultPalette (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- )\r
-{\r
- UINTN Index;\r
- UINTN RedIndex;\r
- UINTN GreenIndex;\r
- UINTN BlueIndex;\r
-\r
- Index = 0;\r
- for (RedIndex = 0; RedIndex < 8; RedIndex++) {\r
- for (GreenIndex = 0; GreenIndex < 8; GreenIndex++) {\r
- for (BlueIndex = 0; BlueIndex < 4; BlueIndex++) {\r
- SetPaletteColor (Private, Index, (UINT8) (RedIndex << 5), (UINT8) (GreenIndex << 5), (UINT8) (BlueIndex << 6));\r
- Index++;\r
- }\r
- }\r
- }\r
-}\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param Private TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-VOID\r
-ClearScreen (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- )\r
-{\r
- UINT32 Color;\r
-\r
- Color = 0;\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthFillUint32,\r
- 0,\r
- 0,\r
- 0x100000 >> 2,\r
- &Color\r
- );\r
-}\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param Private TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-VOID\r
-DrawLogo (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN ScreenWidth,\r
- UINTN ScreenHeight\r
- )\r
-{\r
-}\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param Private TODO: add argument description\r
- @param ModeData TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-VOID\r
-InitializeGraphicsMode (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- CIRRUS_LOGIC_5430_VIDEO_MODES *ModeData\r
- )\r
-{\r
- UINT8 Byte;\r
- UINTN Index;\r
- UINT16 DeviceId;\r
- EFI_STATUS Status;\r
-\r
- Status = Private->PciIo->Pci.Read (\r
- Private->PciIo,\r
- EfiPciIoWidthUint16,\r
- PCI_DEVICE_ID_OFFSET,\r
- 1,\r
- &DeviceId\r
- );\r
- //\r
- // Read the PCI Configuration Header from the PCI Device\r
- //\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- outw (Private, SEQ_ADDRESS_REGISTER, 0x1206);\r
- outw (Private, SEQ_ADDRESS_REGISTER, 0x0012);\r
-\r
- for (Index = 0; Index < 15; Index++) {\r
- outw (Private, SEQ_ADDRESS_REGISTER, ModeData->SeqSettings[Index]);\r
- }\r
-\r
- if (DeviceId != CIRRUS_LOGIC_5446_DEVICE_ID) {\r
- outb (Private, SEQ_ADDRESS_REGISTER, 0x0f);\r
- Byte = (UINT8) ((inb (Private, SEQ_DATA_REGISTER) & 0xc7) ^ 0x30);\r
- outb (Private, SEQ_DATA_REGISTER, Byte);\r
- }\r
-\r
- outb (Private, MISC_OUTPUT_REGISTER, ModeData->MiscSetting);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0506);\r
- outw (Private, SEQ_ADDRESS_REGISTER, 0x0300);\r
- outw (Private, CRTC_ADDRESS_REGISTER, 0x2011);\r
-\r
- for (Index = 0; Index < 28; Index++) {\r
- outw (Private, CRTC_ADDRESS_REGISTER, (UINT16) ((ModeData->CrtcSettings[Index] << 8) | Index));\r
- }\r
-\r
- for (Index = 0; Index < 9; Index++) {\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((GraphicsController[Index] << 8) | Index));\r
- }\r
-\r
- inb (Private, INPUT_STATUS_1_REGISTER);\r
-\r
- for (Index = 0; Index < 21; Index++) {\r
- outb (Private, ATT_ADDRESS_REGISTER, (UINT8) Index);\r
- outb (Private, ATT_ADDRESS_REGISTER, AttributeController[Index]);\r
- }\r
-\r
- outb (Private, ATT_ADDRESS_REGISTER, 0x20);\r
-\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0009);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x000a);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x000b);\r
- outb (Private, DAC_PIXEL_MASK_REGISTER, 0xff);\r
-\r
- SetDefaultPalette (Private);\r
- ClearScreen (Private);\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeCirrusLogic5430 (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = EfiLibInstallDriverBindingComponentName2 (\r
- ImageHandle,\r
- SystemTable,\r
- &gCirrusLogic5430DriverBinding,\r
- ImageHandle,\r
- &gCirrusLogic5430ComponentName,\r
- &gCirrusLogic5430ComponentName2\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Install EFI Driver Supported EFI Version Protocol required for\r
- // EFI drivers that are on PCI and other plug in cards.\r
- //\r
- gCirrusLogic5430DriverSupportedEfiVersion.FirmwareVersion = PcdGet32 (PcdDriverSupportedEfiVersion);\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &ImageHandle,\r
- &gEfiDriverSupportedEfiVersionProtocolGuid,\r
- &gCirrusLogic5430DriverSupportedEfiVersion,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- Cirrus Logic 5430 Controller Driver\r
-\r
- Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// Cirrus Logic 5430 Controller Driver\r
-//\r
-\r
-#ifndef _CIRRUS_LOGIC_5430_H_\r
-#define _CIRRUS_LOGIC_5430_H_\r
-\r
-\r
-#include <Uefi.h>\r
-#include <Protocol/UgaDraw.h>\r
-#include <Protocol/GraphicsOutput.h>\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/DriverSupportedEfiVersion.h>\r
-#include <Protocol/EdidOverride.h>\r
-#include <Protocol/EdidDiscovered.h>\r
-#include <Protocol/EdidActive.h>\r
-#include <Protocol/DevicePath.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/TimerLib.h>\r
-\r
-#include <IndustryStandard/Pci.h>\r
-//\r
-// Cirrus Logic 5430 PCI Configuration Header values\r
-//\r
-#define CIRRUS_LOGIC_VENDOR_ID 0x1013\r
-#define CIRRUS_LOGIC_5430_DEVICE_ID 0x00a8\r
-#define CIRRUS_LOGIC_5430_ALTERNATE_DEVICE_ID 0x00a0\r
-#define CIRRUS_LOGIC_5446_DEVICE_ID 0x00b8\r
-\r
-//\r
-// Cirrus Logic Graphical Mode Data\r
-//\r
-#define CIRRUS_LOGIC_5430_MODE_COUNT 3\r
-\r
-typedef struct {\r
- UINT32 ModeNumber;\r
- UINT32 HorizontalResolution;\r
- UINT32 VerticalResolution;\r
- UINT32 ColorDepth;\r
- UINT32 RefreshRate;\r
-} CIRRUS_LOGIC_5430_MODE_DATA;\r
-\r
-#define PIXEL_RED_SHIFT 0\r
-#define PIXEL_GREEN_SHIFT 3\r
-#define PIXEL_BLUE_SHIFT 6\r
-\r
-#define PIXEL_RED_MASK (BIT7 | BIT6 | BIT5)\r
-#define PIXEL_GREEN_MASK (BIT4 | BIT3 | BIT2)\r
-#define PIXEL_BLUE_MASK (BIT1 | BIT0)\r
-\r
-#define PIXEL_TO_COLOR_BYTE(pixel, mask, shift) ((UINT8) ((pixel & mask) << shift))\r
-#define PIXEL_TO_RED_BYTE(pixel) PIXEL_TO_COLOR_BYTE(pixel, PIXEL_RED_MASK, PIXEL_RED_SHIFT)\r
-#define PIXEL_TO_GREEN_BYTE(pixel) PIXEL_TO_COLOR_BYTE(pixel, PIXEL_GREEN_MASK, PIXEL_GREEN_SHIFT)\r
-#define PIXEL_TO_BLUE_BYTE(pixel) PIXEL_TO_COLOR_BYTE(pixel, PIXEL_BLUE_MASK, PIXEL_BLUE_SHIFT)\r
-\r
-#define RGB_BYTES_TO_PIXEL(Red, Green, Blue) \\r
- (UINT8) ( (((Red) >> PIXEL_RED_SHIFT) & PIXEL_RED_MASK) | \\r
- (((Green) >> PIXEL_GREEN_SHIFT) & PIXEL_GREEN_MASK) | \\r
- (((Blue) >> PIXEL_BLUE_SHIFT) & PIXEL_BLUE_MASK) )\r
-\r
-#define GRAPHICS_OUTPUT_INVALIDE_MODE_NUMBER 0xffff\r
-\r
-//\r
-// Cirrus Logic 5440 Private Data Structure\r
-//\r
-#define CIRRUS_LOGIC_5430_PRIVATE_DATA_SIGNATURE SIGNATURE_32 ('C', 'L', '5', '4')\r
-\r
-typedef struct {\r
- UINT64 Signature;\r
- EFI_HANDLE Handle;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT64 OriginalPciAttributes;\r
- EFI_UGA_DRAW_PROTOCOL UgaDraw;\r
- EFI_GRAPHICS_OUTPUT_PROTOCOL GraphicsOutput;\r
- EFI_EDID_DISCOVERED_PROTOCOL EdidDiscovered;\r
- EFI_EDID_ACTIVE_PROTOCOL EdidActive;\r
- EFI_DEVICE_PATH_PROTOCOL *GopDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *UgaDevicePath;\r
- UINTN CurrentMode;\r
- UINTN MaxMode;\r
- CIRRUS_LOGIC_5430_MODE_DATA ModeData[CIRRUS_LOGIC_5430_MODE_COUNT];\r
- UINT8 *LineBuffer;\r
- BOOLEAN HardwareNeedsStarting;\r
-} CIRRUS_LOGIC_5430_PRIVATE_DATA;\r
-\r
-///\r
-/// Video Mode structure\r
-///\r
-typedef struct {\r
- UINT32 Width;\r
- UINT32 Height;\r
- UINT32 ColorDepth;\r
- UINT32 RefreshRate;\r
- UINT8 *CrtcSettings;\r
- UINT16 *SeqSettings;\r
- UINT8 MiscSetting;\r
-} CIRRUS_LOGIC_5430_VIDEO_MODES;\r
-\r
-#define CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_UGA_DRAW_THIS(a) \\r
- CR(a, CIRRUS_LOGIC_5430_PRIVATE_DATA, UgaDraw, CIRRUS_LOGIC_5430_PRIVATE_DATA_SIGNATURE)\r
-\r
-#define CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_GRAPHICS_OUTPUT_THIS(a) \\r
- CR(a, CIRRUS_LOGIC_5430_PRIVATE_DATA, GraphicsOutput, CIRRUS_LOGIC_5430_PRIVATE_DATA_SIGNATURE)\r
-\r
-\r
-//\r
-// Global Variables\r
-//\r
-extern UINT8 AttributeController[];\r
-extern UINT8 GraphicsController[];\r
-extern UINT8 Crtc_640_480_256_60[];\r
-extern UINT16 Seq_640_480_256_60[];\r
-extern UINT8 Crtc_800_600_256_60[];\r
-extern UINT16 Seq_800_600_256_60[];\r
-extern UINT8 Crtc_1024_768_256_60[];\r
-extern UINT16 Seq_1024_768_256_60[];\r
-extern CIRRUS_LOGIC_5430_VIDEO_MODES CirrusLogic5430VideoModes[];\r
-extern EFI_DRIVER_BINDING_PROTOCOL gCirrusLogic5430DriverBinding;\r
-extern EFI_COMPONENT_NAME_PROTOCOL gCirrusLogic5430ComponentName;\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gCirrusLogic5430ComponentName2;\r
-extern EFI_DRIVER_SUPPORTED_EFI_VERSION_PROTOCOL gCirrusLogic5430DriverSupportedEfiVersion;\r
-\r
-//\r
-// Io Registers defined by VGA\r
-//\r
-#define CRTC_ADDRESS_REGISTER 0x3d4\r
-#define CRTC_DATA_REGISTER 0x3d5\r
-#define SEQ_ADDRESS_REGISTER 0x3c4\r
-#define SEQ_DATA_REGISTER 0x3c5\r
-#define GRAPH_ADDRESS_REGISTER 0x3ce\r
-#define GRAPH_DATA_REGISTER 0x3cf\r
-#define ATT_ADDRESS_REGISTER 0x3c0\r
-#define MISC_OUTPUT_REGISTER 0x3c2\r
-#define INPUT_STATUS_1_REGISTER 0x3da\r
-#define DAC_PIXEL_MASK_REGISTER 0x3c6\r
-#define PALETTE_INDEX_REGISTER 0x3c8\r
-#define PALETTE_DATA_REGISTER 0x3c9\r
-\r
-//\r
-// UGA Draw Hardware abstraction internal worker functions\r
-//\r
-EFI_STATUS\r
-CirrusLogic5430UgaDrawConstructor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- );\r
-\r
-EFI_STATUS\r
-CirrusLogic5430UgaDrawDestructor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- );\r
-\r
-//\r
-// Graphics Output Hardware abstraction internal worker functions\r
-//\r
-EFI_STATUS\r
-CirrusLogic5430GraphicsOutputConstructor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- );\r
-\r
-EFI_STATUS\r
-CirrusLogic5430GraphicsOutputDestructor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- );\r
-\r
-\r
-//\r
-// EFI_DRIVER_BINDING_PROTOCOL Protocol Interface\r
-//\r
-/**\r
- TODO: Add function description\r
-\r
- @param This TODO: add argument description\r
- @param Controller TODO: add argument description\r
- @param RemainingDevicePath TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ControllerDriverSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param This TODO: add argument description\r
- @param Controller TODO: add argument description\r
- @param RemainingDevicePath TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ControllerDriverStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param This TODO: add argument description\r
- @param Controller TODO: add argument description\r
- @param NumberOfChildren TODO: add argument description\r
- @param ChildHandleBuffer TODO: add argument description\r
-\r
- TODO: add return values\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ControllerDriverStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- );\r
-\r
-//\r
-// EFI Component Name Functions\r
-//\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- );\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- );\r
-\r
-\r
-//\r
-// Local Function Prototypes\r
-//\r
-VOID\r
-InitializeGraphicsMode (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- CIRRUS_LOGIC_5430_VIDEO_MODES *ModeData\r
- );\r
-\r
-VOID\r
-SetPaletteColor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Index,\r
- UINT8 Red,\r
- UINT8 Green,\r
- UINT8 Blue\r
- );\r
-\r
-VOID\r
-SetDefaultPalette (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- );\r
-\r
-VOID\r
-DrawLogo (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN ScreenWidth,\r
- UINTN ScreenHeight\r
- );\r
-\r
-VOID\r
-outb (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Address,\r
- UINT8 Data\r
- );\r
-\r
-VOID\r
-outw (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Address,\r
- UINT16 Data\r
- );\r
-\r
-UINT8\r
-inb (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Address\r
- );\r
-\r
-UINT16\r
-inw (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINTN Address\r
- );\r
-\r
-EFI_STATUS\r
-CirrusLogic5430VideoModeSetup (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for CirrusLogic5430 module\r
-#\r
-# Cirrus Logic 5430 Controller Driver.This driver is a sample implementation\r
-# of the UGA Draw Protocol for the Cirrus Logic 5430 family of PCI video controllers.\r
-# This driver is only usable in the EFI pre-boot environment. This sample is\r
-# intended to show how the UGA Draw Protocol is able to function. The UGA I/O\r
-# Protocol is not implemented in this sample. A fully compliant EFI UGA driver\r
-# requires both the UGA Draw and the UGA I/O Protocol. Please refer to Microsoft's\r
-# documentation on UGA for details on how to write a UGA driver that is able\r
-# to function both in the EFI pre-boot environment and from the OS runtime.\r
-# Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = CirrusLogic5430Dxe\r
- FILE_GUID = 555F76EA-785F-40d7-9174-153C43636C68\r
- MODULE_TYPE = UEFI_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = InitializeCirrusLogic5430\r
-\r
- PCI_VENDOR_ID = 0x1013\r
- PCI_DEVICE_ID = 0x00A8\r
- PCI_CLASS_CODE = 0x030000\r
- PCI_REVISION = 0x00\r
- PCI_COMPRESS = TRUE\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-# DRIVER_BINDING = gCirrusLogic5430DriverBinding\r
-# COMPONENT_NAME = gCirrusLogic5430ComponentName\r
-#\r
-\r
-[Sources]\r
- ComponentName.c\r
- DriverSupportedEfiVersion.c\r
- CirrusLogic5430UgaDraw.c\r
- CirrusLogic5430GraphicsOutput.c\r
- CirrusLogic5430.c\r
- CirrusLogic5430.h\r
- Edid.c\r
- CirrusLogic5430I2c.h\r
- CirrusLogic5430I2c.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- OptionRomPkg/OptionRomPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiBootServicesTableLib\r
- MemoryAllocationLib\r
- UefiLib\r
- UefiDriverEntryPoint\r
- DebugLib\r
- BaseMemoryLib\r
- DevicePathLib\r
- TimerLib\r
-\r
-[Protocols]\r
- gEfiDriverSupportedEfiVersionProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiUgaDrawProtocolGuid # PROTOCOL BY_START\r
- gEfiGraphicsOutputProtocolGuid # PROTOCOL BY_START\r
- gEfiEdidDiscoveredProtocolGuid # PROTOCOL BY_START\r
- gEfiEdidActiveProtocolGuid # PROTOCOL BY_START\r
- gEfiDevicePathProtocolGuid # PROTOCOL BY_START\r
- gEfiPciIoProtocolGuid # PROTOCOL TO_START\r
- gEfiEdidOverrideProtocolGuid # PROTOCOL TO_START\r
-\r
-\r
-[FeaturePcd]\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportGop\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportUga\r
-\r
-[Pcd]\r
- gOptionRomPkgTokenSpaceGuid.PcdDriverSupportedEfiVersion\r
+++ /dev/null
-/** @file\r
-Copyright (c) 2007 - 2012, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-Module Name:\r
-\r
- UefiCirrusLogic5430GraphicsOutput.c\r
-\r
-Abstract:\r
-\r
- This file produces the graphics abstration of Graphics Output Protocol. It is called by\r
- CirrusLogic5430.c file which deals with the EFI 1.1 driver model.\r
- This file just does graphics.\r
-\r
-**/\r
-#include "CirrusLogic5430.h"\r
-#include <IndustryStandard/Acpi.h>\r
-\r
-\r
-STATIC\r
-VOID\r
-CirrusLogic5430CompleteModeInfo (\r
- OUT EFI_GRAPHICS_OUTPUT_MODE_INFORMATION *Info\r
- )\r
-{\r
- Info->Version = 0;\r
- Info->PixelFormat = PixelBitMask;\r
- Info->PixelInformation.RedMask = PIXEL_RED_MASK;\r
- Info->PixelInformation.GreenMask = PIXEL_GREEN_MASK;\r
- Info->PixelInformation.BlueMask = PIXEL_BLUE_MASK;\r
- Info->PixelInformation.ReservedMask = 0;\r
- Info->PixelsPerScanLine = Info->HorizontalResolution;\r
-}\r
-\r
-\r
-STATIC\r
-EFI_STATUS\r
-CirrusLogic5430CompleteModeData (\r
- IN CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- OUT EFI_GRAPHICS_OUTPUT_PROTOCOL_MODE *Mode\r
- )\r
-{\r
- EFI_GRAPHICS_OUTPUT_MODE_INFORMATION *Info;\r
- EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *FrameBufDesc;\r
-\r
- Info = Mode->Info;\r
- CirrusLogic5430CompleteModeInfo (Info);\r
-\r
- Private->PciIo->GetBarAttributes (\r
- Private->PciIo,\r
- 0,\r
- NULL,\r
- (VOID**) &FrameBufDesc\r
- );\r
-\r
- Mode->FrameBufferBase = FrameBufDesc->AddrRangeMin;\r
- Mode->FrameBufferSize = Info->HorizontalResolution * Info->VerticalResolution;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-//\r
-// Graphics Output Protocol Member Functions\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430GraphicsOutputQueryMode (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN UINT32 ModeNumber,\r
- OUT UINTN *SizeOfInfo,\r
- OUT EFI_GRAPHICS_OUTPUT_MODE_INFORMATION **Info\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Graphics Output protocol interface to query video mode\r
-\r
- Arguments:\r
- This - Protocol instance pointer.\r
- ModeNumber - The mode number to return information on.\r
- Info - Caller allocated buffer that returns information about ModeNumber.\r
- SizeOfInfo - A pointer to the size, in bytes, of the Info buffer.\r
-\r
- Returns:\r
- EFI_SUCCESS - Mode information returned.\r
- EFI_BUFFER_TOO_SMALL - The Info buffer was too small.\r
- EFI_DEVICE_ERROR - A hardware error occurred trying to retrieve the video mode.\r
- EFI_NOT_STARTED - Video display is not initialized. Call SetMode ()\r
- EFI_INVALID_PARAMETER - One of the input args was NULL.\r
-\r
---*/\r
-{\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private;\r
-\r
- Private = CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_GRAPHICS_OUTPUT_THIS (This);\r
-\r
- if (Private->HardwareNeedsStarting) {\r
- return EFI_NOT_STARTED;\r
- }\r
-\r
- if (Info == NULL || SizeOfInfo == NULL || ModeNumber >= This->Mode->MaxMode) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- *Info = AllocatePool (sizeof (EFI_GRAPHICS_OUTPUT_MODE_INFORMATION));\r
- if (*Info == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- *SizeOfInfo = sizeof (EFI_GRAPHICS_OUTPUT_MODE_INFORMATION);\r
-\r
- (*Info)->HorizontalResolution = Private->ModeData[ModeNumber].HorizontalResolution;\r
- (*Info)->VerticalResolution = Private->ModeData[ModeNumber].VerticalResolution;\r
- CirrusLogic5430CompleteModeInfo (*Info);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430GraphicsOutputSetMode (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN UINT32 ModeNumber\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Graphics Output protocol interface to set video mode\r
-\r
- Arguments:\r
- This - Protocol instance pointer.\r
- ModeNumber - The mode number to be set.\r
-\r
- Returns:\r
- EFI_SUCCESS - Graphics mode was changed.\r
- EFI_DEVICE_ERROR - The device had an error and could not complete the request.\r
- EFI_UNSUPPORTED - ModeNumber is not supported by this device.\r
-\r
---*/\r
-{\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private;\r
- CIRRUS_LOGIC_5430_MODE_DATA *ModeData;\r
-\r
- Private = CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_GRAPHICS_OUTPUT_THIS (This);\r
-\r
- if (ModeNumber >= This->Mode->MaxMode) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- ModeData = &Private->ModeData[ModeNumber];\r
-\r
- if (Private->LineBuffer) {\r
- gBS->FreePool (Private->LineBuffer);\r
- }\r
-\r
- Private->LineBuffer = NULL;\r
- Private->LineBuffer = AllocatePool (ModeData->HorizontalResolution);\r
- if (Private->LineBuffer == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- InitializeGraphicsMode (Private, &CirrusLogic5430VideoModes[ModeData->ModeNumber]);\r
-\r
- This->Mode->Mode = ModeNumber;\r
- This->Mode->Info->HorizontalResolution = ModeData->HorizontalResolution;\r
- This->Mode->Info->VerticalResolution = ModeData->VerticalResolution;\r
- This->Mode->SizeOfInfo = sizeof(EFI_GRAPHICS_OUTPUT_MODE_INFORMATION);\r
-\r
- CirrusLogic5430CompleteModeData (Private, This->Mode);\r
-\r
- Private->HardwareNeedsStarting = FALSE;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430GraphicsOutputBlt (\r
- IN EFI_GRAPHICS_OUTPUT_PROTOCOL *This,\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN EFI_GRAPHICS_OUTPUT_BLT_OPERATION BltOperation,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Graphics Output protocol instance to block transfer for CirrusLogic device\r
-\r
-Arguments:\r
-\r
- This - Pointer to Graphics Output protocol instance\r
- BltBuffer - The data to transfer to screen\r
- BltOperation - The operation to perform\r
- SourceX - The X coordinate of the source for BltOperation\r
- SourceY - The Y coordinate of the source for BltOperation\r
- DestinationX - The X coordinate of the destination for BltOperation\r
- DestinationY - The Y coordinate of the destination for BltOperation\r
- Width - The width of a rectangle in the blt rectangle in pixels\r
- Height - The height of a rectangle in the blt rectangle in pixels\r
- Delta - Not used for EfiBltVideoFill and EfiBltVideoToVideo operation.\r
- If a Delta of 0 is used, the entire BltBuffer will be operated on.\r
- If a subrectangle of the BltBuffer is used, then Delta represents\r
- the number of bytes in a row of the BltBuffer.\r
-\r
-Returns:\r
-\r
- EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- EFI_SUCCESS - Blt operation success\r
-\r
---*/\r
-{\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private;\r
- EFI_TPL OriginalTPL;\r
- UINTN DstY;\r
- UINTN SrcY;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL *Blt;\r
- UINTN X;\r
- UINT8 Pixel;\r
- UINT32 WidePixel;\r
- UINTN ScreenWidth;\r
- UINTN Offset;\r
- UINTN SourceOffset;\r
- UINT32 CurrentMode;\r
-\r
- Private = CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_GRAPHICS_OUTPUT_THIS (This);\r
-\r
- if ((UINT32)BltOperation >= EfiGraphicsOutputBltOperationMax) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width == 0 || Height == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // If Delta is zero, then the entire BltBuffer is being used, so Delta\r
- // is the number of bytes in each row of BltBuffer. Since BltBuffer is Width pixels size,\r
- // the number of bytes in each row can be computed.\r
- //\r
- if (Delta == 0) {\r
- Delta = Width * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL);\r
- }\r
-\r
- //\r
- // We need to fill the Virtual Screen buffer with the blt data.\r
- // The virtual screen is upside down, as the first row is the bootom row of\r
- // the image.\r
- //\r
-\r
- CurrentMode = This->Mode->Mode;\r
- //\r
- // Make sure the SourceX, SourceY, DestinationX, DestinationY, Width, and Height parameters\r
- // are valid for the operation and the current screen geometry.\r
- //\r
- if (BltOperation == EfiBltVideoToBltBuffer) {\r
- //\r
- // Video to BltBuffer: Source is Video, destination is BltBuffer\r
- //\r
- if (SourceY + Height > Private->ModeData[CurrentMode].VerticalResolution) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (SourceX + Width > Private->ModeData[CurrentMode].HorizontalResolution) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- } else {\r
- //\r
- // BltBuffer to Video: Source is BltBuffer, destination is Video\r
- //\r
- if (DestinationY + Height > Private->ModeData[CurrentMode].VerticalResolution) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (DestinationX + Width > Private->ModeData[CurrentMode].HorizontalResolution) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- //\r
- // We have to raise to TPL Notify, so we make an atomic write the frame buffer.\r
- // We would not want a timer based event (Cursor, ...) to come in while we are\r
- // doing this operation.\r
- //\r
- OriginalTPL = gBS->RaiseTPL (TPL_NOTIFY);\r
-\r
- switch (BltOperation) {\r
- case EfiBltVideoToBltBuffer:\r
- //\r
- // Video to BltBuffer: Source is Video, destination is BltBuffer\r
- //\r
- for (SrcY = SourceY, DstY = DestinationY; DstY < (Height + DestinationY); SrcY++, DstY++) {\r
-\r
- Offset = (SrcY * Private->ModeData[CurrentMode].HorizontalResolution) + SourceX;\r
- if (((Offset & 0x03) == 0) && ((Width & 0x03) == 0)) {\r
- Private->PciIo->Mem.Read (\r
- Private->PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- Offset,\r
- Width >> 2,\r
- Private->LineBuffer\r
- );\r
- } else {\r
- Private->PciIo->Mem.Read (\r
- Private->PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- Offset,\r
- Width,\r
- Private->LineBuffer\r
- );\r
- }\r
-\r
- for (X = 0; X < Width; X++) {\r
- Blt = (EFI_GRAPHICS_OUTPUT_BLT_PIXEL *) ((UINT8 *) BltBuffer + (DstY * Delta) + (DestinationX + X) * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL));\r
-\r
- Blt->Red = PIXEL_TO_RED_BYTE (Private->LineBuffer[X]);\r
- Blt->Green = PIXEL_TO_GREEN_BYTE (Private->LineBuffer[X]);\r
- Blt->Blue = PIXEL_TO_BLUE_BYTE (Private->LineBuffer[X]);\r
- }\r
- }\r
- break;\r
-\r
- case EfiBltVideoToVideo:\r
- //\r
- // Perform hardware acceleration for Video to Video operations\r
- //\r
- ScreenWidth = Private->ModeData[CurrentMode].HorizontalResolution;\r
- SourceOffset = (SourceY * Private->ModeData[CurrentMode].HorizontalResolution) + (SourceX);\r
- Offset = (DestinationY * Private->ModeData[CurrentMode].HorizontalResolution) + (DestinationX);\r
-\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0000);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0010);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0012);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0014);\r
-\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0001);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0011);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0013);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0015);\r
-\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) (((Width << 8) & 0xff00) | 0x20));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((Width & 0xff00) | 0x21));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) (((Height << 8) & 0xff00) | 0x22));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((Height & 0xff00) | 0x23));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) (((ScreenWidth << 8) & 0xff00) | 0x24));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((ScreenWidth & 0xff00) | 0x25));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) (((ScreenWidth << 8) & 0xff00) | 0x26));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((ScreenWidth & 0xff00) | 0x27));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((Offset) << 8) & 0xff00) | 0x28));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((Offset) >> 0) & 0xff00) | 0x29));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((Offset) >> 8) & 0xff00) | 0x2a));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((SourceOffset) << 8) & 0xff00) | 0x2c));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((SourceOffset) >> 0) & 0xff00) | 0x2d));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((SourceOffset) >> 8) & 0xff00) | 0x2e));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x002f);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0030);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0d32);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0033);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0034);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0035);\r
-\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0231);\r
-\r
- outb (Private, GRAPH_ADDRESS_REGISTER, 0x31);\r
- while ((inb (Private, GRAPH_DATA_REGISTER) & 0x01) == 0x01)\r
- ;\r
- break;\r
-\r
- case EfiBltVideoFill:\r
- Blt = BltBuffer;\r
- Pixel = RGB_BYTES_TO_PIXEL (Blt->Red, Blt->Green, Blt->Blue);\r
- WidePixel = (Pixel << 8) | Pixel;\r
- WidePixel = (WidePixel << 16) | WidePixel;\r
-\r
- if (DestinationX == 0 && Width == Private->ModeData[CurrentMode].HorizontalResolution) {\r
- Offset = DestinationY * Private->ModeData[CurrentMode].HorizontalResolution;\r
- if (((Offset & 0x03) == 0) && (((Width * Height) & 0x03) == 0)) {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthFillUint32,\r
- 0,\r
- Offset,\r
- (Width * Height) >> 2,\r
- &WidePixel\r
- );\r
- } else {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthFillUint8,\r
- 0,\r
- Offset,\r
- Width * Height,\r
- &Pixel\r
- );\r
- }\r
- } else {\r
- for (SrcY = SourceY, DstY = DestinationY; SrcY < (Height + SourceY); SrcY++, DstY++) {\r
- Offset = (DstY * Private->ModeData[CurrentMode].HorizontalResolution) + DestinationX;\r
- if (((Offset & 0x03) == 0) && ((Width & 0x03) == 0)) {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthFillUint32,\r
- 0,\r
- Offset,\r
- Width >> 2,\r
- &WidePixel\r
- );\r
- } else {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthFillUint8,\r
- 0,\r
- Offset,\r
- Width,\r
- &Pixel\r
- );\r
- }\r
- }\r
- }\r
- break;\r
-\r
- case EfiBltBufferToVideo:\r
- for (SrcY = SourceY, DstY = DestinationY; SrcY < (Height + SourceY); SrcY++, DstY++) {\r
-\r
- for (X = 0; X < Width; X++) {\r
- Blt =\r
- (EFI_GRAPHICS_OUTPUT_BLT_PIXEL *) (\r
- (UINT8 *) BltBuffer +\r
- (SrcY * Delta) +\r
- ((SourceX + X) * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL))\r
- );\r
- Private->LineBuffer[X] =\r
- RGB_BYTES_TO_PIXEL (Blt->Red, Blt->Green, Blt->Blue);\r
- }\r
-\r
- Offset = (DstY * Private->ModeData[CurrentMode].HorizontalResolution) + DestinationX;\r
-\r
- if (((Offset & 0x03) == 0) && ((Width & 0x03) == 0)) {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- Offset,\r
- Width >> 2,\r
- Private->LineBuffer\r
- );\r
- } else {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- Offset,\r
- Width,\r
- Private->LineBuffer\r
- );\r
- }\r
- }\r
- break;\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- gBS->RestoreTPL (OriginalTPL);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-CirrusLogic5430GraphicsOutputConstructor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_GRAPHICS_OUTPUT_PROTOCOL *GraphicsOutput;\r
-\r
-\r
- GraphicsOutput = &Private->GraphicsOutput;\r
- GraphicsOutput->QueryMode = CirrusLogic5430GraphicsOutputQueryMode;\r
- GraphicsOutput->SetMode = CirrusLogic5430GraphicsOutputSetMode;\r
- GraphicsOutput->Blt = CirrusLogic5430GraphicsOutputBlt;\r
-\r
- //\r
- // Initialize the private data\r
- //\r
- Status = gBS->AllocatePool (\r
- EfiBootServicesData,\r
- sizeof (EFI_GRAPHICS_OUTPUT_PROTOCOL_MODE),\r
- (VOID **) &Private->GraphicsOutput.Mode\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- Status = gBS->AllocatePool (\r
- EfiBootServicesData,\r
- sizeof (EFI_GRAPHICS_OUTPUT_MODE_INFORMATION),\r
- (VOID **) &Private->GraphicsOutput.Mode->Info\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- Private->GraphicsOutput.Mode->MaxMode = (UINT32) Private->MaxMode;\r
- Private->GraphicsOutput.Mode->Mode = GRAPHICS_OUTPUT_INVALIDE_MODE_NUMBER;\r
- Private->HardwareNeedsStarting = TRUE;\r
- Private->LineBuffer = NULL;\r
-\r
- //\r
- // Initialize the hardware\r
- //\r
- GraphicsOutput->SetMode (GraphicsOutput, 0);\r
- ASSERT (Private->GraphicsOutput.Mode->Mode < CIRRUS_LOGIC_5430_MODE_COUNT);\r
- DrawLogo (\r
- Private,\r
- Private->ModeData[Private->GraphicsOutput.Mode->Mode].HorizontalResolution,\r
- Private->ModeData[Private->GraphicsOutput.Mode->Mode].VerticalResolution\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-CirrusLogic5430GraphicsOutputDestructor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
- None\r
-\r
---*/\r
-{\r
- if (Private->GraphicsOutput.Mode != NULL) {\r
- if (Private->GraphicsOutput.Mode->Info != NULL) {\r
- gBS->FreePool (Private->GraphicsOutput.Mode->Info);\r
- }\r
- gBS->FreePool (Private->GraphicsOutput.Mode);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
+++ /dev/null
-/** @file\r
- I2C Bus implementation upon CirrusLogic.\r
-\r
- Copyright (c) 2008 - 2009, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CirrusLogic5430.h"\r
-#include "CirrusLogic5430I2c.h"\r
-\r
-#define SEQ_ADDRESS_REGISTER 0x3c4\r
-#define SEQ_DATA_REGISTER 0x3c5\r
-\r
-#define I2C_CONTROL 0x08\r
-#define I2CDAT_IN 7\r
-#define I2CCLK_IN 2\r
-#define I2CDAT_OUT 1\r
-#define I2CCLK_OUT 0\r
-\r
-#define I2C_BUS_SPEED 100 //100kbps\r
-\r
-/**\r
- PCI I/O byte write function.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
- @param Address The bit map of I2C Data or I2C Clock pins.\r
- @param Data The date to write.\r
-\r
-**/\r
-VOID\r
-I2cOutb (\r
- EFI_PCI_IO_PROTOCOL *PciIo,\r
- UINTN Address,\r
- UINT8 Data\r
- )\r
-{\r
- PciIo->Io.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- Address,\r
- 1,\r
- &Data\r
- );\r
-}\r
-/**\r
- PCI I/O byte read function.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
- @param Address The bit map of I2C Data or I2C Clock pins.\r
-\r
- return byte value read from PCI I/O space.\r
-\r
-**/\r
-UINT8\r
-I2cInb (\r
- EFI_PCI_IO_PROTOCOL *PciIo,\r
- UINTN Address\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- PciIo->Io.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- EFI_PCI_IO_PASS_THROUGH_BAR,\r
- Address,\r
- 1,\r
- &Data\r
- );\r
- return Data;\r
-}\r
-\r
-/**\r
- Read status of I2C Data and I2C Clock Pins.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
- @param Blt The bit map of I2C Data or I2C Clock pins.\r
-\r
- @retval 0 Low on I2C Data or I2C Clock Pin.\r
- @retval 1 High on I2C Data or I2C Clock Pin.\r
-\r
-**/\r
-UINT8\r
-I2cPinRead (\r
- EFI_PCI_IO_PROTOCOL *PciIo,\r
- UINT8 Bit\r
- )\r
-{\r
- I2cOutb (PciIo, SEQ_ADDRESS_REGISTER, I2C_CONTROL);\r
- return (UINT8) ((I2cInb (PciIo, SEQ_DATA_REGISTER) >> Bit ) & 0xfe);\r
-}\r
-\r
-\r
-/**\r
- Set/Clear I2C Data and I2C Clock Pins.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
- @param Blt The bit map to controller I2C Data or I2C Clock pins.\r
- @param Value 1 or 0 stands for Set or Clear I2C Data and I2C Clock Pins.\r
-\r
-**/\r
-VOID\r
-I2cPinWrite (\r
- EFI_PCI_IO_PROTOCOL *PciIo,\r
- UINT8 Bit,\r
- UINT8 Value\r
- )\r
-{\r
- UINT8 Byte;\r
- I2cOutb (PciIo, SEQ_ADDRESS_REGISTER, I2C_CONTROL);\r
- Byte = (UINT8) (I2cInb (PciIo, SEQ_DATA_REGISTER) & (UINT8) ~(1 << Bit)) ;\r
- Byte = (UINT8) (Byte | ((Value & 0x01) << Bit));\r
- I2cOutb (PciIo, SEQ_DATA_REGISTER, (UINT8) (Byte | 0x40));\r
- return;\r
-}\r
-\r
-/**\r
- Read/write delay acoording to I2C Bus Speed.\r
-\r
-**/\r
-VOID\r
-I2cDelay (\r
- VOID\r
- )\r
-{\r
- MicroSecondDelay (1000 / I2C_BUS_SPEED);\r
-}\r
-\r
-/**\r
- Write a 8-bit data onto I2C Data Pin.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
- @param Data The byte data to write.\r
-\r
-**/\r
-VOID\r
-I2cSendByte (\r
- EFI_PCI_IO_PROTOCOL *PciIo,\r
- UINT8 Data\r
- )\r
-{\r
- UINTN Index;\r
- //\r
- // Send byte data onto I2C Bus\r
- //\r
- for (Index = 0; Index < 8; Index --) {\r
- I2cPinWrite (PciIo, I2CDAT_OUT, (UINT8) (Data >> (7 - Index)));\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 1);\r
- I2cDelay ();\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 0);\r
- }\r
-}\r
-\r
-/**\r
- Read a 8-bit data from I2C Data Pin.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
-\r
- Return the byte data read from I2C Data Pin.\r
-**/\r
-UINT8\r
-I2cReceiveByte (\r
- EFI_PCI_IO_PROTOCOL *PciIo\r
- )\r
-{\r
- UINT8 Data;\r
- UINTN Index;\r
-\r
- Data = 0;\r
- //\r
- // Read byte data from I2C Bus\r
- //\r
- for (Index = 0; Index < 8; Index --) {\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 1);\r
- I2cDelay ();\r
- Data = (UINT8) (Data << 1);\r
- Data = (UINT8) (Data | I2cPinRead (PciIo, I2CDAT_IN));\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 0);\r
- }\r
-\r
- return Data;\r
-}\r
-\r
-/**\r
- Receive an ACK signal from I2C Bus.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
-\r
-**/\r
-BOOLEAN\r
-I2cWaitAck (\r
- EFI_PCI_IO_PROTOCOL *PciIo\r
- )\r
-{\r
- //\r
- // Wait for ACK signal\r
- //\r
- I2cPinWrite (PciIo, I2CDAT_OUT, 1);\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 1);\r
- I2cDelay ();\r
- if (I2cPinRead (PciIo, I2CDAT_IN) == 0) {\r
- I2cPinWrite (PciIo, I2CDAT_OUT, 1);\r
- return TRUE;\r
- } else {\r
- return FALSE;\r
- }\r
-}\r
-\r
-/**\r
- Send an ACK signal onto I2C Bus.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
-\r
-**/\r
-VOID\r
-I2cSendAck (\r
- EFI_PCI_IO_PROTOCOL *PciIo\r
- )\r
-{\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 1);\r
- I2cPinWrite (PciIo, I2CDAT_OUT, 1);\r
- I2cPinWrite (PciIo, I2CDAT_OUT, 0);\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 0);\r
-}\r
-\r
-/**\r
- Start a I2C transfer on I2C Bus.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
-\r
-**/\r
-VOID\r
-I2cStart (\r
- EFI_PCI_IO_PROTOCOL *PciIo\r
- )\r
-{\r
- //\r
- // Init CLK and DAT pins\r
- //\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 1);\r
- I2cPinWrite (PciIo, I2CDAT_OUT, 1);\r
- //\r
- // Start a I2C transfer, set SDA low from high, when SCL is high\r
- //\r
- I2cPinWrite (PciIo, I2CDAT_OUT, 0);\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 0);\r
-}\r
-\r
-/**\r
- Stop a I2C transfer on I2C Bus.\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
-\r
-**/\r
-VOID\r
-I2cStop (\r
- EFI_PCI_IO_PROTOCOL *PciIo\r
- )\r
-{\r
- //\r
- // Stop a I2C transfer, set SDA high from low, when SCL is high\r
- //\r
- I2cPinWrite (PciIo, I2CDAT_OUT, 0);\r
- I2cPinWrite (PciIo, I2CCLK_OUT, 1);\r
- I2cPinWrite (PciIo, I2CDAT_OUT, 1);\r
-}\r
-\r
-/**\r
- Read one byte data on I2C Bus.\r
-\r
- Read one byte data from the slave device connectet to I2C Bus.\r
- If Data is NULL, then ASSERT().\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
- @param DeviceAddress Slave device's address.\r
- @param RegisterAddress The register address on slave device.\r
- @param Data The pointer to returned data if EFI_SUCCESS returned.\r
-\r
- @retval EFI_DEVICE_ERROR\r
- @retval EFI_SUCCESS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cReadByte (\r
- EFI_PCI_IO_PROTOCOL *PciIo,\r
- UINT8 DeviceAddress,\r
- UINT8 RegisterAddress,\r
- UINT8 *Data\r
- )\r
-{\r
- ASSERT (Data != NULL);\r
-\r
- //\r
- // Start I2C transfer\r
- //\r
- I2cStart (PciIo);\r
-\r
- //\r
- // Send slave address with enabling write flag\r
- //\r
- I2cSendByte (PciIo, (UINT8) (DeviceAddress & 0xfe));\r
-\r
- //\r
- // Wait for ACK signal\r
- //\r
- if (I2cWaitAck (PciIo) == FALSE) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Send register address\r
- //\r
- I2cSendByte (PciIo, RegisterAddress);\r
-\r
- //\r
- // Wait for ACK signal\r
- //\r
- if (I2cWaitAck (PciIo) == FALSE) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Send slave address with enabling read flag\r
- //\r
- I2cSendByte (PciIo, (UINT8) (DeviceAddress | 0x01));\r
-\r
- //\r
- // Wait for ACK signal\r
- //\r
- if (I2cWaitAck (PciIo) == FALSE) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Read byte data from I2C Bus\r
- //\r
- *Data = I2cReceiveByte (PciIo);\r
-\r
- //\r
- // Send ACK signal onto I2C Bus\r
- //\r
- I2cSendAck (PciIo);\r
-\r
- //\r
- // Stop a I2C transfer\r
- //\r
- I2cStop (PciIo);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Write one byte data onto I2C Bus.\r
-\r
- Write one byte data to the slave device connectet to I2C Bus.\r
- If Data is NULL, then ASSERT().\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
- @param DeviceAddress Slave device's address.\r
- @param RegisterAddress The register address on slave device.\r
- @param Data The pointer to write data.\r
-\r
- @retval EFI_DEVICE_ERROR\r
- @retval EFI_SUCCESS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cWriteByte (\r
- EFI_PCI_IO_PROTOCOL *PciIo,\r
- UINT8 DeviceAddress,\r
- UINT8 RegisterAddress,\r
- UINT8 *Data\r
- )\r
-{\r
- ASSERT (Data != NULL);\r
-\r
- I2cStart (PciIo);\r
- //\r
- // Send slave address with enabling write flag\r
- //\r
- I2cSendByte (PciIo, (UINT8) (DeviceAddress & 0xfe));\r
-\r
- //\r
- // Wait for ACK signal\r
- //\r
- if (I2cWaitAck (PciIo) == FALSE) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Send register address\r
- //\r
- I2cSendByte (PciIo, RegisterAddress);\r
-\r
- //\r
- // Wait for ACK signal\r
- //\r
- if (I2cWaitAck (PciIo) == FALSE) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Send byte data onto I2C Bus\r
- //\r
- I2cSendByte (PciIo, *Data);\r
-\r
- //\r
- // Wait for ACK signal\r
- //\r
- if (I2cWaitAck (PciIo) == FALSE) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Stop a I2C transfer\r
- //\r
- I2cStop (PciIo);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
- I2c Bus byte read/write functions.\r
-\r
- Copyright (c) 2008 - 2009, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _CIRRUS_LOGIC_I2C_H_\r
-#define _CIRRUS_LOGIC_I2C_H_\r
-\r
-#include <Protocol/PciIo.h>\r
-\r
-/**\r
- Read one byte data on I2C Bus.\r
-\r
- Read one byte data from the slave device connectet to I2C Bus.\r
- If Data is NULL, then ASSERT().\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
- @param DeviceAddress Slave device's address.\r
- @param RegisterAddress The register address on slave device.\r
- @param Data The pointer to returned data if EFI_SUCCESS returned.\r
-\r
- @retval EFI_DEVICE_ERROR\r
- @retval EFI_SUCCESS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cReadByte (\r
- EFI_PCI_IO_PROTOCOL *PciIo,\r
- UINT8 DeviceAddress,\r
- UINT8 RegisterAddress,\r
- UINT8 *Data\r
- );\r
-\r
-/**\r
- Write one byte data onto I2C Bus.\r
-\r
- Write one byte data to the slave device connectet to I2C Bus.\r
- If Data is NULL, then ASSERT().\r
-\r
- @param PciIo The pointer to PCI_IO_PROTOCOL.\r
- @param DeviceAddress Slave device's address.\r
- @param RegisterAddress The register address on slave device.\r
- @param Data The pointer to write data.\r
-\r
- @retval EFI_DEVICE_ERROR\r
- @retval EFI_SUCCESS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cWriteByte (\r
- EFI_PCI_IO_PROTOCOL *PciIo,\r
- UINT8 DeviceAddress,\r
- UINT8 RegisterAddress,\r
- UINT8 *Data\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- This file produces the graphics abstration of UGA Draw. It is called by\r
- CirrusLogic5430.c file which deals with the EFI 1.1 driver model.\r
- This file just does graphics.\r
-\r
- Copyright (c) 2006 - 2012, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CirrusLogic5430.h"\r
-\r
-//\r
-// UGA Draw Protocol Member Functions\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430UgaDrawGetMode (\r
- IN EFI_UGA_DRAW_PROTOCOL *This,\r
- OUT UINT32 *HorizontalResolution,\r
- OUT UINT32 *VerticalResolution,\r
- OUT UINT32 *ColorDepth,\r
- OUT UINT32 *RefreshRate\r
- )\r
-{\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private;\r
-\r
- Private = CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_UGA_DRAW_THIS (This);\r
-\r
- if (Private->HardwareNeedsStarting) {\r
- return EFI_NOT_STARTED;\r
- }\r
-\r
- if ((HorizontalResolution == NULL) ||\r
- (VerticalResolution == NULL) ||\r
- (ColorDepth == NULL) ||\r
- (RefreshRate == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- *HorizontalResolution = Private->ModeData[Private->CurrentMode].HorizontalResolution;\r
- *VerticalResolution = Private->ModeData[Private->CurrentMode].VerticalResolution;\r
- *ColorDepth = Private->ModeData[Private->CurrentMode].ColorDepth;\r
- *RefreshRate = Private->ModeData[Private->CurrentMode].RefreshRate;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430UgaDrawSetMode (\r
- IN EFI_UGA_DRAW_PROTOCOL *This,\r
- IN UINT32 HorizontalResolution,\r
- IN UINT32 VerticalResolution,\r
- IN UINT32 ColorDepth,\r
- IN UINT32 RefreshRate\r
- )\r
-{\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private;\r
- UINTN Index;\r
-\r
- Private = CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_UGA_DRAW_THIS (This);\r
-\r
- for (Index = 0; Index < Private->MaxMode; Index++) {\r
-\r
- if (HorizontalResolution != Private->ModeData[Index].HorizontalResolution) {\r
- continue;\r
- }\r
-\r
- if (VerticalResolution != Private->ModeData[Index].VerticalResolution) {\r
- continue;\r
- }\r
-\r
- if (ColorDepth != Private->ModeData[Index].ColorDepth) {\r
- continue;\r
- }\r
-\r
- if (RefreshRate != Private->ModeData[Index].RefreshRate) {\r
- continue;\r
- }\r
-\r
- if (Private->LineBuffer) {\r
- gBS->FreePool (Private->LineBuffer);\r
- }\r
-\r
- Private->LineBuffer = NULL;\r
- Private->LineBuffer = AllocatePool (HorizontalResolution);\r
- if (Private->LineBuffer == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- InitializeGraphicsMode (Private, &CirrusLogic5430VideoModes[Private->ModeData[Index].ModeNumber]);\r
-\r
- Private->CurrentMode = Index;\r
-\r
- Private->HardwareNeedsStarting = FALSE;\r
-\r
- return EFI_SUCCESS;\r
- }\r
-\r
- return EFI_NOT_FOUND;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430UgaDrawBlt (\r
- IN EFI_UGA_DRAW_PROTOCOL *This,\r
- IN EFI_UGA_PIXEL *BltBuffer, OPTIONAL\r
- IN EFI_UGA_BLT_OPERATION BltOperation,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- )\r
-{\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private;\r
- EFI_TPL OriginalTPL;\r
- UINTN DstY;\r
- UINTN SrcY;\r
- EFI_UGA_PIXEL *Blt;\r
- UINTN X;\r
- UINT8 Pixel;\r
- UINT32 WidePixel;\r
- UINTN ScreenWidth;\r
- UINTN Offset;\r
- UINTN SourceOffset;\r
-\r
- Private = CIRRUS_LOGIC_5430_PRIVATE_DATA_FROM_UGA_DRAW_THIS (This);\r
-\r
- if ((UINT32)BltOperation >= EfiUgaBltMax) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width == 0 || Height == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // If Delta is zero, then the entire BltBuffer is being used, so Delta\r
- // is the number of bytes in each row of BltBuffer. Since BltBuffer is Width pixels size,\r
- // the number of bytes in each row can be computed.\r
- //\r
- if (Delta == 0) {\r
- Delta = Width * sizeof (EFI_UGA_PIXEL);\r
- }\r
-\r
- //\r
- // We need to fill the Virtual Screen buffer with the blt data.\r
- // The virtual screen is upside down, as the first row is the bootom row of\r
- // the image.\r
- //\r
-\r
- //\r
- // Make sure the SourceX, SourceY, DestinationX, DestinationY, Width, and Height parameters\r
- // are valid for the operation and the current screen geometry.\r
- //\r
- if (BltOperation == EfiUgaVideoToBltBuffer) {\r
- //\r
- // Video to BltBuffer: Source is Video, destination is BltBuffer\r
- //\r
- if (SourceY + Height > Private->ModeData[Private->CurrentMode].VerticalResolution) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (SourceX + Width > Private->ModeData[Private->CurrentMode].HorizontalResolution) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- } else {\r
- //\r
- // BltBuffer to Video: Source is BltBuffer, destination is Video\r
- //\r
- if (DestinationY + Height > Private->ModeData[Private->CurrentMode].VerticalResolution) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (DestinationX + Width > Private->ModeData[Private->CurrentMode].HorizontalResolution) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- //\r
- // We have to raise to TPL Notify, so we make an atomic write the frame buffer.\r
- // We would not want a timer based event (Cursor, ...) to come in while we are\r
- // doing this operation.\r
- //\r
- OriginalTPL = gBS->RaiseTPL (TPL_NOTIFY);\r
-\r
- switch (BltOperation) {\r
- case EfiUgaVideoToBltBuffer:\r
- //\r
- // Video to BltBuffer: Source is Video, destination is BltBuffer\r
- //\r
- for (SrcY = SourceY, DstY = DestinationY; DstY < (Height + DestinationY); SrcY++, DstY++) {\r
-\r
- Offset = (SrcY * Private->ModeData[Private->CurrentMode].HorizontalResolution) + SourceX;\r
- if (((Offset & 0x03) == 0) && ((Width & 0x03) == 0)) {\r
- Private->PciIo->Mem.Read (\r
- Private->PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- Offset,\r
- Width >> 2,\r
- Private->LineBuffer\r
- );\r
- } else {\r
- Private->PciIo->Mem.Read (\r
- Private->PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- Offset,\r
- Width,\r
- Private->LineBuffer\r
- );\r
- }\r
-\r
- for (X = 0; X < Width; X++) {\r
- Blt = (EFI_UGA_PIXEL *) ((UINT8 *) BltBuffer + (DstY * Delta) + (DestinationX + X) * sizeof (EFI_UGA_PIXEL));\r
-\r
- Blt->Red = (UINT8) (Private->LineBuffer[X] & 0xe0);\r
- Blt->Green = (UINT8) ((Private->LineBuffer[X] & 0x1c) << 3);\r
- Blt->Blue = (UINT8) ((Private->LineBuffer[X] & 0x03) << 6);\r
- }\r
- }\r
- break;\r
-\r
- case EfiUgaVideoToVideo:\r
- //\r
- // Perform hardware acceleration for Video to Video operations\r
- //\r
- ScreenWidth = Private->ModeData[Private->CurrentMode].HorizontalResolution;\r
- SourceOffset = (SourceY * Private->ModeData[Private->CurrentMode].HorizontalResolution) + (SourceX);\r
- Offset = (DestinationY * Private->ModeData[Private->CurrentMode].HorizontalResolution) + (DestinationX);\r
-\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0000);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0010);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0012);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0014);\r
-\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0001);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0011);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0013);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0015);\r
-\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) (((Width << 8) & 0xff00) | 0x20));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((Width & 0xff00) | 0x21));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) (((Height << 8) & 0xff00) | 0x22));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((Height & 0xff00) | 0x23));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) (((ScreenWidth << 8) & 0xff00) | 0x24));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((ScreenWidth & 0xff00) | 0x25));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) (((ScreenWidth << 8) & 0xff00) | 0x26));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((ScreenWidth & 0xff00) | 0x27));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((Offset) << 8) & 0xff00) | 0x28));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((Offset) >> 0) & 0xff00) | 0x29));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((Offset) >> 8) & 0xff00) | 0x2a));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((SourceOffset) << 8) & 0xff00) | 0x2c));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((SourceOffset) >> 0) & 0xff00) | 0x2d));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, (UINT16) ((((SourceOffset) >> 8) & 0xff00) | 0x2e));\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x002f);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0030);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0d32);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0033);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0034);\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0035);\r
-\r
- outw (Private, GRAPH_ADDRESS_REGISTER, 0x0231);\r
-\r
- outb (Private, GRAPH_ADDRESS_REGISTER, 0x31);\r
- while ((inb (Private, GRAPH_DATA_REGISTER) & 0x01) == 0x01)\r
- ;\r
- break;\r
-\r
- case EfiUgaVideoFill:\r
- Blt = BltBuffer;\r
- Pixel = (UINT8) ((Blt->Red & 0xe0) | ((Blt->Green >> 3) & 0x1c) | ((Blt->Blue >> 6) & 0x03));\r
- WidePixel = (Pixel << 8) | Pixel;\r
- WidePixel = (WidePixel << 16) | WidePixel;\r
-\r
- if (DestinationX == 0 && Width == Private->ModeData[Private->CurrentMode].HorizontalResolution) {\r
- Offset = DestinationY * Private->ModeData[Private->CurrentMode].HorizontalResolution;\r
- if (((Offset & 0x03) == 0) && (((Width * Height) & 0x03) == 0)) {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthFillUint32,\r
- 0,\r
- Offset,\r
- (Width * Height) >> 2,\r
- &WidePixel\r
- );\r
- } else {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthFillUint8,\r
- 0,\r
- Offset,\r
- Width * Height,\r
- &Pixel\r
- );\r
- }\r
- } else {\r
- for (SrcY = SourceY, DstY = DestinationY; SrcY < (Height + SourceY); SrcY++, DstY++) {\r
- Offset = (DstY * Private->ModeData[Private->CurrentMode].HorizontalResolution) + DestinationX;\r
- if (((Offset & 0x03) == 0) && ((Width & 0x03) == 0)) {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthFillUint32,\r
- 0,\r
- Offset,\r
- Width >> 2,\r
- &WidePixel\r
- );\r
- } else {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthFillUint8,\r
- 0,\r
- Offset,\r
- Width,\r
- &Pixel\r
- );\r
- }\r
- }\r
- }\r
- break;\r
-\r
- case EfiUgaBltBufferToVideo:\r
- for (SrcY = SourceY, DstY = DestinationY; SrcY < (Height + SourceY); SrcY++, DstY++) {\r
-\r
- for (X = 0; X < Width; X++) {\r
- Blt = (EFI_UGA_PIXEL *) ((UINT8 *) BltBuffer + (SrcY * Delta) + (SourceX + X) * sizeof (EFI_UGA_PIXEL));\r
- Private->LineBuffer[X] = (UINT8) ((Blt->Red & 0xe0) | ((Blt->Green >> 3) & 0x1c) | ((Blt->Blue >> 6) & 0x03));\r
- }\r
-\r
- Offset = (DstY * Private->ModeData[Private->CurrentMode].HorizontalResolution) + DestinationX;\r
-\r
- if (((Offset & 0x03) == 0) && ((Width & 0x03) == 0)) {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- Offset,\r
- Width >> 2,\r
- Private->LineBuffer\r
- );\r
- } else {\r
- Private->PciIo->Mem.Write (\r
- Private->PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- Offset,\r
- Width,\r
- Private->LineBuffer\r
- );\r
- }\r
- }\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
-\r
- gBS->RestoreTPL (OriginalTPL);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-//\r
-// Construction and Destruction functions\r
-//\r
-EFI_STATUS\r
-CirrusLogic5430UgaDrawConstructor (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- )\r
-{\r
- EFI_UGA_DRAW_PROTOCOL *UgaDraw;\r
-\r
- //\r
- // Fill in Private->UgaDraw protocol\r
- //\r
- UgaDraw = &Private->UgaDraw;\r
-\r
- UgaDraw->GetMode = CirrusLogic5430UgaDrawGetMode;\r
- UgaDraw->SetMode = CirrusLogic5430UgaDrawSetMode;\r
- UgaDraw->Blt = CirrusLogic5430UgaDrawBlt;\r
-\r
- //\r
- // Initialize the private data\r
- //\r
- Private->CurrentMode = 0;\r
- Private->HardwareNeedsStarting = TRUE;\r
- Private->LineBuffer = NULL;\r
-\r
- //\r
- // Initialize the hardware\r
- //\r
- UgaDraw->SetMode (\r
- UgaDraw,\r
- Private->ModeData[Private->CurrentMode].HorizontalResolution,\r
- Private->ModeData[Private->CurrentMode].VerticalResolution,\r
- Private->ModeData[Private->CurrentMode].ColorDepth,\r
- Private->ModeData[Private->CurrentMode].RefreshRate\r
- );\r
- DrawLogo (\r
- Private,\r
- Private->ModeData[Private->CurrentMode].HorizontalResolution,\r
- Private->ModeData[Private->CurrentMode].VerticalResolution\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
- Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CirrusLogic5430.h"\r
-\r
-//\r
-// EFI Component Name Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME_PROTOCOL gCirrusLogic5430ComponentName = {\r
- CirrusLogic5430ComponentNameGetDriverName,\r
- CirrusLogic5430ComponentNameGetControllerName,\r
- "eng"\r
-};\r
-\r
-//\r
-// EFI Component Name 2 Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gCirrusLogic5430ComponentName2 = {\r
- (EFI_COMPONENT_NAME2_GET_DRIVER_NAME) CirrusLogic5430ComponentNameGetDriverName,\r
- (EFI_COMPONENT_NAME2_GET_CONTROLLER_NAME) CirrusLogic5430ComponentNameGetControllerName,\r
- "en"\r
-};\r
-\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE mCirrusLogic5430DriverNameTable[] = {\r
- { "eng;en", L"Cirrus Logic 5430 Driver" },\r
- { NULL , NULL }\r
-};\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE mCirrusLogic5430ControllerNameTable[] = {\r
- { "eng;en", L"Cirrus Logic 5430 PCI Adapter" },\r
- { NULL , NULL }\r
-};\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- )\r
-{\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- mCirrusLogic5430DriverNameTable,\r
- DriverName,\r
- (BOOLEAN)(This == &gCirrusLogic5430ComponentName)\r
- );\r
-}\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CirrusLogic5430ComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // This is a device driver, so ChildHandle must be NULL.\r
- //\r
- if (ChildHandle != NULL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Make sure this driver is currently managing ControllHandle\r
- //\r
- Status = EfiTestManagedDevice (\r
- ControllerHandle,\r
- gCirrusLogic5430DriverBinding.DriverBindingHandle,\r
- &gEfiPciIoProtocolGuid\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Get the Cirrus Logic 5430's Device structure\r
- //\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- mCirrusLogic5430ControllerNameTable,\r
- ControllerName,\r
- (BOOLEAN)(This == &gCirrusLogic5430ComponentName)\r
- );\r
-}\r
+++ /dev/null
-/** @file\r
- Copyright (c) 2007, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- Module Name: DriverSupportEfiVersion.c\r
-\r
-**/\r
-#include "CirrusLogic5430.h"\r
-\r
-EFI_DRIVER_SUPPORTED_EFI_VERSION_PROTOCOL gCirrusLogic5430DriverSupportedEfiVersion = {\r
- sizeof (EFI_DRIVER_SUPPORTED_EFI_VERSION_PROTOCOL), // Size of Protocol structure.\r
- 0 // Version number to be filled at start up.\r
-};\r
-\r
+++ /dev/null
-/** @file\r
- Read EDID information and parse EDID information.\r
-\r
- Copyright (c) 2008 - 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CirrusLogic5430.h"\r
-#include "CirrusLogic5430I2c.h"\r
-\r
-//\r
-// EDID block\r
-//\r
-typedef struct {\r
- UINT8 Header[8]; //EDID header "00 FF FF FF FF FF FF 00"\r
- UINT16 ManufactureName; //EISA 3-character ID\r
- UINT16 ProductCode; //Vendor assigned code\r
- UINT32 SerialNumber; //32-bit serial number\r
- UINT8 WeekOfManufacture; //Week number\r
- UINT8 YearOfManufacture; //Year\r
- UINT8 EdidVersion; //EDID Structure Version\r
- UINT8 EdidRevision; //EDID Structure Revision\r
- UINT8 VideoInputDefinition;\r
- UINT8 MaxHorizontalImageSize; //cm\r
- UINT8 MaxVerticalImageSize; //cm\r
- UINT8 DisplayTransferCharacteristic;\r
- UINT8 FeatureSupport;\r
- UINT8 RedGreenLowBits; //Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1Gy0\r
- UINT8 BlueWhiteLowBits; //Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0\r
- UINT8 RedX; //Red-x Bits 9 - 2\r
- UINT8 RedY; //Red-y Bits 9 - 2\r
- UINT8 GreenX; //Green-x Bits 9 - 2\r
- UINT8 GreenY; //Green-y Bits 9 - 2\r
- UINT8 BlueX; //Blue-x Bits 9 - 2\r
- UINT8 BlueY; //Blue-y Bits 9 - 2\r
- UINT8 WhiteX; //White-x Bits 9 - 2\r
- UINT8 WhiteY; //White-x Bits 9 - 2\r
- UINT8 EstablishedTimings[3];\r
- UINT8 StandardTimingIdentification[16];\r
- UINT8 DetailedTimingDescriptions[72];\r
- UINT8 ExtensionFlag; //Number of (optional) 128-byte EDID extension blocks to follow\r
- UINT8 Checksum;\r
-} EDID_BLOCK;\r
-\r
-#define EDID_BLOCK_SIZE 128\r
-#define VBE_EDID_ESTABLISHED_TIMING_MAX_NUMBER 17\r
-\r
-typedef struct {\r
- UINT16 HorizontalResolution;\r
- UINT16 VerticalResolution;\r
- UINT16 RefreshRate;\r
-} EDID_TIMING;\r
-\r
-typedef struct {\r
- UINT32 ValidNumber;\r
- UINT32 Key[VBE_EDID_ESTABLISHED_TIMING_MAX_NUMBER];\r
-} VALID_EDID_TIMING;\r
-\r
-//\r
-// Standard timing defined by VESA EDID\r
-//\r
-EDID_TIMING mVbeEstablishedEdidTiming[] = {\r
- //\r
- // Established Timing I\r
- //\r
- {800, 600, 60},\r
- {800, 600, 56},\r
- {640, 480, 75},\r
- {640, 480, 72},\r
- {640, 480, 67},\r
- {640, 480, 60},\r
- {720, 400, 88},\r
- {720, 400, 70},\r
- //\r
- // Established Timing II\r
- //\r
- {1280, 1024, 75},\r
- {1024, 768, 75},\r
- {1024, 768, 70},\r
- {1024, 768, 60},\r
- {1024, 768, 87},\r
- {832, 624, 75},\r
- {800, 600, 75},\r
- {800, 600, 72},\r
- //\r
- // Established Timing III\r
- //\r
- {1152, 870, 75}\r
-};\r
-\r
-/**\r
- Read EDID information from I2C Bus on CirrusLogic.\r
-\r
- @param Private Pointer to CIRRUS_LOGIC_5430_PRIVATE_DATA.\r
- @param EdidDataBlock Pointer to EDID data block.\r
- @param EdidSize Returned EDID block size.\r
-\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_SUCCESS\r
-\r
-**/\r
-EFI_STATUS\r
-ReadEdidData (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private,\r
- UINT8 **EdidDataBlock,\r
- UINTN *EdidSize\r
- )\r
-{\r
- UINTN Index;\r
- UINT8 EdidData[EDID_BLOCK_SIZE * 2];\r
- UINT8 *ValidEdid;\r
- UINT64 Signature;\r
-\r
- for (Index = 0; Index < EDID_BLOCK_SIZE * 2; Index ++) {\r
- I2cReadByte (Private->PciIo, 0xa0, (UINT8)Index, &EdidData[Index]);\r
- }\r
-\r
- //\r
- // Search for the EDID signature\r
- //\r
- ValidEdid = &EdidData[0];\r
- Signature = 0x00ffffffffffff00ull;\r
- for (Index = 0; Index < EDID_BLOCK_SIZE * 2; Index ++, ValidEdid ++) {\r
- if (CompareMem (ValidEdid, &Signature, 8) == 0) {\r
- break;\r
- }\r
- }\r
-\r
- if (Index == 256) {\r
- //\r
- // No EDID signature found\r
- //\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- *EdidDataBlock = AllocateCopyPool (\r
- EDID_BLOCK_SIZE,\r
- ValidEdid\r
- );\r
- if (*EdidDataBlock == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- //\r
- // Currently only support EDID 1.x\r
- //\r
- *EdidSize = EDID_BLOCK_SIZE;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Generate a search key for a specified timing data.\r
-\r
- @param EdidTiming Pointer to EDID timing\r
-\r
- @return The 32 bit unique key for search.\r
-\r
-**/\r
-UINT32\r
-CalculateEdidKey (\r
- EDID_TIMING *EdidTiming\r
- )\r
-{\r
- UINT32 Key;\r
-\r
- //\r
- // Be sure no conflicts for all standard timing defined by VESA.\r
- //\r
- Key = (EdidTiming->HorizontalResolution * 2) + EdidTiming->VerticalResolution;\r
- return Key;\r
-}\r
-\r
-/**\r
- Search a specified Timing in all the valid EDID timings.\r
-\r
- @param ValidEdidTiming All valid EDID timing information.\r
- @param EdidTiming The Timing to search for.\r
-\r
- @retval TRUE Found.\r
- @retval FALSE Not found.\r
-\r
-**/\r
-BOOLEAN\r
-SearchEdidTiming (\r
- VALID_EDID_TIMING *ValidEdidTiming,\r
- EDID_TIMING *EdidTiming\r
- )\r
-{\r
- UINT32 Index;\r
- UINT32 Key;\r
-\r
- Key = CalculateEdidKey (EdidTiming);\r
-\r
- for (Index = 0; Index < ValidEdidTiming->ValidNumber; Index ++) {\r
- if (Key == ValidEdidTiming->Key[Index]) {\r
- return TRUE;\r
- }\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-/**\r
- Parse the Established Timing and Standard Timing in EDID data block.\r
-\r
- @param EdidBuffer Pointer to EDID data block\r
- @param ValidEdidTiming Valid EDID timing information\r
-\r
- @retval TRUE The EDID data is valid.\r
- @retval FALSE The EDID data is invalid.\r
-\r
-**/\r
-BOOLEAN\r
-ParseEdidData (\r
- UINT8 *EdidBuffer,\r
- VALID_EDID_TIMING *ValidEdidTiming\r
- )\r
-{\r
- UINT8 CheckSum;\r
- UINT32 Index;\r
- UINT32 ValidNumber;\r
- UINT32 TimingBits;\r
- UINT8 *BufferIndex;\r
- UINT16 HorizontalResolution;\r
- UINT16 VerticalResolution;\r
- UINT8 AspectRatio;\r
- UINT8 RefreshRate;\r
- EDID_TIMING TempTiming;\r
- EDID_BLOCK *EdidDataBlock;\r
-\r
- EdidDataBlock = (EDID_BLOCK *) EdidBuffer;\r
-\r
- //\r
- // Check the checksum of EDID data\r
- //\r
- CheckSum = 0;\r
- for (Index = 0; Index < EDID_BLOCK_SIZE; Index ++) {\r
- CheckSum = (UINT8) (CheckSum + EdidBuffer[Index]);\r
- }\r
- if (CheckSum != 0) {\r
- return FALSE;\r
- }\r
-\r
- ValidNumber = 0;\r
- SetMem (ValidEdidTiming, sizeof (VALID_EDID_TIMING), 0);\r
-\r
- if ((EdidDataBlock->EstablishedTimings[0] != 0) ||\r
- (EdidDataBlock->EstablishedTimings[1] != 0) ||\r
- (EdidDataBlock->EstablishedTimings[2] != 0)\r
- ) {\r
- //\r
- // Established timing data\r
- //\r
- TimingBits = EdidDataBlock->EstablishedTimings[0] |\r
- (EdidDataBlock->EstablishedTimings[1] << 8) |\r
- ((EdidDataBlock->EstablishedTimings[2] & 0x80) << 9) ;\r
- for (Index = 0; Index < VBE_EDID_ESTABLISHED_TIMING_MAX_NUMBER; Index ++) {\r
- if (TimingBits & 0x1) {\r
- ValidEdidTiming->Key[ValidNumber] = CalculateEdidKey (&mVbeEstablishedEdidTiming[Index]);\r
- ValidNumber ++;\r
- }\r
- TimingBits = TimingBits >> 1;\r
- }\r
- } else {\r
- //\r
- // If no Established timing data, read the standard timing data\r
- //\r
- BufferIndex = &EdidDataBlock->StandardTimingIdentification[0];\r
- for (Index = 0; Index < 8; Index ++) {\r
- if ((BufferIndex[0] != 0x1) && (BufferIndex[1] != 0x1)){\r
- //\r
- // A valid Standard Timing\r
- //\r
- HorizontalResolution = (UINT16) (BufferIndex[0] * 8 + 248);\r
- AspectRatio = (UINT8) (BufferIndex[1] >> 6);\r
- switch (AspectRatio) {\r
- case 0:\r
- VerticalResolution = (UINT16) (HorizontalResolution / 16 * 10);\r
- break;\r
- case 1:\r
- VerticalResolution = (UINT16) (HorizontalResolution / 4 * 3);\r
- break;\r
- case 2:\r
- VerticalResolution = (UINT16) (HorizontalResolution / 5 * 4);\r
- break;\r
- case 3:\r
- VerticalResolution = (UINT16) (HorizontalResolution / 16 * 9);\r
- break;\r
- default:\r
- VerticalResolution = (UINT16) (HorizontalResolution / 4 * 3);\r
- break;\r
- }\r
- RefreshRate = (UINT8) ((BufferIndex[1] & 0x1f) + 60);\r
- TempTiming.HorizontalResolution = HorizontalResolution;\r
- TempTiming.VerticalResolution = VerticalResolution;\r
- TempTiming.RefreshRate = RefreshRate;\r
- ValidEdidTiming->Key[ValidNumber] = CalculateEdidKey (&TempTiming);\r
- ValidNumber ++;\r
- }\r
- BufferIndex += 2;\r
- }\r
- }\r
-\r
- ValidEdidTiming->ValidNumber = ValidNumber;\r
- return TRUE;\r
-}\r
-\r
-/**\r
- Construct the valid video modes for CirrusLogic5430.\r
-\r
-**/\r
-EFI_STATUS\r
-CirrusLogic5430VideoModeSetup (\r
- CIRRUS_LOGIC_5430_PRIVATE_DATA *Private\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Index;\r
- BOOLEAN EdidFound;\r
- EFI_EDID_OVERRIDE_PROTOCOL *EdidOverride;\r
- UINT32 EdidAttributes;\r
- BOOLEAN EdidOverrideFound;\r
- UINTN EdidOverrideDataSize;\r
- UINT8 *EdidOverrideDataBlock;\r
- UINTN EdidDiscoveredDataSize;\r
- UINT8 *EdidDiscoveredDataBlock;\r
- UINTN EdidActiveDataSize;\r
- UINT8 *EdidActiveDataBlock;\r
- VALID_EDID_TIMING ValidEdidTiming;\r
- UINT32 ValidModeCount;\r
- CIRRUS_LOGIC_5430_MODE_DATA *ModeData;\r
- BOOLEAN TimingMatch;\r
- CIRRUS_LOGIC_5430_VIDEO_MODES *VideoMode;\r
- EDID_TIMING TempTiming;\r
-\r
- //\r
- // setup EDID information\r
- //\r
- Private->EdidDiscovered.Edid = NULL;\r
- Private->EdidDiscovered.SizeOfEdid = 0;\r
- Private->EdidActive.Edid = NULL;\r
- Private->EdidActive.SizeOfEdid = 0;\r
-\r
- EdidFound = FALSE;\r
- EdidOverrideFound = FALSE;\r
- EdidAttributes = 0xff;\r
- EdidOverrideDataSize = 0;\r
- EdidOverrideDataBlock = NULL;\r
- EdidActiveDataSize = 0;\r
- EdidActiveDataBlock = NULL;\r
- EdidDiscoveredDataBlock = NULL;\r
-\r
- //\r
- // Find EDID Override protocol firstly, this protocol is installed by platform if needed.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiEdidOverrideProtocolGuid,\r
- NULL,\r
- (VOID **) &EdidOverride\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Allocate double size of VESA_BIOS_EXTENSIONS_EDID_BLOCK_SIZE to avoid overflow\r
- //\r
- EdidOverrideDataBlock = AllocatePool (EDID_BLOCK_SIZE * 2);\r
- if (NULL == EdidOverrideDataBlock) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Done;\r
- }\r
-\r
- Status = EdidOverride->GetEdid (\r
- EdidOverride,\r
- Private->Handle,\r
- &EdidAttributes,\r
- &EdidOverrideDataSize,\r
- (UINT8 **) &EdidOverrideDataBlock\r
- );\r
- if (!EFI_ERROR (Status) &&\r
- EdidAttributes == 0 &&\r
- EdidOverrideDataSize != 0) {\r
- //\r
- // Succeeded to get EDID Override Data\r
- //\r
- EdidOverrideFound = TRUE;\r
- }\r
- }\r
-\r
- if (EdidOverrideFound != TRUE || EdidAttributes == EFI_EDID_OVERRIDE_DONT_OVERRIDE) {\r
- //\r
- // If EDID Override data doesn't exist or EFI_EDID_OVERRIDE_DONT_OVERRIDE returned,\r
- // read EDID information through I2C Bus\r
- //\r
- if (ReadEdidData (Private, &EdidDiscoveredDataBlock, &EdidDiscoveredDataSize) == EFI_SUCCESS) {\r
- Private->EdidDiscovered.SizeOfEdid = (UINT32) EdidDiscoveredDataSize;\r
- Private->EdidDiscovered.Edid = (UINT8 *) AllocateCopyPool (\r
- EdidDiscoveredDataSize,\r
- EdidDiscoveredDataBlock\r
- );\r
-\r
- if (NULL == Private->EdidDiscovered.Edid) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Done;\r
- }\r
-\r
- EdidActiveDataSize = Private->EdidDiscovered.SizeOfEdid;\r
- EdidActiveDataBlock = Private->EdidDiscovered.Edid;\r
-\r
- EdidFound = TRUE;\r
- }\r
- }\r
-\r
- if (EdidFound != TRUE && EdidOverrideFound == TRUE) {\r
- EdidActiveDataSize = EdidOverrideDataSize;\r
- EdidActiveDataBlock = EdidOverrideDataBlock;\r
- EdidFound = TRUE;\r
- }\r
-\r
- if (EdidFound == TRUE) {\r
- //\r
- // Parse EDID data structure to retrieve modes supported by monitor\r
- //\r
- if (ParseEdidData ((UINT8 *) EdidActiveDataBlock, &ValidEdidTiming) == TRUE) {\r
- //\r
- // Copy EDID Override Data to EDID Active Data\r
- //\r
- Private->EdidActive.SizeOfEdid = (UINT32) EdidActiveDataSize;\r
- Private->EdidActive.Edid = (UINT8 *) AllocateCopyPool (\r
- EdidActiveDataSize,\r
- EdidActiveDataBlock\r
- );\r
- if (NULL == Private->EdidActive.Edid) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Done;\r
- }\r
- }\r
- } else {\r
- Private->EdidActive.SizeOfEdid = 0;\r
- Private->EdidActive.Edid = NULL;\r
- EdidFound = FALSE;\r
- }\r
-\r
- if (EdidFound) {\r
- //\r
- // Initialize the private mode data with the supported modes.\r
- //\r
- ValidModeCount = 0;\r
- ModeData = &Private->ModeData[0];\r
- VideoMode = &CirrusLogic5430VideoModes[0];\r
- for (Index = 0; Index < CIRRUS_LOGIC_5430_MODE_COUNT; Index++) {\r
-\r
- TimingMatch = TRUE;\r
-\r
- //\r
- // Check whether match with CirrusLogic5430 video mode\r
- //\r
- TempTiming.HorizontalResolution = (UINT16) VideoMode->Width;\r
- TempTiming.VerticalResolution = (UINT16) VideoMode->Height;\r
- TempTiming.RefreshRate = (UINT16) VideoMode->RefreshRate;\r
- if (SearchEdidTiming (&ValidEdidTiming, &TempTiming) != TRUE) {\r
- TimingMatch = FALSE;\r
- }\r
-\r
- //\r
- // Not export Mode 0x0 as GOP mode, this is not defined in spec.\r
- //\r
- if ((VideoMode->Width == 0) || (VideoMode->Height == 0)) {\r
- TimingMatch = FALSE;\r
- }\r
-\r
- if (TimingMatch) {\r
- ModeData->ModeNumber = Index;\r
- ModeData->HorizontalResolution = VideoMode->Width;\r
- ModeData->VerticalResolution = VideoMode->Height;\r
- ModeData->ColorDepth = VideoMode->ColorDepth;\r
- ModeData->RefreshRate = VideoMode->RefreshRate;\r
-\r
- ModeData ++;\r
- ValidModeCount ++;\r
- }\r
-\r
- VideoMode ++;\r
- }\r
-\r
- Private->MaxMode = ValidModeCount;\r
-\r
- } else {\r
- //\r
- // If EDID information wasn't found\r
- //\r
- ModeData = &Private->ModeData[0];\r
- VideoMode = &CirrusLogic5430VideoModes[0];\r
- for (Index = 0; Index < CIRRUS_LOGIC_5430_MODE_COUNT; Index ++) {\r
- ModeData->ModeNumber = Index;\r
- ModeData->HorizontalResolution = VideoMode->Width;\r
- ModeData->VerticalResolution = VideoMode->Height;\r
- ModeData->ColorDepth = VideoMode->ColorDepth;\r
- ModeData->RefreshRate = VideoMode->RefreshRate;\r
-\r
- ModeData ++ ;\r
- VideoMode ++;\r
- }\r
- Private->MaxMode = CIRRUS_LOGIC_5430_MODE_COUNT;\r
- }\r
-\r
- if (EdidOverrideDataBlock != NULL) {\r
- FreePool (EdidOverrideDataBlock);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-\r
-Done:\r
- if (EdidOverrideDataBlock != NULL) {\r
- FreePool (EdidOverrideDataBlock);\r
- }\r
- if (Private->EdidDiscovered.Edid != NULL) {\r
- FreePool (Private->EdidDiscovered.Edid);\r
- }\r
- if (Private->EdidDiscovered.Edid != NULL) {\r
- FreePool (Private->EdidActive.Edid);\r
- }\r
-\r
- return EFI_DEVICE_ERROR;\r
-}\r
+++ /dev/null
-/** @file\r
- Library for performing video blt operations\r
-\r
- Copyright (c) 2009 - 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __BLT_LIB__\r
-#define __BLT_LIB__\r
-\r
-#include <Protocol/GraphicsOutput.h>\r
-\r
-\r
-/**\r
- Configure the BltLib for a frame-buffer\r
-\r
- @param[in] FrameBuffer Pointer to the start of the frame buffer\r
- @param[in] FrameBufferInfo Describes the frame buffer characteristics\r
-\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibConfigure (\r
- IN VOID *FrameBuffer,\r
- IN EFI_GRAPHICS_OUTPUT_MODE_INFORMATION *FrameBufferInfo\r
- );\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt operation.\r
-\r
- @param[in,out] BltBuffer - The data to transfer to screen\r
- @param[in] BltOperation - The operation to perform\r
- @param[in] SourceX - The X coordinate of the source for BltOperation\r
- @param[in] SourceY - The Y coordinate of the source for BltOperation\r
- @param[in] DestinationX - The X coordinate of the destination for BltOperation\r
- @param[in] DestinationY - The Y coordinate of the destination for BltOperation\r
- @param[in] Width - The width of a rectangle in the blt rectangle in pixels\r
- @param[in] Height - The height of a rectangle in the blt rectangle in pixels\r
- @param[in] Delta - Not used for EfiBltVideoFill and EfiBltVideoToVideo operation.\r
- If a Delta of 0 is used, the entire BltBuffer will be operated on.\r
- If a subrectangle of the BltBuffer is used, then Delta represents\r
- the number of bytes in a row of the BltBuffer.\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibGopBlt (\r
- IN OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN EFI_GRAPHICS_OUTPUT_BLT_OPERATION BltOperation,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- );\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video Fill.\r
-\r
- @param[in] Color Color to fill the region with\r
- @param[in] DestinationX X location to start fill operation\r
- @param[in] DestinationY Y location to start fill operation\r
- @param[in] Width Width (in pixels) to fill\r
- @param[in] Height Height to fill\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoFill (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *Color,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- );\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video to Buffer operation.\r
-\r
- @param[out] BltBuffer Output buffer for pixel color data\r
- @param[in] SourceX X location within video\r
- @param[in] SourceY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoToBltBuffer (\r
- OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- );\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video to Buffer operation\r
- with extended parameters.\r
-\r
- @param[out] BltBuffer Output buffer for pixel color data\r
- @param[in] SourceX X location within video\r
- @param[in] SourceY Y location within video\r
- @param[in] DestinationX X location within BltBuffer\r
- @param[in] DestinationY Y location within BltBuffer\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
- @param[in] Delta Number of bytes in a row of BltBuffer\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoToBltBufferEx (\r
- OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- );\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Buffer to Video operation.\r
-\r
- @param[in] BltBuffer Output buffer for pixel color data\r
- @param[in] DestinationX X location within video\r
- @param[in] DestinationY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibBufferToVideo (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- );\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Buffer to Video operation\r
- with extended parameters.\r
-\r
- @param[in] BltBuffer Output buffer for pixel color data\r
- @param[in] SourceX X location within BltBuffer\r
- @param[in] SourceY Y location within BltBuffer\r
- @param[in] DestinationX X location within video\r
- @param[in] DestinationY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
- @param[in] Delta Number of bytes in a row of BltBuffer\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibBufferToVideoEx (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- );\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video to Video operation\r
-\r
- @param[in] SourceX X location within video\r
- @param[in] SourceY Y location within video\r
- @param[in] DestinationX X location within video\r
- @param[in] DestinationY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoToVideo (\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- );\r
-\r
-\r
-/**\r
- Returns the sizes related to the video device\r
-\r
- @param[out] Width Width (in pixels)\r
- @param[out] Height Height (in pixels)\r
-\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibGetSizes (\r
- OUT UINTN *Width, OPTIONAL\r
- OUT UINTN *Height OPTIONAL\r
- );\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
- FrameBufferBltLib - Library to perform blt operations on a frame buffer.\r
-\r
- Copyright (c) 2007 - 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "PiDxe.h"\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/BltLib.h>\r
-#include <Library/DebugLib.h>\r
-\r
-#if 0\r
-#define VDEBUG DEBUG\r
-#else\r
-#define VDEBUG(x)\r
-#endif\r
-\r
-#define MAX_LINE_BUFFER_SIZE (SIZE_4KB * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL))\r
-\r
-UINTN mBltLibColorDepth;\r
-UINTN mBltLibWidthInBytes;\r
-UINTN mBltLibBytesPerPixel;\r
-UINTN mBltLibWidthInPixels;\r
-UINTN mBltLibHeight;\r
-UINT8 mBltLibLineBuffer[MAX_LINE_BUFFER_SIZE];\r
-UINT8 *mBltLibFrameBuffer;\r
-EFI_GRAPHICS_PIXEL_FORMAT mPixelFormat;\r
-EFI_PIXEL_BITMASK mPixelBitMasks;\r
-INTN mPixelShl[4]; // R-G-B-Rsvd\r
-INTN mPixelShr[4]; // R-G-B-Rsvd\r
-\r
-\r
-VOID\r
-ConfigurePixelBitMaskFormat (\r
- IN EFI_PIXEL_BITMASK *BitMask\r
- )\r
-{\r
- UINTN Loop;\r
- UINT32 *Masks;\r
- UINT32 MergedMasks;\r
-\r
- MergedMasks = 0;\r
- Masks = (UINT32*) BitMask;\r
- for (Loop = 0; Loop < 3; Loop++) {\r
- ASSERT ((Loop == 3) || (Masks[Loop] != 0));\r
- ASSERT ((MergedMasks & Masks[Loop]) == 0);\r
- mPixelShl[Loop] = HighBitSet32 (Masks[Loop]) - 23 + (Loop * 8);\r
- if (mPixelShl[Loop] < 0) {\r
- mPixelShr[Loop] = -mPixelShl[Loop];\r
- mPixelShl[Loop] = 0;\r
- } else {\r
- mPixelShr[Loop] = 0;\r
- }\r
- MergedMasks = (UINT32) (MergedMasks | Masks[Loop]);\r
- DEBUG ((EFI_D_INFO, "%d: shl:%d shr:%d mask:%x\n", Loop, mPixelShl[Loop], mPixelShr[Loop], Masks[Loop]));\r
- }\r
- MergedMasks = (UINT32) (MergedMasks | Masks[3]);\r
-\r
- ASSERT (MergedMasks != 0);\r
- mBltLibBytesPerPixel = (UINTN) ((HighBitSet32 (MergedMasks) + 7) / 8);\r
-\r
- DEBUG ((EFI_D_INFO, "Bytes per pixel: %d\n", mBltLibBytesPerPixel));\r
-\r
- CopyMem (&mPixelBitMasks, BitMask, sizeof (*BitMask));\r
-}\r
-\r
-\r
-/**\r
- Configure the FrameBufferLib instance\r
-\r
- @param[in] FrameBuffer Pointer to the start of the frame buffer\r
- @param[in] FrameBufferInfo Describes the frame buffer characteristics\r
-\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter\r
- @retval EFI_UNSUPPORTED - The BltLib does not support this configuration\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibConfigure (\r
- IN VOID *FrameBuffer,\r
- IN EFI_GRAPHICS_OUTPUT_MODE_INFORMATION *FrameBufferInfo\r
- )\r
-{\r
- STATIC EFI_PIXEL_BITMASK RgbPixelMasks =\r
- { 0x000000ff, 0x0000ff00, 0x00ff0000, 0xff000000 };\r
- STATIC EFI_PIXEL_BITMASK BgrPixelMasks =\r
- { 0x00ff0000, 0x0000ff00, 0x000000ff, 0xff000000 };\r
-\r
- switch (FrameBufferInfo->PixelFormat) {\r
- case PixelRedGreenBlueReserved8BitPerColor:\r
- ConfigurePixelBitMaskFormat (&RgbPixelMasks);\r
- break;\r
- case PixelBlueGreenRedReserved8BitPerColor:\r
- ConfigurePixelBitMaskFormat (&BgrPixelMasks);\r
- break;\r
- case PixelBitMask:\r
- ConfigurePixelBitMaskFormat (&(FrameBufferInfo->PixelInformation));\r
- break;\r
- case PixelBltOnly:\r
- ASSERT (FrameBufferInfo->PixelFormat != PixelBltOnly);\r
- return EFI_UNSUPPORTED;\r
- default:\r
- ASSERT (FALSE);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- mPixelFormat = FrameBufferInfo->PixelFormat;\r
-\r
- mBltLibFrameBuffer = (UINT8*) FrameBuffer;\r
- mBltLibWidthInPixels = (UINTN) FrameBufferInfo->HorizontalResolution;\r
- mBltLibHeight = (UINTN) FrameBufferInfo->VerticalResolution;\r
- mBltLibWidthInBytes = mBltLibWidthInPixels * mBltLibBytesPerPixel;\r
-\r
- ASSERT (mBltLibWidthInBytes < sizeof (mBltLibLineBuffer));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt operation.\r
-\r
- @param[in,out] BltBuffer - The data to transfer to screen\r
- @param[in] BltOperation - The operation to perform\r
- @param[in] SourceX - The X coordinate of the source for BltOperation\r
- @param[in] SourceY - The Y coordinate of the source for BltOperation\r
- @param[in] DestinationX - The X coordinate of the destination for BltOperation\r
- @param[in] DestinationY - The Y coordinate of the destination for BltOperation\r
- @param[in] Width - The width of a rectangle in the blt rectangle in pixels\r
- @param[in] Height - The height of a rectangle in the blt rectangle in pixels\r
- @param[in] Delta - Not used for EfiBltVideoFill and EfiBltVideoToVideo operation.\r
- If a Delta of 0 is used, the entire BltBuffer will be operated on.\r
- If a subrectangle of the BltBuffer is used, then Delta represents\r
- the number of bytes in a row of the BltBuffer.\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibGopBlt (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN EFI_GRAPHICS_OUTPUT_BLT_OPERATION BltOperation,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- )\r
-{\r
- switch (BltOperation) {\r
- case EfiBltVideoToBltBuffer:\r
- return BltLibVideoToBltBufferEx (\r
- BltBuffer,\r
- SourceX,\r
- SourceY,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- Delta\r
- );\r
-\r
- case EfiBltVideoToVideo:\r
- return BltLibVideoToVideo (\r
- SourceX,\r
- SourceY,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height\r
- );\r
-\r
- case EfiBltVideoFill:\r
- return BltLibVideoFill (\r
- BltBuffer,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height\r
- );\r
-\r
- case EfiBltBufferToVideo:\r
- return BltLibBufferToVideoEx (\r
- BltBuffer,\r
- SourceX,\r
- SourceY,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- Delta\r
- );\r
- default:\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video Fill.\r
-\r
- @param[in] Color Color to fill the region with\r
- @param[in] DestinationX X location to start fill operation\r
- @param[in] DestinationY Y location to start fill operation\r
- @param[in] Width Width (in pixels) to fill\r
- @param[in] Height Height to fill\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoFill (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *Color,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- UINTN DstY;\r
- VOID *BltMemDst;\r
- UINTN X;\r
- UINT8 Uint8;\r
- UINT32 Uint32;\r
- UINT64 WideFill;\r
- BOOLEAN UseWideFill;\r
- BOOLEAN LineBufferReady;\r
- UINTN Offset;\r
- UINTN WidthInBytes;\r
- UINTN SizeInBytes;\r
-\r
- //\r
- // BltBuffer to Video: Source is BltBuffer, destination is Video\r
- //\r
- if (DestinationY + Height > mBltLibHeight) {\r
- DEBUG ((EFI_D_INFO, "VideoFill: Past screen (Y)\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (DestinationX + Width > mBltLibWidthInPixels) {\r
- DEBUG ((EFI_D_INFO, "VideoFill: Past screen (X)\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width == 0 || Height == 0) {\r
- DEBUG ((EFI_D_INFO, "VideoFill: Width or Height is 0\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- WidthInBytes = Width * mBltLibBytesPerPixel;\r
-\r
- Uint32 = *(UINT32*) Color;\r
- WideFill =\r
- (UINT32) (\r
- (((Uint32 << mPixelShl[0]) >> mPixelShr[0]) & mPixelBitMasks.RedMask) |\r
- (((Uint32 << mPixelShl[1]) >> mPixelShr[1]) & mPixelBitMasks.GreenMask) |\r
- (((Uint32 << mPixelShl[2]) >> mPixelShr[2]) & mPixelBitMasks.BlueMask)\r
- );\r
- VDEBUG ((EFI_D_INFO, "VideoFill: color=0x%x, wide-fill=0x%x\n", Uint32, WideFill));\r
-\r
- //\r
- // If the size of the pixel data evenly divides the sizeof\r
- // WideFill, then a wide fill operation can be used\r
- //\r
- UseWideFill = TRUE;\r
- if ((sizeof (WideFill) % mBltLibBytesPerPixel) == 0) {\r
- for (X = mBltLibBytesPerPixel; X < sizeof (WideFill); X++) {\r
- ((UINT8*)&WideFill)[X] = ((UINT8*)&WideFill)[X % mBltLibBytesPerPixel];\r
- }\r
- } else {\r
- //\r
- // If all the bytes in the pixel are the same value, then use\r
- // a wide fill operation.\r
- //\r
- for (\r
- X = 1, Uint8 = ((UINT8*)&WideFill)[0];\r
- X < mBltLibBytesPerPixel;\r
- X++) {\r
- if (Uint8 != ((UINT8*)&WideFill)[X]) {\r
- UseWideFill = FALSE;\r
- break;\r
- }\r
- }\r
- if (UseWideFill) {\r
- SetMem ((VOID*) &WideFill, sizeof (WideFill), Uint8);\r
- }\r
- }\r
-\r
- if (UseWideFill && (DestinationX == 0) && (Width == mBltLibWidthInPixels)) {\r
- VDEBUG ((EFI_D_INFO, "VideoFill (wide, one-shot)\n"));\r
- Offset = DestinationY * mBltLibWidthInPixels;\r
- Offset = mBltLibBytesPerPixel * Offset;\r
- BltMemDst = (VOID*) (mBltLibFrameBuffer + Offset);\r
- SizeInBytes = WidthInBytes * Height;\r
- if (SizeInBytes >= 8) {\r
- SetMem32 (BltMemDst, SizeInBytes & ~3, (UINT32) WideFill);\r
- SizeInBytes = SizeInBytes & 3;\r
- }\r
- if (SizeInBytes > 0) {\r
- SetMem (BltMemDst, SizeInBytes, (UINT8)(UINTN) WideFill);\r
- }\r
- } else {\r
- LineBufferReady = FALSE;\r
- for (DstY = DestinationY; DstY < (Height + DestinationY); DstY++) {\r
- Offset = (DstY * mBltLibWidthInPixels) + DestinationX;\r
- Offset = mBltLibBytesPerPixel * Offset;\r
- BltMemDst = (VOID*) (mBltLibFrameBuffer + Offset);\r
-\r
- if (UseWideFill && (((UINTN) BltMemDst & 7) == 0)) {\r
- VDEBUG ((EFI_D_INFO, "VideoFill (wide)\n"));\r
- SizeInBytes = WidthInBytes;\r
- if (SizeInBytes >= 8) {\r
- SetMem64 (BltMemDst, SizeInBytes & ~7, WideFill);\r
- SizeInBytes = SizeInBytes & 7;\r
- }\r
- if (SizeInBytes > 0) {\r
- CopyMem (BltMemDst, (VOID*) &WideFill, SizeInBytes);\r
- }\r
- } else {\r
- VDEBUG ((EFI_D_INFO, "VideoFill (not wide)\n"));\r
- if (!LineBufferReady) {\r
- CopyMem (mBltLibLineBuffer, &WideFill, mBltLibBytesPerPixel);\r
- for (X = 1; X < Width; ) {\r
- CopyMem(\r
- (mBltLibLineBuffer + (X * mBltLibBytesPerPixel)),\r
- mBltLibLineBuffer,\r
- MIN (X, Width - X) * mBltLibBytesPerPixel\r
- );\r
- X = X + MIN (X, Width - X);\r
- }\r
- LineBufferReady = TRUE;\r
- }\r
- CopyMem (BltMemDst, mBltLibLineBuffer, WidthInBytes);\r
- }\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video to Buffer operation.\r
-\r
- @param[out] BltBuffer Output buffer for pixel color data\r
- @param[in] SourceX X location within video\r
- @param[in] SourceY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoToBltBuffer (\r
- OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- return BltLibVideoToBltBufferEx (\r
- BltBuffer,\r
- SourceX,\r
- SourceY,\r
- 0,\r
- 0,\r
- Width,\r
- Height,\r
- 0\r
- );\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video to Buffer operation\r
- with extended parameters.\r
-\r
- @param[out] BltBuffer Output buffer for pixel color data\r
- @param[in] SourceX X location within video\r
- @param[in] SourceY Y location within video\r
- @param[in] DestinationX X location within BltBuffer\r
- @param[in] DestinationY Y location within BltBuffer\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
- @param[in] Delta Number of bytes in a row of BltBuffer\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoToBltBufferEx (\r
- OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- )\r
-{\r
- UINTN DstY;\r
- UINTN SrcY;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL *Blt;\r
- VOID *BltMemSrc;\r
- VOID *BltMemDst;\r
- UINTN X;\r
- UINT32 Uint32;\r
- UINTN Offset;\r
- UINTN WidthInBytes;\r
-\r
- //\r
- // Video to BltBuffer: Source is Video, destination is BltBuffer\r
- //\r
- if (SourceY + Height > mBltLibHeight) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (SourceX + Width > mBltLibWidthInPixels) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width == 0 || Height == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // If Delta is zero, then the entire BltBuffer is being used, so Delta\r
- // is the number of bytes in each row of BltBuffer. Since BltBuffer is Width pixels size,\r
- // the number of bytes in each row can be computed.\r
- //\r
- if (Delta == 0) {\r
- Delta = Width * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL);\r
- }\r
-\r
- WidthInBytes = Width * mBltLibBytesPerPixel;\r
-\r
- //\r
- // Video to BltBuffer: Source is Video, destination is BltBuffer\r
- //\r
- for (SrcY = SourceY, DstY = DestinationY; DstY < (Height + DestinationY); SrcY++, DstY++) {\r
-\r
- Offset = (SrcY * mBltLibWidthInPixels) + SourceX;\r
- Offset = mBltLibBytesPerPixel * Offset;\r
- BltMemSrc = (VOID *) (mBltLibFrameBuffer + Offset);\r
-\r
- if (mPixelFormat == PixelBlueGreenRedReserved8BitPerColor) {\r
- BltMemDst =\r
- (VOID *) (\r
- (UINT8 *) BltBuffer +\r
- (DstY * Delta) +\r
- (DestinationX * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL))\r
- );\r
- } else {\r
- BltMemDst = (VOID *) mBltLibLineBuffer;\r
- }\r
-\r
- CopyMem (BltMemDst, BltMemSrc, WidthInBytes);\r
-\r
- if (mPixelFormat != PixelBlueGreenRedReserved8BitPerColor) {\r
- for (X = 0; X < Width; X++) {\r
- Blt = (EFI_GRAPHICS_OUTPUT_BLT_PIXEL *) ((UINT8 *) BltBuffer + (DstY * Delta) + (DestinationX + X) * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL));\r
- Uint32 = *(UINT32*) (mBltLibLineBuffer + (X * mBltLibBytesPerPixel));\r
- *(UINT32*) Blt =\r
- (UINT32) (\r
- (((Uint32 & mPixelBitMasks.RedMask) >> mPixelShl[0]) << mPixelShr[0]) |\r
- (((Uint32 & mPixelBitMasks.GreenMask) >> mPixelShl[1]) << mPixelShr[1]) |\r
- (((Uint32 & mPixelBitMasks.BlueMask) >> mPixelShl[2]) << mPixelShr[2])\r
- );\r
- }\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Buffer to Video operation.\r
-\r
- @param[in] BltBuffer Output buffer for pixel color data\r
- @param[in] DestinationX X location within video\r
- @param[in] DestinationY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibBufferToVideo (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- return BltLibBufferToVideoEx (\r
- BltBuffer,\r
- 0,\r
- 0,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- 0\r
- );\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Buffer to Video operation\r
- with extended parameters.\r
-\r
- @param[in] BltBuffer Output buffer for pixel color data\r
- @param[in] SourceX X location within BltBuffer\r
- @param[in] SourceY Y location within BltBuffer\r
- @param[in] DestinationX X location within video\r
- @param[in] DestinationY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
- @param[in] Delta Number of bytes in a row of BltBuffer\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibBufferToVideoEx (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- )\r
-{\r
- UINTN DstY;\r
- UINTN SrcY;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL *Blt;\r
- VOID *BltMemSrc;\r
- VOID *BltMemDst;\r
- UINTN X;\r
- UINT32 Uint32;\r
- UINTN Offset;\r
- UINTN WidthInBytes;\r
-\r
- //\r
- // BltBuffer to Video: Source is BltBuffer, destination is Video\r
- //\r
- if (DestinationY + Height > mBltLibHeight) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (DestinationX + Width > mBltLibWidthInPixels) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width == 0 || Height == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // If Delta is zero, then the entire BltBuffer is being used, so Delta\r
- // is the number of bytes in each row of BltBuffer. Since BltBuffer is Width pixels size,\r
- // the number of bytes in each row can be computed.\r
- //\r
- if (Delta == 0) {\r
- Delta = Width * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL);\r
- }\r
-\r
- WidthInBytes = Width * mBltLibBytesPerPixel;\r
-\r
- for (SrcY = SourceY, DstY = DestinationY; SrcY < (Height + SourceY); SrcY++, DstY++) {\r
-\r
- Offset = (DstY * mBltLibWidthInPixels) + DestinationX;\r
- Offset = mBltLibBytesPerPixel * Offset;\r
- BltMemDst = (VOID*) (mBltLibFrameBuffer + Offset);\r
-\r
- if (mPixelFormat == PixelBlueGreenRedReserved8BitPerColor) {\r
- BltMemSrc = (VOID *) ((UINT8 *) BltBuffer + (SrcY * Delta));\r
- } else {\r
- for (X = 0; X < Width; X++) {\r
- Blt =\r
- (EFI_GRAPHICS_OUTPUT_BLT_PIXEL *) (\r
- (UINT8 *) BltBuffer +\r
- (SrcY * Delta) +\r
- ((SourceX + X) * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL))\r
- );\r
- Uint32 = *(UINT32*) Blt;\r
- *(UINT32*) (mBltLibLineBuffer + (X * mBltLibBytesPerPixel)) =\r
- (UINT32) (\r
- (((Uint32 << mPixelShl[0]) >> mPixelShr[0]) & mPixelBitMasks.RedMask) |\r
- (((Uint32 << mPixelShl[1]) >> mPixelShr[1]) & mPixelBitMasks.GreenMask) |\r
- (((Uint32 << mPixelShl[2]) >> mPixelShr[2]) & mPixelBitMasks.BlueMask)\r
- );\r
- }\r
- BltMemSrc = (VOID *) mBltLibLineBuffer;\r
- }\r
-\r
- CopyMem (BltMemDst, BltMemSrc, WidthInBytes);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video to Video operation\r
-\r
- @param[in] SourceX X location within video\r
- @param[in] SourceY Y location within video\r
- @param[in] DestinationX X location within video\r
- @param[in] DestinationY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoToVideo (\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- VOID *BltMemSrc;\r
- VOID *BltMemDst;\r
- UINTN Offset;\r
- UINTN WidthInBytes;\r
- INTN LineStride;\r
-\r
- //\r
- // Video to Video: Source is Video, destination is Video\r
- //\r
- if (SourceY + Height > mBltLibHeight) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (SourceX + Width > mBltLibWidthInPixels) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (DestinationY + Height > mBltLibHeight) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (DestinationX + Width > mBltLibWidthInPixels) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width == 0 || Height == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- WidthInBytes = Width * mBltLibBytesPerPixel;\r
-\r
- Offset = (SourceY * mBltLibWidthInPixels) + SourceX;\r
- Offset = mBltLibBytesPerPixel * Offset;\r
- BltMemSrc = (VOID *) (mBltLibFrameBuffer + Offset);\r
-\r
- Offset = (DestinationY * mBltLibWidthInPixels) + DestinationX;\r
- Offset = mBltLibBytesPerPixel * Offset;\r
- BltMemDst = (VOID *) (mBltLibFrameBuffer + Offset);\r
-\r
- LineStride = mBltLibWidthInBytes;\r
- if ((UINTN) BltMemDst > (UINTN) BltMemSrc) {\r
- LineStride = -LineStride;\r
- }\r
-\r
- while (Height > 0) {\r
- CopyMem (BltMemDst, BltMemSrc, WidthInBytes);\r
-\r
- BltMemSrc = (VOID*) ((UINT8*) BltMemSrc + LineStride);\r
- BltMemDst = (VOID*) ((UINT8*) BltMemDst + LineStride);\r
- Height--;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Returns the sizes related to the video device\r
-\r
- @param[out] Width Width (in pixels)\r
- @param[out] Height Height (in pixels)\r
-\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibGetSizes (\r
- OUT UINTN *Width, OPTIONAL\r
- OUT UINTN *Height OPTIONAL\r
- )\r
-{\r
- if (Width != NULL) {\r
- *Width = mBltLibWidthInPixels;\r
- }\r
- if (Height != NULL) {\r
- *Height = mBltLibHeight;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-## @file\r
-# FrameBufferBltLib - Library to perform blt operations on a frame buffer.\r
-#\r
-# Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FrameBufferBltLib\r
- FILE_GUID = 2a40f516-c852-4baa-b7a8-0e9ea090d659\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = BltLib\r
-\r
-[Sources.common]\r
- FrameBufferBltLib.c\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- BaseMemoryLib\r
- DebugLib\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- OptionRomPkg/OptionRomPkg.dec\r
-\r
+++ /dev/null
-/** @file\r
- GopBltLib - Library to perform blt using the UEFI Graphics Output Protocol.\r
-\r
- Copyright (c) 2007 - 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "PiDxe.h"\r
-\r
-#include <Protocol/GraphicsOutput.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/BltLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-\r
-EFI_GRAPHICS_OUTPUT_PROTOCOL *mGop = NULL;\r
-\r
-\r
-/**\r
- Configure the FrameBufferLib instance\r
-\r
- @param[in] FrameBuffer Pointer to the start of the frame buffer\r
- @param[in] FrameBufferInfo Describes the frame buffer characteristics\r
-\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter\r
- @retval EFI_UNSUPPORTED - The BltLib does not support this configuration\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibConfigure (\r
- IN VOID *FrameBuffer,\r
- IN EFI_GRAPHICS_OUTPUT_MODE_INFORMATION *FrameBufferInfo\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN HandleCount;\r
- UINTN Index;\r
- EFI_GRAPHICS_OUTPUT_PROTOCOL *Gop;\r
-\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiGraphicsOutputProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEfiGraphicsOutputProtocolGuid,\r
- (VOID*) &Gop\r
- );\r
- if (!EFI_ERROR (Status) &&\r
- (FrameBuffer == (VOID*)(UINTN) Gop->Mode->FrameBufferBase)) {\r
- mGop = Gop;\r
- FreePool (HandleBuffer);\r
- return EFI_SUCCESS;\r
- }\r
- }\r
-\r
- FreePool (HandleBuffer);\r
- }\r
-\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt operation.\r
-\r
- @param[in,out] BltBuffer - The data to transfer to screen\r
- @param[in] BltOperation - The operation to perform\r
- @param[in] SourceX - The X coordinate of the source for BltOperation\r
- @param[in] SourceY - The Y coordinate of the source for BltOperation\r
- @param[in] DestinationX - The X coordinate of the destination for BltOperation\r
- @param[in] DestinationY - The Y coordinate of the destination for BltOperation\r
- @param[in] Width - The width of a rectangle in the blt rectangle in pixels\r
- @param[in] Height - The height of a rectangle in the blt rectangle in pixels\r
- @param[in] Delta - Not used for EfiBltVideoFill and EfiBltVideoToVideo operation.\r
- If a Delta of 0 is used, the entire BltBuffer will be operated on.\r
- If a subrectangle of the BltBuffer is used, then Delta represents\r
- the number of bytes in a row of the BltBuffer.\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-InternalGopBltCommon (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN EFI_GRAPHICS_OUTPUT_BLT_OPERATION BltOperation,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- )\r
-{\r
- if (mGop == NULL) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- return mGop->Blt (\r
- mGop,\r
- BltBuffer,\r
- BltOperation,\r
- SourceX,\r
- SourceY,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- Delta\r
- );\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt operation.\r
-\r
- @param[in,out] BltBuffer - The data to transfer to screen\r
- @param[in] BltOperation - The operation to perform\r
- @param[in] SourceX - The X coordinate of the source for BltOperation\r
- @param[in] SourceY - The Y coordinate of the source for BltOperation\r
- @param[in] DestinationX - The X coordinate of the destination for BltOperation\r
- @param[in] DestinationY - The Y coordinate of the destination for BltOperation\r
- @param[in] Width - The width of a rectangle in the blt rectangle in pixels\r
- @param[in] Height - The height of a rectangle in the blt rectangle in pixels\r
- @param[in] Delta - Not used for EfiBltVideoFill and EfiBltVideoToVideo operation.\r
- If a Delta of 0 is used, the entire BltBuffer will be operated on.\r
- If a subrectangle of the BltBuffer is used, then Delta represents\r
- the number of bytes in a row of the BltBuffer.\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - Blt operation success\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibGopBlt (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer, OPTIONAL\r
- IN EFI_GRAPHICS_OUTPUT_BLT_OPERATION BltOperation,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- )\r
-{\r
- return InternalGopBltCommon (\r
- BltBuffer,\r
- BltOperation,\r
- SourceX,\r
- SourceY,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- Delta\r
- );\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video Fill.\r
-\r
- @param[in] Color Color to fill the region with\r
- @param[in] DestinationX X location to start fill operation\r
- @param[in] DestinationY Y location to start fill operation\r
- @param[in] Width Width (in pixels) to fill\r
- @param[in] Height Height to fill\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoFill (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *Color,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- return InternalGopBltCommon (\r
- Color,\r
- EfiBltVideoFill,\r
- 0,\r
- 0,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- 0\r
- );\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video to Buffer operation.\r
-\r
- @param[out] BltBuffer Output buffer for pixel color data\r
- @param[in] SourceX X location within video\r
- @param[in] SourceY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoToBltBuffer (\r
- OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- return InternalGopBltCommon (\r
- BltBuffer,\r
- EfiBltVideoToBltBuffer,\r
- SourceX,\r
- SourceY,\r
- 0,\r
- 0,\r
- Width,\r
- Height,\r
- 0\r
- );\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video to Buffer operation\r
- with extended parameters.\r
-\r
- @param[out] BltBuffer Output buffer for pixel color data\r
- @param[in] SourceX X location within video\r
- @param[in] SourceY Y location within video\r
- @param[in] DestinationX X location within BltBuffer\r
- @param[in] DestinationY Y location within BltBuffer\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
- @param[in] Delta Number of bytes in a row of BltBuffer\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoToBltBufferEx (\r
- OUT EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- )\r
-{\r
- return InternalGopBltCommon (\r
- BltBuffer,\r
- EfiBltVideoToBltBuffer,\r
- SourceX,\r
- SourceY,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- Delta\r
- );\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Buffer to Video operation.\r
-\r
- @param[in] BltBuffer Output buffer for pixel color data\r
- @param[in] DestinationX X location within video\r
- @param[in] DestinationY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibBufferToVideo (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- return InternalGopBltCommon (\r
- BltBuffer,\r
- EfiBltBufferToVideo,\r
- 0,\r
- 0,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- 0\r
- );\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Buffer to Video operation\r
- with extended parameters.\r
-\r
- @param[in] BltBuffer Output buffer for pixel color data\r
- @param[in] SourceX X location within BltBuffer\r
- @param[in] SourceY Y location within BltBuffer\r
- @param[in] DestinationX X location within video\r
- @param[in] DestinationY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
- @param[in] Delta Number of bytes in a row of BltBuffer\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibBufferToVideoEx (\r
- IN EFI_GRAPHICS_OUTPUT_BLT_PIXEL *BltBuffer,\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height,\r
- IN UINTN Delta\r
- )\r
-{\r
- return InternalGopBltCommon (\r
- BltBuffer,\r
- EfiBltBufferToVideo,\r
- SourceX,\r
- SourceY,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- Delta\r
- );\r
-}\r
-\r
-\r
-/**\r
- Performs a UEFI Graphics Output Protocol Blt Video to Video operation\r
-\r
- @param[in] SourceX X location within video\r
- @param[in] SourceY Y location within video\r
- @param[in] DestinationX X location within video\r
- @param[in] DestinationY Y location within video\r
- @param[in] Width Width (in pixels)\r
- @param[in] Height Height\r
-\r
- @retval EFI_DEVICE_ERROR - A hardware error occured\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibVideoToVideo (\r
- IN UINTN SourceX,\r
- IN UINTN SourceY,\r
- IN UINTN DestinationX,\r
- IN UINTN DestinationY,\r
- IN UINTN Width,\r
- IN UINTN Height\r
- )\r
-{\r
- return InternalGopBltCommon (\r
- NULL,\r
- EfiBltVideoToVideo,\r
- SourceX,\r
- SourceY,\r
- DestinationX,\r
- DestinationY,\r
- Width,\r
- Height,\r
- 0\r
- );\r
-}\r
-\r
-/**\r
- Returns the sizes related to the video device\r
-\r
- @param[out] Width Width (in pixels)\r
- @param[out] Height Height (in pixels)\r
-\r
- @retval EFI_INVALID_PARAMETER - Invalid parameter passed in\r
- @retval EFI_SUCCESS - The sizes were returned\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BltLibGetSizes (\r
- OUT UINTN *Width, OPTIONAL\r
- OUT UINTN *Height OPTIONAL\r
- )\r
-{\r
- ASSERT (mGop != NULL);\r
-\r
- if (Width != NULL) {\r
- *Width = mGop->Mode->Info->HorizontalResolution;\r
- }\r
- if (Height != NULL) {\r
- *Height = mGop->Mode->Info->VerticalResolution;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-## @file\r
-# GopBltLib - Library to perform blt using the UEFI Graphics Output Protocol.\r
-#\r
-# Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = GopBltLib\r
- FILE_GUID = b75b91f0-a0b4-42fe-ba62-849027999b39\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = BltLib\r
-\r
-[Sources.common]\r
- GopBltLib.c\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- BaseMemoryLib\r
- DebugLib\r
- MemoryAllocationLib\r
- UefiBootServicesTableLib\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- OptionRomPkg/OptionRomPkg.dec\r
-\r
+++ /dev/null
-## @file\r
-# Option Rom Package Reference Implementations.\r
-#\r
-# This package is designed to interoperate with the EDK II open source project\r
-# at http://www.tianocore.org, and this package is required to build PCI compliant\r
-# Option ROM image for all CPU architectures, including EBC target.\r
-# A single driver can support mixes of EFI 1.1, UEFI 2.0 and UEFI 2.1.\r
-#\r
-# Copyright (c) 2007 - 2010, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- DEC_SPECIFICATION = 0x00010005\r
- PACKAGE_NAME = OptionRomPkg\r
- PACKAGE_GUID = AA3865E8-7F30-4f59-8696-99F560101852\r
- PACKAGE_VERSION = 0.1\r
-\r
-[Includes]\r
- Include\r
-\r
-[LibraryClasses]\r
- ## @libraryclass Provides an interface for performing UEFI Graphics\r
- ## Output Protocol Video blt operations\r
- ##\r
- BltLib|Include/Library/BltLib.h\r
-\r
-[Guids]\r
- gOptionRomPkgTokenSpaceGuid = { 0x1e43298f, 0x3478, 0x41a7, { 0xb5, 0x77, 0x86, 0x6, 0x46, 0x35, 0xc7, 0x28 } }\r
-\r
-[PcdsFeatureFlag]\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportScsiPassThru|TRUE|BOOLEAN|0x00010001\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportExtScsiPassThru|TRUE|BOOLEAN|0x00010002\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportGop|TRUE|BOOLEAN|0x00010004\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportUga|TRUE|BOOLEAN|0x00010005\r
-\r
-[PcdsFixedAtBuild, PcdsPatchableInModule]\r
- gOptionRomPkgTokenSpaceGuid.PcdDriverSupportedEfiVersion|0x0002000a|UINT32|0x00010003\r
-\r
+++ /dev/null
-## @file\r
-# Option Rom Package build validation file for All Architectures.\r
-#\r
-# This package is designed to interoperate with the EDK II open source project\r
-# at http://www.tianocore.org, and this package is required to build PCI compliant\r
-# Option ROM image for all CPU architectures, including EBC target.\r
-# A single driver can support mixes of EFI 1.1, UEFI 2.0 and UEFI 2.1.\r
-#\r
-# Copyright (c) 2007 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# Copyright (c) 2016, Linaro Ltd. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- PLATFORM_NAME = OptionRomPkg\r
- PLATFORM_GUID = C7B25F37-B1F4-4c46-99CB-3EA7DCF5FCDC\r
- PLATFORM_VERSION = 0.1\r
- DSC_SPECIFICATION = 0x00010005\r
- OUTPUT_DIRECTORY = Build/OptionRomPkg\r
- SUPPORTED_ARCHITECTURES = IA32|X64|EBC|ARM|AARCH64\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
-\r
-################################################################################\r
-#\r
-# SKU Identification section - list of all SKU IDs supported by this\r
-# Platform.\r
-#\r
-################################################################################\r
-[SkuIds]\r
- 0|DEFAULT # The entry: 0|DEFAULT is reserved and always required.\r
-\r
-[LibraryClasses]\r
- DebugLib|MdePkg/Library/UefiDebugLibStdErr/UefiDebugLibStdErr.inf\r
- DebugPrintErrorLevelLib|MdePkg/Library/BaseDebugPrintErrorLevelLib/BaseDebugPrintErrorLevelLib.inf \r
- BaseLib|MdePkg/Library/BaseLib/BaseLib.inf\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLib/BaseMemoryLib.inf\r
- BltLib|OptionRomPkg/Library/GopBltLib/GopBltLib.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- TimerLib|MdePkg/Library/BaseTimerLibNullTemplate/BaseTimerLibNullTemplate.inf\r
- UefiBootServicesTableLib|MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf\r
- UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf\r
- UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf\r
- UefiLib|MdePkg/Library/UefiLib/UefiLib.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf\r
- UefiApplicationEntryPoint|MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf\r
- UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntimeLib.inf\r
-\r
-[LibraryClasses.AARCH64, LibraryClasses.ARM]\r
- NULL|ArmPkg/Library/CompilerIntrinsicsLib/CompilerIntrinsicsLib.inf\r
-\r
-[LibraryClasses.ARM]\r
- NULL|MdePkg/Library/BaseStackCheckLib/BaseStackCheckLib.inf\r
-\r
-################################################################################\r
-#\r
-# Pcd Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-[PcdsFeatureFlag]\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportScsiPassThru|TRUE\r
- gOptionRomPkgTokenSpaceGuid.PcdSupportExtScsiPassThru|TRUE\r
-\r
-[PcdsFixedAtBuild]\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x27\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000042\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugClearMemoryValue|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdMaximumUnicodeStringLength|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdMaximumAsciiStringLength|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdMaximumLinkedListLength|0x0\r
- gOptionRomPkgTokenSpaceGuid.PcdDriverSupportedEfiVersion|0x0002000a # EFI_2_10_SYSTEM_TABLE_REVISION\r
-\r
-###################################################################################################\r
-#\r
-# Components Section - list of the modules and components that will be processed by compilation\r
-# tools and the EDK II tools to generate PE32/PE32+/Coff image files.\r
-#\r
-# Note: The EDK II DSC file is not used to specify how compiled binary images get placed\r
-# into firmware volume images. This section is just a list of modules to compile from\r
-# source into UEFI-compliant binaries.\r
-# It is the FDF file that contains information on combining binary files into firmware\r
-# volume images, whose concept is beyond UEFI and is described in PI specification.\r
-# Binary modules do not need to be listed in this section, as they should be\r
-# specified in the FDF file. For example: Shell binary (Shell_Full.efi), FAT binary (Fat.efi),\r
-# Logo (Logo.bmp), and etc.\r
-# There may also be modules listed in this section that are not required in the FDF file,\r
-# When a module listed here is excluded from FDF file, then UEFI-compliant binary will be\r
-# generated for it, but the binary will not be put into any firmware volume.\r
-#\r
-###################################################################################################\r
-\r
-[Components]\r
- OptionRomPkg/Library/FrameBufferBltLib/FrameBufferBltLib.inf\r
- OptionRomPkg/Library/GopBltLib/GopBltLib.inf\r
-\r
- OptionRomPkg/AtapiPassThruDxe/AtapiPassThruDxe.inf\r
- OptionRomPkg/CirrusLogic5430Dxe/CirrusLogic5430Dxe.inf\r
- OptionRomPkg/UndiRuntimeDxe/UndiRuntimeDxe.inf\r
- OptionRomPkg/Bus/Usb/FtdiUsbSerialDxe/FtdiUsbSerialDxe.inf\r
- OptionRomPkg/Bus/Usb/UsbNetworking/Ax88772/Ax88772.inf\r
- OptionRomPkg/Bus/Usb/UsbNetworking/Ax88772b/Ax88772b.inf\r
-\r
-[Components.IA32, Components.X64]\r
- OptionRomPkg/Application/BltLibSample/BltLibSample.inf\r
+++ /dev/null
-AtapiPassThru:\r
- For now, AtapiPassThru driver in this package is to test Scsi Bus support:\r
- ScsiBus driver should support both/either ScsiPassThru and ExtScsiPassThru\r
- installed on a controller handle.\r
- \r
- AtapiPassThru driver in this package can selectively produce ScsiPassThru\r
- and/or ExtScsiPassThru protocol based on feature flags of PcdSupportScsiPassThru\r
- and PcdSupportExtScsiPassThru.\r
-\r
-CirrusLogic5430:\r
- Sample implementation of UGA Draw or Graphics Output Protocol for the Cirrus\r
- Logic 5430 family of PCI video card. It provides reference code for the GOP/UGA,\r
- Component Name (2), EFI driver supported Verison protocol.\r
-\r
-Build Validation:\r
-ICC IA32 X64 IPF\r
-\r
+++ /dev/null
-/** @file\r
- UEFI Component Name(2) protocol implementation for EFI UNDI32 driver.\r
-\r
-Copyright (c) 2012, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "Undi32.h"\r
-\r
-//\r
-// EFI Component Name Functions\r
-//\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UndiComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- );\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UndiComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- );\r
-\r
-\r
-//\r
-// EFI Component Name Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME_PROTOCOL gUndiComponentName = {\r
- UndiComponentNameGetDriverName,\r
- UndiComponentNameGetControllerName,\r
- "eng"\r
-};\r
-\r
-//\r
-// EFI Component Name 2 Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gUndiComponentName2 = {\r
- (EFI_COMPONENT_NAME2_GET_DRIVER_NAME) UndiComponentNameGetDriverName,\r
- (EFI_COMPONENT_NAME2_GET_CONTROLLER_NAME) UndiComponentNameGetControllerName,\r
- "en"\r
-};\r
-\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE mUndiDriverNameTable[] = {\r
- {\r
- "eng;en",\r
- L"UNDI32 Driver"\r
- },\r
- {\r
- NULL,\r
- NULL\r
- }\r
-};\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE mUndiControllerNameTable[] = {\r
- {\r
- "eng;en",\r
- L"UNDI32 Controller"\r
- },\r
- {\r
- NULL,\r
- NULL\r
- }\r
-};\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UndiComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- )\r
-{\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- mUndiDriverNameTable,\r
- DriverName,\r
- (BOOLEAN)(This == &gUndiComponentName)\r
- );\r
-}\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
- Currently not implemented.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UndiComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_NETWORK_INTERFACE_IDENTIFIER_PROTOCOL *Nii;\r
-\r
- if (ChildHandle != NULL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Make sure this driver is currently managing ControllHandle\r
- //\r
- Status = EfiTestManagedDevice (\r
- ControllerHandle,\r
- gUndiDriverBinding.DriverBindingHandle,\r
- &gEfiPciIoProtocolGuid\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Retrieve an instance of a produced protocol from ControllerHandle\r
- //\r
- Status = gBS->OpenProtocol (\r
- ControllerHandle,\r
- &gEfiNetworkInterfaceIdentifierProtocolGuid_31,\r
- (VOID **)&Nii,\r
- NULL,\r
- NULL,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- mUndiControllerNameTable,\r
- ControllerName,\r
- (BOOLEAN)(This == &gUndiComponentName)\r
- );\r
-}\r
+++ /dev/null
-/** @file\r
- Provides the basic UNID functions.\r
-\r
-Copyright (c) 2006 - 2017, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Undi32.h"\r
-\r
-//\r
-// Global variables defined in this file\r
-//\r
-UNDI_CALL_TABLE api_table[PXE_OPCODE_LAST_VALID+1] = { \\r
- {PXE_CPBSIZE_NOT_USED,PXE_DBSIZE_NOT_USED,0, (UINT16)(ANY_STATE),UNDI_GetState },\\r
- {(UINT16)(DONT_CHECK),PXE_DBSIZE_NOT_USED,0,(UINT16)(ANY_STATE),UNDI_Start },\\r
- {PXE_CPBSIZE_NOT_USED,PXE_DBSIZE_NOT_USED,0,MUST_BE_STARTED,UNDI_Stop },\\r
- {PXE_CPBSIZE_NOT_USED,sizeof(PXE_DB_GET_INIT_INFO),0,MUST_BE_STARTED, UNDI_GetInitInfo },\\r
- {PXE_CPBSIZE_NOT_USED,sizeof(PXE_DB_GET_CONFIG_INFO),0,MUST_BE_STARTED, UNDI_GetConfigInfo },\\r
- {sizeof(PXE_CPB_INITIALIZE),(UINT16)(DONT_CHECK),(UINT16)(DONT_CHECK),MUST_BE_STARTED,UNDI_Initialize },\\r
- {PXE_CPBSIZE_NOT_USED,PXE_DBSIZE_NOT_USED,(UINT16)(DONT_CHECK), MUST_BE_INITIALIZED,UNDI_Reset },\\r
- {PXE_CPBSIZE_NOT_USED,PXE_DBSIZE_NOT_USED,0, MUST_BE_INITIALIZED,UNDI_Shutdown },\\r
- {PXE_CPBSIZE_NOT_USED,PXE_DBSIZE_NOT_USED,(UINT16)(DONT_CHECK), MUST_BE_INITIALIZED,UNDI_Interrupt },\\r
- {(UINT16)(DONT_CHECK),(UINT16)(DONT_CHECK),(UINT16)(DONT_CHECK), MUST_BE_INITIALIZED, UNDI_RecFilter },\\r
- {(UINT16)(DONT_CHECK),(UINT16)(DONT_CHECK),(UINT16)(DONT_CHECK), MUST_BE_INITIALIZED, UNDI_StnAddr },\\r
- {PXE_CPBSIZE_NOT_USED, (UINT16)(DONT_CHECK), (UINT16)(DONT_CHECK), MUST_BE_INITIALIZED, UNDI_Statistics },\\r
- {sizeof(PXE_CPB_MCAST_IP_TO_MAC),sizeof(PXE_DB_MCAST_IP_TO_MAC), (UINT16)(DONT_CHECK),MUST_BE_INITIALIZED, UNDI_ip2mac },\\r
- {(UINT16)(DONT_CHECK),(UINT16)(DONT_CHECK),(UINT16)(DONT_CHECK), MUST_BE_INITIALIZED, UNDI_NVData },\\r
- {PXE_CPBSIZE_NOT_USED,(UINT16)(DONT_CHECK),(UINT16)(DONT_CHECK), MUST_BE_INITIALIZED, UNDI_Status },\\r
- {(UINT16)(DONT_CHECK),PXE_DBSIZE_NOT_USED,(UINT16)(DONT_CHECK), MUST_BE_INITIALIZED, UNDI_FillHeader },\\r
- {(UINT16)(DONT_CHECK),PXE_DBSIZE_NOT_USED,(UINT16)(DONT_CHECK), MUST_BE_INITIALIZED, UNDI_Transmit },\\r
- {sizeof(PXE_CPB_RECEIVE),sizeof(PXE_DB_RECEIVE),0,MUST_BE_INITIALIZED, UNDI_Receive } \\r
-};\r
-\r
-//\r
-// end of global variables\r
-//\r
-\r
-\r
-/**\r
- This routine determines the operational state of the UNDI. It updates the state flags in the\r
- Command Descriptor Block based on information derived from the AdapterInfo instance data.\r
- To ensure the command has completed successfully, CdbPtr->StatCode will contain the result of\r
- the command execution.\r
- The CdbPtr->StatFlags will contain a STOPPED, STARTED, or INITIALIZED state once the command\r
- has successfully completed.\r
- Keep in mind the AdapterInfo->State is the active state of the adapter (based on software\r
- interrogation), and the CdbPtr->StateFlags is the passed back information that is reflected\r
- to the caller of the UNDI API.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_GetState (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- CdbPtr->StatFlags = (PXE_STATFLAGS) (CdbPtr->StatFlags | AdapterInfo->State);\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to change the operational state of the UNDI from stopped to started.\r
- It will do this as long as the adapter's state is PXE_STATFLAGS_GET_STATE_STOPPED, otherwise\r
- the CdbPtr->StatFlags will reflect a command failure, and the CdbPtr->StatCode will reflect the\r
- UNDI as having already been started.\r
- This routine is modified to reflect the undi 1.1 specification changes. The\r
- changes in the spec are mainly in the callback routines, the new spec adds\r
- 3 more callbacks and a unique id.\r
- Since this UNDI supports both old and new undi specifications,\r
- The NIC's data structure is filled in with the callback routines (depending\r
- on the version) pointed to in the caller's CpbPtr. This seeds the Delay,\r
- Virt2Phys, Block, and Mem_IO for old and new versions and Map_Mem, UnMap_Mem\r
- and Sync_Mem routines and a unique id variable for the new version.\r
- This is the function which an external entity (SNP, O/S, etc) would call\r
- to provide it's I/O abstraction to the UNDI.\r
- It's final action is to change the AdapterInfo->State to PXE_STATFLAGS_GET_STATE_STARTED.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Start (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- PXE_CPB_START_30 *CpbPtr;\r
- PXE_CPB_START_31 *CpbPtr_31;\r
-\r
- //\r
- // check if it is already started.\r
- //\r
- if (AdapterInfo->State != PXE_STATFLAGS_GET_STATE_STOPPED) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_ALREADY_STARTED;\r
- return ;\r
- }\r
-\r
- if (CdbPtr->CPBsize != sizeof(PXE_CPB_START_30) &&\r
- CdbPtr->CPBsize != sizeof(PXE_CPB_START_31)) {\r
-\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- CpbPtr = (PXE_CPB_START_30 *) (UINTN) (CdbPtr->CPBaddr);\r
- CpbPtr_31 = (PXE_CPB_START_31 *) (UINTN) (CdbPtr->CPBaddr);\r
-\r
- if (AdapterInfo->VersionFlag == 0x30) {\r
- AdapterInfo->Delay_30 = (bsptr_30) (UINTN) CpbPtr->Delay;\r
- AdapterInfo->Virt2Phys_30 = (virtphys_30) (UINTN) CpbPtr->Virt2Phys;\r
- AdapterInfo->Block_30 = (block_30) (UINTN) CpbPtr->Block;\r
- //\r
- // patch for old buggy 3.0 code:\r
- // In EFI1.0 undi used to provide the full (absolute) I/O address to the\r
- // i/o calls and SNP used to provide a callback that used GlobalIoFncs and\r
- // everything worked fine! In EFI 1.1, UNDI is not using the full\r
- // i/o or memory address to access the device, The base values for the i/o\r
- // and memory address is abstracted by the device specific PciIoFncs and\r
- // UNDI only uses the offset values. Since UNDI3.0 cannot provide any\r
- // identification to SNP, SNP cannot use nic specific PciIoFncs callback!\r
- //\r
- // To fix this and make undi3.0 work with SNP in EFI1.1 we\r
- // use a TmpMemIo function that is defined in init.c\r
- // This breaks the runtime driver feature of undi, but what to do\r
- // if we have to provide the 3.0 compatibility (including the 3.0 bugs)\r
- //\r
- // This TmpMemIo function also takes a UniqueId parameter\r
- // (as in undi3.1 design) and so initialize the UniqueId as well here\r
- // Note: AdapterInfo->Mem_Io_30 is just filled for consistency with other\r
- // parameters but never used, we only use Mem_Io field in the In/Out routines\r
- // inside e100b.c.\r
- //\r
- AdapterInfo->Mem_Io_30 = (mem_io_30) (UINTN) CpbPtr->Mem_IO;\r
- AdapterInfo->Mem_Io = (mem_io) (UINTN) TmpMemIo;\r
- AdapterInfo->Unique_ID = (UINT64) (UINTN) AdapterInfo;\r
-\r
- } else {\r
- AdapterInfo->Delay = (bsptr) (UINTN) CpbPtr_31->Delay;\r
- AdapterInfo->Virt2Phys = (virtphys) (UINTN) CpbPtr_31->Virt2Phys;\r
- AdapterInfo->Block = (block) (UINTN) CpbPtr_31->Block;\r
- AdapterInfo->Mem_Io = (mem_io) (UINTN) CpbPtr_31->Mem_IO;\r
-\r
- AdapterInfo->Map_Mem = (map_mem) (UINTN) CpbPtr_31->Map_Mem;\r
- AdapterInfo->UnMap_Mem = (unmap_mem) (UINTN) CpbPtr_31->UnMap_Mem;\r
- AdapterInfo->Sync_Mem = (sync_mem) (UINTN) CpbPtr_31->Sync_Mem;\r
- AdapterInfo->Unique_ID = CpbPtr_31->Unique_ID;\r
- }\r
-\r
- AdapterInfo->State = PXE_STATFLAGS_GET_STATE_STARTED;\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to change the operational state of the UNDI from started to stopped.\r
- It will not do this if the adapter's state is PXE_STATFLAGS_GET_STATE_INITIALIZED, otherwise\r
- the CdbPtr->StatFlags will reflect a command failure, and the CdbPtr->StatCode will reflect the\r
- UNDI as having already not been shut down.\r
- The NIC's data structure will have the Delay, Virt2Phys, and Block, pointers zero'd out..\r
- It's final action is to change the AdapterInfo->State to PXE_STATFLAGS_GET_STATE_STOPPED.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Stop (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- if (AdapterInfo->State == PXE_STATFLAGS_GET_STATE_INITIALIZED) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_NOT_SHUTDOWN;\r
- return ;\r
- }\r
-\r
- AdapterInfo->Delay_30 = 0;\r
- AdapterInfo->Virt2Phys_30 = 0;\r
- AdapterInfo->Block_30 = 0;\r
-\r
- AdapterInfo->Delay = 0;\r
- AdapterInfo->Virt2Phys = 0;\r
- AdapterInfo->Block = 0;\r
-\r
- AdapterInfo->Map_Mem = 0;\r
- AdapterInfo->UnMap_Mem = 0;\r
- AdapterInfo->Sync_Mem = 0;\r
-\r
- AdapterInfo->State = PXE_STATFLAGS_GET_STATE_STOPPED;\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to retrieve the initialization information that is needed by drivers and\r
- applications to initialize the UNDI. This will fill in data in the Data Block structure that is\r
- pointed to by the caller's CdbPtr->DBaddr. The fields filled in are as follows:\r
- MemoryRequired, FrameDataLen, LinkSpeeds[0-3], NvCount, NvWidth, MediaHeaderLen, HWaddrLen,\r
- MCastFilterCnt, TxBufCnt, TxBufSize, RxBufCnt, RxBufSize, IFtype, Duplex, and LoopBack.\r
- In addition, the CdbPtr->StatFlags ORs in that this NIC supports cable detection. (APRIORI knowledge)\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_GetInitInfo (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- PXE_DB_GET_INIT_INFO *DbPtr;\r
-\r
- DbPtr = (PXE_DB_GET_INIT_INFO *) (UINTN) (CdbPtr->DBaddr);\r
-\r
- DbPtr->MemoryRequired = MEMORY_NEEDED;\r
- DbPtr->FrameDataLen = PXE_MAX_TXRX_UNIT_ETHER;\r
- DbPtr->LinkSpeeds[0] = 10;\r
- DbPtr->LinkSpeeds[1] = 100;\r
- DbPtr->LinkSpeeds[2] = DbPtr->LinkSpeeds[3] = 0;\r
- DbPtr->NvCount = MAX_EEPROM_LEN;\r
- DbPtr->NvWidth = 4;\r
- DbPtr->MediaHeaderLen = PXE_MAC_HEADER_LEN_ETHER;\r
- DbPtr->HWaddrLen = PXE_HWADDR_LEN_ETHER;\r
- DbPtr->MCastFilterCnt = MAX_MCAST_ADDRESS_CNT;\r
-\r
- DbPtr->TxBufCnt = TX_BUFFER_COUNT;\r
- DbPtr->TxBufSize = (UINT16) sizeof (TxCB);\r
- DbPtr->RxBufCnt = RX_BUFFER_COUNT;\r
- DbPtr->RxBufSize = (UINT16) sizeof (RxFD);\r
-\r
- DbPtr->IFtype = PXE_IFTYPE_ETHERNET;\r
- DbPtr->SupportedDuplexModes = PXE_DUPLEX_ENABLE_FULL_SUPPORTED |\r
- PXE_DUPLEX_FORCE_FULL_SUPPORTED;\r
- DbPtr->SupportedLoopBackModes = PXE_LOOPBACK_INTERNAL_SUPPORTED |\r
- PXE_LOOPBACK_EXTERNAL_SUPPORTED;\r
-\r
- CdbPtr->StatFlags |= (PXE_STATFLAGS_CABLE_DETECT_SUPPORTED |\r
- PXE_STATFLAGS_GET_STATUS_NO_MEDIA_SUPPORTED);\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to retrieve the configuration information about the NIC being controlled by\r
- this driver. This will fill in data in the Data Block structure that is pointed to by the caller's CdbPtr->DBaddr.\r
- The fields filled in are as follows:\r
- DbPtr->pci.BusType, DbPtr->pci.Bus, DbPtr->pci.Device, and DbPtr->pci.\r
- In addition, the DbPtr->pci.Config.Dword[0-63] grabs a copy of this NIC's PCI configuration space.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_GetConfigInfo (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT16 Index;\r
- PXE_DB_GET_CONFIG_INFO *DbPtr;\r
-\r
- DbPtr = (PXE_DB_GET_CONFIG_INFO *) (UINTN) (CdbPtr->DBaddr);\r
-\r
- DbPtr->pci.BusType = PXE_BUSTYPE_PCI;\r
- DbPtr->pci.Bus = AdapterInfo->Bus;\r
- DbPtr->pci.Device = AdapterInfo->Device;\r
- DbPtr->pci.Function = AdapterInfo->Function;\r
-\r
- for (Index = 0; Index < MAX_PCI_CONFIG_LEN; Index++) {\r
- DbPtr->pci.Config.Dword[Index] = AdapterInfo->Config[Index];\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine resets the network adapter and initializes the UNDI using the parameters supplied in\r
- the CPB. This command must be issued before the network adapter can be setup to transmit and\r
- receive packets.\r
- Once the memory requirements of the UNDI are obtained by using the GetInitInfo command, a block\r
- of non-swappable memory may need to be allocated. The address of this memory must be passed to\r
- UNDI during the Initialize in the CPB. This memory is used primarily for transmit and receive buffers.\r
- The fields CableDetect, LinkSpeed, Duplex, LoopBack, MemoryPtr, and MemoryLength are set with information\r
- that was passed in the CPB and the NIC is initialized.\r
- If the NIC initialization fails, the CdbPtr->StatFlags are updated with PXE_STATFLAGS_COMMAND_FAILED\r
- Otherwise, AdapterInfo->State is updated with PXE_STATFLAGS_GET_STATE_INITIALIZED showing the state of\r
- the UNDI is now initialized.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Initialize (\r
- IN PXE_CDB *CdbPtr,\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- PXE_CPB_INITIALIZE *CpbPtr;\r
-\r
- if ((CdbPtr->OpFlags != PXE_OPFLAGS_INITIALIZE_DETECT_CABLE) &&\r
- (CdbPtr->OpFlags != PXE_OPFLAGS_INITIALIZE_DO_NOT_DETECT_CABLE)) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- //\r
- // check if it is already initialized\r
- //\r
- if (AdapterInfo->State == PXE_STATFLAGS_GET_STATE_INITIALIZED) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_ALREADY_INITIALIZED;\r
- return ;\r
- }\r
-\r
- CpbPtr = (PXE_CPB_INITIALIZE *) (UINTN) CdbPtr->CPBaddr;\r
-\r
- if (CpbPtr->MemoryLength < (UINT32) MEMORY_NEEDED) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CPB;\r
- return ;\r
- }\r
-\r
- //\r
- // default behaviour is to detect the cable, if the 3rd param is 1,\r
- // do not do that\r
- //\r
- AdapterInfo->CableDetect = (UINT8) ((CdbPtr->OpFlags == (UINT16) PXE_OPFLAGS_INITIALIZE_DO_NOT_DETECT_CABLE) ? (UINT8) 0 : (UINT8) 1);\r
- AdapterInfo->LinkSpeedReq = (UINT16) CpbPtr->LinkSpeed;\r
- AdapterInfo->DuplexReq = CpbPtr->DuplexMode;\r
- AdapterInfo->LoopBack = CpbPtr->LoopBackMode;\r
- AdapterInfo->MemoryPtr = CpbPtr->MemoryAddr;\r
- AdapterInfo->MemoryLength = CpbPtr->MemoryLength;\r
-\r
- CdbPtr->StatCode = (PXE_STATCODE) E100bInit (AdapterInfo);\r
-\r
- if (CdbPtr->StatCode != PXE_STATCODE_SUCCESS) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- } else {\r
- AdapterInfo->State = PXE_STATFLAGS_GET_STATE_INITIALIZED;\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine resets the network adapter and initializes the UNDI using the parameters supplied in\r
- the CPB. The transmit and receive queues are emptied and any pending interrupts are cleared.\r
- If the NIC reset fails, the CdbPtr->StatFlags are updated with PXE_STATFLAGS_COMMAND_FAILED\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Reset (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- if (CdbPtr->OpFlags != PXE_OPFLAGS_NOT_USED &&\r
- CdbPtr->OpFlags != PXE_OPFLAGS_RESET_DISABLE_INTERRUPTS &&\r
- CdbPtr->OpFlags != PXE_OPFLAGS_RESET_DISABLE_FILTERS ) {\r
-\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- CdbPtr->StatCode = (UINT16) E100bReset (AdapterInfo, CdbPtr->OpFlags);\r
-\r
- if (CdbPtr->StatCode != PXE_STATCODE_SUCCESS) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- }\r
-}\r
-\r
-\r
-/**\r
- This routine resets the network adapter and leaves it in a safe state for another driver to\r
- initialize. Any pending transmits or receives are lost. Receive filters and external\r
- interrupt enables are disabled. Once the UNDI has been shutdown, it can then be stopped\r
- or initialized again.\r
- If the NIC reset fails, the CdbPtr->StatFlags are updated with PXE_STATFLAGS_COMMAND_FAILED\r
- Otherwise, AdapterInfo->State is updated with PXE_STATFLAGS_GET_STATE_STARTED showing the state of\r
- the NIC as being started.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Shutdown (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- //\r
- // do the shutdown stuff here\r
- //\r
- CdbPtr->StatCode = (UINT16) E100bShutdown (AdapterInfo);\r
-\r
- if (CdbPtr->StatCode != PXE_STATCODE_SUCCESS) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- } else {\r
- AdapterInfo->State = PXE_STATFLAGS_GET_STATE_STARTED;\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine can be used to read and/or change the current external interrupt enable\r
- settings. Disabling an external interrupt enable prevents and external (hardware)\r
- interrupt from being signaled by the network device. Internally the interrupt events\r
- can still be polled by using the UNDI_GetState command.\r
- The resulting information on the interrupt state will be passed back in the CdbPtr->StatFlags.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Interrupt (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT8 IntMask;\r
-\r
- IntMask = (UINT8)(UINTN)(CdbPtr->OpFlags & (PXE_OPFLAGS_INTERRUPT_RECEIVE |\r
- PXE_OPFLAGS_INTERRUPT_TRANSMIT |\r
- PXE_OPFLAGS_INTERRUPT_COMMAND |\r
- PXE_OPFLAGS_INTERRUPT_SOFTWARE));\r
-\r
- switch (CdbPtr->OpFlags & PXE_OPFLAGS_INTERRUPT_OPMASK) {\r
- case PXE_OPFLAGS_INTERRUPT_READ:\r
- break;\r
-\r
- case PXE_OPFLAGS_INTERRUPT_ENABLE:\r
- if (IntMask == 0) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- AdapterInfo->int_mask = IntMask;\r
- E100bSetInterruptState (AdapterInfo);\r
- break;\r
-\r
- case PXE_OPFLAGS_INTERRUPT_DISABLE:\r
- if (IntMask != 0) {\r
- AdapterInfo->int_mask = (UINT16) (AdapterInfo->int_mask & ~(IntMask));\r
- E100bSetInterruptState (AdapterInfo);\r
- break;\r
- }\r
-\r
- //\r
- // else fall thru.\r
- //\r
- default:\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- if ((AdapterInfo->int_mask & PXE_OPFLAGS_INTERRUPT_RECEIVE) != 0) {\r
- CdbPtr->StatFlags |= PXE_STATFLAGS_INTERRUPT_RECEIVE;\r
-\r
- }\r
-\r
- if ((AdapterInfo->int_mask & PXE_OPFLAGS_INTERRUPT_TRANSMIT) != 0) {\r
- CdbPtr->StatFlags |= PXE_STATFLAGS_INTERRUPT_TRANSMIT;\r
-\r
- }\r
-\r
- if ((AdapterInfo->int_mask & PXE_OPFLAGS_INTERRUPT_COMMAND) != 0) {\r
- CdbPtr->StatFlags |= PXE_STATFLAGS_INTERRUPT_COMMAND;\r
-\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to read and change receive filters and, if supported, read\r
- and change multicast MAC address filter list.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_RecFilter (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT16 NewFilter;\r
- UINT16 OpFlags;\r
- PXE_DB_RECEIVE_FILTERS *DbPtr;\r
- UINT8 *MacAddr;\r
- UINTN MacCount;\r
- UINT16 Index;\r
- UINT16 copy_len;\r
- UINT8 *ptr1;\r
- UINT8 *ptr2;\r
- BOOLEAN InvalidMacAddr;\r
- \r
- OpFlags = CdbPtr->OpFlags;\r
- NewFilter = (UINT16) (OpFlags & 0x1F);\r
-\r
- switch (OpFlags & PXE_OPFLAGS_RECEIVE_FILTER_OPMASK) {\r
- case PXE_OPFLAGS_RECEIVE_FILTER_READ:\r
-\r
- //\r
- // not expecting a cpb, not expecting any filter bits\r
- //\r
- if ((NewFilter != 0) || (CdbPtr->CPBsize != 0)) {\r
- goto BadCdb;\r
-\r
- }\r
-\r
- if ((NewFilter & PXE_OPFLAGS_RECEIVE_FILTER_RESET_MCAST_LIST) == 0) {\r
- goto JustRead;\r
-\r
- }\r
-\r
- NewFilter = (UINT16) (NewFilter | AdapterInfo->Rx_Filter);\r
- //\r
- // all other flags are ignored except mcast_reset\r
- //\r
- break;\r
-\r
- case PXE_OPFLAGS_RECEIVE_FILTER_ENABLE:\r
- //\r
- // there should be atleast one other filter bit set.\r
- //\r
- if (NewFilter == 0) {\r
- //\r
- // nothing to enable\r
- //\r
- goto BadCdb;\r
- }\r
-\r
- if (CdbPtr->CPBsize != 0) {\r
- //\r
- // this must be a multicast address list!\r
- // don't accept the list unless selective_mcast is set\r
- // don't accept confusing mcast settings with this\r
- //\r
- if (((NewFilter & PXE_OPFLAGS_RECEIVE_FILTER_FILTERED_MULTICAST) == 0) ||\r
- ((NewFilter & PXE_OPFLAGS_RECEIVE_FILTER_RESET_MCAST_LIST) != 0) ||\r
- ((NewFilter & PXE_OPFLAGS_RECEIVE_FILTER_ALL_MULTICAST) != 0) ||\r
- ((CdbPtr->CPBsize % sizeof (PXE_MAC_ADDR)) != 0) ) {\r
- goto BadCdb;\r
- }\r
-\r
- MacAddr = (UINT8 *) ((UINTN) (CdbPtr->CPBaddr));\r
- MacCount = CdbPtr->CPBsize / sizeof (PXE_MAC_ADDR);\r
-\r
- //\r
- // The format of Ethernet multicast address for IPv6 is defined in RFC2464,\r
- // for IPv4 is defined in RFC1112. Check whether the address is valid.\r
- //\r
- InvalidMacAddr = FALSE;\r
- \r
- for (; MacCount-- != 0; MacAddr += sizeof (PXE_MAC_ADDR)) {\r
- if (MacAddr[0] == 0x01) {\r
- //\r
- // This multicast MAC address is mapped from IPv4 address.\r
- //\r
- if (MacAddr[1] != 0x00 || MacAddr[2] != 0x5E || (MacAddr[3] & 0x80) != 0) {\r
- InvalidMacAddr = TRUE;\r
- } \r
- } else if (MacAddr[0] == 0x33) {\r
- //\r
- // This multicast MAC address is mapped from IPv6 address.\r
- //\r
- if (MacAddr[1] != 0x33) {\r
- InvalidMacAddr = TRUE;\r
- }\r
- } else {\r
- InvalidMacAddr = TRUE;\r
- }\r
-\r
- if (InvalidMacAddr) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CPB;\r
- return ;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // check selective mcast case enable case\r
- //\r
- if ((OpFlags & PXE_OPFLAGS_RECEIVE_FILTER_FILTERED_MULTICAST) != 0) {\r
- if (((OpFlags & PXE_OPFLAGS_RECEIVE_FILTER_RESET_MCAST_LIST) != 0) ||\r
- ((OpFlags & PXE_OPFLAGS_RECEIVE_FILTER_ALL_MULTICAST) != 0) ) {\r
- goto BadCdb;\r
-\r
- }\r
- //\r
- // if no cpb, make sure we have an old list\r
- //\r
- if ((CdbPtr->CPBsize == 0) && (AdapterInfo->mcast_list.list_len == 0)) {\r
- goto BadCdb;\r
- }\r
- }\r
- //\r
- // if you want to enable anything, you got to have unicast\r
- // and you have what you already enabled!\r
- //\r
- NewFilter = (UINT16) (NewFilter | (PXE_OPFLAGS_RECEIVE_FILTER_UNICAST | AdapterInfo->Rx_Filter));\r
-\r
- break;\r
-\r
- case PXE_OPFLAGS_RECEIVE_FILTER_DISABLE:\r
-\r
- //\r
- // mcast list not expected, i.e. no cpb here!\r
- //\r
- if (CdbPtr->CPBsize != PXE_CPBSIZE_NOT_USED) {\r
- goto BadCdb;\r
- }\r
-\r
- NewFilter = (UINT16) ((~(CdbPtr->OpFlags & 0x1F)) & AdapterInfo->Rx_Filter);\r
-\r
- break;\r
-\r
- default:\r
- goto BadCdb;\r
- }\r
-\r
- if ((OpFlags & PXE_OPFLAGS_RECEIVE_FILTER_RESET_MCAST_LIST) != 0) {\r
- AdapterInfo->mcast_list.list_len = 0;\r
- NewFilter &= (~PXE_OPFLAGS_RECEIVE_FILTER_FILTERED_MULTICAST);\r
- }\r
-\r
- E100bSetfilter (AdapterInfo, NewFilter, CdbPtr->CPBaddr, CdbPtr->CPBsize);\r
-\r
-JustRead:\r
- //\r
- // give the current mcast list\r
- //\r
- if ((CdbPtr->DBsize != 0) && (AdapterInfo->mcast_list.list_len != 0)) {\r
- //\r
- // copy the mc list to db\r
- //\r
-\r
- DbPtr = (PXE_DB_RECEIVE_FILTERS *) (UINTN) CdbPtr->DBaddr;\r
- ptr1 = (UINT8 *) (&DbPtr->MCastList[0]);\r
-\r
- //\r
- // DbPtr->mc_count = AdapterInfo->mcast_list.list_len;\r
- //\r
- copy_len = (UINT16) (AdapterInfo->mcast_list.list_len * PXE_MAC_LENGTH);\r
-\r
- if (copy_len > CdbPtr->DBsize) {\r
- copy_len = CdbPtr->DBsize;\r
-\r
- }\r
-\r
- ptr2 = (UINT8 *) (&AdapterInfo->mcast_list.mc_list[0]);\r
- for (Index = 0; Index < copy_len; Index++) {\r
- ptr1[Index] = ptr2[Index];\r
- }\r
- }\r
- //\r
- // give the stat flags here\r
- //\r
- if (AdapterInfo->Receive_Started) {\r
- CdbPtr->StatFlags = (PXE_STATFLAGS) (CdbPtr->StatFlags | AdapterInfo->Rx_Filter);\r
-\r
- }\r
-\r
- return ;\r
-\r
-BadCdb:\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to get the current station and broadcast MAC addresses, and to change the\r
- current station MAC address.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_StnAddr (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- PXE_CPB_STATION_ADDRESS *CpbPtr;\r
- PXE_DB_STATION_ADDRESS *DbPtr;\r
- UINT16 Index;\r
-\r
- if (CdbPtr->OpFlags == PXE_OPFLAGS_STATION_ADDRESS_RESET) {\r
- //\r
- // configure the permanent address.\r
- // change the AdapterInfo->CurrentNodeAddress field.\r
- //\r
- if (CompareMem (\r
- &AdapterInfo->CurrentNodeAddress[0],\r
- &AdapterInfo->PermNodeAddress[0],\r
- PXE_MAC_LENGTH\r
- ) != 0) {\r
- for (Index = 0; Index < PXE_MAC_LENGTH; Index++) {\r
- AdapterInfo->CurrentNodeAddress[Index] = AdapterInfo->PermNodeAddress[Index];\r
- }\r
-\r
- E100bSetupIAAddr (AdapterInfo);\r
- }\r
- }\r
-\r
- if (CdbPtr->CPBaddr != (UINT64) 0) {\r
- CpbPtr = (PXE_CPB_STATION_ADDRESS *) (UINTN) (CdbPtr->CPBaddr);\r
- //\r
- // configure the new address\r
- //\r
- for (Index = 0; Index < PXE_MAC_LENGTH; Index++) {\r
- AdapterInfo->CurrentNodeAddress[Index] = CpbPtr->StationAddr[Index];\r
- }\r
-\r
- E100bSetupIAAddr (AdapterInfo);\r
- }\r
-\r
- if (CdbPtr->DBaddr != (UINT64) 0) {\r
- DbPtr = (PXE_DB_STATION_ADDRESS *) (UINTN) (CdbPtr->DBaddr);\r
- //\r
- // fill it with the new values\r
- //\r
- for (Index = 0; Index < PXE_MAC_LENGTH; Index++) {\r
- DbPtr->StationAddr[Index] = AdapterInfo->CurrentNodeAddress[Index];\r
- DbPtr->BroadcastAddr[Index] = AdapterInfo->BroadcastNodeAddress[Index];\r
- DbPtr->PermanentAddr[Index] = AdapterInfo->PermNodeAddress[Index];\r
- }\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to read and clear the NIC traffic statistics. This command is supported only\r
- if the !PXE structure's Implementation flags say so.\r
- Results will be parsed out in the following manner:\r
- CdbPtr->DBaddr.Data[0] R Total Frames (Including frames with errors and dropped frames)\r
- CdbPtr->DBaddr.Data[1] R Good Frames (All frames copied into receive buffer)\r
- CdbPtr->DBaddr.Data[2] R Undersize Frames (Frames below minimum length for media <64 for ethernet)\r
- CdbPtr->DBaddr.Data[4] R Dropped Frames (Frames that were dropped because receive buffers were full)\r
- CdbPtr->DBaddr.Data[8] R CRC Error Frames (Frames with alignment or CRC errors)\r
- CdbPtr->DBaddr.Data[A] T Total Frames (Including frames with errors and dropped frames)\r
- CdbPtr->DBaddr.Data[B] T Good Frames (All frames copied into transmit buffer)\r
- CdbPtr->DBaddr.Data[C] T Undersize Frames (Frames below minimum length for media <64 for ethernet)\r
- CdbPtr->DBaddr.Data[E] T Dropped Frames (Frames that were dropped because of collisions)\r
- CdbPtr->DBaddr.Data[14] T Total Collision Frames (Total collisions on this subnet)\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Statistics (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- if ((CdbPtr->OpFlags &~(PXE_OPFLAGS_STATISTICS_RESET)) != 0) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- if ((CdbPtr->OpFlags & PXE_OPFLAGS_STATISTICS_RESET) != 0) {\r
- //\r
- // Reset the statistics\r
- //\r
- CdbPtr->StatCode = (UINT16) E100bStatistics (AdapterInfo, 0, 0);\r
- } else {\r
- CdbPtr->StatCode = (UINT16) E100bStatistics (AdapterInfo, CdbPtr->DBaddr, CdbPtr->DBsize);\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to translate a multicast IP address to a multicast MAC address.\r
- This results in a MAC address composed of 25 bits of fixed data with the upper 23 bits of the IP\r
- address being appended to it. Results passed back in the equivalent of CdbPtr->DBaddr->MAC[0-5].\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_ip2mac (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- PXE_CPB_MCAST_IP_TO_MAC *CpbPtr;\r
- PXE_DB_MCAST_IP_TO_MAC *DbPtr;\r
- UINT8 *TmpPtr;\r
-\r
- CpbPtr = (PXE_CPB_MCAST_IP_TO_MAC *) (UINTN) CdbPtr->CPBaddr;\r
- DbPtr = (PXE_DB_MCAST_IP_TO_MAC *) (UINTN) CdbPtr->DBaddr;\r
-\r
- if ((CdbPtr->OpFlags & PXE_OPFLAGS_MCAST_IPV6_TO_MAC) != 0) {\r
- //\r
- // for now this is not supported\r
- //\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_UNSUPPORTED;\r
- return ;\r
- }\r
-\r
- TmpPtr = (UINT8 *) (&CpbPtr->IP.IPv4);\r
- //\r
- // check if the ip given is a mcast IP\r
- //\r
- if ((TmpPtr[0] & 0xF0) != 0xE0) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CPB;\r
- }\r
- //\r
- // take the last 23 bits in IP.\r
- // be very careful. accessing word on a non-word boundary will hang motherboard codenamed Big Sur\r
- // casting the mac array (in the middle) to a UINT32 pointer and accessing\r
- // the UINT32 content hung the system...\r
- //\r
- DbPtr->MAC[0] = 0x01;\r
- DbPtr->MAC[1] = 0x00;\r
- DbPtr->MAC[2] = 0x5e;\r
- DbPtr->MAC[3] = (UINT8) (TmpPtr[1] & 0x7f);\r
- DbPtr->MAC[4] = (UINT8) TmpPtr[2];\r
- DbPtr->MAC[5] = (UINT8) TmpPtr[3];\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to read and write non-volatile storage on the NIC (if supported). The NVRAM\r
- could be EEPROM, FLASH, or battery backed RAM.\r
- This is an optional function according to the UNDI specification (or will be......)\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_NVData (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- PXE_DB_NVDATA *DbPtr;\r
- UINT16 Index;\r
-\r
- if ((CdbPtr->OpFlags == PXE_OPFLAGS_NVDATA_READ) != 0) {\r
-\r
- if ((CdbPtr->DBsize == PXE_DBSIZE_NOT_USED) != 0) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- DbPtr = (PXE_DB_NVDATA *) (UINTN) CdbPtr->DBaddr;\r
-\r
- for (Index = 0; Index < MAX_PCI_CONFIG_LEN; Index++) {\r
- DbPtr->Data.Dword[Index] = AdapterInfo->NVData[Index];\r
-\r
- }\r
-\r
- } else {\r
- //\r
- // no write for now\r
- //\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_UNSUPPORTED;\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine returns the current interrupt status and/or the transmitted buffer addresses.\r
- If the current interrupt status is returned, pending interrupts will be acknowledged by this\r
- command. Transmitted buffer addresses that are written to the DB are removed from the transmit\r
- buffer queue.\r
- Normally, this command would be polled with interrupts disabled.\r
- The transmit buffers are returned in CdbPtr->DBaddr->TxBufer[0 - NumEntries].\r
- The interrupt status is returned in CdbPtr->StatFlags.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Status (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- PXE_DB_GET_STATUS *DbPtr;\r
- PXE_DB_GET_STATUS TmpGetStatus;\r
- UINT16 Index;\r
- UINT16 Status;\r
- UINT16 NumEntries;\r
- RxFD *RxPtr;\r
-\r
- //\r
- // Fill in temporary GetStatus storage.\r
- //\r
- RxPtr = &AdapterInfo->rx_ring[AdapterInfo->cur_rx_ind];\r
-\r
- if ((RxPtr->cb_header.status & RX_COMPLETE) != 0) {\r
- TmpGetStatus.RxFrameLen = RxPtr->ActualCount & 0x3fff;\r
- } else {\r
- TmpGetStatus.RxFrameLen = 0;\r
- }\r
-\r
- TmpGetStatus.reserved = 0;\r
-\r
- //\r
- // Fill in size of next available receive packet and\r
- // reserved field in caller's DB storage.\r
- //\r
- DbPtr = (PXE_DB_GET_STATUS *) (UINTN) CdbPtr->DBaddr;\r
-\r
- if (CdbPtr->DBsize > 0 && CdbPtr->DBsize < sizeof (UINT32) * 2) {\r
- CopyMem (DbPtr, &TmpGetStatus, CdbPtr->DBsize);\r
- } else {\r
- CopyMem (DbPtr, &TmpGetStatus, sizeof (UINT32) * 2);\r
- }\r
-\r
- //\r
- //\r
- //\r
- if ((CdbPtr->OpFlags & PXE_OPFLAGS_GET_TRANSMITTED_BUFFERS) != 0) {\r
- //\r
- // DBsize of zero is invalid if Tx buffers are requested.\r
- //\r
- if (CdbPtr->DBsize == 0) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- //\r
- // remember this b4 we overwrite\r
- //\r
- NumEntries = (UINT16) (CdbPtr->DBsize - sizeof (UINT64));\r
-\r
- //\r
- // We already filled in 2 UINT32s.\r
- //\r
- CdbPtr->DBsize = (UINT16) (sizeof (UINT32) * 2);\r
-\r
- //\r
- // will claim any hanging free CBs\r
- //\r
- CheckCBList (AdapterInfo);\r
-\r
- if (AdapterInfo->xmit_done_head == AdapterInfo->xmit_done_tail) {\r
- CdbPtr->StatFlags |= PXE_STATFLAGS_GET_STATUS_TXBUF_QUEUE_EMPTY;\r
- } else {\r
- for (Index = 0; ((Index < MAX_XMIT_BUFFERS) && (NumEntries >= sizeof (UINT64))); Index++, NumEntries -= sizeof (UINT64)) {\r
- if (AdapterInfo->xmit_done_head != AdapterInfo->xmit_done_tail) {\r
- DbPtr->TxBuffer[Index] = AdapterInfo->xmit_done[AdapterInfo->xmit_done_head];\r
- AdapterInfo->xmit_done_head = next (AdapterInfo->xmit_done_head);\r
- CdbPtr->DBsize += sizeof (UINT64);\r
- } else {\r
- break;\r
- }\r
- }\r
- }\r
-\r
- if (AdapterInfo->xmit_done_head != AdapterInfo->xmit_done_tail) {\r
- CdbPtr->StatFlags |= PXE_STATFLAGS_DB_WRITE_TRUNCATED;\r
-\r
- }\r
- //\r
- // check for a receive buffer and give it's size in db\r
- //\r
- }\r
- //\r
- //\r
- //\r
- if ((CdbPtr->OpFlags & PXE_OPFLAGS_GET_INTERRUPT_STATUS) != 0) {\r
-\r
- Status = InWord (AdapterInfo, AdapterInfo->ioaddr + SCBStatus);\r
- AdapterInfo->Int_Status = (UINT16) (AdapterInfo->Int_Status | Status);\r
-\r
- //\r
- // acknoledge the interrupts\r
- //\r
- OutWord (AdapterInfo, (UINT16) (Status & 0xfc00), (UINT32) (AdapterInfo->ioaddr + SCBStatus));\r
-\r
- //\r
- // report all the outstanding interrupts\r
- //\r
- Status = AdapterInfo->Int_Status;\r
- if ((Status & SCB_STATUS_FR) != 0) {\r
- CdbPtr->StatFlags |= PXE_STATFLAGS_GET_STATUS_RECEIVE;\r
- }\r
-\r
- if ((Status & SCB_STATUS_SWI) != 0) {\r
- CdbPtr->StatFlags |= PXE_STATFLAGS_GET_STATUS_SOFTWARE;\r
- }\r
- }\r
-\r
- //\r
- // Return current media status\r
- //\r
- if ((CdbPtr->OpFlags & PXE_OPFLAGS_GET_MEDIA_STATUS) != 0) {\r
- AdapterInfo->PhyAddress = 0xFF;\r
- AdapterInfo->CableDetect = 1;\r
-\r
- if (!PhyDetect (AdapterInfo)) {\r
- CdbPtr->StatFlags |= PXE_STATFLAGS_GET_STATUS_NO_MEDIA;\r
- }\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to fill media header(s) in transmit packet(s).\r
- Copies the MAC address into the media header whether it is dealing\r
- with fragmented or non-fragmented packets.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_FillHeader (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- PXE_CPB_FILL_HEADER *Cpb;\r
- PXE_CPB_FILL_HEADER_FRAGMENTED *Cpbf;\r
- EtherHeader *MacHeader;\r
- UINTN Index;\r
-\r
- if (CdbPtr->CPBsize == PXE_CPBSIZE_NOT_USED) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- if ((CdbPtr->OpFlags & PXE_OPFLAGS_FILL_HEADER_FRAGMENTED) != 0) {\r
- Cpbf = (PXE_CPB_FILL_HEADER_FRAGMENTED *) (UINTN) CdbPtr->CPBaddr;\r
-\r
- //\r
- // assume 1st fragment is big enough for the mac header\r
- //\r
- if ((Cpbf->FragCnt == 0) || (Cpbf->FragDesc[0].FragLen < PXE_MAC_HEADER_LEN_ETHER)) {\r
- //\r
- // no buffers given\r
- //\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- MacHeader = (EtherHeader *) (UINTN) Cpbf->FragDesc[0].FragAddr;\r
- //\r
- // we don't swap the protocol bytes\r
- //\r
- MacHeader->type = Cpbf->Protocol;\r
-\r
- for (Index = 0; Index < PXE_HWADDR_LEN_ETHER; Index++) {\r
- MacHeader->dest_addr[Index] = Cpbf->DestAddr[Index];\r
- MacHeader->src_addr[Index] = Cpbf->SrcAddr[Index];\r
- }\r
- } else {\r
- Cpb = (PXE_CPB_FILL_HEADER *) (UINTN) CdbPtr->CPBaddr;\r
-\r
- MacHeader = (EtherHeader *) (UINTN) Cpb->MediaHeader;\r
- //\r
- // we don't swap the protocol bytes\r
- //\r
- MacHeader->type = Cpb->Protocol;\r
-\r
- for (Index = 0; Index < PXE_HWADDR_LEN_ETHER; Index++) {\r
- MacHeader->dest_addr[Index] = Cpb->DestAddr[Index];\r
- MacHeader->src_addr[Index] = Cpb->SrcAddr[Index];\r
- }\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine is used to place a packet into the transmit queue. The data buffers given to\r
- this command are to be considered locked and the application or network driver loses\r
- ownership of these buffers and must not free or relocate them until the ownership returns.\r
- When the packets are transmitted, a transmit complete interrupt is generated (if interrupts\r
- are disabled, the transmit interrupt status is still set and can be checked using the UNDI_Status\r
- command.\r
- Some implementations and adapters support transmitting multiple packets with one transmit\r
- command. If this feature is supported, the transmit CPBs can be linked in one transmit\r
- command.\r
- All UNDIs support fragmented frames, now all network devices or protocols do. If a fragmented\r
- frame CPB is given to UNDI and the network device does not support fragmented frames\r
- (see !PXE.Implementation flag), the UNDI will have to copy the fragments into a local buffer\r
- before transmitting.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Transmit (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
-\r
- if (CdbPtr->CPBsize == PXE_CPBSIZE_NOT_USED) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- CdbPtr->StatCode = (PXE_STATCODE) E100bTransmit (AdapterInfo, CdbPtr->CPBaddr, CdbPtr->OpFlags);\r
-\r
- if (CdbPtr->StatCode != PXE_STATCODE_SUCCESS) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- When the network adapter has received a frame, this command is used to copy the frame\r
- into the driver/application storage location. Once a frame has been copied, it is\r
- removed from the receive queue.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-UNDI_Receive (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
-\r
- //\r
- // check if RU has started...\r
- //\r
- if (!AdapterInfo->Receive_Started) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_NOT_INITIALIZED;\r
- return ;\r
- }\r
-\r
-\r
- CdbPtr->StatCode = (UINT16) E100bReceive (AdapterInfo, CdbPtr->CPBaddr, CdbPtr->DBaddr);\r
- if (CdbPtr->StatCode != PXE_STATCODE_SUCCESS) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
-\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-\r
-/**\r
- This is the main SW UNDI API entry using the newer nii protocol.\r
- The parameter passed in is a 64 bit flat model virtual\r
- address of the cdb. We then jump into the common routine for both old and\r
- new nii protocol entries.\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-// TODO: cdb - add argument and description to function comment\r
-VOID\r
-EFIAPI\r
-UNDI_APIEntry_new (\r
- IN UINT64 cdb\r
- )\r
-{\r
- PXE_CDB *CdbPtr;\r
- NIC_DATA_INSTANCE *AdapterInfo;\r
-\r
- if (cdb == (UINT64) 0) {\r
- return ;\r
-\r
- }\r
-\r
- CdbPtr = (PXE_CDB *) (UINTN) cdb;\r
-\r
- if (CdbPtr->IFnum >= (pxe_31->IFcnt | pxe_31->IFcntExt << 8) ) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
- }\r
-\r
- AdapterInfo = &(UNDI32DeviceList[CdbPtr->IFnum]->NicInfo);\r
- //\r
- // entering from older entry point\r
- //\r
- AdapterInfo->VersionFlag = 0x31;\r
- UNDI_APIEntry_Common (cdb);\r
-}\r
-\r
-\r
-/**\r
- This is the common routine for both old and new entry point procedures.\r
- The parameter passed in is a 64 bit flat model virtual\r
- address of the cdb. We then jump into the service routine pointed to by the\r
- Api_Table[OpCode].\r
-\r
- @param CdbPtr Pointer to the command descriptor block.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @return None\r
-\r
-**/\r
-// TODO: cdb - add argument and description to function comment\r
-VOID\r
-UNDI_APIEntry_Common (\r
- IN UINT64 cdb\r
- )\r
-{\r
- PXE_CDB *CdbPtr;\r
- NIC_DATA_INSTANCE *AdapterInfo;\r
- UNDI_CALL_TABLE *tab_ptr;\r
-\r
- CdbPtr = (PXE_CDB *) (UINTN) cdb;\r
-\r
- //\r
- // check the OPCODE range\r
- //\r
- if ((CdbPtr->OpCode > PXE_OPCODE_LAST_VALID) ||\r
- (CdbPtr->StatCode != PXE_STATCODE_INITIALIZE) ||\r
- (CdbPtr->StatFlags != PXE_STATFLAGS_INITIALIZE) ||\r
- (CdbPtr->IFnum >= (pxe_31->IFcnt | pxe_31->IFcntExt << 8))) {\r
- goto badcdb;\r
-\r
- }\r
-\r
- if (CdbPtr->CPBsize == PXE_CPBSIZE_NOT_USED) {\r
- if (CdbPtr->CPBaddr != PXE_CPBADDR_NOT_USED) {\r
- goto badcdb;\r
- }\r
- } else if (CdbPtr->CPBaddr == PXE_CPBADDR_NOT_USED) {\r
- goto badcdb;\r
- }\r
-\r
- if (CdbPtr->DBsize == PXE_DBSIZE_NOT_USED) {\r
- if (CdbPtr->DBaddr != PXE_DBADDR_NOT_USED) {\r
- goto badcdb;\r
- }\r
- } else if (CdbPtr->DBaddr == PXE_DBADDR_NOT_USED) {\r
- goto badcdb;\r
- }\r
-\r
- //\r
- // check if cpbsize and dbsize are as needed\r
- // check if opflags are as expected\r
- //\r
- tab_ptr = &api_table[CdbPtr->OpCode];\r
-\r
- if (tab_ptr->cpbsize != (UINT16) (DONT_CHECK) && tab_ptr->cpbsize != CdbPtr->CPBsize) {\r
- goto badcdb;\r
- }\r
-\r
- if (tab_ptr->dbsize != (UINT16) (DONT_CHECK) && tab_ptr->dbsize != CdbPtr->DBsize) {\r
- goto badcdb;\r
- }\r
-\r
- if (tab_ptr->opflags != (UINT16) (DONT_CHECK) && tab_ptr->opflags != CdbPtr->OpFlags) {\r
- goto badcdb;\r
-\r
- }\r
-\r
- AdapterInfo = &(UNDI32DeviceList[CdbPtr->IFnum]->NicInfo);\r
-\r
- //\r
- // check if UNDI_State is valid for this call\r
- //\r
- if (tab_ptr->state != (UINT16) (-1)) {\r
- //\r
- // should atleast be started\r
- //\r
- if (AdapterInfo->State == PXE_STATFLAGS_GET_STATE_STOPPED) {\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_NOT_STARTED;\r
- return ;\r
- }\r
- //\r
- // check if it should be initialized\r
- //\r
- if (tab_ptr->state == 2) {\r
- if (AdapterInfo->State != PXE_STATFLAGS_GET_STATE_INITIALIZED) {\r
- CdbPtr->StatCode = PXE_STATCODE_NOT_INITIALIZED;\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- return ;\r
- }\r
- }\r
- }\r
- //\r
- // set the return variable for success case here\r
- //\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_COMPLETE;\r
- CdbPtr->StatCode = PXE_STATCODE_SUCCESS;\r
-\r
- tab_ptr->api_ptr (CdbPtr, AdapterInfo);\r
- return ;\r
- //\r
- // %% AVL - check for command linking\r
- //\r
-badcdb:\r
- CdbPtr->StatFlags = PXE_STATFLAGS_COMMAND_FAILED;\r
- CdbPtr->StatCode = PXE_STATCODE_INVALID_CDB;\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- When called with a null NicPtr, this routine decrements the number of NICs\r
- this UNDI is supporting and removes the NIC_DATA_POINTER from the array.\r
- Otherwise, it increments the number of NICs this UNDI is supported and\r
- updates the pxe.Fudge to ensure a proper check sum results.\r
-\r
- @param NicPtr Pointer to the NIC data structure.\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-PxeUpdate (\r
- IN NIC_DATA_INSTANCE *NicPtr,\r
- IN PXE_SW_UNDI *PxePtr\r
- )\r
-{\r
- UINT16 NicNum;\r
- NicNum = (PxePtr->IFcnt | PxePtr->IFcntExt << 8);\r
- \r
- if (NicPtr == NULL) {\r
- if (NicNum > 0) {\r
- //\r
- // number of NICs this undi supports\r
- //\r
- NicNum --;\r
- }\r
- goto done;\r
- }\r
-\r
- //\r
- // number of NICs this undi supports\r
- //\r
- NicNum++;\r
- \r
-done: \r
- PxePtr->IFcnt = (UINT8)(NicNum & 0xFF);\r
- PxePtr->IFcntExt = (UINT8) ((NicNum & 0xFF00) >> 8);\r
- PxePtr->Fudge = (UINT8) (PxePtr->Fudge - CalculateSum8 ((VOID *) PxePtr, PxePtr->Len));\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- Initialize the !PXE structure\r
-\r
- @param PxePtr Pointer to SW_UNDI data structure.\r
-\r
- @retval EFI_SUCCESS This driver is added to Controller.\r
- @retval other This driver does not support this device.\r
-\r
-**/\r
-VOID\r
-PxeStructInit (\r
- IN PXE_SW_UNDI *PxePtr\r
- )\r
-{\r
- //\r
- // Initialize the !PXE structure\r
- //\r
- PxePtr->Signature = PXE_ROMID_SIGNATURE;\r
- PxePtr->Len = (UINT8) sizeof (PXE_SW_UNDI);\r
- //\r
- // cksum\r
- //\r
- PxePtr->Fudge = 0;\r
- //\r
- // number of NICs this undi supports\r
- //\r
- PxePtr->IFcnt = 0;\r
- PxePtr->IFcntExt = 0;\r
- PxePtr->Rev = PXE_ROMID_REV;\r
- PxePtr->MajorVer = PXE_ROMID_MAJORVER;\r
- PxePtr->MinorVer = PXE_ROMID_MINORVER;\r
- PxePtr->reserved1 = 0;\r
-\r
- PxePtr->Implementation = PXE_ROMID_IMP_SW_VIRT_ADDR |\r
- PXE_ROMID_IMP_FRAG_SUPPORTED |\r
- PXE_ROMID_IMP_CMD_LINK_SUPPORTED |\r
- PXE_ROMID_IMP_NVDATA_READ_ONLY |\r
- PXE_ROMID_IMP_STATION_ADDR_SETTABLE |\r
- PXE_ROMID_IMP_PROMISCUOUS_MULTICAST_RX_SUPPORTED |\r
- PXE_ROMID_IMP_PROMISCUOUS_RX_SUPPORTED |\r
- PXE_ROMID_IMP_BROADCAST_RX_SUPPORTED |\r
- PXE_ROMID_IMP_FILTERED_MULTICAST_RX_SUPPORTED |\r
- PXE_ROMID_IMP_SOFTWARE_INT_SUPPORTED |\r
- PXE_ROMID_IMP_PACKET_RX_INT_SUPPORTED;\r
-\r
- PxePtr->EntryPoint = (UINT64) (UINTN) UNDI_APIEntry_new;\r
- PxePtr->MinorVer = PXE_ROMID_MINORVER_31;\r
-\r
- PxePtr->reserved2[0] = 0;\r
- PxePtr->reserved2[1] = 0;\r
- PxePtr->reserved2[2] = 0;\r
- PxePtr->BusCnt = 1;\r
- PxePtr->BusType[0] = PXE_BUSTYPE_PCI;\r
-\r
- PxePtr->Fudge = (UINT8) (PxePtr->Fudge - CalculateSum8 ((VOID *) PxePtr, PxePtr->Len));\r
-}\r
-\r
+++ /dev/null
-/** @file\r
- Provides basic function upon network adapter card.\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Undi32.h"\r
-\r
-UINT8 basic_config_cmd[22] = {\r
- 22, 0x08,\r
- 0, 0,\r
- 0, (UINT8)0x80,\r
- 0x32, 0x03,\r
- 1, 0,\r
- 0x2E, 0,\r
- 0x60, 0,\r
- (UINT8)0xf2, 0x48,\r
- 0, 0x40,\r
- (UINT8)0xf2, (UINT8)0x80, // 0x40=Force full-duplex\r
- 0x3f, 0x05,\r
-};\r
-\r
-//\r
-// How to wait for the command unit to accept a command.\r
-// Typically this takes 0 ticks.\r
-//\r
-#define wait_for_cmd_done(cmd_ioaddr) \\r
-{ \\r
- INT16 wait_count = 2000; \\r
- while ((InByte (AdapterInfo, cmd_ioaddr) != 0) && --wait_count >= 0) \\r
- DelayIt (AdapterInfo, 10); \\r
- if (wait_count == 0) \\r
- DelayIt (AdapterInfo, 50); \\r
-}\r
-\r
-\r
-/**\r
- This function calls the MemIo callback to read a byte from the device's\r
- address space\r
- Since UNDI3.0 uses the TmpMemIo function (instead of the callback routine)\r
- which also takes the UniqueId parameter (as in UNDI3.1 spec) we don't have\r
- to make undi3.0 a special case\r
-\r
- @param Port Which port to read from.\r
-\r
- @retval Results The data read from the port.\r
-\r
-**/\r
-// TODO: AdapterInfo - add argument and description to function comment\r
-UINT8\r
-InByte (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT32 Port\r
- )\r
-{\r
- UINT8 Results;\r
-\r
- (*AdapterInfo->Mem_Io) (\r
- AdapterInfo->Unique_ID,\r
- PXE_MEM_READ,\r
- 1,\r
- (UINT64)Port,\r
- (UINT64) (UINTN) &Results\r
- );\r
- return Results;\r
-}\r
-\r
-\r
-/**\r
- This function calls the MemIo callback to read a word from the device's\r
- address space\r
- Since UNDI3.0 uses the TmpMemIo function (instead of the callback routine)\r
- which also takes the UniqueId parameter (as in UNDI3.1 spec) we don't have\r
- to make undi3.0 a special case\r
-\r
- @param Port Which port to read from.\r
-\r
- @retval Results The data read from the port.\r
-\r
-**/\r
-// TODO: AdapterInfo - add argument and description to function comment\r
-UINT16\r
-InWord (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT32 Port\r
- )\r
-{\r
- UINT16 Results;\r
-\r
- (*AdapterInfo->Mem_Io) (\r
- AdapterInfo->Unique_ID,\r
- PXE_MEM_READ,\r
- 2,\r
- (UINT64)Port,\r
- (UINT64)(UINTN)&Results\r
- );\r
- return Results;\r
-}\r
-\r
-\r
-/**\r
- This function calls the MemIo callback to read a dword from the device's\r
- address space\r
- Since UNDI3.0 uses the TmpMemIo function (instead of the callback routine)\r
- which also takes the UniqueId parameter (as in UNDI3.1 spec) we don't have\r
- to make undi3.0 a special case\r
-\r
- @param Port Which port to read from.\r
-\r
- @retval Results The data read from the port.\r
-\r
-**/\r
-// TODO: AdapterInfo - add argument and description to function comment\r
-UINT32\r
-InLong (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT32 Port\r
- )\r
-{\r
- UINT32 Results;\r
-\r
- (*AdapterInfo->Mem_Io) (\r
- AdapterInfo->Unique_ID,\r
- PXE_MEM_READ,\r
- 4,\r
- (UINT64)Port,\r
- (UINT64)(UINTN)&Results\r
- );\r
- return Results;\r
-}\r
-\r
-\r
-/**\r
- This function calls the MemIo callback to write a byte from the device's\r
- address space\r
- Since UNDI3.0 uses the TmpMemIo function (instead of the callback routine)\r
- which also takes the UniqueId parameter (as in UNDI3.1 spec) we don't have\r
- to make undi3.0 a special case\r
-\r
- @param Data Data to write to Port.\r
- @param Port Which port to write to.\r
-\r
- @return none\r
-\r
-**/\r
-// TODO: AdapterInfo - add argument and description to function comment\r
-VOID\r
-OutByte (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT8 Data,\r
- IN UINT32 Port\r
- )\r
-{\r
- UINT8 Val;\r
-\r
- Val = Data;\r
- (*AdapterInfo->Mem_Io) (\r
- AdapterInfo->Unique_ID,\r
- PXE_MEM_WRITE,\r
- 1,\r
- (UINT64)Port,\r
- (UINT64)(UINTN)(UINTN)&Val\r
- );\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This function calls the MemIo callback to write a word from the device's\r
- address space\r
- Since UNDI3.0 uses the TmpMemIo function (instead of the callback routine)\r
- which also takes the UniqueId parameter (as in UNDI3.1 spec) we don't have\r
- to make undi3.0 a special case\r
-\r
- @param Data Data to write to Port.\r
- @param Port Which port to write to.\r
-\r
- @return none\r
-\r
-**/\r
-// TODO: AdapterInfo - add argument and description to function comment\r
-VOID\r
-OutWord (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT16 Data,\r
- IN UINT32 Port\r
- )\r
-{\r
- UINT16 Val;\r
-\r
- Val = Data;\r
- (*AdapterInfo->Mem_Io) (\r
- AdapterInfo->Unique_ID,\r
- PXE_MEM_WRITE,\r
- 2,\r
- (UINT64)Port,\r
- (UINT64)(UINTN)&Val\r
- );\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This function calls the MemIo callback to write a dword from the device's\r
- address space\r
- Since UNDI3.0 uses the TmpMemIo function (instead of the callback routine)\r
- which also takes the UniqueId parameter (as in UNDI3.1 spec) we don't have\r
- to make undi3.0 a special case\r
-\r
- @param Data Data to write to Port.\r
- @param Port Which port to write to.\r
-\r
- @return none\r
-\r
-**/\r
-// TODO: AdapterInfo - add argument and description to function comment\r
-VOID\r
-OutLong (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT32 Data,\r
- IN UINT32 Port\r
- )\r
-{\r
- UINT32 Val;\r
-\r
- Val = Data;\r
- (*AdapterInfo->Mem_Io) (\r
- AdapterInfo->Unique_ID,\r
- PXE_MEM_WRITE,\r
- 4,\r
- (UINT64)Port,\r
- (UINT64)(UINTN)&Val\r
- );\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
- @param MemAddr TODO: add argument description\r
- @param Size TODO: add argument description\r
- @param Direction TODO: add argument description\r
- @param MappedAddr TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINTN\r
-MapIt (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT64 MemAddr,\r
- IN UINT32 Size,\r
- IN UINT32 Direction,\r
- OUT UINT64 MappedAddr\r
- )\r
-{\r
- UINT64 *PhyAddr;\r
-\r
- PhyAddr = (UINT64 *) (UINTN) MappedAddr;\r
- //\r
- // mapping is different for theold and new NII protocols\r
- //\r
- if (AdapterInfo->VersionFlag == 0x30) {\r
- if (AdapterInfo->Virt2Phys_30 == (VOID *) NULL) {\r
- *PhyAddr = (UINT64) AdapterInfo->MemoryPtr;\r
- } else {\r
- (*AdapterInfo->Virt2Phys_30) (MemAddr, (UINT64) (UINTN) PhyAddr);\r
- }\r
-\r
- if (*PhyAddr > FOUR_GIGABYTE) {\r
- return PXE_STATCODE_INVALID_PARAMETER;\r
- }\r
- } else {\r
- if (AdapterInfo->Map_Mem == (VOID *) NULL) {\r
- //\r
- // this UNDI cannot handle addresses beyond 4 GB without a map routine\r
- //\r
- if (MemAddr > FOUR_GIGABYTE) {\r
- return PXE_STATCODE_INVALID_PARAMETER;\r
- } else {\r
- *PhyAddr = MemAddr;\r
- }\r
- } else {\r
- (*AdapterInfo->Map_Mem) (\r
- AdapterInfo->Unique_ID,\r
- MemAddr,\r
- Size,\r
- Direction,\r
- MappedAddr\r
- );\r
- }\r
- }\r
-\r
- return PXE_STATCODE_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
- @param MemAddr TODO: add argument description\r
- @param Size TODO: add argument description\r
- @param Direction TODO: add argument description\r
- @param MappedAddr TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-VOID\r
-UnMapIt (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT64 MemAddr,\r
- IN UINT32 Size,\r
- IN UINT32 Direction,\r
- IN UINT64 MappedAddr\r
- )\r
-{\r
- if (AdapterInfo->VersionFlag > 0x30) {\r
- //\r
- // no mapping service\r
- //\r
- if (AdapterInfo->UnMap_Mem != (VOID *) NULL) {\r
- (*AdapterInfo->UnMap_Mem) (\r
- AdapterInfo->Unique_ID,\r
- MemAddr,\r
- Size,\r
- Direction,\r
- MappedAddr\r
- );\r
-\r
- }\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
-\r
-\r
-**/\r
-// TODO: MicroSeconds - add argument and description to function comment\r
-VOID\r
-DelayIt (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- UINT16 MicroSeconds\r
- )\r
-{\r
- if (AdapterInfo->VersionFlag == 0x30) {\r
- (*AdapterInfo->Delay_30) (MicroSeconds);\r
- } else {\r
- (*AdapterInfo->Delay) (AdapterInfo->Unique_ID, MicroSeconds);\r
- }\r
-}\r
-\r
-\r
-/**\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
-\r
-\r
-**/\r
-// TODO: flag - add argument and description to function comment\r
-VOID\r
-BlockIt (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- UINT32 flag\r
- )\r
-{\r
- if (AdapterInfo->VersionFlag == 0x30) {\r
- (*AdapterInfo->Block_30) (flag);\r
- } else {\r
- (*AdapterInfo->Block) (AdapterInfo->Unique_ID, flag);\r
- }\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT8\r
-Load_Base_Regs (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- //\r
- // we will use the linear (flat) memory model and fill our base registers\r
- // with 0's so that the entire physical address is our offset\r
- //\r
- //\r
- // we reset the statistics totals here because this is where we are loading stats addr\r
- //\r
- AdapterInfo->RxTotals = 0;\r
- AdapterInfo->TxTotals = 0;\r
-\r
- //\r
- // Load the statistics block address.\r
- //\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
- OutLong (AdapterInfo, (UINT32) AdapterInfo->stat_phy_addr, AdapterInfo->ioaddr + SCBPointer);\r
- OutByte (AdapterInfo, CU_STATSADDR, AdapterInfo->ioaddr + SCBCmd);\r
- AdapterInfo->statistics->done_marker = 0;\r
-\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
- OutLong (AdapterInfo, 0, AdapterInfo->ioaddr + SCBPointer);\r
- OutByte (AdapterInfo, RX_ADDR_LOAD, AdapterInfo->ioaddr + SCBCmd);\r
-\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
- OutLong (AdapterInfo, 0, AdapterInfo->ioaddr + SCBPointer);\r
- OutByte (AdapterInfo, CU_CMD_BASE, AdapterInfo->ioaddr + SCBCmd);\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
- @param cmd_ptr TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT8\r
-IssueCB (\r
- NIC_DATA_INSTANCE *AdapterInfo,\r
- TxCB *cmd_ptr\r
- )\r
-{\r
- UINT16 status;\r
-\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
-\r
- //\r
- // read the CU status, if it is idle, write the address of cb_ptr\r
- // in the scbpointer and issue a cu_start,\r
- // if it is suspended, remove the suspend bit in the previous command\r
- // block and issue a resume\r
- //\r
- // Ensure that the CU Active Status bit is not on from previous CBs.\r
- //\r
- status = InWord (AdapterInfo, AdapterInfo->ioaddr + SCBStatus);\r
-\r
- //\r
- // Skip acknowledging the interrupt if it is not already set\r
- //\r
-\r
- //\r
- // ack only the cna the integer\r
- //\r
- if ((status & SCB_STATUS_CNA) != 0) {\r
- OutWord (AdapterInfo, SCB_STATUS_CNA, AdapterInfo->ioaddr + SCBStatus);\r
-\r
- }\r
-\r
- if ((status & SCB_STATUS_CU_MASK) == SCB_STATUS_CU_IDLE) {\r
- //\r
- // give a cu_start\r
- //\r
- OutLong (AdapterInfo, cmd_ptr->PhysTCBAddress, AdapterInfo->ioaddr + SCBPointer);\r
- OutByte (AdapterInfo, CU_START, AdapterInfo->ioaddr + SCBCmd);\r
- } else {\r
- //\r
- // either active or suspended, give a resume\r
- //\r
-\r
- cmd_ptr->PrevTCBVirtualLinkPtr->cb_header.command &= ~(CmdSuspend | CmdIntr);\r
- OutByte (AdapterInfo, CU_RESUME, AdapterInfo->ioaddr + SCBCmd);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT8\r
-Configure (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- //\r
- // all command blocks are of TxCB format\r
- //\r
- TxCB *cmd_ptr;\r
- UINT8 *data_ptr;\r
- volatile INT16 Index;\r
- UINT8 my_filter;\r
-\r
- cmd_ptr = GetFreeCB (AdapterInfo);\r
- ASSERT (cmd_ptr != NULL);\r
- data_ptr = (UINT8 *) cmd_ptr + sizeof (struct CB_Header);\r
-\r
- //\r
- // start the config data right after the command header\r
- //\r
- for (Index = 0; Index < sizeof (basic_config_cmd); Index++) {\r
- data_ptr[Index] = basic_config_cmd[Index];\r
- }\r
-\r
- my_filter = (UINT8) ((AdapterInfo->Rx_Filter & PXE_OPFLAGS_RECEIVE_FILTER_PROMISCUOUS) ? 1 : 0);\r
- my_filter = (UINT8) (my_filter | ((AdapterInfo->Rx_Filter & PXE_OPFLAGS_RECEIVE_FILTER_BROADCAST) ? 0 : 2));\r
-\r
- data_ptr[15] = (UINT8) (data_ptr[15] | my_filter);\r
- data_ptr[19] = (UINT8) (AdapterInfo->Duplex ? 0xC0 : 0x80);\r
- data_ptr[21] = (UINT8) ((AdapterInfo->Rx_Filter & PXE_OPFLAGS_RECEIVE_FILTER_ALL_MULTICAST) ? 0x0D : 0x05);\r
-\r
- //\r
- // check if we have to use the AUI port instead\r
- //\r
- if ((AdapterInfo->PhyRecord[0] & 0x8000) != 0) {\r
- data_ptr[15] |= 0x80;\r
- data_ptr[8] = 0;\r
- }\r
-\r
- BlockIt (AdapterInfo, TRUE);\r
- cmd_ptr->cb_header.command = CmdSuspend | CmdConfigure;\r
-\r
- IssueCB (AdapterInfo, cmd_ptr);\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
-\r
- BlockIt (AdapterInfo, FALSE);\r
-\r
- CommandWaitForCompletion (cmd_ptr, AdapterInfo);\r
-\r
- //\r
- // restore the cb values for tx\r
- //\r
- cmd_ptr->PhysTBDArrayAddres = cmd_ptr->PhysArrayAddr;\r
- cmd_ptr->ByteCount = cmd_ptr->Threshold = cmd_ptr->TBDCount = 0;\r
- //\r
- // fields beyond the immediatedata are assumed to be safe\r
- // add the CB to the free list again\r
- //\r
- SetFreeCB (AdapterInfo, cmd_ptr);\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT8\r
-E100bSetupIAAddr (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- //\r
- // all command blocks are of TxCB format\r
- //\r
- TxCB *cmd_ptr;\r
- UINT16 *data_ptr;\r
- UINT16 *eaddrs;\r
-\r
- eaddrs = (UINT16 *) AdapterInfo->CurrentNodeAddress;\r
-\r
- cmd_ptr = GetFreeCB (AdapterInfo);\r
- ASSERT (cmd_ptr != NULL);\r
- data_ptr = (UINT16 *) ((UINT8 *) cmd_ptr +sizeof (struct CB_Header));\r
-\r
- //\r
- // AVOID a bug (?!) here by marking the command already completed.\r
- //\r
- cmd_ptr->cb_header.command = (CmdSuspend | CmdIASetup);\r
- cmd_ptr->cb_header.status = 0;\r
- data_ptr[0] = eaddrs[0];\r
- data_ptr[1] = eaddrs[1];\r
- data_ptr[2] = eaddrs[2];\r
-\r
- BlockIt (AdapterInfo, TRUE);\r
- IssueCB (AdapterInfo, cmd_ptr);\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
- BlockIt (AdapterInfo, FALSE);\r
-\r
- CommandWaitForCompletion (cmd_ptr, AdapterInfo);\r
-\r
- //\r
- // restore the cb values for tx\r
- //\r
- cmd_ptr->PhysTBDArrayAddres = cmd_ptr->PhysArrayAddr;\r
- cmd_ptr->ByteCount = cmd_ptr->Threshold = cmd_ptr->TBDCount = 0;\r
- //\r
- // fields beyond the immediatedata are assumed to be safe\r
- // add the CB to the free list again\r
- //\r
- SetFreeCB (AdapterInfo, cmd_ptr);\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- Instructs the NIC to stop receiving packets.\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
-\r
-\r
-**/\r
-VOID\r
-StopRU (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- if (AdapterInfo->Receive_Started) {\r
-\r
- //\r
- // Todo: verify that we must wait for previous command completion.\r
- //\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
-\r
- //\r
- // Disable interrupts, and stop the chip's Rx process.\r
- //\r
- OutWord (AdapterInfo, INT_MASK, AdapterInfo->ioaddr + SCBCmd);\r
- OutWord (AdapterInfo, INT_MASK | RX_ABORT, AdapterInfo->ioaddr + SCBCmd);\r
-\r
- AdapterInfo->Receive_Started = FALSE;\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- Instructs the NIC to start receiving packets.\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
-\r
- @retval 0 Successful\r
- @retval -1 Already Started\r
-\r
-**/\r
-INT8\r
-StartRU (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
-\r
- if (AdapterInfo->Receive_Started) {\r
- //\r
- // already started\r
- //\r
- return -1;\r
- }\r
-\r
- AdapterInfo->cur_rx_ind = 0;\r
- AdapterInfo->Int_Status = 0;\r
-\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
-\r
- OutLong (AdapterInfo, (UINT32) AdapterInfo->rx_phy_addr, AdapterInfo->ioaddr + SCBPointer);\r
- OutByte (AdapterInfo, RX_START, AdapterInfo->ioaddr + SCBCmd);\r
-\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
-\r
- AdapterInfo->Receive_Started = TRUE;\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- Configures the chip. This routine expects the NIC_DATA_INSTANCE structure to be filled in.\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
-\r
- @retval 0 Successful\r
- @retval PXE_STATCODE_NOT_ENOUGH_MEMORY Insufficient length of locked memory\r
- @retval other Failure initializing chip\r
-\r
-**/\r
-UINTN\r
-E100bInit (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- PCI_CONFIG_HEADER *CfgHdr;\r
- UINTN stat;\r
- UINTN rx_size;\r
- UINTN tx_size;\r
-\r
- if (AdapterInfo->MemoryLength < MEMORY_NEEDED) {\r
- return PXE_STATCODE_NOT_ENOUGH_MEMORY;\r
- }\r
-\r
- stat = MapIt (\r
- AdapterInfo,\r
- AdapterInfo->MemoryPtr,\r
- AdapterInfo->MemoryLength,\r
- TO_AND_FROM_DEVICE,\r
- (UINT64)(UINTN) &AdapterInfo->Mapped_MemoryPtr\r
- );\r
-\r
- if (stat != 0) {\r
- return stat;\r
- }\r
-\r
- CfgHdr = (PCI_CONFIG_HEADER *) &(AdapterInfo->Config[0]);\r
-\r
- //\r
- // fill in the ioaddr, int... from the config space\r
- //\r
- AdapterInfo->int_num = CfgHdr->int_line;\r
-\r
- //\r
- // we don't need to validate integer number, what if they don't want to assign one?\r
- // if (AdapterInfo->int_num == 0 || AdapterInfo->int_num == 0xff)\r
- // return PXE_STATCODE_DEVICE_FAILURE;\r
- //\r
- AdapterInfo->ioaddr = 0;\r
- AdapterInfo->VendorID = CfgHdr->VendorID;\r
- AdapterInfo->DeviceID = CfgHdr->DeviceID;\r
- AdapterInfo->RevID = CfgHdr->RevID;\r
- AdapterInfo->SubVendorID = CfgHdr->SubVendorID;\r
- AdapterInfo->SubSystemID = CfgHdr->SubSystemID;\r
- AdapterInfo->flash_addr = 0;\r
-\r
- //\r
- // Read the station address EEPROM before doing the reset.\r
- // Perhaps this should even be done before accepting the device,\r
- // then we wouldn't have a device name with which to report the error.\r
- //\r
- if (E100bReadEepromAndStationAddress (AdapterInfo) != 0) {\r
- return PXE_STATCODE_DEVICE_FAILURE;\r
-\r
- }\r
- //\r
- // ## calculate the buffer #s depending on memory given\r
- // ## calculate the rx and tx ring pointers\r
- //\r
-\r
- AdapterInfo->TxBufCnt = TX_BUFFER_COUNT;\r
- AdapterInfo->RxBufCnt = RX_BUFFER_COUNT;\r
- rx_size = (AdapterInfo->RxBufCnt * sizeof (RxFD));\r
- tx_size = (AdapterInfo->TxBufCnt * sizeof (TxCB));\r
- AdapterInfo->rx_ring = (RxFD *) (UINTN) (AdapterInfo->MemoryPtr);\r
- AdapterInfo->tx_ring = (TxCB *) (UINTN) (AdapterInfo->MemoryPtr + rx_size);\r
- AdapterInfo->statistics = (struct speedo_stats *) (UINTN) (AdapterInfo->MemoryPtr + rx_size + tx_size);\r
-\r
- AdapterInfo->rx_phy_addr = AdapterInfo->Mapped_MemoryPtr;\r
- AdapterInfo->tx_phy_addr = AdapterInfo->Mapped_MemoryPtr + rx_size;\r
- AdapterInfo->stat_phy_addr = AdapterInfo->tx_phy_addr + tx_size;\r
-\r
- //\r
- // auto detect.\r
- //\r
- AdapterInfo->PhyAddress = 0xFF;\r
- AdapterInfo->Rx_Filter = PXE_OPFLAGS_RECEIVE_FILTER_BROADCAST;\r
- AdapterInfo->Receive_Started = FALSE;\r
- AdapterInfo->mcast_list.list_len = 0;\r
- return InitializeChip (AdapterInfo);\r
-}\r
-\r
-\r
-/**\r
- Sets the interrupt state for the NIC.\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
-\r
- @retval 0 Successful\r
-\r
-**/\r
-UINT8\r
-E100bSetInterruptState (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- //\r
- // don't set receive interrupt if receiver is disabled...\r
- //\r
- UINT16 cmd_word;\r
-\r
- if ((AdapterInfo->int_mask & PXE_OPFLAGS_INTERRUPT_RECEIVE) != 0) {\r
- cmd_word = InWord (AdapterInfo, AdapterInfo->ioaddr + SCBCmd);\r
- cmd_word &= ~INT_MASK;\r
- OutWord (AdapterInfo, cmd_word, AdapterInfo->ioaddr + SCBCmd);\r
- } else {\r
- //\r
- // disable ints, should not be given for SW Int.\r
- //\r
- OutWord (AdapterInfo, INT_MASK, AdapterInfo->ioaddr + SCBCmd);\r
- }\r
-\r
- if ((AdapterInfo->int_mask & PXE_OPFLAGS_INTERRUPT_SOFTWARE) != 0) {\r
- //\r
- // reset the bit in our mask, it is only one time!!\r
- //\r
- AdapterInfo->int_mask &= ~(PXE_OPFLAGS_INTERRUPT_SOFTWARE);\r
- cmd_word = InWord (AdapterInfo, AdapterInfo->ioaddr + SCBCmd);\r
- cmd_word |= DRVR_INT;\r
- OutWord (AdapterInfo, cmd_word, AdapterInfo->ioaddr + SCBCmd);\r
- }\r
-\r
- return 0;\r
-}\r
-//\r
-// we are not going to disable broadcast for the WOL's sake!\r
-//\r
-\r
-/**\r
- Instructs the NIC to start receiving packets.\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on.. new_filter\r
- - cpb -\r
- cpbsize -\r
-\r
- @retval 0 Successful\r
- @retval -1 Already Started\r
-\r
-**/\r
-UINTN\r
-E100bSetfilter (\r
- NIC_DATA_INSTANCE *AdapterInfo,\r
- UINT16 new_filter,\r
- UINT64 cpb,\r
- UINT32 cpbsize\r
- )\r
-{\r
- PXE_CPB_RECEIVE_FILTERS *mc_list = (PXE_CPB_RECEIVE_FILTERS *) (UINTN)cpb;\r
- UINT16 cfg_flt;\r
- UINT16 old_filter;\r
- UINT16 Index;\r
- UINT16 Index2;\r
- UINT16 mc_count;\r
- TxCB *cmd_ptr;\r
- struct MC_CB_STRUCT *data_ptr;\r
- UINT16 mc_byte_cnt;\r
-\r
- old_filter = AdapterInfo->Rx_Filter;\r
-\r
- //\r
- // only these bits need a change in the configuration\r
- // actually change in bcast requires configure but we ignore that change\r
- //\r
- cfg_flt = PXE_OPFLAGS_RECEIVE_FILTER_PROMISCUOUS |\r
- PXE_OPFLAGS_RECEIVE_FILTER_ALL_MULTICAST;\r
-\r
- if ((old_filter & cfg_flt) != (new_filter & cfg_flt)) {\r
- XmitWaitForCompletion (AdapterInfo);\r
-\r
- if (AdapterInfo->Receive_Started) {\r
- StopRU (AdapterInfo);\r
- }\r
-\r
- AdapterInfo->Rx_Filter = (UINT8) (new_filter | PXE_OPFLAGS_RECEIVE_FILTER_BROADCAST);\r
- Configure (AdapterInfo);\r
- }\r
-\r
- //\r
- // check if mcast setting changed\r
- //\r
- if ( ((new_filter & PXE_OPFLAGS_RECEIVE_FILTER_FILTERED_MULTICAST) !=\r
- (old_filter & PXE_OPFLAGS_RECEIVE_FILTER_FILTERED_MULTICAST) ) ||\r
- (mc_list != NULL) ) {\r
-\r
-\r
- if (mc_list != NULL) {\r
- mc_count = AdapterInfo->mcast_list.list_len = (UINT16) (cpbsize / PXE_MAC_LENGTH);\r
-\r
- for (Index = 0; (Index < mc_count && Index < MAX_MCAST_ADDRESS_CNT); Index++) {\r
- for (Index2 = 0; Index2 < PXE_MAC_LENGTH; Index2++) {\r
- AdapterInfo->mcast_list.mc_list[Index][Index2] = mc_list->MCastList[Index][Index2];\r
- }\r
- }\r
- }\r
-\r
- //\r
- // are we setting the list or resetting??\r
- //\r
- if ((new_filter & PXE_OPFLAGS_RECEIVE_FILTER_FILTERED_MULTICAST) != 0) {\r
- //\r
- // we are setting a new list!\r
- //\r
- mc_count = AdapterInfo->mcast_list.list_len;\r
- //\r
- // count should be the actual # of bytes in the list\r
- // so multiply this with 6\r
- //\r
- mc_byte_cnt = (UINT16) ((mc_count << 2) + (mc_count << 1));\r
- AdapterInfo->Rx_Filter |= PXE_OPFLAGS_RECEIVE_FILTER_FILTERED_MULTICAST;\r
- } else {\r
- //\r
- // disabling the list in the NIC.\r
- //\r
- mc_byte_cnt = mc_count = 0;\r
- AdapterInfo->Rx_Filter &= (~PXE_OPFLAGS_RECEIVE_FILTER_FILTERED_MULTICAST);\r
- }\r
-\r
- //\r
- // before issuing any new command!\r
- //\r
- XmitWaitForCompletion (AdapterInfo);\r
-\r
- if (AdapterInfo->Receive_Started) {\r
- StopRU (AdapterInfo);\r
-\r
- }\r
-\r
- cmd_ptr = GetFreeCB (AdapterInfo);\r
- if (cmd_ptr == NULL) {\r
- return PXE_STATCODE_QUEUE_FULL;\r
- }\r
- //\r
- // fill the command structure and issue\r
- //\r
- data_ptr = (struct MC_CB_STRUCT *) (&cmd_ptr->PhysTBDArrayAddres);\r
- //\r
- // first 2 bytes are the count;\r
- //\r
- data_ptr->count = mc_byte_cnt;\r
- for (Index = 0; Index < mc_count; Index++) {\r
- for (Index2 = 0; Index2 < PXE_HWADDR_LEN_ETHER; Index2++) {\r
- data_ptr->m_list[Index][Index2] = AdapterInfo->mcast_list.mc_list[Index][Index2];\r
- }\r
- }\r
-\r
- cmd_ptr->cb_header.command = CmdSuspend | CmdMulticastList;\r
- cmd_ptr->cb_header.status = 0;\r
-\r
- BlockIt (AdapterInfo, TRUE);\r
- IssueCB (AdapterInfo, cmd_ptr);\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
-\r
- BlockIt (AdapterInfo, FALSE);\r
-\r
- CommandWaitForCompletion (cmd_ptr, AdapterInfo);\r
-\r
- cmd_ptr->PhysTBDArrayAddres = cmd_ptr->PhysArrayAddr;\r
- cmd_ptr->ByteCount = cmd_ptr->Threshold = cmd_ptr->TBDCount = 0;\r
- //\r
- // fields beyond the immediatedata are assumed to be safe\r
- // add the CB to the free list again\r
- //\r
- SetFreeCB (AdapterInfo, cmd_ptr);\r
- }\r
-\r
- if (new_filter != 0) {\r
- //\r
- // enable unicast and start the RU\r
- //\r
- AdapterInfo->Rx_Filter = (UINT8) (AdapterInfo->Rx_Filter | (new_filter | PXE_OPFLAGS_RECEIVE_FILTER_UNICAST));\r
- StartRU (AdapterInfo);\r
- } else {\r
- //\r
- // may be disabling everything!\r
- //\r
- if (AdapterInfo->Receive_Started) {\r
- StopRU (AdapterInfo);\r
- }\r
-\r
- AdapterInfo->Rx_Filter |= (~PXE_OPFLAGS_RECEIVE_FILTER_UNICAST);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
- @param cpb TODO: add argument description\r
- @param opflags TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINTN\r
-E100bTransmit (\r
- NIC_DATA_INSTANCE *AdapterInfo,\r
- UINT64 cpb,\r
- UINT16 opflags\r
- )\r
-{\r
- PXE_CPB_TRANSMIT_FRAGMENTS *tx_ptr_f;\r
- PXE_CPB_TRANSMIT *tx_ptr_1;\r
- TxCB *tcb_ptr;\r
- UINT64 Tmp_ptr;\r
- UINTN stat;\r
- INT32 Index;\r
- UINT16 wait_sec;\r
-\r
- tx_ptr_1 = (PXE_CPB_TRANSMIT *) (UINTN) cpb;\r
- tx_ptr_f = (PXE_CPB_TRANSMIT_FRAGMENTS *) (UINTN) cpb;\r
- Tmp_ptr = 0;\r
-\r
- //\r
- // stop reentrancy here\r
- //\r
- if (AdapterInfo->in_transmit) {\r
- return PXE_STATCODE_BUSY;\r
-\r
- }\r
-\r
- AdapterInfo->in_transmit = TRUE;\r
-\r
- //\r
- // Prevent interrupts from changing the Tx ring from underneath us.\r
- //\r
- // Calculate the Tx descriptor entry.\r
- //\r
- if ((tcb_ptr = GetFreeCB (AdapterInfo)) == NULL) {\r
- AdapterInfo->in_transmit = FALSE;\r
- return PXE_STATCODE_QUEUE_FULL;\r
- }\r
-\r
- AdapterInfo->TxTotals++;\r
-\r
- tcb_ptr->cb_header.command = (CmdSuspend | CmdTx | CmdTxFlex);\r
- tcb_ptr->cb_header.status = 0;\r
-\r
- //\r
- // no immediate data, set EOF in the ByteCount\r
- //\r
- tcb_ptr->ByteCount = 0x8000;\r
-\r
- //\r
- // The data region is always in one buffer descriptor, Tx FIFO\r
- // threshold of 256.\r
- // 82557 multiplies the threashold value by 8, so give 256/8\r
- //\r
- tcb_ptr->Threshold = 32;\r
- if ((opflags & PXE_OPFLAGS_TRANSMIT_FRAGMENTED) != 0) {\r
-\r
- if (tx_ptr_f->FragCnt > MAX_XMIT_FRAGMENTS) {\r
- SetFreeCB (AdapterInfo, tcb_ptr);\r
- AdapterInfo->in_transmit = FALSE;\r
- return PXE_STATCODE_INVALID_PARAMETER;\r
- }\r
-\r
- tcb_ptr->TBDCount = (UINT8) tx_ptr_f->FragCnt;\r
-\r
- for (Index = 0; Index < tx_ptr_f->FragCnt; Index++) {\r
- stat = MapIt (\r
- AdapterInfo,\r
- tx_ptr_f->FragDesc[Index].FragAddr,\r
- tx_ptr_f->FragDesc[Index].FragLen,\r
- TO_DEVICE,\r
- (UINT64)(UINTN) &Tmp_ptr\r
- );\r
- if (stat != 0) {\r
- SetFreeCB (AdapterInfo, tcb_ptr);\r
- AdapterInfo->in_transmit = FALSE;\r
- return PXE_STATCODE_INVALID_PARAMETER;\r
- }\r
-\r
- tcb_ptr->TBDArray[Index].phys_buf_addr = (UINT32) Tmp_ptr;\r
- tcb_ptr->TBDArray[Index].buf_len = tx_ptr_f->FragDesc[Index].FragLen;\r
- }\r
-\r
- tcb_ptr->free_data_ptr = tx_ptr_f->FragDesc[0].FragAddr;\r
-\r
- } else {\r
- //\r
- // non fragmented case\r
- //\r
- tcb_ptr->TBDCount = 1;\r
- stat = MapIt (\r
- AdapterInfo,\r
- tx_ptr_1->FrameAddr,\r
- tx_ptr_1->DataLen + tx_ptr_1->MediaheaderLen,\r
- TO_DEVICE,\r
- (UINT64)(UINTN) &Tmp_ptr\r
- );\r
- if (stat != 0) {\r
- SetFreeCB (AdapterInfo, tcb_ptr);\r
- AdapterInfo->in_transmit = FALSE;\r
- return PXE_STATCODE_INVALID_PARAMETER;\r
- }\r
-\r
- tcb_ptr->TBDArray[0].phys_buf_addr = (UINT32) (Tmp_ptr);\r
- tcb_ptr->TBDArray[0].buf_len = tx_ptr_1->DataLen + tx_ptr_1->MediaheaderLen;\r
- tcb_ptr->free_data_ptr = tx_ptr_1->FrameAddr;\r
- }\r
-\r
- //\r
- // must wait for previous command completion only if it was a non-transmit\r
- //\r
- BlockIt (AdapterInfo, TRUE);\r
- IssueCB (AdapterInfo, tcb_ptr);\r
- BlockIt (AdapterInfo, FALSE);\r
-\r
- //\r
- // see if we need to wait for completion here\r
- //\r
- if ((opflags & PXE_OPFLAGS_TRANSMIT_BLOCK) != 0) {\r
- //\r
- // don't wait for more than 1 second!!!\r
- //\r
- wait_sec = 1000;\r
- while (tcb_ptr->cb_header.status == 0) {\r
- DelayIt (AdapterInfo, 10);\r
- wait_sec--;\r
- if (wait_sec == 0) {\r
- break;\r
- }\r
- }\r
- //\r
- // we need to un-map any mapped buffers here\r
- //\r
- if ((opflags & PXE_OPFLAGS_TRANSMIT_FRAGMENTED) != 0) {\r
-\r
- for (Index = 0; Index < tx_ptr_f->FragCnt; Index++) {\r
- Tmp_ptr = tcb_ptr->TBDArray[Index].phys_buf_addr;\r
- UnMapIt (\r
- AdapterInfo,\r
- tx_ptr_f->FragDesc[Index].FragAddr,\r
- tx_ptr_f->FragDesc[Index].FragLen,\r
- TO_DEVICE,\r
- (UINT64) Tmp_ptr\r
- );\r
- }\r
- } else {\r
- Tmp_ptr = tcb_ptr->TBDArray[0].phys_buf_addr;\r
- UnMapIt (\r
- AdapterInfo,\r
- tx_ptr_1->FrameAddr,\r
- tx_ptr_1->DataLen + tx_ptr_1->MediaheaderLen,\r
- TO_DEVICE,\r
- (UINT64) Tmp_ptr\r
- );\r
- }\r
-\r
- if (tcb_ptr->cb_header.status == 0) {\r
- SetFreeCB (AdapterInfo, tcb_ptr);\r
- AdapterInfo->in_transmit = FALSE;\r
- return PXE_STATCODE_DEVICE_FAILURE;\r
- }\r
-\r
- SetFreeCB (AdapterInfo, tcb_ptr);\r
- }\r
- //\r
- // CB will be set free later in get_status (or when we run out of xmit buffers\r
- //\r
- AdapterInfo->in_transmit = FALSE;\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
- @param cpb TODO: add argument description\r
- @param db TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINTN\r
-E100bReceive (\r
- NIC_DATA_INSTANCE *AdapterInfo,\r
- UINT64 cpb,\r
- UINT64 db\r
- )\r
-{\r
- PXE_CPB_RECEIVE *rx_cpbptr;\r
- PXE_DB_RECEIVE *rx_dbptr;\r
- RxFD *rx_ptr;\r
- INT32 status;\r
- INT32 Index;\r
- UINT16 pkt_len;\r
- UINT16 ret_code;\r
- PXE_FRAME_TYPE pkt_type;\r
- UINT16 Tmp_len;\r
- EtherHeader *hdr_ptr;\r
- ret_code = PXE_STATCODE_NO_DATA;\r
- pkt_type = PXE_FRAME_TYPE_NONE;\r
- status = InWord (AdapterInfo, AdapterInfo->ioaddr + SCBStatus);\r
- AdapterInfo->Int_Status = (UINT16) (AdapterInfo->Int_Status | status);\r
- //\r
- // acknoledge the interrupts\r
- //\r
- OutWord (AdapterInfo, (UINT16) (status & 0xfc00), (UINT32) (AdapterInfo->ioaddr + SCBStatus));\r
-\r
- //\r
- // include the prev ints as well\r
- //\r
- status = AdapterInfo->Int_Status;\r
- rx_cpbptr = (PXE_CPB_RECEIVE *) (UINTN) cpb;\r
- rx_dbptr = (PXE_DB_RECEIVE *) (UINTN) db;\r
-\r
- rx_ptr = &AdapterInfo->rx_ring[AdapterInfo->cur_rx_ind];\r
-\r
- //\r
- // be in a loop just in case (we may drop a pkt)\r
- //\r
- while ((status = rx_ptr->cb_header.status) & RX_COMPLETE) {\r
-\r
- AdapterInfo->RxTotals++;\r
- //\r
- // If we own the next entry, it's a new packet. Send it up.\r
- //\r
- if (rx_ptr->forwarded) {\r
- goto FreeRFD;\r
-\r
- }\r
-\r
- //\r
- // discard bad frames\r
- //\r
-\r
- //\r
- // crc, align, dma overrun, too short, receive error (v22 no coll)\r
- //\r
- if ((status & 0x0D90) != 0) {\r
- goto FreeRFD;\r
-\r
- }\r
-\r
- //\r
- // make sure the status is OK\r
- //\r
- if ((status & 0x02000) == 0) {\r
- goto FreeRFD;\r
- }\r
-\r
- pkt_len = (UINT16) (rx_ptr->ActualCount & 0x3fff);\r
-\r
- if (pkt_len != 0) {\r
-\r
- Tmp_len = pkt_len;\r
- if (pkt_len > rx_cpbptr->BufferLen) {\r
- Tmp_len = (UINT16) rx_cpbptr->BufferLen;\r
- }\r
-\r
- CopyMem ((INT8 *) (UINTN) rx_cpbptr->BufferAddr, (INT8 *) &rx_ptr->RFDBuffer, Tmp_len);\r
-\r
- hdr_ptr = (EtherHeader *) &rx_ptr->RFDBuffer;\r
- //\r
- // fill the CDB and break the loop\r
- //\r
-\r
- //\r
- // includes header\r
- //\r
- rx_dbptr->FrameLen = pkt_len;\r
- rx_dbptr->MediaHeaderLen = PXE_MAC_HEADER_LEN_ETHER;\r
-\r
- for (Index = 0; Index < PXE_HWADDR_LEN_ETHER; Index++) {\r
- if (hdr_ptr->dest_addr[Index] != AdapterInfo->CurrentNodeAddress[Index]) {\r
- break;\r
- }\r
- }\r
-\r
- if (Index >= PXE_HWADDR_LEN_ETHER) {\r
- pkt_type = PXE_FRAME_TYPE_UNICAST;\r
- } else {\r
- for (Index = 0; Index < PXE_HWADDR_LEN_ETHER; Index++) {\r
- if (hdr_ptr->dest_addr[Index] != AdapterInfo->BroadcastNodeAddress[Index]) {\r
- break;\r
- }\r
- }\r
-\r
- if (Index >= PXE_HWADDR_LEN_ETHER) {\r
- pkt_type = PXE_FRAME_TYPE_BROADCAST;\r
- } else {\r
- if ((hdr_ptr->dest_addr[0] & 1) == 1) {\r
- //\r
- // mcast\r
- //\r
-\r
- pkt_type = PXE_FRAME_TYPE_FILTERED_MULTICAST;\r
- } else {\r
- pkt_type = PXE_FRAME_TYPE_PROMISCUOUS;\r
- }\r
- }\r
- }\r
-\r
- rx_dbptr->Type = pkt_type;\r
- rx_dbptr->Protocol = hdr_ptr->type;\r
-\r
- for (Index = 0; Index < PXE_HWADDR_LEN_ETHER; Index++) {\r
- rx_dbptr->SrcAddr[Index] = hdr_ptr->src_addr[Index];\r
- rx_dbptr->DestAddr[Index] = hdr_ptr->dest_addr[Index];\r
- }\r
-\r
- rx_ptr->forwarded = TRUE;\r
- //\r
- // success\r
- //\r
- ret_code = 0;\r
- Recycle_RFD (AdapterInfo, AdapterInfo->cur_rx_ind);\r
- AdapterInfo->cur_rx_ind++;\r
- if (AdapterInfo->cur_rx_ind == AdapterInfo->RxBufCnt) {\r
- AdapterInfo->cur_rx_ind = 0;\r
- }\r
- break;\r
- }\r
-\r
-FreeRFD:\r
- Recycle_RFD (AdapterInfo, AdapterInfo->cur_rx_ind);\r
- AdapterInfo->cur_rx_ind++;\r
- if (AdapterInfo->cur_rx_ind == AdapterInfo->RxBufCnt) {\r
- AdapterInfo->cur_rx_ind = 0;\r
- }\r
-\r
- rx_ptr = &AdapterInfo->rx_ring[AdapterInfo->cur_rx_ind];\r
- }\r
-\r
- if (pkt_type == PXE_FRAME_TYPE_NONE) {\r
- AdapterInfo->Int_Status &= (~SCB_STATUS_FR);\r
- }\r
-\r
- status = InWord (AdapterInfo, AdapterInfo->ioaddr + SCBStatus);\r
- if ((status & SCB_RUS_NO_RESOURCES) != 0) {\r
- //\r
- // start the receive unit here!\r
- // leave all the filled frames,\r
- //\r
- SetupReceiveQueues (AdapterInfo);\r
- OutLong (AdapterInfo, (UINT32) AdapterInfo->rx_phy_addr, AdapterInfo->ioaddr + SCBPointer);\r
- OutWord (AdapterInfo, RX_START, AdapterInfo->ioaddr + SCBCmd);\r
- AdapterInfo->cur_rx_ind = 0;\r
- }\r
-\r
- return ret_code;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-INT16\r
-E100bReadEepromAndStationAddress (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- INT32 Index;\r
- INT32 Index2;\r
- UINT16 sum;\r
- UINT16 eeprom_len;\r
- UINT8 addr_len;\r
- UINT16 *eedata;\r
-\r
- eedata = (UINT16 *) (&AdapterInfo->NVData[0]);\r
-\r
- sum = 0;\r
- addr_len = E100bGetEepromAddrLen (AdapterInfo);\r
-\r
- //\r
- // in words\r
- //\r
- AdapterInfo->NVData_Len = eeprom_len = (UINT16) (1 << addr_len);\r
- for (Index2 = 0, Index = 0; ((Index2 < PXE_MAC_LENGTH - 1) && (Index < eeprom_len)); Index++) {\r
- UINT16 value;\r
- value = E100bReadEeprom (AdapterInfo, Index, addr_len);\r
- eedata[Index] = value;\r
- sum = (UINT16) (sum + value);\r
- if (Index < 3) {\r
- AdapterInfo->PermNodeAddress[Index2++] = (UINT8) value;\r
- AdapterInfo->PermNodeAddress[Index2++] = (UINT8) (value >> 8);\r
- }\r
- }\r
-\r
- if (sum != 0xBABA) {\r
- return -1;\r
- }\r
-\r
- for (Index = 0; Index < PXE_HWADDR_LEN_ETHER; Index++) {\r
- AdapterInfo->CurrentNodeAddress[Index] = AdapterInfo->PermNodeAddress[Index];\r
- }\r
-\r
- for (Index = 0; Index < PXE_HWADDR_LEN_ETHER; Index++) {\r
- AdapterInfo->BroadcastNodeAddress[Index] = 0xff;\r
- }\r
-\r
- for (Index = PXE_HWADDR_LEN_ETHER; Index < PXE_MAC_LENGTH; Index++) {\r
- AdapterInfo->CurrentNodeAddress[Index] = 0;\r
- AdapterInfo->PermNodeAddress[Index] = 0;\r
- AdapterInfo->BroadcastNodeAddress[Index] = 0;\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-//\r
-// CBList is a circular linked list\r
-// 1) When all are free, Tail->next == Head and FreeCount == # allocated\r
-// 2) When none are free, Tail == Head and FreeCount == 0\r
-// 3) when one is free, Tail == Head and Freecount == 1\r
-// 4) First non-Free frame is always at Tail->next\r
-//\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT8\r
-SetupCBlink (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- TxCB *head_ptr;\r
- TxCB *tail_ptr;\r
- TxCB *cur_ptr;\r
- INT32 Index;\r
- UINTN array_off;\r
-\r
- cur_ptr = &(AdapterInfo->tx_ring[0]);\r
- array_off = (UINTN) (&cur_ptr->TBDArray) - (UINTN) cur_ptr;\r
- for (Index = 0; Index < AdapterInfo->TxBufCnt; Index++) {\r
- cur_ptr[Index].cb_header.status = 0;\r
- cur_ptr[Index].cb_header.command = 0;\r
-\r
- cur_ptr[Index].PhysTCBAddress =\r
- (UINT32) AdapterInfo->tx_phy_addr + (Index * sizeof (TxCB));\r
-\r
- cur_ptr[Index].PhysArrayAddr = (UINT32)(cur_ptr[Index].PhysTCBAddress + array_off);\r
- cur_ptr[Index].PhysTBDArrayAddres = (UINT32)(cur_ptr[Index].PhysTCBAddress + array_off);\r
-\r
- cur_ptr->free_data_ptr = (UINT64) 0;\r
-\r
- if (Index < AdapterInfo->TxBufCnt - 1) {\r
- cur_ptr[Index].cb_header.link = cur_ptr[Index].PhysTCBAddress + sizeof (TxCB);\r
- cur_ptr[Index].NextTCBVirtualLinkPtr = &cur_ptr[Index + 1];\r
- cur_ptr[Index + 1].PrevTCBVirtualLinkPtr = &cur_ptr[Index];\r
- }\r
- }\r
-\r
- head_ptr = &cur_ptr[0];\r
- tail_ptr = &cur_ptr[AdapterInfo->TxBufCnt - 1];\r
- tail_ptr->cb_header.link = head_ptr->PhysTCBAddress;\r
- tail_ptr->NextTCBVirtualLinkPtr = head_ptr;\r
- head_ptr->PrevTCBVirtualLinkPtr = tail_ptr;\r
-\r
- AdapterInfo->FreeCBCount = AdapterInfo->TxBufCnt;\r
- AdapterInfo->FreeTxHeadPtr = head_ptr;\r
- //\r
- // set tail of the free list, next to this would be either in use\r
- // or the head itself\r
- //\r
- AdapterInfo->FreeTxTailPtr = tail_ptr;\r
-\r
- AdapterInfo->xmit_done_head = AdapterInfo->xmit_done_tail = 0;\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-TxCB *\r
-GetFreeCB (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- TxCB *free_cb_ptr;\r
-\r
- //\r
- // claim any hanging free CBs\r
- //\r
- if (AdapterInfo->FreeCBCount <= 1) {\r
- CheckCBList (AdapterInfo);\r
- }\r
-\r
- //\r
- // don't use up the last CB problem if the previous CB that the CU used\r
- // becomes the last CB we submit because of the SUSPEND bit we set.\r
- // the CU thinks it was never cleared.\r
- //\r
-\r
- if (AdapterInfo->FreeCBCount <= 1) {\r
- return NULL;\r
- }\r
-\r
- BlockIt (AdapterInfo, TRUE);\r
- free_cb_ptr = AdapterInfo->FreeTxHeadPtr;\r
- AdapterInfo->FreeTxHeadPtr = free_cb_ptr->NextTCBVirtualLinkPtr;\r
- --AdapterInfo->FreeCBCount;\r
- BlockIt (AdapterInfo, FALSE);\r
- return free_cb_ptr;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
- @param cb_ptr TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-VOID\r
-SetFreeCB (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN TxCB *cb_ptr\r
- )\r
-{\r
- //\r
- // here we assume cb are returned in the order they are taken out\r
- // and we link the newly freed cb at the tail of free cb list\r
- //\r
- cb_ptr->cb_header.status = 0;\r
- cb_ptr->free_data_ptr = (UINT64) 0;\r
-\r
- AdapterInfo->FreeTxTailPtr = cb_ptr;\r
- ++AdapterInfo->FreeCBCount;\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param ind TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT16\r
-next (\r
- IN UINT16 ind\r
- )\r
-{\r
- UINT16 Tmp;\r
-\r
- Tmp = (UINT16) (ind + 1);\r
- if (Tmp >= (TX_BUFFER_COUNT << 1)) {\r
- Tmp = 0;\r
- }\r
-\r
- return Tmp;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT16\r
-CheckCBList (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- TxCB *Tmp_ptr;\r
- UINT16 cnt;\r
-\r
- cnt = 0;\r
- while (1) {\r
- Tmp_ptr = AdapterInfo->FreeTxTailPtr->NextTCBVirtualLinkPtr;\r
- if ((Tmp_ptr->cb_header.status & CMD_STATUS_MASK) != 0) {\r
- //\r
- // check if Q is full\r
- //\r
- if (next (AdapterInfo->xmit_done_tail) != AdapterInfo->xmit_done_head) {\r
- ASSERT (AdapterInfo->xmit_done_tail < TX_BUFFER_COUNT << 1);\r
- AdapterInfo->xmit_done[AdapterInfo->xmit_done_tail] = Tmp_ptr->free_data_ptr;\r
-\r
- UnMapIt (\r
- AdapterInfo,\r
- Tmp_ptr->free_data_ptr,\r
- Tmp_ptr->TBDArray[0].buf_len,\r
- TO_DEVICE,\r
- (UINT64) Tmp_ptr->TBDArray[0].phys_buf_addr\r
- );\r
-\r
- AdapterInfo->xmit_done_tail = next (AdapterInfo->xmit_done_tail);\r
- }\r
-\r
- SetFreeCB (AdapterInfo, Tmp_ptr);\r
- } else {\r
- break;\r
- }\r
- }\r
-\r
- return cnt;\r
-}\r
-//\r
-// Description : Initialize the RFD list list by linking each element together\r
-// in a circular list. The simplified memory model is used.\r
-// All data is in the RFD. The RFDs are linked together and the\r
-// last one points back to the first one. When the current RFD\r
-// is processed (frame received), its EL bit is set and the EL\r
-// bit in the previous RXFD is cleared.\r
-// Allocation done during INIT, this is making linked list.\r
-//\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT8\r
-SetupReceiveQueues (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- RxFD *rx_ptr;\r
- RxFD *tail_ptr;\r
- UINT16 Index;\r
-\r
- AdapterInfo->cur_rx_ind = 0;\r
- rx_ptr = (&AdapterInfo->rx_ring[0]);\r
-\r
- for (Index = 0; Index < AdapterInfo->RxBufCnt; Index++) {\r
- rx_ptr[Index].cb_header.status = 0;\r
- rx_ptr[Index].cb_header.command = 0;\r
- rx_ptr[Index].RFDSize = RX_BUFFER_SIZE;\r
- rx_ptr[Index].ActualCount = 0;\r
- //\r
- // RBDs not used, simple memory model\r
- //\r
- rx_ptr[Index].rx_buf_addr = (UINT32) (-1);\r
-\r
- //\r
- // RBDs not used, simple memory model\r
- //\r
- rx_ptr[Index].forwarded = FALSE;\r
-\r
- //\r
- // don't use Tmp_ptr if it is beyond the last one\r
- //\r
- if (Index < AdapterInfo->RxBufCnt - 1) {\r
- rx_ptr[Index].cb_header.link = (UINT32) AdapterInfo->rx_phy_addr + ((Index + 1) * sizeof (RxFD));\r
- }\r
- }\r
-\r
- tail_ptr = (&AdapterInfo->rx_ring[AdapterInfo->RxBufCnt - 1]);\r
- tail_ptr->cb_header.link = (UINT32) AdapterInfo->rx_phy_addr;\r
-\r
- //\r
- // set the EL bit\r
- //\r
- tail_ptr->cb_header.command = 0xC000;\r
- AdapterInfo->RFDTailPtr = tail_ptr;\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
- @param rx_index TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-VOID\r
-Recycle_RFD (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT16 rx_index\r
- )\r
-{\r
- RxFD *rx_ptr;\r
- RxFD *tail_ptr;\r
- //\r
- // change the EL bit and change the AdapterInfo->RxTailPtr\r
- // rx_ptr is assumed to be the head of the Q\r
- // AdapterInfo->rx_forwarded[rx_index] = FALSE;\r
- //\r
- rx_ptr = &AdapterInfo->rx_ring[rx_index];\r
- tail_ptr = AdapterInfo->RFDTailPtr;\r
- //\r
- // set el_bit and suspend bit\r
- //\r
- rx_ptr->cb_header.command = 0xc000;\r
- rx_ptr->cb_header.status = 0;\r
- rx_ptr->ActualCount = 0;\r
- rx_ptr->forwarded = FALSE;\r
- AdapterInfo->RFDTailPtr = rx_ptr;\r
- //\r
- // resetting the el_bit.\r
- //\r
- tail_ptr->cb_header.command = 0;\r
- //\r
- // check the receive unit, fix if there is any problem\r
- //\r
- return ;\r
-}\r
-//\r
-// Serial EEPROM section.\r
-//\r
-// EEPROM_Ctrl bits.\r
-//\r
-#define EE_SHIFT_CLK 0x01 /* EEPROM shift clock. */\r
-#define EE_CS 0x02 /* EEPROM chip select. */\r
-#define EE_DI 0x04 /* EEPROM chip data in. */\r
-#define EE_WRITE_0 0x01\r
-#define EE_WRITE_1 0x05\r
-#define EE_DO 0x08 /* EEPROM chip data out. */\r
-#define EE_ENB (0x4800 | EE_CS)\r
-\r
-//\r
-// Delay between EEPROM clock transitions.\r
-// This will actually work with no delay on 33Mhz PCI.\r
-//\r
-#define eeprom_delay(nanosec) DelayIt (AdapterInfo, nanosec);\r
-\r
-//\r
-// The EEPROM commands include the alway-set leading bit.\r
-//\r
-#define EE_WRITE_CMD 5 // 101b\r
-#define EE_READ_CMD 6 // 110b\r
-#define EE_ERASE_CMD (7 << 6)\r
-\r
-VOID\r
-shift_bits_out (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT16 val,\r
- IN UINT8 num_bits\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- TODO: Add function description\r
-\r
-Arguments:\r
-\r
- AdapterInfo - TODO: add argument description\r
- val - TODO: add argument description\r
- num_bits - TODO: add argument description\r
-\r
-Returns:\r
-\r
- TODO: add return values\r
-\r
---*/\r
-{\r
- INT32 Index;\r
- UINT8 Tmp;\r
- UINT32 EEAddr;\r
-\r
- EEAddr = AdapterInfo->ioaddr + SCBeeprom;\r
-\r
- for (Index = num_bits; Index >= 0; Index--) {\r
- INT16 dataval;\r
-\r
- //\r
- // will be 0 or 4\r
- //\r
- dataval = (INT16) ((val & (1 << Index)) ? EE_DI : 0);\r
-\r
- //\r
- // mask off the data_in bit\r
- //\r
- Tmp = (UINT8) (InByte (AdapterInfo, EEAddr) &~EE_DI);\r
- Tmp = (UINT8) (Tmp | dataval);\r
- OutByte (AdapterInfo, Tmp, EEAddr);\r
- eeprom_delay (100);\r
- //\r
- // raise the eeprom clock\r
- //\r
- OutByte (AdapterInfo, (UINT8) (Tmp | EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (150);\r
- //\r
- // lower the eeprom clock\r
- //\r
- OutByte (AdapterInfo, (UINT8) (Tmp &~EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (150);\r
- }\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT16\r
-shift_bits_in (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT8 Tmp;\r
- INT32 Index;\r
- UINT16 retval;\r
- UINT32 EEAddr;\r
-\r
- EEAddr = AdapterInfo->ioaddr + SCBeeprom;\r
-\r
- retval = 0;\r
- for (Index = 15; Index >= 0; Index--) {\r
- //\r
- // raise the clock\r
- //\r
-\r
- //\r
- // mask off the data_in bit\r
- //\r
- Tmp = InByte (AdapterInfo, EEAddr);\r
- OutByte (AdapterInfo, (UINT8) (Tmp | EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (100);\r
- Tmp = InByte (AdapterInfo, EEAddr);\r
- retval = (UINT16) ((retval << 1) | ((Tmp & EE_DO) ? 1 : 0));\r
- //\r
- // lower the clock\r
- //\r
- OutByte (AdapterInfo, (UINT8) (Tmp &~EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (100);\r
- }\r
-\r
- return retval;\r
-}\r
-\r
-\r
-/**\r
- This routine sets the EEPROM lockout bit to gain exclusive access to the\r
- eeprom. the access bit is the most significant bit in the General Control\r
- Register 2 in the SCB space.\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
-\r
- @retval TRUE if it got the access\r
- @retval FALSE if it fails to get the exclusive access\r
-\r
-**/\r
-BOOLEAN\r
-E100bSetEepromLockOut (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINTN wait;\r
- UINT8 tmp;\r
-\r
- if ((AdapterInfo->DeviceID == D102_DEVICE_ID) ||\r
- (AdapterInfo->RevID >= D102_REVID)) {\r
-\r
- wait = 500;\r
-\r
- while (wait--) {\r
-\r
- tmp = InByte (AdapterInfo, AdapterInfo->ioaddr + SCBGenCtrl2);\r
- tmp |= GCR2_EEPROM_ACCESS_SEMAPHORE;\r
- OutByte (AdapterInfo, tmp, AdapterInfo->ioaddr + SCBGenCtrl2);\r
-\r
- DelayIt (AdapterInfo, 50);\r
- tmp = InByte (AdapterInfo, AdapterInfo->ioaddr + SCBGenCtrl2);\r
-\r
- if (tmp & GCR2_EEPROM_ACCESS_SEMAPHORE) {\r
- return TRUE;\r
- }\r
- }\r
-\r
- return FALSE;\r
- }\r
-\r
- return TRUE;\r
-}\r
-\r
-\r
-/**\r
- This routine Resets the EEPROM lockout bit to giveup access to the\r
- eeprom. the access bit is the most significant bit in the General Control\r
- Register 2 in the SCB space.\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-E100bReSetEepromLockOut (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT8 tmp;\r
-\r
- if ((AdapterInfo->DeviceID == D102_DEVICE_ID) ||\r
- (AdapterInfo->RevID >= D102_REVID)) {\r
-\r
- tmp = InByte (AdapterInfo, AdapterInfo->ioaddr + SCBGenCtrl2);\r
- tmp &= ~(GCR2_EEPROM_ACCESS_SEMAPHORE);\r
- OutByte (AdapterInfo, tmp, AdapterInfo->ioaddr + SCBGenCtrl2);\r
-\r
- DelayIt (AdapterInfo, 50);\r
- }\r
-}\r
-\r
-\r
-/**\r
- Using the NIC data structure information, read the EEPROM to get a Word of data for the MAC address.\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
- @param Location Word offset into the MAC address to read.\r
- @param AddrLen Number of bits of address length.\r
-\r
- @retval RetVal The word read from the EEPROM.\r
-\r
-**/\r
-UINT16\r
-E100bReadEeprom (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN INT32 Location,\r
- IN UINT8 AddrLen\r
- )\r
-{\r
- UINT16 RetVal;\r
- UINT8 Tmp;\r
-\r
- UINT32 EEAddr;\r
- UINT16 ReadCmd;\r
-\r
- EEAddr = AdapterInfo->ioaddr + SCBeeprom;\r
- ReadCmd = (UINT16) (Location | (EE_READ_CMD << AddrLen));\r
-\r
- RetVal = 0;\r
-\r
- //\r
- // get exclusive access to the eeprom first!\r
- //\r
- E100bSetEepromLockOut (AdapterInfo);\r
-\r
- //\r
- // eeprom control reg bits: x,x,x,x,DO,DI,CS,SK\r
- // to write the opcode+data value out one bit at a time in DI starting at msb\r
- // and then out a 1 to sk, wait, out 0 to SK and wait\r
- // repeat this for all the bits to be written\r
- //\r
-\r
- //\r
- // 11110010b\r
- //\r
- Tmp = (UINT8) (InByte (AdapterInfo, EEAddr) & 0xF2);\r
- OutByte (AdapterInfo, (UINT8) (Tmp | EE_CS), EEAddr);\r
-\r
- //\r
- // 3 for the read opcode 110b\r
- //\r
- shift_bits_out (AdapterInfo, ReadCmd, (UINT8) (3 + AddrLen));\r
-\r
- //\r
- // read the eeprom word one bit at a time\r
- //\r
- RetVal = shift_bits_in (AdapterInfo);\r
-\r
- //\r
- // Terminate the EEPROM access and leave eeprom in a clean state.\r
- //\r
- Tmp = InByte (AdapterInfo, EEAddr);\r
- Tmp &= ~(EE_CS | EE_DI);\r
- OutByte (AdapterInfo, Tmp, EEAddr);\r
-\r
- //\r
- // raise the clock and lower the eeprom shift clock\r
- //\r
- OutByte (AdapterInfo, (UINT8) (Tmp | EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (100);\r
-\r
- OutByte (AdapterInfo, (UINT8) (Tmp &~EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (100);\r
-\r
- //\r
- // giveup access to the eeprom\r
- //\r
- E100bReSetEepromLockOut (AdapterInfo);\r
-\r
- return RetVal;\r
-}\r
-\r
-\r
-/**\r
- Using the NIC data structure information, read the EEPROM to determine how many bits of address length\r
- this EEPROM is in Words.\r
-\r
- @param AdapterInfo Pointer to the NIC data structure\r
- information which the UNDI driver is\r
- layering on..\r
-\r
- @retval RetVal The word read from the EEPROM.\r
-\r
-**/\r
-UINT8\r
-E100bGetEepromAddrLen (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT8 Tmp;\r
- UINT8 AddrLen;\r
- UINT32 EEAddr;\r
- //\r
- // assume 64word eeprom (so,6 bits of address_length)\r
- //\r
- UINT16 ReadCmd;\r
-\r
- EEAddr = AdapterInfo->ioaddr + SCBeeprom;\r
- ReadCmd = (EE_READ_CMD << 6);\r
-\r
- //\r
- // get exclusive access to the eeprom first!\r
- //\r
- E100bSetEepromLockOut (AdapterInfo);\r
-\r
- //\r
- // address we are trying to read is 0\r
- // eeprom control reg bits: x,x,x,x,DO,,DI,,CS,SK\r
- // to write the opcode+data value out one bit at a time in DI starting at msb\r
- // and then out a 1 to sk, wait, out 0 to SK and wait\r
- // repeat this for all the bits to be written\r
- //\r
- Tmp = (UINT8) (InByte (AdapterInfo, EEAddr) & 0xF2);\r
-\r
- //\r
- // enable eeprom access\r
- //\r
- OutByte (AdapterInfo, (UINT8) (Tmp | EE_CS), EEAddr);\r
-\r
- //\r
- // 3 for opcode, 6 for the default address len\r
- //\r
- shift_bits_out (AdapterInfo, ReadCmd, (UINT8) (3 + 6));\r
-\r
- //\r
- // (in case of a 64 word eeprom).\r
- // read the "dummy zero" from EE_DO to say that the address we wrote\r
- // (six 0s) is accepted, write more zeros (until 8) to get a "dummy zero"\r
- //\r
-\r
- //\r
- // assume the smallest\r
- //\r
- AddrLen = 6;\r
- Tmp = InByte (AdapterInfo, EEAddr);\r
- while ((AddrLen < 8) && ((Tmp & EE_DO) != 0)) {\r
- OutByte (AdapterInfo, (UINT8) (Tmp &~EE_DI), EEAddr);\r
- eeprom_delay (100);\r
-\r
- //\r
- // raise the eeprom clock\r
- //\r
- OutByte (AdapterInfo, (UINT8) (Tmp | EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (150);\r
-\r
- //\r
- // lower the eeprom clock\r
- //\r
- OutByte (AdapterInfo, (UINT8) (Tmp &~EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (150);\r
- Tmp = InByte (AdapterInfo, EEAddr);\r
- AddrLen++;\r
- }\r
-\r
- //\r
- // read the eeprom word, even though we don't need this\r
- //\r
- shift_bits_in (AdapterInfo);\r
-\r
- //\r
- // Terminate the EEPROM access.\r
- //\r
- Tmp = InByte (AdapterInfo, EEAddr);\r
- Tmp &= ~(EE_CS | EE_DI);\r
- OutByte (AdapterInfo, Tmp, EEAddr);\r
-\r
- //\r
- // raise the clock and lower the eeprom shift clock\r
- //\r
- OutByte (AdapterInfo, (UINT8) (Tmp | EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (100);\r
-\r
- OutByte (AdapterInfo, (UINT8) (Tmp &~EE_SHIFT_CLK), EEAddr);\r
- eeprom_delay (100);\r
-\r
- //\r
- // giveup access to the eeprom!\r
- //\r
- E100bReSetEepromLockOut (AdapterInfo);\r
-\r
- return AddrLen;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
- @param DBaddr TODO: add argument description\r
- @param DBsize TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINTN\r
-E100bStatistics (\r
- NIC_DATA_INSTANCE *AdapterInfo,\r
- UINT64 DBaddr,\r
- UINT16 DBsize\r
- )\r
-{\r
- PXE_DB_STATISTICS db;\r
- //\r
- // wait upto one second (each wait is 100 micro s)\r
- //\r
- UINT32 Wait;\r
- Wait = 10000;\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
-\r
- //\r
- // Clear statistics done marker.\r
- //\r
- AdapterInfo->statistics->done_marker = 0;\r
-\r
- //\r
- // Issue statistics dump (or dump w/ reset) command.\r
- //\r
- OutByte (\r
- AdapterInfo,\r
- (UINT8) (DBsize ? CU_SHOWSTATS : CU_DUMPSTATS),\r
- (UINT32) (AdapterInfo->ioaddr + SCBCmd)\r
- );\r
-\r
- //\r
- // Wait for command to complete.\r
- //\r
- // zero the db here just to chew up a little more time.\r
- //\r
-\r
- ZeroMem ((VOID *) &db, sizeof db);\r
-\r
- while (Wait != 0) {\r
- //\r
- // Wait a bit before checking.\r
- //\r
-\r
- DelayIt (AdapterInfo, 100);\r
-\r
- //\r
- // Look for done marker at end of statistics.\r
- //\r
-\r
- switch (AdapterInfo->statistics->done_marker) {\r
- case 0xA005:\r
- case 0xA007:\r
- break;\r
-\r
- default:\r
- Wait--;\r
- continue;\r
- }\r
-\r
- //\r
- // if we did not "continue" from the above switch, we are done,\r
- //\r
- break;\r
- }\r
-\r
- //\r
- // If this is a reset, we are out of here!\r
- //\r
- if (DBsize == 0) {\r
- return PXE_STATCODE_SUCCESS;\r
- }\r
-\r
- //\r
- // Convert NIC statistics counter format to EFI/UNDI\r
- // specification statistics counter format.\r
- //\r
-\r
- //\r
- // 54 3210 fedc ba98 7654 3210\r
- // db.Supported = 01 0000 0100 1101 0001 0111;\r
- //\r
- db.Supported = 0x104D17;\r
-\r
- //\r
- // Statistics from the NIC\r
- //\r
-\r
- db.Data[0x01] = AdapterInfo->statistics->rx_good_frames;\r
-\r
- db.Data[0x02] = AdapterInfo->statistics->rx_runt_errs;\r
-\r
- db.Data[0x08] = AdapterInfo->statistics->rx_crc_errs +\r
- AdapterInfo->statistics->rx_align_errs;\r
-\r
- db.Data[0x04] = db.Data[0x02] +\r
- db.Data[0x08] +\r
- AdapterInfo->statistics->rx_resource_errs +\r
- AdapterInfo->statistics->rx_overrun_errs;\r
-\r
- db.Data[0x00] = db.Data[0x01] + db.Data[0x04];\r
-\r
- db.Data[0x0B] = AdapterInfo->statistics->tx_good_frames;\r
-\r
- db.Data[0x0E] = AdapterInfo->statistics->tx_coll16_errs +\r
- AdapterInfo->statistics->tx_late_colls +\r
- AdapterInfo->statistics->tx_underruns +\r
- AdapterInfo->statistics->tx_one_colls +\r
- AdapterInfo->statistics->tx_multi_colls;\r
-\r
- db.Data[0x14] = AdapterInfo->statistics->tx_total_colls;\r
-\r
- db.Data[0x0A] = db.Data[0x0B] +\r
- db.Data[0x0E] +\r
- AdapterInfo->statistics->tx_lost_carrier;\r
-\r
- if (DBsize > sizeof db) {\r
- DBsize = (UINT16) sizeof (db);\r
- }\r
-\r
- CopyMem ((VOID *) (UINTN) DBaddr, (VOID *) &db, (UINTN) DBsize);\r
-\r
- return PXE_STATCODE_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
- @param OpFlags TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINTN\r
-E100bReset (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN INT32 OpFlags\r
- )\r
-{\r
-\r
- UINT16 save_filter;\r
- //\r
- // disable the interrupts\r
- //\r
- OutWord (AdapterInfo, INT_MASK, AdapterInfo->ioaddr + SCBCmd);\r
-\r
- //\r
- // wait for the tx queue to complete\r
- //\r
- CheckCBList (AdapterInfo);\r
-\r
- XmitWaitForCompletion (AdapterInfo);\r
-\r
- if (AdapterInfo->Receive_Started) {\r
- StopRU (AdapterInfo);\r
- }\r
-\r
- InitializeChip (AdapterInfo);\r
-\r
- //\r
- // check the opflags and restart receive filters\r
- //\r
- if ((OpFlags & PXE_OPFLAGS_RESET_DISABLE_FILTERS) == 0) {\r
-\r
- save_filter = AdapterInfo->Rx_Filter;\r
- //\r
- // if we give the filter same as Rx_Filter,\r
- // this routine will not set mcast list (it thinks there is no change)\r
- // to force it, we will reset that flag in the Rx_Filter\r
- //\r
- AdapterInfo->Rx_Filter &= (~PXE_OPFLAGS_RECEIVE_FILTER_FILTERED_MULTICAST);\r
- E100bSetfilter (AdapterInfo, save_filter, (UINT64) 0, (UINT32) 0);\r
- }\r
-\r
- if ((OpFlags & PXE_OPFLAGS_RESET_DISABLE_INTERRUPTS) != 0) {\r
- //\r
- // disable the interrupts\r
- //\r
- AdapterInfo->int_mask = 0;\r
- }\r
- //\r
- // else leave the interrupt in the pre-set state!!!\r
- //\r
- E100bSetInterruptState (AdapterInfo);\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINTN\r
-E100bShutdown (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- //\r
- // disable the interrupts\r
- //\r
- OutWord (AdapterInfo, INT_MASK, AdapterInfo->ioaddr + SCBCmd);\r
-\r
- //\r
- // stop the receive unit\r
- //\r
- if (AdapterInfo->Receive_Started) {\r
- StopRU (AdapterInfo);\r
- }\r
-\r
- //\r
- // wait for the tx queue to complete\r
- //\r
- CheckCBList (AdapterInfo);\r
- if (AdapterInfo->FreeCBCount != AdapterInfo->TxBufCnt) {\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
- }\r
-\r
- //\r
- // we do not want to reset the phy, it takes a long time to renegotiate the\r
- // link after that (3-4 seconds)\r
- //\r
- InitializeChip (AdapterInfo);\r
- SelectiveReset (AdapterInfo);\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- This routine will write a value to the specified MII register\r
- of an external MDI compliant device (e.g. PHY 100). The command will\r
- execute in polled mode.\r
-\r
- @param AdapterInfo pointer to the structure that contains\r
- the NIC's context.\r
- @param RegAddress The MII register that we are writing to\r
- @param PhyAddress The MDI address of the Phy component.\r
- @param DataValue The value that we are writing to the MII\r
- register.\r
-\r
- @return nothing\r
-\r
-**/\r
-VOID\r
-MdiWrite (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT8 RegAddress,\r
- IN UINT8 PhyAddress,\r
- IN UINT16 DataValue\r
- )\r
-{\r
- UINT32 WriteCommand;\r
-\r
- WriteCommand = ((UINT32) DataValue) |\r
- ((UINT32)(RegAddress << 16)) |\r
- ((UINT32)(PhyAddress << 21)) |\r
- ((UINT32)(MDI_WRITE << 26));\r
-\r
- //\r
- // Issue the write command to the MDI control register.\r
- //\r
- OutLong (AdapterInfo, WriteCommand, AdapterInfo->ioaddr + SCBCtrlMDI);\r
-\r
- //\r
- // wait 20usec before checking status\r
- //\r
- DelayIt (AdapterInfo, 20);\r
-\r
- //\r
- // poll for the mdi write to complete\r
- while ((InLong (AdapterInfo, AdapterInfo->ioaddr + SCBCtrlMDI) &\r
- MDI_PHY_READY) == 0){\r
- DelayIt (AdapterInfo, 20);\r
- }\r
-}\r
-\r
-\r
-/**\r
- This routine will read a value from the specified MII register\r
- of an external MDI compliant device (e.g. PHY 100), and return\r
- it to the calling routine. The command will execute in polled mode.\r
-\r
- @param AdapterInfo pointer to the structure that contains\r
- the NIC's context.\r
- @param RegAddress The MII register that we are reading from\r
- @param PhyAddress The MDI address of the Phy component.\r
- @param DataValue pointer to the value that we read from\r
- the MII register.\r
-\r
-\r
-**/\r
-VOID\r
-MdiRead (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT8 RegAddress,\r
- IN UINT8 PhyAddress,\r
- IN OUT UINT16 *DataValue\r
- )\r
-{\r
- UINT32 ReadCommand;\r
-\r
- ReadCommand = ((UINT32) (RegAddress << 16)) |\r
- ((UINT32) (PhyAddress << 21)) |\r
- ((UINT32) (MDI_READ << 26));\r
-\r
- //\r
- // Issue the read command to the MDI control register.\r
- //\r
- OutLong (AdapterInfo, ReadCommand, AdapterInfo->ioaddr + SCBCtrlMDI);\r
-\r
- //\r
- // wait 20usec before checking status\r
- //\r
- DelayIt (AdapterInfo, 20);\r
-\r
- //\r
- // poll for the mdi read to complete\r
- //\r
- while ((InLong (AdapterInfo, AdapterInfo->ioaddr + SCBCtrlMDI) &\r
- MDI_PHY_READY) == 0) {\r
- DelayIt (AdapterInfo, 20);\r
-\r
- }\r
-\r
- *DataValue = InWord (AdapterInfo, AdapterInfo->ioaddr + SCBCtrlMDI);\r
-}\r
-\r
-\r
-/**\r
- This routine will reset the PHY that the adapter is currently\r
- configured to use.\r
-\r
- @param AdapterInfo pointer to the structure that contains\r
- the NIC's context.\r
-\r
-\r
-**/\r
-VOID\r
-PhyReset (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT16 MdiControlReg;\r
-\r
- MdiControlReg = (MDI_CR_AUTO_SELECT |\r
- MDI_CR_RESTART_AUTO_NEG |\r
- MDI_CR_RESET);\r
-\r
- //\r
- // Write the MDI control register with our new Phy configuration\r
- //\r
- MdiWrite (\r
- AdapterInfo,\r
- MDI_CONTROL_REG,\r
- AdapterInfo->PhyAddress,\r
- MdiControlReg\r
- );\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- This routine will detect what phy we are using, set the line\r
- speed, FDX or HDX, and configure the phy if necessary.\r
- The following combinations are supported:\r
- - TX or T4 PHY alone at PHY address 1\r
- - T4 or TX PHY at address 1 and MII PHY at address 0\r
- - 82503 alone (10Base-T mode, no full duplex support)\r
- - 82503 and MII PHY (TX or T4) at address 0\r
- The sequence / priority of detection is as follows:\r
- - PHY 1 with cable termination\r
- - PHY 0 with cable termination\r
- - PHY 1 (if found) without cable termination\r
- - 503 interface\r
- Additionally auto-negotiation capable (NWAY) and parallel\r
- detection PHYs are supported. The flow-chart is described in\r
- the 82557 software writer's manual.\r
- NOTE: 1. All PHY MDI registers are read in polled mode.\r
- 2. The routines assume that the 82557 has been RESET and we have\r
- obtained the virtual memory address of the CSR.\r
- 3. PhyDetect will not RESET the PHY.\r
- 4. If FORCEFDX is set, SPEED should also be set. The driver will\r
- check the values for inconsistency with the detected PHY\r
- technology.\r
- 5. PHY 1 (the PHY on the adapter) may have an address in the range\r
- 1 through 31 inclusive. The driver will accept addresses in\r
- this range.\r
- 6. Driver ignores FORCEFDX and SPEED overrides if a 503 interface\r
- is detected.\r
-\r
- @param AdapterInfo pointer to the structure that contains\r
- the NIC's context.\r
-\r
- @retval TRUE If a Phy was detected, and configured\r
- correctly.\r
- @retval FALSE If a valid phy could not be detected and\r
- configured.\r
-\r
-**/\r
-BOOLEAN\r
-PhyDetect (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT16 *eedata;\r
- UINT16 MdiControlReg;\r
- UINT16 MdiStatusReg;\r
- BOOLEAN FoundPhy1;\r
- UINT8 ReNegotiateTime;\r
-\r
- eedata = (UINT16 *) (&AdapterInfo->NVData[0]);\r
-\r
- FoundPhy1 = FALSE;\r
- ReNegotiateTime = 35;\r
- //\r
- // EEPROM word [6] contains the Primary PHY record in which the least 3 bits\r
- // indicate the PHY address\r
- // and word [7] contains the secondary PHY record\r
- //\r
- AdapterInfo->PhyRecord[0] = eedata[6];\r
- AdapterInfo->PhyRecord[1] = eedata[7];\r
- AdapterInfo->PhyAddress = (UINT8) (AdapterInfo->PhyRecord[0] & 7);\r
-\r
- //\r
- // Check for a phy address over-ride of 32 which indicates force use of 82503\r
- // not detecting the link in this case\r
- //\r
- if (AdapterInfo->PhyAddress == 32) {\r
- //\r
- // 503 interface over-ride\r
- // Record the current speed and duplex. We will be in half duplex\r
- // mode unless the user used the force full duplex over-ride.\r
- //\r
- AdapterInfo->LinkSpeed = 10;\r
- return (TRUE);\r
- }\r
-\r
- //\r
- // If the Phy Address is between 1-31 then we must first look for phy 1,\r
- // at that address.\r
- //\r
- if ((AdapterInfo->PhyAddress > 0) && (AdapterInfo->PhyAddress < 32)) {\r
-\r
- //\r
- // Read the MDI control and status registers at phy 1\r
- // and check if we found a valid phy\r
- //\r
- MdiRead (\r
- AdapterInfo,\r
- MDI_CONTROL_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiControlReg\r
- );\r
-\r
- MdiRead (\r
- AdapterInfo,\r
- MDI_STATUS_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiStatusReg\r
- );\r
-\r
- if (!((MdiControlReg == 0xffff) ||\r
- ((MdiStatusReg == 0) && (MdiControlReg == 0)))) {\r
-\r
- //\r
- // we have a valid phy1\r
- // Read the status register again because of sticky bits\r
- //\r
- FoundPhy1 = TRUE;\r
- MdiRead (\r
- AdapterInfo,\r
- MDI_STATUS_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiStatusReg\r
- );\r
-\r
- //\r
- // If there is a valid link then use this Phy.\r
- //\r
- if (MdiStatusReg & MDI_SR_LINK_STATUS) {\r
- return (SetupPhy(AdapterInfo));\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Next try to detect a PHY at address 0x00 because there was no Phy 1,\r
- // or Phy 1 didn't have link, or we had a phy 0 over-ride\r
- //\r
-\r
- //\r
- // Read the MDI control and status registers at phy 0\r
- //\r
- MdiRead (AdapterInfo, MDI_CONTROL_REG, 0, &MdiControlReg);\r
- MdiRead (AdapterInfo, MDI_STATUS_REG, 0, &MdiStatusReg);\r
-\r
- //\r
- // check if we found a valid phy 0\r
- //\r
- if (((MdiControlReg == 0xffff) ||\r
- ((MdiStatusReg == 0) && (MdiControlReg == 0)))) {\r
-\r
- //\r
- // we don't have a valid phy at address 0\r
- // if phy address was forced to 0, then error out because we\r
- // didn't find a phy at that address\r
- //\r
- if (AdapterInfo->PhyAddress == 0x0000) {\r
- return (FALSE);\r
- } else {\r
- //\r
- // at this point phy1 does not have link and there is no phy 0 at all\r
- // if we are forced to detect the cable, error out here!\r
- //\r
- if (AdapterInfo->CableDetect != 0) {\r
- return FALSE;\r
-\r
- }\r
-\r
- if (FoundPhy1) {\r
- //\r
- // no phy 0, but there is a phy 1 (no link I guess), so use phy 1\r
- //\r
- return SetupPhy (AdapterInfo);\r
- } else {\r
- //\r
- // didn't find phy 0 or phy 1, so assume a 503 interface\r
- //\r
- AdapterInfo->PhyAddress = 32;\r
-\r
- //\r
- // Record the current speed and duplex. We'll be in half duplex\r
- // mode unless the user used the force full duplex over-ride.\r
- //\r
- AdapterInfo->LinkSpeed = 10;\r
- return (TRUE);\r
- }\r
- }\r
- } else {\r
- //\r
- // We have a valid phy at address 0. If phy 0 has a link then we use\r
- // phy 0. If Phy 0 doesn't have a link then we use Phy 1 (no link)\r
- // if phy 1 is present, or phy 0 if phy 1 is not present\r
- // If phy 1 was present, then we must isolate phy 1 before we enable\r
- // phy 0 to see if Phy 0 has a link.\r
- //\r
- if (FoundPhy1) {\r
- //\r
- // isolate phy 1\r
- //\r
- MdiWrite (\r
- AdapterInfo,\r
- MDI_CONTROL_REG,\r
- AdapterInfo->PhyAddress,\r
- MDI_CR_ISOLATE\r
- );\r
-\r
- //\r
- // wait 100 microseconds for the phy to isolate.\r
- //\r
- DelayIt (AdapterInfo, 100);\r
- }\r
-\r
- //\r
- // Since this Phy is at address 0, we must enable it. So clear\r
- // the isolate bit, and set the auto-speed select bit\r
- //\r
- MdiWrite (\r
- AdapterInfo,\r
- MDI_CONTROL_REG,\r
- 0,\r
- MDI_CR_AUTO_SELECT\r
- );\r
-\r
- //\r
- // wait 100 microseconds for the phy to be enabled.\r
- //\r
- DelayIt (AdapterInfo, 100);\r
-\r
- //\r
- // restart the auto-negotion process\r
- //\r
- MdiWrite (\r
- AdapterInfo,\r
- MDI_CONTROL_REG,\r
- 0,\r
- MDI_CR_RESTART_AUTO_NEG | MDI_CR_AUTO_SELECT\r
- );\r
-\r
- //\r
- // wait no more than 3.5 seconds for auto-negotiation to complete\r
- //\r
- while (ReNegotiateTime) {\r
- //\r
- // Read the status register twice because of sticky bits\r
- //\r
- MdiRead (AdapterInfo, MDI_STATUS_REG, 0, &MdiStatusReg);\r
- MdiRead (AdapterInfo, MDI_STATUS_REG, 0, &MdiStatusReg);\r
-\r
- if (MdiStatusReg & MDI_SR_AUTO_NEG_COMPLETE) {\r
- break;\r
- }\r
-\r
- DelayIt (AdapterInfo, 100);\r
- ReNegotiateTime--;\r
- }\r
-\r
- //\r
- // Read the status register again because of sticky bits\r
- //\r
- MdiRead (AdapterInfo, MDI_STATUS_REG, 0, &MdiStatusReg);\r
-\r
- //\r
- // If the link was not set\r
- //\r
- if ((MdiStatusReg & MDI_SR_LINK_STATUS) == 0) {\r
- //\r
- // PHY1 does not have a link and phy 0 does not have a link\r
- // do not proceed if we need to detect the link!\r
- //\r
- if (AdapterInfo->CableDetect != 0) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // the link wasn't set, so use phy 1 if phy 1 was present\r
- //\r
- if (FoundPhy1) {\r
- //\r
- // isolate phy 0\r
- //\r
- MdiWrite (AdapterInfo, MDI_CONTROL_REG, 0, MDI_CR_ISOLATE);\r
-\r
- //\r
- // wait 100 microseconds for the phy to isolate.\r
- //\r
- DelayIt (AdapterInfo, 100);\r
-\r
- //\r
- // Now re-enable PHY 1\r
- //\r
- MdiWrite (\r
- AdapterInfo,\r
- MDI_CONTROL_REG,\r
- AdapterInfo->PhyAddress,\r
- MDI_CR_AUTO_SELECT\r
- );\r
-\r
- //\r
- // wait 100 microseconds for the phy to be enabled\r
- //\r
- DelayIt (AdapterInfo, 100);\r
-\r
- //\r
- // restart the auto-negotion process\r
- //\r
- MdiWrite (\r
- AdapterInfo,\r
- MDI_CONTROL_REG,\r
- AdapterInfo->PhyAddress,\r
- MDI_CR_RESTART_AUTO_NEG | MDI_CR_AUTO_SELECT\r
- );\r
-\r
- //\r
- // Don't wait for it to complete (we didn't have link earlier)\r
- //\r
- return (SetupPhy (AdapterInfo));\r
- }\r
- }\r
-\r
- //\r
- // Definitely using Phy 0\r
- //\r
- AdapterInfo->PhyAddress = 0;\r
- return (SetupPhy(AdapterInfo));\r
- }\r
-}\r
-\r
-\r
-/**\r
- This routine will setup phy 1 or phy 0 so that it is configured\r
- to match a speed and duplex over-ride option. If speed or\r
- duplex mode is not explicitly specified in the registry, the\r
- driver will skip the speed and duplex over-ride code, and\r
- assume the adapter is automatically setting the line speed, and\r
- the duplex mode. At the end of this routine, any truly Phy\r
- specific code will be executed (each Phy has its own quirks,\r
- and some require that certain special bits are set).\r
- NOTE: The driver assumes that SPEED and FORCEFDX are specified at the\r
- same time. If FORCEDPX is set without speed being set, the driver\r
- will encouter a fatal error and log a message into the event viewer.\r
-\r
- @param AdapterInfo pointer to the structure that contains\r
- the NIC's context.\r
-\r
- @retval TRUE If the phy could be configured correctly\r
- @retval FALSE If the phy couldn't be configured\r
- correctly, because an unsupported\r
- over-ride option was used\r
-\r
-**/\r
-BOOLEAN\r
-SetupPhy (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT16 MdiControlReg;\r
- UINT16 MdiStatusReg;\r
- UINT16 MdiIdLowReg;\r
- UINT16 MdiIdHighReg;\r
- UINT16 MdiMiscReg;\r
- UINT32 PhyId;\r
- BOOLEAN ForcePhySetting;\r
-\r
- ForcePhySetting = FALSE;\r
-\r
- //\r
- // If we are NOT forcing a setting for line speed or full duplex, then\r
- // we won't force a link setting, and we'll jump down to the phy\r
- // specific code.\r
- //\r
- if (((AdapterInfo->LinkSpeedReq) || (AdapterInfo->DuplexReq))) {\r
- //\r
- // Find out what kind of technology this Phy is capable of.\r
- //\r
- MdiRead (\r
- AdapterInfo,\r
- MDI_STATUS_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiStatusReg\r
- );\r
-\r
- //\r
- // Read the MDI control register at our phy\r
- //\r
- MdiRead (\r
- AdapterInfo,\r
- MDI_CONTROL_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiControlReg\r
- );\r
-\r
- //\r
- // Now check the validity of our forced option. If the force option is\r
- // valid, then force the setting. If the force option is not valid,\r
- // we'll set a flag indicating that we should error out.\r
- //\r
-\r
- //\r
- // If speed is forced to 10mb\r
- //\r
- if (AdapterInfo->LinkSpeedReq == 10) {\r
- //\r
- // If half duplex is forced\r
- //\r
- if ((AdapterInfo->DuplexReq & PXE_FORCE_HALF_DUPLEX) != 0) {\r
- if (MdiStatusReg & MDI_SR_10T_HALF_DPX) {\r
-\r
- MdiControlReg &= ~(MDI_CR_10_100 | MDI_CR_AUTO_SELECT | MDI_CR_FULL_HALF);\r
- ForcePhySetting = TRUE;\r
- }\r
- } else if ((AdapterInfo->DuplexReq & PXE_FORCE_FULL_DUPLEX) != 0) {\r
-\r
- //\r
- // If full duplex is forced\r
- //\r
- if (MdiStatusReg & MDI_SR_10T_FULL_DPX) {\r
-\r
- MdiControlReg &= ~(MDI_CR_10_100 | MDI_CR_AUTO_SELECT);\r
- MdiControlReg |= MDI_CR_FULL_HALF;\r
- ForcePhySetting = TRUE;\r
- }\r
- } else {\r
- //\r
- // If auto duplex (we actually set phy to 1/2)\r
- //\r
- if (MdiStatusReg & (MDI_SR_10T_FULL_DPX | MDI_SR_10T_HALF_DPX)) {\r
-\r
- MdiControlReg &= ~(MDI_CR_10_100 | MDI_CR_AUTO_SELECT | MDI_CR_FULL_HALF);\r
- ForcePhySetting = TRUE;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // If speed is forced to 100mb\r
- //\r
- else if (AdapterInfo->LinkSpeedReq == 100) {\r
- //\r
- // If half duplex is forced\r
- //\r
- if ((AdapterInfo->DuplexReq & PXE_FORCE_HALF_DUPLEX) != 0) {\r
- if (MdiStatusReg & (MDI_SR_TX_HALF_DPX | MDI_SR_T4_CAPABLE)) {\r
-\r
- MdiControlReg &= ~(MDI_CR_AUTO_SELECT | MDI_CR_FULL_HALF);\r
- MdiControlReg |= MDI_CR_10_100;\r
- ForcePhySetting = TRUE;\r
- }\r
- } else if ((AdapterInfo->DuplexReq & PXE_FORCE_FULL_DUPLEX) != 0) {\r
- //\r
- // If full duplex is forced\r
- //\r
- if (MdiStatusReg & MDI_SR_TX_FULL_DPX) {\r
- MdiControlReg &= ~MDI_CR_AUTO_SELECT;\r
- MdiControlReg |= (MDI_CR_10_100 | MDI_CR_FULL_HALF);\r
- ForcePhySetting = TRUE;\r
- }\r
- } else {\r
- //\r
- // If auto duplex (we set phy to 1/2)\r
- //\r
- if (MdiStatusReg & (MDI_SR_TX_HALF_DPX | MDI_SR_T4_CAPABLE)) {\r
-\r
- MdiControlReg &= ~(MDI_CR_AUTO_SELECT | MDI_CR_FULL_HALF);\r
- MdiControlReg |= MDI_CR_10_100;\r
- ForcePhySetting = TRUE;\r
- }\r
- }\r
- }\r
-\r
- if (!ForcePhySetting) {\r
- return (FALSE);\r
- }\r
-\r
- //\r
- // Write the MDI control register with our new Phy configuration\r
- //\r
- MdiWrite (\r
- AdapterInfo,\r
- MDI_CONTROL_REG,\r
- AdapterInfo->PhyAddress,\r
- MdiControlReg\r
- );\r
-\r
- //\r
- // wait 100 milliseconds for auto-negotiation to complete\r
- //\r
- DelayIt (AdapterInfo, 100);\r
- }\r
-\r
- //\r
- // Find out specifically what Phy this is. We do this because for certain\r
- // phys there are specific bits that must be set so that the phy and the\r
- // 82557 work together properly.\r
- //\r
-\r
- MdiRead (\r
- AdapterInfo,\r
- PHY_ID_REG_1,\r
- AdapterInfo->PhyAddress,\r
- &MdiIdLowReg\r
- );\r
- MdiRead (\r
- AdapterInfo,\r
- PHY_ID_REG_2,\r
- AdapterInfo->PhyAddress,\r
- &MdiIdHighReg\r
- );\r
-\r
- PhyId = ((UINT32) MdiIdLowReg | ((UINT32) MdiIdHighReg << 16));\r
-\r
- //\r
- // And out the revsion field of the Phy ID so that we'll be able to detect\r
- // future revs of the same Phy.\r
- //\r
- PhyId &= PHY_MODEL_REV_ID_MASK;\r
-\r
- //\r
- // Handle the National TX\r
- //\r
- if (PhyId == PHY_NSC_TX) {\r
-\r
- MdiRead (\r
- AdapterInfo,\r
- NSC_CONG_CONTROL_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiMiscReg\r
- );\r
-\r
- MdiMiscReg |= (NSC_TX_CONG_TXREADY | NSC_TX_CONG_F_CONNECT);\r
-\r
- MdiWrite (\r
- AdapterInfo,\r
- NSC_CONG_CONTROL_REG,\r
- AdapterInfo->PhyAddress,\r
- MdiMiscReg\r
- );\r
- }\r
-\r
- FindPhySpeedAndDpx (AdapterInfo, PhyId);\r
-\r
- //\r
- // We put a hardware fix on to our adapters to work-around the PHY_100 errata\r
- // described below. The following code is only compiled in, if we wanted\r
- // to attempt a software workaround to the PHY_100 A/B step problem.\r
- //\r
-\r
- return (TRUE);\r
-}\r
-\r
-\r
-/**\r
- This routine will figure out what line speed and duplex mode\r
- the PHY is currently using.\r
-\r
- @param AdapterInfo pointer to the structure that contains\r
- the NIC's context.\r
- @param PhyId The ID of the PHY in question.\r
-\r
- @return NOTHING\r
-\r
-**/\r
-VOID\r
-FindPhySpeedAndDpx (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT32 PhyId\r
- )\r
-{\r
- UINT16 MdiStatusReg;\r
- UINT16 MdiMiscReg;\r
- UINT16 MdiOwnAdReg;\r
- UINT16 MdiLinkPartnerAdReg;\r
-\r
- //\r
- // If there was a speed and/or duplex override, then set our current\r
- // value accordingly\r
- //\r
- AdapterInfo->LinkSpeed = AdapterInfo->LinkSpeedReq;\r
- AdapterInfo->Duplex = (UINT8) ((AdapterInfo->DuplexReq & PXE_FORCE_FULL_DUPLEX) ?\r
- FULL_DUPLEX : HALF_DUPLEX);\r
-\r
- //\r
- // If speed and duplex were forced, then we know our current settings, so\r
- // we'll just return. Otherwise, we'll need to figure out what NWAY set\r
- // us to.\r
- //\r
- if (AdapterInfo->LinkSpeed && AdapterInfo->Duplex) {\r
- return ;\r
-\r
- }\r
- //\r
- // If we didn't have a valid link, then we'll assume that our current\r
- // speed is 10mb half-duplex.\r
- //\r
-\r
- //\r
- // Read the status register twice because of sticky bits\r
- //\r
- MdiRead (\r
- AdapterInfo,\r
- MDI_STATUS_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiStatusReg\r
- );\r
- MdiRead (\r
- AdapterInfo,\r
- MDI_STATUS_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiStatusReg\r
- );\r
-\r
- //\r
- // If there wasn't a valid link then use default speed & duplex\r
- //\r
- if (!(MdiStatusReg & MDI_SR_LINK_STATUS)) {\r
-\r
- AdapterInfo->LinkSpeed = 10;\r
- AdapterInfo->Duplex = HALF_DUPLEX;\r
- return ;\r
- }\r
-\r
- //\r
- // If this is an Intel PHY (a T4 PHY_100 or a TX PHY_TX), then read bits\r
- // 1 and 0 of extended register 0, to get the current speed and duplex\r
- // settings.\r
- //\r
- if ((PhyId == PHY_100_A) || (PhyId == PHY_100_C) || (PhyId == PHY_TX_ID)) {\r
- //\r
- // Read extended register 0\r
- //\r
- MdiRead (\r
- AdapterInfo,\r
- EXTENDED_REG_0,\r
- AdapterInfo->PhyAddress,\r
- &MdiMiscReg\r
- );\r
-\r
- //\r
- // Get current speed setting\r
- //\r
- if (MdiMiscReg & PHY_100_ER0_SPEED_INDIC) {\r
- AdapterInfo->LinkSpeed = 100;\r
- } else {\r
- AdapterInfo->LinkSpeed = 10;\r
- }\r
-\r
- //\r
- // Get current duplex setting -- if bit is set then FDX is enabled\r
- //\r
- if (MdiMiscReg & PHY_100_ER0_FDX_INDIC) {\r
- AdapterInfo->Duplex = FULL_DUPLEX;\r
- } else {\r
- AdapterInfo->Duplex = HALF_DUPLEX;\r
- }\r
-\r
- return ;\r
- }\r
- //\r
- // Read our link partner's advertisement register\r
- //\r
- MdiRead (\r
- AdapterInfo,\r
- AUTO_NEG_LINK_PARTNER_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiLinkPartnerAdReg\r
- );\r
-\r
- //\r
- // See if Auto-Negotiation was complete (bit 5, reg 1)\r
- //\r
- MdiRead (\r
- AdapterInfo,\r
- MDI_STATUS_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiStatusReg\r
- );\r
-\r
- //\r
- // If a True NWAY connection was made, then we can detect speed/duplex by\r
- // ANDing our adapter's advertised abilities with our link partner's\r
- // advertised ablilities, and then assuming that the highest common\r
- // denominator was chosed by NWAY.\r
- //\r
- if ((MdiLinkPartnerAdReg & NWAY_LP_ABILITY) &&\r
- (MdiStatusReg & MDI_SR_AUTO_NEG_COMPLETE)) {\r
-\r
- //\r
- // Read our advertisement register\r
- //\r
- MdiRead (\r
- AdapterInfo,\r
- AUTO_NEG_ADVERTISE_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiOwnAdReg\r
- );\r
-\r
- //\r
- // AND the two advertisement registers together, and get rid of any\r
- // extraneous bits.\r
- //\r
- MdiOwnAdReg = (UINT16) (MdiOwnAdReg & (MdiLinkPartnerAdReg & NWAY_LP_ABILITY));\r
-\r
- //\r
- // Get speed setting\r
- //\r
- if (MdiOwnAdReg & (NWAY_AD_TX_HALF_DPX | NWAY_AD_TX_FULL_DPX | NWAY_AD_T4_CAPABLE)) {\r
- AdapterInfo->LinkSpeed = 100;\r
- } else {\r
- AdapterInfo->LinkSpeed = 10;\r
- }\r
-\r
- //\r
- // Get duplex setting -- use priority resolution algorithm\r
- //\r
- if (MdiOwnAdReg & (NWAY_AD_T4_CAPABLE)) {\r
- AdapterInfo->Duplex = HALF_DUPLEX;\r
- return ;\r
- } else if (MdiOwnAdReg & (NWAY_AD_TX_FULL_DPX)) {\r
- AdapterInfo->Duplex = FULL_DUPLEX;\r
- return ;\r
- } else if (MdiOwnAdReg & (NWAY_AD_TX_HALF_DPX)) {\r
- AdapterInfo->Duplex = HALF_DUPLEX;\r
- return ;\r
- } else if (MdiOwnAdReg & (NWAY_AD_10T_FULL_DPX)) {\r
- AdapterInfo->Duplex = FULL_DUPLEX;\r
- return ;\r
- } else {\r
- AdapterInfo->Duplex = HALF_DUPLEX;\r
- return ;\r
- }\r
- }\r
-\r
- //\r
- // If we are connected to a dumb (non-NWAY) repeater or hub, and the line\r
- // speed was determined automatically by parallel detection, then we have\r
- // no way of knowing exactly what speed the PHY is set to unless that PHY\r
- // has a propietary register which indicates speed in this situation. The\r
- // NSC TX PHY does have such a register. Also, since NWAY didn't establish\r
- // the connection, the duplex setting should HALF duplex.\r
- //\r
- AdapterInfo->Duplex = HALF_DUPLEX;\r
-\r
- if (PhyId == PHY_NSC_TX) {\r
- //\r
- // Read register 25 to get the SPEED_10 bit\r
- //\r
- MdiRead (\r
- AdapterInfo,\r
- NSC_SPEED_IND_REG,\r
- AdapterInfo->PhyAddress,\r
- &MdiMiscReg\r
- );\r
-\r
- //\r
- // If bit 6 was set then we're at 10mb\r
- //\r
- if (MdiMiscReg & NSC_TX_SPD_INDC_SPEED) {\r
- AdapterInfo->LinkSpeed = 10;\r
- } else {\r
- AdapterInfo->LinkSpeed = 100;\r
- }\r
- }\r
-\r
- //\r
- // If we don't know what line speed we are set at, then we'll default to\r
- // 10mbs\r
- //\r
- else {\r
- AdapterInfo->LinkSpeed = 10;\r
- }\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-VOID\r
-XmitWaitForCompletion (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- TxCB *TxPtr;\r
-\r
- if (AdapterInfo->FreeCBCount == AdapterInfo->TxBufCnt) {\r
- return ;\r
- }\r
-\r
- //\r
- // used xmit cb list starts right after the free tail (ends before the\r
- // free head ptr)\r
- //\r
- TxPtr = AdapterInfo->FreeTxTailPtr->NextTCBVirtualLinkPtr;\r
- while (TxPtr != AdapterInfo->FreeTxHeadPtr) {\r
- CommandWaitForCompletion (TxPtr, AdapterInfo);\r
- SetFreeCB (AdapterInfo, TxPtr);\r
- TxPtr = TxPtr->NextTCBVirtualLinkPtr;\r
- }\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param cmd_ptr TODO: add argument description\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-INT8\r
-CommandWaitForCompletion (\r
- TxCB *cmd_ptr,\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- INT16 wait;\r
- wait = 5000;\r
- while ((cmd_ptr->cb_header.status == 0) && (--wait > 0)) {\r
- DelayIt (AdapterInfo, 10);\r
- }\r
-\r
- if (cmd_ptr->cb_header.status == 0) {\r
- return -1;\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-INT8\r
-SoftwareReset (\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT8 tco_stat;\r
- UINT16 wait;\r
-\r
- tco_stat = 0;\r
-\r
- //\r
- // Reset the chip: stop Tx and Rx processes and clear counters.\r
- // This takes less than 10usec and will easily finish before the next\r
- // action.\r
- //\r
-\r
- OutLong (AdapterInfo, PORT_RESET, AdapterInfo->ioaddr + SCBPort);\r
- //\r
- // wait for 5 milli seconds here!\r
- //\r
- DelayIt (AdapterInfo, 5000);\r
- //\r
- // TCO Errata work around for 559s only\r
- // -----------------------------------------------------------------------------------\r
- // TCO Workaround Code\r
- // haifa workaround\r
- // -----------------------------------------------------------------------------------\r
- // 1. Issue SW-RST ^^^ (already done above)\r
- // 2. Issue a redundant Set CU Base CMD immediately\r
- // Do not set the General Pointer before the Set CU Base cycle\r
- // Do not check the SCB CMD before the Set CU Base cycle\r
- // 3. Wait for the SCB-CMD to be cleared\r
- // this indicates the transition to post-driver\r
- // 4. Poll the TCO-Req bit in the PMDR to be cleared\r
- // this indicates the tco activity has stopped for real\r
- // 5. Proceed with the nominal Driver Init:\r
- // Actual Set CU & RU Base ...\r
- //\r
- // Check for ICH2 device ID. If this is an ICH2,\r
- // do the TCO workaround code.\r
- //\r
- if (AdapterInfo->VendorID == D102_DEVICE_ID ||\r
- AdapterInfo->VendorID == ICH3_DEVICE_ID_1 ||\r
- AdapterInfo->VendorID == ICH3_DEVICE_ID_2 ||\r
- AdapterInfo->VendorID == ICH3_DEVICE_ID_3 ||\r
- AdapterInfo->VendorID == ICH3_DEVICE_ID_4 ||\r
- AdapterInfo->VendorID == ICH3_DEVICE_ID_5 ||\r
- AdapterInfo->VendorID == ICH3_DEVICE_ID_6 ||\r
- AdapterInfo->VendorID == ICH3_DEVICE_ID_7 ||\r
- AdapterInfo->VendorID == ICH3_DEVICE_ID_8 ||\r
- AdapterInfo->RevID >= 8) { // do the TCO fix\r
- //\r
- // donot load the scb pointer but just give load_cu cmd.\r
- //\r
- OutByte (AdapterInfo, CU_CMD_BASE, AdapterInfo->ioaddr + SCBCmd);\r
- //\r
- // wait for command to be accepted.\r
- //\r
- wait_for_cmd_done (AdapterInfo->ioaddr + SCBCmd);\r
- //\r
- // read PMDR register and check bit 1 in it to see if TCO is active\r
- //\r
-\r
- //\r
- // wait for 5 milli seconds\r
- //\r
- wait = 5000;\r
- while (wait) {\r
- tco_stat = InByte (AdapterInfo, AdapterInfo->ioaddr + 0x1b);\r
- if ((tco_stat & 2) == 0) {\r
- //\r
- // is the activity bit clear??\r
- //\r
- break;\r
- }\r
-\r
- wait--;\r
- DelayIt (AdapterInfo, 1);\r
- }\r
-\r
- if ((tco_stat & 2) != 0) {\r
- //\r
- // not zero??\r
- //\r
- return -1;\r
- }\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT8\r
-SelectiveReset (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT16 wait;\r
- UINT32 stat;\r
-\r
- wait = 10;\r
- stat = 0;\r
- OutLong (AdapterInfo, POR_SELECTIVE_RESET, AdapterInfo->ioaddr + SCBPort);\r
- //\r
- // wait for this to complete\r
- //\r
-\r
- //\r
- // wait for 2 milli seconds here!\r
- //\r
- DelayIt (AdapterInfo, 2000);\r
- while (wait > 0) {\r
- wait--;\r
- stat = InLong (AdapterInfo, AdapterInfo->ioaddr + SCBPort);\r
- if (stat == 0) {\r
- break;\r
- }\r
-\r
- //\r
- // wait for 1 milli second\r
- //\r
- DelayIt (AdapterInfo, 1000);\r
- }\r
-\r
- if (stat != 0) {\r
- return PXE_STATCODE_DEVICE_FAILURE;\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
- TODO: Add function description\r
-\r
- @param AdapterInfo TODO: add argument description\r
-\r
- @return TODO: add return values\r
-\r
-**/\r
-UINT16\r
-InitializeChip (\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- UINT16 ret_val;\r
- if (SoftwareReset (AdapterInfo) != 0) {\r
- return PXE_STATCODE_DEVICE_FAILURE;\r
- }\r
-\r
- //\r
- // disable interrupts\r
- //\r
- OutWord (AdapterInfo, INT_MASK, AdapterInfo->ioaddr + SCBCmd);\r
-\r
- //\r
- // Load the base registers with 0s (we will give the complete address as\r
- // offset later when we issue any command\r
- //\r
- if ((ret_val = Load_Base_Regs (AdapterInfo)) != 0) {\r
- return ret_val;\r
- }\r
-\r
- if ((ret_val = SetupCBlink (AdapterInfo)) != 0) {\r
- return ret_val;\r
- }\r
-\r
- if ((ret_val = SetupReceiveQueues (AdapterInfo)) != 0) {\r
- return ret_val;\r
- }\r
-\r
- //\r
- // detect the PHY only if we need to detect the cable as requested by the\r
- // initialize parameters\r
- //\r
- AdapterInfo->PhyAddress = 0xFF;\r
-\r
- if (AdapterInfo->CableDetect != 0) {\r
- if (!PhyDetect (AdapterInfo)) {\r
- return PXE_STATCODE_DEVICE_FAILURE;\r
- }\r
- }\r
-\r
- if ((ret_val = E100bSetupIAAddr (AdapterInfo)) != 0) {\r
- return ret_val;\r
- }\r
-\r
- if ((ret_val = Configure (AdapterInfo)) != 0) {\r
- return ret_val;\r
- }\r
-\r
- return 0;\r
-}\r
+++ /dev/null
-/** @file\r
- Definitions for network adapter card.\r
-\r
-Copyright (c) 2006 - 2007, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _E100B_H_\r
-#define _E100B_H_\r
-\r
-// pci config offsets:\r
-\r
-#define RX_BUFFER_COUNT 32\r
-#define TX_BUFFER_COUNT 32\r
-\r
-#define PCI_VENDOR_ID_INTEL 0x8086\r
-#define PCI_DEVICE_ID_INTEL_82557 0x1229\r
-#define D100_VENDOR_ID 0x8086\r
-#define D100_DEVICE_ID 0x1229\r
-#define D102_DEVICE_ID 0x2449\r
-\r
-#define ICH3_DEVICE_ID_1 0x1031\r
-#define ICH3_DEVICE_ID_2 0x1032\r
-#define ICH3_DEVICE_ID_3 0x1033\r
-#define ICH3_DEVICE_ID_4 0x1034\r
-#define ICH3_DEVICE_ID_5 0x1035\r
-#define ICH3_DEVICE_ID_6 0x1036\r
-#define ICH3_DEVICE_ID_7 0x1037\r
-#define ICH3_DEVICE_ID_8 0x1038\r
-\r
-#define SPEEDO_DEVICE_ID 0x1227\r
-#define SPLASH1_DEVICE_ID 0x1226\r
-\r
-\r
-// bit fields for the command\r
-#define PCI_COMMAND_MASTER 0x04 // bit 2\r
-#define PCI_COMMAND_IO 0x01 // bit 0\r
-#define PCI_COMMAND 0x04\r
-#define PCI_LATENCY_TIMER 0x0D\r
-\r
-#define ETHER_MAC_ADDR_LEN 6\r
-#ifdef AVL_XXX\r
-#define ETHER_HEADER_LEN 14\r
-// media interface type\r
-// #define INTERFACE_TYPE "\r
-\r
-// Hardware type values\r
-#define HW_ETHER_TYPE 1\r
-#define HW_EXPERIMENTAL_ETHER_TYPE 2\r
-#define HW_IEEE_TYPE 6\r
-#define HW_ARCNET_TYPE 7\r
-\r
-#endif // AVL_XXX\r
-\r
-#define MAX_ETHERNET_PKT_SIZE 1514 // including eth header\r
-#define RX_BUFFER_SIZE 1536 // including crc and padding\r
-#define TX_BUFFER_SIZE 64\r
-#define ETH_MTU 1500 // does not include ethernet header length\r
-\r
-#define SPEEDO3_TOTAL_SIZE 0x20\r
-\r
-#pragma pack(1)\r
-\r
-typedef struct eth {\r
- UINT8 dest_addr[PXE_HWADDR_LEN_ETHER];\r
- UINT8 src_addr[PXE_HWADDR_LEN_ETHER];\r
- UINT16 type;\r
-} EtherHeader;\r
-\r
-#pragma pack(1)\r
-typedef struct CONFIG_HEADER {\r
- UINT16 VendorID;\r
- UINT16 DeviceID;\r
- UINT16 Command;\r
- UINT16 Status;\r
- UINT16 RevID;\r
- UINT16 ClassID;\r
- UINT8 CacheLineSize;\r
- UINT8 LatencyTimer;\r
- UINT8 HeaderType; // must be zero to impose this structure...\r
- UINT8 BIST; // built-in self test\r
- UINT32 BaseAddressReg_0; // memory mapped address\r
- UINT32 BaseAddressReg_1; //io mapped address, Base IO address\r
- UINT32 BaseAddressReg_2; // option rom address\r
- UINT32 BaseAddressReg_3;\r
- UINT32 BaseAddressReg_4;\r
- UINT32 BaseAddressReg_5;\r
- UINT32 CardBusCISPtr;\r
- UINT16 SubVendorID;\r
- UINT16 SubSystemID;\r
- UINT32 ExpansionROMBaseAddr;\r
- UINT8 CapabilitiesPtr;\r
- UINT8 reserved1;\r
- UINT16 Reserved2;\r
- UINT32 Reserved3;\r
- UINT8 int_line;\r
- UINT8 int_pin;\r
- UINT8 Min_gnt;\r
- UINT8 Max_lat;\r
-} PCI_CONFIG_HEADER;\r
-#pragma pack()\r
-\r
-//-------------------------------------------------------------------------\r
-// Offsets to the various registers.\r
-// All accesses need not be longword aligned.\r
-//-------------------------------------------------------------------------\r
-enum speedo_offsets {\r
- SCBStatus = 0, SCBCmd = 2, // Rx/Command Unit command and status.\r
- SCBPointer = 4, // General purpose pointer.\r
- SCBPort = 8, // Misc. commands and operands.\r
- SCBflash = 12, SCBeeprom = 14, // EEPROM and flash memory control.\r
- SCBCtrlMDI = 16, // MDI interface control.\r
- SCBEarlyRx = 20, // Early receive byte count.\r
- SCBEarlyRxInt = 24, SCBFlowCtrlReg = 25, SCBPmdr = 27,\r
- // offsets for general control registers (GCRs)\r
- SCBGenCtrl = 28, SCBGenStatus = 29, SCBGenCtrl2 = 30, SCBRsvd = 31\r
-};\r
-\r
-#define GCR2_EEPROM_ACCESS_SEMAPHORE 0x80 // bit offset into the gcr2\r
-\r
-//-------------------------------------------------------------------------\r
-// Action commands - Commands that can be put in a command list entry.\r
-//-------------------------------------------------------------------------\r
-enum commands {\r
- CmdNOp = 0, CmdIASetup = 1, CmdConfigure = 2, CmdMulticastList = 3,\r
- CmdTx = 4, CmdTDR = 5, CmdDump = 6, CmdDiagnose = 7,\r
- CmdSuspend = 0x4000, /* Suspend after completion. */\r
- CmdIntr = 0x2000, /* Interrupt after completion. */\r
- CmdTxFlex = 0x0008 /* Use "Flexible mode" for CmdTx command. */\r
-};\r
-\r
-//-------------------------------------------------------------------------\r
-// port commands\r
-//-------------------------------------------------------------------------\r
-#define PORT_RESET 0\r
-#define PORT_SELF_TEST 1\r
-#define POR_SELECTIVE_RESET 2\r
-#define PORT_DUMP_POINTER 2\r
-\r
-//-------------------------------------------------------------------------\r
-// SCB Command Word bit definitions\r
-//-------------------------------------------------------------------------\r
-//- CUC fields\r
-#define CU_START 0x0010\r
-#define CU_RESUME 0x0020\r
-#define CU_STATSADDR 0x0040\r
-#define CU_SHOWSTATS 0x0050 /* Dump statistics counters. */\r
-#define CU_CMD_BASE 0x0060 /* Base address to add to add CU commands. */\r
-#define CU_DUMPSTATS 0x0070 /* Dump then reset stats counters. */\r
-\r
-//- RUC fields\r
-#define RX_START 0x0001\r
-#define RX_RESUME 0x0002\r
-#define RX_ABORT 0x0004\r
-#define RX_ADDR_LOAD 0x0006 /* load ru_base_reg */\r
-#define RX_RESUMENR 0x0007\r
-\r
-// Interrupt fields (assuming byte addressing)\r
-#define INT_MASK 0x0100\r
-#define DRVR_INT 0x0200 /* Driver generated interrupt. */\r
-\r
-//- CB Status Word\r
-#define CMD_STATUS_COMPLETE 0x8000\r
-#define RX_STATUS_COMPLETE 0x8000\r
-#define CMD_STATUS_MASK 0xF000\r
-\r
-//-------------------------------------------------------------------------\r
-//- SCB Status bits:\r
-// Interrupts are ACKed by writing to the upper 6 interrupt bits\r
-//-------------------------------------------------------------------------\r
-#define SCB_STATUS_MASK 0xFC00 // bits 2-7 - STATUS/ACK Mask\r
-#define SCB_STATUS_CX_TNO 0x8000 // BIT_15 - CX or TNO Interrupt\r
-#define SCB_STATUS_FR 0x4000 // BIT_14 - FR Interrupt\r
-#define SCB_STATUS_CNA 0x2000 // BIT_13 - CNA Interrupt\r
-#define SCB_STATUS_RNR 0x1000 // BIT_12 - RNR Interrupt\r
-#define SCB_STATUS_MDI 0x0800 // BIT_11 - MDI R/W Done Interrupt\r
-#define SCB_STATUS_SWI 0x0400 // BIT_10 - SWI Interrupt\r
-\r
-// CU STATUS: bits 6 & 7\r
-#define SCB_STATUS_CU_MASK 0x00C0 // bits 6 & 7\r
-#define SCB_STATUS_CU_IDLE 0x0000 // 00\r
-#define SCB_STATUS_CU_SUSPEND 0x0040 // 01\r
-#define SCB_STATUS_CU_ACTIVE 0x0080 // 10\r
-\r
-// RU STATUS: bits 2-5\r
-#define SCB_RUS_IDLE 0x0000\r
-#define SCB_RUS_SUSPENDED 0x0004 // bit 2\r
-#define SCB_RUS_NO_RESOURCES 0x0008 // bit 3\r
-#define SCB_RUS_READY 0x0010 // bit 4\r
-\r
-//-------------------------------------------------------------------------\r
-// Bit Mask definitions\r
-//-------------------------------------------------------------------------\r
-#define BIT_0 0x0001\r
-#define BIT_1 0x0002\r
-#define BIT_2 0x0004\r
-#define BIT_3 0x0008\r
-#define BIT_4 0x0010\r
-#define BIT_5 0x0020\r
-#define BIT_6 0x0040\r
-#define BIT_7 0x0080\r
-#define BIT_8 0x0100\r
-#define BIT_9 0x0200\r
-#define BIT_10 0x0400\r
-#define BIT_11 0x0800\r
-#define BIT_12 0x1000\r
-#define BIT_13 0x2000\r
-#define BIT_14 0x4000\r
-#define BIT_15 0x8000\r
-#define BIT_24 0x01000000\r
-#define BIT_28 0x10000000\r
-\r
-\r
-//-------------------------------------------------------------------------\r
-// MDI Control register bit definitions\r
-//-------------------------------------------------------------------------\r
-#define MDI_DATA_MASK BIT_0_15 // MDI Data port\r
-#define MDI_REG_ADDR BIT_16_20 // which MDI register to read/write\r
-#define MDI_PHY_ADDR BIT_21_25 // which PHY to read/write\r
-#define MDI_PHY_OPCODE BIT_26_27 // which PHY to read/write\r
-#define MDI_PHY_READY BIT_28 // PHY is ready for another MDI cycle\r
-#define MDI_PHY_INT_ENABLE BIT_29 // Assert INT at MDI cycle completion\r
-\r
-#define BIT_0_2 0x0007\r
-#define BIT_0_3 0x000F\r
-#define BIT_0_4 0x001F\r
-#define BIT_0_5 0x003F\r
-#define BIT_0_6 0x007F\r
-#define BIT_0_7 0x00FF\r
-#define BIT_0_8 0x01FF\r
-#define BIT_0_13 0x3FFF\r
-#define BIT_0_15 0xFFFF\r
-#define BIT_1_2 0x0006\r
-#define BIT_1_3 0x000E\r
-#define BIT_2_5 0x003C\r
-#define BIT_3_4 0x0018\r
-#define BIT_4_5 0x0030\r
-#define BIT_4_6 0x0070\r
-#define BIT_4_7 0x00F0\r
-#define BIT_5_7 0x00E0\r
-#define BIT_5_9 0x03E0\r
-#define BIT_5_12 0x1FE0\r
-#define BIT_5_15 0xFFE0\r
-#define BIT_6_7 0x00c0\r
-#define BIT_7_11 0x0F80\r
-#define BIT_8_10 0x0700\r
-#define BIT_9_13 0x3E00\r
-#define BIT_12_15 0xF000\r
-\r
-#define BIT_16_20 0x001F0000\r
-#define BIT_21_25 0x03E00000\r
-#define BIT_26_27 0x0C000000\r
-\r
-//-------------------------------------------------------------------------\r
-// MDI Control register opcode definitions\r
-//-------------------------------------------------------------------------\r
-#define MDI_WRITE 1 // Phy Write\r
-#define MDI_READ 2 // Phy read\r
-\r
-//-------------------------------------------------------------------------\r
-// PHY 100 MDI Register/Bit Definitions\r
-//-------------------------------------------------------------------------\r
-// MDI register set\r
-#define MDI_CONTROL_REG 0x00 // MDI control register\r
-#define MDI_STATUS_REG 0x01 // MDI Status regiser\r
-#define PHY_ID_REG_1 0x02 // Phy indentification reg (word 1)\r
-#define PHY_ID_REG_2 0x03 // Phy indentification reg (word 2)\r
-#define AUTO_NEG_ADVERTISE_REG 0x04 // Auto-negotiation advertisement\r
-#define AUTO_NEG_LINK_PARTNER_REG 0x05 // Auto-negotiation link partner ability\r
-#define AUTO_NEG_EXPANSION_REG 0x06 // Auto-negotiation expansion\r
-#define AUTO_NEG_NEXT_PAGE_REG 0x07 // Auto-negotiation next page transmit\r
-#define EXTENDED_REG_0 0x10 // Extended reg 0 (Phy 100 modes)\r
-#define EXTENDED_REG_1 0x14 // Extended reg 1 (Phy 100 error indications)\r
-#define NSC_CONG_CONTROL_REG 0x17 // National (TX) congestion control\r
-#define NSC_SPEED_IND_REG 0x19 // National (TX) speed indication\r
-\r
-// MDI Control register bit definitions\r
-#define MDI_CR_COLL_TEST_ENABLE BIT_7 // Collision test enable\r
-#define MDI_CR_FULL_HALF BIT_8 // FDX =1, half duplex =0\r
-#define MDI_CR_RESTART_AUTO_NEG BIT_9 // Restart auto negotiation\r
-#define MDI_CR_ISOLATE BIT_10 // Isolate PHY from MII\r
-#define MDI_CR_POWER_DOWN BIT_11 // Power down\r
-#define MDI_CR_AUTO_SELECT BIT_12 // Auto speed select enable\r
-#define MDI_CR_10_100 BIT_13 // 0 = 10Mbs, 1 = 100Mbs\r
-#define MDI_CR_LOOPBACK BIT_14 // 0 = normal, 1 = loopback\r
-#define MDI_CR_RESET BIT_15 // 0 = normal, 1 = PHY reset\r
-\r
-// MDI Status register bit definitions\r
-#define MDI_SR_EXT_REG_CAPABLE BIT_0 // Extended register capabilities\r
-#define MDI_SR_JABBER_DETECT BIT_1 // Jabber detected\r
-#define MDI_SR_LINK_STATUS BIT_2 // Link Status -- 1 = link\r
-#define MDI_SR_AUTO_SELECT_CAPABLE BIT_3 // Auto speed select capable\r
-#define MDI_SR_REMOTE_FAULT_DETECT BIT_4 // Remote fault detect\r
-#define MDI_SR_AUTO_NEG_COMPLETE BIT_5 // Auto negotiation complete\r
-#define MDI_SR_10T_HALF_DPX BIT_11 // 10BaseT Half Duplex capable\r
-#define MDI_SR_10T_FULL_DPX BIT_12 // 10BaseT full duplex capable\r
-#define MDI_SR_TX_HALF_DPX BIT_13 // TX Half Duplex capable\r
-#define MDI_SR_TX_FULL_DPX BIT_14 // TX full duplex capable\r
-#define MDI_SR_T4_CAPABLE BIT_15 // T4 capable\r
-\r
-// Auto-Negotiation advertisement register bit definitions\r
-#define NWAY_AD_SELCTOR_FIELD BIT_0_4 // identifies supported protocol\r
-#define NWAY_AD_ABILITY BIT_5_12 // technologies that are supported\r
-#define NWAY_AD_10T_HALF_DPX BIT_5 // 10BaseT Half Duplex capable\r
-#define NWAY_AD_10T_FULL_DPX BIT_6 // 10BaseT full duplex capable\r
-#define NWAY_AD_TX_HALF_DPX BIT_7 // TX Half Duplex capable\r
-#define NWAY_AD_TX_FULL_DPX BIT_8 // TX full duplex capable\r
-#define NWAY_AD_T4_CAPABLE BIT_9 // T4 capable\r
-#define NWAY_AD_REMOTE_FAULT BIT_13 // indicates local remote fault\r
-#define NWAY_AD_RESERVED BIT_14 // reserved\r
-#define NWAY_AD_NEXT_PAGE BIT_15 // Next page (not supported)\r
-\r
-// Auto-Negotiation link partner ability register bit definitions\r
-#define NWAY_LP_SELCTOR_FIELD BIT_0_4 // identifies supported protocol\r
-#define NWAY_LP_ABILITY BIT_5_9 // technologies that are supported\r
-#define NWAY_LP_REMOTE_FAULT BIT_13 // indicates partner remote fault\r
-#define NWAY_LP_ACKNOWLEDGE BIT_14 // acknowledge\r
-#define NWAY_LP_NEXT_PAGE BIT_15 // Next page (not supported)\r
-\r
-// Auto-Negotiation expansion register bit definitions\r
-#define NWAY_EX_LP_NWAY BIT_0 // link partner is NWAY\r
-#define NWAY_EX_PAGE_RECEIVED BIT_1 // link code word received\r
-#define NWAY_EX_NEXT_PAGE_ABLE BIT_2 // local is next page able\r
-#define NWAY_EX_LP_NEXT_PAGE_ABLE BIT_3 // partner is next page able\r
-#define NWAY_EX_PARALLEL_DET_FLT BIT_4 // parallel detection fault\r
-#define NWAY_EX_RESERVED BIT_5_15 // reserved\r
-\r
-\r
-// PHY 100 Extended Register 0 bit definitions\r
-#define PHY_100_ER0_FDX_INDIC BIT_0 // 1 = FDX, 0 = half duplex\r
-#define PHY_100_ER0_SPEED_INDIC BIT_1 // 1 = 100mbs, 0= 10mbs\r
-#define PHY_100_ER0_WAKE_UP BIT_2 // Wake up DAC\r
-#define PHY_100_ER0_RESERVED BIT_3_4 // Reserved\r
-#define PHY_100_ER0_REV_CNTRL BIT_5_7 // Revsion control (A step = 000)\r
-#define PHY_100_ER0_FORCE_FAIL BIT_8 // Force Fail is enabled\r
-#define PHY_100_ER0_TEST BIT_9_13 // Revsion control (A step = 000)\r
-#define PHY_100_ER0_LINKDIS BIT_14 // Link integrity test is disabled\r
-#define PHY_100_ER0_JABDIS BIT_15 // Jabber function is disabled\r
-\r
-\r
-// PHY 100 Extended Register 1 bit definitions\r
-#define PHY_100_ER1_RESERVED BIT_0_8 // Reserved\r
-#define PHY_100_ER1_CH2_DET_ERR BIT_9 // Channel 2 EOF detection error\r
-#define PHY_100_ER1_MANCH_CODE_ERR BIT_10 // Manchester code error\r
-#define PHY_100_ER1_EOP_ERR BIT_11 // EOP error\r
-#define PHY_100_ER1_BAD_CODE_ERR BIT_12 // bad code error\r
-#define PHY_100_ER1_INV_CODE_ERR BIT_13 // invalid code error\r
-#define PHY_100_ER1_DC_BAL_ERR BIT_14 // DC balance error\r
-#define PHY_100_ER1_PAIR_SKEW_ERR BIT_15 // Pair skew error\r
-\r
-// National Semiconductor TX phy congestion control register bit definitions\r
-#define NSC_TX_CONG_TXREADY BIT_10 // Makes TxReady an input\r
-#define NSC_TX_CONG_ENABLE BIT_8 // Enables congestion control\r
-#define NSC_TX_CONG_F_CONNECT BIT_5 // Enables congestion control\r
-\r
-// National Semiconductor TX phy speed indication register bit definitions\r
-#define NSC_TX_SPD_INDC_SPEED BIT_6 // 0 = 100mb, 1=10mb\r
-\r
-//-------------------------------------------------------------------------\r
-// Phy related constants\r
-//-------------------------------------------------------------------------\r
-#define PHY_503 0\r
-#define PHY_100_A 0x000003E0\r
-#define PHY_100_C 0x035002A8\r
-#define PHY_TX_ID 0x015002A8\r
-#define PHY_NSC_TX 0x5c002000\r
-#define PHY_OTHER 0xFFFF\r
-\r
-#define PHY_MODEL_REV_ID_MASK 0xFFF0FFFF\r
-#define PARALLEL_DETECT 0\r
-#define N_WAY 1\r
-\r
-#define RENEGOTIATE_TIME 35 // (3.5 Seconds)\r
-\r
-#define CONNECTOR_AUTO 0\r
-#define CONNECTOR_TPE 1\r
-#define CONNECTOR_MII 2\r
-\r
-//-------------------------------------------------------------------------\r
-\r
-/* The Speedo3 Rx and Tx frame/buffer descriptors. */\r
-#pragma pack(1)\r
-struct CB_Header { /* A generic descriptor. */\r
- UINT16 status; /* Offset 0. */\r
- UINT16 command; /* Offset 2. */\r
- UINT32 link; /* struct descriptor * */\r
-};\r
-\r
-/* transmit command block structure */\r
-#pragma pack(1)\r
-typedef struct s_TxCB {\r
- struct CB_Header cb_header;\r
- UINT32 PhysTBDArrayAddres; /* address of an array that contains\r
- physical TBD pointers */\r
- UINT16 ByteCount; /* immediate data count = 0 always */\r
- UINT8 Threshold;\r
- UINT8 TBDCount;\r
- UINT8 ImmediateData[TX_BUFFER_SIZE];\r
- /* following fields are not seen by the 82557 */\r
- struct TBD {\r
- UINT32 phys_buf_addr;\r
- UINT32 buf_len;\r
- } TBDArray[MAX_XMIT_FRAGMENTS];\r
- UINT32 PhysArrayAddr; /* in case the one in the header is lost */\r
- UINT32 PhysTCBAddress; /* for this TCB */\r
- struct s_TxCB *NextTCBVirtualLinkPtr;\r
- struct s_TxCB *PrevTCBVirtualLinkPtr;\r
- UINT64 free_data_ptr; // to be given to the upper layer when this xmit completes1\r
-}TxCB;\r
-\r
-/* The Speedo3 Rx and Tx buffer descriptors. */\r
-#pragma pack(1)\r
-typedef struct s_RxFD { /* Receive frame descriptor. */\r
- struct CB_Header cb_header;\r
- UINT32 rx_buf_addr; /* VOID * */\r
- UINT16 ActualCount;\r
- UINT16 RFDSize;\r
- UINT8 RFDBuffer[RX_BUFFER_SIZE];\r
- UINT8 forwarded;\r
- UINT8 junk[3];\r
-}RxFD;\r
-\r
-/* Elements of the RxFD.status word. */\r
-#define RX_COMPLETE 0x8000\r
-#define RX_FRAME_OK 0x2000\r
-\r
-/* Elements of the dump_statistics block. This block must be lword aligned. */\r
-#pragma pack(1)\r
-struct speedo_stats {\r
- UINT32 tx_good_frames;\r
- UINT32 tx_coll16_errs;\r
- UINT32 tx_late_colls;\r
- UINT32 tx_underruns;\r
- UINT32 tx_lost_carrier;\r
- UINT32 tx_deferred;\r
- UINT32 tx_one_colls;\r
- UINT32 tx_multi_colls;\r
- UINT32 tx_total_colls;\r
- UINT32 rx_good_frames;\r
- UINT32 rx_crc_errs;\r
- UINT32 rx_align_errs;\r
- UINT32 rx_resource_errs;\r
- UINT32 rx_overrun_errs;\r
- UINT32 rx_colls_errs;\r
- UINT32 rx_runt_errs;\r
- UINT32 done_marker;\r
-};\r
-#pragma pack()\r
-\r
-\r
-struct Krn_Mem{\r
- RxFD rx_ring[RX_BUFFER_COUNT];\r
- TxCB tx_ring[TX_BUFFER_COUNT];\r
- struct speedo_stats statistics;\r
-};\r
-#define MEMORY_NEEDED sizeof(struct Krn_Mem)\r
-\r
-/* The parameters for a CmdConfigure operation.\r
- There are so many options that it would be difficult to document each bit.\r
- We mostly use the default or recommended settings.\r
-*/\r
-\r
-/*\r
- *--------------------------------------------------------------------------\r
- * Configuration CB Parameter Bit Definitions\r
- *--------------------------------------------------------------------------\r
- */\r
-// - Byte 0 (Default Value = 16h)\r
-#define CFIG_BYTE_COUNT 0x16 // 22 Configuration Bytes\r
-\r
-//- Byte 1 (Default Value = 88h)\r
-#define CFIG_TXRX_FIFO_LIMIT 0x88\r
-\r
-//- Byte 2 (Default Value = 0)\r
-#define CFIG_ADAPTIVE_IFS 0\r
-\r
-//- Byte 3 (Default Value = 0, ALWAYS. This byte is RESERVED)\r
-#define CFIG_RESERVED 0\r
-\r
-//- Byte 4 (Default Value = 0. Default implies that Rx DMA cannot be\r
-//- preempted).\r
-#define CFIG_RXDMA_BYTE_COUNT 0\r
-\r
-//- Byte 5 (Default Value = 80h. Default implies that Tx DMA cannot be\r
-//- preempted. However, setting these counters is enabled.)\r
-#define CFIG_DMBC_ENABLE 0x80\r
-\r
-//- Byte 6 (Default Value = 33h. Late SCB enabled, No TNO interrupts,\r
-//- CNA interrupts and do not save bad frames.)\r
-#define CFIG_LATE_SCB 1 // BIT 0\r
-#define CFIG_TNO_INTERRUPT 0x4 // BIT 2\r
-#define CFIG_CI_INTERRUPT 0x8 // BIT 3\r
-#define CFIG_SAVE_BAD_FRAMES 0x80 // BIT_7\r
-\r
-//- Byte 7 (Default Value = 7h. Discard short frames automatically and\r
-//- attempt upto 3 retries on transmit.)\r
-#define CFIG_DISCARD_SHORTRX 0x00001\r
-#define CFIG_URUN_RETRY BIT_1 OR BIT_2\r
-\r
-//- Byte 8 (Default Value = 1. Enable MII mode.)\r
-#define CFIG_503_MII BIT_0\r
-\r
-//- Byte 9 (Default Value = 0, ALWAYS)\r
-\r
-//- Byte 10 (Default Value = 2Eh)\r
-#define CFIG_NSAI BIT_3\r
-#define CFIG_PREAMBLE_LENGTH BIT_5 ;- Bit 5-4 = 1-0\r
-#define CFIG_NO_LOOPBACK 0\r
-#define CFIG_INTERNAL_LOOPBACK BIT_6\r
-#define CFIG_EXT_LOOPBACK BIT_7\r
-#define CFIG_EXT_PIN_LOOPBACK BIT_6 OR BIT_7\r
-\r
-//- Byte 11 (Default Value = 0)\r
-#define CFIG_LINEAR_PRIORITY 0\r
-\r
-//- Byte 12 (Default Value = 60h)\r
-#define CFIG_LPRIORITY_MODE 0\r
-#define CFIG_IFS 6 ;- 6 * 16 = 96\r
-\r
-//- Byte 13 (Default Value = 0, ALWAYS)\r
-\r
-//- Byte 14 (Default Value = 0F2h, ALWAYS)\r
-\r
-//- Byte 15 (Default Value = E8h)\r
-#define CFIG_PROMISCUOUS_MODE BIT_0\r
-#define CFIG_BROADCAST_DISABLE BIT_1\r
-#define CFIG_CRS_CDT BIT_7\r
-\r
-//- Byte 16 (Default Value = 0, ALWAYS)\r
-\r
-//- Byte 17 (Default Value = 40h, ALWAYS)\r
-\r
-//- Byte 18 (Default Value = F2h)\r
-#define CFIG_STRIPPING BIT_0\r
-#define CFIG_PADDING BIT_1\r
-#define CFIG_RX_CRC_TRANSFER BIT_2\r
-\r
-//- Byte 19 (Default Value = 80h)\r
-#define CFIG_FORCE_FDX BIT_6\r
-#define CFIG_FDX_PIN_ENABLE BIT_7\r
-\r
-//- Byte 20 (Default Value = 3Fh)\r
-#define CFIG_MULTI_IA BIT_6\r
-\r
-//- Byte 21 (Default Value = 05)\r
-#define CFIG_MC_ALL BIT_3\r
-\r
-/*-----------------------------------------------------------------------*/\r
-#define D102_REVID 0x0b\r
-\r
-#define HALF_DUPLEX 1\r
-#define FULL_DUPLEX 2\r
-\r
-typedef struct s_data_instance {\r
-\r
- UINT16 State; // stopped, started or initialized\r
- UINT16 Bus;\r
- UINT8 Device;\r
- UINT8 Function;\r
- UINT16 VendorID;\r
- UINT16 DeviceID;\r
- UINT16 RevID;\r
- UINT16 SubVendorID;\r
- UINT16 SubSystemID;\r
-\r
- UINT8 PermNodeAddress[PXE_MAC_LENGTH];\r
- UINT8 CurrentNodeAddress[PXE_MAC_LENGTH];\r
- UINT8 BroadcastNodeAddress[PXE_MAC_LENGTH];\r
- UINT32 Config[MAX_PCI_CONFIG_LEN];\r
- UINT32 NVData[MAX_EEPROM_LEN];\r
-\r
- UINT32 ioaddr;\r
- UINT32 flash_addr;\r
-\r
- UINT16 LinkSpeed; // actual link speed setting\r
- UINT16 LinkSpeedReq; // requested (forced) link speed\r
- UINT8 DuplexReq; // requested duplex\r
- UINT8 Duplex; // Duplex set\r
- UINT8 CableDetect; // 1 to detect and 0 not to detect the cable\r
- UINT8 LoopBack;\r
-\r
- UINT16 TxBufCnt;\r
- UINT16 TxBufSize;\r
- UINT16 RxBufCnt;\r
- UINT16 RxBufSize;\r
- UINT32 RxTotals;\r
- UINT32 TxTotals;\r
-\r
- UINT16 int_mask;\r
- UINT16 Int_Status;\r
- UINT16 PhyRecord[2]; // primary and secondary PHY record registers from eeprom\r
- UINT8 PhyAddress;\r
- UINT8 int_num;\r
- UINT16 NVData_Len;\r
- UINT32 MemoryLength;\r
-\r
- RxFD *rx_ring; // array of rx buffers\r
- TxCB *tx_ring; // array of tx buffers\r
- struct speedo_stats *statistics;\r
- TxCB *FreeTxHeadPtr;\r
- TxCB *FreeTxTailPtr;\r
- RxFD *RFDTailPtr;\r
-\r
- UINT64 rx_phy_addr; // physical addresses\r
- UINT64 tx_phy_addr;\r
- UINT64 stat_phy_addr;\r
- UINT64 MemoryPtr;\r
- UINT64 Mapped_MemoryPtr;\r
-\r
- UINT64 xmit_done[TX_BUFFER_COUNT << 1]; // circular buffer\r
- UINT16 xmit_done_head; // index into the xmit_done array\r
- UINT16 xmit_done_tail; // where are we filling now (index into xmit_done)\r
- UINT16 cur_rx_ind; // current RX Q head index\r
- UINT16 FreeCBCount;\r
-\r
- BOOLEAN in_interrupt;\r
- BOOLEAN in_transmit;\r
- BOOLEAN Receive_Started;\r
- UINT8 Rx_Filter;\r
- UINT8 VersionFlag; // UNDI30 or UNDI31??\r
- UINT8 rsvd[3];\r
-\r
- struct mc{\r
- UINT16 reserved [3]; // padding for this structure to make it 8 byte aligned\r
- UINT16 list_len;\r
- UINT8 mc_list[MAX_MCAST_ADDRESS_CNT][PXE_MAC_LENGTH]; // 8*32 is the size\r
- } mcast_list;\r
-\r
- UINT64 Unique_ID;\r
-\r
- EFI_PCI_IO_PROTOCOL *Io_Function;\r
- //\r
- // Original PCI attributes\r
- //\r
- UINT64 OriginalPciAttributes;\r
-\r
- VOID (*Delay_30)(UINTN); // call back routine\r
- VOID (*Virt2Phys_30)(UINT64 virtual_addr, UINT64 physical_ptr); // call back routine\r
- VOID (*Block_30)(UINT32 enable); // call back routine\r
- VOID (*Mem_Io_30)(UINT8 read_write, UINT8 len, UINT64 port, UINT64 buf_addr);\r
- VOID (*Delay)(UINT64, UINTN); // call back routine\r
- VOID (*Virt2Phys)(UINT64 unq_id, UINT64 virtual_addr, UINT64 physical_ptr); // call back routine\r
- VOID (*Block)(UINT64 unq_id, UINT32 enable); // call back routine\r
- VOID (*Mem_Io)(UINT64 unq_id, UINT8 read_write, UINT8 len, UINT64 port,\r
- UINT64 buf_addr);\r
- VOID (*Map_Mem)(UINT64 unq_id, UINT64 virtual_addr, UINT32 size,\r
- UINT32 Direction, UINT64 mapped_addr);\r
- VOID (*UnMap_Mem)(UINT64 unq_id, UINT64 virtual_addr, UINT32 size,\r
- UINT32 Direction, UINT64 mapped_addr);\r
- VOID (*Sync_Mem)(UINT64 unq_id, UINT64 virtual_addr,\r
- UINT32 size, UINT32 Direction, UINT64 mapped_addr);\r
-} NIC_DATA_INSTANCE;\r
-\r
-#pragma pack(1)\r
-struct MC_CB_STRUCT{\r
- UINT16 count;\r
- UINT8 m_list[MAX_MCAST_ADDRESS_CNT][ETHER_MAC_ADDR_LEN];\r
-};\r
-#pragma pack()\r
-\r
-#define FOUR_GIGABYTE (UINT64)0x100000000ULL\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
- Initialization functions for EFI UNDI32 driver.\r
-\r
-Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Undi32.h"\r
-//\r
-// Global Variables\r
-//\r
-\r
-PXE_SW_UNDI *pxe_31 = NULL; // 3.1 entry\r
-UNDI32_DEV *UNDI32DeviceList[MAX_NIC_INTERFACES];\r
-UNDI_CONFIG_TABLE *UndiDataPointer = NULL;\r
-\r
-//\r
-// UNDI Class Driver Global Variables\r
-//\r
-EFI_DRIVER_BINDING_PROTOCOL gUndiDriverBinding = {\r
- UndiDriverSupported,\r
- UndiDriverStart,\r
- UndiDriverStop,\r
- 0xa,\r
- NULL,\r
- NULL\r
-};\r
-\r
-\r
-/**\r
- When address mapping changes to virtual this should make the appropriate\r
- address conversions.\r
-\r
- (Standard Event handler)\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-UndiNotifyVirtual (\r
- EFI_EVENT Event,\r
- VOID *Context\r
- )\r
-{\r
- UINT16 Index;\r
- VOID *Pxe31Pointer;\r
-\r
- if (pxe_31 != NULL) {\r
- Pxe31Pointer = (VOID *) pxe_31;\r
-\r
- EfiConvertPointer (\r
- EFI_OPTIONAL_PTR,\r
- (VOID **) &Pxe31Pointer\r
- );\r
-\r
- //\r
- // UNDI32DeviceList is an array of pointers\r
- //\r
- for (Index = 0; Index < (pxe_31->IFcnt | pxe_31->IFcntExt << 8); Index++) {\r
- UNDI32DeviceList[Index]->NIIProtocol_31.Id = (UINT64) (UINTN) Pxe31Pointer;\r
- EfiConvertPointer (\r
- EFI_OPTIONAL_PTR,\r
- (VOID **) &(UNDI32DeviceList[Index])\r
- );\r
- }\r
-\r
- EfiConvertPointer (\r
- EFI_OPTIONAL_PTR,\r
- (VOID **) &(pxe_31->EntryPoint)\r
- );\r
- pxe_31 = Pxe31Pointer;\r
- }\r
-\r
- for (Index = 0; Index <= PXE_OPCODE_LAST_VALID; Index++) {\r
- EfiConvertPointer (\r
- EFI_OPTIONAL_PTR,\r
- (VOID **) &api_table[Index].api_ptr\r
- );\r
- }\r
-}\r
-\r
-\r
-/**\r
- When EFI is shuting down the boot services, we need to install a\r
- configuration table for UNDI to work at runtime!\r
-\r
- (Standard Event handler)\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-UndiNotifyReadyToBoot (\r
- EFI_EVENT Event,\r
- VOID *Context\r
- )\r
-{\r
- InstallConfigTable ();\r
-}\r
-\r
-\r
-/**\r
- Test to see if this driver supports ControllerHandle. Any ControllerHandle\r
- than contains a DevicePath, PciIo protocol, Class code of 2, Vendor ID of 0x8086,\r
- and DeviceId of (D100_DEVICE_ID || D102_DEVICE_ID || ICH3_DEVICE_ID_1 ||\r
- ICH3_DEVICE_ID_2 || ICH3_DEVICE_ID_3 || ICH3_DEVICE_ID_4 || ICH3_DEVICE_ID_5 ||\r
- ICH3_DEVICE_ID_6 || ICH3_DEVICE_ID_7 || ICH3_DEVICE_ID_8) can be supported.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval other This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UndiDriverSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- PCI_TYPE00 Pci;\r
-\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- NULL,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_TEST_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- sizeof (PCI_CONFIG_HEADER),\r
- &Pci\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- Status = EFI_UNSUPPORTED;\r
-\r
- if (Pci.Hdr.ClassCode[2] == 0x02 && Pci.Hdr.VendorId == PCI_VENDOR_ID_INTEL) {\r
- switch (Pci.Hdr.DeviceId) {\r
- case D100_DEVICE_ID:\r
- case D102_DEVICE_ID:\r
- case ICH3_DEVICE_ID_1:\r
- case ICH3_DEVICE_ID_2:\r
- case ICH3_DEVICE_ID_3:\r
- case ICH3_DEVICE_ID_4:\r
- case ICH3_DEVICE_ID_5:\r
- case ICH3_DEVICE_ID_6:\r
- case ICH3_DEVICE_ID_7:\r
- case ICH3_DEVICE_ID_8:\r
- case 0x1039:\r
- case 0x103A:\r
- case 0x103B:\r
- case 0x103C:\r
- case 0x103D:\r
- case 0x103E:\r
- case 0x1050:\r
- case 0x1051:\r
- case 0x1052:\r
- case 0x1053:\r
- case 0x1054:\r
- case 0x1055:\r
- case 0x1056:\r
- case 0x1057:\r
- case 0x1059:\r
- case 0x1064:\r
- Status = EFI_SUCCESS;\r
- }\r
- }\r
- }\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Start this driver on Controller by opening PciIo and DevicePath protocol.\r
- Initialize PXE structures, create a copy of the Controller Device Path with the\r
- NIC's MAC address appended to it, install the NetworkInterfaceIdentifier protocol\r
- on the newly created Device Path.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to work with.\r
- @param RemainingDevicePath Not used, always produce all possible children.\r
-\r
- @retval EFI_SUCCESS This driver is added to Controller.\r
- @retval other This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UndiDriverStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH_PROTOCOL *UndiDevicePath;\r
- PCI_CONFIG_HEADER *CfgHdr;\r
- UNDI32_DEV *UNDI32Device;\r
- UINT16 NewCommand;\r
- UINT8 *TmpPxePointer;\r
- EFI_PCI_IO_PROTOCOL *PciIoFncs;\r
- UINTN Len;\r
- UINT64 Supports;\r
- BOOLEAN PciAttributesSaved;\r
-\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIoFncs,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &UndiDevicePath,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return Status;\r
- }\r
-\r
- PciAttributesSaved = FALSE;\r
-\r
- Status = gBS->AllocatePool (\r
- EfiRuntimeServicesData,\r
- sizeof (UNDI32_DEV),\r
- (VOID **) &UNDI32Device\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto UndiError;\r
- }\r
-\r
- ZeroMem ((CHAR8 *) UNDI32Device, sizeof (UNDI32_DEV));\r
-\r
- //\r
- // Get original PCI attributes\r
- //\r
- Status = PciIoFncs->Attributes (\r
- PciIoFncs,\r
- EfiPciIoAttributeOperationGet,\r
- 0,\r
- &UNDI32Device->NicInfo.OriginalPciAttributes\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto UndiErrorDeleteDevice;\r
- }\r
- PciAttributesSaved = TRUE;\r
-\r
- //\r
- // allocate and initialize both (old and new) the !pxe structures here,\r
- // there should only be one copy of each of these structure for any number\r
- // of NICs this undi supports. Also, these structures need to be on a\r
- // paragraph boundary as per the spec. so, while allocating space for these,\r
- // make sure that there is space for 2 !pxe structures (old and new) and a\r
- // 32 bytes padding for alignment adjustment (in case)\r
- //\r
- TmpPxePointer = NULL;\r
- if (pxe_31 == NULL) {\r
- Status = gBS->AllocatePool (\r
- EfiRuntimeServicesData,\r
- (sizeof (PXE_SW_UNDI) + sizeof (PXE_SW_UNDI) + 32),\r
- (VOID **) &TmpPxePointer\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto UndiErrorDeleteDevice;\r
- }\r
-\r
- ZeroMem (\r
- TmpPxePointer,\r
- sizeof (PXE_SW_UNDI) + sizeof (PXE_SW_UNDI) + 32\r
- );\r
- //\r
- // check for paragraph alignment here, assuming that the pointer is\r
- // already 8 byte aligned.\r
- //\r
- if (((UINTN) TmpPxePointer & 0x0F) != 0) {\r
- pxe_31 = (PXE_SW_UNDI *) ((UINTN) (TmpPxePointer + 8));\r
- } else {\r
- pxe_31 = (PXE_SW_UNDI *) TmpPxePointer;\r
- }\r
-\r
- PxeStructInit (pxe_31);\r
- }\r
-\r
- UNDI32Device->NIIProtocol_31.Id = (UINT64) (UINTN) (pxe_31);\r
-\r
- Status = PciIoFncs->Attributes (\r
- PciIoFncs,\r
- EfiPciIoAttributeOperationSupported,\r
- 0,\r
- &Supports\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Supports &= EFI_PCI_DEVICE_ENABLE;\r
- Status = PciIoFncs->Attributes (\r
- PciIoFncs,\r
- EfiPciIoAttributeOperationEnable,\r
- Supports,\r
- NULL\r
- );\r
- }\r
- //\r
- // Read all the registers from device's PCI Configuration space\r
- //\r
- Status = PciIoFncs->Pci.Read (\r
- PciIoFncs,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- MAX_PCI_CONFIG_LEN,\r
- &UNDI32Device->NicInfo.Config\r
- );\r
-\r
- CfgHdr = (PCI_CONFIG_HEADER *) &(UNDI32Device->NicInfo.Config[0]);\r
-\r
- //\r
- // make sure that this device is a PCI bus master\r
- //\r
-\r
- NewCommand = (UINT16) (CfgHdr->Command | PCI_COMMAND_MASTER | PCI_COMMAND_IO);\r
- if (CfgHdr->Command != NewCommand) {\r
- PciIoFncs->Pci.Write (\r
- PciIoFncs,\r
- EfiPciIoWidthUint16,\r
- PCI_COMMAND,\r
- 1,\r
- &NewCommand\r
- );\r
- CfgHdr->Command = NewCommand;\r
- }\r
-\r
- //\r
- // make sure that the latency timer is at least 32\r
- //\r
- if (CfgHdr->LatencyTimer < 32) {\r
- CfgHdr->LatencyTimer = 32;\r
- PciIoFncs->Pci.Write (\r
- PciIoFncs,\r
- EfiPciIoWidthUint8,\r
- PCI_LATENCY_TIMER,\r
- 1,\r
- &CfgHdr->LatencyTimer\r
- );\r
- }\r
- //\r
- // the IfNum index for the current interface will be the total number\r
- // of interfaces initialized so far\r
- //\r
- UNDI32Device->NIIProtocol_31.IfNum = pxe_31->IFcnt | pxe_31->IFcntExt << 8;\r
-\r
- PxeUpdate (&UNDI32Device->NicInfo, pxe_31);\r
-\r
- UNDI32Device->NicInfo.Io_Function = PciIoFncs;\r
- UNDI32DeviceList[UNDI32Device->NIIProtocol_31.IfNum] = UNDI32Device;\r
- UNDI32Device->Undi32BaseDevPath = UndiDevicePath;\r
-\r
- Status = AppendMac2DevPath (\r
- &UNDI32Device->Undi32DevPath,\r
- UNDI32Device->Undi32BaseDevPath,\r
- &UNDI32Device->NicInfo\r
- );\r
-\r
- if (Status != 0) {\r
- goto UndiErrorDeletePxe;\r
- }\r
-\r
- UNDI32Device->Signature = UNDI_DEV_SIGNATURE;\r
-\r
- UNDI32Device->NIIProtocol_31.Revision = EFI_NETWORK_INTERFACE_IDENTIFIER_PROTOCOL_REVISION_31;\r
- UNDI32Device->NIIProtocol_31.Type = EfiNetworkInterfaceUndi;\r
- UNDI32Device->NIIProtocol_31.MajorVer = PXE_ROMID_MAJORVER;\r
- UNDI32Device->NIIProtocol_31.MinorVer = PXE_ROMID_MINORVER_31;\r
- UNDI32Device->NIIProtocol_31.ImageSize = 0;\r
- UNDI32Device->NIIProtocol_31.ImageAddr = 0;\r
- UNDI32Device->NIIProtocol_31.Ipv6Supported = TRUE;\r
-\r
- UNDI32Device->NIIProtocol_31.StringId[0] = 'U';\r
- UNDI32Device->NIIProtocol_31.StringId[1] = 'N';\r
- UNDI32Device->NIIProtocol_31.StringId[2] = 'D';\r
- UNDI32Device->NIIProtocol_31.StringId[3] = 'I';\r
-\r
- UNDI32Device->DeviceHandle = NULL;\r
-\r
- UNDI32Device->Aip.GetInformation = UndiAipGetInfo;\r
- UNDI32Device->Aip.SetInformation = UndiAipSetInfo;\r
- UNDI32Device->Aip.GetSupportedTypes = UndiAipGetSupportedTypes;\r
-\r
- //\r
- // install both the 3.0 and 3.1 NII protocols.\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &UNDI32Device->DeviceHandle,\r
- &gEfiNetworkInterfaceIdentifierProtocolGuid_31,\r
- &UNDI32Device->NIIProtocol_31,\r
- &gEfiDevicePathProtocolGuid,\r
- UNDI32Device->Undi32DevPath,\r
- &gEfiAdapterInformationProtocolGuid,\r
- &UNDI32Device->Aip,\r
- NULL\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto UndiErrorDeleteDevicePath;\r
- }\r
-\r
- //\r
- // if the table exists, free it and alloc again, or alloc it directly\r
- //\r
- if (UndiDataPointer != NULL) {\r
- Status = gBS->FreePool(UndiDataPointer);\r
- }\r
- if (EFI_ERROR (Status)) {\r
- goto UndiErrorDeleteDevicePath;\r
- }\r
-\r
- Len = ((pxe_31->IFcnt|pxe_31->IFcntExt << 8)* sizeof (UndiDataPointer->NII_entry)) + sizeof (UndiDataPointer);\r
- Status = gBS->AllocatePool (EfiRuntimeServicesData, Len, (VOID **) &UndiDataPointer);\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto UndiErrorAllocDataPointer;\r
- }\r
-\r
- //\r
- // Open For Child Device\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIoFncs,\r
- This->DriverBindingHandle,\r
- UNDI32Device->DeviceHandle,\r
- EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER\r
- );\r
-\r
- return EFI_SUCCESS;\r
-UndiErrorAllocDataPointer:\r
- gBS->UninstallMultipleProtocolInterfaces (\r
- &UNDI32Device->DeviceHandle,\r
- &gEfiNetworkInterfaceIdentifierProtocolGuid_31,\r
- &UNDI32Device->NIIProtocol_31,\r
- &gEfiDevicePathProtocolGuid,\r
- UNDI32Device->Undi32DevPath,\r
- &gEfiAdapterInformationProtocolGuid,\r
- &UNDI32Device->Aip,\r
- NULL\r
- );\r
-\r
-UndiErrorDeleteDevicePath:\r
- UNDI32DeviceList[UNDI32Device->NIIProtocol_31.IfNum] = NULL;\r
- gBS->FreePool (UNDI32Device->Undi32DevPath);\r
-\r
-UndiErrorDeletePxe:\r
- PxeUpdate (NULL, pxe_31);\r
- if (TmpPxePointer != NULL) {\r
- gBS->FreePool (TmpPxePointer);\r
-\r
- }\r
-\r
-UndiErrorDeleteDevice:\r
- if (PciAttributesSaved) {\r
- //\r
- // Restore original PCI attributes\r
- //\r
- PciIoFncs->Attributes (\r
- PciIoFncs,\r
- EfiPciIoAttributeOperationSet,\r
- UNDI32Device->NicInfo.OriginalPciAttributes,\r
- NULL\r
- );\r
- }\r
-\r
- gBS->FreePool (UNDI32Device);\r
-\r
-UndiError:\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Stop this driver on Controller by removing NetworkInterfaceIdentifier protocol and\r
- closing the DevicePath and PciIo protocols on Controller.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to stop driver on.\r
- @param NumberOfChildren How many children need to be stopped.\r
- @param ChildHandleBuffer Not used.\r
-\r
- @retval EFI_SUCCESS This driver is removed Controller.\r
- @retval other This driver was not removed from this device.\r
-\r
-**/\r
-// TODO: EFI_DEVICE_ERROR - add return value to function comment\r
-EFI_STATUS\r
-EFIAPI\r
-UndiDriverStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- BOOLEAN AllChildrenStopped;\r
- UINTN Index;\r
- UNDI32_DEV *UNDI32Device;\r
- EFI_NETWORK_INTERFACE_IDENTIFIER_PROTOCOL *NIIProtocol;\r
-\r
- //\r
- // Complete all outstanding transactions to Controller.\r
- // Don't allow any new transaction to Controller to be started.\r
- //\r
- if (NumberOfChildren == 0) {\r
-\r
- //\r
- // Close the bus driver\r
- //\r
- Status = gBS->CloseProtocol (\r
- Controller,\r
- &gEfiDevicePathProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- Status = gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return Status;\r
- }\r
-\r
- AllChildrenStopped = TRUE;\r
-\r
- for (Index = 0; Index < NumberOfChildren; Index++) {\r
-\r
- Status = gBS->OpenProtocol (\r
- ChildHandleBuffer[Index],\r
- &gEfiNetworkInterfaceIdentifierProtocolGuid_31,\r
- (VOID **) &NIIProtocol,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (!EFI_ERROR (Status)) {\r
-\r
- UNDI32Device = UNDI_DEV_FROM_THIS (NIIProtocol);\r
-\r
- Status = gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- ChildHandleBuffer[Index]\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = gBS->UninstallMultipleProtocolInterfaces (\r
- ChildHandleBuffer[Index],\r
- &gEfiDevicePathProtocolGuid,\r
- UNDI32Device->Undi32DevPath,\r
- &gEfiNetworkInterfaceIdentifierProtocolGuid_31,\r
- &UNDI32Device->NIIProtocol_31,\r
- NULL\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Restore original PCI attributes\r
- //\r
- Status = UNDI32Device->NicInfo.Io_Function->Attributes (\r
- UNDI32Device->NicInfo.Io_Function,\r
- EfiPciIoAttributeOperationSet,\r
- UNDI32Device->NicInfo.OriginalPciAttributes,\r
- NULL\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- gBS->FreePool (UNDI32Device->Undi32DevPath);\r
- gBS->FreePool (UNDI32Device);\r
-\r
- }\r
- }\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- AllChildrenStopped = FALSE;\r
- }\r
- }\r
-\r
- if (!AllChildrenStopped) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-\r
-}\r
-\r
-\r
-/**\r
- Use the EFI boot services to produce a pause. This is also the routine which\r
- gets replaced during RunTime by the O/S in the NIC_DATA_INSTANCE so it can\r
- do it's own pause.\r
-\r
- @param UnqId Runtime O/S routine might use this, this temp\r
- routine does not use it\r
- @param MicroSeconds Determines the length of pause.\r
-\r
- @return none\r
-\r
-**/\r
-VOID\r
-TmpDelay (\r
- IN UINT64 UnqId,\r
- IN UINTN MicroSeconds\r
- )\r
-{\r
- gBS->Stall ((UINT32) MicroSeconds);\r
-}\r
-\r
-\r
-/**\r
- Use the PCI IO abstraction to issue memory or I/O reads and writes. This is also the routine which\r
- gets replaced during RunTime by the O/S in the NIC_DATA_INSTANCE so it can do it's own I/O abstractions.\r
-\r
- @param UnqId Runtime O/S routine may use this field, this temp\r
- routine does not.\r
- @param ReadWrite Determine if it is an I/O or Memory Read/Write\r
- Operation.\r
- @param Len Determines the width of the data operation.\r
- @param Port What port to Read/Write from.\r
- @param BuffAddr Address to read to or write from.\r
-\r
- @return none\r
-\r
-**/\r
-VOID\r
-TmpMemIo (\r
- IN UINT64 UnqId,\r
- IN UINT8 ReadWrite,\r
- IN UINT8 Len,\r
- IN UINT64 Port,\r
- IN UINT64 BuffAddr\r
- )\r
-{\r
- EFI_PCI_IO_PROTOCOL_WIDTH Width;\r
- NIC_DATA_INSTANCE *AdapterInfo;\r
-\r
- Width = (EFI_PCI_IO_PROTOCOL_WIDTH) 0;\r
- AdapterInfo = (NIC_DATA_INSTANCE *) (UINTN) UnqId;\r
- switch (Len) {\r
- case 2:\r
- Width = (EFI_PCI_IO_PROTOCOL_WIDTH) 1;\r
- break;\r
-\r
- case 4:\r
- Width = (EFI_PCI_IO_PROTOCOL_WIDTH) 2;\r
- break;\r
-\r
- case 8:\r
- Width = (EFI_PCI_IO_PROTOCOL_WIDTH) 3;\r
- break;\r
- }\r
-\r
- switch (ReadWrite) {\r
- case PXE_IO_READ:\r
- AdapterInfo->Io_Function->Io.Read (\r
- AdapterInfo->Io_Function,\r
- Width,\r
- 1,\r
- Port,\r
- 1,\r
- (VOID *) (UINTN) (BuffAddr)\r
- );\r
- break;\r
-\r
- case PXE_IO_WRITE:\r
- AdapterInfo->Io_Function->Io.Write (\r
- AdapterInfo->Io_Function,\r
- Width,\r
- 1,\r
- Port,\r
- 1,\r
- (VOID *) (UINTN) (BuffAddr)\r
- );\r
- break;\r
-\r
- case PXE_MEM_READ:\r
- AdapterInfo->Io_Function->Mem.Read (\r
- AdapterInfo->Io_Function,\r
- Width,\r
- 0,\r
- Port,\r
- 1,\r
- (VOID *) (UINTN) (BuffAddr)\r
- );\r
- break;\r
-\r
- case PXE_MEM_WRITE:\r
- AdapterInfo->Io_Function->Mem.Write (\r
- AdapterInfo->Io_Function,\r
- Width,\r
- 0,\r
- Port,\r
- 1,\r
- (VOID *) (UINTN) (BuffAddr)\r
- );\r
- break;\r
- }\r
-\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- Using the NIC data structure information, read the EEPROM to get the MAC address and then allocate space\r
- for a new devicepath (**DevPtr) which will contain the original device path the NIC was found on (*BaseDevPtr)\r
- and an added MAC node.\r
-\r
- @param DevPtr Pointer which will point to the newly created device\r
- path with the MAC node attached.\r
- @param BaseDevPtr Pointer to the device path which the UNDI device\r
- driver is latching on to.\r
- @param AdapterInfo Pointer to the NIC data structure information which\r
- the UNDI driver is layering on..\r
-\r
- @retval EFI_SUCCESS A MAC address was successfully appended to the Base\r
- Device Path.\r
- @retval other Not enough resources available to create new Device\r
- Path node.\r
-\r
-**/\r
-EFI_STATUS\r
-AppendMac2DevPath (\r
- IN OUT EFI_DEVICE_PATH_PROTOCOL **DevPtr,\r
- IN EFI_DEVICE_PATH_PROTOCOL *BaseDevPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- )\r
-{\r
- EFI_MAC_ADDRESS MACAddress;\r
- PCI_CONFIG_HEADER *CfgHdr;\r
- INT32 Val;\r
- INT32 Index;\r
- INT32 Index2;\r
- UINT8 AddrLen;\r
- MAC_ADDR_DEVICE_PATH MacAddrNode;\r
- EFI_DEVICE_PATH_PROTOCOL *EndNode;\r
- UINT8 *DevicePtr;\r
- UINT16 TotalPathLen;\r
- UINT16 BasePathLen;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // set the environment ready (similar to UNDI_Start call) so that we can\r
- // execute the other UNDI_ calls to get the mac address\r
- // we are using undi 3.1 style\r
- //\r
- AdapterInfo->Delay = TmpDelay;\r
- AdapterInfo->Virt2Phys = (VOID *) 0;\r
- AdapterInfo->Block = (VOID *) 0;\r
- AdapterInfo->Map_Mem = (VOID *) 0;\r
- AdapterInfo->UnMap_Mem = (VOID *) 0;\r
- AdapterInfo->Sync_Mem = (VOID *) 0;\r
- AdapterInfo->Mem_Io = TmpMemIo;\r
- //\r
- // these tmp call-backs follow 3.1 undi style\r
- // i.e. they have the unique_id parameter.\r
- //\r
- AdapterInfo->VersionFlag = 0x31;\r
- AdapterInfo->Unique_ID = (UINT64) (UINTN) AdapterInfo;\r
-\r
- //\r
- // undi init portion\r
- //\r
- CfgHdr = (PCI_CONFIG_HEADER *) &(AdapterInfo->Config[0]);\r
- AdapterInfo->ioaddr = 0;\r
- AdapterInfo->RevID = CfgHdr->RevID;\r
-\r
- AddrLen = E100bGetEepromAddrLen (AdapterInfo);\r
-\r
- for (Index = 0, Index2 = 0; Index < 3; Index++) {\r
- Val = E100bReadEeprom (AdapterInfo, Index, AddrLen);\r
- MACAddress.Addr[Index2++] = (UINT8) Val;\r
- MACAddress.Addr[Index2++] = (UINT8) (Val >> 8);\r
- }\r
-\r
- SetMem (MACAddress.Addr + Index2, sizeof (EFI_MAC_ADDRESS) - Index2, 0);\r
- //for (; Index2 < sizeof (EFI_MAC_ADDRESS); Index2++) {\r
- // MACAddress.Addr[Index2] = 0;\r
- //}\r
- //\r
- // stop undi\r
- //\r
- AdapterInfo->Delay = (VOID *) 0;\r
- AdapterInfo->Mem_Io = (VOID *) 0;\r
-\r
- //\r
- // fill the mac address node first\r
- //\r
- ZeroMem ((CHAR8 *) &MacAddrNode, sizeof MacAddrNode);\r
- CopyMem (\r
- (CHAR8 *) &MacAddrNode.MacAddress,\r
- (CHAR8 *) &MACAddress,\r
- sizeof (EFI_MAC_ADDRESS)\r
- );\r
-\r
- MacAddrNode.Header.Type = MESSAGING_DEVICE_PATH;\r
- MacAddrNode.Header.SubType = MSG_MAC_ADDR_DP;\r
- MacAddrNode.Header.Length[0] = (UINT8) sizeof (MacAddrNode);\r
- MacAddrNode.Header.Length[1] = 0;\r
-\r
- //\r
- // find the size of the base dev path.\r
- //\r
- EndNode = BaseDevPtr;\r
-\r
- while (!IsDevicePathEnd (EndNode)) {\r
- EndNode = NextDevicePathNode (EndNode);\r
- }\r
-\r
- BasePathLen = (UINT16) ((UINTN) (EndNode) - (UINTN) (BaseDevPtr));\r
-\r
- //\r
- // create space for full dev path\r
- //\r
- TotalPathLen = (UINT16) (BasePathLen + sizeof (MacAddrNode) + sizeof (EFI_DEVICE_PATH_PROTOCOL));\r
-\r
- Status = gBS->AllocatePool (\r
- EfiRuntimeServicesData,\r
- TotalPathLen,\r
- (VOID **) &DevicePtr\r
- );\r
-\r
- if (Status != EFI_SUCCESS) {\r
- return Status;\r
- }\r
- //\r
- // copy the base path, mac addr and end_dev_path nodes\r
- //\r
- *DevPtr = (EFI_DEVICE_PATH_PROTOCOL *) DevicePtr;\r
- CopyMem (DevicePtr, (CHAR8 *) BaseDevPtr, BasePathLen);\r
- DevicePtr += BasePathLen;\r
- CopyMem (DevicePtr, (CHAR8 *) &MacAddrNode, sizeof (MacAddrNode));\r
- DevicePtr += sizeof (MacAddrNode);\r
- CopyMem (DevicePtr, (CHAR8 *) EndNode, sizeof (EFI_DEVICE_PATH_PROTOCOL));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Install a GUID/Pointer pair into the system's configuration table.\r
-\r
- none\r
-\r
- @retval EFI_SUCCESS Install a GUID/Pointer pair into the system's\r
- configuration table.\r
- @retval other Did not successfully install the GUID/Pointer pair\r
- into the configuration table.\r
-\r
-**/\r
-// TODO: VOID - add argument and description to function comment\r
-EFI_STATUS\r
-InstallConfigTable (\r
- IN VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_CONFIGURATION_TABLE *CfgPtr;\r
- UNDI_CONFIG_TABLE *TmpData;\r
- UINT16 Index;\r
- UNDI_CONFIG_TABLE *UndiData;\r
-\r
- if (pxe_31 == NULL) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if(UndiDataPointer == NULL) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- UndiData = (UNDI_CONFIG_TABLE *)UndiDataPointer;\r
-\r
- UndiData->NumberOfInterfaces = (pxe_31->IFcnt | pxe_31->IFcntExt << 8);\r
- UndiData->nextlink = NULL;\r
-\r
- for (Index = 0; Index < (pxe_31->IFcnt | pxe_31->IFcntExt << 8); Index++) {\r
- UndiData->NII_entry[Index].NII_InterfacePointer = &UNDI32DeviceList[Index]->NIIProtocol_31;\r
- UndiData->NII_entry[Index].DevicePathPointer = UNDI32DeviceList[Index]->Undi32DevPath;\r
- }\r
-\r
- //\r
- // see if there is an entry in the config table already\r
- //\r
- CfgPtr = gST->ConfigurationTable;\r
-\r
- for (Index = 0; Index < gST->NumberOfTableEntries; Index++) {\r
- Status = CompareGuid (\r
- &CfgPtr->VendorGuid,\r
- &gEfiNetworkInterfaceIdentifierProtocolGuid_31\r
- );\r
- if (Status != EFI_SUCCESS) {\r
- break;\r
- }\r
-\r
- CfgPtr++;\r
- }\r
-\r
- if (Index < gST->NumberOfTableEntries) {\r
- TmpData = (UNDI_CONFIG_TABLE *) CfgPtr->VendorTable;\r
-\r
- //\r
- // go to the last link\r
- //\r
- while (TmpData->nextlink != NULL) {\r
- TmpData = TmpData->nextlink;\r
- }\r
-\r
- TmpData->nextlink = UndiData;\r
-\r
- //\r
- // 1st one in chain\r
- //\r
- UndiData = (UNDI_CONFIG_TABLE *) CfgPtr->VendorTable;\r
- }\r
-\r
- //\r
- // create an entry in the configuration table for our GUID\r
- //\r
- Status = gBS->InstallConfigurationTable (\r
- &gEfiNetworkInterfaceIdentifierProtocolGuid_31,\r
- UndiData\r
- );\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeUndi(\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_EVENT Event;\r
- EFI_STATUS Status;\r
-\r
- Status = EfiLibInstallDriverBindingComponentName2 (\r
- ImageHandle,\r
- SystemTable,\r
- &gUndiDriverBinding,\r
- ImageHandle,\r
- &gUndiComponentName,\r
- &gUndiComponentName2\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- UndiNotifyReadyToBoot,\r
- NULL,\r
- &gEfiEventReadyToBootGuid,\r
- &Event\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- UndiNotifyVirtual,\r
- NULL,\r
- &gEfiEventVirtualAddressChangeGuid,\r
- &Event\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- EFI internal structures for the EFI UNDI driver.\r
-\r
-Copyright (c) 2006 - 2017, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _UNDI_32_H_\r
-#define _UNDI_32_H_\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Guid/EventGroup.h>\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/NetworkInterfaceIdentifier.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/AdapterInformation.h>\r
-\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiRuntimeLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-\r
-#include <IndustryStandard/Pci.h>\r
-\r
-\r
-#include "E100b.h"\r
-\r
-extern EFI_DRIVER_BINDING_PROTOCOL gUndiDriverBinding;\r
-extern EFI_COMPONENT_NAME_PROTOCOL gUndiComponentName;\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gUndiComponentName2;\r
-\r
-#define MAX_NIC_INTERFACES 16\r
-\r
-#define EFI_NETWORK_INTERFACE_IDENTIFIER_PROTOCOL_REVISION_31 0x00010001\r
-#define PXE_ROMID_MINORVER_31 0x10\r
-#define PXE_STATFLAGS_DB_WRITE_TRUNCATED 0x2000\r
-\r
-//\r
-// UNDI_CALL_TABLE.state can have the following values\r
-//\r
-#define DONT_CHECK -1\r
-#define ANY_STATE -1\r
-#define MUST_BE_STARTED 1\r
-#define MUST_BE_INITIALIZED 2\r
-\r
-#define UNDI_DEV_SIGNATURE SIGNATURE_32('u','n','d','i')\r
-#define UNDI_DEV_FROM_THIS(a) CR(a, UNDI32_DEV, NIIProtocol_31, UNDI_DEV_SIGNATURE)\r
-#define UNDI_DEV_FROM_NIC(a) CR(a, UNDI32_DEV, NicInfo, UNDI_DEV_SIGNATURE)\r
-#define UNDI_DEV_FROM_AIP(a) CR(a, UNDI32_DEV, Aip, UNDI_DEV_SIGNATURE)\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_NETWORK_INTERFACE_IDENTIFIER_PROTOCOL NIIProtocol_31;\r
- EFI_ADAPTER_INFORMATION_PROTOCOL Aip;\r
- EFI_HANDLE DeviceHandle;\r
- EFI_DEVICE_PATH_PROTOCOL *Undi32BaseDevPath;\r
- EFI_DEVICE_PATH_PROTOCOL *Undi32DevPath;\r
- NIC_DATA_INSTANCE NicInfo;\r
-} UNDI32_DEV;\r
-\r
-typedef struct {\r
- UINT16 cpbsize;\r
- UINT16 dbsize;\r
- UINT16 opflags;\r
- UINT16 state;\r
- VOID (*api_ptr)();\r
-} UNDI_CALL_TABLE;\r
-\r
-typedef VOID (*ptr)(VOID);\r
-typedef VOID (*bsptr_30)(UINTN);\r
-typedef VOID (*virtphys_30)(UINT64, UINT64);\r
-typedef VOID (*block_30)(UINT32);\r
-typedef VOID (*mem_io_30)(UINT8, UINT8, UINT64, UINT64);\r
-\r
-typedef VOID (*bsptr)(UINT64, UINTN);\r
-typedef VOID (*virtphys)(UINT64, UINT64, UINT64);\r
-typedef VOID (*block)(UINT64, UINT32);\r
-typedef VOID (*mem_io)(UINT64, UINT8, UINT8, UINT64, UINT64);\r
-\r
-typedef VOID (*map_mem)(UINT64, UINT64, UINT32, UINT32, UINT64);\r
-typedef VOID (*unmap_mem)(UINT64, UINT64, UINT32, UINT32, UINT64);\r
-typedef VOID (*sync_mem)(UINT64, UINT64, UINT32, UINT32, UINT64);\r
-\r
-extern UNDI_CALL_TABLE api_table[];\r
-extern PXE_SW_UNDI *pxe_31; // !pxe structure for 3.1 drivers\r
-extern UNDI32_DEV *UNDI32DeviceList[MAX_NIC_INTERFACES];\r
-\r
-//\r
-// functions defined in e100b.c\r
-//\r
-UINT8 InByte (NIC_DATA_INSTANCE *AdapterInfo, UINT32 Port);\r
-UINT16 InWord (NIC_DATA_INSTANCE *AdapterInfo, UINT32 Port);\r
-UINT32 InLong (NIC_DATA_INSTANCE *AdapterInfo, UINT32 Port);\r
-VOID OutByte (NIC_DATA_INSTANCE *AdapterInfo, UINT8 Data, UINT32 Port);\r
-VOID OutWord (NIC_DATA_INSTANCE *AdapterInfo, UINT16 Data, UINT32 Port);\r
-VOID OutLong (NIC_DATA_INSTANCE *AdapterInfo, UINT32 Data, UINT32 Port);\r
-\r
-UINTN E100bInit (NIC_DATA_INSTANCE *AdapterInfo);\r
-UINTN E100bReset (NIC_DATA_INSTANCE *AdapterInfo, INT32 OpFlags);\r
-UINTN E100bShutdown (NIC_DATA_INSTANCE *AdapterInfo);\r
-UINTN E100bTransmit (NIC_DATA_INSTANCE *AdapterInfo, UINT64 cpb, UINT16 opflags);\r
-UINTN E100bReceive (NIC_DATA_INSTANCE *AdapterInfo, UINT64 cpb, UINT64 db);\r
-UINTN E100bSetfilter (NIC_DATA_INSTANCE *AdapterInfo, UINT16 New_filter,\r
- UINT64 cpb, UINT32 cpbsize);\r
-UINTN E100bStatistics(NIC_DATA_INSTANCE *AdapterInfo, UINT64 db, UINT16 dbsize);\r
-UINT8 E100bSetupIAAddr (NIC_DATA_INSTANCE *AdapterInfo);\r
-UINT8 E100bSetInterruptState (NIC_DATA_INSTANCE *AdapterInfo);\r
-\r
-UINT8 E100bGetEepromAddrLen (NIC_DATA_INSTANCE *AdapterInfo);\r
-UINT16 E100bReadEeprom (NIC_DATA_INSTANCE *AdapterInfo, INT32 Location, UINT8 address_len);\r
-INT16 E100bReadEepromAndStationAddress (NIC_DATA_INSTANCE *AdapterInfo);\r
-\r
-UINT16 next(UINT16);\r
-UINT8 SetupCBlink (NIC_DATA_INSTANCE *AdapterInfo);\r
-VOID SetFreeCB (NIC_DATA_INSTANCE *AdapterInfo,TxCB *);\r
-TxCB *GetFreeCB (NIC_DATA_INSTANCE *AdapterInfo);\r
-UINT16 CheckCBList (NIC_DATA_INSTANCE *AdapterInfo);\r
-\r
-UINT8 SelectiveReset (NIC_DATA_INSTANCE *AdapterInfo);\r
-UINT16 InitializeChip (NIC_DATA_INSTANCE *AdapterInfo);\r
-UINT8 SetupReceiveQueues (NIC_DATA_INSTANCE *AdapterInfo);\r
-VOID Recycle_RFD (NIC_DATA_INSTANCE *AdapterInfo, UINT16);\r
-VOID XmitWaitForCompletion (NIC_DATA_INSTANCE *AdapterInfo);\r
-INT8 CommandWaitForCompletion (TxCB *cmd_ptr, NIC_DATA_INSTANCE *AdapterInfo);\r
-\r
-BOOLEAN PhyDetect (NIC_DATA_INSTANCE *AdapterInfo);\r
-VOID PhyReset (NIC_DATA_INSTANCE *AdapterInfo);\r
-VOID\r
-MdiWrite (\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT8 RegAddress,\r
- IN UINT8 PhyAddress,\r
- IN UINT16 DataValue\r
- );\r
-\r
-VOID\r
-MdiRead(\r
- IN NIC_DATA_INSTANCE *AdapterInfo,\r
- IN UINT8 RegAddress,\r
- IN UINT8 PhyAddress,\r
- IN OUT UINT16 *DataValue\r
- );\r
-\r
-BOOLEAN SetupPhy (NIC_DATA_INSTANCE *AdapterInfo);\r
-VOID FindPhySpeedAndDpx (NIC_DATA_INSTANCE *AdapterInfo, UINT32 PhyId);\r
-\r
-\r
-\r
-//\r
-// functions defined in init.c\r
-//\r
-EFI_STATUS\r
-InstallConfigTable (\r
- IN VOID\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeUNDIDriver (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-VOID\r
-UNDI_notify_virtual (\r
- EFI_EVENT event,\r
- VOID *context\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-UndiDriverSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-UndiDriverStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-UndiDriverStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- );\r
-\r
-EFI_STATUS\r
-AppendMac2DevPath (\r
- IN OUT EFI_DEVICE_PATH_PROTOCOL **DevPtr,\r
- IN EFI_DEVICE_PATH_PROTOCOL *BaseDevPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-TmpDelay (\r
- IN UINT64 UnqId,\r
- IN UINTN MicroSeconds\r
- );\r
-\r
-VOID\r
-TmpMemIo (\r
- IN UINT64 UnqId,\r
- IN UINT8 ReadWrite,\r
- IN UINT8 Len,\r
- IN UINT64 Port,\r
- IN UINT64 BufAddr\r
- );\r
-\r
-//\r
-// functions defined in decode.c\r
-//\r
-VOID\r
-UNDI_GetState (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Start (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Stop (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_GetInitInfo (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_GetConfigInfo (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Initialize (\r
- IN PXE_CDB *CdbPtr,\r
- NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Reset (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Shutdown (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Interrupt (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_RecFilter (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_StnAddr (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Statistics (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_ip2mac (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_NVData (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Status (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_FillHeader (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Transmit (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID\r
-UNDI_Receive (\r
- IN PXE_CDB *CdbPtr,\r
- IN NIC_DATA_INSTANCE *AdapterInfo\r
- );\r
-\r
-VOID EFIAPI UNDI_APIEntry_new(UINT64);\r
-VOID UNDI_APIEntry_Common(UINT64);\r
-\r
-PXE_IPV4 convert_mcip(PXE_MAC_ADDR *);\r
-INT32 validate_mcip (PXE_MAC_ADDR *MCastAddr);\r
-\r
-VOID PxeStructInit (PXE_SW_UNDI *PxePtr);\r
-VOID PxeUpdate (NIC_DATA_INSTANCE *NicPtr, PXE_SW_UNDI *PxePtr);\r
-\r
-//\r
-// functions defined in UndiAipImpl.c\r
-//\r
-\r
-/**\r
- Returns the current state information for the adapter.\r
-\r
- This function returns information of type InformationType from the adapter.\r
- If an adapter does not support the requested informational type, then\r
- EFI_UNSUPPORTED is returned. \r
-\r
- @param[in] This A pointer to the EFI_ADAPTER_INFORMATION_PROTOCOL instance.\r
- @param[in] InformationType A pointer to an EFI_GUID that defines the contents of InformationBlock.\r
- @param[out] InforamtionBlock The service returns a pointer to the buffer with the InformationBlock\r
- structure which contains details about the data specific to InformationType.\r
- @param[out] InforamtionBlockSize The driver returns the size of the InformationBlock in bytes.\r
-\r
- @retval EFI_SUCCESS The InformationType information was retrieved.\r
- @retval EFI_UNSUPPORTED The InformationType is not known.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
- @retval EFI_INVALID_PARAMETER This is NULL. \r
- @retval EFI_INVALID_PARAMETER InformationBlock is NULL. \r
- @retval EFI_INVALID_PARAMETER InformationBlockSize is NULL.\r
-\r
-**/ \r
-EFI_STATUS\r
-EFIAPI\r
-UndiAipGetInfo (\r
- IN EFI_ADAPTER_INFORMATION_PROTOCOL *This,\r
- IN EFI_GUID *InformationType,\r
- OUT VOID **InformationBlock,\r
- OUT UINTN *InformationBlockSize\r
- );\r
-\r
-/**\r
- Sets state information for an adapter.\r
-\r
- This function sends information of type InformationType for an adapter.\r
- If an adapter does not support the requested information type, then EFI_UNSUPPORTED\r
- is returned.\r
-\r
- @param[in] This A pointer to the EFI_ADAPTER_INFORMATION_PROTOCOL instance.\r
- @param[in] InformationType A pointer to an EFI_GUID that defines the contents of InformationBlock.\r
- @param[in] InforamtionBlock A pointer to the InformationBlock structure which contains details\r
- about the data specific to InformationType.\r
- @param[in] InforamtionBlockSize The size of the InformationBlock in bytes.\r
-\r
- @retval EFI_SUCCESS The information was received and interpreted successfully.\r
- @retval EFI_UNSUPPORTED The InformationType is not known.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_INVALID_PARAMETER This is NULL.\r
- @retval EFI_INVALID_PARAMETER InformationBlock is NULL.\r
- @retval EFI_WRITE_PROTECTED The InformationType cannot be modified using EFI_ADAPTER_INFO_SET_INFO().\r
-\r
-**/ \r
-EFI_STATUS\r
-EFIAPI\r
-UndiAipSetInfo (\r
- IN EFI_ADAPTER_INFORMATION_PROTOCOL *This,\r
- IN EFI_GUID *InformationType,\r
- IN VOID *InformationBlock,\r
- IN UINTN InformationBlockSize\r
- );\r
-\r
-/**\r
- Get a list of supported information types for this instance of the protocol.\r
-\r
- This function returns a list of InformationType GUIDs that are supported on an\r
- adapter with this instance of EFI_ADAPTER_INFORMATION_PROTOCOL. The list is returned\r
- in InfoTypesBuffer, and the number of GUID pointers in InfoTypesBuffer is returned in\r
- InfoTypesBufferCount.\r
-\r
- @param[in] This A pointer to the EFI_ADAPTER_INFORMATION_PROTOCOL instance.\r
- @param[out] InfoTypesBuffer A pointer to the list of InformationType GUID pointers that are supported\r
- by This.\r
- @param[out] InfoTypesBufferCount A pointer to the number of GUID pointers present in InfoTypesBuffer.\r
-\r
- @retval EFI_SUCCESS The list of information type GUIDs that are supported on this adapter was\r
- returned in InfoTypesBuffer. The number of information type GUIDs was\r
- returned in InfoTypesBufferCount.\r
- @retval EFI_INVALID_PARAMETER This is NULL.\r
- @retval EFI_INVALID_PARAMETER InfoTypesBuffer is NULL.\r
- @retval EFI_INVALID_PARAMETER InfoTypesBufferCount is NULL.\r
- @retval EFI_OUT_OF_RESOURCES There is not enough pool memory to store the results.\r
-\r
-**/ \r
-EFI_STATUS\r
-EFIAPI\r
-UndiAipGetSupportedTypes (\r
- IN EFI_ADAPTER_INFORMATION_PROTOCOL *This,\r
- OUT EFI_GUID **InfoTypesBuffer,\r
- OUT UINTN *InfoTypesBufferCount\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2015, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-\r
-#include "Undi32.h"\r
-\r
-\r
-UINTN mSupportedInfoTypesCount = 1;\r
-EFI_GUID mSupportedInfoTypes[] = {\r
- EFI_ADAPTER_INFO_UNDI_IPV6_SUPPORT_GUID\r
-};\r
-\r
-/**\r
- Returns the current state information for the adapter.\r
-\r
- This function returns information of type InformationType from the adapter.\r
- If an adapter does not support the requested informational type, then\r
- EFI_UNSUPPORTED is returned. \r
-\r
- @param[in] This A pointer to the EFI_ADAPTER_INFORMATION_PROTOCOL instance.\r
- @param[in] InformationType A pointer to an EFI_GUID that defines the contents of InformationBlock.\r
- @param[out] InforamtionBlock The service returns a pointer to the buffer with the InformationBlock\r
- structure which contains details about the data specific to InformationType.\r
- @param[out] InforamtionBlockSize The driver returns the size of the InformationBlock in bytes.\r
-\r
- @retval EFI_SUCCESS The InformationType information was retrieved.\r
- @retval EFI_UNSUPPORTED The InformationType is not known.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
- @retval EFI_INVALID_PARAMETER This is NULL. \r
- @retval EFI_INVALID_PARAMETER InformationBlock is NULL. \r
- @retval EFI_INVALID_PARAMETER InformationBlockSize is NULL.\r
-\r
-**/ \r
-EFI_STATUS\r
-EFIAPI\r
-UndiAipGetInfo (\r
- IN EFI_ADAPTER_INFORMATION_PROTOCOL *This,\r
- IN EFI_GUID *InformationType,\r
- OUT VOID **InformationBlock,\r
- OUT UINTN *InformationBlockSize\r
- )\r
-{\r
- UNDI32_DEV *UNDI32Device;\r
- EFI_ADAPTER_INFO_UNDI_IPV6_SUPPORT *UndiIpv6Support;\r
-\r
- if (This == NULL || InformationBlock == NULL || InformationBlockSize == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (!CompareGuid (InformationType, &gEfiAdapterInfoUndiIpv6SupportGuid)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- UNDI32Device = UNDI_DEV_FROM_AIP (This);\r
- *InformationBlockSize = sizeof (EFI_ADAPTER_INFO_UNDI_IPV6_SUPPORT);\r
- *InformationBlock = AllocateZeroPool (*InformationBlockSize);\r
- if (*InformationBlock == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- UndiIpv6Support = (EFI_ADAPTER_INFO_UNDI_IPV6_SUPPORT *) (*InformationBlock);\r
- UndiIpv6Support->Ipv6Support = UNDI32Device->NIIProtocol_31.Ipv6Supported;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Sets state information for an adapter.\r
-\r
- This function sends information of type InformationType for an adapter.\r
- If an adapter does not support the requested information type, then EFI_UNSUPPORTED\r
- is returned.\r
-\r
- @param[in] This A pointer to the EFI_ADAPTER_INFORMATION_PROTOCOL instance.\r
- @param[in] InformationType A pointer to an EFI_GUID that defines the contents of InformationBlock.\r
- @param[in] InforamtionBlock A pointer to the InformationBlock structure which contains details\r
- about the data specific to InformationType.\r
- @param[in] InforamtionBlockSize The size of the InformationBlock in bytes.\r
-\r
- @retval EFI_SUCCESS The information was received and interpreted successfully.\r
- @retval EFI_UNSUPPORTED The InformationType is not known.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_INVALID_PARAMETER This is NULL.\r
- @retval EFI_INVALID_PARAMETER InformationBlock is NULL.\r
- @retval EFI_WRITE_PROTECTED The InformationType cannot be modified using EFI_ADAPTER_INFO_SET_INFO().\r
-\r
-**/ \r
-EFI_STATUS\r
-EFIAPI\r
-UndiAipSetInfo (\r
- IN EFI_ADAPTER_INFORMATION_PROTOCOL *This,\r
- IN EFI_GUID *InformationType,\r
- IN VOID *InformationBlock,\r
- IN UINTN InformationBlockSize\r
- )\r
-{\r
- return EFI_WRITE_PROTECTED;\r
-}\r
-\r
-/**\r
- Get a list of supported information types for this instance of the protocol.\r
-\r
- This function returns a list of InformationType GUIDs that are supported on an\r
- adapter with this instance of EFI_ADAPTER_INFORMATION_PROTOCOL. The list is returned\r
- in InfoTypesBuffer, and the number of GUID pointers in InfoTypesBuffer is returned in\r
- InfoTypesBufferCount.\r
-\r
- @param[in] This A pointer to the EFI_ADAPTER_INFORMATION_PROTOCOL instance.\r
- @param[out] InfoTypesBuffer A pointer to the list of InformationType GUID pointers that are supported\r
- by This.\r
- @param[out] InfoTypesBufferCount A pointer to the number of GUID pointers present in InfoTypesBuffer.\r
-\r
- @retval EFI_SUCCESS The list of information type GUIDs that are supported on this adapter was\r
- returned in InfoTypesBuffer. The number of information type GUIDs was\r
- returned in InfoTypesBufferCount.\r
- @retval EFI_INVALID_PARAMETER This is NULL.\r
- @retval EFI_INVALID_PARAMETER InfoTypesBuffer is NULL.\r
- @retval EFI_INVALID_PARAMETER InfoTypesBufferCount is NULL.\r
- @retval EFI_OUT_OF_RESOURCES There is not enough pool memory to store the results.\r
-\r
-**/ \r
-EFI_STATUS\r
-EFIAPI\r
-UndiAipGetSupportedTypes (\r
- IN EFI_ADAPTER_INFORMATION_PROTOCOL *This,\r
- OUT EFI_GUID **InfoTypesBuffer,\r
- OUT UINTN *InfoTypesBufferCount\r
- )\r
-{\r
- if (This == NULL || InfoTypesBuffer == NULL || InfoTypesBufferCount == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- *InfoTypesBufferCount = 1;\r
- *InfoTypesBuffer = AllocateCopyPool (sizeof (EFI_GUID), &gEfiAdapterInfoUndiIpv6SupportGuid);\r
- if (InfoTypesBuffer == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for Undi module.\r
-#\r
-# This module provides support for Universal Network Driver Interface. \r
-# Notes: this module is no longer regular maintained/validated.\r
-#\r
-# Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = UndiRuntimeDxe\r
- FILE_GUID = A1f436EA-A127-4EF8-957C-8048606FF670\r
- MODULE_TYPE = DXE_RUNTIME_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = InitializeUndi\r
-\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- Undi32.h\r
- E100b.h\r
- E100b.c\r
- Decode.c\r
- Init.c\r
- ComponentName.c\r
- UndiAipImpl.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
-\r
-[LibraryClasses]\r
- UefiLib\r
- UefiBootServicesTableLib\r
- BaseMemoryLib\r
- DebugLib\r
- UefiRuntimeLib\r
- UefiDriverEntryPoint\r
- BaseLib\r
- MemoryAllocationLib\r
-\r
-[Protocols]\r
- gEfiNetworkInterfaceIdentifierProtocolGuid_31\r
- gEfiPciIoProtocolGuid\r
- gEfiDevicePathProtocolGuid\r
- gEfiAdapterInformationProtocolGuid\r
-\r
-[Guids]\r
- gEfiEventExitBootServicesGuid ## PRODUCES ## Event\r
- gEfiEventVirtualAddressChangeGuid ## PRODUCES ## Event\r
- gEfiAdapterInfoUndiIpv6SupportGuid ## PRODUCES\r
-\r
-[Depex]\r
- gEfiBdsArchProtocolGuid AND\r
- gEfiCpuArchProtocolGuid AND\r
- gEfiMetronomeArchProtocolGuid AND\r
- gEfiMonotonicCounterArchProtocolGuid AND\r
- gEfiRealTimeClockArchProtocolGuid AND\r
- gEfiResetArchProtocolGuid AND\r
- gEfiRuntimeArchProtocolGuid AND\r
- gEfiSecurityArchProtocolGuid AND\r
- gEfiTimerArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid AND\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiWatchdogTimerArchProtocolGuid\r
+++ /dev/null
-## @file\r
-# Component description file for PlatformAcpiTable module.\r
-#\r
-# Build acpi table data required by system boot.\r
-# All .asi files tagged with "ToolCode="DUMMY"" in following\r
-# file list are device description and are included by top\r
-# level ASL file which will be dealed with by asl.exe application.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = AcpiTables\r
- FILE_GUID = 7E374E25-8E01-4FEE-87F2-390C23C606CD\r
- MODULE_TYPE = USER_DEFINED\r
- VERSION_STRING = 1.0\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- Facs/Facs.aslc\r
- Fadt/Fadt2.0.aslc\r
- Hpet/Hpet.aslc\r
- Mcfg/Mcfg.aslc\r
- Dsdt/Platform.asl\r
- CpuPm/CpuPm.asl\r
- Cpu0Cst/Cpu0Cst.asl\r
- Cpu0Ist/Cpu0Ist.asl\r
- Cpu0Tst/Cpu0Tst.asl\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
+++ /dev/null
-/** @file\r
-CPU C State control methods\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-DefinitionBlock (\r
- "Cpu0Cst.aml",\r
- "SSDT",\r
- 0x01,\r
- "SsgPmm",\r
- "Cpu0Cst",\r
- 0x0011\r
- )\r
-{\r
- External(\_PR.CPU0, DeviceObj)\r
- External (PDC0, IntObj)\r
- External (CFGD, FieldUnitObj)\r
-\r
- Scope(\_PR.CPU0)\r
- {\r
- Method (_CST, 0)\r
- {\r
- // If CMP is supported, and OSPM is not capable of independent C1, P, T state\r
- // support for each processor for multi-processor configuration, we will just report\r
- // C1 halt\r
- //\r
- // PDCx[4] = Indicates whether OSPM is not capable of independent C1, P, T state\r
- // support for each processor for multi-processor configuration.\r
- //\r
- If(LAnd(And(CFGD,0x01000000), LNot(And(PDC0,0x10))))\r
- {\r
- Return(Package() {\r
- 1,\r
- Package()\r
- { // C1 halt\r
- ResourceTemplate(){Register(FFixedHW, 0, 0, 0)},\r
- 1,\r
- 157,\r
- 1000\r
- }\r
- })\r
- }\r
-\r
- //\r
- // If MWAIT extensions is supported and OSPM is capable of performing\r
- // native C state instructions for the C2/C3 in multi-processor configuration,\r
- // we report every c state with MWAIT extensions.\r
- //\r
- // PDCx[9] = Indicates whether OSPM is capable of performing native C state instructions\r
- // for the C2/C3 in multi-processor configuration\r
- //\r
- If(LAnd(And(CFGD, 0x200000), And(PDC0,0x200)))\r
- {\r
- //\r
- // If C6 is supported, we report MWAIT C1,C2,C4,C6\r
- //\r
- If(And(CFGD,0x200))\r
- {\r
- Return( Package()\r
- {\r
- 4,\r
- Package()\r
- { // MWAIT C1, hardware coordinated with no bus master avoidance\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- { // MWAIT C2, hardware coordinated with no bus master avoidance\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x10, 1)},\r
- 2,\r
- 20,\r
- 500\r
- },\r
- Package()\r
- { // MWAIT C4, hardware coordinated with bus master avoidance enabled\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x30, 3)},\r
- 3,\r
- 100,\r
- 100\r
- },\r
- Package()\r
- { // MWAIT C6, hardware coordinated with bus master avoidance enabled\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x50, 3)},\r
- 3,\r
- 140,\r
- 10\r
- }\r
- })\r
- }\r
- //\r
- // If C4 is supported, we report MWAIT C1,C2,C4\r
- //\r
- If(And(CFGD,0x080))\r
- {\r
- Return( Package()\r
- {\r
- 3,\r
- Package()\r
- { // MWAIT C1, hardware coordinated with no bus master avoidance\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- { // MWAIT C2, hardware coordinated with no bus master avoidance\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x10, 1)},\r
- 2,\r
- 20,\r
- 500\r
- },\r
- Package()\r
- { // MWAIT C4, hardware coordinated with bus master avoidance enabled\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x30, 3)},\r
- 3,\r
- 100,\r
- 100\r
- }\r
- })\r
- }\r
- //\r
- // If C2 is supported, we report MWAIT C1,C2\r
- //\r
- If(And(CFGD,0x020))\r
- {\r
- Return( Package()\r
- {\r
- 2,\r
- Package()\r
- { // MWAIT C1, hardware coordinated with no bus master avoidance\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- { // MWAIT C2, hardware coordinated with no bus master avoidance\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x10, 1)},\r
- 2,\r
- 20,\r
- 500\r
- }\r
- })\r
- }\r
- //\r
- // Else we only report MWAIT C1.\r
- //\r
- Return(Package()\r
- {\r
- 1,\r
- Package()\r
- { // MWAIT C1, hardware coordinated with no bus master avoidance\r
- ResourceTemplate () {Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- }\r
- })\r
- }\r
-\r
- // If OSPM is only capable of performing native C state instructions for\r
- // the C1 in multi-processor configuration, we report C1 with MWAIT, other\r
- // C states with IO method.\r
- //\r
- // PDCx[8] = Indicates whether OSPM is capable of performing native C state instructions\r
- // for the C1 in multi-processor configuration\r
- //\r
- If(LAnd(And(CFGD, 0x200000), And(PDC0,0x100)))\r
- {\r
- //\r
- // If C6 is supported, we report MWAIT C1, IO C2,C4,C6\r
- //\r
- If(And(CFGD,0x200))\r
- {\r
- Return( Package()\r
- {\r
- 4,\r
- Package()\r
- { // MWAIT C1, hardware coordinated with no bus master avoidance\r
- ResourceTemplate () {Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- { // IO C2 ("PMBALVL2" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x324C564C41424D50)},\r
- 2,\r
- 20,\r
- 500\r
- },\r
- Package()\r
- { // IO C4 ("PMBALVL4" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x344C564C41424D50)},\r
- 3,\r
- 100,\r
- 100\r
- },\r
- Package()\r
- { // IO C6 ("PMBALVL6" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x364C564C41424D50)},\r
- 3,\r
- 140,\r
- 10\r
- }\r
- })\r
- }\r
- //\r
- // If C4 is supported, we report MWAIT C1, IO C2,C4\r
- //\r
- If(And(CFGD,0x080))\r
- {\r
- Return( Package()\r
- {\r
- 3,\r
- Package()\r
- { // MWAIT C1, hardware coordinated with no bus master avoidance\r
- ResourceTemplate () {Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- { // IO C2 ("PMBALVL2" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x324C564C41424D50)},\r
- 2,\r
- 20,\r
- 500\r
- },\r
- Package()\r
- { // IO C4 ("PMBALVL4" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x344C564C41424D50)},\r
- 3,\r
- 100,\r
- 100\r
- }\r
- })\r
- }\r
- //\r
- // If C2 is supported, we report MWAIT C1, IO C2\r
- //\r
- If(And(CFGD,0x020))\r
- {\r
- Return( Package()\r
- {\r
- 2,\r
- Package()\r
- { // MWAIT C1, hardware coordinated with no bus master avoidance\r
- ResourceTemplate () {Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- { // IO C2 ("PMBALVL2" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x324C564C41424D50)},\r
- 2,\r
- 20,\r
- 500\r
- }\r
- })\r
- }\r
- //\r
- // Else we only report MWAIT C1.\r
- //\r
- Return(Package()\r
- {\r
- 1,\r
- Package()\r
- { // MWAIT C1, hardware coordinated with no bus master avoidance\r
- ResourceTemplate () {Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- }\r
- })\r
- }\r
-\r
- //\r
- // If MWAIT is not supported, we report all the c states with IO method\r
- //\r
-\r
- //\r
- // If C6 is supported, we report C1 halt, IO C2,C4,C6\r
- //\r
- If(And(CFGD,0x200))\r
- {\r
- Return(Package()\r
- {\r
- 4,\r
- Package()\r
- { // C1 Halt\r
- ResourceTemplate () {Register(FFixedHW, 0, 0, 0)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- { // IO C2 ("PMBALVL2" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x324C564C41424D50)},\r
- 2,\r
- 20,\r
- 500\r
- },\r
- Package()\r
- { // IO C4 ("PMBALVL4" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x344C564C41424D50)},\r
- 3,\r
- 100,\r
- 100\r
- },\r
- Package()\r
- { // IO C6 ("PMBALVL6" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x364C564C41424D50)},\r
- 3,\r
- 140,\r
- 10\r
- }\r
- })\r
- }\r
- //\r
- // If C4 is supported, we report C1 halt, IO C2,C4\r
- //\r
- If(And(CFGD,0x080))\r
- {\r
- Return(Package()\r
- {\r
- 3,\r
- Package()\r
- { // C1 halt\r
- ResourceTemplate () {Register(FFixedHW, 0, 0, 0)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- { // IO C2 ("PMBALVL2" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x324C564C41424D50)},\r
- 2,\r
- 20,\r
- 500\r
- },\r
- Package()\r
- { // IO C4 ("PMBALVL4" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x344C564C41424D50)},\r
- 3,\r
- 100,\r
- 100\r
- }\r
- })\r
- }\r
-\r
- //\r
- // If C2 is supported, we report C1 halt, IO C2\r
- //\r
- If(And(CFGD,0x020))\r
- {\r
- Return(Package()\r
- {\r
- 2,\r
- Package()\r
- { // C1 halt\r
- ResourceTemplate () {Register(FFixedHW, 0, 0, 0)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- { // IO C2 ("PMBALVL2" will be updated at runtime)\r
- ResourceTemplate () {Register(SystemIO, 8, 0, 0x324C564C41424D50)},\r
- 2,\r
- 20,\r
- 500\r
- }\r
- })\r
- }\r
- //\r
- // Else we only report C1 halt.\r
- //\r
- Return(Package()\r
- {\r
- 1,\r
- Package()\r
- { // C1 halt\r
- ResourceTemplate () {Register(FFixedHW, 0, 0, 0)},\r
- 1,\r
- 1,\r
- 1000\r
- }\r
- })\r
- }\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-CPU EIST control methods\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-DefinitionBlock (\r
- "CPU0IST.aml",\r
- "SSDT",\r
- 0x01,\r
- "SsgPmm",\r
- "Cpu0Ist",\r
- 0x0012\r
- )\r
-{\r
- External (PDC0, IntObj)\r
- External (CFGD, FieldUnitObj)\r
- External(\_PR.CPU0, DeviceObj)\r
-\r
- Scope(\_PR.CPU0)\r
- {\r
- Method(_PPC,0)\r
- {\r
- Return(ZERO) // Return All States Available.\r
- }\r
-\r
- Method(_PCT,0)\r
- {\r
- //\r
- // If GV3 is supported and OSPM is capable of direct access to\r
- // performance state MSR, we use MSR method\r
- //\r
- //\r
- // PDCx[0] = Indicates whether OSPM is capable of direct access to\r
- // performance state MSR.\r
- //\r
- If(LAnd(And(CFGD,0x0001), And(PDC0,0x0001)))\r
- {\r
- Return(Package() // MSR Method\r
- {\r
- ResourceTemplate(){Register(FFixedHW, 0, 0, 0)},\r
- ResourceTemplate(){Register(FFixedHW, 0, 0, 0)}\r
- })\r
-\r
- }\r
-\r
- //\r
- // Otherwise, we use smi method\r
- //\r
- Return(Package() // SMI Method\r
- {\r
- ResourceTemplate(){Register(SystemIO,16,0,0xB2)},\r
- ResourceTemplate(){Register(SystemIO, 8,0,0xB3)}\r
- })\r
- }\r
-\r
- Method(_PSS,0)\r
- {\r
- //\r
- // If OSPM is capable of direct access to performance state MSR,\r
- // we report NPSS, otherwise, we report SPSS.\r
- If (And(PDC0,0x0001))\r
- {\r
- Return(NPSS)\r
- }\r
-\r
- Return(SPSS)\r
- }\r
-\r
- Name(SPSS,Package()\r
- {\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000}\r
- })\r
-\r
- Name(NPSS,Package()\r
- {\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000}\r
- })\r
-\r
- Method(_PSD,0)\r
- {\r
- //\r
- // If CMP is suppored, we report the dependency with two processors\r
- //\r
- If(And(CFGD,0x1000000))\r
- {\r
- //\r
- // If OSPM is capable of hardware coordination of P-states, we report\r
- // the dependency with hardware coordination.\r
- //\r
- // PDCx[11] = Indicates whether OSPM is capable of hardware coordination of P-states\r
- //\r
- If(And(PDC0,0x0800))\r
- {\r
- Return(Package(){\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFE, // Coord Type- HW_ALL.\r
- 2 // # processors.\r
- }\r
- })\r
- }\r
-\r
- //\r
- // Otherwise, the dependency with OSPM coordination\r
- //\r
- Return(Package(){\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFC, // Coord Type- SW_ALL.\r
- 2 // # processors.\r
- }\r
- })\r
- }\r
-\r
- //\r
- // Otherwise, we report the dependency with one processor\r
- //\r
- Return(Package(){\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFC, // Coord Type- SW_ALL.\r
- 1 // # processors.\r
- }\r
- })\r
- }\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-CPU T-state control methods\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-DefinitionBlock (\r
- "CPU0TST.aml",\r
- "SSDT",\r
- 0x01,\r
- "SsgPmm",\r
- "Cpu0Tst",\r
- 0x0013\r
- )\r
-{\r
- External (PDC0, IntObj)\r
- External (CFGD, FieldUnitObj)\r
- External(\_PR.CPU0, DeviceObj)\r
- External(_PSS)\r
-\r
- Scope(\_PR.CPU0)\r
- {\r
- Method(_TPC,0)\r
- {\r
- Return(ZERO) // Return All States Available.\r
- }\r
-\r
- Name(TPTC, ResourceTemplate()\r
- {\r
- Memory32Fixed(ReadOnly, 0, 0, FIX1) // IO APIC\r
- })\r
-\r
- //\r
- // If OSPM is capable of direct access to on demand throttling MSR,\r
- // we use MSR method;otherwise we use IO method.\r
- //\r
- //\r
- // PDCx[2] = Indicates whether OSPM is capable of direct access to\r
- // on demand throttling MSR.\r
- //\r
- Method(_PTC, 0)\r
- {\r
- If(And(PDC0, 0x0004))\r
- {\r
- Return(Package() // MSR Method\r
- {\r
- ResourceTemplate(){Register(FFixedHW, 0, 0, 0)},\r
- ResourceTemplate(){Register(FFixedHW, 0, 0, 0)}\r
- }\r
- )\r
- }\r
- Return(Package() // IO Method\r
- {\r
- //\r
- // PM IO base ("PMBALVL0" will be updated at runtime)\r
- //\r
- ResourceTemplate(){Register(SystemIO, 4, 1, 0x304C564C41424D50)},\r
- ResourceTemplate(){Register(SystemIO, 4, 1, 0x304C564C41424D50)}\r
- }\r
- )\r
- }\r
-\r
- //\r
- // _TSS returned package for IO Method\r
- //\r
- Name(TSSI, Package()\r
- {\r
- Package(){100, 1000, 0, 0x00, 0}\r
- }\r
- )\r
- //\r
- // _TSS returned package for MSR Method\r
- //\r
- Name(TSSM, Package()\r
- {\r
- Package(){100, 1000, 0, 0x00, 0}\r
- }\r
- )\r
-\r
- Method(_TSS, 0)\r
- {\r
- //\r
- // If OSPM is capable of direct access to on demand throttling MSR,\r
- // we report TSSM;otherwise report TSSI.\r
- //\r
- If(And(PDC0, 0x0004))\r
- {\r
- Return(TSSM)\r
- }\r
- Return(TSSI)\r
- }\r
-\r
- Method(_TSD, 0)\r
- {\r
- //\r
- // If CMP is suppored, we report the dependency with two processors\r
- //\r
- If(LAnd(And(CFGD, 0x1000000), LNot(And(PDC0, 4))))\r
- {\r
- Return(Package()\r
- {\r
- Package()\r
- {\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFD, // Coord Type- SW_ANY\r
- 2 // # processors.\r
- }\r
- }\r
- )\r
- }\r
- //\r
- // Otherwise, we report the dependency with one processor\r
- //\r
- Return(Package()\r
- {\r
- Package()\r
- {\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFC, // Coord Type- SW_ALL\r
- 1 // # processors.\r
- }\r
- }\r
- )\r
- }\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-CPU power management control methods\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-DefinitionBlock (\r
- "CPUPM.aml",\r
- "SSDT",\r
- 0x01,\r
- "SsgPmm",\r
- "CpuPm",\r
- 0x0010\r
- )\r
-{\r
- External(\_PR.CPU0, DeviceObj)\r
- External(CFGD, FieldUnitObj)\r
-\r
- Scope(\)\r
- {\r
- // Config DWord, modified during POST\r
- // Bit definitions are the same as PPMFlags:\r
- // CFGD[0] = PPM_GV3 = GV3\r
- // CFGD[1] = PPM_TURBO = Turbo Mode\r
- // CFGD[2] = PPM_SUPER_LFM = N/2 Ratio\r
- // CFGD[4] = PPM_C1 = C1 Capable, Enabled\r
- // CFGD[5] = PPM_C2 = C2 Capable, Enabled\r
- // CFGD[6] = PPM_C3 = C3 Capable, Enabled\r
- // CFGD[7] = PPM_C4 = C4 Capable, Enabled\r
- // CFGD[8] = PPM_C5 = C5/Deep C4 Capable, Enabled\r
- // CFGD[9] = PPM_C6 = C6 Capable, Enabled\r
- // CFGD[10] = PPM_C1E = C1E Enabled\r
- // CFGD[11] = PPM_C2E = C2E Enabled\r
- // CFGD[12] = PPM_C3E = C3E Enabled\r
- // CFGD[13] = PPM_C4E = C4E Enabled\r
- // CFGD[14] = PPM_HARD_C4E = Hard C4E Capable, Enabled\r
- // CFGD[16] = PPM_TM1 = Thermal Monitor 1\r
- // CFGD[17] = PPM_TM2 = Thermal Monitor 2\r
- // CFGD[19] = PPM_PHOT = Bi-directional ProcHot\r
- // CFGD[21] = PPM_MWAIT_EXT = MWAIT extensions supported\r
- // CFGD[24] = PPM_CMP = CMP supported, Enabled\r
- // CFGD[28] = PPM_TSTATE = CPU T states supported\r
- //\r
- // Name(CFGD, 0x80000000)\r
- // External Defined in GNVS\r
-\r
- Name(PDC0,0x80000000) // CPU0 _PDC Flags.\r
-\r
- // We load it in AcpiPlatform\r
- //Name(SSDT,Package()\r
- //{\r
- // "CPU0IST ", 0x80000000, 0x80000000,\r
- // "CPU1IST ", 0x80000000, 0x80000000,\r
- // "CPU0CST ", 0x80000000, 0x80000000,\r
- // "CPU1CST ", 0x80000000, 0x80000000,\r
- //})\r
- }\r
- Scope(\_PR.CPU0)\r
- {\r
- Method(_PDC, 1)\r
- {\r
- //\r
- // Store result of PDC.\r
- //\r
- CreateDWordField(Arg0,8,CAP0) // Point to 3rd DWORD.\r
- Store(CAP0,PDC0) // Store It in PDC0.\r
- }\r
- }\r
-\r
-}\r
+++ /dev/null
-/** @file\r
-Analog devices AD7298 ADC.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-Device(ADC1)\r
-{\r
- Name(_HID, "INT3494") // Galileo Version 1 Low-Speed ADC.\r
- Name(_CID, "INT3494")\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- // SPI0: mode 2, 4Mhz, 16-bit data length\r
- SpiSerialBus (0x0000, PolarityLow, FourWireMode, 16, ControllerInitiated, 4000000, ClockPolarityHigh, ClockPhaseFirst, "\\_SB_.PCI0.SPI0",0x00, ResourceConsumer, ,)\r
-\r
- // GPIO<0> is SPI0_CS_N\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {QUARK_GPIO0_MAPPING}\r
- })\r
- Method(_CRS, 0x0, NotSerialized)\r
- {\r
- Return(RBUF)\r
- }\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // Only Galileo platform has this device.\r
- // EFI_PLATFORM_TYPE enum value Galileo = 6.\r
- //\r
- If(LNotEqual(PTYP, 6))\r
- {\r
- return (0)\r
- }\r
- Return(0xf)\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-TI ADC108S102 ADC.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-Device(ADC2)\r
-{\r
- Name(_HID, "INT3495") // GalileoGen2 Low-Speed ADC.\r
- Name(_CID, "INT3495")\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- SPISerialBus(0x0000, PolarityLow, ThreeWireMode, 0x10, ControllerInitiated, 0x1E8480, ClockPolarityLow, ClockPhaseFirst, "\\_SB.PCI0.SPI0", 0x00, ResourceConsumer, ,)\r
- })\r
- Method(_CRS, 0x0, NotSerialized)\r
- {\r
- Return(RBUF)\r
- }\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // Only Platform Type / Id 8 has this device.\r
- //\r
- If(LNotEqual(PTYP, 8))\r
- {\r
- return (0)\r
- }\r
- Return(0xf)\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-ONSEMI CAT24C08 I2C 8KB EEPROM.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-Device(EEP2)\r
-{\r
- Name(_HID, "INT3499") // ONSEMI CAT24C08 I2C 8KB EEPROM.\r
- Name(_CID, "INT3499")\r
-\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- I2CSerialBus(0x54, ControllerInitiated, 400000, AddressingMode7Bit, "\\_SB.PCI0.GIP0.I2C_", 0, ResourceConsumer, , )\r
- })\r
- Method(_CRS, 0x0, NotSerialized)\r
- {\r
- Return(RBUF)\r
- }\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // Only Platform Type / Id 8 has this device.\r
- //\r
- If(LNotEqual(PTYP, 8))\r
- {\r
- return (0)\r
- }\r
- Return(0xf)\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-CY8C9540A 40 Bit I/O Expander with EEPROM.\r
-\r
-**/\r
-\r
-Device(CY8C)\r
-{\r
- Name(_HID, "INT3490") // Cypress CY8C9540A Io Expander Function.\r
- Name(_CID, "INT3490")\r
-\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- I2CSerialBus(0x20, ControllerInitiated, 100000, AddressingMode7Bit, "\\_SB.PCI0.GIP0.I2C_", 0, ResourceConsumer, , )\r
- GpioInt (Level, ActiveLow, Exclusive, PullDefault, , "\\_SB.PCI0.GIP0.GPO", 0, ResourceConsumer, , ) {QUARK_GPIO5_MAPPING} /* GPIO<5> is INT_S0 */\r
- })\r
- Method(_CRS, 0x0, NotSerialized)\r
- {\r
- CreateByteField(RBUF, 16, OB1)\r
- if (LEqual (ALTS, 0))\r
- {\r
- Store(0x20, OB1)\r
- }\r
- Else\r
- {\r
- Store(0x21, OB1)\r
- }\r
- Return(RBUF)\r
- }\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // Only Galileo platform has this device.\r
- // EFI_PLATFORM_TYPE enum value Galileo = 6.\r
- //\r
- If(LNotEqual(PTYP, 6))\r
- {\r
- return (0)\r
- }\r
- Return(0xf)\r
- }\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Expose GPIO resources to usermode through client driver.\r
-\r
-Copyright (c) 2013-2019 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-Device(GPOT)\r
-{\r
- Name(_HID, "INT349A")\r
- Name(_CID, "INT349A")\r
- Method(_CRS, 0x0, Serialized)\r
- {\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0x1}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0x2}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0x3}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0x4}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0x5}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0x6}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0x7}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0x8}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0x9}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0xa}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0xb}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0xc}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0xd}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0xe}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.PCI0.GIP0.GPO_", 0, ResourceConsumer, , ) {0xf}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x1}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x2}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x3}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x4}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x5}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x6}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x7}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x8}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x9}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0xa}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0xb}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0xc}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0xd}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0xe}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0xf}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x10}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x11}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x12}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x13}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x14}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x15}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x16}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x17}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x18}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x19}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x1a}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x1b}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x1c}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x1d}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x1e}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x1f}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x20}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x21}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x22}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x23}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x24}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x25}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x26}\r
- GpioIO(Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.CY8C", 0, ResourceConsumer, , ) {0x27}\r
- })\r
- Return(RBUF)\r
- }\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // Only Galileo platform has this device.\r
- // EFI_PLATFORM_TYPE enum value Galileo = 6.\r
- //\r
- If(LNotEqual(PTYP, 6))\r
- {\r
- return (0)\r
- }\r
- Return(0xf)\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-Legacy resource template\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef LPC_DEV_ASI\r
-#define LPC_DEV_ASI\r
-\r
-Device(RTC)\r
-{\r
- Name(_HID,EISAID("PNP0B00"))\r
- Name(BUF0,ResourceTemplate() {\r
- IO(Decode16,0x70,0x70,0x01,0x04)\r
- IO(Decode16,0x74,0x74,0x01,0x04)\r
- })\r
- Name(BUF1,ResourceTemplate() {\r
- IO(Decode16,0x70,0x70,0x01,0x04)\r
- IO(Decode16,0x74,0x74,0x01,0x04)\r
- IRQNoFlags(){8}\r
- })\r
- Method(_CRS,0,Serialized)\r
- {\r
- If (HPEA)\r
- {\r
- return (BUF0)\r
- }\r
- Else\r
- {\r
- return (BUF1)\r
- }\r
- }\r
-}\r
-\r
-Device(PIC)\r
-{\r
- Name(_HID,EISAID("PNP0000"))\r
-\r
- Name(_CRS,ResourceTemplate() {\r
- IO(Decode16,0x20,0x20,0x01,0x1E) // length of 1Eh includes all aliases\r
- IO(Decode16,0xA0,0xA0,0x01,0x1E)\r
- IO(Decode16,0x4D0,0x4D0,0x01,0x02)\r
- })\r
-}\r
-\r
-Device(TMR)\r
-{\r
- Name(_HID,EISAID("PNP0100"))\r
-\r
- Name(BUF0,ResourceTemplate() {\r
- IO(Decode16,0x40,0x40,0x01,0x04)\r
- IO(Decode16,0x50,0x50,0x01,0x04) // alias\r
- })\r
- Name(BUF1,ResourceTemplate() {\r
- IO(Decode16,0x40,0x40,0x01,0x04)\r
- IO(Decode16,0x50,0x50,0x01,0x04) // alias\r
- IRQNoFlags(){0}\r
- })\r
- Method(_CRS,0,Serialized)\r
- {\r
- If (HPEA)\r
- {\r
- return (BUF0)\r
- }\r
- Else\r
- {\r
- return (BUF1)\r
- }\r
- }\r
-}\r
-\r
-Device(SPKR)\r
-{\r
- Name(_HID,EISAID("PNP0800"))\r
-\r
- Name(_CRS,ResourceTemplate() {\r
- IO(Decode16,0x61,0x61,0x01,0x01)\r
- })\r
-}\r
-\r
-Device(XTRA) // all "PNP0C02" devices- pieces that don't fit anywhere else\r
-{\r
- Name(_HID,EISAID("PNP0C02")) // Generic motherboard devices\r
-\r
- Name(CRS,\r
- ResourceTemplate()\r
- {\r
- IO(Decode16,0x2E,0x2E,0x01,0x02)\r
- IO(Decode16,0x4E,0x2E,0x01,0x02)\r
- IO(Decode16,0x63,0x61,0x01,0x01)\r
- IO(Decode16,0x65,0x61,0x01,0x01)\r
- IO(Decode16,0x67,0x61,0x01,0x01)\r
- IO(Decode16,0x80,0x80,0x01,0x01)\r
- IO(Decode16,0x84,0x84,0x01,0x04)\r
- IO(Decode16,0x88,0x88,0x01,0x01)\r
- IO(Decode16,0x8c,0x8c,0x01,0x03)\r
- IO(Decode16,0x92,0x92,0x01,0x01)\r
-\r
- IO(\r
- Decode16,\r
- 0,\r
- 0,\r
- 0x01,\r
- 0x10,\r
- FIX1\r
- )\r
-\r
- IO(\r
- Decode16,\r
- 0,\r
- 0,\r
- 0x01,\r
- 0x10,\r
- FIX2\r
- )\r
-\r
- IO(\r
- Decode16,\r
- 0,\r
- 0,\r
- 0x01,\r
- 0x40,\r
- FIX3\r
- )\r
-\r
- IO(\r
- Decode16,\r
- 0,\r
- 0,\r
- 0x01,\r
- 0x40,\r
- FIX5\r
- )\r
-\r
- IO(\r
- Decode16,\r
- 0,\r
- 0,\r
- 0x01,\r
- 0x40,\r
- FIX6\r
- )\r
-\r
- }\r
- )\r
-\r
- Method (_CRS, 0, NotSerialized) {\r
- CreateWordField (CRS, ^FIX1._MIN, MBR0)\r
- Store(\P1BB, MBR0)\r
- CreateWordField (CRS, ^FIX1._MAX, MBR1)\r
- Store(\P1BB, MBR1)\r
- CreateWordField (CRS, ^FIX2._MIN, MBR2)\r
- Store(\PBAB, MBR2)\r
- CreateWordField (CRS, ^FIX2._MAX, MBR3)\r
- Store(\PBAB, MBR3)\r
- CreateWordField (CRS, ^FIX3._MIN, MBR4)\r
- Store(\GP0B, MBR4)\r
- CreateWordField (CRS, ^FIX3._MAX, MBR5)\r
- Store(\GP0B, MBR5)\r
- CreateWordField (CRS, ^FIX5._MIN, MBR8)\r
- Store(\SMBB, MBR8)\r
- CreateWordField (CRS, ^FIX5._MAX, MBR9)\r
- Store(\SMBB, MBR9)\r
- CreateWordField (CRS, ^FIX6._MIN, MBRA)\r
- Store(\WDTB, MBRA)\r
- CreateWordField (CRS, ^FIX6._MAX, MBRB)\r
- Store(\WDTB, MBRB)\r
- return (CRS)\r
- }\r
-}\r
-\r
-Device(LGIO) // Legacy GPIO.\r
-{\r
- Name(_HID, "INT3488")\r
- Name(_CID, "INT3488")\r
-\r
- Name(CRS,\r
- ResourceTemplate()\r
- {\r
- IO(\r
- Decode16,\r
- 0,\r
- 0,\r
- 0x01,\r
- 0x48,\r
- FIX4\r
- )\r
- }\r
- )\r
-\r
- Method (_CRS, 0, NotSerialized) {\r
- CreateWordField (CRS, ^FIX4._MIN, MBR6)\r
- Store(\GPAB, MBR6)\r
- CreateWordField (CRS, ^FIX4._MAX, MBR7)\r
- Store(\GPAB, MBR7)\r
- return (CRS)\r
- }\r
-}\r
-\r
-Device(HPET) // High Performance Event Timer\r
-{\r
- Name(_HID,EISAID("PNP0103"))\r
-\r
- Name(BUF0,ResourceTemplate()\r
- {\r
- IRQNoFlags() {0}\r
- IRQNoFlags() {8}\r
- Memory32Fixed(ReadOnly, 0, 0, FIX1)\r
- })\r
-\r
- Method(_STA,0)\r
- {\r
- // Show this Device only if the OS is WINXP or beyond.\r
-\r
- If(LGreaterEqual(OSTP,WINDOWS_XP))\r
- {\r
- If(HPEA)\r
- {\r
- Return(0x000F) // Enabled, do Display.\r
- }\r
- }\r
- Else\r
- {\r
- // OS = WIN98, WINME, or WIN2000.\r
-\r
- If(HPEA)\r
- {\r
- Return(0x000B) // Enabled, don't Display.\r
- }\r
- }\r
-\r
- Return(0x0000) // Return Nothing.\r
- }\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- CreateDWordField (BUF0, ^FIX1._BAS, MBR0)\r
- Store(\HPTB, MBR0)\r
- CreateDWordField (BUF0, ^FIX1._LEN, MBR1)\r
- Store(\HPTS, MBR1)\r
- Return(BUF0)\r
- }\r
-}\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-NXP PCA9685 i2c-accessible PWM/LED controller.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-Device(PWM1)\r
-{\r
- Name(_HID, "INT3492") // NXP PCA9685 i2c-accessible PWM/LED controller.\r
- Name(_CID, "INT3492")\r
-\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- I2CSerialBus(0x47, ControllerInitiated, 400000, AddressingMode7Bit, "\\_SB.PCI0.GIP0.I2C_", 0, ResourceConsumer, , )\r
- })\r
- Method(_CRS, 0x0, NotSerialized)\r
- {\r
- Return(RBUF)\r
- }\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // Only Platform Type / Id 8 has this device.\r
- //\r
- If(LNotEqual(PTYP, 8))\r
- {\r
- return (0)\r
- }\r
- Return(0xf)\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-NXP PCAL9555A i2c-accessible I/O expander.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-Device(NIO1)\r
-{\r
- Name(_HID, "INT3491") // NXP PCAL9555A i2c-accessible I/O expander.\r
- Name(_CID, "INT3491")\r
- Name(_UID, 1)\r
-\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- I2CSerialBus(0x25, ControllerInitiated, 400000, AddressingMode7Bit, "\\_SB.PCI0.GIP0.I2C_", 0, ResourceConsumer, , )\r
- })\r
- Method(_CRS, 0x0, NotSerialized)\r
- {\r
- Return(RBUF)\r
- }\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // Only Platform Type / Id 8 has this device.\r
- //\r
- If(LNotEqual(PTYP, 8))\r
- {\r
- return (0)\r
- }\r
- Return(0xf)\r
- }\r
-}\r
-\r
-Device(NIO2)\r
-{\r
- Name(_HID, "INT3491") // NXP PCAL9555A i2c-accessible I/O expander.\r
- Name(_CID, "INT3491")\r
- Name(_UID, 2)\r
-\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- I2CSerialBus(0x26, ControllerInitiated, 400000, AddressingMode7Bit, "\\_SB.PCI0.GIP0.I2C_", 0, ResourceConsumer, , )\r
- })\r
- Method(_CRS, 0x0, NotSerialized)\r
- {\r
- Return(RBUF)\r
- }\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // Only Platform Type / Id 8 has this device.\r
- //\r
- If(LNotEqual(PTYP, 8))\r
- {\r
- return (0)\r
- }\r
- Return(0xf)\r
- }\r
-}\r
-\r
-Device(NIO3)\r
-{\r
- Name(_HID, "INT3491") // NXP PCAL9555A i2c-accessible I/O expander.\r
- Name(_CID, "INT3491")\r
- Name(_UID, 3)\r
-\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- I2CSerialBus(0x27, ControllerInitiated, 400000, AddressingMode7Bit, "\\_SB.PCI0.GIP0.I2C_", 0, ResourceConsumer, , )\r
- GpioInt (Level, ActiveLow, Exclusive, PullDefault, , "\\_SB.PCI0.GIP0.GPO", 0, ResourceConsumer, , ) {QUARK_GPIO1_MAPPING} /* GPIO<1> is EXP2_INT */\r
- })\r
- Method(_CRS, 0x0, NotSerialized)\r
- {\r
- Return(RBUF)\r
- }\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // Only Platform Type / Id 8 has this device.\r
- //\r
- If(LNotEqual(PTYP, 8))\r
- {\r
- return (0)\r
- }\r
- Return(0xf)\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-PCI Host Bridge Definitions\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-Name(PBRS, ResourceTemplate() {\r
- WORDBusNumber( //Bus number resource (0); the bridge produces bus numbers for its subsequent buses\r
- ResourceProducer, // bit 0 of general flags is 1\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- PosDecode, // PosDecode\r
- 0x0000, // Granularity\r
- 0x0000, // Min\r
- 0x001f, // Max\r
- 0x0000, // Translation\r
- 0x0020 // Range Length = Max-Min+1\r
- )\r
-\r
- WORDIO( //Consumed-and-produced resource (all I/O below CF8)\r
- ResourceProducer, // bit 0 of general flags is 0\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- PosDecode,\r
- EntireRange,\r
- 0x0000, // Granularity\r
- 0x0000, // Min\r
- 0x0cf7, // Max\r
- 0x0000, // Translation\r
- 0x0cf8 // Range Length\r
- )\r
-\r
- IO( //Consumed resource (CF8-CFF)\r
- Decode16,\r
- 0x0cf8,\r
- 0xcf8,\r
- 1,\r
- 8\r
- )\r
-\r
- WORDIO( //Consumed-and-produced resource (all I/O above CFF)\r
- ResourceProducer, // bit 0 of general flags is 0\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- PosDecode,\r
- EntireRange,\r
- 0x0000, // Granularity\r
- 0x0d00, // Min\r
- 0xffff, // Max\r
- 0x0000, // Translation\r
- 0xf300 // Range Length\r
- )\r
-\r
- DWORDMEMORY( // descriptor for dos area(0->0xa0000)\r
- ResourceProducer, // bit 0 of general flags is 0\r
- PosDecode,\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is Fixed\r
- Cacheable,\r
- ReadWrite,\r
- 0x00000000, // Granularity\r
- 0x000a0000, // Min\r
- 0x000bffff, // Max\r
- 0x00000000, // Translation\r
- 0x00020000 // Range Length\r
- )\r
-\r
- DWORDMemory( // Consumed-and-produced resource for pci memory mapped memory\r
- ResourceProducer, // bit 0 of general flags is 0\r
- PosDecode, // positive Decode\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- Cacheable,\r
- ReadWrite,\r
- 0x00000000, // Granularity\r
- 0x00000000, // Min (calculated dynamically)\r
-\r
- 0xfebfffff, // Max = IO Apic base address - 1\r
- 0x00000000, // Translation\r
- 0xfec00000, // Range Length (calculated dynamically)\r
- , // Optional field left blank\r
- , // Optional field left blank\r
- MEM1 // Name declaration for this descriptor\r
- )\r
-\r
-}) // end of CRES Buffer\r
-\r
-\r
-Method(_CRS, 0x0, NotSerialized)\r
-{\r
- CreateDWordField(PBRS, \_SB.PCI0.MEM1._MIN, MMIN)\r
- CreateDWordField(PBRS, \_SB.PCI0.MEM1._MAX, MMAX)\r
- CreateDWordField(PBRS, \_SB.PCI0.MEM1._LEN, MLEN)\r
-\r
- // HMBOUND is PCI memory base\r
- And(MNRD(0x03, 0x08), 0xFFFFF000, MMIN)\r
- Add(Subtract(MMAX, MMIN), 1, MLEN)\r
-\r
- Return(PBRS)\r
-}\r
-\r
-// Message Nework Registers\r
-OperationRegion(MNR, PCI_Config, 0xD0, 0x10)\r
-Field(MNR, DWordAcc, NoLock, Preserve)\r
-{\r
- MCR, 32, // Message Control Register\r
- MDR, 32 // Message Data Register\r
-}\r
-\r
-// Message Nework Read Method\r
-// Arg0 = Port\r
-// Arg1 = RegAddress\r
-// return 32 bit register value\r
-Method(MNRD, 2, Serialized)\r
-{\r
- Or(ShiftLeft(Arg0, 16), ShiftLeft(Arg1, 8), Local0)\r
- Or(Local0, 0x100000F0, Local0)\r
- Store(Local0, MCR)\r
- Return(MDR)\r
-}\r
-\r
-// Message Nework Write Method\r
-// Arg0 = Port\r
-// Arg1 = RegAddress\r
-// Arg2 = 32 bit write value\r
-Method(MNWR, 3, Serialized)\r
-{\r
- Store(Arg2, MDR)\r
- Or(ShiftLeft(Arg0, 16), ShiftLeft(Arg1, 8), Local0)\r
- Or(Local0, 0x110000F0, Local0)\r
- Store(Local0, MCR)\r
-}\r
-\r
-Method(_PRT, 0, NotSerialized)\r
-{\r
- If (LEqual(\GPIC, Zero)) // 8259 Interrupt Routing\r
- {\r
- Return (\r
- Package()\r
- {\r
- // Bus 0, Device 20 - IOSFAHB Bridge\r
- Package() {0x0014ffff, 0, \_SB.PCI0.LPC.LNKA, 0}, // INTA\r
- Package() {0x0014ffff, 1, \_SB.PCI0.LPC.LNKB, 0}, // INTB\r
- Package() {0x0014ffff, 2, \_SB.PCI0.LPC.LNKC, 0}, // INTC\r
- Package() {0x0014ffff, 3, \_SB.PCI0.LPC.LNKD, 0}, // INTD\r
-\r
- // Bus 0, Device 21 - IOSFAHB Bridge\r
- Package() {0x0015ffff, 0, \_SB.PCI0.LPC.LNKA, 0}, // INTA\r
- Package() {0x0015ffff, 1, \_SB.PCI0.LPC.LNKB, 0}, // INTB\r
- Package() {0x0015ffff, 2, \_SB.PCI0.LPC.LNKC, 0}, // INTC\r
- Package() {0x0015ffff, 3, \_SB.PCI0.LPC.LNKD, 0}, // INTD\r
-\r
- // Bus 0, Device 23 - PCIe port 0\r
- Package() {0x0017ffff, 0, \_SB.PCI0.LPC.LNKE, 0}, // INTA\r
- Package() {0x0017ffff, 1, \_SB.PCI0.LPC.LNKF, 0}, // INTB\r
- Package() {0x0017ffff, 2, \_SB.PCI0.LPC.LNKG, 0}, // INTC\r
- Package() {0x0017ffff, 3, \_SB.PCI0.LPC.LNKH, 0}, // INTD\r
-\r
- // Bus 0, Device 31\r
- Package() {0x001fffff, 0, \_SB.PCI0.LPC.LNKA, 0}, // LPC Bridge\r
- }\r
- )\r
- }\r
- else {\r
- Return (\r
- Package()\r
- {\r
- // Bus 0, Device 20 - IOSFAHB Bridge\r
- Package() {0x0014ffff, 0, 0, 16}, // INTA\r
- Package() {0x0014ffff, 1, 0, 17}, // INTB\r
- Package() {0x0014ffff, 2, 0, 18}, // INTC\r
- Package() {0x0014ffff, 3, 0, 19}, // INTD\r
-\r
- // Bus 0, Device 21 - IOSFAHB Bridge\r
- Package() {0x0015ffff, 0, 0, 16}, // INTA\r
- Package() {0x0015ffff, 1, 0, 17}, // INTB\r
- Package() {0x0015ffff, 2, 0, 18}, // INTC\r
- Package() {0x0015ffff, 3, 0, 19}, // INTD\r
-\r
- // Bus 0, Device 23 - PCIe port 0\r
- Package() {0x0017ffff, 0, 0, 20}, // INTA\r
- Package() {0x0017ffff, 1, 0, 21}, // INTB\r
- Package() {0x0017ffff, 2, 0, 22}, // INTC\r
- Package() {0x0017ffff, 3, 0, 23}, // INTD\r
-\r
- // Bus 0, Device 31\r
- Package() {0x001fffff, 0, 0, 16}, // LPC Bridge\r
- }\r
- )\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-// Interrupts can be DEB8=all except 13,8,6,2,1,0\r
-\r
-#ifndef PCIIRQ_ASI\r
-#define PCIIRQ_ASI\r
-\r
-OperationRegion(PRR0, PCI_Config, 0x60, 0x08)\r
-Field(PRR0, ANYACC, NOLOCK, PRESERVE)\r
-{\r
- PIRA, 8,\r
- PIRB, 8,\r
- PIRC, 8,\r
- PIRD, 8,\r
- PIRE, 8,\r
- PIRF, 8,\r
- PIRG, 8,\r
- PIRH, 8\r
-}\r
-\r
-Device(LNKA) // PCI IRQ link A\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID, 1)\r
-\r
- Method(_STA,0,NotSerialized)\r
- {\r
- If(And(PIRA, 0x80))\r
- {\r
- Return(0x9)\r
- }\r
- Else\r
- {\r
- Return(0xB)\r
- } // Don't display\r
- }\r
-\r
- Method(_DIS,0,NotSerialized)\r
- {\r
- Or(PIRA, 0x80, PIRA)\r
- }\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(BUF0,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){0}})\r
-\r
- // Define references to buffer elements\r
- CreateWordField (BUF0, 0x01, IRQW) // IRQ low\r
- // Write current settings into IRQ descriptor\r
- If (And(PIRA, 0x80))\r
- {\r
- Store(Zero, Local0)\r
- }\r
- Else\r
- {\r
- Store(One,Local0)\r
- }\r
- // Shift 1 by value in register 70\r
- ShiftLeft(Local0,And(PIRA,0x0F),IRQW) // Save in buffer\r
- Return(BUF0) // Return Buf0\r
- } // End of _CRS method\r
-\r
- Name(_PRS,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){12,11,10,9,7,5,4,3}})\r
-\r
- Method(_SRS,1,NotSerialized)\r
- {\r
- CreateWordField (ARG0, 0x01, IRQW) // IRQ low\r
-\r
- FindSetRightBit(IRQW,Local0) // Set IRQ\r
- If (LNotEqual(IRQW,Zero))\r
- {\r
- And(Local0, 0x7F,Local0)\r
- Decrement(Local0)\r
- }\r
- Else\r
- {\r
- Or(Local0, 0x80,Local0)\r
- }\r
- store(Local0, PIRA)\r
- } // End of _SRS Method\r
-}\r
-\r
-Device(LNKB) // PCI IRQ link B\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID, 2)\r
-\r
- Method(_STA,0,NotSerialized)\r
- {\r
- If(And(PIRB, 0x80))\r
- {\r
- Return(0x9)\r
- }\r
- Else\r
- {\r
- Return(0xB)\r
- } // Don't display\r
- }\r
-\r
- Method(_DIS,0,NotSerialized)\r
- {\r
- Or(PIRB, 0x80,PIRB)\r
- }\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(BUF0,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){0}})\r
- // Define references to buffer elements\r
- CreateWordField (BUF0, 0x01, IRQW) // IRQ low\r
- // Write current settings into IRQ descriptor\r
- If (And(PIRB, 0x80))\r
- {\r
- Store(Zero, Local0)\r
- }\r
- Else\r
- {\r
- Store(One,Local0)\r
- }\r
- // Shift 1 by value in register 70\r
- ShiftLeft(Local0,And(PIRB,0x0F),IRQW) // Save in buffer\r
- Return(BUF0) // Return Buf0\r
- } // End of _CRS method\r
-\r
- Name(_PRS,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){12,11,10,9,7,5,4,3}})\r
-\r
- Method(_SRS,1,NotSerialized)\r
- {\r
- CreateWordField (ARG0, 0x01, IRQW) // IRQ low\r
-\r
- FindSetRightBit(IRQW,Local0) // Set IRQ\r
- If (LNotEqual(IRQW,Zero))\r
- {\r
- And(Local0, 0x7F,Local0)\r
- Decrement(Local0)\r
- }\r
- Else\r
- {\r
- Or(Local0, 0x80,Local0)\r
- }\r
- Store(Local0, PIRB)\r
- } // End of _SRS Method\r
-}\r
-\r
-Device(LNKC) // PCI IRQ link C\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID, 3)\r
-\r
- Method(_STA,0,NotSerialized)\r
- {\r
- If(And(PIRC, 0x80))\r
- {\r
- Return(0x9)\r
- }\r
- Else\r
- {\r
- Return(0xB)\r
- } // Don't display\r
- }\r
-\r
- Method(_DIS,0,NotSerialized)\r
- {\r
- Or(PIRC, 0x80,PIRC)\r
- }\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(BUF0,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){0}})\r
- // Define references to buffer elements\r
- CreateWordField (BUF0, 0x01, IRQW) // IRQ low\r
- // Write current settings into IRQ descriptor\r
- If (And(PIRC, 0x80))\r
- {\r
- Store(Zero, Local0)\r
- }\r
- Else\r
- {\r
- Store(One,Local0)\r
- } // Shift 1 by value in register 70\r
- ShiftLeft(Local0,And(PIRC,0x0F),IRQW) // Save in buffer\r
- Return(BUF0) // Return Buf0\r
- } // End of _CRS method\r
-\r
- Name(_PRS,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){12,11,10,9,7,5,4,3}})\r
-\r
- Method(_SRS,1,NotSerialized)\r
- {\r
- CreateWordField (ARG0, 0x01, IRQW) // IRQ low\r
-\r
- FindSetRightBit(IRQW,Local0) // Set IRQ\r
- If (LNotEqual(IRQW,Zero))\r
- {\r
- And(Local0, 0x7F,Local0)\r
- Decrement(Local0)\r
- }\r
- Else {\r
- Or(Local0, 0x80,Local0)\r
- }\r
- Store(Local0, PIRC)\r
- } // End of _SRS Method\r
-}\r
-\r
-Device(LNKD) // PCI IRQ link D\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID, 4)\r
-\r
- Method(_STA,0,NotSerialized)\r
- {\r
- If(And(PIRD, 0x80))\r
- {\r
- Return(0x9)\r
- }\r
- Else\r
- {\r
- Return(0xB)\r
- } // Don't display\r
- }\r
-\r
- Method(_DIS,0,NotSerialized)\r
- {\r
- Or(PIRD, 0x80,PIRD)\r
- }\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(BUF0,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){0}})\r
- // Define references to buffer elements\r
- CreateWordField (BUF0, 0x01, IRQW) // IRQ low\r
- // Write current settings into IRQ descriptor\r
- If (And(PIRD, 0x80))\r
- {\r
- Store(Zero, Local0)\r
- }\r
- Else\r
- {\r
- Store(One,Local0)\r
- } // Shift 1 by value in register 70\r
- ShiftLeft(Local0,And(PIRD,0x0F),IRQW) // Save in buffer\r
- Return(BUF0) // Return Buf0\r
- } // End of _CRS method\r
-\r
- Name(_PRS,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){12,11,10,9,7,5,4,3}})\r
-\r
- Method(_SRS,1,NotSerialized)\r
- {\r
- CreateWordField (ARG0, 0x01, IRQW) // IRQ low\r
-\r
- FindSetRightBit(IRQW,Local0)// Set IRQ\r
- If (LNotEqual(IRQW,Zero))\r
- {\r
- And(Local0, 0x7F,Local0)\r
- Decrement(Local0)\r
- }\r
- Else\r
- {\r
- Or(Local0, 0x80,Local0)\r
- }\r
- Store(Local0, PIRD)\r
- } // End of _SRS Method\r
-}\r
-\r
-Device(LNKE) // PCI IRQ link E\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID, 5)\r
-\r
- Method(_STA,0,NotSerialized)\r
- {\r
- If(And(PIRE, 0x80))\r
- {\r
- Return(0x9)\r
- }\r
- Else\r
- {\r
- Return(0xB)\r
- } // Don't display\r
- }\r
-\r
- Method(_DIS,0,NotSerialized)\r
- {\r
- Or(PIRE, 0x80, PIRE)\r
- }\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(BUF0,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){0}})\r
-\r
- // Define references to buffer elements\r
- CreateWordField (BUF0, 0x01, IRQW) // IRQ low\r
- // Write current settings into IRQ descriptor\r
- If (And(PIRE, 0x80))\r
- {\r
- Store(Zero, Local0)\r
- }\r
- Else\r
- {\r
- Store(One,Local0)\r
- }\r
- // Shift 1 by value in register 70\r
- ShiftLeft(Local0,And(PIRE,0x0F),IRQW) // Save in buffer\r
- Return(BUF0) // Return Buf0\r
- } // End of _CRS method\r
-\r
- Name(_PRS,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){12,11,10,9,7,5,4,3}})\r
-\r
- Method(_SRS,1,NotSerialized)\r
- {\r
- CreateWordField (ARG0, 0x01, IRQW) // IRQ low\r
-\r
- FindSetRightBit(IRQW,Local0) // Set IRQ\r
- If (LNotEqual(IRQW,Zero))\r
- {\r
- And(Local0, 0x7F,Local0)\r
- Decrement(Local0)\r
- }\r
- Else\r
- {\r
- Or(Local0, 0x80,Local0)\r
- }\r
- store(Local0, PIRE)\r
- } // End of _SRS Method\r
-}\r
-\r
-Device(LNKF) // PCI IRQ link F\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID, 6)\r
-\r
- Method(_STA,0,NotSerialized)\r
- {\r
- If(And(PIRF, 0x80))\r
- {\r
- Return(0x9)\r
- }\r
- Else\r
- {\r
- Return(0xB)\r
- } // Don't display\r
- }\r
-\r
- Method(_DIS,0,NotSerialized)\r
- {\r
- Or(PIRB, 0x80,PIRF)\r
- }\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(BUF0,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){0}})\r
- // Define references to buffer elements\r
- CreateWordField (BUF0, 0x01, IRQW) // IRQ low\r
- // Write current settings into IRQ descriptor\r
- If (And(PIRF, 0x80))\r
- {\r
- Store(Zero, Local0)\r
- }\r
- Else\r
- {\r
- Store(One,Local0)\r
- }\r
- // Shift 1 by value in register 70\r
- ShiftLeft(Local0,And(PIRF,0x0F),IRQW) // Save in buffer\r
- Return(BUF0) // Return Buf0\r
- } // End of _CRS method\r
-\r
- Name(_PRS,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){12,11,10,9,7,5,4,3}})\r
-\r
- Method(_SRS,1,NotSerialized)\r
- {\r
- CreateWordField (ARG0, 0x01, IRQW) // IRQ low\r
-\r
- FindSetRightBit(IRQW,Local0) // Set IRQ\r
- If (LNotEqual(IRQW,Zero))\r
- {\r
- And(Local0, 0x7F,Local0)\r
- Decrement(Local0)\r
- }\r
- Else\r
- {\r
- Or(Local0, 0x80,Local0)\r
- }\r
- Store(Local0, PIRF)\r
- } // End of _SRS Method\r
-}\r
-\r
-Device(LNKG) // PCI IRQ link G\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID, 7)\r
-\r
- Method(_STA,0,NotSerialized)\r
- {\r
- If(And(PIRG, 0x80))\r
- {\r
- Return(0x9)\r
- }\r
- Else\r
- {\r
- Return(0xB)\r
- } // Don't display\r
- }\r
-\r
- Method(_DIS,0,NotSerialized)\r
- {\r
- Or(PIRG, 0x80,PIRG)\r
- }\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(BUF0,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){0}})\r
- // Define references to buffer elements\r
- CreateWordField (BUF0, 0x01, IRQW) // IRQ low\r
- // Write current settings into IRQ descriptor\r
- If (And(PIRG, 0x80))\r
- {\r
- Store(Zero, Local0)\r
- }\r
- Else\r
- {\r
- Store(One,Local0)\r
- } // Shift 1 by value in register 70\r
- ShiftLeft(Local0,And(PIRG,0x0F),IRQW) // Save in buffer\r
- Return(BUF0) // Return Buf0\r
- } // End of _CRS method\r
-\r
- Name(_PRS,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){12,11,10,9,7,5,4,3}})\r
-\r
- Method(_SRS,1,NotSerialized)\r
- {\r
- CreateWordField (ARG0, 0x01, IRQW) // IRQ low\r
-\r
- FindSetRightBit(IRQW,Local0) // Set IRQ\r
- If (LNotEqual(IRQW,Zero))\r
- {\r
- And(Local0, 0x7F,Local0)\r
- Decrement(Local0)\r
- }\r
- Else {\r
- Or(Local0, 0x80,Local0)\r
- }\r
- Store(Local0, PIRG)\r
- } // End of _SRS Method\r
-}\r
-\r
-Device(LNKH) // PCI IRQ link H\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID, 8)\r
-\r
- Method(_STA,0,NotSerialized)\r
- {\r
- If(And(PIRH, 0x80))\r
- {\r
- Return(0x9)\r
- }\r
- Else\r
- {\r
- Return(0xB)\r
- } // Don't display\r
- }\r
-\r
- Method(_DIS,0,NotSerialized)\r
- {\r
- Or(PIRH, 0x80,PIRH)\r
- }\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(BUF0,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){0}})\r
- // Define references to buffer elements\r
- CreateWordField (BUF0, 0x01, IRQW) // IRQ low\r
- // Write current settings into IRQ descriptor\r
- If (And(PIRH, 0x80))\r
- {\r
- Store(Zero, Local0)\r
- }\r
- Else\r
- {\r
- Store(One,Local0)\r
- } // Shift 1 by value in register 70\r
- ShiftLeft(Local0,And(PIRH,0x0F),IRQW) // Save in buffer\r
- Return(BUF0) // Return Buf0\r
- } // End of _CRS method\r
-\r
- Name(_PRS,\r
- ResourceTemplate()\r
- {IRQ(Level,ActiveLow,Shared){12,11,10,9,7,5,4,3}})\r
-\r
- Method(_SRS,1,NotSerialized)\r
- {\r
- CreateWordField (ARG0, 0x01, IRQW) // IRQ low\r
-\r
- FindSetRightBit(IRQW,Local0)// Set IRQ\r
- If (LNotEqual(IRQW,Zero))\r
- {\r
- And(Local0, 0x7F,Local0)\r
- Decrement(Local0)\r
- }\r
- Else\r
- {\r
- Or(Local0, 0x80,Local0)\r
- }\r
- Store(Local0, PIRH)\r
- } // End of _SRS Method\r
-}\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-PCI express expansion ports\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef PcieExpansionPrt_asi\r
-#define PcieExpansionPrt_asi\r
-\r
-Device (PEX0) // PCI express bus bridged from [Bus 0, Device 23, Function 0]\r
-{\r
- Name(_ADR,0x00170000) // Device (HI WORD)=23, Func (LO WORD)=0\r
- Name(_PRW,Package(){0x11,0x03}) // GPE pin 0x11, Wake from S3 -- PCI PME#\r
-\r
- OperationRegion (PES0,PCI_Config,0x40,0xA0)\r
- Field (PES0, AnyAcc, NoLock, Preserve)\r
- {\r
- Offset(0x1A), // SLSTS - Slot Status Register\r
- ABP0, 1, // Bit 0, Attention Button Pressed\r
- , 2,\r
- PDC0, 1, // Bit 3, Presence Detect Changed\r
- , 2,\r
- PDS0, 1, // Bit 6, Presence Detect State\r
- , 1,\r
- LSC0, 1, // Bit 8, Link Active State Changed\r
- offset (0x20),\r
- , 16,\r
- PMS0, 1, // Bit 16, PME Status\r
- offset (0x98),\r
- , 30,\r
- HPE0, 1, // Bit 30, Hot Plug SCI Enable\r
- PCE0, 1, // Bit 31, Power Management SCI Enable.\r
- , 30,\r
- HPS0, 1, // Bit 30, Hot Plug SCI Status\r
- PCS0, 1, // Bit 31, Power Management SCI Status.\r
- }\r
-\r
- Method(_PRT,0,NotSerialized) {\r
- If (LEqual(\GPIC, Zero)) // 8259 Interrupt Routing\r
- {\r
- Return (\r
- Package()\r
- {\r
- // Port 0: INTA->PIRQE,INTB->PIRQF,INTC->PIRQG,INTD->PIRQH\r
- Package() {0x0000ffff, 0, \_SB_.PCI0.LPC.LNKE, 0}, // PCI Slot 1\r
- Package() {0x0000ffff, 1, \_SB_.PCI0.LPC.LNKF, 0},\r
- Package() {0x0000ffff, 2, \_SB_.PCI0.LPC.LNKG, 0},\r
- Package() {0x0000ffff, 3, \_SB_.PCI0.LPC.LNKH, 0},\r
- }\r
- )\r
- }\r
- else // IOAPIC Routing\r
- {\r
- Return (\r
- Package()\r
- {\r
- // Port 0: INTA->PIRQE,INTB->PIRQF,INTC->PIRQG,INTD->PIRQH\r
- Package() {0x0000ffff, 0, 0, 20}, // PCI Slot 1\r
- Package() {0x0000ffff, 1, 0, 21},\r
- Package() {0x0000ffff, 2, 0, 22},\r
- Package() {0x0000ffff, 3, 0, 23},\r
- }\r
- )\r
- }\r
- }\r
-}\r
-\r
-Device (PEX1) // PCI express bus bridged from [Bus 0, Device 23, Function 1]\r
-{\r
- Name(_ADR,0x00170001) // Device (HI WORD)=23, Func (LO WORD)=1\r
- Name(_PRW,Package(){0x11,0x03}) // GPE pin 0x11, Wake from S3 -- PCI PME#\r
- OperationRegion (PES1,PCI_Config,0x40,0xA0)\r
- Field (PES1, AnyAcc, NoLock, Preserve)\r
- {\r
- Offset(0x1A), // SLSTS - Slot Status Register\r
- ABP1, 1, // Bit 0, Attention Button Pressed\r
- , 2,\r
- PDC1, 1, // Bit 3, Presence Detect Changed\r
- , 2,\r
- PDS1, 1, // Bit 6, Presence Detect State\r
- , 1,\r
- LSC1, 1, // Bit 8, Link Active State Changed\r
- offset (0x20),\r
- , 16,\r
- PMS1, 1, // Bit 16, PME Status\r
- offset (0x98),\r
- , 30,\r
- HPE1, 1, // Bit 30, Hot Plug SCI Enable\r
- PCE1, 1, // Bit 31, Power Management SCI Enable.\r
- , 30,\r
- HPS1, 1, // Bit 30, Hot Plug SCI Status\r
- PCS1, 1, // Bit 31, Power Management SCI Status.\r
- }\r
- Method(_PRT,0,NotSerialized) {\r
- If (LEqual(\GPIC, Zero)) // 8259 Interrupt Routing\r
- {\r
- Return (\r
- Package()\r
- {\r
- // Port 1: INTA->PIRQF,INTB->PIRQG,INTC->PIRQH,INTD->PIRQE\r
- Package() {0x0000ffff, 0, \_SB_.PCI0.LPC.LNKF, 0},\r
- Package() {0x0000ffff, 1, \_SB_.PCI0.LPC.LNKG, 0},\r
- Package() {0x0000ffff, 2, \_SB_.PCI0.LPC.LNKH, 0},\r
- Package() {0x0000ffff, 3, \_SB_.PCI0.LPC.LNKE, 0},\r
- }\r
- )\r
- }\r
- else // IOAPIC Routing\r
- {\r
- Return (\r
- Package()\r
- {\r
- // Port 1: INTA->PIRQF,INTB->PIRQG,INTC->PIRQH,INTD->PIRQE\r
- Package() {0x0000ffff, 0, 0, 21},\r
- Package() {0x0000ffff, 1, 0, 22},\r
- Package() {0x0000ffff, 2, 0, 23},\r
- Package() {0x0000ffff, 3, 0, 20},\r
- }\r
- )\r
- }\r
- }\r
-}\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Contains root level name space objects for the platform\r
-\r
-Copyright (c) 2013-2019 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// OS TYPE DEFINITION\r
-//\r
-#define WINDOWS_XP 0x01\r
-#define WINDOWS_XP_SP1 0x02\r
-#define WINDOWS_XP_SP2 0x04\r
-#define WINDOWS_2003 0x08\r
-#define WINDOWS_Vista 0x10\r
-#define WINDOWS_WIN7 0x11\r
-#define WINDOWS_WIN8 0x12\r
-#define WINDOWS_WIN8_1 0x13\r
-#define LINUX 0xF0\r
-\r
-//\r
-// GPIO Interrupt Connection Resource Descriptor (GpioInt) usage.\r
-// GpioInt() descriptors maybe used in this file and included .asi files.\r
-//\r
-// The mapping below was provided by the first OS user that requested\r
-// GpioInt() support.\r
-// Other OS users that need GpioInt() support must use the following mapping.\r
-//\r
-#define QUARK_GPIO8_MAPPING 0x00\r
-#define QUARK_GPIO9_MAPPING 0x01\r
-#define QUARK_GPIO_SUS0_MAPPING 0x02\r
-#define QUARK_GPIO_SUS1_MAPPING 0x03\r
-#define QUARK_GPIO_SUS2_MAPPING 0x04\r
-#define QUARK_GPIO_SUS3_MAPPING 0x05\r
-#define QUARK_GPIO_SUS4_MAPPING 0x06\r
-#define QUARK_GPIO_SUS5_MAPPING 0x07\r
-#define QUARK_GPIO0_MAPPING 0x08\r
-#define QUARK_GPIO1_MAPPING 0x09\r
-#define QUARK_GPIO2_MAPPING 0x0A\r
-#define QUARK_GPIO3_MAPPING 0x0B\r
-#define QUARK_GPIO4_MAPPING 0x0C\r
-#define QUARK_GPIO5_MAPPING 0x0D\r
-#define QUARK_GPIO6_MAPPING 0x0E\r
-#define QUARK_GPIO7_MAPPING 0x0F\r
-\r
-DefinitionBlock (\r
- "Platform.aml",\r
- "DSDT",\r
- 1,\r
- "INTEL ",\r
- "QuarkNcS",\r
- 3)\r
-{\r
- //\r
- // Global Variables\r
- //\r
- Name(\GPIC, 0x0)\r
-\r
- //\r
- // Port 80\r
- //\r
- OperationRegion (DBG0, SystemIO, 0x80, 1)\r
- Field (DBG0, ByteAcc, NoLock, Preserve)\r
- { IO80,8 }\r
-\r
- //\r
- // Access CMOS range\r
- //\r
- OperationRegion (ACMS, SystemIO, 0x72, 2)\r
- Field (ACMS, ByteAcc, NoLock, Preserve)\r
- { INDX, 8, DATA, 8 }\r
-\r
- //\r
- // Global NVS Memory Block\r
- //\r
- OperationRegion (MNVS, SystemMemory, 0xFFFF0000, 512)\r
- Field (MNVS, ByteAcc, NoLock, Preserve)\r
- {\r
- OSTP, 32,\r
- CFGD, 32,\r
- HPEA, 32, // HPET Enabled ?\r
-\r
- P1BB, 32, // Pm1blkIoBaseAddress;\r
- PBAB, 32, // PmbaIoBaseAddress;\r
- GP0B, 32, // Gpe0blkIoBaseAddress;\r
- GPAB, 32, // GbaIoBaseAddress;\r
-\r
- SMBB, 32, // SmbaIoBaseAddress;\r
- NRV1, 32, // GNVS reserved field 1.\r
- WDTB, 32, // WdtbaIoBaseAddress;\r
-\r
- HPTB, 32, // HpetBaseAddress;\r
- HPTS, 32, // HpetSize;\r
- PEXB, 32, // PciExpressBaseAddress;\r
- PEXS, 32, // PciExpressSize;\r
-\r
- RCBB, 32, // RcbaMmioBaseAddress;\r
- RCBS, 32, // RcbaMmioSize;\r
- APCB, 32, // IoApicBaseAddress;\r
- APCS, 32, // IoApicSize;\r
-\r
- TPMP, 32, // TpmPresent ?\r
- DBGP, 32, // DBG2 Present?\r
- PTYP, 32, // Set to one of EFI_PLATFORM_TYPE enums.\r
- ALTS, 32, // Use alternate I2c SLA addresses.\r
- }\r
-\r
- OperationRegion (GPEB, SystemIO, 0x1100, 0x40) //GPE Block\r
- Field (GPEB, AnyAcc, NoLock, Preserve)\r
- {\r
- Offset(0x10),\r
- SMIE, 32, // SMI Enable\r
- SMIS, 32, // SMI Status\r
- }\r
-\r
- //\r
- // Processor Objects\r
- //\r
- Scope(\_PR) {\r
- //\r
- // IO base will be updated at runtime with search key "PRIO"\r
- //\r
- Processor (CPU0, 0x01, 0x4F495250, 0x06) {}\r
- }\r
-\r
- //\r
- // System Sleep States\r
- //\r
- Name (\_S0,Package (){0,0,0,0})\r
- Name (\_S3,Package (){5,0,0,0})\r
- Name (\_S4,Package (){6,0,0,0})\r
- Name (\_S5,Package (){7,0,0,0})\r
-\r
- //\r
- // General Purpose Event\r
- //\r
- Scope(\_GPE)\r
- {\r
- //\r
- // EGPE generated GPE\r
- //\r
- Method(_L0D, 0x0, NotSerialized)\r
- {\r
- //\r
- // Check EGPE for this wake event\r
- //\r
- Notify (\_SB.SLPB, 0x02)\r
-\r
- }\r
-\r
- //\r
- // GPIO generated GPE\r
- //\r
- Method(_L0E, 0x0, NotSerialized)\r
- {\r
- //\r
- // Check GPIO for this wake event\r
- //\r
- Notify (\_SB.PWRB, 0x02)\r
-\r
- }\r
-\r
- //\r
- // SCLT generated GPE\r
- //\r
- Method(_L0F, 0x0, NotSerialized)\r
- {\r
- //\r
- // Check SCLT for this wake event\r
- //\r
- Notify (\_SB.PCI0.SDIO, 0x02)\r
- Notify (\_SB.PCI0.URT0, 0x02)\r
- Notify (\_SB.PCI0.USBD, 0x02)\r
- Notify (\_SB.PCI0.EHCI, 0x02)\r
- Notify (\_SB.PCI0.OHCI, 0x02)\r
- Notify (\_SB.PCI0.URT1, 0x02)\r
- Notify (\_SB.PCI0.ENT0, 0x02)\r
- Notify (\_SB.PCI0.ENT1, 0x02)\r
- Notify (\_SB.PCI0.SPI0, 0x02)\r
- Notify (\_SB.PCI0.SPI1, 0x02)\r
- Notify (\_SB.PCI0.GIP0, 0x02)\r
-\r
- }\r
-\r
- //\r
- // Remote Management Unit generated GPE\r
- //\r
- Method(_L10, 0x0, NotSerialized)\r
- {\r
- //\r
- // Check Remote Management Unit for this wake event.\r
- //\r
- }\r
-\r
- //\r
- // PCIE generated GPE\r
- //\r
- Method(_L11, 0x0, NotSerialized)\r
- {\r
- //\r
- // Check PCIE for this wake event\r
- //\r
- Notify (\_SB.PCI0.PEX0, 0x02)\r
- Notify (\_SB.PCI0.PEX1, 0x02)\r
- }\r
- }\r
-\r
- //\r
- // define Sleeping button as mentioned in ACPI spec 2.0\r
- //\r
- Device (\_SB.SLPB)\r
- {\r
- Name (_HID, EISAID ("PNP0C0E"))\r
- Method (_PRW, 0, NotSerialized)\r
- {\r
- Return (Package (0x02) {0x0D,0x04})\r
- }\r
- }\r
-\r
- //\r
- // define Power Button\r
- //\r
- Device (\_SB.PWRB)\r
- {\r
- Name (_HID, EISAID ("PNP0C0C"))\r
- Method (_PRW, 0, NotSerialized)\r
- {\r
- Return (Package (0x02) {0x0E,0x04})\r
- }\r
- }\r
- //\r
- // System Wake up\r
- //\r
- Method(_WAK, 1, Serialized)\r
- {\r
- // Do nothing here\r
- Return (0)\r
- }\r
-\r
- //\r
- // System sleep down\r
- //\r
- Method (_PTS, 1, NotSerialized)\r
- {\r
- // Get ready for S3 sleep\r
- if (Lequal(Arg0,3))\r
- {\r
- Store(0xffffffff,SMIS) // clear SMI status\r
- Store(SMIE, Local0) // SMI Enable\r
- Or(Local0,0x4,SMIE) // Generate SMI on sleep\r
- }\r
- }\r
-\r
- //\r
- // Determing PIC mode\r
- //\r
- Method(\_PIC, 1, NotSerialized)\r
- {\r
- Store(Arg0,\GPIC)\r
- }\r
-\r
- //\r
- // System Bus\r
- //\r
- Scope(\_SB)\r
- {\r
- Device(PCI0)\r
- {\r
- Name(_HID,EISAID ("PNP0A08")) // PCI Express Root Bridge\r
- Name(_CID,EISAID ("PNP0A03")) // Compatible PCI Root Bridge\r
-\r
- Name(_ADR,0x00000000) // Device (HI WORD)=0, Func (LO WORD)=0\r
- Method (_INI)\r
- {\r
- Store(LINUX, OSTP) // Set the default os is Linux\r
- If (CondRefOf (_OSI))\r
- {\r
- //\r
- //_OSI is supported, so it is WinXp or Win2003Server\r
- //\r
- If (\_OSI("Windows 2001"))\r
- {\r
- Store (WINDOWS_XP, OSTP)\r
- }\r
- If (\_OSI("Windows 2001 SP1"))\r
- {\r
- Store (WINDOWS_XP_SP1, OSTP)\r
- }\r
- If (\_OSI("Windows 2001 SP2"))\r
- {\r
- Store (WINDOWS_XP_SP2, OSTP)\r
- }\r
- If (\_OSI("Windows 2001.1"))\r
- {\r
- Store (WINDOWS_2003, OSTP)\r
- }\r
- If (\_OSI("Windows 2006"))\r
- {\r
- Store (WINDOWS_Vista, OSTP)\r
- }\r
- If (\_OSI("Windows 2009"))\r
- {\r
- Store (WINDOWS_WIN7, OSTP)\r
- }\r
- If (\_OSI("Windows 2012"))\r
- {\r
- Store (WINDOWS_WIN8, OSTP)\r
- }\r
- If (\_OSI("Windows 2013"))\r
- {\r
- Store (WINDOWS_WIN8_1, OSTP)\r
- }\r
- If (\_OSI("Linux"))\r
- {\r
- Store (LINUX, OSTP)\r
- }\r
- }\r
- }\r
-\r
- Include ("PciHostBridge.asi") // PCI0 Host bridge\r
- Include ("QNC.asi") // QNC miscellaneous\r
- Include ("PcieExpansionPrt.asi") // PCIe expansion bridges/devices\r
- Include ("QuarkSouthCluster.asi") // Quark South Cluster devices\r
- Include ("QNCLpc.asi") // LPC bridge device\r
- Include ("QNCApic.asi") // QNC I/O Apic device\r
-\r
- }\r
-\r
- //\r
- // Include asi files for I2C and SPI onboard devices.\r
- // Devices placed here instead of below relevant controllers.\r
- // Hardware topology information is maintained by the\r
- // ResourceSource arg to the I2CSerialBus/SPISerialBus macros\r
- // within the device asi files.\r
- //\r
- Include ("Tpm.asi") // TPM device.\r
- Include ("CY8C9540A.asi") // CY8C9540A 40Bit I/O Expander & EEPROM\r
- Include ("PCAL9555A.asi") // NXP PCAL9555A I/O expander.\r
- Include ("PCA9685.asi") // NXP PCA9685 PWM/LED controller.\r
- Include ("CAT24C08.asi") // ONSEMI CAT24C08 I2C 8KB EEPROM.\r
- Include ("AD7298.asi") // Analog devices AD7298 ADC.\r
- Include ("ADC108S102.asi") // TI ADC108S102 ADC.\r
- Include ("GpioClient.asi") // Software device to expose GPIO\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-QNC devices\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef QNC_ASI\r
-#define QNC_ASI\r
-\r
-Device(IOCM) // I/O controller miscellaneous\r
-{\r
- Name(_HID,EISAID("PNP0C02")) // System board resources device node ID\r
-\r
- Name(CRS, ResourceTemplate()\r
- {\r
-\r
- // PCIEXBAR memory range\r
- Memory32Fixed(ReadOnly, 0, 0, FIX1)\r
-\r
- // RCRB memory range\r
- Memory32Fixed(ReadOnly, 0, 0, FIX2)\r
-\r
- // Option ROM shadow memory range\r
- Memory32Fixed(ReadOnly, 0x000C0000, 0x20000)\r
-\r
- // BIOS ROM shadow memory range\r
- Memory32Fixed(ReadOnly, 0x000E0000, 0x20000)\r
-\r
- // BIOS Firmware just below 4GByte of memory 8MBytes\r
- Memory32Fixed(ReadOnly, 0xFF800000, 0x800000)\r
- }\r
- )\r
-\r
- Method (_CRS, 0, NotSerialized) {\r
- CreateDWordField (CRS, ^FIX1._BAS, MBR0)\r
- Store(\PEXB, MBR0)\r
- CreateDWordField (CRS, ^FIX1._LEN, MBR1)\r
- Store(\PEXS, MBR1)\r
- CreateDWordField (CRS, ^FIX2._BAS, MBR2)\r
- Store(\RCBB, MBR2)\r
- CreateDWordField (CRS, ^FIX2._LEN, MBR3)\r
- Store(\RCBS, MBR3)\r
- Return (CRS)\r
- }\r
-}\r
-#endif\r
+++ /dev/null
-/** @file\r
-QNC I/O Apic devices\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef QNC_APIC_ASI\r
-#define QNC_APIC_ASI\r
-\r
-Device(APIC)\r
-{\r
- Name(_HID,EISAID("PNP0003")) // APIC resources\r
-\r
- Name(CRS, ResourceTemplate()\r
- {\r
- Memory32Fixed(ReadOnly, 0, 0, FIX1) // IO APIC\r
- }\r
- )\r
-\r
- Method (_CRS, 0, NotSerialized) {\r
- CreateDWordField (CRS, ^FIX1._BAS, MBR0)\r
- Store(\APCB, MBR0)\r
- CreateDWordField (CRS, ^FIX1._LEN, MBR1)\r
- Store(\APCS, MBR1)\r
- Return (CRS)\r
- }\r
-}\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Lpc devices and control methods\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#ifndef QNC_LPC_ASI\r
-#define QNC_LPC_ASI\r
-\r
-Device(LPC)\r
-{\r
- Name(_ADR,0x001f0000) // Device (HI WORD)=31, Func (LO WORD)=0\r
-\r
- Include ("PciIrq.asi") // PCI routing control methods\r
- Include ("LpcDev.asi") // Static Lpc device resource declaration\r
-}\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Quark South Cluster Devices.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef QuarkSouthCluster_asi\r
-#define QuarkSouthCluster_asi\r
-\r
-Device (SDIO) // SDIO [Bus 0, Device 20, Function 0]\r
-{\r
- Name(_ADR,0x00140000) // Device (HI WORD)=20, Func (LO WORD)=0\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (URT0) // UART0 [Bus 0, Device 20, Function 1]\r
-{\r
- Name(_ADR,0x00140001) // Device (HI WORD)=20, Func (LO WORD)=1\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (USBD) // USB Device [Bus 0, Device 20, Function 2]\r
-{\r
- Name(_ADR,0x00140002) // Device (HI WORD)=20, Func (LO WORD)=2\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (EHCI) // EHCI [Bus 0, Device 20, Function 3]\r
-{\r
- Name(_ADR,0x00140003) // Device (HI WORD)=20, Func (LO WORD)=3\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (OHCI) // OHCI [Bus 0, Device 20, Function 4]\r
-{\r
- Name(_ADR,0x00140004) // Device (HI WORD)=20, Func (LO WORD)=4\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (URT1) // UART1 [Bus 0, Device 20, Function 5]\r
-{\r
- Name(_ADR,0x00140005) // Device (HI WORD)=20, Func (LO WORD)=5\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (ENT0) // Ethernet0 [Bus 0, Device 20, Function 6]\r
-{\r
- Name(_ADR,0x00140006) // Device (HI WORD)=20, Func (LO WORD)=6\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (ENT1) // Ethernet1 [Bus 0, Device 20, Function 7]\r
-{\r
- Name(_ADR,0x00140007) // Device (HI WORD)=20, Func (LO WORD)=7\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (SPI0) // SPI0 [Bus 0, Device 21, Function 0]\r
-{\r
- Name(_ADR,0x00150000) // Device (HI WORD)=21, Func (LO WORD)=0\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (SPI1) // SPI1 [Bus 0, Device 21, Function 1]\r
-{\r
- Name(_ADR,0x00150001) // Device (HI WORD)=21, Func (LO WORD)=1\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-}\r
-\r
-Device (GIP0) // I2C/GPIO [Bus 0, Device 21, Function 2]\r
-{\r
- Name(_ADR,0x00150002) // Device (HI WORD)=21, Func (LO WORD)=2\r
- Name(_STA,0xF) // Enabled, do Display\r
- Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#\r
-\r
- Device(GPO_) // GPIO Virtual Child Device- for BAR0 resources\r
- {\r
- Name(_ADR, 0)\r
- Name(_STA, 0xf)\r
- Name(_PRW, Package(0x2)\r
- {\r
- 0xf,\r
- 0x3\r
- })\r
- }\r
- Device(I2C_) // I2C Controller Virtual Child Device- for BAR1 resources\r
- {\r
- Name(_ADR, 1)\r
- Name(_STA, 0xf)\r
- Name(_PRW, Package(0x2)\r
- {\r
- 0xf,\r
- 0x3\r
- })\r
- }\r
-}\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-The Infineon SLB9645 TPM ACPI definition block.\r
-Provides TPM device info. and TPM presence check only.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-Device (TPM)\r
-{\r
- //\r
- // Define _HID as Infineon TPM Device, _CID as "PNP0C31" (defined in\r
- // "Secure Startup-FVE and TPM Admin BIOS and Platform Requirements").\r
- //\r
- Name(_HID ,EISAID("INT3493"))\r
- Name(_CID, EISAID("PNP0C31"))\r
-\r
- //\r
- // Readable name of this device.\r
- //\r
- Name (_STR, Unicode ("Infineon TPM 1.2 Device (SLB9645TT1.2)"))\r
-\r
- //\r
- // Return the resource consumed by TPM device.\r
- //\r
- Name (_CRS, ResourceTemplate () {\r
- I2cSerialBus (0x20, ControllerInitiated, 0x00061A80, AddressingMode7Bit, "\\_SB.PCI0.GIP0.I2C_", 0, ResourceConsumer,,)\r
- })\r
-\r
- //\r
- // Check if TPM present.\r
- //\r
- Method (_STA, 0)\r
- {\r
- if (LEqual (TPMP, 0))\r
- {\r
- return (0)\r
- }\r
- Return (0x0f)\r
- }\r
-\r
-}\r
+++ /dev/null
-/** @file\r
-This file contains the FACS structure definition.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include "Facs.h"\r
-\r
-EFI_ACPI_2_0_FIRMWARE_ACPI_CONTROL_STRUCTURE FACS = {\r
- EFI_ACPI_2_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE,\r
- sizeof (EFI_ACPI_2_0_FIRMWARE_ACPI_CONTROL_STRUCTURE),\r
-\r
- //\r
- // Hardware Signature will be updated at runtime\r
- //\r
- 0x00000000,\r
- EFI_ACPI_FIRMWARE_WAKING_VECTOR,\r
- EFI_ACPI_GLOBAL_LOCK,\r
- EFI_ACPI_FIRMWARE_CONTROL_STRUCTURE_FLAGS,\r
- EFI_ACPI_X_FIRMWARE_WAKING_VECTOR,\r
- EFI_ACPI_2_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_VERSION,\r
- {\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE\r
- }\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from removing the\r
- // data structure from the exeutable\r
- //\r
- return (VOID*)&FACS;\r
-}\r
+++ /dev/null
-/** @file\r
-This file describes the contents of the ACPI Firmware ACPI Control Structure (FACS)\r
-. Some additional ACPI values are defined in Acpi10.h, Acpi20.h, and Acpi30.h\r
-All changes to the FACS contents should be done in this file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _FACS_H_\r
-#define _FACS_H_\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include <IndustryStandard/Acpi.h>\r
-\r
-//\r
-// FACS Definitions\r
-//\r
-#define EFI_ACPI_FIRMWARE_WAKING_VECTOR 0x00000000\r
-#define EFI_ACPI_GLOBAL_LOCK 0x00000000\r
-\r
-#define EFI_ACPI_FIRMWARE_CONTROL_STRUCTURE_FLAGS 0x00000000\r
-#define EFI_ACPI_X_FIRMWARE_WAKING_VECTOR 0x0000000000000000\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file describes the contents of the ACPI Fixed ACPI Description Table (FADT)\r
-. Some additional ACPI values are defined in Acpi10.h, Acpi20.h, and Acpi30.h\r
-All changes to the FADT contents should be done in this file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _FADT_H_\r
-#define _FADT_H_\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include <IndustryStandard/Acpi.h>\r
-\r
-//\r
-// ACPI table information used to initialize tables.\r
-//\r
-#define EFI_ACPI_OEM_ID 'I','N','T','E','L',' ' // OEMID 6 bytes long\r
-#define EFI_ACPI_OEM_TABLE_ID SIGNATURE_64('T','I','A','N','O',' ',' ',' ') // OEM table id 8 bytes long\r
-#define EFI_ACPI_OEM_REVISION 0x00000004\r
-#define EFI_ACPI_CREATOR_ID SIGNATURE_32('I','N','T','L')\r
-#define EFI_ACPI_CREATOR_REVISION 0x0100000D\r
-\r
-//\r
-// FADT Definitions\r
-//\r
-#define PM_PROFILE 0x01\r
-#define INT_MODEL 0x01\r
-#define SCI_INT_VECTOR 0x0009\r
-#define ACPI_ENABLE 0x0a0\r
-#define ACPI_DISABLE 0x0a1\r
-#define S4BIOS_REQ 0x00\r
-#define PM1_EVT_LEN 0x04\r
-#define PM1_CNT_LEN 0x02\r
-#define PM2_CNT_LEN 0x00\r
-#define PM_TM_LEN 0x04\r
-#define GPE0_BLK_LEN 0x08\r
-#define GPE1_BLK_LEN 0x00\r
-#define GPE1_BASE 0x00\r
-#define RESERVED 0x00\r
-#define P_LVL2_LAT 0x0065\r
-#define P_LVL3_LAT 0x03e9\r
-#define FLUSH_SIZE 0x0400\r
-#define FLUSH_STRIDE 0x0010\r
-#define DUTY_OFFSET 0x01\r
-#define DUTY_WIDTH 0x03\r
-#define DAY_ALRM 0x00\r
-#define MON_ALRM 0x00\r
-#define CENTURY 0x00\r
-#define IAPC_BOOT_ARCH EFI_ACPI_2_0_LEGACY_DEVICES\r
-#define FLAG (EFI_ACPI_1_0_WBINVD | EFI_ACPI_1_0_PROC_C1 | EFI_ACPI_1_0_SLP_BUTTON | EFI_ACPI_1_0_RTC_S4)\r
-#define FLAG2 (EFI_ACPI_2_0_WBINVD | EFI_ACPI_2_0_PROC_C1 | EFI_ACPI_2_0_PWR_BUTTON | EFI_ACPI_2_0_SLP_BUTTON | EFI_ACPI_2_0_RTC_S4 | EFI_ACPI_2_0_RESET_REG_SUP | EFI_ACPI_3_0_USE_PLATFORM_CLOCK)\r
-\r
-#define RESET_REG_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO\r
-#define RESET_REG_BIT_WIDTH 0x08\r
-#define RESET_REG_BIT_OFFSET 0x00\r
-#define RESET_REG_ADDRESS 0x0000000000000CF9\r
-#define RESET_VALUE 0x02\r
-\r
-#define ACPI_RUNTIME_UPDATE 0x00\r
-\r
-#define PM1a_EVT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO\r
-#define PM1a_EVT_BLK_BIT_WIDTH 0x20\r
-#define PM1a_EVT_BLK_BIT_OFFSET 0x00\r
-\r
-#define PM1b_EVT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO\r
-#define PM1b_EVT_BLK_BIT_WIDTH 0x00\r
-#define PM1b_EVT_BLK_BIT_OFFSET 0x00\r
-#define PM1b_EVT_BLK_ADDRESS 0x0000000000000000\r
-\r
-#define PM1a_CNT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO\r
-#define PM1a_CNT_BLK_BIT_WIDTH 0x10\r
-#define PM1a_CNT_BLK_BIT_OFFSET 0x00\r
-\r
-#define PM1b_CNT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO\r
-#define PM1b_CNT_BLK_BIT_WIDTH 0x00\r
-#define PM1b_CNT_BLK_BIT_OFFSET 0x00\r
-#define PM1b_CNT_BLK_ADDRESS 0x0000000000000000\r
-\r
-#define PM2_CNT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO\r
-#define PM2_CNT_BLK_BIT_WIDTH 0x00\r
-#define PM2_CNT_BLK_BIT_OFFSET 0x00\r
-#define PM2_CNT_BLK_ADDRESS 0x0000000000000000\r
-\r
-#define PM_TMR_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO\r
-#define PM_TMR_BLK_BIT_WIDTH 0x20\r
-#define PM_TMR_BLK_BIT_OFFSET 0x00\r
-\r
-#define GPE0_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO\r
-#define GPE0_BLK_BIT_WIDTH 0x40\r
-#define GPE0_BLK_BIT_OFFSET 0x00\r
-\r
-#define GPE1_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO\r
-#define GPE1_BLK_BIT_WIDTH 0x00\r
-#define GPE1_BLK_BIT_OFFSET 0x00\r
-#define GPE1_BLK_ADDRESS 0x0000000000000000\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file describes the contents of the ACPI Fixed ACPI Description Table\r
-(FADT). Some additional ACPI values are defined in Acpi1_0.h and Acpi2_0.h.\r
-All changes to the FADT contents should be done in this file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Fadt.h"\r
-\r
-EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE FADT = {\r
- EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE,\r
- sizeof (EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE),\r
- EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE_REVISION,\r
- 0, // to make sum of entire table == 0\r
- EFI_ACPI_OEM_ID, // OEMID is a 6 bytes long field\r
- EFI_ACPI_OEM_TABLE_ID, // OEM table identification(8 bytes long)\r
- EFI_ACPI_OEM_REVISION, // OEM revision number\r
- EFI_ACPI_CREATOR_ID, // ASL compiler vendor ID\r
- EFI_ACPI_CREATOR_REVISION, // ASL compiler revision number\r
- 0, // Physical addesss of FACS\r
- 0, // Physical address of DSDT\r
- INT_MODEL, // System Interrupt Model\r
- RESERVED, // reserved\r
- SCI_INT_VECTOR, // System vector of SCI interrupt\r
- SMI_CMD_IO_PORT, // Port address of SMI command port\r
- ACPI_ENABLE, // value to write to port smi_cmd to enable ACPI\r
- ACPI_DISABLE, // value to write to port smi_cmd to disable ACPI\r
- S4BIOS_REQ, // Value to write to SMI CMD port to enter the S4BIOS state\r
- RESERVED, // reserved - must be zero\r
- PM1a_EVT_BLK_ADDRESS, // Port address of Power Mgt 1a Event Reg Blk\r
- PM1b_EVT_BLK_ADDRESS, // Port address of Power Mgt 1b Event Reg Blk\r
- PM1a_CNT_BLK_ADDRESS, // Port address of Power Mgt 1a Ctrl Reg Blk\r
- PM1b_CNT_BLK_ADDRESS, // Port address of Power Mgt 1b Ctrl Reg Blk\r
- PM2_CNT_BLK_ADDRESS, // Port address of Power Mgt 2 Ctrl Reg Blk\r
- PM_TMR_BLK_ADDRESS, // Port address of Power Mgt Timer Ctrl Reg Blk\r
- GPE0_BLK_ADDRESS, // Port addr of General Purpose Event 0 Reg Blk\r
- GPE1_BLK_ADDRESS, // Port addr of General Purpose Event 1 Reg Blk\r
- PM1_EVT_LEN, // Byte Length of ports at pm1X_evt_blk\r
- PM1_CNT_LEN, // Byte Length of ports at pm1X_cnt_blk\r
- PM2_CNT_LEN, // Byte Length of ports at pm2_cnt_blk\r
- PM_TM_LEN, // Byte Length of ports at pm_tm_blk\r
- GPE0_BLK_LEN, // Byte Length of ports at gpe0_blk\r
- GPE1_BLK_LEN, // Byte Length of ports at gpe1_blk\r
- GPE1_BASE, // offset in gpe model where gpe1 events start\r
- RESERVED, // reserved\r
- P_LVL2_LAT, // worst case HW latency to enter/exit C2 state\r
- P_LVL3_LAT, // worst case HW latency to enter/exit C3 state\r
- FLUSH_SIZE, // Size of area read to flush caches\r
- FLUSH_STRIDE, // Stride used in flushing caches\r
- DUTY_OFFSET, // bit location of duty cycle field in p_cnt reg\r
- DUTY_WIDTH, // bit width of duty cycle field in p_cnt reg\r
- DAY_ALRM, // index to day-of-month alarm in RTC CMOS RAM\r
- MON_ALRM, // index to month-of-year alarm in RTC CMOS RAM\r
- CENTURY, // index to century in RTC CMOS RAM\r
- RESERVED, // reserved\r
- RESERVED, // reserved\r
- RESERVED, // reserved\r
- FLAG\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from removing the\r
- // data structure from the exeutable\r
- //\r
- return (VOID*)&FADT;\r
-}\r
+++ /dev/null
-/** @file\r
-This file describes the contents of the ACPI Fixed ACPI Description Table\r
-(FADT). Some additional ACPI values are defined in Acpi1_0.h and Acpi2_0.h.\r
-All changes to the FADT contents should be done in this file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "Fadt.h"\r
-\r
-EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE FADT = {\r
- {\r
- EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE,\r
- sizeof (EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE),\r
- EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE_REVISION,\r
- 0, // to make sum of entire table == 0\r
- {EFI_ACPI_OEM_ID}, // OEMID is a 6 bytes long field\r
- EFI_ACPI_OEM_TABLE_ID,// OEM table identification(8 bytes long)\r
- EFI_ACPI_OEM_REVISION,// OEM revision number\r
- EFI_ACPI_CREATOR_ID, // ASL compiler vendor ID\r
- EFI_ACPI_CREATOR_REVISION // ASL compiler revision number\r
- },\r
- 0, // Physical addesss of FACS\r
- 0, // Physical address of DSDT\r
- RESERVED, // reserved\r
- PM_PROFILE, // Preferred powermanagement profile\r
- SCI_INT_VECTOR, // System vector of SCI interrupt\r
- ACPI_RUNTIME_UPDATE, // Port address of SMI command port\r
- ACPI_ENABLE, // value to write to port smi_cmd to enable ACPI\r
- ACPI_DISABLE, // value to write to port smi_cmd to disable ACPI\r
- S4BIOS_REQ, // Value to write to SMI CMD port to enter the S4BIOS state\r
- RESERVED, // reserved - must be zero\r
- ACPI_RUNTIME_UPDATE, // Port address of Power Mgt 1a Event Reg Blk\r
- PM1b_EVT_BLK_ADDRESS, // Port address of Power Mgt 1b Event Reg Blk\r
- ACPI_RUNTIME_UPDATE, // Port address of Power Mgt 1a Ctrl Reg Blk\r
- PM1b_CNT_BLK_ADDRESS, // Port address of Power Mgt 1b Ctrl Reg Blk\r
- ACPI_RUNTIME_UPDATE, // Port address of Power Mgt 2 Ctrl Reg Blk\r
- ACPI_RUNTIME_UPDATE, // Port address of Power Mgt Timer Ctrl Reg Blk\r
- ACPI_RUNTIME_UPDATE, // Port addr of General Purpose Event 0 Reg Blk\r
- GPE1_BLK_ADDRESS, // Port addr of General Purpose Event 1 Reg Blk\r
- PM1_EVT_LEN, // Byte Length of ports at pm1X_evt_blk\r
- PM1_CNT_LEN, // Byte Length of ports at pm1X_cnt_blk\r
- PM2_CNT_LEN, // Byte Length of ports at pm2_cnt_blk\r
- PM_TM_LEN, // Byte Length of ports at pm_tm_blk\r
- GPE0_BLK_LEN, // Byte Length of ports at gpe0_blk\r
- GPE1_BLK_LEN, // Byte Length of ports at gpe1_blk\r
- GPE1_BASE, // offset in gpe model where gpe1 events start\r
- RESERVED, // reserved\r
- P_LVL2_LAT, // worst case HW latency to enter/exit C2 state\r
- P_LVL3_LAT, // worst case HW latency to enter/exit C3 state\r
- FLUSH_SIZE, // Size of area read to flush caches\r
- FLUSH_STRIDE, // Stride used in flushing caches\r
- DUTY_OFFSET, // bit location of duty cycle field in p_cnt reg\r
- DUTY_WIDTH, // bit width of duty cycle field in p_cnt reg\r
- DAY_ALRM, // index to day-of-month alarm in RTC CMOS RAM\r
- MON_ALRM, // index to month-of-year alarm in RTC CMOS RAM\r
- CENTURY, // index to century in RTC CMOS RAM\r
- IAPC_BOOT_ARCH, // IA-PC Boot Architecture Flags\r
- RESERVED, // reserved\r
- FLAG2, // Fixed feature flags\r
-\r
- {\r
- RESET_REG_ADDRESS_SPACE_ID, // Address of the reset register\r
- RESET_REG_BIT_WIDTH,\r
- RESET_REG_BIT_OFFSET,\r
- RESERVED,\r
- RESET_REG_ADDRESS\r
- },\r
- RESET_VALUE, // Value to write to the RESET_REG port\r
- {\r
- RESERVED,\r
- RESERVED,\r
- RESERVED\r
- },\r
- 0, // 64Bit physical addesss of FACS\r
- 0, // 64Bit physical address of DSDT\r
-\r
- {\r
- PM1a_EVT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 1a Event Reg Blk\r
- PM1a_EVT_BLK_BIT_WIDTH,\r
- PM1a_EVT_BLK_BIT_OFFSET,\r
- RESERVED,\r
- ACPI_RUNTIME_UPDATE\r
- },\r
-\r
- {\r
- PM1b_EVT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 1b Event Reg Blk\r
- PM1b_EVT_BLK_BIT_WIDTH,\r
- PM1b_EVT_BLK_BIT_OFFSET,\r
- RESERVED,\r
- PM1b_EVT_BLK_ADDRESS\r
- },\r
-\r
- {\r
- PM1a_CNT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 1a Ctrl Reg Blk\r
- PM1a_CNT_BLK_BIT_WIDTH,\r
- PM1a_CNT_BLK_BIT_OFFSET,\r
- RESERVED,\r
- ACPI_RUNTIME_UPDATE\r
- },\r
-\r
- {\r
- PM1b_CNT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 1b Ctrl Reg Blk\r
- PM1b_CNT_BLK_BIT_WIDTH,\r
- PM1b_CNT_BLK_BIT_OFFSET,\r
- RESERVED,\r
- PM1b_CNT_BLK_ADDRESS\r
- },\r
-\r
- {\r
- PM2_CNT_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt 2 Ctrl Reg Blk\r
- PM2_CNT_BLK_BIT_WIDTH,\r
- PM2_CNT_BLK_BIT_OFFSET,\r
- RESERVED,\r
- ACPI_RUNTIME_UPDATE\r
- },\r
-\r
- {\r
- PM_TMR_BLK_ADDRESS_SPACE_ID, // Extended Port address of Power Mgt Timer Ctrl Reg Blk\r
- PM_TMR_BLK_BIT_WIDTH,\r
- PM_TMR_BLK_BIT_OFFSET,\r
- RESERVED,\r
- ACPI_RUNTIME_UPDATE\r
- },\r
-\r
- {\r
- GPE0_BLK_ADDRESS_SPACE_ID, // Extended Port address of General Purpose Event 0 Reg Blk\r
- GPE0_BLK_BIT_WIDTH,\r
- GPE0_BLK_BIT_OFFSET,\r
- RESERVED,\r
- ACPI_RUNTIME_UPDATE\r
- },\r
-\r
- {\r
- GPE1_BLK_ADDRESS_SPACE_ID, // Extended Port address of General Purpose Event 1 Reg Blk\r
- GPE1_BLK_BIT_WIDTH,\r
- GPE1_BLK_BIT_OFFSET,\r
- RESERVED,\r
- GPE1_BLK_ADDRESS\r
- }\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from removing the\r
- // data structure from the exeutable\r
- //\r
- return (VOID*)&FADT;\r
-}\r
+++ /dev/null
-/** @file\r
-This file contains a structure definition for the ACPI 1.0 High Precision Event Timer\r
-Description Table (HPET). The contents of this file should only be modified\r
-for bug fixes, no porting is required. The table layout is defined in\r
-HighPrecisionEventTimerTable.h and the table contents are defined in Acpi1.0.h and Hpet.h.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-\r
-#include "Hpet.h"\r
-\r
-//\r
-// High Precision Event Timer Table\r
-// Please modify all values in Hpet.h only.\r
-//\r
-\r
-EFI_ACPI_HIGH_PRECISION_EVENT_TIMER_TABLE_HEADER Hpet = {\r
- {\r
- EFI_ACPI_3_0_HIGH_PRECISION_EVENT_TIMER_TABLE_SIGNATURE,\r
- sizeof (EFI_ACPI_HIGH_PRECISION_EVENT_TIMER_TABLE_HEADER),\r
- EFI_ACPI_HIGH_PRECISION_EVENT_TIMER_TABLE_REVISION,\r
-\r
- //\r
- // Checksum will be updated at runtime\r
- //\r
- 0x00,\r
-\r
- //\r
- // It is expected that these values will be updated at runtime\r
- //\r
- {' ', ' ', ' ', ' ', ' ', ' '},\r
-\r
- 0,\r
- EFI_ACPI_OEM_HPET_REVISION,\r
- 0,\r
- 0\r
- },\r
- EFI_ACPI_EVENT_TIMER_BLOCK_ID,\r
- {\r
- EFI_ACPI_EVENT_TIMER_BLOCK_ADDRESS_SPACE_ID,\r
- EFI_ACPI_EVENT_TIMER_BLOCK_BIT_WIDTH,\r
- EFI_ACPI_EVENT_TIMER_BLOCK_BIT_OFFSET,\r
- EFI_ACPI_EVENT_TIMER_ACCESS_SIZE,\r
- ACPI_RUNTIME_UPDATE\r
- },\r
- EFI_ACPI_HPET_NUMBER,\r
- EFI_ACPI_MIN_CLOCK_TICK,\r
- EFI_ACPI_HPET_ATTRIBUTES\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from removing the\r
- // data structure from the exeutable\r
- //\r
- return (VOID*)&Hpet;\r
-}\r
+++ /dev/null
-/** @file\r
-This file describes the contents of the ACPI High Precision Event Timer Description Table\r
-(HPET). Some additional ACPI values are defined in Acpi10.h, Acpi20.h, and Acpi30.h\r
-All changes to the HPET contents should be done in this file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _HPET_H_\r
-#define _HPET_H_\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include <IndustryStandard/Acpi.h>\r
-#include <IndustryStandard/HighPrecisionEventTimerTable.h>\r
-\r
-//\r
-// HPET Definitions\r
-//\r
-\r
-#define EFI_ACPI_OEM_HPET_REVISION 0x00000001\r
-\r
-#define EFI_ACPI_EVENT_TIMER_BLOCK_ID 0x8086A201\r
-\r
-#define ACPI_RUNTIME_UPDATE 0x00\r
-\r
-//\r
-// Event Timer Block Base Address Information\r
-//\r
-#define EFI_ACPI_EVENT_TIMER_BLOCK_ADDRESS_SPACE_ID EFI_ACPI_3_0_SYSTEM_MEMORY\r
-#define EFI_ACPI_EVENT_TIMER_BLOCK_BIT_WIDTH 0x00\r
-#define EFI_ACPI_EVENT_TIMER_BLOCK_BIT_OFFSET 0x00\r
-#define EFI_ACPI_EVENT_TIMER_ACCESS_SIZE 0x00\r
-\r
-#define EFI_ACPI_HPET_NUMBER 0x00\r
-\r
-#define EFI_ACPI_MIN_CLOCK_TICK 0x0080\r
-\r
-#define EFI_ACPI_HPET_ATTRIBUTES 0x00\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file contains a structure definition for the ACPI Memory Mapped Configuration\r
-Address Space table (MCFG). Any changes to the number of entries in the table require\r
-updating the structure count in Mcfg.h and then adding the structure to the\r
-MCFG defined in this file. The table layout is defined in Mcfg.h and the\r
-table contents are defined in the MemoryMappedConfigurationSpaceAccessTable.h.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-\r
-#include "Mcfg.h"\r
-\r
-//\r
-// Multiple APIC Description Table\r
-//\r
-\r
-EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_SPACE_ACCESS_DESCRIPTION_TABLE Mcfg = {\r
- {\r
- EFI_ACPI_3_0_PCI_EXPRESS_MEMORY_MAPPED_CONFIGURATION_SPACE_BASE_ADDRESS_DESCRIPTION_TABLE_SIGNATURE,\r
- sizeof (EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_SPACE_ACCESS_DESCRIPTION_TABLE),\r
- EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_SPACE_ACCESS_TABLE_REVISION,\r
-\r
- //\r
- // Checksum will be updated at runtime\r
- //\r
- 0x00,\r
-\r
- //\r
- // It is expected that these values will be programmed at runtime\r
- //\r
- {' ', ' ', ' ', ' ', ' ', ' '},\r
-\r
- 0,\r
- EFI_ACPI_OEM_MCFG_REVISION,\r
- 0,\r
- 0\r
- },\r
- //\r
- // Reserved\r
- //\r
- 0x0000000000000000,\r
-\r
- //\r
- // MCFG specific fields\r
- //\r
-\r
- {\r
- {\r
- 0x00000000, // BaseAddress (will be updated at runtime)\r
- 0x0000, // PciSegmentGroupNumber\r
- 0x00, // StartBusNumber\r
- 0x1F, // EndBusNumber\r
- 0x00000000 // Reserved\r
- }\r
- }\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from removing the\r
- // data structure from the exeutable\r
- //\r
- return (VOID*)&Mcfg;\r
-}\r
+++ /dev/null
-/** @file\r
-This file describes the contents of the ACPI Memory Mapped Configuration\r
-Space Access Table (MCFG). Some additional ACPI values are defined in Acpi10.h,\r
-Acpi20.h, and Acpi30.h.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _MCFG_H_\r
-#define _MCFG_H_\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-\r
-#include <IndustryStandard/Acpi.h>\r
-#include <IndustryStandard/MemoryMappedConfigurationSpaceAccessTable.h>\r
-\r
-//\r
-// MCFG Definitions\r
-//\r
-\r
-#define EFI_ACPI_OEM_MCFG_REVISION 0x00000001\r
-\r
-//\r
-// Define the number of allocation structures so that we can build the table structure.\r
-//\r
-\r
-#define EFI_ACPI_ALLOCATION_STRUCTURE_COUNT 1\r
-\r
-//\r
-// MCFG structure\r
-//\r
-\r
-//\r
-// Ensure proper structure formats\r
-//\r
-#pragma pack (1)\r
-\r
-//\r
-// MCFG Table structure\r
-//\r
-typedef struct {\r
- EFI_ACPI_DESCRIPTION_HEADER Header;\r
- UINT64 Reserved;\r
-#if EFI_ACPI_ALLOCATION_STRUCTURE_COUNT > 0\r
- EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_SPACE_BASE_ADDRESS_ALLOCATION_STRUCTURE AllocationStructure[EFI_ACPI_ALLOCATION_STRUCTURE_COUNT];\r
-#endif\r
-} EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_SPACE_ACCESS_DESCRIPTION_TABLE;\r
-\r
-#pragma pack ()\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Update the _PRT and _PRW method for pci devices\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#include "AcpiPlatform.h"\r
-\r
-PCI_DEVICE_INFO *mQNCPciInfo = NULL;\r
-\r
-/**\r
- Init Pci Device Structure\r
- @param mConfigData - Pointer of Pci Device information Structure\r
-\r
-**/\r
-VOID\r
-InitPciDeviceInfoStructure (\r
- PCI_DEVICE_SETTING *mConfigData\r
- )\r
-{\r
- //\r
- // Return 0 given that function unsupported.\r
- // Would need to parse ACPI tables and build mQNCPciInfo above\r
- // with found _PRT & _PRW methods for PCI devices.\r
- //\r
- mConfigData->PciDeviceInfoNumber = 0;\r
-}\r
-\r
-/**\r
- return Integer value.\r
-\r
- @param Data - AML data buffer\r
- @param Integer - integer value.\r
-\r
- @return Data size processed.\r
-**/\r
-UINTN\r
-SdtGetInteger (\r
- IN UINT8 *Data,\r
- OUT UINT64 *Integer\r
- )\r
-{\r
- *Integer = 0;\r
- switch (*Data) {\r
- case AML_ZERO_OP:\r
- return 1;\r
- case AML_ONE_OP:\r
- *Integer = 1;\r
- return 1;\r
- case AML_ONES_OP:\r
- *Integer = (UINTN)-1;\r
- return 1;\r
- case AML_BYTE_PREFIX:\r
- CopyMem (Integer, Data + 1, sizeof(UINT8));\r
- return 1 + sizeof(UINT8);\r
- case AML_WORD_PREFIX:\r
- CopyMem (Integer, Data + 1, sizeof(UINT16));\r
- return 1 + sizeof(UINT16);\r
- case AML_DWORD_PREFIX:\r
- CopyMem (Integer, Data + 1, sizeof(UINT32));\r
- return 1 + sizeof(UINT32);\r
- case AML_QWORD_PREFIX:\r
- CopyMem (Integer, Data + 1, sizeof(UINT64));\r
- return 1 + sizeof(UINT64);\r
- default:\r
- // Something wrong\r
- ASSERT (FALSE);\r
- return 1;\r
- }\r
-}\r
-\r
-\r
-/**\r
- Check if this handle has expected opcode.\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param Handle ACPI handle\r
- @param OpCode Expected OpCode\r
- @param SubOpCode Expected SubOpCode\r
-\r
- @retval TRUE This handle has expected opcode\r
- @retval FALSE This handle does not have expected opcode\r
-**/\r
-BOOLEAN\r
-SdtIsThisTypeObject (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE Handle,\r
- IN UINT8 OpCode,\r
- IN UINT8 SubOpCode\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ACPI_DATA_TYPE DataType;\r
- UINT8 *Data;\r
- UINTN DataSize;\r
-\r
- Status = AcpiSdt->GetOption (Handle, 0, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_OPCODE);\r
-\r
- if (OpCode == AML_EXT_OP) {\r
- if (Data[1] == SubOpCode) {\r
- return TRUE;\r
- }\r
- } else {\r
- if (Data[0] == OpCode) {\r
- return TRUE;\r
- }\r
- }\r
- return FALSE;\r
-}\r
-\r
-/**\r
- Check if this handle has expected name and name value.\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param Handle ACPI handle\r
- @param Name Expected name\r
- @param Value Expected name value\r
-\r
- @retval TRUE This handle has expected name and name value.\r
- @retval FALSE This handle does not have expected name and name value.\r
-**/\r
-BOOLEAN\r
-SdtIsNameIntegerValueEqual (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE Handle,\r
- IN CHAR8 *Name,\r
- IN UINT64 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ACPI_DATA_TYPE DataType;\r
- UINT8 *Data;\r
- UINTN DataSize;\r
- UINT64 Integer;\r
-\r
- Status = AcpiSdt->GetOption (Handle, 1, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_NAME_STRING);\r
-\r
- if (CompareMem (Data, Name, 4) != 0) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Name match check object\r
- //\r
- Status = AcpiSdt->GetOption (Handle, 2, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Integer = 0;\r
- SdtGetInteger (Data, &Integer);\r
- if (Integer != Value) {\r
- return FALSE;\r
- }\r
-\r
- // All match\r
- return TRUE;\r
-}\r
-\r
-/**\r
- Check if this handle's children has expected name and name value.\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param ParentHandle ACPI parent handle\r
- @param Name Expected name\r
- @param Value Expected name value\r
-\r
- @retval TRUE This handle's children has expected name and name value.\r
- @retval FALSE This handle's children does not have expected name and name value.\r
-**/\r
-BOOLEAN\r
-SdtCheckNameIntegerValue (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE ParentHandle,\r
- IN CHAR8 *Name,\r
- IN UINT64 Value\r
- )\r
-{\r
- EFI_ACPI_HANDLE PreviousHandle;\r
- EFI_ACPI_HANDLE Handle;\r
- EFI_STATUS Status;\r
-\r
- Handle = NULL;\r
- while (TRUE) {\r
- PreviousHandle = Handle;\r
- Status = AcpiSdt->GetChild (ParentHandle, &Handle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (PreviousHandle != NULL) {\r
- Status = AcpiSdt->Close (PreviousHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- //\r
- // Done\r
- //\r
- if (Handle == NULL) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Check this name\r
- //\r
- if (SdtIsThisTypeObject (AcpiSdt, Handle, AML_NAME_OP, 0)) {\r
- if (SdtIsNameIntegerValueEqual (AcpiSdt, Handle, Name, Value)) {\r
- return TRUE;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Should not run here\r
- //\r
-}\r
-\r
-/**\r
- Convert the pci address from VPD (bus,dev,fun) into the address that acpi table\r
- can recognize.\r
-\r
- @param PciAddress Pci address from VPD\r
-\r
- @retval return the address that acpi table can recognize\r
-**/\r
-UINT32\r
-SdtConvertToAcpiPciAdress (\r
- IN UINT32 PciAddress\r
- )\r
-{\r
- UINT32 ReturnAddress;\r
-\r
- ReturnAddress = ((PciAddress & 0x0000FF00) << 8) | (PciAddress & 0x000000FF);\r
-\r
- if ((PciAddress & 0x000000FF) == 0x000000FF)\r
- ReturnAddress |= 0x0000FFFF;\r
-\r
- return ReturnAddress;\r
-}\r
-\r
-/**\r
- return AML NameString size.\r
-\r
- @param Buffer - AML name string\r
-\r
- @return AML name string size\r
-**/\r
-UINTN\r
-SdtGetNameStringSize (\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- UINTN SegCount;\r
- UINTN Length;\r
-\r
- Length = 0;\r
-\r
- //\r
- // Parse root or prefix\r
- //\r
- if (*Buffer == AML_ROOT_CHAR) {\r
- //\r
- // RootChar\r
- //\r
- Buffer ++;\r
- Length ++;\r
- } else if (*Buffer == AML_PARENT_PREFIX_CHAR) {\r
- //\r
- // ParentPrefixChar\r
- //\r
- Buffer ++;\r
- Length ++;\r
- while (*Buffer == AML_PARENT_PREFIX_CHAR) {\r
- Buffer ++;\r
- Length ++;\r
- }\r
- }\r
-\r
- //\r
- // Parse name segment\r
- //\r
- if (*Buffer == AML_DUAL_NAME_PREFIX) {\r
- //\r
- // DualName\r
- //\r
- Buffer ++;\r
- Length ++;\r
- SegCount = 2;\r
- } else if (*Buffer == AML_MULTI_NAME_PREFIX) {\r
- //\r
- // MultiName\r
- //\r
- Buffer ++;\r
- Length ++;\r
- SegCount = *Buffer;\r
- Buffer ++;\r
- Length ++;\r
- } else if (*Buffer == 0) {\r
- //\r
- // NULL Name\r
- //\r
- SegCount = 0;\r
- Length ++;\r
- } else {\r
- //\r
- // NameSeg\r
- //\r
- SegCount = 1;\r
- }\r
-\r
- Buffer += 4 * SegCount;\r
- Length += 4 * SegCount;\r
-\r
- return Length;\r
-}\r
-\r
-/**\r
- The routine to check if this device is PCI root bridge.\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param DeviceHandle ACPI device handle\r
- @param Context Context info - not used here\r
-\r
- @retval TRUE This is PCI root bridge\r
- @retval FALSE This is not PCI root bridge\r
-**/\r
-BOOLEAN\r
-SdtFindRootBridgeHandle (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE CheckHandle,\r
- IN VOID *Context\r
- )\r
-{\r
- BOOLEAN Result;\r
- EFI_ACPI_DATA_TYPE DataType;\r
- UINT8 *Data;\r
- UINTN DataSize;\r
- EFI_STATUS Status;\r
-\r
- if (!SdtIsThisTypeObject (AcpiSdt, CheckHandle, AML_EXT_OP, AML_EXT_DEVICE_OP))\r
- return FALSE;\r
-\r
- Result = SdtCheckNameIntegerValue (AcpiSdt,CheckHandle, "_HID", (UINT64)0x080AD041); // PNP0A08\r
- if (!Result) {\r
- Result = SdtCheckNameIntegerValue (AcpiSdt, CheckHandle, "_CID", (UINT64)0x030AD041); // PNP0A03\r
- if (!Result) {\r
- return Result;\r
- }\r
- }\r
-\r
- //\r
- // Found\r
- //\r
- Status = AcpiSdt->GetOption (CheckHandle, 1, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_NAME_STRING);\r
-\r
- return Result;\r
-}\r
-\r
-\r
-/**\r
- The routine to check if this device is wanted.\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param DeviceHandle ACPI device handle\r
- @param Context Context info - not used here\r
-\r
- @retval TRUE This is PCI device wanted\r
- @retval FALSE This is not PCI device wanted\r
-**/\r
-BOOLEAN\r
-SdtFindPciDeviceHandle (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE CheckHandle,\r
- IN VOID *Context\r
- )\r
-{\r
- BOOLEAN Result;\r
- EFI_ACPI_DATA_TYPE DataType;\r
- UINT8 *Data;\r
- UINTN DataSize;\r
- EFI_STATUS Status;\r
-\r
- if (!SdtIsThisTypeObject (AcpiSdt, CheckHandle, AML_EXT_OP, AML_EXT_DEVICE_OP))\r
- return FALSE;\r
-\r
- Result = SdtCheckNameIntegerValue (AcpiSdt,CheckHandle, "_ADR", (UINT64)*(UINT32 *)Context);\r
- if (!Result) {\r
- return Result;\r
- }\r
-\r
- //\r
- // Found\r
- //\r
- Status = AcpiSdt->GetOption (CheckHandle, 1, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_NAME_STRING);\r
-\r
- return Result;\r
-}\r
-\r
-/**\r
- Go through the parent handle and find the handle which pass CheckHandleInfo.\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param ParentHandle ACPI parent handle\r
- @param CheckHandleInfo The callback routine to check if this handle meet the requirement\r
- @param Context The context of CheckHandleInfo\r
-\r
- @return the handle which is first one can pass CheckHandleInfo.\r
-**/\r
-EFI_ACPI_HANDLE\r
-SdtGetHandleByScanAllChilds (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE ParentHandle,\r
- IN CHECK_HANDLE_INFO CheckHandleInfo,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_ACPI_HANDLE PreviousHandle;\r
- EFI_ACPI_HANDLE Handle;\r
- EFI_STATUS Status;\r
- EFI_ACPI_HANDLE ReturnHandle;\r
-\r
- //\r
- // Use deep first algo to enumerate all ACPI object\r
- //\r
- Handle = NULL;\r
- while (TRUE) {\r
- PreviousHandle = Handle;\r
- Status = AcpiSdt->GetChild (ParentHandle, &Handle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (PreviousHandle != NULL) {\r
- Status = AcpiSdt->Close (PreviousHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- //\r
- // Done\r
- //\r
- if (Handle == NULL) {\r
- return NULL;\r
- }\r
-\r
- //\r
- // Check this handle\r
- //\r
- if (CheckHandleInfo (AcpiSdt, Handle, Context)) {\r
- return Handle;\r
- }\r
-\r
- //\r
- // Enumerate\r
- //\r
- ReturnHandle = SdtGetHandleByScanAllChilds (AcpiSdt, Handle, CheckHandleInfo, Context);\r
- if (ReturnHandle != NULL) {\r
- return ReturnHandle;\r
- }\r
- }\r
-\r
- //\r
- // Should not run here\r
- //\r
-}\r
-\r
-\r
-/**\r
- Check whether the INTx package is matched\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param INTxPkgHandle ACPI INTx package handle\r
- @param PciAddress Acpi pci address\r
- @param INTx Index of INTx pin\r
- @param IsAPIC Tell whether the returned INTx package is for APIC or not\r
-\r
- @retval TRUE the INTx package is matched\r
- @retval FALSE the INTx package is not matched\r
-\r
-**/\r
-BOOLEAN\r
-SdtCheckINTxPkgIsMatch (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE INTxPkgHandle,\r
- IN UINT32 PciAddress,\r
- IN UINT8 INTx,\r
- IN BOOLEAN *IsAPIC\r
- )\r
-{\r
- EFI_ACPI_HANDLE PreviousHandle;\r
- EFI_STATUS Status;\r
- EFI_ACPI_HANDLE MemberHandle;\r
- EFI_ACPI_DATA_TYPE DataType;\r
- UINT8 *Data;\r
- UINTN DataSize;\r
- UINT64 CurrentPciAddress;\r
- UINT64 CurrentINTx;\r
- UINTN ChildSize;\r
-\r
-\r
- //\r
- // Check the pci address\r
- //\r
- MemberHandle = NULL;\r
- Status = AcpiSdt->GetChild (INTxPkgHandle, &MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (MemberHandle != NULL);\r
-\r
- Status = AcpiSdt->GetOption (MemberHandle, 0, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_OPCODE);\r
-\r
- CurrentPciAddress = 0;\r
- SdtGetInteger (Data, &CurrentPciAddress);\r
-\r
- if (CurrentPciAddress != PciAddress) {\r
-\r
- Status = AcpiSdt->Close (MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Check the pci interrupt pin\r
- //\r
- PreviousHandle = MemberHandle;\r
- Status = AcpiSdt->GetChild (INTxPkgHandle, &MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (MemberHandle != NULL);\r
-\r
- if (PreviousHandle != NULL) {\r
- Status = AcpiSdt->Close (PreviousHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- Status = AcpiSdt->GetOption (MemberHandle, 0, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_OPCODE);\r
-\r
- CurrentINTx = 0;\r
- ChildSize = SdtGetInteger (Data, &CurrentINTx);\r
-\r
- Status = AcpiSdt->Close (MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (CurrentINTx != INTx)\r
- return FALSE;\r
-\r
- Data += ChildSize;\r
-\r
- if (*Data == AML_BYTE_PREFIX)\r
- Data += 1;\r
-\r
- //\r
- // Check the pci interrupt source\r
- //\r
- if (*Data != 0)\r
- *IsAPIC = FALSE;\r
- else\r
- *IsAPIC = TRUE;\r
-\r
- return TRUE;\r
-}\r
-\r
-\r
-\r
-\r
-/**\r
- Get the wanted INTx package inside the parent package\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param ParentPkgHandle ACPI parent package handle\r
- @param PciAddress Acpi pci address\r
- @param INTx Index of INTx pin\r
- @param INTxPkgHandle ACPI INTx package handle\r
- @param IsAPIC Tell whether the returned INTx package is for APIC or not\r
-\r
-**/\r
-VOID\r
-SdtGetINTxPkgHandle (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE ParentPkgHandle,\r
- IN UINT32 PciAddress,\r
- IN UINT8 INTx,\r
- IN EFI_ACPI_HANDLE *INTxPkgHandle,\r
- IN BOOLEAN *IsAPIC\r
- )\r
-{\r
- EFI_ACPI_HANDLE PreviousHandle;\r
- EFI_STATUS Status;\r
- EFI_ACPI_HANDLE ChildPkgHandle;\r
-\r
- ChildPkgHandle = NULL;\r
- while (TRUE) {\r
- PreviousHandle = ChildPkgHandle;\r
- Status = AcpiSdt->GetChild (ParentPkgHandle, &ChildPkgHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (PreviousHandle != NULL) {\r
- Status = AcpiSdt->Close (PreviousHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (ChildPkgHandle == NULL) {\r
- break;\r
- }\r
-\r
- if (SdtCheckINTxPkgIsMatch(AcpiSdt, ChildPkgHandle, PciAddress, INTx, IsAPIC)) {\r
- *INTxPkgHandle = ChildPkgHandle;\r
- return;\r
- }\r
- }\r
-\r
- return;\r
-}\r
-\r
-/**\r
- Update the INTx package with the correct pirq value\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param INTxPkgHandle ACPI INTx package handle\r
- @param PirqValue Correct pirq value\r
- @param IsAPIC Tell whether the INTx package is for APIC or not\r
-\r
-**/\r
-VOID\r
-SdtUpdateINTxPkg (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE INTxPkgHandle,\r
- IN UINT8 PirqValue,\r
- IN BOOLEAN IsAPIC\r
- )\r
-{\r
- EFI_ACPI_HANDLE PreviousHandle;\r
- EFI_STATUS Status;\r
- EFI_ACPI_HANDLE MemberHandle;\r
- EFI_ACPI_DATA_TYPE DataType;\r
- UINT8 *Data;\r
- UINTN DataSize;\r
- UINT64 TempValue;\r
- UINTN ChildSize;\r
-\r
-\r
- //\r
- // Check the pci address\r
- //\r
- MemberHandle = NULL;\r
- Status = AcpiSdt->GetChild (INTxPkgHandle, &MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (MemberHandle != NULL);\r
-\r
- //\r
- // Check the pci interrupt pin\r
- //\r
- PreviousHandle = MemberHandle;\r
- Status = AcpiSdt->GetChild (INTxPkgHandle, &MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (MemberHandle != NULL);\r
-\r
- if (PreviousHandle != NULL) {\r
- Status = AcpiSdt->Close (PreviousHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- Status = AcpiSdt->GetOption (MemberHandle, 0, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_OPCODE);\r
-\r
- ChildSize = SdtGetInteger (Data, &TempValue);\r
-\r
- Status = AcpiSdt->Close (MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Data += ChildSize;\r
-\r
- //\r
- // update the pci interrupt source or source index\r
- //\r
- if (!IsAPIC) {\r
- ChildSize = SdtGetNameStringSize (Data);\r
- Data += (ChildSize - 1);\r
-\r
- PirqValue += 0x40; // change to ascii char\r
- if (*Data != PirqValue)\r
- *Data = PirqValue;\r
- } else {\r
-\r
- ChildSize = SdtGetInteger (Data, &TempValue);\r
- Data += ChildSize;\r
-\r
- Data += 1;\r
-\r
- if (*Data != PirqValue)\r
- *Data = PirqValue;\r
- }\r
-}\r
-\r
-/**\r
- Check every child package inside this interested parent package for update PRT\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param ParentPkgHandle ACPI parent package handle\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
-\r
-**/\r
-VOID\r
-SdtCheckParentPackage (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE ParentPkgHandle,\r
- IN PCI_DEVICE_INFO *PciDeviceInfo\r
- )\r
-{\r
- EFI_ACPI_HANDLE INTAPkgHandle;\r
- EFI_ACPI_HANDLE INTBPkgHandle;\r
- EFI_ACPI_HANDLE INTCPkgHandle;\r
- EFI_ACPI_HANDLE INTDPkgHandle;\r
- UINT32 PciAddress = 0;\r
- BOOLEAN IsAllFunctions = FALSE;\r
- UINT8 IsAPIC = 0;\r
- EFI_STATUS Status;\r
-\r
- INTAPkgHandle = INTBPkgHandle = INTCPkgHandle = INTDPkgHandle = NULL;\r
-\r
- PciAddress = SdtConvertToAcpiPciAdress(PciDeviceInfo->DeviceAddress);\r
-\r
- if ((PciAddress & 0xFFFF) == 0xFFFF) {\r
- IsAllFunctions = TRUE;\r
- } else {\r
- IsAllFunctions = FALSE;\r
- PciAddress = (PciAddress | 0xFFFF);\r
- }\r
-\r
- SdtGetINTxPkgHandle (AcpiSdt, ParentPkgHandle, PciAddress, 0, &INTAPkgHandle, (BOOLEAN *)&IsAPIC);\r
- SdtGetINTxPkgHandle (AcpiSdt, ParentPkgHandle, PciAddress, 1, &INTBPkgHandle, (BOOLEAN *)&IsAPIC);\r
- SdtGetINTxPkgHandle (AcpiSdt, ParentPkgHandle, PciAddress, 2, &INTCPkgHandle, (BOOLEAN *)&IsAPIC);\r
- SdtGetINTxPkgHandle (AcpiSdt, ParentPkgHandle, PciAddress, 3, &INTDPkgHandle, (BOOLEAN *)&IsAPIC);\r
-\r
- //\r
- // Check INTA\r
- //\r
- if ((PciDeviceInfo->INTA[IsAPIC] != 0xFF) && (INTAPkgHandle != NULL)) {\r
- //\r
- // Find INTA package and there is valid INTA update item, update it\r
- //\r
- SdtUpdateINTxPkg (AcpiSdt, INTAPkgHandle, (PciDeviceInfo->INTA[IsAPIC]), IsAPIC);\r
- } else if ((PciDeviceInfo->INTA[IsAPIC] != 0xFF) && (INTAPkgHandle == NULL)) {\r
- //\r
- // There is valid INTA update item, but no INA package exist, should add it\r
- //\r
- DEBUG ((EFI_D_ERROR, "\n\nShould add INTA item for this device(0x%x)\n\n", PciAddress));\r
-\r
- } else if ((PciDeviceInfo->INTA[IsAPIC] == 0xFF) && (INTAPkgHandle != NULL) && IsAllFunctions) {\r
- //\r
- // For all functions senario, if there is invalid INTA update item, but INTA package does exist, should delete it\r
- //\r
- DEBUG ((EFI_D_ERROR, "\n\nShould remove INTA item for this device(0x%x)\n\n", PciAddress));\r
-\r
- }\r
-\r
- //\r
- // Check INTB\r
- //\r
- if ((PciDeviceInfo->INTB[IsAPIC] != 0xFF) && (INTBPkgHandle != NULL)) {\r
- //\r
- // Find INTB package and there is valid INTB update item, update it\r
- //\r
- SdtUpdateINTxPkg (AcpiSdt, INTBPkgHandle, (PciDeviceInfo->INTB[IsAPIC]), IsAPIC);\r
- } else if ((PciDeviceInfo->INTB[IsAPIC] != 0xFF) && (INTBPkgHandle == NULL)) {\r
- //\r
- // There is valid INTB update item, but no INTB package exist, should add it\r
- //\r
- DEBUG ((EFI_D_ERROR, "\n\nShould add INTB item for this device(0x%x)\n\n", PciAddress));\r
-\r
- } else if ((PciDeviceInfo->INTB[IsAPIC] == 0xFF) && (INTBPkgHandle != NULL) && IsAllFunctions) {\r
- //\r
- // For all functions senario, if there is invalid INTB update item, but INTB package does exist, should delete it\r
- //\r
- DEBUG ((EFI_D_ERROR, "\n\nShould remove INTB item for this device(0x%x)\n\n", PciAddress));\r
-\r
- }\r
-\r
- //\r
- // Check INTC\r
- //\r
- if ((PciDeviceInfo->INTC[IsAPIC] != 0xFF) && (INTCPkgHandle != NULL)) {\r
- //\r
- // Find INTC package and there is valid INTC update item, update it\r
- //\r
- SdtUpdateINTxPkg (AcpiSdt, INTCPkgHandle, (PciDeviceInfo->INTC[IsAPIC]), IsAPIC);\r
- } else if ((PciDeviceInfo->INTC[IsAPIC] != 0xFF) && (INTCPkgHandle == NULL)) {\r
- //\r
- // There is valid INTC update item, but no INTC package exist, should add it\r
- //\r
- DEBUG ((EFI_D_ERROR, "\n\nShould add INTC item for this device(0x%x)\n\n", PciAddress));\r
-\r
- } else if ((PciDeviceInfo->INTC[IsAPIC] == 0xFF) && (INTCPkgHandle != NULL) && IsAllFunctions) {\r
- //\r
- // For all functions senario, if there is invalid INTC update item, but INTC package does exist, should delete it\r
- //\r
- DEBUG ((EFI_D_ERROR, "\n\nShould remove INTC item for this device(0x%x)\n\n", PciAddress));\r
- }\r
-\r
- //\r
- // Check INTD\r
- //\r
- if ((PciDeviceInfo->INTD[IsAPIC] != 0xFF) && (INTDPkgHandle != NULL)) {\r
- //\r
- // Find INTD package and there is valid INTD update item, update it\r
- //\r
- SdtUpdateINTxPkg (AcpiSdt, INTDPkgHandle, (PciDeviceInfo->INTD[IsAPIC]), IsAPIC);\r
- } else if ((PciDeviceInfo->INTD[IsAPIC] != 0xFF) && (INTDPkgHandle == NULL)) {\r
- //\r
- // There is valid INTD update item, but no INTD package exist, should add it\r
- //\r
- DEBUG ((EFI_D_ERROR, "\n\nShould add INTD item for this device(0x%x)\n\n", PciAddress));\r
-\r
- } else if ((PciDeviceInfo->INTD[IsAPIC] == 0xFF) && (INTDPkgHandle != NULL) && IsAllFunctions) {\r
- //\r
- // For all functions senario, if there is invalid INTD update item, but INTD package does exist, should delete it\r
- //\r
- DEBUG ((EFI_D_ERROR, "\n\nShould remove INTD item for this device(0x%x)\n\n", PciAddress));\r
- }\r
-\r
-\r
- if (INTAPkgHandle != NULL) {\r
- Status = AcpiSdt->Close (INTAPkgHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (INTBPkgHandle != NULL) {\r
- Status = AcpiSdt->Close (INTBPkgHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (INTCPkgHandle != NULL) {\r
- Status = AcpiSdt->Close (INTCPkgHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (INTDPkgHandle != NULL) {\r
- Status = AcpiSdt->Close (INTDPkgHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- return;\r
-}\r
-\r
-/**\r
- Check every return package for update PRT\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param ParentHandle ACPI pci device handle\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
-\r
-**/\r
-VOID\r
-SdtCheckReturnPackage (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE MethodHandle,\r
- IN PCI_DEVICE_INFO *PciDeviceInfo\r
- )\r
-{\r
- EFI_ACPI_HANDLE PreviousHandle;\r
- EFI_ACPI_HANDLE ReturnHandle;\r
- EFI_ACPI_HANDLE PackageHandle;\r
- EFI_ACPI_HANDLE NamePkgHandle;\r
- EFI_STATUS Status;\r
- EFI_ACPI_DATA_TYPE DataType;\r
- UINT8 *Data;\r
- UINTN DataSize;\r
- CHAR8 NameStr[128];\r
-\r
- ReturnHandle = NULL;\r
- while (TRUE) {\r
- PreviousHandle = ReturnHandle;\r
- Status = AcpiSdt->GetChild (MethodHandle, &ReturnHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (PreviousHandle != NULL) {\r
- Status = AcpiSdt->Close (PreviousHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (ReturnHandle == NULL) {\r
- break;\r
- }\r
-\r
- Status = AcpiSdt->GetOption (ReturnHandle, 0, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_OPCODE);\r
-\r
- if (*Data == AML_RETURN_OP) {\r
- //\r
- // Find the return method handle, then look for the returned package data\r
- //\r
- Status = AcpiSdt->GetOption (ReturnHandle, 1, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-\r
- if (DataType == EFI_ACPI_DATA_TYPE_NAME_STRING) {\r
- ZeroMem (NameStr, 128);\r
- AsciiStrCpy (NameStr, "\\_SB.");\r
- DataSize = SdtGetNameStringSize (Data);\r
- AsciiStrnCat (NameStr, (CHAR8 *)Data, DataSize);\r
-\r
- NamePkgHandle = NULL;\r
- Status = AcpiSdt->FindPath (mDsdtHandle, NameStr, &NamePkgHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (NamePkgHandle != NULL);\r
-\r
- Status = AcpiSdt->GetOption (NamePkgHandle, 0, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_OPCODE);\r
- ASSERT (*Data == AML_NAME_OP);\r
-\r
- Status = AcpiSdt->GetOption (NamePkgHandle, 2, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_CHILD);\r
- }\r
-\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_CHILD);\r
-\r
- //\r
- // Get the parent package handle\r
- //\r
- PackageHandle = NULL;\r
- Status = AcpiSdt->Open (Data, &PackageHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Check the parent package for update pci routing\r
- //\r
- SdtCheckParentPackage (AcpiSdt, PackageHandle, PciDeviceInfo);\r
-\r
- Status = AcpiSdt->Close (PackageHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = AcpiSdt->Close (ReturnHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- break;\r
- }\r
-\r
- //\r
- // Not ReturnOp, search it as parent\r
- //\r
- SdtCheckReturnPackage (AcpiSdt, ReturnHandle, PciDeviceInfo);\r
- }\r
-\r
- //\r
- // Done\r
- //\r
- return;\r
-\r
-}\r
-\r
-/**\r
- update interrupt info inside the PRT method for the given pci device handle\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param PciHandle ACPI pci device handle\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
-\r
-**/\r
-EFI_STATUS\r
-SdtUpdatePrtMethod (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE PciHandle,\r
- IN PCI_DEVICE_INFO *PciDeviceInfo\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ACPI_HANDLE PrtMethodHandle;\r
-\r
- //\r
- // Find the PRT method under this pci device\r
- //\r
- PrtMethodHandle = NULL;\r
- Status = AcpiSdt->FindPath (PciHandle, "_PRT", &PrtMethodHandle);\r
-\r
- if (EFI_ERROR (Status)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (PrtMethodHandle == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- SdtCheckReturnPackage(AcpiSdt, PrtMethodHandle, PciDeviceInfo);\r
-\r
- Status = AcpiSdt->Close (PrtMethodHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Update the package inside name op with correct wakeup resources\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param InPkgHandle ACPI inside package handle\r
- @param GPEPin Correct gpe pin\r
- @param SxNum Correct system state the device can wake up from\r
-\r
-**/\r
-VOID\r
-SdtUpdatePackageInName (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE INTxPkgHandle,\r
- IN UINT8 GPEPin,\r
- IN UINT8 SxNum\r
- )\r
-{\r
- EFI_ACPI_HANDLE PreviousHandle;\r
- EFI_STATUS Status;\r
- EFI_ACPI_HANDLE MemberHandle;\r
- EFI_ACPI_DATA_TYPE DataType;\r
- UINT8 *Data;\r
- UINTN DataSize;\r
-\r
- //\r
- // Check the gpe pin\r
- //\r
- MemberHandle = NULL;\r
- Status = AcpiSdt->GetChild (INTxPkgHandle, &MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (MemberHandle != NULL);\r
-\r
- Status = AcpiSdt->GetOption (MemberHandle, 0, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_OPCODE);\r
-\r
- //\r
- // Skip byte prefix\r
- //\r
- Data += 1;\r
-\r
- if (*Data != GPEPin) {\r
-\r
- *Data = GPEPin;\r
- }\r
-\r
- //\r
- // Check the sx number\r
- //\r
- PreviousHandle = MemberHandle;\r
- Status = AcpiSdt->GetChild (INTxPkgHandle, &MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (MemberHandle != NULL);\r
-\r
- if (PreviousHandle != NULL) {\r
- Status = AcpiSdt->Close (PreviousHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- Status = AcpiSdt->GetOption (MemberHandle, 0, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_OPCODE);\r
-\r
- //\r
- // Skip byte prefix\r
- //\r
- Data += 1;\r
-\r
- if (*Data != SxNum) {\r
-\r
- *Data = SxNum;\r
- }\r
-\r
- Status = AcpiSdt->Close (MemberHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-}\r
-\r
-/**\r
- Check the name package belonged to PRW\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param PrwPkgHandle ACPI PRW package handle\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
-\r
-**/\r
-VOID\r
-SdtCheckNamePackage (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE PrwPkgHandle,\r
- IN PCI_DEVICE_INFO *PciDeviceInfo\r
- )\r
-{\r
- EFI_ACPI_HANDLE InPkgHandle;\r
- EFI_STATUS Status;\r
- EFI_ACPI_DATA_TYPE DataType;\r
- UINT8 *Data;\r
- UINTN DataSize;\r
-\r
- Status = AcpiSdt->GetOption (PrwPkgHandle, 0, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_OPCODE);\r
- ASSERT (*Data == AML_NAME_OP);\r
-\r
- Status = AcpiSdt->GetOption (PrwPkgHandle, 2, &DataType, (CONST VOID **)&Data, &DataSize);\r
- ASSERT_EFI_ERROR (Status);\r
- ASSERT (DataType == EFI_ACPI_DATA_TYPE_CHILD);\r
-\r
- //\r
- // Get the inside package handle\r
- //\r
- InPkgHandle = NULL;\r
- Status = AcpiSdt->Open (Data, &InPkgHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // update the package in name op for wakeup info\r
- //\r
- if ((PciDeviceInfo->GPEPin != 0xFF) && (PciDeviceInfo->SxNum != 0xFF))\r
- SdtUpdatePackageInName (AcpiSdt, InPkgHandle, PciDeviceInfo->GPEPin, PciDeviceInfo->SxNum);\r
-\r
- Status = AcpiSdt->Close (InPkgHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return;\r
-\r
-}\r
-\r
-/**\r
- update wakeup info inside the PRW method for the given pci device handle\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param PciHandle ACPI pci device handle\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
-\r
-**/\r
-EFI_STATUS\r
-SdtUpdatePrwPackage (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE PciHandle,\r
- IN PCI_DEVICE_INFO *PciDeviceInfo\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ACPI_HANDLE PrwPkgHandle;\r
-\r
- //\r
- // Find the PRT method under this pci device\r
- //\r
- PrwPkgHandle = NULL;\r
- Status = AcpiSdt->FindPath (PciHandle, "_PRW", &PrwPkgHandle);\r
-\r
- if (EFI_ERROR (Status)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (PrwPkgHandle == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- SdtCheckNamePackage(AcpiSdt, PrwPkgHandle, PciDeviceInfo);\r
-\r
- Status = AcpiSdt->Close (PrwPkgHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- update pci routing information in acpi table based on pcd settings\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param PciRootHandle ACPI root bridge handle\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
-\r
-**/\r
-EFI_STATUS\r
-SdtUpdatePciRouting (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE PciRootHandle,\r
- IN PCI_DEVICE_INFO *PciDeviceInfo\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ACPI_HANDLE PciBridgeHandle;\r
- UINT32 PciAddress;\r
-\r
-\r
- PciBridgeHandle = NULL;\r
- if (PciDeviceInfo->BridgeAddress == 0x00000000) {\r
- //\r
- // Its bridge is the host root bridge\r
- //\r
- PciBridgeHandle = PciRootHandle;\r
-\r
- } else {\r
-\r
- //\r
- // Its bridge is just a pci device under the host bridge\r
- //\r
-\r
- //\r
- // Conver the bridge address into one that acpi table can recognize\r
- //\r
- PciAddress = SdtConvertToAcpiPciAdress (PciDeviceInfo->BridgeAddress);\r
-\r
- //\r
- // Scan the whole table to find the pci device\r
- //\r
- PciBridgeHandle = SdtGetHandleByScanAllChilds(AcpiSdt, PciRootHandle, SdtFindPciDeviceHandle, &PciAddress);\r
- if (PciBridgeHandle == NULL) {\r
-\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- Status = SdtUpdatePrtMethod(AcpiSdt, PciBridgeHandle, PciDeviceInfo);\r
-\r
- if (PciDeviceInfo->BridgeAddress != 0x00000000) {\r
- Status = AcpiSdt->Close (PciBridgeHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- update power resource wake up information in acpi table based on pcd settings\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param PciRootHandle ACPI root bridge handle\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
-\r
-**/\r
-EFI_STATUS\r
-SdtUpdatePowerWake (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE PciRootHandle,\r
- IN PCI_DEVICE_INFO *PciDeviceInfo\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ACPI_HANDLE PciBridgeHandle;\r
- EFI_ACPI_HANDLE PciDeviceHandle;\r
- UINT32 PciAddress;\r
-\r
- PciBridgeHandle = NULL;\r
- if (PciDeviceInfo->BridgeAddress == 0x00000000) {\r
- //\r
- // Its bridge is the host root bridge\r
- //\r
- PciBridgeHandle = PciRootHandle;\r
-\r
- } else {\r
-\r
- //\r
- // Its bridge is just a pci device under the host bridge\r
- //\r
-\r
- //\r
- // Conver the bridge address into one that acpi table can recognize\r
- //\r
- PciAddress = SdtConvertToAcpiPciAdress (PciDeviceInfo->BridgeAddress);\r
-\r
- //\r
- // Scan the whole table to find the pci device\r
- //\r
- PciBridgeHandle = SdtGetHandleByScanAllChilds(AcpiSdt, PciRootHandle, SdtFindPciDeviceHandle, &PciAddress);\r
-\r
- if (PciBridgeHandle == NULL) {\r
-\r
- Status = AcpiSdt->Close (PciRootHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- PciDeviceHandle = NULL;\r
-\r
- //\r
- // Conver the device address into one that acpi table can recognize\r
- //\r
- PciAddress = SdtConvertToAcpiPciAdress (PciDeviceInfo->DeviceAddress);\r
-\r
- //\r
- // Scan the whole table to find the pci device\r
- //\r
- PciDeviceHandle = SdtGetHandleByScanAllChilds(AcpiSdt, PciBridgeHandle, SdtFindPciDeviceHandle, &PciAddress);\r
-\r
- if (PciDeviceHandle == NULL) {\r
- if (PciDeviceInfo->BridgeAddress != 0x00000000) {\r
- Status = AcpiSdt->Close (PciBridgeHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = SdtUpdatePrwPackage(AcpiSdt, PciDeviceHandle, PciDeviceInfo);\r
-\r
- Status = AcpiSdt->Close (PciDeviceHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (PciDeviceInfo->BridgeAddress != 0x00000000) {\r
- Status = AcpiSdt->Close (PciBridgeHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Get the root bridge handle by scanning the acpi table\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param DsdtHandle ACPI root handle\r
-\r
- @retval EFI_ACPI_HANDLE the handle of the root bridge\r
-**/\r
-EFI_ACPI_HANDLE\r
-SdtGetRootBridgeHandle (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE DsdtHandle\r
- )\r
-{\r
- EFI_ACPI_HANDLE PciRootHandle;\r
-\r
- //\r
- // Scan the whole table to find the root bridge\r
- //\r
- PciRootHandle = NULL;\r
- PciRootHandle = SdtGetHandleByScanAllChilds(AcpiSdt, DsdtHandle, SdtFindRootBridgeHandle, NULL);\r
- ASSERT (PciRootHandle != NULL);\r
-\r
- return PciRootHandle;\r
-}\r
-\r
-\r
-/**\r
- Check input Pci device info is changed from the default values\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
- @param UpdatePRT Pointer to BOOLEAN\r
- @param UpdatePRW Pointer to BOOLEAN\r
-\r
-**/\r
-VOID\r
-SdtCheckPciDeviceInfoChanged (\r
- IN PCI_DEVICE_INFO *PciDeviceInfo,\r
- IN BOOLEAN *UpdatePRT,\r
- IN BOOLEAN *UpdatePRW\r
- )\r
-{\r
- UINTN Index = 0;\r
-\r
- if (mQNCPciInfo == NULL) {\r
- *UpdatePRT = FALSE;\r
- *UpdatePRW = FALSE;\r
- return;\r
- }\r
-\r
- *UpdatePRT = TRUE;\r
- *UpdatePRW = TRUE;\r
-\r
- for (Index = 0;Index < CURRENT_PCI_DEVICE_NUM; Index++) {\r
- if ((mQNCPciInfo[Index].BridgeAddress == PciDeviceInfo->BridgeAddress)\r
- && (mQNCPciInfo[Index].DeviceAddress == PciDeviceInfo->DeviceAddress)) {\r
- //\r
- // Find one matched entry\r
- //\r
- if (CompareMem (&(mQNCPciInfo[Index].INTA[0]), &PciDeviceInfo->INTA[0], 10) == 0) {\r
- *UpdatePRT = FALSE;\r
- *UpdatePRW = FALSE;\r
- //DEBUG ((EFI_D_ERROR, "Find one matched entry[%d] and no change\n", Index));\r
- } else {\r
- if (CompareMem (&(mQNCPciInfo[Index].INTA[0]), &PciDeviceInfo->INTA[0], 8) == 0)\r
- *UpdatePRT = FALSE;\r
-\r
- if (CompareMem (&(mQNCPciInfo[Index].GPEPin), &PciDeviceInfo->GPEPin, 2) == 0)\r
- *UpdatePRW = FALSE;\r
-\r
- if (*(UINT64 *)(&PciDeviceInfo->INTA[0]) == 0xFFFFFFFFFFFFFFFFULL)\r
- *UpdatePRT = FALSE;\r
-\r
- if (*(UINT16 *)(&PciDeviceInfo->GPEPin) == 0xFFFF)\r
- *UpdatePRW = FALSE;\r
-\r
- //DEBUG ((EFI_D_ERROR, "Find one matched entry[%d] and but need update PRT:0x%x PRW:0x%x\n", Index, *UpdatePRT, *UpdatePRW));\r
- }\r
- break;\r
- }\r
- }\r
-\r
- //if (Index == 42) {\r
- // DEBUG ((EFI_D_ERROR, "Find No matched entry\n"));\r
- //}\r
-\r
- return;\r
-}\r
+++ /dev/null
-/** @file\r
-Update the _PRT and _PRW method for pci devices\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#ifndef _ACPI_PCI_UPDATE_H_\r
-#define _ACPI_PCI_UPDATE_H_\r
-\r
-\r
-//\r
-// Primary OpCode\r
-//\r
-#define AML_ZERO_OP 0x00\r
-#define AML_ONE_OP 0x01\r
-#define AML_ALIAS_OP 0x06\r
-#define AML_NAME_OP 0x08\r
-#define AML_BYTE_PREFIX 0x0a\r
-#define AML_WORD_PREFIX 0x0b\r
-#define AML_DWORD_PREFIX 0x0c\r
-#define AML_STRING_PREFIX 0x0d\r
-#define AML_QWORD_PREFIX 0x0e\r
-#define AML_SCOPE_OP 0x10\r
-#define AML_BUFFER_OP 0x11\r
-#define AML_PACKAGE_OP 0x12\r
-#define AML_VAR_PACKAGE_OP 0x13\r
-#define AML_METHOD_OP 0x14\r
-#define AML_DUAL_NAME_PREFIX 0x2e\r
-#define AML_MULTI_NAME_PREFIX 0x2f\r
-#define AML_NAME_CHAR_A 0x41\r
-#define AML_NAME_CHAR_B 0x42\r
-#define AML_NAME_CHAR_C 0x43\r
-#define AML_NAME_CHAR_D 0x44\r
-#define AML_NAME_CHAR_E 0x45\r
-#define AML_NAME_CHAR_F 0x46\r
-#define AML_NAME_CHAR_G 0x47\r
-#define AML_NAME_CHAR_H 0x48\r
-#define AML_NAME_CHAR_I 0x49\r
-#define AML_NAME_CHAR_J 0x4a\r
-#define AML_NAME_CHAR_K 0x4b\r
-#define AML_NAME_CHAR_L 0x4c\r
-#define AML_NAME_CHAR_M 0x4d\r
-#define AML_NAME_CHAR_N 0x4e\r
-#define AML_NAME_CHAR_O 0x4f\r
-#define AML_NAME_CHAR_P 0x50\r
-#define AML_NAME_CHAR_Q 0x51\r
-#define AML_NAME_CHAR_R 0x52\r
-#define AML_NAME_CHAR_S 0x53\r
-#define AML_NAME_CHAR_T 0x54\r
-#define AML_NAME_CHAR_U 0x55\r
-#define AML_NAME_CHAR_V 0x56\r
-#define AML_NAME_CHAR_W 0x57\r
-#define AML_NAME_CHAR_X 0x58\r
-#define AML_NAME_CHAR_Y 0x59\r
-#define AML_NAME_CHAR_Z 0x5a\r
-#define AML_ROOT_CHAR 0x5c\r
-#define AML_PARENT_PREFIX_CHAR 0x5e\r
-#define AML_NAME_CHAR__ 0x5f\r
-#define AML_LOCAL0 0x60\r
-#define AML_LOCAL1 0x61\r
-#define AML_LOCAL2 0x62\r
-#define AML_LOCAL3 0x63\r
-#define AML_LOCAL4 0x64\r
-#define AML_LOCAL5 0x65\r
-#define AML_LOCAL6 0x66\r
-#define AML_LOCAL7 0x67\r
-#define AML_ARG0 0x68\r
-#define AML_ARG1 0x69\r
-#define AML_ARG2 0x6a\r
-#define AML_ARG3 0x6b\r
-#define AML_ARG4 0x6c\r
-#define AML_ARG5 0x6d\r
-#define AML_ARG6 0x6e\r
-#define AML_STORE_OP 0x70\r
-#define AML_REF_OF_OP 0x71\r
-#define AML_ADD_OP 0x72\r
-#define AML_CONCAT_OP 0x73\r
-#define AML_SUBTRACT_OP 0x74\r
-#define AML_INCREMENT_OP 0x75\r
-#define AML_DECREMENT_OP 0x76\r
-#define AML_MULTIPLY_OP 0x77\r
-#define AML_DIVIDE_OP 0x78\r
-#define AML_SHIFT_LEFT_OP 0x79\r
-#define AML_SHIFT_RIGHT_OP 0x7a\r
-#define AML_AND_OP 0x7b\r
-#define AML_NAND_OP 0x7c\r
-#define AML_OR_OP 0x7d\r
-#define AML_NOR_OP 0x7e\r
-#define AML_XOR_OP 0x7f\r
-#define AML_NOT_OP 0x80\r
-#define AML_FIND_SET_LEFT_BIT_OP 0x81\r
-#define AML_FIND_SET_RIGHT_BIT_OP 0x82\r
-#define AML_DEREF_OF_OP 0x83\r
-#define AML_CONCAT_RES_OP 0x84\r
-#define AML_MOD_OP 0x85\r
-#define AML_NOTIFY_OP 0x86\r
-#define AML_SIZE_OF_OP 0x87\r
-#define AML_INDEX_OP 0x88\r
-#define AML_MATCH_OP 0x89\r
-#define AML_CREATE_DWORD_FIELD_OP 0x8a\r
-#define AML_CREATE_WORD_FIELD_OP 0x8b\r
-#define AML_CREATE_BYTE_FIELD_OP 0x8c\r
-#define AML_CREATE_BIT_FIELD_OP 0x8d\r
-#define AML_OBJECT_TYPE_OP 0x8e\r
-#define AML_CREATE_QWORD_FIELD_OP 0x8f\r
-#define AML_LAND_OP 0x90\r
-#define AML_LOR_OP 0x91\r
-#define AML_LNOT_OP 0x92\r
-#define AML_LEQUAL_OP 0x93\r
-#define AML_LGREATER_OP 0x94\r
-#define AML_LLESS_OP 0x95\r
-#define AML_TO_BUFFER_OP 0x96\r
-#define AML_TO_DEC_STRING_OP 0x97\r
-#define AML_TO_HEX_STRING_OP 0x98\r
-#define AML_TO_INTEGER_OP 0x99\r
-#define AML_TO_STRING_OP 0x9c\r
-#define AML_COPY_OBJECT_OP 0x9d\r
-#define AML_MID_OP 0x9e\r
-#define AML_CONTINUE_OP 0x9f\r
-#define AML_IF_OP 0xa0\r
-#define AML_ELSE_OP 0xa1\r
-#define AML_WHILE_OP 0xa2\r
-#define AML_NOOP_OP 0xa3\r
-#define AML_RETURN_OP 0xa4\r
-#define AML_BREAK_OP 0xa5\r
-#define AML_BREAK_POINT_OP 0xcc\r
-#define AML_ONES_OP 0xff\r
-\r
-//\r
-// Extended OpCode\r
-//\r
-#define AML_EXT_OP 0x5b\r
-\r
-#define AML_EXT_MUTEX_OP 0x01\r
-#define AML_EXT_EVENT_OP 0x02\r
-#define AML_EXT_COND_REF_OF_OP 0x12\r
-#define AML_EXT_CREATE_FIELD_OP 0x13\r
-#define AML_EXT_LOAD_TABLE_OP 0x1f\r
-#define AML_EXT_LOAD_OP 0x20\r
-#define AML_EXT_STALL_OP 0x21\r
-#define AML_EXT_SLEEP_OP 0x22\r
-#define AML_EXT_ACQUIRE_OP 0x23\r
-#define AML_EXT_SIGNAL_OP 0x24\r
-#define AML_EXT_WAIT_OP 0x25\r
-#define AML_EXT_RESET_OP 0x26\r
-#define AML_EXT_RELEASE_OP 0x27\r
-#define AML_EXT_FROM_BCD_OP 0x28\r
-#define AML_EXT_TO_BCD_OP 0x29\r
-#define AML_EXT_UNLOAD_OP 0x2a\r
-#define AML_EXT_REVISION_OP 0x30\r
-#define AML_EXT_DEBUG_OP 0x31\r
-#define AML_EXT_FATAL_OP 0x32\r
-#define AML_EXT_TIMER_OP 0x33\r
-#define AML_EXT_REGION_OP 0x80\r
-#define AML_EXT_FIELD_OP 0x81\r
-#define AML_EXT_DEVICE_OP 0x82\r
-#define AML_EXT_PROCESSOR_OP 0x83\r
-#define AML_EXT_POWER_RES_OP 0x84\r
-#define AML_EXT_THERMAL_ZONE_OP 0x85\r
-#define AML_EXT_INDEX_FIELD_OP 0x86\r
-#define AML_EXT_BANK_FIELD_OP 0x87\r
-#define AML_EXT_DATA_REGION_OP 0x88\r
-\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT32 BridgeAddress;\r
- UINT32 DeviceAddress;\r
- UINT8 INTA[2]; // the first member record the 8259 link, the second member record the io apic irq number\r
- UINT8 INTB[2];\r
- UINT8 INTC[2];\r
- UINT8 INTD[2];\r
-\r
- UINT8 GPEPin;\r
- UINT8 SxNum;\r
-} PCI_DEVICE_INFO;\r
-\r
-#pragma pack()\r
-\r
-#define PCI_DEVICE_INFO_MAX_NUM 50\r
-#define CURRENT_PCI_DEVICE_NUM 13\r
-\r
-#define PIRQ_LINKA 1\r
-#define PIRQ_LINKB 2\r
-#define PIRQ_LINKC 3\r
-#define PIRQ_LINKD 4\r
-#define PIRQ_LINKE 5\r
-#define PIRQ_LINKF 6\r
-#define PIRQ_LINKG 7\r
-#define PIRQ_LINKH 8\r
-#define PIRQ_INVALID 0xFF\r
-\r
-typedef struct _PCI_DEVICE_SETTING{\r
- UINT8 PciDeviceInfoNumber;\r
- PCI_DEVICE_INFO PciDeviceInfo[PCI_DEVICE_INFO_MAX_NUM];\r
-}PCI_DEVICE_SETTING;\r
-\r
-typedef struct _AML_BYTE_ENCODING AML_BYTE_ENCODING;\r
-\r
-//\r
-// AML Handle Entry definition.\r
-//\r
-// Signature must be set to EFI_AML_HANDLE_SIGNATURE or EFI_AML_ROOT_HANDLE_SIGNATURE\r
-// Buffer is the ACPI node buffer pointer, the first/second bytes are opcode.\r
-// This buffer should not be freed.\r
-// Size is the total size of this ACPI node buffer.\r
-//\r
-typedef struct {\r
- UINT32 Signature;\r
- UINT8 *Buffer;\r
- UINTN Size;\r
- AML_BYTE_ENCODING *AmlByteEncoding;\r
- BOOLEAN Modified;\r
-} EFI_AML_HANDLE;\r
-\r
-typedef UINT32 AML_OP_PARSE_INDEX;\r
-\r
-typedef UINT32 AML_OP_PARSE_FORMAT;\r
-\r
-typedef UINT32 AML_OP_ATTRIBUTE;\r
-\r
-struct _AML_BYTE_ENCODING {\r
- UINT8 OpCode;\r
- UINT8 SubOpCode;\r
- AML_OP_PARSE_INDEX MaxIndex;\r
- AML_OP_PARSE_FORMAT Format[6];\r
- AML_OP_ATTRIBUTE Attribute;\r
-};\r
-\r
-\r
-//\r
-// Check device info fucntion prototype\r
-//\r
-typedef\r
-BOOLEAN\r
-(* CHECK_HANDLE_INFO) (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE CheckHandle,\r
- IN VOID *Context\r
- );\r
-\r
-extern EFI_ACPI_HANDLE mDsdtHandle;\r
-extern EFI_ACPI_SDT_PROTOCOL *mAcpiSdt;\r
-\r
-/**\r
- Init Pci Device Structure\r
-\r
- @param mConfigData - Pointer of Pci Device information Structure\r
-\r
-**/\r
-VOID\r
-InitPciDeviceInfoStructure (\r
- PCI_DEVICE_SETTING *mConfigData\r
- );\r
-/**\r
- update pci routing information in acpi table based on pcd settings\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param DsdtHandle ACPI root handle\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
-\r
-**/\r
-EFI_STATUS\r
-SdtUpdatePciRouting (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE DsdtHandle,\r
- IN PCI_DEVICE_INFO *PciDeviceInfo\r
- );\r
-\r
-\r
-/**\r
- update power resource wake up information in acpi table based on pcd settings\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param DsdtHandle ACPI root handle\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
-\r
-**/\r
-EFI_STATUS\r
-SdtUpdatePowerWake (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE DsdtHandle,\r
- IN PCI_DEVICE_INFO *PciDeviceInfo\r
- );\r
-\r
-/**\r
- Get the root bridge handle by scanning the acpi table\r
-\r
- @param AcpiSdt Pointer to Acpi SDT protocol\r
- @param DsdtHandle ACPI root handle\r
-\r
- @retval EFI_ACPI_HANDLE the handle of the root bridge\r
-**/\r
-EFI_ACPI_HANDLE\r
-SdtGetRootBridgeHandle (\r
- IN EFI_ACPI_SDT_PROTOCOL *AcpiSdt,\r
- IN EFI_ACPI_HANDLE DsdtHandle\r
- );\r
-\r
-/**\r
- Check input Pci device info is changed from the default values\r
- @param PciDeviceInfo Pointer to PCI_DEVICE_INFO\r
- @param UpdatePRT Pointer to BOOLEAN\r
- @param UpdatePRW Pointer to BOOLEAN\r
-\r
-**/\r
-VOID\r
-SdtCheckPciDeviceInfoChanged (\r
- IN PCI_DEVICE_INFO *PciDeviceInfo,\r
- IN BOOLEAN *UpdatePRT,\r
- IN BOOLEAN *UpdatePRW\r
- );\r
-#endif\r
+++ /dev/null
-/** @file\r
-ACPI Platform Driver\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Protocol/AcpiTable.h>\r
-#include <IndustryStandard/Pci22.h>\r
-#include "AcpiPlatform.h"\r
-\r
-//\r
-// Global Variable\r
-//\r
-EFI_GLOBAL_NVS_AREA_PROTOCOL mGlobalNvsArea;\r
-EFI_ACPI_SDT_PROTOCOL *mAcpiSdt;\r
-\r
-EFI_ACPI_HANDLE mDsdtHandle = NULL;\r
-\r
-\r
-EFI_STATUS\r
-LocateSupportProtocol (\r
- IN EFI_GUID *Protocol,\r
- OUT VOID **Instance,\r
- IN UINT32 Type\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Locate the first instance of a protocol. If the protocol requested is an\r
- FV protocol, then it will return the first FV that contains the ACPI table\r
- storage file.\r
-\r
-Arguments:\r
-\r
- Protocol The protocol to find.\r
- Instance Return pointer to the first instance of the protocol\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS The function completed successfully.\r
- EFI_NOT_FOUND The protocol could not be located.\r
- EFI_OUT_OF_RESOURCES There are not enough resources to find the protocol.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN NumberOfHandles;\r
- EFI_FV_FILETYPE FileType;\r
- UINT32 FvStatus;\r
- EFI_FV_FILE_ATTRIBUTES Attributes;\r
- UINTN Size;\r
- UINTN i;\r
-\r
- FvStatus = 0;\r
-\r
- //\r
- // Locate protocol.\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- Protocol,\r
- NULL,\r
- &NumberOfHandles,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
-\r
- //\r
- // Defined errors at this time are not found and out of resources.\r
- //\r
- return Status;\r
- }\r
-\r
-\r
-\r
- //\r
- // Looking for FV with ACPI storage file\r
- //\r
-\r
- for (i = 0; i < NumberOfHandles; i++) {\r
- //\r
- // Get the protocol on this handle\r
- // This should not fail because of LocateHandleBuffer\r
- //\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[i],\r
- Protocol,\r
- Instance\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (!Type) {\r
- //\r
- // Not looking for the FV protocol, so find the first instance of the\r
- // protocol. There should not be any errors because our handle buffer\r
- // should always contain at least one or LocateHandleBuffer would have\r
- // returned not found.\r
- //\r
- break;\r
- }\r
-\r
- //\r
- // See if it has the ACPI storage file\r
- //\r
-\r
- Status = ((EFI_FIRMWARE_VOLUME2_PROTOCOL*) (*Instance))->ReadFile (*Instance,\r
- (EFI_GUID*)PcdGetPtr (PcdAcpiTableStorageFile),\r
- NULL,\r
- &Size,\r
- &FileType,\r
- &Attributes,\r
- &FvStatus\r
- );\r
-\r
- //\r
- // If we found it, then we are done\r
- //\r
- if (Status == EFI_SUCCESS) {\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Our exit status is determined by the success of the previous operations\r
- // If the protocol was found, Instance already points to it.\r
- //\r
-\r
- //\r
- // Free any allocated buffers\r
- //\r
- gBS->FreePool (HandleBuffer);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-VOID\r
-DsdtTableUpdate (\r
- IN OUT EFI_ACPI_DESCRIPTION_HEADER *TableHeader,\r
- IN OUT EFI_ACPI_TABLE_VERSION *Version\r
- )\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Update the DSDT table\r
-\r
- Arguments:\r
-\r
- Table - The table to be set\r
- Version - Version to publish\r
-\r
- Returns:\r
-\r
- None\r
-\r
---*/\r
-{\r
-\r
- UINT8 *CurrPtr;\r
- UINT8 *DsdtPointer;\r
- UINT32 *Signature;\r
- UINT8 *Operation;\r
- UINT32 *Address;\r
- UINT16 *Size;\r
- //\r
- // Loop through the ASL looking for values that we must fix up.\r
- //\r
- CurrPtr = (UINT8 *) TableHeader;\r
- for (DsdtPointer = CurrPtr;\r
- DsdtPointer <= (CurrPtr + ((EFI_ACPI_COMMON_HEADER *) CurrPtr)->Length);\r
- DsdtPointer++\r
- )\r
- {\r
- Signature = (UINT32 *) DsdtPointer;\r
- switch (*Signature) {\r
- //\r
- // MNVS operation region\r
- //\r
- case (SIGNATURE_32 ('M', 'N', 'V', 'S')):\r
- //\r
- // Conditional match. For Region Objects, the Operator will always be the\r
- // byte immediately before the specific name. Therefore, subtract 1 to check\r
- // the Operator.\r
- //\r
- Operation = DsdtPointer - 1;\r
- if (*Operation == AML_OPREGION_OP) {\r
- Address = (UINT32 *) (DsdtPointer + 6);\r
- *Address = (UINT32) (UINTN) mGlobalNvsArea.Area;\r
- Size = (UINT16 *) (DsdtPointer + 11);\r
- *Size = sizeof (EFI_GLOBAL_NVS_AREA);\r
- }\r
- break;\r
-\r
- //\r
- // Update processor PBLK register I/O base address\r
- //\r
- case (SIGNATURE_32 ('P', 'R', 'I', 'O')):\r
- //\r
- // Conditional match. Update the following ASL code:\r
- // Processor (CPU0, 0x01, 0x4F495250, 0x06) {}\r
- // The 3rd parameter will be updated to the actual PBLK I/O base address.\r
- // the Operator.\r
- //\r
- Operation = DsdtPointer - 8;\r
- if ((*Operation == AML_EXT_OP) && (*(Operation + 1) == AML_EXT_PROCESSOR_OP)) {\r
- *(UINT32 *)DsdtPointer = PcdGet16(PcdPmbaIoBaseAddress);\r
- }\r
- break;\r
- default:\r
- break;\r
- }\r
- }\r
-}\r
-\r
-\r
-VOID\r
-ApicTableUpdate (\r
- IN OUT EFI_ACPI_DESCRIPTION_HEADER *TableHeader,\r
- IN OUT EFI_ACPI_TABLE_VERSION *Version\r
- )\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Update the processors information in the APIC table\r
-\r
- Arguments:\r
-\r
- Table - The table to be set\r
- Version - Version to publish\r
-\r
- Returns:\r
-\r
- None\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_MP_SERVICES_PROTOCOL *MpService;\r
- UINT8 *CurrPtr;\r
- UINT8 *EndPtr;\r
- UINT8 CurrIoApic;\r
- UINT8 CurrProcessor;\r
- UINTN NumberOfCPUs;\r
- UINTN NumberOfEnabledCPUs;\r
- EFI_PROCESSOR_INFORMATION MpContext;\r
- ACPI_APIC_STRUCTURE_PTR *ApicPtr;\r
-\r
- CurrIoApic = 0;\r
- CurrProcessor = 0;\r
- //\r
- // Find the MP Protocol. This is an MP platform, so MP protocol must be\r
- // there.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiMpServiceProtocolGuid,\r
- NULL,\r
- (VOID**)&MpService\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Failed to get MP information, doesn't publish the invalid table\r
- //\r
- *Version = EFI_ACPI_TABLE_VERSION_NONE;\r
- return;\r
- }\r
-\r
- //\r
- // Determine the number of processors\r
- //\r
- MpService->GetNumberOfProcessors (\r
- MpService,\r
- &NumberOfCPUs,\r
- &NumberOfEnabledCPUs\r
- );\r
-\r
- CurrPtr = (UINT8*) &(TableHeader[1]);\r
- CurrPtr = CurrPtr + 8; // Size of Local APIC Address & Flag\r
- EndPtr = (UINT8*) TableHeader;\r
- EndPtr = EndPtr + TableHeader->Length;\r
-\r
- while (CurrPtr < EndPtr) {\r
-\r
- ApicPtr = (ACPI_APIC_STRUCTURE_PTR*) CurrPtr;\r
- switch (ApicPtr->AcpiApicCommon.Type) {\r
-\r
- case EFI_ACPI_1_0_PROCESSOR_LOCAL_APIC:\r
- ApicPtr->AcpiLocalApic.Flags = 0;\r
- ApicPtr->AcpiLocalApic.ApicId = 0;\r
- Status = MpService->GetProcessorInfo (\r
- MpService,\r
- CurrProcessor,\r
- &MpContext\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- if (MpContext.StatusFlag & PROCESSOR_ENABLED_BIT) {\r
- ApicPtr->AcpiLocalApic.Flags = EFI_ACPI_3_0_LOCAL_APIC_ENABLED;\r
- }\r
- ApicPtr->AcpiLocalApic.ApicId = (UINT8)MpContext.ProcessorId;\r
- }\r
- CurrProcessor++;\r
- break;\r
-\r
- case EFI_ACPI_1_0_IO_APIC:\r
- //\r
- // IO APIC entries can be patched here\r
- //\r
- if (CurrIoApic == 0) {\r
- //\r
- // Update SOC internel IOAPIC base\r
- //\r
- ApicPtr->AcpiIoApic.IoApicId = PcdGet8 (PcdIoApicSettingIoApicId);\r
- ApicPtr->AcpiIoApic.IoApicAddress = (UINT32)PcdGet64(PcdIoApicBaseAddress);\r
- ApicPtr->AcpiIoApic.GlobalSystemInterruptBase = 0;\r
- } else {\r
- //\r
- // Porting is required to update other IOAPIC entries if available\r
- //\r
- ASSERT (0);\r
- }\r
- CurrIoApic++;\r
- break;\r
-\r
- default:\r
- break;\r
- };\r
- CurrPtr = CurrPtr + ApicPtr->AcpiApicCommon.Length;\r
- }\r
-}\r
-\r
-VOID\r
-AcpiUpdateTable (\r
- IN OUT EFI_ACPI_DESCRIPTION_HEADER *TableHeader,\r
- IN OUT EFI_ACPI_TABLE_VERSION *Version\r
- )\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Set the correct table revision upon the setup value\r
-\r
- Arguments:\r
-\r
- Table - The table to be set\r
- Version - Version to publish\r
-\r
- Returns:\r
-\r
- None\r
-\r
---*/\r
-\r
-{\r
- EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE *FadtHeader1;\r
- EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE *FadtHeader2;\r
- EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE *FadtHeader3;\r
- EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_SPACE_BASE_ADDRESS_ALLOCATION_STRUCTURE *AllocationStructurePtr;\r
-\r
- if (TableHeader != NULL && Version != NULL) {\r
-\r
- *Version = EFI_ACPI_TABLE_VERSION_1_0B | EFI_ACPI_TABLE_VERSION_2_0 | EFI_ACPI_TABLE_VERSION_3_0;\r
- //\r
- // Here we use all 3.0 signature because all version use same signature if they supported\r
- //\r
- switch (TableHeader->Signature) {\r
- //\r
- // "APIC" Multiple APIC Description Table\r
- //\r
- case EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE_SIGNATURE:\r
- ApicTableUpdate (TableHeader, Version);\r
- break;\r
- //\r
- // "DSDT" Differentiated System Description Table\r
- //\r
- case EFI_ACPI_3_0_DIFFERENTIATED_SYSTEM_DESCRIPTION_TABLE_SIGNATURE:\r
- DsdtTableUpdate (TableHeader, Version);\r
- break;\r
-\r
- //\r
- // "FACP" Fixed ACPI Description Table (FADT)\r
- //\r
- case EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE:\r
- *Version = EFI_ACPI_TABLE_VERSION_NONE;\r
- if (TableHeader->Revision == EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE_REVISION) {\r
- *Version = EFI_ACPI_TABLE_VERSION_1_0B;\r
- FadtHeader1 = (EFI_ACPI_1_0_FIXED_ACPI_DESCRIPTION_TABLE *) TableHeader;\r
- FadtHeader1->SmiCmd = PcdGet16(PcdSmmActivationPort);\r
- FadtHeader1->Pm1aEvtBlk = PcdGet16(PcdPm1blkIoBaseAddress);\r
- FadtHeader1->Pm1aCntBlk = PcdGet16(PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C;\r
- FadtHeader1->PmTmrBlk = PcdGet16(PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1T;\r
- FadtHeader1->Gpe0Blk = PcdGet16(PcdGpe0blkIoBaseAddress);\r
- } else if (TableHeader->Revision == EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE_REVISION) {\r
- *Version = EFI_ACPI_TABLE_VERSION_2_0;\r
- FadtHeader2 = (EFI_ACPI_2_0_FIXED_ACPI_DESCRIPTION_TABLE *) TableHeader;\r
- FadtHeader2->SmiCmd = PcdGet16(PcdSmmActivationPort);\r
- FadtHeader2->Pm1aEvtBlk = PcdGet16(PcdPm1blkIoBaseAddress);\r
- FadtHeader2->Pm1aCntBlk = PcdGet16(PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C;\r
- FadtHeader2->PmTmrBlk = PcdGet16(PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1T;\r
- FadtHeader2->Gpe0Blk = PcdGet16(PcdGpe0blkIoBaseAddress);\r
- FadtHeader2->XPm1aEvtBlk.Address = FadtHeader2->Pm1aEvtBlk;\r
- FadtHeader2->XPm1aCntBlk.Address = FadtHeader2->Pm1aCntBlk;\r
- FadtHeader2->XPmTmrBlk.Address = FadtHeader2->PmTmrBlk;\r
- FadtHeader2->XGpe0Blk.Address = FadtHeader2->Gpe0Blk;\r
- } else if (TableHeader->Revision == EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE_REVISION) {\r
- *Version = EFI_ACPI_TABLE_VERSION_3_0;\r
- FadtHeader3 = (EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE *) TableHeader;\r
- FadtHeader3->SmiCmd = PcdGet16(PcdSmmActivationPort);\r
- FadtHeader3->Pm1aEvtBlk = PcdGet16(PcdPm1blkIoBaseAddress);\r
- FadtHeader3->Pm1aCntBlk = PcdGet16(PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C;\r
- FadtHeader3->PmTmrBlk = PcdGet16(PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1T;\r
- FadtHeader3->Gpe0Blk = PcdGet16(PcdGpe0blkIoBaseAddress);\r
- FadtHeader3->XPm1aEvtBlk.Address = FadtHeader3->Pm1aEvtBlk;\r
- FadtHeader3->XPm1aCntBlk.Address = FadtHeader3->Pm1aCntBlk;\r
- FadtHeader3->XPmTmrBlk.Address = FadtHeader3->PmTmrBlk;\r
- FadtHeader3->XGpe0Blk.Address = FadtHeader3->Gpe0Blk;\r
- }\r
- break;\r
- //\r
- // "FACS" Firmware ACPI Control Structure\r
- //\r
- case EFI_ACPI_3_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE:\r
- break;\r
- //\r
- // "SSDT" Secondary System Description Table\r
- //\r
- case EFI_ACPI_3_0_SECONDARY_SYSTEM_DESCRIPTION_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "HPET" IA-PC High Precision Event Timer Table\r
- //\r
- case EFI_ACPI_3_0_HIGH_PRECISION_EVENT_TIMER_TABLE_SIGNATURE:\r
- //\r
- // If HPET is disabled in setup, don't publish the table.\r
- //\r
- if (mGlobalNvsArea.Area->HpetEnable == 0) {\r
- *Version = EFI_ACPI_TABLE_VERSION_NONE;\r
- }\r
- ((EFI_ACPI_HIGH_PRECISION_EVENT_TIMER_TABLE_HEADER *) TableHeader)->BaseAddressLower32Bit.Address\r
- = PcdGet64 (PcdHpetBaseAddress);\r
- break;\r
- //\r
- // "SPCR" Serial Port Concole Redirection Table\r
- //\r
- case EFI_ACPI_3_0_SERIAL_PORT_CONSOLE_REDIRECTION_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "MCFG" PCI Express Memory Mapped Configuration Space Base Address Description Table\r
- //\r
- case EFI_ACPI_3_0_PCI_EXPRESS_MEMORY_MAPPED_CONFIGURATION_SPACE_BASE_ADDRESS_DESCRIPTION_TABLE_SIGNATURE:\r
- AllocationStructurePtr = (EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_SPACE_BASE_ADDRESS_ALLOCATION_STRUCTURE *)\r
- ((UINT8 *)TableHeader + sizeof(EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE_HEADER));\r
- AllocationStructurePtr->BaseAddress = PcdGet64(PcdPciExpressBaseAddress);\r
- break;\r
- // Lakeport platform doesn't support the following table\r
- /*\r
- //\r
- // "ECDT" Embedded Controller Boot Resources Table\r
- //\r
- case EFI_ACPI_3_0_EMBEDDED_CONTROLLER_BOOT_RESOURCES_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "PSDT" Persistent System Description Table\r
- //\r
- case EFI_ACPI_3_0_PERSISTENT_SYSTEM_DESCRIPTION_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "SBST" Smart Battery Specification Table\r
- //\r
- case EFI_ACPI_3_0_SMART_BATTERY_SPECIFICATION_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "SLIT" System Locality Information Table\r
- //\r
- case EFI_ACPI_3_0_SYSTEM_LOCALITY_INFORMATION_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "SRAT" Static Resource Affinity Table\r
- //\r
- case EFI_ACPI_3_0_STATIC_RESOURCE_AFFINITY_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "XSDT" Extended System Description Table\r
- //\r
- case EFI_ACPI_3_0_EXTENDED_SYSTEM_DESCRIPTION_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "BOOT" MS Simple Boot Spec\r
- //\r
- case EFI_ACPI_3_0_SIMPLE_BOOT_FLAG_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "CPEP" Corrected Platform Error Polling Table\r
- //\r
- case EFI_ACPI_3_0_CORRECTED_PLATFORM_ERROR_POLLING_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "DBGP" MS Debug Port Spec\r
- //\r
- case EFI_ACPI_3_0_DEBUG_PORT_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "ETDT" Event Timer Description Table\r
- //\r
- case EFI_ACPI_3_0_EVENT_TIMER_DESCRIPTION_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "SPMI" Server Platform Management Interface Table\r
- //\r
- case EFI_ACPI_3_0_SERVER_PLATFORM_MANAGEMENT_INTERFACE_TABLE_SIGNATURE:\r
- break;\r
- //\r
- // "TCPA" Trusted Computing Platform Alliance Capabilities Table\r
- //\r
- case EFI_ACPI_3_0_TRUSTED_COMPUTING_PLATFORM_ALLIANCE_CAPABILITIES_TABLE_SIGNATURE:\r
- break;\r
- */\r
- default:\r
- break;\r
- }\r
- }\r
-}\r
-\r
-//\r
-// Description:\r
-// Entrypoint of Acpi Platform driver\r
-// In:\r
-// ImageHandle\r
-// SystemTable\r
-// Out:\r
-// EFI_SUCCESS\r
-// EFI_LOAD_ERROR\r
-// EFI_OUT_OF_RESOURCES\r
-//\r
-\r
-EFI_STATUS\r
-AcpiPlatformEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ACPI_TABLE_PROTOCOL *AcpiTable;\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *FwVol;\r
- INTN Instance;\r
- EFI_ACPI_COMMON_HEADER *CurrentTable;\r
- UINTN TableHandle;\r
- UINT32 FvStatus;\r
- UINTN Size;\r
- EFI_ACPI_TABLE_VERSION Version;\r
- EFI_HANDLE Handle;\r
- UINTN Index;\r
- PCI_DEVICE_INFO *PciDeviceInfo;\r
- EFI_ACPI_HANDLE PciRootHandle;\r
- BOOLEAN UpdatePRT;\r
- BOOLEAN UpdatePRW;\r
- PCI_DEVICE_SETTING *mConfigData;\r
-\r
- DEBUG((DEBUG_INFO, "ACPI Platform start...\n"));\r
-\r
- Instance = 0;\r
- TableHandle = 0;\r
- CurrentTable = NULL;\r
- mConfigData = NULL;\r
-\r
- //\r
- // Initialize the EFI Driver Library\r
- //\r
-\r
- ASSERT (sizeof (EFI_GLOBAL_NVS_AREA) == 512);\r
-\r
- Status = gBS->AllocatePool (\r
- EfiACPIMemoryNVS,\r
- sizeof (EFI_GLOBAL_NVS_AREA),\r
- (VOID**)&mGlobalNvsArea.Area\r
- );\r
-\r
- Handle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gEfiGlobalNvsAreaProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mGlobalNvsArea\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
- if (!EFI_ERROR (Status)) {\r
- SetMem (\r
- mGlobalNvsArea.Area,\r
- sizeof (EFI_GLOBAL_NVS_AREA),\r
- 0\r
- );\r
- }\r
-\r
- //\r
- // Initialize the data. Eventually, this will be controlled by setup options.\r
- //\r
- mGlobalNvsArea.Area->HpetEnable = PcdGetBool (PcdHpetEnable);\r
- mGlobalNvsArea.Area->Pm1blkIoBaseAddress = PcdGet16(PcdPm1blkIoBaseAddress);\r
- mGlobalNvsArea.Area->PmbaIoBaseAddress = PcdGet16(PcdPmbaIoBaseAddress);\r
- mGlobalNvsArea.Area->Gpe0blkIoBaseAddress = PcdGet16(PcdGpe0blkIoBaseAddress);\r
- mGlobalNvsArea.Area->GbaIoBaseAddress = PcdGet16(PcdGbaIoBaseAddress);\r
- mGlobalNvsArea.Area->SmbaIoBaseAddress = PcdGet16(PcdSmbaIoBaseAddress);\r
- mGlobalNvsArea.Area->WdtbaIoBaseAddress = PcdGet16(PcdWdtbaIoBaseAddress);\r
- mGlobalNvsArea.Area->HpetBaseAddress = (UINT32)PcdGet64(PcdHpetBaseAddress);\r
- mGlobalNvsArea.Area->HpetSize = (UINT32)PcdGet64(PcdHpetSize);\r
- mGlobalNvsArea.Area->PciExpressBaseAddress= (UINT32)PcdGet64(PcdPciExpressBaseAddress);\r
- mGlobalNvsArea.Area->PciExpressSize = (UINT32)PcdGet64(PcdPciExpressSize);\r
- mGlobalNvsArea.Area->RcbaMmioBaseAddress = (UINT32)PcdGet64(PcdRcbaMmioBaseAddress);\r
- mGlobalNvsArea.Area->RcbaMmioSize = (UINT32)PcdGet64(PcdRcbaMmioSize);\r
- mGlobalNvsArea.Area->IoApicBaseAddress = (UINT32)PcdGet64(PcdIoApicBaseAddress);\r
- mGlobalNvsArea.Area->IoApicSize = (UINT32)PcdGet64(PcdIoApicSize);\r
- mGlobalNvsArea.Area->TpmPresent = (UINT32)(FALSE);\r
- mGlobalNvsArea.Area->DBG2Present = (UINT32)(FALSE);\r
- mGlobalNvsArea.Area->PlatformType = (UINT32)PcdGet16 (PcdPlatformType);\r
-\r
- //\r
- // Configure platform IO expander I2C Slave Address.\r
- //\r
- if (mGlobalNvsArea.Area->PlatformType == Galileo) {\r
- if (PlatformLegacyGpioGetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_DETERMINE_IOEXP_SLA_RESUMEWELL_GPIO)) {\r
- mGlobalNvsArea.Area->AlternateSla = FALSE;\r
- } else {\r
- mGlobalNvsArea.Area->AlternateSla = TRUE;\r
- }\r
- }\r
-\r
- //\r
- // Find the AcpiTable protocol\r
- //\r
- Status = gBS->LocateProtocol (&gEfiAcpiTableProtocolGuid, NULL, (VOID**)&AcpiTable);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_ABORTED;\r
- }\r
-\r
- //\r
- // Initialize MADT table\r
- //\r
- Status = MadtTableInitialize (&CurrentTable, &Size);\r
- ASSERT_EFI_ERROR (Status);\r
- //\r
- // Perform any table specific updates.\r
- //\r
- AcpiUpdateTable ((EFI_ACPI_DESCRIPTION_HEADER *) CurrentTable, &Version);\r
-\r
- //\r
- // Update the check sum\r
- // It needs to be zeroed before the checksum calculation\r
- //\r
- ((EFI_ACPI_SDT_HEADER *)CurrentTable)->Checksum = 0;\r
- ((EFI_ACPI_SDT_HEADER *)CurrentTable)->Checksum =\r
- CalculateCheckSum8 ((VOID *)CurrentTable, CurrentTable->Length);\r
-\r
- //\r
- // Add the table\r
- //\r
- TableHandle = 0;\r
- Status = AcpiTable->InstallAcpiTable (\r
- AcpiTable,\r
- CurrentTable,\r
- CurrentTable->Length,\r
- &TableHandle\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- CurrentTable = NULL;\r
-\r
- //\r
- // Init Pci Device PRT PRW information structure from PCD\r
- //\r
- mConfigData = (PCI_DEVICE_SETTING *)AllocateZeroPool (sizeof (PCI_DEVICE_SETTING));\r
- ASSERT (mConfigData != NULL);\r
- InitPciDeviceInfoStructure (mConfigData);\r
- //\r
- // Get the Acpi SDT protocol for manipulation on acpi table\r
- //\r
- Status = gBS->LocateProtocol (&gEfiAcpiSdtProtocolGuid, NULL, (VOID **)&mAcpiSdt);\r
- ASSERT_EFI_ERROR (Status);\r
- //\r
- // Locate the firmware volume protocol\r
- //\r
- Status = LocateSupportProtocol (&gEfiFirmwareVolume2ProtocolGuid, (VOID**)&FwVol, 1);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_ABORTED;\r
- }\r
- //\r
- // Read tables from the storage file.\r
- //\r
-\r
- while (Status == EFI_SUCCESS) {\r
-\r
- Status = FwVol->ReadSection (\r
- FwVol,\r
- (EFI_GUID*)PcdGetPtr (PcdAcpiTableStorageFile),\r
- EFI_SECTION_RAW,\r
- Instance,\r
- (VOID**)&CurrentTable,\r
- &Size,\r
- &FvStatus\r
- );\r
-\r
- if (!EFI_ERROR(Status)) {\r
- //\r
- // Perform any table specific updates.\r
- //\r
- AcpiUpdateTable ((EFI_ACPI_DESCRIPTION_HEADER *) CurrentTable, &Version);\r
-\r
- //\r
- // Update the check sum\r
- // It needs to be zeroed before the checksum calculation\r
- //\r
- ((EFI_ACPI_SDT_HEADER *)CurrentTable)->Checksum = 0;\r
- ((EFI_ACPI_SDT_HEADER *)CurrentTable)->Checksum =\r
- CalculateCheckSum8 ((VOID *)CurrentTable, CurrentTable->Length);\r
-\r
- //\r
- // Add the table\r
- //\r
- TableHandle = 0;\r
- Status = AcpiTable->InstallAcpiTable (\r
- AcpiTable,\r
- CurrentTable,\r
- ((EFI_ACPI_DESCRIPTION_HEADER *) CurrentTable)->Length,\r
- &TableHandle\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return EFI_ABORTED;\r
- }\r
- //\r
- // If this table is the DSDT table, then update the _PRT and _PRW based on\r
- // the settings from pcds\r
- //\r
- if (CurrentTable->Signature == EFI_ACPI_2_0_DIFFERENTIATED_SYSTEM_DESCRIPTION_TABLE_SIGNATURE) {\r
- //\r
- // Create the root handle for DSDT table\r
- //\r
- Status = mAcpiSdt->OpenSdt (TableHandle, &mDsdtHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- PciRootHandle = NULL;\r
- PciRootHandle = SdtGetRootBridgeHandle (mAcpiSdt, mDsdtHandle);\r
- ASSERT (PciRootHandle != NULL);\r
-\r
- PciDeviceInfo = NULL;\r
- for (Index = 0; Index < mConfigData->PciDeviceInfoNumber; Index++) {\r
- PciDeviceInfo = &(mConfigData->PciDeviceInfo[Index]);\r
-\r
- //\r
- // Check whether this is a valid item\r
- //\r
- if ((PciDeviceInfo->BridgeAddress != 0xFFFFFFFF) && (PciDeviceInfo->DeviceAddress != 0xFFFFFFFF)) {\r
-\r
- //DEBUG ((EFI_D_ERROR, "Valid pci info structure: bridge address:0x%x, device address:0x%x\n", PciDeviceInfo->BridgeAddress, PciDeviceInfo->DeviceAddress));\r
-\r
- UpdatePRT = FALSE;\r
- UpdatePRW = FALSE;\r
-\r
- SdtCheckPciDeviceInfoChanged (PciDeviceInfo, &UpdatePRT, &UpdatePRW);\r
- //\r
- // Check whether there is any valid pci routing item\r
- //\r
- if (UpdatePRT) {\r
- //\r
- // Update the pci routing information\r
- //\r
- //DEBUG ((EFI_D_ERROR, "Update _PRT\n"));\r
- SdtUpdatePciRouting (mAcpiSdt, PciRootHandle, PciDeviceInfo);\r
- }\r
- //\r
- // Check whether there is any valid pci routing item\r
- //\r
- if (UpdatePRW) {\r
- //\r
- // Update the pci wakeup information\r
- //\r
- //DEBUG ((EFI_D_ERROR, "Update _PRW\n"));\r
- SdtUpdatePowerWake (mAcpiSdt, PciRootHandle, PciDeviceInfo);\r
- }\r
- }\r
- }\r
- Status = mAcpiSdt->Close (PciRootHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- //\r
- // Mark the root handle as modified , let SDT protocol recaculate the checksum\r
- //\r
- ((EFI_AML_HANDLE *)mDsdtHandle)->Modified = TRUE;\r
- Status = mAcpiSdt->Close (mDsdtHandle);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- //\r
- // Increment the instance\r
- //\r
- Instance++;\r
- CurrentTable = NULL;\r
- }\r
- }\r
-\r
- gBS->FreePool (mConfigData);\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-This is an implementation of the ACPI platform driver. Requirements for\r
-this driver are defined in the Tiano ACPI External Product Specification,\r
-revision 0.3.6.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _ACPI_PLATFORM_H_\r
-#define _ACPI_PLATFORM_H_\r
-\r
-//\r
-// Statements that include other header files\r
-//\r
-\r
-#include <PiDxe.h>\r
-#include <IntelQNCDxe.h>\r
-#include <Platform.h>\r
-#include <PlatformBoards.h>\r
-#include <Ioh.h>\r
-#include <QNCCommonDefinitions.h>\r
-\r
-#include <Protocol/GlobalNvsArea.h>\r
-#include <Protocol/MpService.h>\r
-#include <Protocol/AcpiSystemDescriptionTable.h>\r
-#include <Protocol/FirmwareVolume2.h>\r
-\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/DxeServicesLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Library/PlatformHelperLib.h>\r
-\r
-#include <IndustryStandard/Acpi.h>\r
-#include <IndustryStandard/HighPrecisionEventTimerTable.h>\r
-#include <IndustryStandard/MemoryMappedConfigurationSpaceAccessTable.h>\r
-\r
-#include "Madt.h"\r
-#include "AcpiPciUpdate.h"\r
-\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT8 StartByte;\r
- UINT32 NameStr;\r
- UINT8 OpCode;\r
- UINT16 Size; // Hardcode to 16bit width because the table we use is fixed size\r
- UINT8 NumEntries;\r
-} EFI_ACPI_NAME_COMMAND;\r
-\r
-typedef struct {\r
- UINT8 PackageOp;\r
- UINT8 PkgLeadByte;\r
- UINT8 NumEntries;\r
- UINT8 DwordPrefix0;\r
- UINT32 CoreFreq;\r
- UINT8 DwordPrefix1;\r
- UINT32 Power;\r
- UINT8 DwordPrefix2;\r
- UINT32 TransLatency;\r
- UINT8 DwordPrefix3;\r
- UINT32 BMLatency;\r
- UINT8 DwordPrefix4;\r
- UINT32 Control;\r
- UINT8 DwordPrefix5;\r
- UINT32 Status;\r
-} EFI_PSS_PACKAGE;\r
-#pragma pack()\r
-\r
-\r
-#define AML_NAME_OP 0x08\r
-#define AML_METHOD_OP 0x14\r
-#define AML_OPREGION_OP 0x80\r
-#define AML_PACKAGE_OP 0x12 // Package operator.\r
-\r
-//\r
-// ACPI table information used to initialize tables.\r
-//\r
-#define EFI_ACPI_OEM_ID "INTEL "\r
-#define EFI_ACPI_OEM_TABLE_ID 0x2020204F4E414954ULL // "TIANO "\r
-#define EFI_ACPI_OEM_REVISION 0x00000002\r
-#define EFI_ACPI_CREATOR_ID 0x5446534D // "MSFT"\r
-#define EFI_ACPI_CREATOR_REVISION 0x01000013\r
-\r
-#define ACPI_COMPATIBLE_1_0 0\r
-#define ACPI_COMPATIBLE_2_0 1\r
-#define ACPI_COMPATIBLE_3_0 2\r
-\r
-\r
-\r
-\r
-//\r
-// Private Driver Data\r
-//\r
-\r
-//\r
-// Define Union of IO APIC & Local APIC structure;\r
-//\r
-\r
-typedef union {\r
- EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE AcpiLocalApic;\r
- EFI_ACPI_2_0_IO_APIC_STRUCTURE AcpiIoApic;\r
- struct {\r
- UINT8 Type;\r
- UINT8 Length;\r
- } AcpiApicCommon;\r
-} ACPI_APIC_STRUCTURE_PTR;\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for AcpiPlatform module.\r
-#\r
-# This is an implementation of the ACPI platform driver,\r
-# whose requirements are from ACPI External Product Specification.\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = AcpiPlatform\r
- FILE_GUID = 368B3649-F204-4cd0-89A8-091077C070FA\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = AcpiPlatformEntryPoint\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- AcpiPlatform.c\r
- AcpiPlatform.h\r
- MadtPlatform.c\r
- Madt.h\r
- AcpiPciUpdate.c\r
- AcpiPciUpdate.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- UefiCpuPkg/UefiCpuPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiLib\r
- DxeServicesLib\r
- PcdLib\r
- IoLib\r
- BaseMemoryLib\r
- DebugLib\r
- UefiRuntimeServicesTableLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- DevicePathLib\r
- PlatformHelperLib\r
-\r
-[Protocols]\r
- gEfiGlobalNvsAreaProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiMpServiceProtocolGuid # PROTOCOL SOMETIMES_CONSUMED\r
- gEfiAcpiSdtProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiAcpiTableProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
-\r
-[Pcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType\r
-\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuLocalApicBaseAddress\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14GlobalIrq\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15Enable\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15SourceIrq\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15Polarity\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15GlobalIrq\r
-\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdIoApicBaseAddress\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingIoApicAddress\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingGlobalInterruptBase\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingIoApicId\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingNmiEnable\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingNmiSource\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingPolarity\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingTrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingNmiEnabelApicIdMask\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingAddressOverrideEnable\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingPolarity\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingTrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingLocalApicLint\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicAddressOverride\r
-\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmActivationPort\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPm1blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGpe0blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPmbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdHpetBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdHpetSize\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdIoApicBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdIoApicSize\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciExpressSize\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdRcbaMmioBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdRcbaMmioSize\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdWdtbaIoBaseAddress\r
- gQuarkPlatformTokenSpaceGuid.PcdHpetEnable\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdDeviceEnables\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdAcpiTableStorageFile\r
-\r
-[Depex]\r
- gEfiMpServiceProtocolGuid AND gEfiAcpiTableProtocolGuid\r
+++ /dev/null
-/** @file\r
-This file describes the contents of the ACPI Multiple APIC Description\r
-Table (MADT). Some additional ACPI values are defined in Acpi10.h and\r
-Acpi20.h.\r
-To make changes to the MADT, it is necessary to update the count for the\r
-APIC structure being updated, and to modify table found in Madt.c.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _MADT_H\r
-#define _MADT_H\r
-\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-\r
-#include <IndustryStandard/Acpi.h>\r
-#include <Library/PcdLib.h>\r
-\r
-//\r
-// MADT Definitions\r
-//\r
-\r
-#define EFI_ACPI_OEM_MADT_REVISION 0x00000001\r
-\r
-//\r
-// Local APIC address\r
-//\r
-\r
-#define EFI_ACPI_LOCAL_APIC_ADDRESS 0xFEE00000\r
-\r
-//\r
-// Multiple APIC Flags are defined in AcpiX.0.h\r
-//\r
-#define EFI_ACPI_1_0_MULTIPLE_APIC_FLAGS (EFI_ACPI_1_0_PCAT_COMPAT)\r
-#define EFI_ACPI_2_0_MULTIPLE_APIC_FLAGS (EFI_ACPI_2_0_PCAT_COMPAT)\r
-\r
-//\r
-// Define the number of each table type.\r
-// This is where the table layout is modified.\r
-//\r
-\r
-#define EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT 2\r
-#define EFI_ACPI_IO_APIC_COUNT 1\r
-#define EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT 2\r
-#define EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT 0\r
-#define EFI_ACPI_LOCAL_APIC_NMI_COUNT 2\r
-#define EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT 0\r
-#define EFI_ACPI_IO_SAPIC_COUNT 0\r
-#define EFI_ACPI_PROCESSOR_LOCAL_SAPIC_COUNT 0\r
-#define EFI_ACPI_PLATFORM_INTERRUPT_SOURCES_COUNT 0\r
-\r
-#define EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT_MAX 16\r
-\r
-//\r
-// MADT structure\r
-//\r
-\r
-//\r
-// Ensure proper structure formats\r
-//\r
-#pragma pack (1)\r
-\r
-//\r
-// ACPI 1.0 Table structure\r
-//\r
-typedef struct {\r
- EFI_ACPI_1_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER Header;\r
-\r
-#if EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT > 0\r
- EFI_ACPI_1_0_PROCESSOR_LOCAL_APIC_STRUCTURE LocalApic[EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_IO_APIC_COUNT > 0\r
- EFI_ACPI_1_0_IO_APIC_STRUCTURE IoApic[EFI_ACPI_IO_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT > 0\r
- EFI_ACPI_1_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE Iso[EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT > 0\r
- EFI_ACPI_1_0_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE NmiSource[EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_NMI_COUNT > 0\r
- EFI_ACPI_1_0_LOCAL_APIC_NMI_STRUCTURE LocalApicNmi[EFI_ACPI_LOCAL_APIC_NMI_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT > 0\r
- EFI_ACPI_1_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE LocalApicOverride[EFI_ACPI_LOCAL_APIC_OVERRIDE_COUNT];\r
-#endif\r
-\r
-} EFI_ACPI_1_0_MULTIPLE_APIC_DESCRIPTION_TABLE;\r
-\r
-//\r
-// ACPI 2.0 Table structure\r
-//\r
-typedef struct {\r
- EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER Header;\r
-\r
-#if EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT > 0\r
- EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE LocalApic[EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_IO_APIC_COUNT > 0\r
- EFI_ACPI_2_0_IO_APIC_STRUCTURE IoApic[EFI_ACPI_IO_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT > 0\r
- EFI_ACPI_2_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE Iso[EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT > 0\r
- EFI_ACPI_2_0_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE NmiSource[EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_NMI_COUNT > 0\r
- EFI_ACPI_2_0_LOCAL_APIC_NMI_STRUCTURE LocalApicNmi[EFI_ACPI_LOCAL_APIC_NMI_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT > 0\r
- EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE LocalApicOverride[EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_IO_SAPIC_COUNT > 0\r
- EFI_ACPI_2_0_IO_SAPIC_STRUCTURE IoSapic[EFI_ACPI_IO_SAPIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_PROCESSOR_LOCAL_SAPIC_COUNT > 0\r
- EFI_ACPI_2_0_PROCESSOR_LOCAL_SAPIC_STRUCTURE LocalSapic[EFI_ACPI_PROCESSOR_LOCAL_SAPIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_PLATFORM_INTERRUPT_SOURCES_COUNT > 0\r
- EFI_ACPI_2_0_PLATFORM_INTERRUPT_SOURCES_STRUCTURE PlatformInterruptSources[EFI_ACPI_PLATFORM_INTERRUPT_SOURCES_COUNT];\r
-#endif\r
-\r
-} EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE;\r
-\r
-#define _PcdIntSettingTblEnable(x) PcdGet8 (PcdInterruptOverrideSettingTable##x##Enable)\r
-#define PcdIntSettingTblEnable(x) _PcdIntSettingTblEnable(x)\r
-\r
-#define _PcdIntSettingTblSourceIrq(x) PcdGet8 (PcdInterruptOverrideSettingTable##x##Enable)\r
-#define PcdIntSettingTblSourceIrq(x) _PcdIntSettingTblSourceIrq(x)\r
-\r
-#define _PcdIntSettingTblPolarity(x) PcdGet8 (PcdInterruptOverrideSettingTable##x##Polarity)\r
-#define PcdIntSettingTblPolarity(x) _PcdIntSettingTblPolarity(x)\r
-\r
-#define _PcdIntSettingTableTrigerMode(x) PcdGet8 (PcdInterruptOverrideSettingTable##x##TrigerMode)\r
-#define PcdIntSettingTableTrigerMode(x) _PcdIntSettingTableTrigerMode(x)\r
-\r
-#define _PcdIntSettingTableGlobalIrq(x) PcdGet32 (PcdInterruptOverrideSettingTable##x##GlobalIrq)\r
-#define PcdIntSettingTableGlobalIrq(x) _PcdIntSettingTableGlobalIrq(x)\r
-\r
-typedef struct {\r
- UINT8 Enable;\r
- UINT8 SourceIrq;\r
- UINT8 Polarity;\r
- UINT8 TrigerMode;\r
- UINT32 GlobalIrq;\r
-} INTERRUPT_OVERRIDE_SETTING;\r
-\r
-\r
-typedef struct {\r
- UINT32 IoApicAddress;\r
- UINT32 GlobalInterruptBase;\r
- UINT8 IoApicId;\r
- UINT8 NmiEnable;\r
- UINT8 NmiSource;\r
- UINT8 Polarity;\r
- UINT8 TrigerMode;\r
-} IO_APIC_SETTING;\r
-\r
-typedef struct {\r
- UINT8 NmiEnabelApicIdMask;\r
- UINT8 AddressOverrideEnable;\r
- UINT8 Polarity;\r
- UINT8 TrigerMode;\r
- UINT8 LocalApicLint;\r
- UINT8 Reserve[3];\r
- UINT32 LocalApicAddress;\r
- UINT64 LocalApicAddressOverride;\r
-} LOCAL_APIC_SETTING;\r
-\r
-typedef struct _MADT_CONFIG_DATA {\r
- INTERRUPT_OVERRIDE_SETTING MadtInterruptSetting[EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT_MAX];\r
- IO_APIC_SETTING MadtIoApicSetting;\r
- LOCAL_APIC_SETTING MadtLocalApicSetting;\r
-}MADT_CONFIG_DATA;\r
-\r
-#pragma pack ()\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-MadtTableInitialize (\r
- OUT EFI_ACPI_COMMON_HEADER **MadtTable,\r
- OUT UINTN *Size\r
- );\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file contains Madt Talbe initialized work.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-\r
-#include "AcpiPlatform.h"\r
-\r
-VOID\r
-InitMadtConfigData (MADT_CONFIG_DATA *mConfigData)\r
-{\r
- mConfigData->MadtInterruptSetting[0].Enable = PcdGet8 (PcdInterruptOverrideSettingTable0Enable);\r
- mConfigData->MadtInterruptSetting[0].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable0SourceIrq);\r
- mConfigData->MadtInterruptSetting[0].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable0Polarity);\r
- mConfigData->MadtInterruptSetting[0].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable0TrigerMode);\r
- mConfigData->MadtInterruptSetting[0].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable0GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[1].Enable = PcdGet8 (PcdInterruptOverrideSettingTable1Enable);\r
- mConfigData->MadtInterruptSetting[1].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable1SourceIrq);\r
- mConfigData->MadtInterruptSetting[1].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable1Polarity);\r
- mConfigData->MadtInterruptSetting[1].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable1TrigerMode);\r
- mConfigData->MadtInterruptSetting[1].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable1GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[2].Enable = PcdGet8 (PcdInterruptOverrideSettingTable2Enable);\r
- mConfigData->MadtInterruptSetting[2].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable2SourceIrq);\r
- mConfigData->MadtInterruptSetting[2].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable2Polarity);\r
- mConfigData->MadtInterruptSetting[2].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable2TrigerMode);\r
- mConfigData->MadtInterruptSetting[2].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable2GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[3].Enable = PcdGet8 (PcdInterruptOverrideSettingTable3Enable);\r
- mConfigData->MadtInterruptSetting[3].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable3SourceIrq);\r
- mConfigData->MadtInterruptSetting[3].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable3Polarity);\r
- mConfigData->MadtInterruptSetting[3].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable3TrigerMode);\r
- mConfigData->MadtInterruptSetting[3].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable3GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[4].Enable = PcdGet8 (PcdInterruptOverrideSettingTable4Enable);\r
- mConfigData->MadtInterruptSetting[4].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable4SourceIrq);\r
- mConfigData->MadtInterruptSetting[4].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable4Polarity);\r
- mConfigData->MadtInterruptSetting[4].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable4TrigerMode);\r
- mConfigData->MadtInterruptSetting[4].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable4GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[5].Enable = PcdGet8 (PcdInterruptOverrideSettingTable5Enable);\r
- mConfigData->MadtInterruptSetting[5].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable5SourceIrq);\r
- mConfigData->MadtInterruptSetting[5].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable5Polarity);\r
- mConfigData->MadtInterruptSetting[5].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable5TrigerMode);\r
- mConfigData->MadtInterruptSetting[5].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable5GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[6].Enable = PcdGet8 (PcdInterruptOverrideSettingTable6Enable);\r
- mConfigData->MadtInterruptSetting[6].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable6SourceIrq);\r
- mConfigData->MadtInterruptSetting[6].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable6Polarity);\r
- mConfigData->MadtInterruptSetting[6].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable6TrigerMode);\r
- mConfigData->MadtInterruptSetting[6].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable6GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[7].Enable = PcdGet8 (PcdInterruptOverrideSettingTable7Enable);\r
- mConfigData->MadtInterruptSetting[7].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable7SourceIrq);\r
- mConfigData->MadtInterruptSetting[7].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable7Polarity);\r
- mConfigData->MadtInterruptSetting[7].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable7TrigerMode);\r
- mConfigData->MadtInterruptSetting[7].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable7GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[8].Enable = PcdGet8 (PcdInterruptOverrideSettingTable8Enable);\r
- mConfigData->MadtInterruptSetting[8].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable8SourceIrq);\r
- mConfigData->MadtInterruptSetting[8].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable8Polarity);\r
- mConfigData->MadtInterruptSetting[8].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable8TrigerMode);\r
- mConfigData->MadtInterruptSetting[8].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable8GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[9].Enable = PcdGet8 (PcdInterruptOverrideSettingTable9Enable);\r
- mConfigData->MadtInterruptSetting[9].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable9SourceIrq);\r
- mConfigData->MadtInterruptSetting[9].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable9Polarity);\r
- mConfigData->MadtInterruptSetting[9].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable9TrigerMode);\r
- mConfigData->MadtInterruptSetting[9].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable9GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[10].Enable = PcdGet8 (PcdInterruptOverrideSettingTable10Enable);\r
- mConfigData->MadtInterruptSetting[10].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable10SourceIrq);\r
- mConfigData->MadtInterruptSetting[10].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable10Polarity);\r
- mConfigData->MadtInterruptSetting[10].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable10TrigerMode);\r
- mConfigData->MadtInterruptSetting[10].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable10GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[11].Enable = PcdGet8 (PcdInterruptOverrideSettingTable11Enable);\r
- mConfigData->MadtInterruptSetting[11].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable11SourceIrq);\r
- mConfigData->MadtInterruptSetting[11].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable11Polarity);\r
- mConfigData->MadtInterruptSetting[11].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable11TrigerMode);\r
- mConfigData->MadtInterruptSetting[11].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable11GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[12].Enable = PcdGet8 (PcdInterruptOverrideSettingTable12Enable);\r
- mConfigData->MadtInterruptSetting[12].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable12SourceIrq);\r
- mConfigData->MadtInterruptSetting[12].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable12Polarity);\r
- mConfigData->MadtInterruptSetting[12].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable12TrigerMode);\r
- mConfigData->MadtInterruptSetting[12].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable12GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[13].Enable = PcdGet8 (PcdInterruptOverrideSettingTable13Enable);\r
- mConfigData->MadtInterruptSetting[13].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable13SourceIrq);\r
- mConfigData->MadtInterruptSetting[13].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable13Polarity);\r
- mConfigData->MadtInterruptSetting[13].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable13TrigerMode);\r
- mConfigData->MadtInterruptSetting[13].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable13GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[14].Enable = PcdGet8 (PcdInterruptOverrideSettingTable14Enable);\r
- mConfigData->MadtInterruptSetting[14].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable14SourceIrq);\r
- mConfigData->MadtInterruptSetting[14].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable14Polarity);\r
- mConfigData->MadtInterruptSetting[14].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable14TrigerMode);\r
- mConfigData->MadtInterruptSetting[14].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable14GlobalIrq);\r
-\r
- mConfigData->MadtInterruptSetting[15].Enable = PcdGet8 (PcdInterruptOverrideSettingTable15Enable);\r
- mConfigData->MadtInterruptSetting[15].SourceIrq = PcdGet8 (PcdInterruptOverrideSettingTable15SourceIrq);\r
- mConfigData->MadtInterruptSetting[15].Polarity = PcdGet8 (PcdInterruptOverrideSettingTable15Polarity);\r
- mConfigData->MadtInterruptSetting[15].TrigerMode = PcdGet8 (PcdInterruptOverrideSettingTable15TrigerMode);\r
- mConfigData->MadtInterruptSetting[15].GlobalIrq = PcdGet32 (PcdInterruptOverrideSettingTable15GlobalIrq);\r
-\r
- mConfigData->MadtIoApicSetting.IoApicAddress = (UINT32)PcdGet64(PcdIoApicBaseAddress);\r
- mConfigData->MadtIoApicSetting.GlobalInterruptBase = PcdGet32 (PcdIoApicSettingGlobalInterruptBase);\r
- mConfigData->MadtIoApicSetting.IoApicId = PcdGet8 (PcdIoApicSettingIoApicId);\r
- mConfigData->MadtIoApicSetting.NmiEnable = PcdGet8 (PcdIoApicSettingNmiEnable);\r
- mConfigData->MadtIoApicSetting.NmiSource = PcdGet8 (PcdIoApicSettingNmiSource);\r
- mConfigData->MadtIoApicSetting.Polarity = PcdGet8 (PcdIoApicSettingPolarity);\r
- mConfigData->MadtIoApicSetting.TrigerMode = PcdGet8 (PcdIoApicSettingTrigerMode);\r
-\r
- mConfigData->MadtLocalApicSetting.NmiEnabelApicIdMask = PcdGet8 (PcdLocalApicSettingNmiEnabelApicIdMask);\r
- mConfigData->MadtLocalApicSetting.AddressOverrideEnable = PcdGet8 (PcdLocalApicSettingAddressOverrideEnable);\r
- mConfigData->MadtLocalApicSetting.Polarity = PcdGet8 (PcdLocalApicSettingPolarity);\r
- mConfigData->MadtLocalApicSetting.TrigerMode = PcdGet8 (PcdLocalApicSettingTrigerMode);\r
- mConfigData->MadtLocalApicSetting.LocalApicLint = PcdGet8 (PcdLocalApicSettingLocalApicLint);\r
- mConfigData->MadtLocalApicSetting.LocalApicAddressOverride = PcdGet64 (PcdLocalApicAddressOverride);\r
- mConfigData->MadtLocalApicSetting.LocalApicAddress = PcdGet32 (PcdCpuLocalApicBaseAddress);\r
-}\r
-UINT32\r
-GetAcutalMadtTableSize (\r
- IN MADT_CONFIG_DATA * MadtConfigData,\r
- IN INTN NumberOfCPUs\r
- )\r
-{\r
- UINT32 MadtSize;\r
- UINT8 Index;\r
- MadtSize = (UINT32)(sizeof (EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER) +\r
- sizeof (EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE) * NumberOfCPUs +\r
- sizeof (EFI_ACPI_2_0_IO_APIC_STRUCTURE) +\r
- sizeof (EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE) * (MadtConfigData->MadtLocalApicSetting.AddressOverrideEnable != 0?1:0)\r
- );\r
- for (Index = 0; Index < EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT_MAX; Index ++ ) {\r
- if (MadtConfigData->MadtInterruptSetting[Index].Enable != 0) {\r
- MadtSize += sizeof (EFI_ACPI_2_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE);\r
- }\r
- }\r
- for (Index = 0; Index < NumberOfCPUs; Index ++ ) {\r
- if (0 != (MadtConfigData->MadtLocalApicSetting.NmiEnabelApicIdMask & (1 << Index))) {\r
- MadtSize += sizeof (EFI_ACPI_2_0_LOCAL_APIC_NMI_STRUCTURE);\r
- }\r
- }\r
- if (0 != MadtConfigData->MadtIoApicSetting.NmiEnable) {\r
- MadtSize += sizeof (EFI_ACPI_2_0_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE);\r
- }\r
- return MadtSize;\r
-}\r
-\r
-//\r
-// Init Multiple APIC Description Table\r
-//\r
-EFI_STATUS\r
-MadtTableInitialize (\r
- OUT EFI_ACPI_COMMON_HEADER **MadtTable,\r
- OUT UINTN *Size\r
- )\r
-{\r
- EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER *Madt;\r
- EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE *ProcLocalApic;\r
- EFI_ACPI_2_0_IO_APIC_STRUCTURE *IoApic;\r
- EFI_ACPI_2_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE *InterruptSourceOverride;\r
- EFI_ACPI_2_0_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE *IoApicNmiSource;\r
- EFI_ACPI_2_0_LOCAL_APIC_NMI_STRUCTURE *LocalApicNmiSource;\r
- EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE *LocalApicAddressOverride;\r
-\r
- EFI_MP_SERVICES_PROTOCOL *MpService;\r
- UINTN NumberOfCPUs;\r
- UINTN NumberOfEnabledCPUs;\r
- MADT_CONFIG_DATA MadtConfigData;\r
-\r
- UINT32 MadtSize;\r
- UINTN Index;\r
- EFI_STATUS Status;\r
-\r
-\r
- ASSERT (NULL != MadtTable);\r
- ASSERT (NULL != Size);\r
- //\r
- // Init Madt table data\r
- //\r
- InitMadtConfigData (&MadtConfigData);\r
- //\r
- // Find the MP Protocol. This is an MP platform, so MP protocol must be\r
- // there.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiMpServiceProtocolGuid,\r
- NULL,\r
- (VOID **)&MpService\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- //\r
- // Determine the number of processors\r
- //\r
- MpService->GetNumberOfProcessors (\r
- MpService,\r
- &NumberOfCPUs,\r
- &NumberOfEnabledCPUs\r
- );\r
- //ASSERT (NumberOfCPUs <= 2 && NumberOfCPUs > 0);\r
- MadtSize = GetAcutalMadtTableSize (&MadtConfigData, NumberOfCPUs);\r
- Madt = (EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER *)AllocateZeroPool (MadtSize);\r
- ASSERT (Madt != NULL);\r
- //\r
- // Initialize MADT Header information\r
- //\r
- Madt->Header.Signature = EFI_ACPI_2_0_MULTIPLE_SAPIC_DESCRIPTION_TABLE_SIGNATURE;\r
- Madt->Header.Length = MadtSize;\r
- Madt->Header.Revision = EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_REVISION;\r
- Madt->Header.OemTableId = EFI_ACPI_OEM_TABLE_ID;\r
- Madt->Header.OemRevision = EFI_ACPI_OEM_MADT_REVISION;\r
- Madt->Header.CreatorId = EFI_ACPI_CREATOR_ID;\r
- Madt->LocalApicAddress = MadtConfigData.MadtLocalApicSetting.LocalApicAddress;\r
- Madt->Flags = EFI_ACPI_2_0_MULTIPLE_APIC_FLAGS;\r
- CopyMem (Madt->Header.OemId, EFI_ACPI_OEM_ID, 6);\r
-\r
- ProcLocalApic = (EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE *) (Madt + 1);\r
- //\r
- // Initialization of Processor's local APICs\r
- //\r
- for (Index = 0;Index < NumberOfCPUs; Index++) {\r
- ProcLocalApic[Index].Type = EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC;\r
- ProcLocalApic[Index].Length = sizeof (EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE);\r
- ProcLocalApic[Index].AcpiProcessorId = (UINT8)(Index + 1);\r
- ProcLocalApic[Index].ApicId = 0xff;\r
- ProcLocalApic[Index].Flags = 0;\r
- }\r
- //\r
- // Initialization of IO APIC.\r
- // Note: Here assumes that there must be one and only one IO APIC in platform.\r
- //\r
- IoApic = (EFI_ACPI_2_0_IO_APIC_STRUCTURE *) (&ProcLocalApic[Index]);\r
- IoApic->Type = EFI_ACPI_2_0_IO_APIC;\r
- IoApic->Length = sizeof (EFI_ACPI_2_0_IO_APIC_STRUCTURE);\r
- IoApic->IoApicId = MadtConfigData.MadtIoApicSetting.IoApicId;\r
- IoApic->IoApicAddress = MadtConfigData.MadtIoApicSetting.IoApicAddress;\r
- IoApic->GlobalSystemInterruptBase = MadtConfigData.MadtIoApicSetting.GlobalInterruptBase;\r
-\r
- InterruptSourceOverride = (EFI_ACPI_2_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE *) (IoApic + 1);\r
- for (Index = 0;Index < EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT_MAX; Index++ ){\r
- if (MadtConfigData.MadtInterruptSetting[Index].Enable) {\r
- InterruptSourceOverride->Type = EFI_ACPI_2_0_INTERRUPT_SOURCE_OVERRIDE;\r
- InterruptSourceOverride->Length = sizeof (EFI_ACPI_2_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE);\r
- InterruptSourceOverride->Bus = 0;\r
- InterruptSourceOverride->Source = MadtConfigData.MadtInterruptSetting[Index].SourceIrq;\r
- InterruptSourceOverride->Flags = ((MadtConfigData.MadtInterruptSetting[Index].TrigerMode & 0x03) << 2) | (MadtConfigData.MadtInterruptSetting[Index].Polarity & 0x03);\r
- InterruptSourceOverride->GlobalSystemInterrupt = MadtConfigData.MadtInterruptSetting[Index].GlobalIrq;\r
- InterruptSourceOverride++;\r
- }\r
- }\r
- //\r
- // support NMI source configuration.\r
- //\r
- IoApicNmiSource = (EFI_ACPI_2_0_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE *) InterruptSourceOverride;\r
- if ((BOOLEAN) MadtConfigData.MadtIoApicSetting.NmiEnable) {\r
- IoApicNmiSource->Type = EFI_ACPI_2_0_NON_MASKABLE_INTERRUPT_SOURCE;\r
- IoApicNmiSource->Length = sizeof (EFI_ACPI_2_0_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE);\r
- IoApicNmiSource->Flags = ((MadtConfigData.MadtIoApicSetting.TrigerMode & 0x03) << 2) | (MadtConfigData.MadtIoApicSetting.Polarity & 0x03);\r
- IoApicNmiSource->GlobalSystemInterrupt = MadtConfigData.MadtIoApicSetting.NmiSource;\r
- IoApicNmiSource ++;\r
- }\r
- //\r
- // Assume each processor has same NMI interrupt source.\r
- //\r
- LocalApicNmiSource = (EFI_ACPI_2_0_LOCAL_APIC_NMI_STRUCTURE *) IoApicNmiSource;\r
- for (Index = 0;Index < NumberOfCPUs; Index++) {\r
- if (0 != (MadtConfigData.MadtLocalApicSetting.NmiEnabelApicIdMask & (1 << Index))){\r
- LocalApicNmiSource->Type = EFI_ACPI_2_0_LOCAL_APIC_NMI;\r
- LocalApicNmiSource->Length = sizeof (EFI_ACPI_2_0_LOCAL_APIC_NMI_STRUCTURE);\r
- LocalApicNmiSource->LocalApicLint = MadtConfigData.MadtLocalApicSetting.LocalApicLint;\r
- LocalApicNmiSource->Flags = ((MadtConfigData.MadtLocalApicSetting.TrigerMode & 0x03) << 2) | (MadtConfigData.MadtLocalApicSetting.Polarity & 0x03);\r
- LocalApicNmiSource->AcpiProcessorId = (UINT8)(Index + 1);\r
- LocalApicNmiSource++;\r
- }\r
- }\r
-\r
- LocalApicAddressOverride = (EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE *) LocalApicNmiSource;\r
- if ((BOOLEAN) MadtConfigData.MadtLocalApicSetting.AddressOverrideEnable) {\r
- LocalApicAddressOverride->Type = EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE;\r
- LocalApicAddressOverride->Length = sizeof (EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE);\r
- LocalApicAddressOverride->LocalApicAddress = MadtConfigData.MadtLocalApicSetting.LocalApicAddressOverride;\r
- LocalApicAddressOverride++;\r
- }\r
- *Size = MadtSize;\r
- *MadtTable = (EFI_ACPI_COMMON_HEADER *) Madt;\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Boot Script Executor Module\r
-#\r
-# This is a standalone Boot Script Executor. Standalone means it does not\r
-# depends on any PEI or DXE service.\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BootScriptExecutorDxe\r
- FILE_GUID = FA20568B-548B-4b2b-81EF-1BA08D4A3CEC\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = BootScriptExecutorEntryPoint\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- ScriptExecute.h\r
- ScriptExecute.c\r
-\r
-[Sources.Ia32]\r
- IA32/SetIdtEntry.c\r
- IA32/S3Asm.asm\r
- IA32/S3Asm.S\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- TimerLib\r
- PcdLib\r
- BaseMemoryLib\r
- SmbusLib\r
- UefiDriverEntryPoint\r
- BaseLib\r
- PciLib\r
- IoLib\r
- S3BootScriptLib\r
- PeCoffLib\r
- DxeServicesLib\r
- UefiBootServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- CacheMaintenanceLib\r
- UefiLib\r
- DebugAgentLib\r
- LockBoxLib\r
- IntelQNCLib\r
- QNCAccessLib\r
-\r
-[Guids]\r
- gEfiBootScriptExecutorVariableGuid\r
- gEfiBootScriptExecutorContextGuid\r
- gPerformanceProtocolGuid\r
- gEfiEventExitBootServicesGuid\r
-\r
-[FeaturePcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDxeIplSwitchToLongMode\r
-\r
-[Pcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdUse1GPageTable\r
-\r
-[Depex]\r
- gEfiLockBoxProtocolGuid\r
+++ /dev/null
-## @file\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-#-----------------------------------------\r
-#VOID\r
-#AsmTransferControl (\r
-# IN UINT32 S3WakingVector,\r
-# IN UINT32 AcpiLowMemoryBase\r
-# );\r
-#-----------------------------------------\r
-\r
-ASM_GLOBAL ASM_PFX(AsmTransferControl)\r
-ASM_PFX(AsmTransferControl):\r
- # S3WakingVector :DWORD\r
- # AcpiLowMemoryBase :DWORD\r
- pushl %ebp\r
- movl %esp,%ebp\r
- leal LABLE, %eax\r
- pushl $0x28 # CS\r
- pushl %eax\r
- movl 8(%ebp),%ecx\r
- shrdl $20,%ecx,%ebx\r
- andl $0xf,%ecx\r
- movw %cx,%bx\r
- movl %ebx, jmp_addr\r
- lret\r
-LABLE:\r
- .byte 0xb8,0x30,0 # mov ax, 30h as selector\r
- movw %ax,%ds\r
- movw %ax,%es\r
- movw %ax,%fs\r
- movw %ax,%gs\r
- movw %ax,%ss\r
- movl %cr0, %eax # Get control register 0\r
- .byte 0x66\r
- .byte 0x83,0xe0,0xfe # and eax, 0fffffffeh ; Clear PE bit (bit #0)\r
- .byte 0xf,0x22,0xc0 # mov cr0, eax ; Activate real mode\r
- .byte 0xea # jmp far @jmp_addr\r
-jmp_addr:\r
- .long 0\r
-\r
+++ /dev/null
-;; @file\r
-; This is the assembly code for transferring to control to OS S3 waking vector\r
-; for IA32 platform\r
-;\r
-; Copyright (c) 2013-2015 Intel Corporation.\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- .586P\r
- .model flat,C\r
- .code\r
-\r
-;-----------------------------------------\r
-;VOID\r
-;AsmTransferControl (\r
-; IN UINT32 S3WakingVector,\r
-; IN UINT32 AcpiLowMemoryBase\r
-; );\r
-;-----------------------------------------\r
-\r
-AsmTransferControl PROC\r
- ; S3WakingVector :DWORD\r
- ; AcpiLowMemoryBase :DWORD\r
- push ebp\r
- mov ebp, esp\r
- lea eax, @F\r
- push 28h ; CS\r
- push eax\r
- mov ecx, [ebp + 8]\r
- shrd ebx, ecx, 20\r
- and ecx, 0fh\r
- mov bx, cx\r
- mov @jmp_addr, ebx\r
- retf\r
-@@:\r
- DB 0b8h, 30h, 0 ; mov ax, 30h as selector\r
- mov ds, ax\r
- mov es, ax\r
- mov fs, ax\r
- mov gs, ax\r
- mov ss, ax\r
- mov eax, cr0 ; Get control register 0\r
- DB 66h\r
- DB 83h, 0e0h, 0feh ; and eax, 0fffffffeh ; Clear PE bit (bit #0)\r
- DB 0fh, 22h, 0c0h ; mov cr0, eax ; Activate real mode\r
- DB 0eah ; jmp far @jmp_addr\r
-@jmp_addr DD ?\r
-\r
-AsmTransferControl ENDP\r
-\r
- END\r
+++ /dev/null
-/** @file\r
-Set a IDT entry for debug purpose\r
-\r
-Set a IDT entry for interrupt vector 3 for debug purpose for IA32 platform\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "ScriptExecute.h"\r
-//\r
-// INTERRUPT_GATE_DESCRIPTOR and SetIdtEntry () are used to setup IDT to do debug\r
-//\r
-\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT16 OffsetLow;\r
- UINT16 SegmentSelector;\r
- UINT16 Attributes;\r
- UINT16 OffsetHigh;\r
-} INTERRUPT_GATE_DESCRIPTOR;\r
-\r
-#define INTERRUPT_GATE_ATTRIBUTE 0x8e00\r
-\r
-#pragma pack()\r
-/**\r
- Set a IDT entry for interrupt vector 3 for debug purpose.\r
-\r
- @param AcpiS3Context a pointer to a structure of ACPI_S3_CONTEXT\r
-\r
-**/\r
-VOID\r
-SetIdtEntry (\r
- IN ACPI_S3_CONTEXT *AcpiS3Context\r
- )\r
-{\r
- INTERRUPT_GATE_DESCRIPTOR *IdtEntry;\r
- IA32_DESCRIPTOR *IdtDescriptor;\r
- UINTN S3DebugBuffer;\r
-\r
- //\r
- // Restore IDT for debug\r
- //\r
- IdtDescriptor = (IA32_DESCRIPTOR *) (UINTN) (AcpiS3Context->IdtrProfile);\r
- IdtEntry = (INTERRUPT_GATE_DESCRIPTOR *)(IdtDescriptor->Base + (3 * sizeof (INTERRUPT_GATE_DESCRIPTOR)));\r
- S3DebugBuffer = (UINTN) (AcpiS3Context->S3DebugBufferAddress);\r
-\r
- IdtEntry->OffsetLow = (UINT16)S3DebugBuffer;\r
- IdtEntry->SegmentSelector = (UINT16)AsmReadCs ();\r
- IdtEntry->Attributes = (UINT16)INTERRUPT_GATE_ATTRIBUTE;\r
- IdtEntry->OffsetHigh = (UINT16)(S3DebugBuffer >> 16);\r
-\r
- AsmWriteIdtr (IdtDescriptor);\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-This is the code for Boot Script Executer module.\r
-\r
-This driver is dispatched by Dxe core and the driver will reload itself to ACPI NVS memory\r
-in the entry point. The functionality is to interpret and restore the S3 boot script\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "ScriptExecute.h"\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- struct {\r
- UINT32 LimitLow : 16;\r
- UINT32 BaseLow : 16;\r
- UINT32 BaseMid : 8;\r
- UINT32 Type : 4;\r
- UINT32 System : 1;\r
- UINT32 Dpl : 2;\r
- UINT32 Present : 1;\r
- UINT32 LimitHigh : 4;\r
- UINT32 Software : 1;\r
- UINT32 Reserved : 1;\r
- UINT32 DefaultSize : 1;\r
- UINT32 Granularity : 1;\r
- UINT32 BaseHigh : 8;\r
- } Bits;\r
- UINT64 Uint64;\r
-} IA32_GDT;\r
-\r
-#pragma pack()\r
-\r
-EFI_GUID mBootScriptExecutorImageGuid = {\r
- 0x9a8d3433, 0x9fe8, 0x42b6, {0x87, 0xb, 0x1e, 0x31, 0xc8, 0x4e, 0xbe, 0x3b}\r
-};\r
-\r
-//\r
-// Global Descriptor Table (GDT)\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED IA32_GDT mGdtEntries[] = {\r
-/* selector { Global Segment Descriptor } */\r
-/* 0x00 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},\r
-/* 0x08 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},\r
-/* 0x10 */ {{0xFFFF, 0, 0, 0xB, 1, 0, 1, 0xF, 0, 0, 1, 1, 0}},\r
-/* 0x18 */ {{0xFFFF, 0, 0, 0x3, 1, 0, 1, 0xF, 0, 0, 1, 1, 0}},\r
-/* 0x20 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},\r
-/* 0x28 */ {{0xFFFF, 0, 0, 0xB, 1, 0, 1, 0xF, 0, 0, 0, 1, 0}},\r
-/* 0x30 */ {{0xFFFF, 0, 0, 0x3, 1, 0, 1, 0xF, 0, 0, 0, 1, 0}},\r
-/* 0x38 */ {{0xFFFF, 0, 0, 0xB, 1, 0, 1, 0xF, 0, 1, 0, 1, 0}},\r
-/* 0x40 */ {{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}},\r
-};\r
-\r
-//\r
-// IA32 Gdt register\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED CONST IA32_DESCRIPTOR mGdt = {\r
- sizeof (mGdtEntries) - 1,\r
- (UINTN) mGdtEntries\r
- };\r
-\r
-/**\r
- Entry function of Boot script exector. This function will be executed in\r
- S3 boot path.\r
- This function should not return, because it is invoked by switch stack.\r
-\r
- @param AcpiS3Context a pointer to a structure of ACPI_S3_CONTEXT\r
- @param PeiS3ResumeState a pointer to a structure of PEI_S3_RESUME_STATE\r
-\r
- @retval EFI_INVALID_PARAMETER - OS waking vector not found\r
- @retval EFI_UNSUPPORTED - something wrong when we resume to OS\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-S3BootScriptExecutorEntryFunction (\r
- IN ACPI_S3_CONTEXT *AcpiS3Context,\r
- IN PEI_S3_RESUME_STATE *PeiS3ResumeState\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Disable interrupt of Debug timer, since new IDT table cannot handle it.\r
- //\r
- SaveAndSetDebugTimerInterrupt (FALSE);\r
-\r
- //\r
- // Restore IDT for debug\r
- //\r
- SetIdtEntry (AcpiS3Context);\r
-\r
- //\r
- // Initialize Debug Agent to support source level debug in S3 path.\r
- //\r
- InitializeDebugAgent (DEBUG_AGENT_INIT_S3, NULL, NULL);\r
-\r
- //\r
- // Because not install BootScriptExecute PPI(used just in this module), So just pass NULL\r
- // for that parameter.\r
- //\r
- Status = S3BootScriptExecute ();\r
-\r
- AsmWbinvd ();\r
-\r
- //\r
- // We need turn back to S3Resume - install boot script done ppi and report status code on S3resume.\r
- //\r
- if (PeiS3ResumeState != 0) {\r
- //\r
- // Need report status back to S3ResumePeim.\r
- // If boot script execution is failed, S3ResumePeim wil report the error status code.\r
- //\r
- PeiS3ResumeState->ReturnStatus = (UINT64)(UINTN)Status;\r
- //\r
- // IA32 S3 Resume\r
- //\r
- DEBUG ((EFI_D_INFO, "Call SwitchStack() to return to S3 Resume in PEI Phase\n"));\r
- PeiS3ResumeState->AsmTransferControl = (EFI_PHYSICAL_ADDRESS)(UINTN)PlatformTransferControl16;\r
-\r
- SwitchStack (\r
- (SWITCH_STACK_ENTRY_POINT)(UINTN)PeiS3ResumeState->ReturnEntryPoint,\r
- (VOID *)(UINTN)AcpiS3Context,\r
- (VOID *)(UINTN)PeiS3ResumeState,\r
- (VOID *)(UINTN)PeiS3ResumeState->ReturnStackPointer\r
- );\r
-\r
- //\r
- // Never run to here\r
- //\r
- CpuDeadLoop();\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Never run to here\r
- //\r
- CpuDeadLoop();\r
- return EFI_UNSUPPORTED;\r
-}\r
-/**\r
- Entrypoint of Boot script exector driver, this function will be executed in\r
- normal boot phase and invoked by DXE dispatch.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the EFI image.\r
- @param[in] SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point is executed successfully.\r
- @retval other Some error occurs when executing this entry point.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BootScriptExecutorEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- UINT8 *Buffer;\r
- UINTN BufferSize;\r
- UINTN Pages;\r
- EFI_PHYSICAL_ADDRESS FfsBuffer;\r
- PE_COFF_LOADER_IMAGE_CONTEXT ImageContext;\r
- BOOT_SCRIPT_EXECUTOR_VARIABLE *EfiBootScriptExecutorVariable;\r
- EFI_PHYSICAL_ADDRESS BootScriptExecutorBuffer;\r
- EFI_STATUS Status;\r
- VOID *DevicePath;\r
- EFI_HANDLE NewImageHandle;\r
-\r
- //\r
- // Test if the gEfiCallerIdGuid of this image is already installed. if not, the entry\r
- // point is loaded by DXE code which is the first time loaded. or else, it is already\r
- // be reloaded be itself.This is a work-around\r
- //\r
- Status = gBS->LocateProtocol (&gEfiCallerIdGuid, NULL, &DevicePath);\r
- if (EFI_ERROR (Status)) {\r
-\r
- //\r
- // This is the first-time loaded by DXE core. reload itself to NVS mem\r
- //\r
- //\r
- // A workarouond: Here we install a dummy handle\r
- //\r
- NewImageHandle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &NewImageHandle,\r
- &gEfiCallerIdGuid,\r
- EFI_NATIVE_INTERFACE,\r
- NULL\r
- );\r
-\r
- Status = GetSectionFromAnyFv (\r
- &gEfiCallerIdGuid,\r
- EFI_SECTION_PE32,\r
- 0,\r
- (VOID **) &Buffer,\r
- &BufferSize\r
- );\r
- ImageContext.Handle = Buffer;\r
- ImageContext.ImageRead = PeCoffLoaderImageReadFromMemory;\r
- //\r
- // Get information about the image being loaded\r
- //\r
- Status = PeCoffLoaderGetImageInfo (&ImageContext);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- Pages = EFI_SIZE_TO_PAGES(BufferSize + ImageContext.SectionAlignment);\r
- FfsBuffer = 0xFFFFFFFF;\r
- Status = gBS->AllocatePages (\r
- AllocateMaxAddress,\r
- EfiACPIMemoryNVS,\r
- Pages,\r
- &FfsBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- ImageContext.ImageAddress = (PHYSICAL_ADDRESS)(UINTN)FfsBuffer;\r
- //\r
- // Align buffer on section boundary\r
- //\r
- ImageContext.ImageAddress += ImageContext.SectionAlignment - 1;\r
- ImageContext.ImageAddress &= ~(ImageContext.SectionAlignment - 1);\r
- //\r
- // Load the image to our new buffer\r
- //\r
- Status = PeCoffLoaderLoadImage (&ImageContext);\r
- if (EFI_ERROR (Status)) {\r
- gBS->FreePages (FfsBuffer, Pages);\r
- return Status;\r
- }\r
-\r
- //\r
- // Relocate the image in our new buffer\r
- //\r
- Status = PeCoffLoaderRelocateImage (&ImageContext);\r
-\r
- if (EFI_ERROR (Status)) {\r
- PeCoffLoaderUnloadImage (&ImageContext);\r
- gBS->FreePages (FfsBuffer, Pages);\r
- return Status;\r
- }\r
- //\r
- // Flush the instruction cache so the image data is written before we execute it\r
- //\r
- InvalidateInstructionCacheRange ((VOID *)(UINTN)ImageContext.ImageAddress, (UINTN)ImageContext.ImageSize);\r
- Status = ((EFI_IMAGE_ENTRY_POINT)(UINTN)(ImageContext.EntryPoint)) (NewImageHandle, SystemTable);\r
- if (EFI_ERROR (Status)) {\r
- gBS->FreePages (FfsBuffer, Pages);\r
- return Status;\r
- }\r
- //\r
- // Additional step for BootScript integrity\r
- // Save BootScriptExecutor image\r
- //\r
- Status = SaveLockBox (\r
- &mBootScriptExecutorImageGuid,\r
- (VOID *)(UINTN)ImageContext.ImageAddress,\r
- (UINTN)ImageContext.ImageSize\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = SetLockBoxAttributes (&mBootScriptExecutorImageGuid, LOCK_BOX_ATTRIBUTE_RESTORE_IN_PLACE);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- } else {\r
- //\r
- // the entry point is invoked after reloading. following code only run in ACPI NVS\r
- //\r
- BufferSize = sizeof (BOOT_SCRIPT_EXECUTOR_VARIABLE);\r
-\r
- BootScriptExecutorBuffer = 0xFFFFFFFF;\r
- Pages = EFI_SIZE_TO_PAGES(BufferSize);\r
- Status = gBS->AllocatePages (\r
- AllocateMaxAddress,\r
- EfiACPIMemoryNVS,\r
- Pages,\r
- &BootScriptExecutorBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- EfiBootScriptExecutorVariable = (BOOT_SCRIPT_EXECUTOR_VARIABLE *)(UINTN)BootScriptExecutorBuffer;\r
- EfiBootScriptExecutorVariable->BootScriptExecutorEntrypoint = (UINTN) S3BootScriptExecutorEntryFunction ;\r
-\r
- Status = SaveLockBox (\r
- &gEfiBootScriptExecutorVariableGuid,\r
- &BootScriptExecutorBuffer,\r
- sizeof(BootScriptExecutorBuffer)\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Additional step for BootScript integrity\r
- // Save BootScriptExecutor context\r
- //\r
- Status = SaveLockBox (\r
- &gEfiBootScriptExecutorContextGuid,\r
- EfiBootScriptExecutorVariable,\r
- sizeof(*EfiBootScriptExecutorVariable)\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = SetLockBoxAttributes (&gEfiBootScriptExecutorContextGuid, LOCK_BOX_ATTRIBUTE_RESTORE_IN_PLACE);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Platform specific mechanism to transfer control to 16bit OS waking vector\r
-\r
- @param[in] AcpiWakingVector The 16bit OS waking vector\r
- @param[in] AcpiLowMemoryBase A buffer under 1M which could be used during the transfer\r
-\r
-**/\r
-VOID\r
-PlatformTransferControl16 (\r
- IN UINT32 AcpiWakingVector,\r
- IN UINT32 AcpiLowMemoryBase\r
- )\r
-{\r
- UINT32 NewValue;\r
- UINT64 BaseAddress;\r
- UINT64 SmramLength;\r
- UINTN Index;\r
-\r
- DEBUG (( EFI_D_INFO, "PlatformTransferControl - Entry\r\n"));\r
-\r
- //\r
- // Need to make sure the GDT is loaded with values that support long mode and real mode.\r
- //\r
- AsmWriteGdtr (&mGdt);\r
-\r
- //\r
- // Disable eSram block (this will also clear/zero eSRAM)\r
- // We only use eSRAM in the PEI phase. Disable now that we are resuming the OS\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_ESRAMPGCTRL_BLOCK);\r
- NewValue |= BLOCK_DISABLE_PG;\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_ESRAMPGCTRL_BLOCK, NewValue);\r
-\r
- //\r
- // Update HMBOUND to top of DDR3 memory and LOCK\r
- // We disabled eSRAM so now we move HMBOUND down to top of DDR3\r
- //\r
- QNCGetTSEGMemoryRange (&BaseAddress, &SmramLength);\r
- NewValue = (UINT32)(BaseAddress + SmramLength);\r
- DEBUG ((EFI_D_INFO,"Locking HMBOUND at: = 0x%8x\n",NewValue));\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QUARK_NC_HOST_BRIDGE_HMBOUND_REG, (NewValue | HMBOUND_LOCK));\r
-\r
- //\r
- // Lock all IMR regions now that HMBOUND is locked\r
- //\r
- for (Index = (QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXL); Index <= (QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXL); Index += 4) {\r
- NewValue = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, Index);\r
- NewValue |= IMR_LOCK;\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, Index, NewValue);\r
- }\r
-\r
- //\r
- // Call ASM routine to switch to real mode and jump to 16bit OS waking vector\r
- //\r
- AsmTransferControl(AcpiWakingVector, 0);\r
-\r
- //\r
- // Never run to here\r
- //\r
- CpuDeadLoop();\r
-}\r
-\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
-The header file for Boot Script Executer module.\r
-\r
-This driver is dispatched by Dxe core and the driver will reload itself to ACPI NVS memory\r
-in the entry point. The functionality is to interpret and restore the S3 boot script\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#ifndef _SCRIPT_EXECUTE_H_\r
-#define _SCRIPT_EXECUTE_H_\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/PeCoffLib.h>\r
-#include <Library/DxeServicesLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/CacheMaintenanceLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/DebugAgentLib.h>\r
-#include <Library/LockBoxLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-#include <Guid/AcpiS3Context.h>\r
-#include <Guid/BootScriptExecutorVariable.h>\r
-#include <Guid/EventGroup.h>\r
-#include <IndustryStandard/Acpi.h>\r
-\r
-/**\r
- a ASM function to transfer control to OS.\r
-\r
- @param S3WakingVector The S3 waking up vector saved in ACPI Facs table\r
- @param AcpiLowMemoryBase a buffer under 1M which could be used during the transfer\r
-**/\r
-VOID\r
-AsmTransferControl (\r
- IN UINT32 S3WakingVector,\r
- IN UINT32 AcpiLowMemoryBase\r
- );\r
-\r
-VOID\r
-SetIdtEntry (\r
- IN ACPI_S3_CONTEXT *AcpiS3Context\r
- );\r
-\r
-/**\r
- Platform specific mechanism to transfer control to 16bit OS waking vector\r
-\r
- @param[in] AcpiWakingVector The 16bit OS waking vector\r
- @param[in] AcpiLowMemoryBase A buffer under 1M which could be used during the transfer\r
-\r
-**/\r
-VOID\r
-PlatformTransferControl16 (\r
- IN UINT32 AcpiWakingVector,\r
- IN UINT32 AcpiLowMemoryBase\r
- );\r
-\r
-#endif //_SCRIPT_EXECUTE_H_\r
+++ /dev/null
-/** @file\r
-ACPISMM Driver implementation file.\r
-\r
-This is QNC Smm platform driver\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include <AcpiSmmPlatform.h>\r
-\r
-#define PCILIB_TO_COMMON_ADDRESS(Address) \\r
- ((UINT64) ((((UINTN) ((Address>>20) & 0xff)) << 24) + (((UINTN) ((Address>>15) & 0x1f)) << 16) + (((UINTN) ((Address>>12) & 0x07)) << 8) + ((UINTN) (Address & 0xfff ))))\r
-\r
-//\r
-// Modular variables needed by this driver\r
-//\r
-EFI_ACPI_SMM_DEV mAcpiSmm;\r
-\r
-UINT8 mPciCfgRegTable[] = {\r
- //\r
- // Logic to decode the table masks to arrive at the registers saved\r
- // Dword Registers are saved. For a given mask, the Base+offset register\r
- // will be saved as in the table below.\r
- // (example) To save register 0x24, 0x28 the mask at the Base 0x20 will be 0x06\r
- // Base 0x00 0x20 0x40 0x60 0x80 0xA0 0xC0 0xE0\r
- // Mask offset\r
- // 0x01 0x00\r
- // 0x02 0x04\r
- // 0x04 0x08\r
- // 0x08 0x0C\r
- // 0x10 0x10\r
- // 0x20 0x14\r
- // 0x40 0x18\r
- // 0x80 0x1C\r
- //\r
-\r
- //\r
- // Bus, Dev, Func,\r
- // 00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- // Only Bus 0 device is supported now\r
- //\r
-\r
- //\r
- // Quark South Cluster devices\r
- //\r
- PCI_DEVICE (0, 20, 0),\r
- PCI_REG_MASK (0x18, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 20, 1),\r
- PCI_REG_MASK (0x38, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 20, 2),\r
- PCI_REG_MASK (0x18, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 20, 3),\r
- PCI_REG_MASK (0x18, 0x98, 0x00, 0x01, 0x00, 0x00, 0x03, 0x00),\r
-\r
- PCI_DEVICE (0, 20, 4),\r
- PCI_REG_MASK (0x18, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 20, 5),\r
- PCI_REG_MASK (0x38, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 20, 6),\r
- PCI_REG_MASK (0x18, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 20, 7),\r
- PCI_REG_MASK (0x18, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 21, 0),\r
- PCI_REG_MASK (0x18, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 21, 1),\r
- PCI_REG_MASK (0x18, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 21, 2),\r
- PCI_REG_MASK (0x38, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- //\r
- // Quark North Cluster devices\r
- //\r
- PCI_DEVICE (0, 0, 0),\r
- PCI_REG_MASK (0x00, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 23, 0),\r
- PCI_REG_MASK (0xC0, 0x8F, 0x18, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 23, 1),\r
- PCI_REG_MASK (0xC0, 0x8F, 0x18, 0x00, 0x00, 0x00, 0x00, 0x00),\r
-\r
- PCI_DEVICE (0, 31, 0),\r
- PCI_REG_MASK (0x00, 0x08, 0x4E, 0x03, 0x02, 0x00, 0x60, 0x10),\r
-\r
- PCI_DEVICE_END\r
-};\r
-\r
-EFI_PLATFORM_TYPE mPlatformType;\r
-\r
- // These registers have to set in byte order\r
-const UINT8 QNCS3SaveExtReg[] = {\r
- QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HSMMC, // SMRAM settings\r
-\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXL,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXH,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXRM,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXWM,\r
-\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR1+QUARK_NC_MEMORY_MANAGER_IMRXL,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR1+QUARK_NC_MEMORY_MANAGER_IMRXH,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR1+QUARK_NC_MEMORY_MANAGER_IMRXRM,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR1+QUARK_NC_MEMORY_MANAGER_IMRXWM,\r
-\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR2+QUARK_NC_MEMORY_MANAGER_IMRXL,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR2+QUARK_NC_MEMORY_MANAGER_IMRXH,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR2+QUARK_NC_MEMORY_MANAGER_IMRXRM,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR2+QUARK_NC_MEMORY_MANAGER_IMRXWM,\r
-\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR3+QUARK_NC_MEMORY_MANAGER_IMRXL,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR3+QUARK_NC_MEMORY_MANAGER_IMRXH,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR3+QUARK_NC_MEMORY_MANAGER_IMRXRM,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR3+QUARK_NC_MEMORY_MANAGER_IMRXWM,\r
-\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR4+QUARK_NC_MEMORY_MANAGER_IMRXL,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR4+QUARK_NC_MEMORY_MANAGER_IMRXH,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR4+QUARK_NC_MEMORY_MANAGER_IMRXRM,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR4+QUARK_NC_MEMORY_MANAGER_IMRXWM,\r
-\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR5+QUARK_NC_MEMORY_MANAGER_IMRXL,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR5+QUARK_NC_MEMORY_MANAGER_IMRXH,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR5+QUARK_NC_MEMORY_MANAGER_IMRXRM,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR5+QUARK_NC_MEMORY_MANAGER_IMRXWM,\r
-\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR6+QUARK_NC_MEMORY_MANAGER_IMRXL,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR6+QUARK_NC_MEMORY_MANAGER_IMRXH,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR6+QUARK_NC_MEMORY_MANAGER_IMRXRM,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR6+QUARK_NC_MEMORY_MANAGER_IMRXWM,\r
-\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXL,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXH,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXRM,\r
- QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXWM,\r
-\r
- QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_END_MEM_REG, // ECC Scrub settings\r
- QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_START_MEM_REG,\r
- QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_NEXT_READ_REG,\r
- QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_CONFIG_REG,\r
-\r
- 0xFF\r
- };\r
-\r
-/**\r
- Allocate EfiACPIMemoryNVS below 4G memory address.\r
-\r
- This function allocates EfiACPIMemoryNVS below 4G memory address.\r
-\r
- @param Size Size of memory to allocate.\r
-\r
- @return Allocated address for output.\r
-\r
-**/\r
-VOID*\r
-AllocateAcpiNvsMemoryBelow4G (\r
- IN UINTN Size\r
- )\r
-{\r
- UINTN Pages;\r
- EFI_PHYSICAL_ADDRESS Address;\r
- EFI_STATUS Status;\r
- VOID* Buffer;\r
-\r
- Pages = EFI_SIZE_TO_PAGES (Size);\r
- Address = 0xffffffff;\r
-\r
- Status = gBS->AllocatePages (\r
- AllocateMaxAddress,\r
- EfiACPIMemoryNVS,\r
- Pages,\r
- &Address\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return NULL;\r
- }\r
-\r
- Buffer = (VOID *) (UINTN) Address;\r
- ZeroMem (Buffer, Size);\r
-\r
- return Buffer;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-ReservedS3Memory (\r
- UINTN SystemMemoryLength\r
-\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Reserved S3 memory for InstallS3Memory\r
-\r
-Arguments:\r
-\r
-\r
-Returns:\r
-\r
- EFI_OUT_OF_RESOURCES - Insufficient resources to complete function.\r
- EFI_SUCCESS - Function has completed successfully.\r
-\r
---*/\r
-{\r
-\r
- VOID *GuidHob;\r
- EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *DescriptorBlock;\r
- VOID *AcpiReservedBase;\r
-\r
- UINTN TsegIndex;\r
- UINTN TsegSize;\r
- UINTN TsegBase;\r
- RESERVED_ACPI_S3_RANGE *AcpiS3Range;\r
- //\r
- // Get Hob list for SMRAM desc\r
- //\r
- GuidHob = GetFirstGuidHob (&gEfiSmmPeiSmramMemoryReserveGuid);\r
- ASSERT (GuidHob);\r
- DescriptorBlock = GET_GUID_HOB_DATA (GuidHob);\r
- ASSERT (DescriptorBlock);\r
-\r
- //\r
- // Use the hob to get SMRAM capabilities\r
- //\r
- TsegIndex = DescriptorBlock->NumberOfSmmReservedRegions - 1;\r
- ASSERT (TsegIndex <= (MAX_SMRAM_RANGES - 1));\r
- TsegBase = (UINTN)DescriptorBlock->Descriptor[TsegIndex].PhysicalStart;\r
- TsegSize = (UINTN)DescriptorBlock->Descriptor[TsegIndex].PhysicalSize;\r
-\r
- DEBUG ((EFI_D_INFO, "SMM Base: %08X\n", TsegBase));\r
- DEBUG ((EFI_D_INFO, "SMM Size: %08X\n", TsegSize));\r
-\r
- //\r
- // Now find the location of the data structure that is used to store the address\r
- // of the S3 reserved memory.\r
- //\r
- AcpiS3Range = (RESERVED_ACPI_S3_RANGE*) (UINTN) (TsegBase + RESERVED_ACPI_S3_RANGE_OFFSET);\r
-\r
- //\r
- // Allocate reserved ACPI memory for S3 resume. Pointer to this region is\r
- // stored in SMRAM in the first page of TSEG.\r
- //\r
- AcpiReservedBase = AllocateAcpiNvsMemoryBelow4G (PcdGet32 (PcdS3AcpiReservedMemorySize));\r
- if (AcpiReservedBase != NULL) {\r
- AcpiS3Range->AcpiReservedMemoryBase = (UINT32)(UINTN) AcpiReservedBase;\r
- AcpiS3Range->AcpiReservedMemorySize = PcdGet32 (PcdS3AcpiReservedMemorySize);\r
- }\r
- AcpiS3Range->SystemMemoryLength = (UINT32)SystemMemoryLength;\r
-\r
- DEBUG ((EFI_D_INFO, "S3 Memory Base: %08X\n", AcpiS3Range->AcpiReservedMemoryBase));\r
- DEBUG ((EFI_D_INFO, "S3 Memory Size: %08X\n", AcpiS3Range->AcpiReservedMemorySize));\r
- DEBUG ((EFI_D_INFO, "S3 SysMemoryLength: %08X\n", AcpiS3Range->SystemMemoryLength));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InitAcpiSmmPlatform (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initializes the SMM S3 Handler Driver.\r
-\r
-Arguments:\r
-\r
- ImageHandle - The image handle of Sleep State Wake driver.\r
- SystemTable - The starndard EFI system table.\r
-\r
-Returns:\r
-\r
- EFI_OUT_OF_RESOURCES - Insufficient resources to complete function.\r
- EFI_SUCCESS - Function has completed successfully.\r
- Other - Error occured during execution.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_GLOBAL_NVS_AREA_PROTOCOL *AcpiNvsProtocol = NULL;\r
- UINTN MemoryLength;\r
- EFI_PEI_HOB_POINTERS Hob;\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiGlobalNvsAreaProtocolGuid,\r
- NULL,\r
- (VOID **) &AcpiNvsProtocol\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- mAcpiSmm.BootScriptSaved = 0;\r
-\r
- mPlatformType = (EFI_PLATFORM_TYPE)PcdGet16 (PcdPlatformType);\r
-\r
- //\r
- // Calculate the system memory length by memory hobs\r
- //\r
- MemoryLength = 0x100000;\r
- Hob.Raw = GetFirstHob (EFI_HOB_TYPE_RESOURCE_DESCRIPTOR);\r
- ASSERT (Hob.Raw != NULL);\r
- while ((Hob.Raw != NULL) && (!END_OF_HOB_LIST (Hob))) {\r
- if (Hob.ResourceDescriptor->ResourceType == EFI_RESOURCE_SYSTEM_MEMORY) {\r
- //\r
- // Skip the memory region below 1MB\r
- //\r
- if (Hob.ResourceDescriptor->PhysicalStart >= 0x100000) {\r
- MemoryLength += (UINTN)Hob.ResourceDescriptor->ResourceLength;\r
- }\r
- }\r
- Hob.Raw = GET_NEXT_HOB (Hob);\r
- Hob.Raw = GetNextHob (EFI_HOB_TYPE_RESOURCE_DESCRIPTOR, Hob.Raw);\r
- }\r
-\r
- ReservedS3Memory(MemoryLength);\r
-\r
- //\r
- // Locate and Register to Parent driver\r
- //\r
- Status = RegisterToDispatchDriver ();\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-RegisterToDispatchDriver (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Register to dispatch driver.\r
-\r
-Arguments:\r
-\r
- None.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Successfully init the device.\r
- Other - Error occured whening calling Dxe lib functions.\r
-\r
---*/\r
-{\r
- UINTN Length;\r
- EFI_STATUS Status;\r
- EFI_SMM_SX_DISPATCH2_PROTOCOL *SxDispatch;\r
- EFI_SMM_SW_DISPATCH2_PROTOCOL *SwDispatch;\r
- EFI_SMM_SX_REGISTER_CONTEXT *EntryDispatchContext;\r
- EFI_SMM_SX_REGISTER_CONTEXT *EntryS1DispatchContext;\r
- EFI_SMM_SX_REGISTER_CONTEXT *EntryS3DispatchContext;\r
- EFI_SMM_SX_REGISTER_CONTEXT *EntryS4DispatchContext;\r
- EFI_SMM_SX_REGISTER_CONTEXT *EntryS5DispatchContext;\r
- EFI_SMM_SW_REGISTER_CONTEXT *SwContext;\r
- EFI_SMM_SW_REGISTER_CONTEXT *AcpiDisableSwContext;\r
- EFI_SMM_SW_REGISTER_CONTEXT *AcpiEnableSwContext;\r
-\r
- Status = gSmst->SmmLocateProtocol (\r
- &gEfiSmmSxDispatch2ProtocolGuid,\r
- NULL,\r
- (VOID **) &SxDispatch\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = gSmst->SmmLocateProtocol (\r
- &gEfiSmmSwDispatch2ProtocolGuid,\r
- NULL,\r
- (VOID **) &SwDispatch\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Length = sizeof (EFI_SMM_SX_REGISTER_CONTEXT) * 4 + sizeof (EFI_SMM_SW_REGISTER_CONTEXT) * 2;\r
- Status = gSmst->SmmAllocatePool (\r
- EfiRuntimeServicesData,\r
- Length,\r
- (VOID **) &EntryDispatchContext\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SetMem (EntryDispatchContext, Length, 0);\r
-\r
- EntryS1DispatchContext = EntryDispatchContext++;\r
- EntryS3DispatchContext = EntryDispatchContext++;\r
- EntryS4DispatchContext = EntryDispatchContext++;\r
- EntryS5DispatchContext = EntryDispatchContext++;\r
-\r
- SwContext = (EFI_SMM_SW_REGISTER_CONTEXT *)EntryDispatchContext;\r
- AcpiDisableSwContext = SwContext++;\r
- AcpiEnableSwContext = SwContext++;\r
-\r
- //\r
- // Register the enable handler\r
- //\r
- AcpiEnableSwContext->SwSmiInputValue = EFI_ACPI_ACPI_ENABLE;\r
- Status = SwDispatch->Register (\r
- SwDispatch,\r
- EnableAcpiCallback,\r
- AcpiEnableSwContext,\r
- &(mAcpiSmm.DisableAcpiHandle)\r
- );\r
-\r
- //\r
- // Register the disable handler\r
- //\r
- AcpiDisableSwContext->SwSmiInputValue = EFI_ACPI_ACPI_DISABLE;\r
- Status = SwDispatch->Register (\r
- SwDispatch,\r
- DisableAcpiCallback,\r
- AcpiDisableSwContext,\r
- &(mAcpiSmm.EnableAcpiHandle)\r
- );\r
-\r
-\r
- //\r
- // Register entry phase call back function for S1\r
- //\r
- EntryS1DispatchContext->Type = SxS1;\r
- EntryS1DispatchContext->Phase = SxEntry;\r
- Status = SxDispatch->Register (\r
- SxDispatch,\r
- SxSleepEntryCallBack,\r
- EntryS1DispatchContext,\r
- &(mAcpiSmm.S1SleepEntryHandle)\r
- );\r
-\r
- //\r
- // Register entry phase call back function\r
- //\r
- EntryS3DispatchContext->Type = SxS3;\r
- EntryS3DispatchContext->Phase = SxEntry;\r
- Status = SxDispatch->Register (\r
- SxDispatch,\r
- SxSleepEntryCallBack,\r
- EntryS3DispatchContext,\r
- &(mAcpiSmm.S3SleepEntryHandle)\r
- );\r
-\r
- //\r
- // Register entry phase call back function for S4\r
- //\r
- EntryS4DispatchContext->Type = SxS4;\r
- EntryS4DispatchContext->Phase = SxEntry;\r
- Status = SxDispatch->Register (\r
- SxDispatch,\r
- SxSleepEntryCallBack,\r
- EntryS4DispatchContext,\r
- &(mAcpiSmm.S4SleepEntryHandle)\r
- );\r
-\r
- //\r
- // Register callback for S5 in order to workaround the LAN shutdown issue\r
- //\r
- EntryS5DispatchContext->Type = SxS5;\r
- EntryS5DispatchContext->Phase = SxEntry;\r
- Status = SxDispatch->Register (\r
- SxDispatch,\r
- SxSleepEntryCallBack,\r
- EntryS5DispatchContext,\r
- &(mAcpiSmm.S5SoftOffEntryHandle)\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-RestoreQncS3SwCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *DispatchContext,\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- SMI handler to restore QncS3 code & context for S3 path\r
- This will be only triggered when BootScript got executed during resume\r
-\r
-Arguments:\r
- DispatchHandle - EFI Handle\r
- DispatchContext - Pointer to the EFI_SMM_SW_DISPATCH_CONTEXT\r
-\r
-Returns:\r
- Nothing\r
-\r
---*/\r
-{\r
- //\r
- // Restore to original address by default\r
- //\r
- RestoreLockBox(&gQncS3CodeInLockBoxGuid, NULL, NULL);\r
- RestoreLockBox(&gQncS3ContextInLockBoxGuid, NULL, NULL);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-DisableAcpiCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *DispatchContext,\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- SMI handler to disable ACPI mode\r
-\r
- Dispatched on reads from APM port with value 0xA1\r
-\r
- ACPI events are disabled and ACPI event status is cleared.\r
- SCI mode is then disabled.\r
- Clear all ACPI event status and disable all ACPI events\r
- Disable PM sources except power button\r
- Clear status bits\r
- Disable GPE0 sources\r
- Clear status bits\r
- Disable GPE1 sources\r
- Clear status bits\r
- Disable SCI\r
-\r
-Arguments:\r
- DispatchHandle - EFI Handle\r
- DispatchContext - Pointer to the EFI_SMM_SW_DISPATCH_CONTEXT\r
-\r
-Returns:\r
- Nothing\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT16 Pm1Cnt;\r
-\r
- Status = GetAllQncPmBase (gSmst);\r
- ASSERT_EFI_ERROR (Status);\r
- Pm1Cnt = IoRead16 (mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1C);\r
-\r
- //\r
- // Disable SCI\r
- //\r
- Pm1Cnt &= ~B_QNC_PM1BLK_PM1C_SCIEN;\r
-\r
- IoWrite16 (mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1C, Pm1Cnt);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EnableAcpiCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *DispatchContext,\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- SMI handler to enable ACPI mode\r
-\r
- Dispatched on reads from APM port with value 0xA0\r
-\r
- Disables the SW SMI Timer.\r
- ACPI events are disabled and ACPI event status is cleared.\r
- SCI mode is then enabled.\r
-\r
- Disable SW SMI Timer\r
-\r
- Clear all ACPI event status and disable all ACPI events\r
- Disable PM sources except power button\r
- Clear status bits\r
-\r
- Disable GPE0 sources\r
- Clear status bits\r
-\r
- Disable GPE1 sources\r
- Clear status bits\r
-\r
- Guarantee day-of-month alarm is invalid (ACPI 1.0 section 4.7.2.4)\r
-\r
- Enable SCI\r
-\r
-Arguments:\r
- DispatchHandle - EFI Handle\r
- DispatchContext - Pointer to the EFI_SMM_SW_DISPATCH_CONTEXT\r
-\r
-Returns:\r
- Nothing\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT32 SmiEn;\r
- UINT16 Pm1Cnt;\r
- UINT8 Data8;\r
-\r
- Status = GetAllQncPmBase (gSmst);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- SmiEn = IoRead32 (mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_SMIE);\r
-\r
- //\r
- // Disable SW SMI Timer\r
- //\r
- SmiEn &= ~(B_QNC_GPE0BLK_SMIE_SWT);\r
- IoWrite32 (mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_SMIE, SmiEn);\r
-\r
- //\r
- // Guarantee day-of-month alarm is invalid (ACPI 1.0 section 4.7.2.4)\r
- //\r
- Data8 = RTC_ADDRESS_REGISTER_D;\r
- IoWrite8 (R_IOPORT_CMOS_STANDARD_INDEX, Data8);\r
- Data8 = 0x0;\r
- IoWrite8 (R_IOPORT_CMOS_STANDARD_DATA, Data8);\r
-\r
- //\r
- // Enable SCI\r
- //\r
- Pm1Cnt = IoRead16 (mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1C);\r
- Pm1Cnt |= B_QNC_PM1BLK_PM1C_SCIEN;\r
- IoWrite16 (mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1C, Pm1Cnt);\r
-\r
- //\r
- // Do platform specific stuff for ACPI enable SMI\r
- //\r
-\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-SxSleepEntryCallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *DispatchContext,\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Callback function entry for Sx sleep state.\r
-\r
-Arguments:\r
-\r
- DispatchHandle - The handle of this callback, obtained when registering.\r
- DispatchContext - The predefined context which contained sleep type and phase.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Operation successfully performed.\r
- EFI_INVALID_PARAMETER - Invalid parameter passed in.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data8;\r
- UINT16 Data16;\r
- UINT32 Data32;\r
-\r
- REPORT_STATUS_CODE (EFI_PROGRESS_CODE, PcdGet32 (PcdProgressCodeS3SuspendStart));\r
-\r
- //\r
- // Reget QNC power mgmr regs base in case of OS changing it at runtime\r
- //\r
- Status = GetAllQncPmBase (gSmst);\r
-\r
- //\r
- // Clear RTC Alarm (if set)\r
- //\r
- Data8 = RTC_ADDRESS_REGISTER_C;\r
- IoWrite8 (R_IOPORT_CMOS_STANDARD_INDEX, Data8);\r
- Data8 = IoRead8 (R_IOPORT_CMOS_STANDARD_DATA);\r
-\r
- //\r
- // Clear all ACPI status bits\r
- //\r
- Data32 = B_QNC_GPE0BLK_GPE0S_ALL;\r
- Status = gSmst->SmmIo.Io.Write( &gSmst->SmmIo, SMM_IO_UINT32, mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_GPE0S, 1, &Data32 );\r
- Data16 = B_QNC_PM1BLK_PM1S_ALL;\r
- Status = gSmst->SmmIo.Io.Write( &gSmst->SmmIo, SMM_IO_UINT16, mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1S, 1, &Data16 );\r
-\r
- //\r
- // Handling S1 - setting appropriate wake bits in GPE0_EN\r
- //\r
- if ((DispatchHandle == mAcpiSmm.S1SleepEntryHandle) && (((EFI_SMM_SX_REGISTER_CONTEXT *)DispatchContext)->Type == SxS1)) {\r
- //\r
- // Enable bit13 (EGPE), 14 (GPIO) ,17 (PCIE) in GPE0_EN\r
- //\r
- Status = gSmst->SmmIo.Io.Read( &gSmst->SmmIo, SMM_IO_UINT32, mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_GPE0E, 1, &Data32 );\r
- Data32 |= (B_QNC_GPE0BLK_GPE0E_EGPE | B_QNC_GPE0BLK_GPE0E_GPIO | B_QNC_GPE0BLK_GPE0E_PCIE);\r
- Status = gSmst->SmmIo.Io.Write( &gSmst->SmmIo, SMM_IO_UINT32, mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_GPE0E, 1, &Data32 );\r
-\r
- //\r
- // Enable bit10 (RTC) in PM1E\r
- //\r
- Status = gSmst->SmmIo.Io.Read( &gSmst->SmmIo, SMM_IO_UINT16, mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1E, 1, &Data16 );\r
- Data16 |= B_QNC_PM1BLK_PM1E_RTC;\r
- Status = gSmst->SmmIo.Io.Write( &gSmst->SmmIo, SMM_IO_UINT16, mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1E, 1, &Data16 );\r
-\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // Handling S4, S5 and WOL - setting appropriate wake bits in GPE0_EN\r
- //\r
- if (((DispatchHandle == mAcpiSmm.S4SleepEntryHandle) && (((EFI_SMM_SX_REGISTER_CONTEXT *)DispatchContext)->Type == SxS4)) ||\r
- ((DispatchHandle == mAcpiSmm.S5SoftOffEntryHandle) && (((EFI_SMM_SX_REGISTER_CONTEXT *)DispatchContext)->Type == SxS5))\r
- ) {\r
- //\r
- // Enable bit13 (EGPE), 14 (GPIO) ,17 (PCIE) in GPE0_EN\r
- // Enable the WOL bits in GPE0_EN reg here for PME\r
- //\r
- Status = gSmst->SmmIo.Io.Read( &gSmst->SmmIo, SMM_IO_UINT32, mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_GPE0E, 1, &Data32 );\r
- Data32 |= (B_QNC_GPE0BLK_GPE0E_EGPE | B_QNC_GPE0BLK_GPE0E_GPIO | B_QNC_GPE0BLK_GPE0E_PCIE);\r
- Status = gSmst->SmmIo.Io.Write( &gSmst->SmmIo, SMM_IO_UINT32, mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_GPE0E, 1, &Data32 );\r
-\r
- //\r
- // Enable bit10 (RTC) in PM1E\r
- //\r
- Status = gSmst->SmmIo.Io.Read( &gSmst->SmmIo, SMM_IO_UINT16, mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1E, 1, &Data16 );\r
- Data16 |= B_QNC_PM1BLK_PM1E_RTC;\r
- Status = gSmst->SmmIo.Io.Write( &gSmst->SmmIo, SMM_IO_UINT16, mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1E, 1, &Data16 );\r
-\r
- } else {\r
-\r
- if ((DispatchHandle != mAcpiSmm.S3SleepEntryHandle) || (((EFI_SMM_SX_REGISTER_CONTEXT *)DispatchContext)->Type != SxS3)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = SaveRuntimeScriptTable (gSmst);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Enable bit13 (EGPE), 14 (GPIO), 17 (PCIE) in GPE0_EN\r
- // Enable the WOL bits in GPE0_EN reg here for PME\r
- //\r
- Status = gSmst->SmmIo.Io.Read( &gSmst->SmmIo, SMM_IO_UINT32, mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_GPE0E, 1, &Data32 );\r
- Data32 |= (B_QNC_GPE0BLK_GPE0E_EGPE | B_QNC_GPE0BLK_GPE0E_GPIO | B_QNC_GPE0BLK_GPE0E_PCIE);\r
- Status = gSmst->SmmIo.Io.Write( &gSmst->SmmIo, SMM_IO_UINT32, mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_GPE0E, 1, &Data32 );\r
-\r
- //\r
- // Enable bit10 (RTC) in PM1E\r
- //\r
- Status = gSmst->SmmIo.Io.Read( &gSmst->SmmIo, SMM_IO_UINT16, mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1E, 1, &Data16 );\r
- Data16 |= B_QNC_PM1BLK_PM1E_RTC;\r
- Status = gSmst->SmmIo.Io.Write( &gSmst->SmmIo, SMM_IO_UINT16, mAcpiSmm.QncPmBase + R_QNC_PM1BLK_PM1E, 1, &Data16 );\r
- }\r
-\r
- //\r
- // When entering a power-managed state like S3,\r
- // PERST# must be asserted in advance of power-off.\r
- //\r
- PlatformPERSTAssert (mPlatformType);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-GetAllQncPmBase (\r
- IN EFI_SMM_SYSTEM_TABLE2 *Smst\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Get QNC chipset LPC Power Management I/O Base at runtime.\r
-\r
-Arguments:\r
-\r
- Smst - The standard SMM system table.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Successfully init the device.\r
- Other - Error occured whening calling Dxe lib functions.\r
-\r
---*/\r
-{\r
- mAcpiSmm.QncPmBase = PciRead16 (PCI_LIB_ADDRESS(PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, R_QNC_LPC_PM1BLK)) & B_QNC_LPC_PM1BLK_MASK;\r
- mAcpiSmm.QncGpe0Base = PciRead16 (PCI_LIB_ADDRESS(PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, R_QNC_LPC_GPE0BLK)) & B_QNC_LPC_GPE0BLK_MASK;\r
-\r
- //\r
- // Quark does not support Changing Primary SoC IOBARs from what was\r
- // setup in SEC/PEI UEFI stages.\r
- //\r
- ASSERT (mAcpiSmm.QncPmBase == (UINT32) PcdGet16 (PcdPm1blkIoBaseAddress));\r
- ASSERT (mAcpiSmm.QncGpe0Base == (UINT32) PcdGet16 (PcdGpe0blkIoBaseAddress));\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-SaveRuntimeScriptTable (\r
- IN EFI_SMM_SYSTEM_TABLE2 *Smst\r
- )\r
-{\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS PciAddress;\r
- UINT32 Data32;\r
- UINT16 Data16;\r
- UINT8 Mask;\r
- UINTN Index;\r
- UINTN Offset;\r
- UINT16 DeviceId;\r
-\r
- //\r
- // Check what Soc we are running on (read Host bridge DeviceId)\r
- //\r
- DeviceId = QncGetSocDeviceId();\r
-\r
- //\r
- // Save PCI-Host bridge settings (0, 0, 0). 0x90, 94 and 9c are changed by CSM\r
- // and vital to S3 resume. That's why we put save code here\r
- //\r
- Index = 0;\r
- while (mPciCfgRegTable[Index] != PCI_DEVICE_END) {\r
-\r
- PciAddress.Bus = mPciCfgRegTable[Index++];\r
- PciAddress.Device = mPciCfgRegTable[Index++];\r
- PciAddress.Function = mPciCfgRegTable[Index++];\r
- PciAddress.Register = 0;\r
- PciAddress.ExtendedRegister = 0;\r
-\r
- Data16 = PciRead16 (PCI_LIB_ADDRESS(PciAddress.Bus, PciAddress.Device, PciAddress.Function, PciAddress.Register));\r
- if (Data16 == 0xFFFF) {\r
- Index += 8;\r
- continue;\r
- }\r
-\r
- for (Offset = 0, Mask = 0x01; Offset < 256; Offset += 4, Mask <<= 1) {\r
-\r
- if (Mask == 0x00) {\r
- Mask = 0x01;\r
- }\r
-\r
- if (mPciCfgRegTable[Index + Offset / 32] & Mask) {\r
-\r
- PciAddress.Register = (UINT8) Offset;\r
- Data32 = PciRead32 (PCI_LIB_ADDRESS(PciAddress.Bus, PciAddress.Device, PciAddress.Function, PciAddress.Register));\r
-\r
-\r
- //\r
- // Save latest settings to runtime script table\r
- //\r
- S3BootScriptSavePciCfgWrite (\r
- S3BootScriptWidthUint32,\r
- PCILIB_TO_COMMON_ADDRESS (PCI_LIB_ADDRESS(PciAddress.Bus, PciAddress.Device, PciAddress.Function, PciAddress.Register)),\r
- 1,\r
- &Data32\r
- );\r
- }\r
- }\r
-\r
- Index += 8;\r
-\r
- }\r
-\r
- //\r
- // Save message bus registers\r
- //\r
- Index = 0;\r
- while (QNCS3SaveExtReg[Index] != 0xFF) {\r
- Data32 = QNCPortRead (QNCS3SaveExtReg[Index], QNCS3SaveExtReg[Index + 1]);\r
-\r
- //\r
- // Save IMR settings with IMR protection disabled initially\r
- // HMBOUND and IMRs will be locked just before jumping to the OS waking vector\r
- //\r
- if (QNCS3SaveExtReg[Index] == QUARK_NC_MEMORY_MANAGER_SB_PORT_ID) {\r
- if ((QNCS3SaveExtReg[Index + 1] >= (QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXL)) && (QNCS3SaveExtReg[Index + 1] <= (QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXWM)) && ((QNCS3SaveExtReg[Index + 1] & 0x03) == QUARK_NC_MEMORY_MANAGER_IMRXL)) {\r
- Data32 &= ~IMR_LOCK;\r
- if (DeviceId == QUARK2_MC_DEVICE_ID) {\r
- Data32 &= ~IMR_EN;\r
- }\r
- }\r
- if ((QNCS3SaveExtReg[Index + 1] >= (QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXRM)) && (QNCS3SaveExtReg[Index + 1] <= (QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXWM)) && ((QNCS3SaveExtReg[Index + 1] & 0x03) >= QUARK_NC_MEMORY_MANAGER_IMRXRM)) {\r
- Data32 = (UINT32)IMRX_ALL_ACCESS;\r
- }\r
- }\r
-\r
- //\r
- // Save latest settings to runtime script table\r
- //\r
- S3BootScriptSavePciCfgWrite (\r
- S3BootScriptWidthUint32,\r
- PCILIB_TO_COMMON_ADDRESS (PCI_LIB_ADDRESS(0, 0, 0, QNC_ACCESS_PORT_MDR)),\r
- 1,\r
- &Data32\r
- );\r
-\r
- Data32 = MESSAGE_WRITE_DW (QNCS3SaveExtReg[Index], QNCS3SaveExtReg[Index + 1]);\r
-\r
- S3BootScriptSavePciCfgWrite (\r
- S3BootScriptWidthUint32,\r
- PCILIB_TO_COMMON_ADDRESS (PCI_LIB_ADDRESS(0, 0, 0, QNC_ACCESS_PORT_MCR)),\r
- 1,\r
- &Data32\r
- );\r
- Index += 2;\r
- }\r
-\r
- Index = 0;\r
- while (QNCS3SaveExtReg[Index] != 0xFF) {\r
- //\r
- // Save IMR settings with IMR protection enabled (above script was to handle restoring all settings first - now we want to enable)\r
- //\r
- if (QNCS3SaveExtReg[Index] == QUARK_NC_MEMORY_MANAGER_SB_PORT_ID) {\r
- if (DeviceId == QUARK2_MC_DEVICE_ID) {\r
- if ((QNCS3SaveExtReg[Index + 1] >= (QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXL)) && (QNCS3SaveExtReg[Index + 1] <= (QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXWM)) && ((QNCS3SaveExtReg[Index + 1] & 0x03) == QUARK_NC_MEMORY_MANAGER_IMRXL)) {\r
- Data32 = QNCPortRead (QNCS3SaveExtReg[Index], QNCS3SaveExtReg[Index + 1]);\r
- Data32 &= ~IMR_LOCK;\r
-\r
- //\r
- // Save latest settings to runtime script table\r
- //\r
- S3BootScriptSavePciCfgWrite (\r
- S3BootScriptWidthUint32,\r
- PCILIB_TO_COMMON_ADDRESS (PCI_LIB_ADDRESS(0, 0, 0, QNC_ACCESS_PORT_MDR)),\r
- 1,\r
- &Data32\r
- );\r
-\r
- Data32 = MESSAGE_WRITE_DW (QNCS3SaveExtReg[Index], QNCS3SaveExtReg[Index + 1]);\r
-\r
- S3BootScriptSavePciCfgWrite (\r
- S3BootScriptWidthUint32,\r
- PCILIB_TO_COMMON_ADDRESS (PCI_LIB_ADDRESS(0, 0, 0, QNC_ACCESS_PORT_MCR)),\r
- 1,\r
- &Data32\r
- );\r
- }\r
- } else {\r
- if ((QNCS3SaveExtReg[Index + 1] >= (QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXRM)) && (QNCS3SaveExtReg[Index + 1] <= (QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXWM)) && ((QNCS3SaveExtReg[Index + 1] & 0x03) >= QUARK_NC_MEMORY_MANAGER_IMRXRM)) {\r
- Data32 = QNCPortRead (QNCS3SaveExtReg[Index], QNCS3SaveExtReg[Index + 1]);\r
-\r
- //\r
- // Save latest settings to runtime script table\r
- //\r
- S3BootScriptSavePciCfgWrite (\r
- S3BootScriptWidthUint32,\r
- PCILIB_TO_COMMON_ADDRESS (PCI_LIB_ADDRESS(0, 0, 0, QNC_ACCESS_PORT_MDR)),\r
- 1,\r
- &Data32\r
- );\r
-\r
- Data32 = MESSAGE_WRITE_DW (QNCS3SaveExtReg[Index], QNCS3SaveExtReg[Index + 1]);\r
-\r
- S3BootScriptSavePciCfgWrite (\r
- S3BootScriptWidthUint32,\r
- PCILIB_TO_COMMON_ADDRESS (PCI_LIB_ADDRESS(0, 0, 0, QNC_ACCESS_PORT_MCR)),\r
- 1,\r
- &Data32\r
- );\r
- }\r
- }\r
- }\r
- Index += 2;\r
- }\r
-\r
- // Check if ECC scrub enabled and need re-enabling on resume\r
- // All scrub related configuration registers are saved on suspend\r
- // as part of QNCS3SaveExtReg configuration table script.\r
- // The code below extends the S3 resume script with scrub reactivation\r
- // message (if needed only)\r
- Data32 = QNCPortRead (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_CONFIG_REG);\r
- if( 0 != (Data32 & SCRUB_CFG_ACTIVE)) {\r
-\r
- Data32 = SCRUB_RESUME_MSG();\r
-\r
- S3BootScriptSavePciCfgWrite (\r
- S3BootScriptWidthUint32,\r
- PCILIB_TO_COMMON_ADDRESS (PCI_LIB_ADDRESS(0, 0, 0, QNC_ACCESS_PORT_MCR)),\r
- 1,\r
- &Data32\r
- );\r
- }\r
-\r
- //\r
- // Save I/O ports to S3 script table\r
- //\r
-\r
- //\r
- // Important to trap Sx for SMM\r
- //\r
- Data32 = IoRead32 (mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_SMIE);\r
- S3BootScriptSaveIoWrite(S3BootScriptWidthUint32, (mAcpiSmm.QncGpe0Base + R_QNC_GPE0BLK_SMIE), 1, &Data32);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Header file for SMM S3 Handler Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _ACPI_SMM_DRIVER_H\r
-#define _ACPI_SMM_DRIVER_H\r
-//\r
-// Include files\r
-//\r
-//\r
-// Driver Consumed Protocol Prototypes\r
-//\r
-#include <Protocol/SmmSxDispatch2.h>\r
-#include <Protocol/SmmSwDispatch2.h>\r
-#include <Protocol/FirmwareVolume.h>\r
-#include <Protocol/GlobalNvsArea.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Protocol/Spi.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/LockBoxLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/S3IoLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Guid/Acpi.h>\r
-#include <Guid/GlobalVariable.h>\r
-#include <Library/SmmServicesTableLib.h>\r
-#include <Guid/SmramMemoryReserve.h>\r
-#include <Library/ReportStatusCodeLib.h>\r
-#include <Library/HobLib.h>\r
-#include <QNCAccess.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/PlatformHelperLib.h>\r
-#include <Library/PlatformPcieHelperLib.h>\r
-#include "Platform.h"\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-#define EFI_ACPI_ACPI_ENABLE 0xA0\r
-#define EFI_ACPI_ACPI_DISABLE 0xA1\r
-\r
-#define R_IOPORT_CMOS_STANDARD_INDEX 0x70\r
-#define R_IOPORT_CMOS_STANDARD_DATA 0x71\r
-#define RTC_ADDRESS_REGISTER_C 12\r
-#define RTC_ADDRESS_REGISTER_D 13\r
-\r
-#define PCI_DEVICE(Bus, Dev, Func) \\r
- Bus, Dev, Func\r
-\r
-#define PCI_REG_MASK(Byte0, Byte1, Byte2, Byte3, Byte4, Byte5, Byte6, Byte7) \\r
- Byte0, Byte1, Byte2, Byte3, Byte4, Byte5, Byte6, Byte7\r
-\r
-#define PCI_DEVICE_END 0xFF\r
-\r
-//\r
-// Related data structures definition\r
-//\r
-typedef struct _EFI_ACPI_SMM_DEV {\r
-\r
- //\r
- // Parent dispatch driver returned sleep handle\r
- //\r
- EFI_HANDLE S3SleepEntryHandle;\r
-\r
- EFI_HANDLE S4SleepEntryHandle;\r
-\r
- EFI_HANDLE S1SleepEntryHandle;\r
-\r
- EFI_HANDLE S5SoftOffEntryHandle;\r
-\r
- EFI_HANDLE EnableAcpiHandle;\r
-\r
- EFI_HANDLE DisableAcpiHandle;\r
-\r
- EFI_HANDLE PpCallbackHandle;\r
-\r
- EFI_HANDLE MorCallbackHandle;\r
-\r
- //\r
- // QNC Power Management I/O register base\r
- //\r
- UINT32 QncPmBase;\r
-\r
- //\r
- // QNC General Purpose Event0 register base\r
- //\r
- UINT32 QncGpe0Base;\r
-\r
- UINT32 BootScriptSaved;\r
-\r
-} EFI_ACPI_SMM_DEV;\r
-\r
-//\r
-// Prototypes\r
-//\r
-EFI_STATUS\r
-InitPlatformAcpiSmm (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable,\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- );\r
-\r
-EFI_STATUS\r
-SxSleepEntryCallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *DispatchContext,\r
-\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- );\r
-\r
-EFI_STATUS\r
-DisableAcpiCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *DispatchContext,\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- );\r
-\r
-EFI_STATUS\r
-EnableAcpiCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *DispatchContext,\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- );\r
-\r
-EFI_STATUS\r
-RegisterToDispatchDriver (\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-GetAllQncPmBase (\r
- IN EFI_SMM_SYSTEM_TABLE2 *Smst\r
- );\r
-\r
-EFI_STATUS\r
-SaveRuntimeScriptTable (\r
- IN EFI_SMM_SYSTEM_TABLE2 *Smst\r
- );\r
-\r
-EFI_STATUS\r
-RestoreQncS3SwCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *DispatchContext,\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- );\r
-\r
-extern EFI_GUID gQncS3CodeInLockBoxGuid;\r
-extern EFI_GUID gQncS3ContextInLockBoxGuid;\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for ACPI SMM Platform handler module\r
-#\r
-# This is QNC Smm platform driver .\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = AcpiSmmPlatform\r
- FILE_GUID = F5AC7057-5650-466e-B692-76A47223EFB0\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
- ENTRY_POINT = InitAcpiSmmPlatform\r
-\r
-[Sources]\r
- AcpiSmmPlatform.c\r
- AcpiSmmPlatform.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiBootServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- ReportStatusCodeLib\r
- UefiDriverEntryPoint\r
- DebugLib\r
- IoLib\r
- PciLib\r
- BaseMemoryLib\r
- BaseLib\r
- SmmServicesTableLib\r
- PcdLib\r
- HobLib\r
- S3BootScriptLib\r
- LockBoxLib\r
- PlatformHelperLib\r
- IntelQNCLib\r
- PlatformPcieHelperLib\r
-\r
-[Protocols]\r
- gEfiSmmSxDispatch2ProtocolGuid\r
- gEfiPciRootBridgeIoProtocolGuid\r
- gEfiVariableArchProtocolGuid\r
- gEfiVariableWriteArchProtocolGuid\r
- gEfiGlobalNvsAreaProtocolGuid\r
- gEfiSmmSwDispatch2ProtocolGuid\r
-\r
-[Guids]\r
- gEfiSmmPeiSmramMemoryReserveGuid\r
- gQncS3CodeInLockBoxGuid\r
- gQncS3ContextInLockBoxGuid\r
-\r
-[Pcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdProgressCodeS3SuspendStart\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdS3AcpiReservedMemorySize\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGpe0blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPm1blkIoBaseAddress\r
-\r
-[Depex]\r
- gEfiSmmSxDispatch2ProtocolGuid AND\r
- gEfiPciRootBridgeIoProtocolGuid AND\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid AND\r
- gEfiGlobalNvsAreaProtocolGuid AND\r
- gEfiQncS3SupportProtocolGuid\r
+++ /dev/null
-/** @file\r
-\r
-Processor power management initialization code.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "SmmPowerManagement.h"\r
-\r
-//\r
-// Global variables\r
-//\r
-extern EFI_ACPI_SDT_PROTOCOL *mAcpiSdt;\r
-extern EFI_ACPI_TABLE_PROTOCOL *mAcpiTable;\r
-\r
-extern EFI_GUID gPowerManagementAcpiTableStorageGuid;\r
-\r
-/**\r
- This function is the entry of processor power management initialization code.\r
- It initializes the processor's power management features based on the user\r
- configurations and hardware capabilities.\r
-**/\r
-VOID\r
-PpmInit (\r
- VOID\r
- )\r
-{\r
- //\r
- // Processor Power Management Flags\r
- //\r
- mGlobalNvsAreaPtr->Cfgd = PcdGet32(PcdPpmFlags);\r
-\r
- //\r
- // Patch and publish power management related acpi tables\r
- //\r
- PpmPatchAndPublishAcpiTables();\r
-}\r
-\r
-/**\r
- This function is to patch and publish power management related acpi tables.\r
-**/\r
-VOID\r
-PpmPatchAndPublishAcpiTables (\r
- VOID\r
- )\r
-{\r
- //\r
- // Patch FADT table to enable C2,C3\r
- //\r
- PpmPatchFadtTable();\r
-\r
- //\r
- // Load all the power management acpi tables and patch IST table\r
- //\r
- PpmLoadAndPatchPMTables();\r
-}\r
-\r
-/**\r
- This function is to patch PLvl2Lat and PLvl3Lat to enable C2, C3 support in OS.\r
-**/\r
-VOID\r
-PpmPatchFadtTable (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ACPI_DESCRIPTION_HEADER *Table;\r
- EFI_ACPI_SDT_HEADER *CurrentTable;\r
- EFI_ACPI_TABLE_VERSION Version;\r
- UINTN Index;\r
- UINTN Handle;\r
-\r
- //\r
- // Scan all the acpi tables to find FADT 2.0\r
- //\r
- Index = 0;\r
- do {\r
- Status = mAcpiSdt->GetAcpiTable (\r
- Index,\r
- &CurrentTable,\r
- &Version,\r
- &Handle\r
- );\r
- if (Status == EFI_NOT_FOUND) {\r
- break;\r
- }\r
- ASSERT_EFI_ERROR (Status);\r
- Index++;\r
- } while (CurrentTable->Signature != EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE || CurrentTable->Revision != 0x03);\r
-\r
- ASSERT (CurrentTable->Signature == EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE);\r
-\r
- Table = NULL;\r
- Status = gBS->AllocatePool (EfiBootServicesData, CurrentTable->Length, (VOID **) &Table);\r
- ASSERT (Table != NULL);\r
- CopyMem (Table, CurrentTable, CurrentTable->Length);\r
-\r
- //\r
- // Update the ACPI table and recalculate checksum\r
- //\r
- Status = mAcpiTable->UninstallAcpiTable (mAcpiTable, Handle);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Should not get an error here ever, but abort if we do.\r
- //\r
- return ;\r
- }\r
-\r
- //\r
- // Update the check sum\r
- // It needs to be zeroed before the checksum calculation\r
- //\r
- ((EFI_ACPI_SDT_HEADER *)Table)->Checksum = 0;\r
- ((EFI_ACPI_SDT_HEADER *)Table)->Checksum =\r
- CalculateCheckSum8 ((VOID *)Table, Table->Length);\r
-\r
- //\r
- // Add the table\r
- //\r
- Status = mAcpiTable->InstallAcpiTable (\r
- mAcpiTable,\r
- Table,\r
- Table->Length,\r
- &Handle\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- gBS->FreePool (Table);\r
-}\r
-\r
-VOID\r
-SsdtTableUpdate (\r
- IN OUT EFI_ACPI_DESCRIPTION_HEADER *TableHeader\r
- )\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Update the SSDT table\r
-\r
- Arguments:\r
-\r
- Table - The SSDT table to be patched\r
-\r
- Returns:\r
-\r
- None\r
-\r
---*/\r
-{\r
- UINT8 *CurrPtr;\r
- UINT8 *SsdtPointer;\r
- UINT32 *Signature;\r
-\r
- //\r
- // Loop through the ASL looking for values that we must fix up.\r
- //\r
- CurrPtr = (UINT8 *) TableHeader;\r
- for (SsdtPointer = CurrPtr;\r
- SsdtPointer <= (CurrPtr + ((EFI_ACPI_COMMON_HEADER *) CurrPtr)->Length);\r
- SsdtPointer++\r
- )\r
- {\r
- Signature = (UINT32 *) SsdtPointer;\r
- if ((*Signature) == SIGNATURE_32 ('P', 'M', 'B', 'A')) {\r
- switch (*(Signature+1)) {\r
- case (SIGNATURE_32 ('L', 'V', 'L', '0')):\r
- Signature[0] = PcdGet16(PcdPmbaIoBaseAddress);\r
- Signature[1] = 0;\r
- break;\r
- case (SIGNATURE_32 ('L', 'V', 'L', '2')):\r
- Signature[0] = PcdGet16(PcdPmbaIoLVL2);\r
- Signature[1] = 0;\r
- break;\r
- }\r
- }\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-LocateSupportProtocol (\r
- IN EFI_GUID *Protocol,\r
- OUT VOID **Instance,\r
- IN UINT32 Type\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Locate the first instance of a protocol. If the protocol requested is an\r
- FV protocol, then it will return the first FV that contains the ACPI table\r
- storage file.\r
-\r
-Arguments:\r
-\r
- Protocol The protocol to find.\r
- Instance Return pointer to the first instance of the protocol\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS The function completed successfully.\r
- EFI_NOT_FOUND The protocol could not be located.\r
- EFI_OUT_OF_RESOURCES There are not enough resources to find the protocol.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN NumberOfHandles;\r
- EFI_FV_FILETYPE FileType;\r
- UINT32 FvStatus;\r
- EFI_FV_FILE_ATTRIBUTES Attributes;\r
- UINTN Size;\r
- UINTN i;\r
-\r
- FvStatus = 0;\r
-\r
- //\r
- // Locate protocol.\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- Protocol,\r
- NULL,\r
- &NumberOfHandles,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
-\r
- //\r
- // Defined errors at this time are not found and out of resources.\r
- //\r
- return Status;\r
- }\r
-\r
-\r
-\r
- //\r
- // Looking for FV with ACPI storage file\r
- //\r
-\r
- for (i = 0; i < NumberOfHandles; i++) {\r
- //\r
- // Get the protocol on this handle\r
- // This should not fail because of LocateHandleBuffer\r
- //\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[i],\r
- Protocol,\r
- Instance\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (!Type) {\r
- //\r
- // Not looking for the FV protocol, so find the first instance of the\r
- // protocol. There should not be any errors because our handle buffer\r
- // should always contain at least one or LocateHandleBuffer would have\r
- // returned not found.\r
- //\r
- break;\r
- }\r
-\r
- //\r
- // See if it has the ACPI storage file\r
- //\r
-\r
- Status = ((EFI_FIRMWARE_VOLUME2_PROTOCOL*) (*Instance))->ReadFile (*Instance,\r
- &gPowerManagementAcpiTableStorageGuid,\r
- NULL,\r
- &Size,\r
- &FileType,\r
- &Attributes,\r
- &FvStatus\r
- );\r
-\r
- //\r
- // If we found it, then we are done\r
- //\r
- if (Status == EFI_SUCCESS) {\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Our exit status is determined by the success of the previous operations\r
- // If the protocol was found, Instance already points to it.\r
- //\r
-\r
- //\r
- // Free any allocated buffers\r
- //\r
- gBS->FreePool (HandleBuffer);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- This function is to load all the power management acpi tables and patch IST table.\r
-**/\r
-VOID\r
-PpmLoadAndPatchPMTables (\r
- VOID\r
- )\r
-{\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *FwVol;\r
- EFI_STATUS Status;\r
- INTN Instance;\r
- EFI_ACPI_COMMON_HEADER *CurrentTable;\r
- UINTN TableHandle;\r
- UINT32 FvStatus;\r
- UINTN Size;\r
-\r
- Status = LocateSupportProtocol (&gEfiFirmwareVolume2ProtocolGuid, (VOID**)&FwVol, 1);\r
- if (EFI_ERROR (Status)) {\r
- return;\r
- }\r
-\r
- //\r
- // Read tables from the storage file.\r
- //\r
- Instance = 0;\r
- CurrentTable = NULL;\r
-\r
- while (Status == EFI_SUCCESS) {\r
-\r
- Status = FwVol->ReadSection (\r
- FwVol,\r
- &gPowerManagementAcpiTableStorageGuid,\r
- EFI_SECTION_RAW,\r
- Instance,\r
- (VOID**)&CurrentTable,\r
- &Size,\r
- &FvStatus\r
- );\r
-\r
- if (!EFI_ERROR(Status)) {\r
- SsdtTableUpdate ((EFI_ACPI_DESCRIPTION_HEADER *) CurrentTable);\r
-\r
- //\r
- // Update the check sum\r
- // It needs to be zeroed before the checksum calculation\r
- //\r
- ((EFI_ACPI_SDT_HEADER *)CurrentTable)->Checksum = 0;\r
- ((EFI_ACPI_SDT_HEADER *)CurrentTable)->Checksum = (UINT8)\r
- CalculateCheckSum8 ((VOID *)CurrentTable, CurrentTable->Length);\r
-\r
- //\r
- // Add the table\r
- //\r
- TableHandle = 0;\r
- Status = mAcpiTable->InstallAcpiTable (\r
- mAcpiTable,\r
- CurrentTable,\r
- CurrentTable->Length,\r
- &TableHandle\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Increment the instance\r
- //\r
- Instance++;\r
- CurrentTable = NULL;\r
- }\r
- }\r
-\r
-}\r
+++ /dev/null
-/** @file\r
-\r
-Processor power management initialization code.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _PPM_H\r
-#define _PPM_H\r
-\r
-//\r
-// Bit definitions of PPMFlags\r
-//\r
-#define PPM_GV3 (1 << 0) // Geyserville 3\r
-#define PPM_TURBO (1 << 1) // Turbo Mode\r
-#define PPM_SUPER_LFM (1 << 2) // N/2 Ratio\r
-#define PPM_C1 (1 << 4) // C1 Capable, Enabled\r
-#define PPM_C2 (1 << 5) // C2 Capable, Enabled\r
-#define PPM_C3 (1 << 6) // C3 Capable, Enabled\r
-#define PPM_C4 (1 << 7) // C4 Capable, Enabled\r
-#define PPM_C5 (1 << 8) // C5/Deep C4 Capable, Enabled\r
-#define PPM_C6 (1 << 9) // C6 Capable, Enabled\r
-#define PPM_C1E (1 << 10) // C1E Enabled\r
-#define PPM_C2E (1 << 11) // C2E Enabled\r
-#define PPM_C3E (1 << 12) // C3E Enabled\r
-#define PPM_C4E (1 << 13) // C4E Enabled\r
-#define PPM_HARD_C4E (1 << 14) // Hard C4E Capable, Enabled\r
-#define PPM_TM1 (1 << 16) // Thermal Monitor 1\r
-#define PPM_TM2 (1 << 17) // Thermal Monitor 2\r
-#define PPM_PHOT (1 << 19) // Bi-directional ProcHot\r
-#define PPM_MWAIT_EXT (1 << 21) // MWAIT extensions supported\r
-#define PPM_CMP (1 << 24) // CMP supported, Enabled\r
-#define PPM_TSTATE (1 << 28) // CPU T states supported\r
-\r
-#define PPM_C_STATES (PPM_C1 + PPM_C2 + PPM_C3 + PPM_C4 + PPM_C5 + PPM_C6)\r
-#define PPM_CE_STATES (PPM_C1E + PPM_C2E + PPM_C3E + PPM_C4E + PPM_HARD_C4E)\r
-\r
-\r
-#define MAX_P_STATES_NUM 12\r
-\r
-#define AML_NAME_OP 0x08\r
-#define AML_SCOPE_OP 0x10\r
-#define AML_PACKAGE_OP 0x12\r
-#define AML_METHOD_OP 0x14\r
-\r
-#define S3_CPU_REGISTER_TABLE_GUID \\r
- { \\r
- 0xc4ef988d, 0xe5e, 0x4403, { 0xbe, 0xeb, 0xf1, 0xbb, 0x6, 0x79, 0x6e, 0xdf } \\r
- }\r
-\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT8 StartByte;\r
- UINT32 NameStr;\r
- UINT8 OpCode;\r
- UINT16 Size; // Hardcode to 16bit width because the table we use is fixed size\r
- UINT8 NumEntries;\r
-} EFI_ACPI_NAME_COMMAND;\r
-\r
-typedef struct {\r
- UINT8 PackageOp;\r
- UINT8 PkgLeadByte;\r
- UINT8 NumEntries;\r
- UINT8 DwordPrefix0;\r
- UINT32 CoreFreq;\r
- UINT8 DwordPrefix1;\r
- UINT32 Power;\r
- UINT8 DwordPrefix2;\r
- UINT32 TransLatency;\r
- UINT8 DwordPrefix3;\r
- UINT32 BMLatency;\r
- UINT8 DwordPrefix4;\r
- UINT32 Control;\r
- UINT8 DwordPrefix5;\r
- UINT32 Status;\r
-} EFI_PSS_PACKAGE;\r
-#pragma pack()\r
-\r
-typedef struct {\r
- UINT32 Index;\r
- UINT64 Value;\r
-} S3_CPU_REGISTER;\r
-\r
-//\r
-// Function prototypes\r
-//\r
-\r
-/**\r
- This function is the entry of processor power management initialization code.\r
- It initializes the processor's power management features based on the user\r
- configurations and hardware capablities.\r
-**/\r
-VOID\r
-PpmInit (\r
- VOID\r
- );\r
-\r
-/**\r
- This function is to determine the Processor Power Management Flags\r
- based on the hardware capability.\r
-**/\r
-VOID\r
-PpmDetectCapability (\r
- VOID\r
- );\r
-\r
-/**\r
- This function is to determine the user configuration mask\r
-**/\r
-VOID\r
-PpmGetUserConfigurationMask (\r
- VOID\r
- );\r
-\r
-/**\r
- This function is to patch and publish power management related acpi tables.\r
-**/\r
-VOID\r
-PpmPatchAndPublishAcpiTables (\r
- VOID\r
- );\r
-\r
-/**\r
- This function is to patch PLvl2Lat and PLvl3Lat to enable C2, C3 support in OS.\r
-**/\r
-VOID\r
-PpmPatchFadtTable (\r
- VOID\r
- );\r
-\r
-/**\r
- This function is to load all the power management acpi tables and patch IST table.\r
-**/\r
-VOID\r
-PpmLoadAndPatchPMTables (\r
- VOID\r
- );\r
-\r
-/**\r
- This function is to save cpu registers for s3 resume.\r
-**/\r
-VOID\r
-PpmS3SaveRegisters (\r
- VOID\r
- );\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-This is QNC Smm Power Management driver\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "SmmPowerManagement.h"\r
-\r
-//\r
-// Global variables\r
-//\r
-EFI_SMM_CPU_PROTOCOL *mSmmCpu = NULL;\r
-EFI_GLOBAL_NVS_AREA *mGlobalNvsAreaPtr = NULL;\r
-EFI_MP_SERVICES_PROTOCOL *mMpService = NULL;\r
-EFI_ACPI_SDT_PROTOCOL *mAcpiSdt = NULL;\r
-EFI_ACPI_TABLE_PROTOCOL *mAcpiTable = NULL;\r
-\r
-EFI_GUID mS3CpuRegisterTableGuid = S3_CPU_REGISTER_TABLE_GUID;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InitializePowerManagement (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initializes the SMM Handler Driver\r
-\r
-Arguments:\r
-\r
- ImageHandle -\r
-\r
- SystemTable -\r
-\r
-Returns:\r
-\r
- None\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMM_SW_DISPATCH2_PROTOCOL *SwDispatch;\r
- EFI_GLOBAL_NVS_AREA_PROTOCOL *GlobalNvsAreaProtocol;\r
-\r
- //\r
- // Get SMM CPU protocol\r
- //\r
- Status = gSmst->SmmLocateProtocol (\r
- &gEfiSmmCpuProtocolGuid,\r
- NULL,\r
- (VOID **)&mSmmCpu\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Get the Sw dispatch protocol\r
- //\r
- Status = gSmst->SmmLocateProtocol (\r
- &gEfiSmmSwDispatch2ProtocolGuid,\r
- NULL,\r
- (VOID**)&SwDispatch\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Get Global NVS Area Protocol\r
- //\r
- Status = gBS->LocateProtocol (&gEfiGlobalNvsAreaProtocolGuid, NULL, (VOID **)&GlobalNvsAreaProtocol);\r
- ASSERT_EFI_ERROR (Status);\r
- mGlobalNvsAreaPtr = GlobalNvsAreaProtocol->Area;\r
-\r
- //\r
- // Locate and cache PI AcpiSdt Protocol.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiAcpiSdtProtocolGuid,\r
- NULL,\r
- (VOID **) &mAcpiSdt\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-\r
- //\r
- // Locate and cache PI AcpiSdt Protocol.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiAcpiTableProtocolGuid,\r
- NULL,\r
- (VOID **) &mAcpiTable\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-\r
- //\r
- // Get MpService protocol\r
- //\r
- Status = gBS->LocateProtocol (&gEfiMpServiceProtocolGuid, NULL, (VOID **)&mMpService);\r
- ASSERT_EFI_ERROR (Status);\r
- //\r
- // Initialize power management features on processors\r
- //\r
- PpmInit();\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-Header file for QNC Smm Power Management driver\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _SMM_POWER_MANAGEMENT_H_\r
-#define _SMM_POWER_MANAGEMENT_H_\r
-\r
-#include <PiSmm.h>\r
-#include <IntelQNCDxe.h>\r
-\r
-#include <Protocol/AcpiTable.h>\r
-#include <Protocol/SmmCpu.h>\r
-#include <Protocol/SmmSwDispatch2.h>\r
-#include <Protocol/GlobalNvsArea.h>\r
-#include <Protocol/AcpiSystemDescriptionTable.h>\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include <Protocol/MpService.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/SmmServicesTableLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-\r
-#include <IndustryStandard/Acpi.h>\r
-\r
-#include <AcpiCpuData.h>\r
-\r
-#include "Ppm.h"\r
-\r
-//\r
-// Module global variable\r
-//\r
-extern EFI_SMM_CPU_PROTOCOL *mSmmCpu;\r
-extern EFI_GLOBAL_NVS_AREA *mGlobalNvsAreaPtr;\r
-extern EFI_MP_SERVICES_PROTOCOL *mMpService;\r
-\r
-//\r
-// Function prototypes\r
-//\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for SMM Power Management module\r
-#\r
-# This is QNC Smm Power Management driver .\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmmPowerManagement\r
- FILE_GUID = 271F1343-20D6-4e14-9B62-3C0297F56F07\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
- ENTRY_POINT = InitializePowerManagement\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- SmmPowerManagement.c\r
- SmmPowerManagement.h\r
- Ppm.c\r
- Ppm.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- UefiCpuPkg/UefiCpuPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- DebugLib\r
- PcdLib\r
- IoLib\r
- PciLib\r
- BaseLib\r
- BaseMemoryLib\r
- SmmServicesTableLib\r
- UefiBootServicesTableLib\r
- S3BootScriptLib\r
- MemoryAllocationLib\r
-\r
-[Protocols]\r
- gEfiSmmCpuProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiSmmSwDispatch2ProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiGlobalNvsAreaProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiFirmwareVolume2ProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiMpServiceProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiAcpiSdtProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiAcpiTableProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
-\r
-[Guids]\r
- gPowerManagementAcpiTableStorageGuid\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPmbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPmbaIoLVL2\r
- gQuarkPlatformTokenSpaceGuid.PcdPpmFlags\r
-\r
-[Depex]\r
- gEfiSmmCpuProtocolGuid AND\r
- gEfiSmmSwDispatch2ProtocolGuid AND\r
- gEfiGlobalNvsAreaProtocolGuid AND\r
- gEfiAcpiTableProtocolGuid AND\r
- gEfiMpServiceProtocolGuid\r
+++ /dev/null
-/** @file\r
- Application that sets a sticky bit to force recovery on next reset.\r
-\r
- Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-/**\r
- The user Entry Point for Application. The user code starts with this function\r
- as the real entry point for the application.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the EFI image.\r
- @param[in] SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point is executed successfully.\r
- @retval other Some error occurs when executing this entry point.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-UefiMain (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- //\r
- // Set 'B_CFG_STICKY_RW_FORCE_RECOVERY' sticky bit so we know we need to do a recovery following warm reset\r
- //\r
- QNCAltPortWrite (\r
- QUARK_SCSS_SOC_UNIT_SB_PORT_ID,\r
- QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW,\r
- QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW) | B_CFG_STICKY_RW_FORCE_RECOVERY\r
- );\r
-\r
- //\r
- // Do a warm reset\r
- //\r
- gRT->ResetSystem (EfiResetWarm, EFI_SUCCESS, 0, NULL);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Application that sets a sticky bit to force recovery on next reset.\r
-#\r
-# Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = ForceRecovery\r
- FILE_GUID = 3A61FD45-69A0-42AD-B261-24DA451BF442\r
- MODULE_TYPE = UEFI_APPLICATION\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = UefiMain\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources]\r
- ForceRecovery.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiApplicationEntryPoint\r
- UefiRuntimeServicesTableLib\r
- QNCAccessLib\r
+++ /dev/null
-/** @file\r
- Platform Flash Access library.\r
-\r
- Copyright (c) 2016 - 2018, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PlatformFlashAccessLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Protocol/Spi.h>\r
-\r
-//\r
-// SPI default opcode slots\r
-//\r
-#define SPI_OPCODE_JEDEC_ID_INDEX 0\r
-#define SPI_OPCODE_READ_ID_INDEX 1\r
-#define SPI_OPCODE_WRITE_S_INDEX 2\r
-#define SPI_OPCODE_WRITE_INDEX 3\r
-#define SPI_OPCODE_READ_INDEX 4\r
-#define SPI_OPCODE_ERASE_INDEX 5\r
-#define SPI_OPCODE_READ_S_INDEX 6\r
-#define SPI_OPCODE_CHIP_ERASE_INDEX 7\r
-\r
-#define SPI_ERASE_SECTOR_SIZE SIZE_4KB //This is the chipset requirement\r
-\r
-STATIC EFI_PHYSICAL_ADDRESS mInternalFdAddress;\r
-EFI_SPI_PROTOCOL *mSpiProtocol;\r
-\r
-/**\r
- Writes specified number of bytes from the input buffer to the address\r
-\r
- @param[in] WriteAddress The flash address to be written.\r
- @param[in, out] NumBytes The number of bytes.\r
- @param[in] Buffer The data buffer to be written.\r
-\r
- @return The status of flash write.\r
-**/\r
-EFI_STATUS\r
-FlashFdWrite (\r
- IN UINTN WriteAddress,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_OPCODE_WRITE_INDEX, // OpcodeIndex\r
- 0, // PrefixOpcodeIndex\r
- TRUE, // DataCycle\r
- TRUE, // Atomic\r
- TRUE, // ShiftOut\r
- WriteAddress, // Address\r
- (UINT32) (*NumBytes), // Data Number\r
- Buffer,\r
- EnumSpiRegionBios\r
- );\r
- DEBUG((DEBUG_INFO, "FlashFdWrite - 0x%x - %r\n", (UINTN)WriteAddress, Status));\r
-\r
- AsmWbinvd ();\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Erase a certain block from address LbaWriteAddress\r
-\r
- @param[in] WriteAddress The flash address to be erased.\r
-\r
- @return The status of flash erase.\r
-**/\r
-EFI_STATUS\r
-FlashFdErase (\r
- IN UINTN WriteAddress\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_OPCODE_ERASE_INDEX, // OpcodeIndex\r
- 0, // PrefixOpcodeIndex\r
- FALSE, // DataCycle\r
- TRUE, // Atomic\r
- FALSE, // ShiftOut\r
- WriteAddress, // Address\r
- 0, // Data Number\r
- NULL,\r
- EnumSpiRegionBios // SPI_REGION_TYPE\r
- );\r
- DEBUG((DEBUG_INFO, "FlashFdErase - 0x%x - %r\n", (UINTN)WriteAddress, Status));\r
-\r
- AsmWbinvd ();\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Perform flash write operation with progress indicator. The start and end\r
- completion percentage values are passed into this function. If the requested\r
- flash write operation is broken up, then completion percentage between the\r
- start and end values may be passed to the provided Progress function. The\r
- caller of this function is required to call the Progress function for the\r
- start and end completion percentage values. This allows the Progress,\r
- StartPercentage, and EndPercentage parameters to be ignored if the requested\r
- flash write operation can not be broken up\r
-\r
- @param[in] FirmwareType The type of firmware.\r
- @param[in] FlashAddress The address of flash device to be accessed.\r
- @param[in] FlashAddressType The type of flash device address.\r
- @param[in] Buffer The pointer to the data buffer.\r
- @param[in] Length The length of data buffer in bytes.\r
- @param[in] Progress A function used report the progress of the\r
- firmware update. This is an optional parameter\r
- that may be NULL.\r
- @param[in] StartPercentage The start completion percentage value that may\r
- be used to report progress during the flash\r
- write operation.\r
- @param[in] EndPercentage The end completion percentage value that may\r
- be used to report progress during the flash\r
- write operation.\r
-\r
- @retval EFI_SUCCESS The operation returns successfully.\r
- @retval EFI_WRITE_PROTECTED The flash device is read only.\r
- @retval EFI_UNSUPPORTED The flash device access is unsupported.\r
- @retval EFI_INVALID_PARAMETER The input parameter is not valid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PerformFlashWriteWithProgress (\r
- IN PLATFORM_FIRMWARE_TYPE FirmwareType,\r
- IN EFI_PHYSICAL_ADDRESS FlashAddress,\r
- IN FLASH_ADDRESS_TYPE FlashAddressType,\r
- IN VOID *Buffer,\r
- IN UINTN Length,\r
- IN EFI_FIRMWARE_MANAGEMENT_UPDATE_IMAGE_PROGRESS Progress, OPTIONAL\r
- IN UINTN StartPercentage,\r
- IN UINTN EndPercentage\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN SectorNum;\r
- UINTN Index;\r
- UINTN NumBytes;\r
-\r
- DEBUG((DEBUG_INFO, "PerformFlashWrite - 0x%x(%x) - 0x%x\n", (UINTN)FlashAddress, (UINTN)FlashAddressType, Length));\r
- if (FlashAddressType == FlashAddressTypeAbsoluteAddress) {\r
- FlashAddress = FlashAddress - mInternalFdAddress;\r
- }\r
-\r
- //\r
- // Erase & Write\r
- //\r
- SectorNum = Length / SPI_ERASE_SECTOR_SIZE;\r
- for (Index = 0; Index < SectorNum; Index++){\r
- if (Progress != NULL) {\r
- Progress (StartPercentage + ((Index * (EndPercentage - StartPercentage)) / SectorNum));\r
- }\r
-\r
- if (CompareMem(\r
- (UINT8 *)(UINTN)(FlashAddress + mInternalFdAddress) + Index * SPI_ERASE_SECTOR_SIZE,\r
- (UINT8 *)Buffer + Index * SPI_ERASE_SECTOR_SIZE,\r
- SPI_ERASE_SECTOR_SIZE) == 0) {\r
- DEBUG((DEBUG_INFO, "Sector - 0x%x - skip\n", Index));\r
- continue;\r
- }\r
- DEBUG((DEBUG_INFO, "Sector - 0x%x - update...\n", Index));\r
-\r
- Status = FlashFdErase (\r
- (UINTN)FlashAddress + Index * SPI_ERASE_SECTOR_SIZE\r
- );\r
- if (Status != EFI_SUCCESS){\r
- break;\r
- }\r
- NumBytes = SPI_ERASE_SECTOR_SIZE;\r
- Status = FlashFdWrite (\r
- (UINTN)FlashAddress + Index * SPI_ERASE_SECTOR_SIZE,\r
- &NumBytes,\r
- (UINT8 *)Buffer + Index * SPI_ERASE_SECTOR_SIZE\r
- );\r
- if (Status != EFI_SUCCESS){\r
- break;\r
- }\r
- }\r
- if (Progress != NULL) {\r
- Progress (EndPercentage);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Perform flash write operation.\r
-\r
- @param[in] FirmwareType The type of firmware.\r
- @param[in] FlashAddress The address of flash device to be accessed.\r
- @param[in] FlashAddressType The type of flash device address.\r
- @param[in] Buffer The pointer to the data buffer.\r
- @param[in] Length The length of data buffer in bytes.\r
-\r
- @retval EFI_SUCCESS The operation returns successfully.\r
- @retval EFI_WRITE_PROTECTED The flash device is read only.\r
- @retval EFI_UNSUPPORTED The flash device access is unsupported.\r
- @retval EFI_INVALID_PARAMETER The input parameter is not valid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PerformFlashWrite (\r
- IN PLATFORM_FIRMWARE_TYPE FirmwareType,\r
- IN EFI_PHYSICAL_ADDRESS FlashAddress,\r
- IN FLASH_ADDRESS_TYPE FlashAddressType,\r
- IN VOID *Buffer,\r
- IN UINTN Length\r
- )\r
-{\r
- return PerformFlashWriteWithProgress (\r
- FirmwareType,\r
- FlashAddress,\r
- FlashAddressType,\r
- Buffer,\r
- Length,\r
- NULL,\r
- 0,\r
- 0\r
- );\r
-}\r
-\r
-/**\r
- Platform Flash Access Lib Constructor.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the EFI image.\r
- @param[in] SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS Constructor returns successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PerformFlashAccessLibConstructor (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- mInternalFdAddress = (EFI_PHYSICAL_ADDRESS)(UINTN)PcdGet32(PcdFlashAreaBaseAddress);\r
- DEBUG((DEBUG_INFO, "PcdFlashAreaBaseAddress - 0x%x\n", mInternalFdAddress));\r
-\r
- Status = gBS->LocateProtocol(&gEfiSpiProtocolGuid, NULL, (VOID **)&mSpiProtocol);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Platform Flash Access library.\r
-#\r
-# Copyright (c) 2016 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformFlashAccessLibDxe\r
- FILE_GUID = 9168384A-5F66-4CF7-AEB6-845BDEBD3012\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformFlashAccessLib|DXE_DRIVER DXE_RUNTIME_DRIVER\r
- CONSTRUCTOR = PerformFlashAccessLibConstructor\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- PlatformFlashAccessLibDxe.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- SignedCapsulePkg/SignedCapsulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseMemoryLib\r
- PcdLib\r
- DebugLib\r
- UefiBootServicesTableLib\r
-\r
-[Protocols]\r
- gEfiSpiProtocolGuid\r
-\r
-[Pcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress\r
-\r
-[Depex]\r
- gEfiSpiProtocolGuid\r
+++ /dev/null
-/** @file\r
- SPI flash device description.\r
-\r
- Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "SpiFlashDevice.h"\r
-\r
-#define FLASH_SIZE (FixedPcdGet32 (PcdFlashAreaSize))\r
-\r
-SPI_INIT_TABLE mSpiInitTable[] = {\r
- //\r
- // Macronix 32Mbit part\r
- //\r
- {\r
- SPI_MX25L3205_ID1,\r
- SPI_MX25L3205_ID2,\r
- SPI_MX25L3205_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle20MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- (UINTN)(0x400000 - FLASH_SIZE), // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Winbond 32Mbit part\r
- //\r
- {\r
- SPI_W25X32_ID1,\r
- SF_DEVICE_ID0_W25QXX,\r
- SF_DEVICE_ID1_W25Q32,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- (UINTN)(0x400000 - FLASH_SIZE), // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Winbond 32Mbit part\r
- //\r
- {\r
- SPI_W25X32_ID1,\r
- SPI_W25X32_ID2,\r
- SPI_W25X32_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- (UINTN)(0x400000 - FLASH_SIZE), // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Atmel 32Mbit part\r
- //\r
- {\r
- SPI_AT26DF321_ID1,\r
- SPI_AT26DF321_ID2, // issue: byte 2 identifies family/density for Atmel\r
- SPI_AT26DF321_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- (UINTN)(0x400000 - FLASH_SIZE), // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
-\r
- //\r
- // Intel 32Mbit part bottom boot\r
- //\r
- {\r
- SPI_QH25F320_ID1,\r
- SPI_QH25F320_ID2,\r
- SPI_QH25F320_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_ENABLE\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // SST 64Mbit part\r
- //\r
- {\r
- SPI_SST25VF080B_ID1, // VendorId\r
- SF_DEVICE_ID0_25VF064C, // DeviceId 0\r
- SF_DEVICE_ID1_25VF064C, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // NUMONYX 64Mbit part\r
- //\r
- {\r
- SF_VENDOR_ID_NUMONYX, // VendorId\r
- SF_DEVICE_ID0_M25PX64, // DeviceId 0\r
- SF_DEVICE_ID1_M25PX64, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Atmel 64Mbit part\r
- //\r
- {\r
- SF_VENDOR_ID_ATMEL, // VendorId\r
- SF_DEVICE_ID0_AT25DF641, // DeviceId 0\r
- SF_DEVICE_ID1_AT25DF641, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
-\r
- //\r
- // Spansion 64Mbit part\r
- //\r
- {\r
- SF_VENDOR_ID_SPANSION, // VendorId\r
- SF_DEVICE_ID0_S25FL064K, // DeviceId 0\r
- SF_DEVICE_ID1_S25FL064K, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
-\r
- //\r
- // Macronix 64Mbit part bottom boot\r
- //\r
- {\r
- SF_VENDOR_ID_MX, // VendorId\r
- SF_DEVICE_ID0_25L6405D, // DeviceId 0\r
- SF_DEVICE_ID1_25L6405D, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Winbond 64Mbit part bottom boot\r
- //\r
- {\r
- SPI_W25X64_ID1,\r
- SF_DEVICE_ID0_W25QXX,\r
- SF_DEVICE_ID1_W25Q64,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Winbond 64Mbit part bottom boot\r
- //\r
- {\r
- SPI_W25X64_ID1,\r
- SPI_W25X64_ID2,\r
- SPI_W25X64_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Intel 64Mbit part bottom boot\r
- //\r
- {\r
- SPI_QH25F640_ID1,\r
- SPI_QH25F640_ID2,\r
- SPI_QH25F640_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- }\r
-};\r
+++ /dev/null
-/** @file\r
- SPI flash device header file.\r
-\r
- Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _SPI_FLASH_DEVICE_H_\r
-#define _SPI_FLASH_DEVICE_H_\r
-\r
-#include <PiDxe.h>\r
-#include <Protocol/Spi.h>\r
-#include <Protocol/FirmwareVolumeBlock.h>\r
-\r
-//\r
-// Supported SPI Flash Devices\r
-//\r
-typedef enum {\r
- EnumSpiFlash25L3205D, // Macronix 32Mbit part\r
- EnumSpiFlashW25Q32, // Winbond 32Mbit part\r
- EnumSpiFlashW25X32, // Winbond 32Mbit part\r
- EnumSpiFlashAT25DF321, // Atmel 32Mbit part\r
- EnumSpiFlashQH25F320, // Intel 32Mbit part\r
- EnumSpiFlash25VF064C, // SST 64Mbit part\r
- EnumSpiFlashM25PX64, // NUMONYX 64Mbit part\r
- EnumSpiFlashAT25DF641, // Atmel 64Mbit part\r
- EnumSpiFlashS25FL064K, // Spansion 64Mbit part\r
- EnumSpiFlash25L6405D, // Macronix 64Mbit part\r
- EnumSpiFlashW25Q64, // Winbond 64Mbit part\r
- EnumSpiFlashW25X64, // Winbond 64Mbit part\r
- EnumSpiFlashQH25F640, // Intel 64Mbit part\r
- EnumSpiFlashMax\r
-} SPI_FLASH_TYPES_SUPPORTED;\r
-\r
-//\r
-// Flash Device commands\r
-//\r
-// If a supported device uses a command different from the list below, a device specific command\r
-// will be defined just below it's JEDEC id section.\r
-//\r
-#define SPI_COMMAND_WRITE 0x02\r
-#define SPI_COMMAND_WRITE_AAI 0xAD\r
-#define SPI_COMMAND_READ 0x03\r
-#define SPI_COMMAND_ERASE 0x20\r
-#define SPI_COMMAND_WRITE_DISABLE 0x04\r
-#define SPI_COMMAND_READ_S 0x05\r
-#define SPI_COMMAND_WRITE_ENABLE 0x06\r
-#define SPI_COMMAND_READ_ID 0xAB\r
-#define SPI_COMMAND_JEDEC_ID 0x9F\r
-#define SPI_COMMAND_WRITE_S_EN 0x50\r
-#define SPI_COMMAND_WRITE_S 0x01\r
-#define SPI_COMMAND_CHIP_ERASE 0xC7\r
-#define SPI_COMMAND_BLOCK_ERASE 0xD8\r
-\r
-//\r
-// Flash JEDEC device ids\r
-//\r
-// SST 8Mbit part\r
-//\r
-#define SPI_SST25VF080B_ID1 0xBF\r
-#define SPI_SST25VF080B_ID2 0x25\r
-#define SPI_SST25VF080B_ID3 0x8E\r
-//\r
-// SST 16Mbit part\r
-//\r
-#define SPI_SST25VF016B_ID1 0xBF\r
-#define SPI_SST25VF016B_ID2 0x25\r
-#define SPI_SST25V016BF_ID3 0x41\r
-//\r
-// Macronix 32Mbit part\r
-//\r
-// MX25 part does not support WRITE_AAI comand (0xAD)\r
-//\r
-#define SPI_MX25L3205_ID1 0xC2\r
-#define SPI_MX25L3205_ID2 0x20\r
-#define SPI_MX25L3205_ID3 0x16\r
-//\r
-// Intel 32Mbit part bottom boot\r
-//\r
-#define SPI_QH25F320_ID1 0x89\r
-#define SPI_QH25F320_ID2 0x89\r
-#define SPI_QH25F320_ID3 0x12 // 32Mbit bottom boot\r
-//\r
-// Intel 64Mbit part bottom boot\r
-//\r
-#define SPI_QH25F640_ID1 0x89\r
-#define SPI_QH25F640_ID2 0x89\r
-#define SPI_QH25F640_ID3 0x13 // 64Mbit bottom boot\r
-//\r
-// QH part does not support command 0x20 for erase; only 0xD8 (sector erase)\r
-// QH part has 0x40 command for erase of parameter block (8 x 8K blocks at bottom of part)\r
-// 0x40 command ignored if address outside of parameter block range\r
-//\r
-#define SPI_QH25F320_COMMAND_PBLOCK_ERASE 0x40\r
-//\r
-// Winbond 32Mbit part\r
-//\r
-#define SPI_W25X32_ID1 0xEF\r
-#define SPI_W25X32_ID2 0x30 // Memory Type\r
-#define SPI_W25X32_ID3 0x16 // Capacity\r
-#define SF_DEVICE_ID1_W25Q32 0x16\r
-\r
-//\r
-// Winbond 64Mbit part\r
-//\r
-#define SPI_W25X64_ID1 0xEF\r
-#define SPI_W25X64_ID2 0x30 // Memory Type\r
-#define SPI_W25X64_ID3 0x17 // Capacity\r
-#define SF_DEVICE_ID0_W25QXX 0x40\r
-#define SF_DEVICE_ID1_W25Q64 0x17\r
-//\r
-// Winbond 128Mbit part\r
-//\r
-#define SF_DEVICE_ID0_W25Q128 0x40\r
-#define SF_DEVICE_ID1_W25Q128 0x18\r
-\r
-//\r
-// Atmel 32Mbit part\r
-//\r
-#define SPI_AT26DF321_ID1 0x1F\r
-#define SPI_AT26DF321_ID2 0x47 // [7:5]=Family, [4:0]=Density\r
-#define SPI_AT26DF321_ID3 0x00\r
-\r
-#define SF_VENDOR_ID_ATMEL 0x1F\r
-#define SF_DEVICE_ID0_AT25DF641 0x48\r
-#define SF_DEVICE_ID1_AT25DF641 0x00\r
-\r
-//\r
-// SST 8Mbit part\r
-//\r
-#define SPI_SST25VF080B_ID1 0xBF\r
-#define SPI_SST25VF080B_ID2 0x25\r
-#define SPI_SST25VF080B_ID3 0x8E\r
-#define SF_DEVICE_ID0_25VF064C 0x25\r
-#define SF_DEVICE_ID1_25VF064C 0x4B\r
-\r
-//\r
-// SST 16Mbit part\r
-//\r
-#define SPI_SST25VF016B_ID1 0xBF\r
-#define SPI_SST25VF016B_ID2 0x25\r
-#define SPI_SST25V016BF_ID3 0x41\r
-\r
-//\r
-// Winbond 32Mbit part\r
-//\r
-#define SPI_W25X32_ID1 0xEF\r
-#define SPI_W25X32_ID2 0x30 // Memory Type\r
-#define SPI_W25X32_ID3 0x16 // Capacity\r
-\r
-#define SF_VENDOR_ID_MX 0xC2\r
-#define SF_DEVICE_ID0_25L6405D 0x20\r
-#define SF_DEVICE_ID1_25L6405D 0x17\r
-\r
-#define SF_VENDOR_ID_NUMONYX 0x20\r
-#define SF_DEVICE_ID0_M25PX64 0x71\r
-#define SF_DEVICE_ID1_M25PX64 0x17\r
-\r
-//\r
-// Spansion 64Mbit part\r
-//\r
-#define SF_VENDOR_ID_SPANSION 0xEF\r
-#define SF_DEVICE_ID0_S25FL064K 0x40\r
-#define SF_DEVICE_ID1_S25FL064K 0x00\r
-\r
-//\r
-// index for prefix opcodes\r
-//\r
-#define SPI_WREN_INDEX 0 // Prefix Opcode 0: SPI_COMMAND_WRITE_ENABLE\r
-#define SPI_EWSR_INDEX 1 // Prefix Opcode 1: SPI_COMMAND_WRITE_S_EN\r
-#define BIOS_CTRL 0xDC\r
-\r
-#define PFAB_CARD_DEVICE_ID 0x5150\r
-#define PFAB_CARD_VENDOR_ID 0x8086\r
-#define PFAB_CARD_SETUP_REGISTER 0x40\r
-#define PFAB_CARD_SETUP_BYTE 0x0d\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- System Firmware descriptor.\r
-\r
- Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Protocol/FirmwareManagement.h>\r
-#include <Guid/EdkiiSystemFmpCapsule.h>\r
-\r
-#define PACKAGE_VERSION 0xFFFFFFFF\r
-#define PACKAGE_VERSION_STRING L"Unknown"\r
-\r
-#define CURRENT_FIRMWARE_VERSION 0x00000002\r
-#define CURRENT_FIRMWARE_VERSION_STRING L"0x00000002"\r
-#define LOWEST_SUPPORTED_FIRMWARE_VERSION 0x00000001\r
-\r
-#define IMAGE_ID SIGNATURE_64('Q', 'U', 'A', 'R', 'K', '_', 'F', 'd')\r
-#define IMAGE_ID_STRING L"QuarkPlatformFd"\r
-\r
-// PcdSystemFmpCapsuleImageTypeIdGuid\r
-#define IMAGE_TYPE_ID_GUID { 0x62af20c0, 0x7016, 0x424a, { 0x9b, 0xf8, 0x9c, 0xcc, 0x86, 0x58, 0x40, 0x90 } }\r
-\r
-typedef struct {\r
- EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR Descriptor;\r
- // real string data\r
- CHAR16 ImageIdNameStr[sizeof(IMAGE_ID_STRING)/sizeof(CHAR16)];\r
- CHAR16 VersionNameStr[sizeof(CURRENT_FIRMWARE_VERSION_STRING)/sizeof(CHAR16)];\r
- CHAR16 PackageVersionNameStr[sizeof(PACKAGE_VERSION_STRING)/sizeof(CHAR16)];\r
-} IMAGE_DESCRIPTOR;\r
-\r
-IMAGE_DESCRIPTOR mImageDescriptor =\r
-{\r
- {\r
- EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR_SIGNATURE,\r
- sizeof(EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR),\r
- sizeof(IMAGE_DESCRIPTOR),\r
- PACKAGE_VERSION, // PackageVersion\r
- OFFSET_OF (IMAGE_DESCRIPTOR, PackageVersionNameStr), // PackageVersionName\r
- 1, // ImageIndex;\r
- {0x0}, // Reserved\r
- IMAGE_TYPE_ID_GUID, // ImageTypeId;\r
- IMAGE_ID, // ImageId;\r
- OFFSET_OF (IMAGE_DESCRIPTOR, ImageIdNameStr), // ImageIdName;\r
- CURRENT_FIRMWARE_VERSION, // Version;\r
- OFFSET_OF (IMAGE_DESCRIPTOR, VersionNameStr), // VersionName;\r
- {0x0}, // Reserved2\r
- FixedPcdGet32(PcdFlashAreaSize), // Size;\r
- IMAGE_ATTRIBUTE_IMAGE_UPDATABLE |\r
- IMAGE_ATTRIBUTE_RESET_REQUIRED |\r
- IMAGE_ATTRIBUTE_AUTHENTICATION_REQUIRED |\r
- IMAGE_ATTRIBUTE_IN_USE, // AttributesSupported;\r
- IMAGE_ATTRIBUTE_IMAGE_UPDATABLE |\r
- IMAGE_ATTRIBUTE_RESET_REQUIRED |\r
- IMAGE_ATTRIBUTE_AUTHENTICATION_REQUIRED |\r
- IMAGE_ATTRIBUTE_IN_USE, // AttributesSetting;\r
- 0x0, // Compatibilities;\r
- LOWEST_SUPPORTED_FIRMWARE_VERSION, // LowestSupportedImageVersion;\r
- 0x00000000, // LastAttemptVersion;\r
- 0, // LastAttemptStatus;\r
- {0x0}, // Reserved3\r
- 0, // HardwareInstance;\r
- },\r
- // real string data\r
- {IMAGE_ID_STRING},\r
- {CURRENT_FIRMWARE_VERSION_STRING},\r
- {PACKAGE_VERSION_STRING},\r
-};\r
-\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from\r
- // removing the data structure from the executable\r
- //\r
- return (VOID*)&mImageDescriptor;\r
-}\r
+++ /dev/null
-## @file\r
-# System Firmware descriptor.\r
-#\r
-# Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SystemFirmwareDescriptor\r
- FILE_GUID = 90B2B846-CA6D-4D6E-A8D3-C140A8E110AC\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = SystemFirmwareDescriptorPeimEntry\r
-\r
-[Sources]\r
- SystemFirmwareDescriptorPei.c\r
- SystemFirmwareDescriptor.aslc\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- SignedCapsulePkg/SignedCapsulePkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- PeiServicesLib\r
- DebugLib\r
- PeimEntryPoint\r
-\r
-[FixedPcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize\r
-\r
-[Pcd]\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiSystemFirmwareImageDescriptor\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
- System Firmware descriptor producer.\r
-\r
- Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Protocol/FirmwareManagement.h>\r
-#include <Guid/EdkiiSystemFmpCapsule.h>\r
-\r
-/**\r
- Entrypoint for SystemFirmwareDescriptor PEIM.\r
-\r
- @param[in] FileHandle Handle of the file being invoked.\r
- @param[in] PeiServices Describes the list of possible PEI Services.\r
-\r
- @retval EFI_SUCCESS PPI successfully installed.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SystemFirmwareDescriptorPeimEntry (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR *Descriptor;\r
- UINTN Size;\r
- UINTN Index;\r
- UINT32 AuthenticationStatus;\r
-\r
- //\r
- // Search RAW section.\r
- //\r
- Index = 0;\r
- while (TRUE) {\r
- Status = PeiServicesFfsFindSectionData3(EFI_SECTION_RAW, Index, FileHandle, (VOID **)&Descriptor, &AuthenticationStatus);\r
- if (EFI_ERROR(Status)) {\r
- // Should not happen, must something wrong in FDF.\r
- ASSERT(FALSE);\r
- return EFI_NOT_FOUND;\r
- }\r
- if (Descriptor->Signature == EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR_SIGNATURE) {\r
- break;\r
- }\r
- Index++;\r
- }\r
-\r
- DEBUG((DEBUG_INFO, "EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR size - 0x%x\n", Descriptor->Length));\r
-\r
- Size = Descriptor->Length;\r
- PcdSetPtrS (PcdEdkiiSystemFirmwareImageDescriptor, &Size, Descriptor);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-#\r
-# Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Head]\r
-NumOfUpdate = 4\r
-NumOfRecovery = 2\r
-Update0 = QuarkFvMain\r
-Update1 = QuarkFvBinary\r
-Update2 = QuarkFvRecovery\r
-Update3 = QuarkFvNvRam\r
-Recovery0 = QuarkFvMain\r
-Recovery1 = QuarkFvPayload\r
-\r
-[QuarkFvPayload]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00400000 # Base address offset on flash\r
-Length = 0x00100000 # Length\r
-ImageOffset = 0x00400000 # Image offset of this SystemFirmware image\r
-FileGuid = 14D83A59-A810-4556-8192-1C0A593C065C # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[QuarkFvMain]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00500000 # Base address offset on flash\r
-Length = 0x001E0000 # Length\r
-ImageOffset = 0x00500000 # Image offset of this SystemFirmware image\r
-FileGuid = 14D83A59-A810-4556-8192-1C0A593C065C # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[QuarkFvNvRam]\r
-FirmwareType = 1 # NvRam\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x006E0000 # Base address offset on flash\r
-Length = 0x00020000 # Length\r
-ImageOffset = 0x006E0000 # Image offset of this SystemFirmware image\r
-FileGuid = 14D83A59-A810-4556-8192-1C0A593C065C # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[QuarkFvBinary]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00700000 # Base address offset on flash\r
-Length = 0x00010000 # Length\r
-ImageOffset = 0x00700000 # Image offset of this SystemFirmware image\r
-FileGuid = 14D83A59-A810-4556-8192-1C0A593C065C # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[QuarkFvRecovery]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00710000 # Base address offset on flash\r
-Length = 0x000F0000 # Length\r
-ImageOffset = 0x00710000 # Image offset of this SystemFirmware image\r
-FileGuid = 14D83A59-A810-4556-8192-1C0A593C065C # PcdEdkiiSystemFirmwareFileGuid\r
-\r
+++ /dev/null
-/** @file\r
-Capsule on Data CD GUID.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-This is the contract between the recovery module and device recovery module\r
-in order to convey the name of a given recovery module type\r
-\r
-**/\r
-\r
-#ifndef _CAPSULE_ON_DATA_CD_H\r
-#define _CAPSULE_ON_DATA_CD_H\r
-\r
-#define PEI_CAPSULE_ON_DATA_CD_GUID \\r
- { \\r
- 0x5cac0099, 0x0dc9, 0x48e5, {0x80, 0x68, 0xbb, 0x95, 0xf5, 0x40, 0x0a, 0x9f } \\r
- };\r
-\r
-extern EFI_GUID gPeiCapsuleOnDataCDGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Capsule on Fat Floppy Disk GUID.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-This is the contract between the recovery module and device recovery module\r
-in order to convey the name of a given recovery module type\r
-\r
-**/\r
-\r
-#ifndef _CAPSULE_ON_FAT_FLOPPY_DISK_H\r
-#define _CAPSULE_ON_FAT_FLOPPY_DISK_H\r
-\r
-#define PEI_CAPSULE_ON_FAT_FLOPPY_DISK_GUID \\r
- { \\r
- 0x2e3d2e75, 0x9b2e, 0x412d, {0xb4, 0xb1, 0x70, 0x41, 0x6b, 0x87, 0x0, 0xff }\\r
- };\r
-\r
-extern EFI_GUID gPeiCapsuleOnFatFloppyDiskGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Capsule on Fat Ide Disk GUID.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-This is the contract between the recovery module and device recovery module\r
-in order to convey the name of a given recovery module type\r
-\r
-**/\r
-\r
-#ifndef _CAPSULE_ON_FAT_IDE_DISK_H\r
-#define _CAPSULE_ON_FAT_IDE_DISK_H\r
-\r
-#define PEI_CAPSULE_ON_FAT_IDE_DISK_GUID \\r
- { \\r
- 0xb38573b6, 0x6200, 0x4ac5, {0xb5, 0x1d, 0x82, 0xe6, 0x59, 0x38, 0xd7, 0x83 }\\r
- };\r
-\r
-extern EFI_GUID gPeiCapsuleOnFatIdeDiskGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Capsule on Fat Usb Disk GUID.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-This is the contract between the recovery module and device recovery module\r
-in order to convey the name of a given recovery module type\r
-\r
-**/\r
-\r
-#ifndef _PEI_CAPSULE_ON_FAT_USB_DISK_H\r
-#define _PEI_CAPSULE_ON_FAT_USB_DISK_H\r
-\r
-#define PEI_CAPSULE_ON_FAT_USB_DISK_GUID \\r
- { \\r
- 0x0ffbce19, 0x324c, 0x4690, {0xa0, 0x09, 0x98, 0xc6, 0xae, 0x2e, 0xb1, 0x86 } \\r
- };\r
-\r
-extern EFI_GUID gPeiCapsuleOnFatUsbDiskGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Define a GUID name for GUID HOB which is used to pass Memory\r
-Configuration Data information to different modules.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _MEMORY_CONFIG_DATA_H_\r
-#define _MEMORY_CONFIG_DATA_H_\r
-\r
-#define EFI_MEMORY_CONFIG_DATA_GUID \\r
- { \\r
- 0x80dbd530, 0xb74c, 0x4f11, {0x8c, 0x03, 0x41, 0x86, 0x65, 0x53, 0x28, 0x31 } \\r
- }\r
-\r
-#define EFI_MEMORY_CONFIG_DATA_NAME L"MemoryConfig"\r
-\r
-extern EFI_GUID gEfiMemoryConfigDataGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Capsule format guid for Quark capsule image.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _QUARK_CAPSULE_GUID_H_\r
-#define _QUARK_CAPSULE_GUID_H_\r
-\r
-#define QUARK_CAPSULE_GUID \\r
- { 0xd400d1e4, 0xa314, 0x442b, { 0x89, 0xed, 0xa9, 0x2e, 0x4c, 0x81, 0x97, 0xcb } }\r
-\r
-#define SMI_INPUT_UPDATE_CAP 0x27\r
-#define SMI_INPUT_GET_CAP 0x28\r
-\r
-#define SMI_CAP_FUNCTION 0xEF\r
-\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT64 Address;\r
- UINT32 BufferOffset;\r
- UINT32 Size;\r
- UINT32 Flags;\r
- UINT32 Reserved;\r
-} CAPSULE_FRAGMENT;\r
-\r
-typedef struct {\r
- UINTN CapsuleLocation; // Top of the capsule that point to structure CAPSULE_FRAGMENT\r
- UINTN CapsuleSize; // Size of the capsule\r
- EFI_STATUS Status; // Returned status\r
-} CAPSULE_INFO_PACKET;\r
-\r
-typedef struct {\r
- UINTN BlocksCompleted; // # of blocks processed\r
- UINTN TotalBlocks; // Total # of blocks to be processed\r
- EFI_STATUS Status; // returned status\r
-} UPDATE_STATUS_PACKET;\r
-#pragma pack()\r
-\r
-extern EFI_GUID gEfiQuarkCapsuleGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Guid and variable name used to trigger quark lock of specific UEFI variables.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _QUARK_VARIABLE_LOCK_GUID_H_\r
-#define _QUARK_VARIABLE_LOCK_GUID_H_\r
-\r
-#define QUARK_VARIABLE_LOCK_GUID \\r
- { \\r
- 0xeef749c2, 0xc047, 0x4d6e, { 0xb1, 0xbc, 0xd3, 0x6e, 0xb3, 0xa5, 0x55, 0x9c } \\r
- }\r
-\r
-#define QUARK_VARIABLE_LOCK_NAME L"QuarkVariableLock"\r
-\r
-extern EFI_GUID gQuarkVariableLockGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-GUIDs used for System Non Volatile HOB entries in the in the HOB list and FV Guids carrying\r
-the System specific information.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _SYSTEM_NV_DATA_HOB_GUID_H_\r
-#define _SYSTEM_NV_DATA_HOB_GUID_H_\r
-\r
-#define EFI_SYSTEM_NV_DATA_HOB_GUID \\r
- {0xd6e5092d, 0xc7b2, 0x4872, {0xaf, 0x66, 0xfd, 0xc0, 0xe6, 0xf9, 0x5e, 0x78}}\r
-\r
-typedef struct {\r
- EFI_GUID SystemNvDataHobGuid;\r
- EFI_GUID SystemNvDataFvGuid;\r
- EFI_LBA StartLba;\r
- UINTN StartLbaOffset;\r
- EFI_LBA EndLba;\r
- UINTN EndLbaOffset;\r
- UINT32 DataTypeSignature;\r
-} NV_SYSTEM_DATA_GUID_TYPE;\r
-\r
-extern EFI_GUID gEfiSystemNvDataHobGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-PlatformHelperLib function prototype definitions.\r
-\r
-Copyright (c) 2013 - 2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __PLATFORM_HELPER_LIB_H__\r
-#define __PLATFORM_HELPER_LIB_H__\r
-\r
-#include "Platform.h"\r
-\r
-//\r
-// Function prototypes for routines exported by this library.\r
-//\r
-\r
-/**\r
- Find pointer to RAW data in Firmware volume file.\r
-\r
- @param FvNameGuid Firmware volume to search. If == NULL search all.\r
- @param FileNameGuid Firmware volume file to search for.\r
- @param SectionData Pointer to RAW data section of found file.\r
- @param SectionDataSize Pointer to UNITN to get size of RAW data.\r
-\r
- @retval EFI_SUCCESS Raw Data found.\r
- @retval EFI_INVALID_PARAMETER FileNameGuid == NULL.\r
- @retval EFI_NOT_FOUND Firmware volume file not found.\r
- @retval EFI_UNSUPPORTED Unsupported in current enviroment (PEI or DXE).\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformFindFvFileRawDataSection (\r
- IN CONST EFI_GUID *FvNameGuid OPTIONAL,\r
- IN CONST EFI_GUID *FileNameGuid,\r
- OUT VOID **SectionData,\r
- OUT UINTN *SectionDataSize\r
- );\r
-\r
-/**\r
- Find free spi protect register and write to it to protect a flash region.\r
-\r
- @param DirectValue Value to directly write to register.\r
- if DirectValue == 0 the use Base & Length below.\r
- @param BaseAddress Base address of region in Flash Memory Map.\r
- @param Length Length of region to protect.\r
-\r
- @retval EFI_SUCCESS Free spi protect register found & written.\r
- @retval EFI_NOT_FOUND Free Spi protect register not found.\r
- @retval EFI_DEVICE_ERROR Unable to write to spi protect register.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformWriteFirstFreeSpiProtect (\r
- IN CONST UINT32 DirectValue,\r
- IN CONST UINT32 BaseAddress,\r
- IN CONST UINT32 Length\r
- );\r
-\r
-/**\r
- Lock legacy SPI static configuration information.\r
-\r
- Function will assert if unable to lock config.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformFlashLockConfig (\r
- VOID\r
- );\r
-\r
-/**\r
- Lock regions and config of SPI flash given the policy for this platform.\r
-\r
- Function will assert if unable to lock regions or config.\r
-\r
- @param PreBootPolicy If TRUE do Pre Boot Flash Lock Policy.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformFlashLockPolicy (\r
- IN CONST BOOLEAN PreBootPolicy\r
- );\r
-\r
-/** Check if System booted with recovery Boot Stage1 image.\r
-\r
- @retval TRUE If system booted with recovery Boot Stage1 image.\r
- @retval FALSE If system booted with normal stage1 image.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-PlatformIsBootWithRecoveryStage1 (\r
- VOID\r
- );\r
-\r
-/**\r
- Clear SPI Protect registers.\r
-\r
- @retval EFI_SUCESS SPI protect registers cleared.\r
- @retval EFI_ACCESS_DENIED Unable to clear SPI protect registers.\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformClearSpiProtect (\r
- VOID\r
- );\r
-\r
-/**\r
- Determine if an SPI address range is protected.\r
-\r
- @param SpiBaseAddress Base of SPI range.\r
- @param Length Length of SPI range.\r
-\r
- @retval TRUE Range is protected.\r
- @retval FALSE Range is not protected.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-PlatformIsSpiRangeProtected (\r
- IN CONST UINT32 SpiBaseAddress,\r
- IN CONST UINT32 Length\r
- );\r
-\r
-/**\r
- Set Legacy GPIO Level\r
-\r
- @param LevelRegOffset GPIO level register Offset from GPIO Base Address.\r
- @param GpioNum GPIO bit to change.\r
- @param HighLevel If TRUE set GPIO High else Set GPIO low.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformLegacyGpioSetLevel (\r
- IN CONST UINT32 LevelRegOffset,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST BOOLEAN HighLevel\r
- );\r
-\r
-/**\r
- Get Legacy GPIO Level\r
-\r
- @param LevelRegOffset GPIO level register Offset from GPIO Base Address.\r
- @param GpioNum GPIO bit to check.\r
-\r
- @retval TRUE If bit is SET.\r
- @retval FALSE If bit is CLEAR.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-PlatformLegacyGpioGetLevel (\r
- IN CONST UINT32 LevelRegOffset,\r
- IN CONST UINT32 GpioNum\r
- );\r
-\r
-/**\r
- Set the direction of Pcal9555 IO Expander GPIO pin.\r
-\r
- @param Pcal9555SlaveAddr I2c Slave address of Pcal9555 Io Expander.\r
- @param GpioNum Gpio direction to configure - values 0-7 for Port0\r
- and 8-15 for Port1.\r
- @param CfgAsInput If TRUE set pin direction as input else set as output.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPcal9555GpioSetDir (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST BOOLEAN CfgAsInput\r
- );\r
-\r
-/**\r
- Set the level of Pcal9555 IO Expander GPIO high or low.\r
-\r
- @param Pcal9555SlaveAddr I2c Slave address of Pcal9555 Io Expander.\r
- @param GpioNum Gpio to change values 0-7 for Port0 and 8-15\r
- for Port1.\r
- @param HighLevel If TRUE set pin high else set pin low.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPcal9555GpioSetLevel (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST BOOLEAN HighLevel\r
- );\r
-\r
-/**\r
-\r
- Enable pull-up/pull-down resistors of Pcal9555 GPIOs.\r
-\r
- @param Pcal9555SlaveAddr I2c Slave address of Pcal9555 Io Expander.\r
- @param GpioNum Gpio to change values 0-7 for Port0 and 8-15\r
- for Port1.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPcal9555GpioEnablePull (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum\r
- );\r
-\r
-/**\r
-\r
- Disable pull-up/pull-down resistors of Pcal9555 GPIOs.\r
-\r
- @param Pcal9555SlaveAddr I2c Slave address of Pcal9555 Io Expander.\r
- @param GpioNum Gpio to change values 0-7 for Port0 and 8-15\r
- for Port1.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPcal9555GpioDisablePull (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-PlatformPcal9555GpioGetState (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum\r
- );\r
-\r
-/**\r
- Init platform LEDs into known state.\r
-\r
- @param PlatformType Executing platform type.\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformLedInit (\r
- IN CONST EFI_PLATFORM_TYPE Type\r
- );\r
-\r
-/**\r
- Turn on or off platform flash update LED.\r
-\r
- @param PlatformType Executing platform type.\r
- @param TurnOn If TRUE turn on else turn off.\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformFlashUpdateLed (\r
- IN CONST EFI_PLATFORM_TYPE Type,\r
- IN CONST BOOLEAN TurnOn\r
- );\r
-\r
-#endif // #ifndef __PLATFORM_HELPER_LIB_H__\r
+++ /dev/null
-/** @file\r
-PlatformPcieHelperLib function prototype definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __PLATFORM_PCIE_HELPER_LIB_H__\r
-#define __PLATFORM_PCIE_HELPER_LIB_H__\r
-\r
-#include "Platform.h"\r
-\r
-//\r
-// Function prototypes for routines exported by this library.\r
-//\r
-\r
-/**\r
- Platform assert PCI express PERST# signal.\r
-\r
- @param PlatformType See EFI_PLATFORM_TYPE enum definitions.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPERSTAssert (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- );\r
-\r
-/**\r
- Platform de assert PCI express PERST# signal.\r
-\r
- @param PlatformType See EFI_PLATFORM_TYPE enum definitions.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPERSTDeAssert (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- );\r
-\r
-/** Early initialisation of the PCIe controller.\r
-\r
- @param PlatformType See EFI_PLATFORM_TYPE enum definitions.\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformPciExpressEarlyInit (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- );\r
-\r
-#endif // #ifndef __PLATFORM_PCIE_HELPER_LIB_H__\r
+++ /dev/null
-/** @file\r
-Definition for Pcal9555 I2c IO Expander.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef __PCAL9555_H__\r
-#define __PCAL9555_H__\r
-\r
-#define PCAL9555_REG_IN_PORT0 0x00\r
-#define PCAL9555_REG_IN_PORT1 0x01\r
-#define PCAL9555_REG_OUT_PORT0 0x02\r
-#define PCAL9555_REG_OUT_PORT1 0x03\r
-#define PCAL9555_REG_CFG_PORT0 0x06\r
-#define PCAL9555_REG_CFG_PORT1 0x07\r
-\r
-#define PCAL9555_REG_PULL_EN_PORT0 0x46\r
-#define PCAL9555_REG_PULL_EN_PORT1 0x47\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Quark platform specific information.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#include "Uefi.h"\r
-\r
-#ifndef __PLATFORM_H__\r
-#define __PLATFORM_H__\r
-\r
-//\r
-// Constant definition\r
-//\r
-#define MAX_SMRAM_RANGES 4\r
-#define MAX_NODE 1\r
-\r
-#define QUARK_STAGE1_IMAGE_TYPE_MASK 0xF0\r
-#define QUARK_STAGE1_BOOT_IMAGE_TYPE 0x00 // Stage1 Boot images 0x00 -> 0x0F.\r
-#define QUARK_STAGE1_RECOVERY_IMAGE_TYPE 0x10 // Stage1 Recovery images 0x10 -> 0x1F.\r
-\r
-#define QUARK_BOOTROM_BASE_ADDRESS 0xFFFE0000 // Base address of Quark ROM in memory map.\r
-#define QUARK_BOOTROM_SIZE_BYTES 0x20000 // Quark ROM is 128KB.\r
-#define SMM_DEFAULT_SMBASE 0x30000 // Default SMBASE address.\r
-#define SMM_DEFAULT_SMBASE_SIZE_BYTES 0x10000 // Size in bytes of default SMRAM.\r
-\r
-//\r
-// Gpio to be used to assert / deassert PCI express PERST# signal.\r
-//\r
-#define PCIEXP_PERST_RESUMEWELL_GPIO 3\r
-\r
-//\r
-// Minimum time in microseconds for assertion of PERST# signal.\r
-//\r
-#define PCIEXP_PERST_MIN_ASSERT_US 100\r
-\r
-//\r
-// Microsecond delay post issueing common lane reset.\r
-//\r
-#define PCIEXP_DELAY_US_POST_CMNRESET_RESET 1\r
-\r
-//\r
-// Microsecond delay to wait for PLL to lock.\r
-//\r
-#define PCIEXP_DELAY_US_WAIT_PLL_LOCK 80\r
-\r
-//\r
-// Microsecond delay post issueing sideband interface reset.\r
-//\r
-#define PCIEXP_DELAY_US_POST_SBI_RESET 20\r
-\r
-//\r
-// Microsecond delay post deasserting PERST#.\r
-//\r
-#define PCIEXP_DELAY_US_POST_PERST_DEASSERT 10\r
-\r
-//\r
-// Catastrophic Trip point in degrees Celsius for this platform.\r
-//\r
-#define PLATFORM_CATASTROPHIC_TRIP_CELSIUS 105\r
-\r
-//\r
-// Platform flash update LED common definitions.\r
-//\r
-#define PLATFORM_FLASH_UPDATE_LED_TOGGLE_COUNT 7\r
-#define PLATFORM_FLASH_UPDATE_LED_TOGGLE_DELTA (1000 * 1000) // In Microseconds for EFI_STALL.\r
-\r
-//\r
-// This structure stores the base and size of the ACPI reserved memory used when\r
-// resuming from S3. This region must be allocated by the platform code.\r
-//\r
-typedef struct {\r
- UINT32 AcpiReservedMemoryBase;\r
- UINT32 AcpiReservedMemorySize;\r
- UINT32 SystemMemoryLength;\r
-} RESERVED_ACPI_S3_RANGE;\r
-\r
-#define RESERVED_ACPI_S3_RANGE_OFFSET (EFI_PAGE_SIZE - sizeof (RESERVED_ACPI_S3_RANGE))\r
-\r
-//\r
-// Define valid platform types.\r
-// First add value before TypePlatformMax in EFI_PLATFORM_TYPE definition\r
-// and then add string description to end of EFI_PLATFORM_TYPE_NAME_TABLE_DEFINITION.\r
-// Value shown for supported platforms to help sanity checking with build tools\r
-// and ACPI method usage.\r
-//\r
-typedef enum {\r
- TypeUnknown = 0, // !!! SHOULD BE THE FIRST ENTRY !!!\r
- QuarkEmulation = 1,\r
- ClantonPeakSVP = 2,\r
- KipsBay = 3,\r
- CrossHill = 4,\r
- ClantonHill = 5,\r
- Galileo = 6,\r
- TypePlatformRsv7 = 7,\r
- GalileoGen2 = 8,\r
- TypePlatformMax // !!! SHOULD BE THE LAST ENTRY !!!\r
-} EFI_PLATFORM_TYPE;\r
-\r
-#define EFI_PLATFORM_TYPE_NAME_TABLE_DEFINITION \\r
- L"TypeUnknown",\\r
- L"QuarkEmulation",\\r
- L"ClantonPeakSVP",\\r
- L"KipsBay",\\r
- L"CrossHill",\\r
- L"ClantonHill",\\r
- L"Galileo",\\r
- L"TypePlatformRsv7",\\r
- L"GalileoGen2",\\r
-\r
-typedef struct {\r
- UINT32 EntryOffset;\r
- UINT8 ImageIndex;\r
-} QUARK_EDKII_STAGE1_HEADER;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Board config definitions for each of the boards supported by this platform\r
-package.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#include "Platform.h"\r
-\r
-#ifndef __PLATFORM_BOARDS_H__\r
-#define __PLATFORM_BOARDS_H__\r
-\r
-//\r
-// Constant definition\r
-//\r
-\r
-//\r
-// Default resume well TPM reset.\r
-//\r
-#define PLATFORM_RESUMEWELL_TPM_RST_GPIO 5\r
-\r
-//\r
-// Basic Configs for GPIO table definitions.\r
-//\r
-#define NULL_LEGACY_GPIO_INITIALIZER {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}\r
-#define ALL_INPUT_LEGACY_GPIO_INITIALIZER {0x03,0x03,0x00,0x00,0x00,0x00,0x00,0x03,0x00,0x3f,0x3f,0x00,0x00,0x00,0x00,0x00,0x3f,0x00}\r
-#define QUARK_EMULATION_LEGACY_GPIO_INITIALIZER ALL_INPUT_LEGACY_GPIO_INITIALIZER\r
-#define CLANTON_PEAK_SVP_LEGACY_GPIO_INITIALIZER {0x03,0x03,0x00,0x00,0x00,0x00,0x00,0x03,0x00,0x3f,0x3f,0x00,0x00,0x3f,0x3f,0x00,0x3f,0x00}\r
-#define KIPS_BAY_LEGACY_GPIO_INITIALIZER {0x03,0x03,0x00,0x00,0x00,0x00,0x00,0x03,0x00,0x3f,0x25,0x10,0x00,0x00,0x00,0x00,0x3f,0x00}\r
-#define CROSS_HILL_LEGACY_GPIO_INITIALIZER {0x03,0x03,0x00,0x00,0x00,0x00,0x00,0x03,0x00,0x3f,0x03,0x10,0x00,0x03,0x03,0x00,0x3f,0x00}\r
-#define CLANTON_HILL_LEGACY_GPIO_INITIALIZER {0x03,0x03,0x00,0x00,0x00,0x00,0x00,0x03,0x00,0x3f,0x06,0x10,0x00,0x04,0x04,0x00,0x3f,0x00}\r
-#define GALILEO_LEGACY_GPIO_INITIALIZER {0x03,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0x00,0x3f,0x21,0x14,0x00,0x00,0x00,0x00,0x3f,0x00}\r
-#define GALILEO_GEN2_LEGACY_GPIO_INITIALIZER {0x03,0x03,0x00,0x00,0x00,0x00,0x00,0x03,0x00,0x3f,0x1c,0x02,0x00,0x00,0x00,0x00,0x3f,0x00}\r
-\r
-#define NULL_GPIO_CONTROLLER_INITIALIZER {0,0,0,0,0,0,0,0}\r
-#define ALL_INPUT_GPIO_CONTROLLER_INITIALIZER NULL_GPIO_CONTROLLER_INITIALIZER\r
-#define QUARK_EMULATION_GPIO_CONTROLLER_INITIALIZER NULL_GPIO_CONTROLLER_INITIALIZER\r
-#define CLANTON_PEAK_SVP_GPIO_CONTROLLER_INITIALIZER NULL_GPIO_CONTROLLER_INITIALIZER\r
-#define KIPS_BAY_GPIO_CONTROLLER_INITIALIZER {0x05,0x05,0,0,0,0,0,0}\r
-#define CROSS_HILL_GPIO_CONTROLLER_INITIALIZER {0x0D,0x2D,0,0,0,0,0,0}\r
-#define CLANTON_HILL_GPIO_CONTROLLER_INITIALIZER {0x01,0x39,0,0,0,0,0,0}\r
-#define GALILEO_GPIO_CONTROLLER_INITIALIZER {0x05,0x15,0,0,0,0,0,0}\r
-#define GALILEO_GEN2_GPIO_CONTROLLER_INITIALIZER {0x05,0x05,0,0,0,0,0,0}\r
-\r
-//\r
-// Legacy Gpio to be used to assert / deassert PCI express PERST# signal\r
-// on Galileo Gen 2 platform.\r
-//\r
-#define GALILEO_GEN2_PCIEXP_PERST_RESUMEWELL_GPIO 0\r
-\r
-//\r
-// Io expander slave address.\r
-//\r
-\r
-//\r
-// On Galileo value of Jumper J2 determines slave address of io expander.\r
-//\r
-#define GALILEO_DETERMINE_IOEXP_SLA_RESUMEWELL_GPIO 5\r
-#define GALILEO_IOEXP_J2HI_7BIT_SLAVE_ADDR 0x20\r
-#define GALILEO_IOEXP_J2LO_7BIT_SLAVE_ADDR 0x21\r
-\r
-//\r
-// Three IO Expmanders at fixed addresses on Galileo Gen2.\r
-//\r
-#define GALILEO_GEN2_IOEXP0_7BIT_SLAVE_ADDR 0x25\r
-#define GALILEO_GEN2_IOEXP1_7BIT_SLAVE_ADDR 0x26\r
-#define GALILEO_GEN2_IOEXP2_7BIT_SLAVE_ADDR 0x27\r
-\r
-//\r
-// Led GPIOs for flash update / recovery.\r
-//\r
-#define GALILEO_FLASH_UPDATE_LED_RESUMEWELL_GPIO 1\r
-#define GALILEO_GEN2_FLASH_UPDATE_LED_RESUMEWELL_GPIO 5\r
-\r
-//\r
-// Legacy GPIO config struct for each element in PLATFORM_LEGACY_GPIO_TABLE_DEFINITION.\r
-//\r
-typedef struct {\r
- UINT32 CoreWellEnable; ///< Value for QNC NC Reg R_QNC_GPIO_CGEN_CORE_WELL.\r
- UINT32 CoreWellIoSelect; ///< Value for QNC NC Reg R_QNC_GPIO_CGIO_CORE_WELL.\r
- UINT32 CoreWellLvlForInputOrOutput; ///< Value for QNC NC Reg R_QNC_GPIO_CGLVL_CORE_WELL.\r
- UINT32 CoreWellTriggerPositiveEdge; ///< Value for QNC NC Reg R_QNC_GPIO_CGTPE_CORE_WELL.\r
- UINT32 CoreWellTriggerNegativeEdge; ///< Value for QNC NC Reg R_QNC_GPIO_CGTNE_CORE_WELL.\r
- UINT32 CoreWellGPEEnable; ///< Value for QNC NC Reg R_QNC_GPIO_CGGPE_CORE_WELL.\r
- UINT32 CoreWellSMIEnable; ///< Value for QNC NC Reg R_QNC_GPIO_CGSMI_CORE_WELL.\r
- UINT32 CoreWellTriggerStatus; ///< Value for QNC NC Reg R_QNC_GPIO_CGTS_CORE_WELL.\r
- UINT32 CoreWellNMIEnable; ///< Value for QNC NC Reg R_QNC_GPIO_CGNMIEN_CORE_WELL.\r
- UINT32 ResumeWellEnable; ///< Value for QNC NC Reg R_QNC_GPIO_RGEN_RESUME_WELL.\r
- UINT32 ResumeWellIoSelect; ///< Value for QNC NC Reg R_QNC_GPIO_RGIO_RESUME_WELL.\r
- UINT32 ResumeWellLvlForInputOrOutput;///< Value for QNC NC Reg R_QNC_GPIO_RGLVL_RESUME_WELL.\r
- UINT32 ResumeWellTriggerPositiveEdge;///< Value for QNC NC Reg R_QNC_GPIO_RGTPE_RESUME_WELL.\r
- UINT32 ResumeWellTriggerNegativeEdge;///< Value for QNC NC Reg R_QNC_GPIO_RGTNE_RESUME_WELL.\r
- UINT32 ResumeWellGPEEnable; ///< Value for QNC NC Reg R_QNC_GPIO_RGGPE_RESUME_WELL.\r
- UINT32 ResumeWellSMIEnable; ///< Value for QNC NC Reg R_QNC_GPIO_RGSMI_RESUME_WELL.\r
- UINT32 ResumeWellTriggerStatus; ///< Value for QNC NC Reg R_QNC_GPIO_RGTS_RESUME_WELL.\r
- UINT32 ResumeWellNMIEnable; ///< Value for QNC NC Reg R_QNC_GPIO_RGNMIEN_RESUME_WELL.\r
-} BOARD_LEGACY_GPIO_CONFIG;\r
-\r
-//\r
-// GPIO controller config struct for each element in PLATFORM_GPIO_CONTROLLER_CONFIG_DEFINITION.\r
-//\r
-typedef struct {\r
- UINT32 PortADR; ///< Value for IOH REG GPIO_SWPORTA_DR.\r
- UINT32 PortADir; ///< Value for IOH REG GPIO_SWPORTA_DDR.\r
- UINT32 IntEn; ///< Value for IOH REG GPIO_INTEN.\r
- UINT32 IntMask; ///< Value for IOH REG GPIO_INTMASK.\r
- UINT32 IntType; ///< Value for IOH REG GPIO_INTTYPE_LEVEL.\r
- UINT32 IntPolarity; ///< Value for IOH REG GPIO_INT_POLARITY.\r
- UINT32 Debounce; ///< Value for IOH REG GPIO_DEBOUNCE.\r
- UINT32 LsSync; ///< Value for IOH REG GPIO_LS_SYNC.\r
-} BOARD_GPIO_CONTROLLER_CONFIG;\r
-\r
-///\r
-/// Table of BOARD_LEGACY_GPIO_CONFIG structures for each board supported\r
-/// by this platform package.\r
-/// Table indexed with EFI_PLATFORM_TYPE enum value.\r
-///\r
-#define PLATFORM_LEGACY_GPIO_TABLE_DEFINITION \\r
- /* EFI_PLATFORM_TYPE - TypeUnknown*/\\r
- NULL_LEGACY_GPIO_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - QuarkEmulation*/\\r
- QUARK_EMULATION_LEGACY_GPIO_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - ClantonPeakSVP*/\\r
- CLANTON_PEAK_SVP_LEGACY_GPIO_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - KipsBay*/\\r
- KIPS_BAY_LEGACY_GPIO_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - CrossHill*/\\r
- CROSS_HILL_LEGACY_GPIO_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - ClantonHill*/\\r
- CLANTON_HILL_LEGACY_GPIO_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - Galileo*/\\r
- GALILEO_LEGACY_GPIO_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - TypePlatformRsv7*/\\r
- NULL_LEGACY_GPIO_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - GalileoGen2*/\\r
- GALILEO_GEN2_LEGACY_GPIO_INITIALIZER,\\r
-\r
-///\r
-/// Table of BOARD_GPIO_CONTROLLER_CONFIG structures for each board\r
-/// supported by this platform package.\r
-/// Table indexed with EFI_PLATFORM_TYPE enum value.\r
-///\r
-#define PLATFORM_GPIO_CONTROLLER_CONFIG_DEFINITION \\r
- /* EFI_PLATFORM_TYPE - TypeUnknown*/\\r
- NULL_GPIO_CONTROLLER_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - QuarkEmulation*/\\r
- QUARK_EMULATION_GPIO_CONTROLLER_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - ClantonPeakSVP*/\\r
- CLANTON_PEAK_SVP_GPIO_CONTROLLER_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - KipsBay*/\\r
- KIPS_BAY_GPIO_CONTROLLER_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - CrossHill*/\\r
- CROSS_HILL_GPIO_CONTROLLER_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - ClantonHill*/\\r
- CLANTON_HILL_GPIO_CONTROLLER_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - Galileo*/\\r
- GALILEO_GPIO_CONTROLLER_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - TypePlatformRsv7 */\\r
- NULL_GPIO_CONTROLLER_INITIALIZER,\\r
- /* EFI_PLATFORM_TYPE - GalileoGen2*/\\r
- GALILEO_GEN2_GPIO_CONTROLLER_INITIALIZER,\\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Definition of the global NVS area protocol. This protocol\r
-publishes the address and format of a global ACPI NVS buffer\r
-used as a communications buffer between SMM code and ASL code.\r
-The format is derived from the ACPI reference code, version 0.95.\r
-Note: Data structures defined in this protocol are not naturally aligned.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _GLOBAL_NVS_AREA_H_\r
-#define _GLOBAL_NVS_AREA_H_\r
-\r
-//\r
-// Forward reference for pure ANSI compatability\r
-//\r
-\r
-typedef struct _EFI_GLOBAL_NVS_AREA_PROTOCOL EFI_GLOBAL_NVS_AREA_PROTOCOL;\r
-\r
-//\r
-// Global NVS Area Protocol GUID\r
-//\r
-#define EFI_GLOBAL_NVS_AREA_PROTOCOL_GUID \\r
-{ 0x74e1e48, 0x8132, 0x47a1, {0x8c, 0x2c, 0x3f, 0x14, 0xad, 0x9a, 0x66, 0xdc} }\r
-\r
-\r
-//\r
-// Global NVS Area definition\r
-//\r
-#pragma pack (1)\r
-typedef struct {\r
- //\r
- // Miscellaneous Dynamic Values\r
- //\r
- UINT32 OperatingSystemType; // Os type indicator\r
- UINT32 Cfgd; // System configuration description\r
- UINT32 HpetEnable;\r
-\r
- UINT32 Pm1blkIoBaseAddress;\r
- UINT32 PmbaIoBaseAddress;\r
- UINT32 Gpe0blkIoBaseAddress;\r
- UINT32 GbaIoBaseAddress;\r
-\r
- UINT32 SmbaIoBaseAddress;\r
- UINT32 Reserved1;\r
- UINT32 WdtbaIoBaseAddress;\r
-\r
- UINT32 HpetBaseAddress;\r
- UINT32 HpetSize;\r
- UINT32 PciExpressBaseAddress;\r
- UINT32 PciExpressSize;\r
-\r
- UINT32 RcbaMmioBaseAddress;\r
- UINT32 RcbaMmioSize;\r
- UINT32 IoApicBaseAddress;\r
- UINT32 IoApicSize;\r
-\r
- UINT32 TpmPresent;\r
- UINT32 DBG2Present;\r
- UINT32 PlatformType; // Set to one of EFI_PLATFORM_TYPE enums.\r
- UINT32 AlternateSla; // If TRUE use alternate I2C Slave addresses.\r
-\r
- UINT8 Reserved[512 - 4 * 22]; // Total 512 Bytes\r
-} EFI_GLOBAL_NVS_AREA;\r
-#pragma pack ()\r
-\r
-//\r
-// Global NVS Area Protocol\r
-//\r
-struct _EFI_GLOBAL_NVS_AREA_PROTOCOL {\r
- EFI_GLOBAL_NVS_AREA *Area;\r
-};\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gEfiGlobalNvsAreaProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This protocol indicates that the platform SPI interface is ready for use.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _PLATFORM_SPI_READY_H_\r
-#define _PLATFORM_SPI_READY_H_\r
-\r
-// {7A5DBC75-5B2B-4e67-BDE1-D48EEE761562}\r
-#define EFI_SMM_SPI_READY_PROTOCOL_GUID \\r
- { 0x7a5dbc75, 0x5b2b, 0x4e67, 0xbd, 0xe1, 0xd4, 0x8e, 0xee, 0x76, 0x15, 0x62 }\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gEfiSmmSpiReadyProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file include all platform action which can be customized\r
-by IBV/OEM.\r
-\r
-Copyright (c) 2015 - 2018, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "PlatformBootManager.h"\r
-\r
-/**\r
- Return the index of the load option in the load option array.\r
-\r
- The function consider two load options are equal when the\r
- OptionType, Attributes, Description, FilePath and OptionalData are equal.\r
-\r
- @param Key Pointer to the load option to be found.\r
- @param Array Pointer to the array of load options to be found.\r
- @param Count Number of entries in the Array.\r
-\r
- @retval -1 Key wasn't found in the Array.\r
- @retval 0 ~ Count-1 The index of the Key in the Array.\r
-**/\r
-INTN\r
-PlatformFindLoadOption (\r
- IN CONST EFI_BOOT_MANAGER_LOAD_OPTION *Key,\r
- IN CONST EFI_BOOT_MANAGER_LOAD_OPTION *Array,\r
- IN UINTN Count\r
- )\r
-{\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < Count; Index++) {\r
- if ((Key->OptionType == Array[Index].OptionType) &&\r
- (Key->Attributes == Array[Index].Attributes) &&\r
- (StrCmp (Key->Description, Array[Index].Description) == 0) &&\r
- (CompareMem (Key->FilePath, Array[Index].FilePath, GetDevicePathSize (Key->FilePath)) == 0) &&\r
- (Key->OptionalDataSize == Array[Index].OptionalDataSize) &&\r
- (CompareMem (Key->OptionalData, Array[Index].OptionalData, Key->OptionalDataSize) == 0)) {\r
- return (INTN) Index;\r
- }\r
- }\r
-\r
- return -1;\r
-}\r
-\r
-VOID\r
-PlatformRegisterFvBootOption (\r
- EFI_GUID *FileGuid,\r
- CHAR16 *Description,\r
- UINT32 Attributes\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN HandleCount;\r
- UINTN IndexFv;\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *Fv;\r
- CHAR16 *UiSection;\r
- UINTN UiSectionLength;\r
- UINT32 AuthenticationStatus;\r
- EFI_HANDLE FvHandle;\r
- MEDIA_FW_VOL_FILEPATH_DEVICE_PATH FileNode;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- EFI_BOOT_MANAGER_LOAD_OPTION *BootOptions;\r
- UINTN BootOptionCount;\r
- UINTN OptionIndex;\r
- EFI_BOOT_MANAGER_LOAD_OPTION NewOption;\r
-\r
- //\r
- // Locate all available FVs.\r
- //\r
- HandleBuffer = NULL;\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return;\r
- }\r
-\r
- //\r
- // Go through FVs one by one to find the required FFS file\r
- //\r
- for (IndexFv = 0, FvHandle = NULL; IndexFv < HandleCount && FvHandle == NULL; IndexFv++) {\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[IndexFv],\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **)&Fv\r
- );\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
-\r
- //\r
- // Attempt to read a EFI_SECTION_USER_INTERFACE section from the required FFS file\r
- //\r
- UiSection = NULL;\r
- Status = Fv->ReadSection (\r
- Fv,\r
- FileGuid,\r
- EFI_SECTION_USER_INTERFACE,\r
- 0,\r
- (VOID **) &UiSection,\r
- &UiSectionLength,\r
- &AuthenticationStatus\r
- );\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
- FreePool (UiSection);\r
-\r
- //\r
- // Save the handle of the FV where the FFS file was found\r
- //\r
- FvHandle = HandleBuffer[IndexFv];\r
- }\r
-\r
- //\r
- // Free the buffer of FV handles\r
- //\r
- FreePool (HandleBuffer);\r
-\r
- //\r
- // If the FFS file was not found, then return\r
- //\r
- if (FvHandle == NULL) {\r
- return;\r
- }\r
-\r
- //\r
- // Create a device path for the FFS file that was found\r
- //\r
- EfiInitializeFwVolDevicepathNode (&FileNode, FileGuid);\r
- DevicePath = AppendDevicePathNode (\r
- DevicePathFromHandle (FvHandle),\r
- (EFI_DEVICE_PATH_PROTOCOL *) &FileNode\r
- );\r
-\r
- //\r
- // Create and add a new load option for the FFS file that was found\r
- //\r
- Status = EfiBootManagerInitializeLoadOption (\r
- &NewOption,\r
- LoadOptionNumberUnassigned,\r
- LoadOptionTypeBoot,\r
- Attributes,\r
- Description,\r
- DevicePath,\r
- NULL,\r
- 0\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- BootOptions = EfiBootManagerGetLoadOptions (&BootOptionCount, LoadOptionTypeBoot);\r
-\r
- OptionIndex = PlatformFindLoadOption (&NewOption, BootOptions, BootOptionCount);\r
-\r
- if (OptionIndex == -1) {\r
- Status = EfiBootManagerAddLoadOptionVariable (&NewOption, (UINTN) -1);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- EfiBootManagerFreeLoadOption (&NewOption);\r
- EfiBootManagerFreeLoadOptions (BootOptions, BootOptionCount);\r
- }\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-InternalBdsEmptyCallbackFuntion (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- return;\r
-}\r
-\r
-/**\r
- Do the platform specific action before the console is connected.\r
-\r
- Such as:\r
- Update console variable;\r
- Register new Driver#### or Boot####;\r
- Signal ReadyToLock event.\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBootManagerBeforeConsole (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- EFI_INPUT_KEY Enter;\r
- EFI_INPUT_KEY F2;\r
- EFI_BOOT_MANAGER_LOAD_OPTION BootOption;\r
- ESRT_MANAGEMENT_PROTOCOL *EsrtManagement;\r
- EFI_BOOT_MODE BootMode;\r
- EFI_ACPI_S3_SAVE_PROTOCOL *AcpiS3Save;\r
- EFI_HANDLE Handle;\r
- EFI_EVENT EndOfDxeEvent;\r
-\r
- //\r
- // Update the console variables.\r
- //\r
- for (Index = 0; gPlatformConsole[Index].DevicePath != NULL; Index++) {\r
- if ((gPlatformConsole[Index].ConnectType & CONSOLE_IN) == CONSOLE_IN) {\r
- EfiBootManagerUpdateConsoleVariable (ConIn, gPlatformConsole[Index].DevicePath, NULL);\r
- }\r
-\r
- if ((gPlatformConsole[Index].ConnectType & CONSOLE_OUT) == CONSOLE_OUT) {\r
- EfiBootManagerUpdateConsoleVariable (ConOut, gPlatformConsole[Index].DevicePath, NULL);\r
- }\r
-\r
- if ((gPlatformConsole[Index].ConnectType & STD_ERROR) == STD_ERROR) {\r
- EfiBootManagerUpdateConsoleVariable (ErrOut, gPlatformConsole[Index].DevicePath, NULL);\r
- }\r
- }\r
-\r
- //\r
- // Register ENTER as CONTINUE key\r
- //\r
- Enter.ScanCode = SCAN_NULL;\r
- Enter.UnicodeChar = CHAR_CARRIAGE_RETURN;\r
- EfiBootManagerRegisterContinueKeyOption (0, &Enter, NULL);\r
-\r
- //\r
- // Map F2 to Boot Manager Menu\r
- //\r
- F2.ScanCode = SCAN_F2;\r
- F2.UnicodeChar = CHAR_NULL;\r
- EfiBootManagerGetBootManagerMenu (&BootOption);\r
- EfiBootManagerAddKeyOptionVariable (NULL, (UINT16) BootOption.OptionNumber, 0, &F2, NULL);\r
-\r
- //\r
- // Register UEFI Shell\r
- //\r
- PlatformRegisterFvBootOption (&gUefiShellFileGuid, L"UEFI Shell", LOAD_OPTION_ACTIVE);\r
-\r
- Status = gBS->LocateProtocol(&gEsrtManagementProtocolGuid, NULL, (VOID **)&EsrtManagement);\r
- if (EFI_ERROR(Status)) {\r
- EsrtManagement = NULL;\r
- }\r
-\r
- BootMode = GetBootModeHob();\r
- switch (BootMode) {\r
- case BOOT_ON_FLASH_UPDATE:\r
- DEBUG((DEBUG_INFO, "ProcessCapsules Before EndOfDxe ......\n"));\r
- Status = ProcessCapsules ();\r
- DEBUG((DEBUG_INFO, "ProcessCapsules %r\n", Status));\r
- break;\r
- case BOOT_IN_RECOVERY_MODE:\r
- break;\r
- case BOOT_ASSUMING_NO_CONFIGURATION_CHANGES:\r
- case BOOT_WITH_MINIMAL_CONFIGURATION:\r
- case BOOT_ON_S4_RESUME:\r
- if (EsrtManagement != NULL) {\r
- //\r
- // Lock ESRT cache repository before EndofDxe if ESRT sync is not needed\r
- //\r
- EsrtManagement->LockEsrtRepository();\r
- }\r
- break;\r
- default:\r
- //\r
- // Require to sync ESRT from FMP in a new boot\r
- //\r
- if (EsrtManagement != NULL) {\r
- EsrtManagement->SyncEsrtFmp();\r
- }\r
- break;\r
- }\r
-\r
- //\r
- // Prepare for S3\r
- //\r
- Status = gBS->LocateProtocol (&gEfiAcpiS3SaveProtocolGuid, NULL, (VOID **)&AcpiS3Save);\r
- if (!EFI_ERROR (Status)) {\r
- AcpiS3Save->S3Save (AcpiS3Save, NULL);\r
- }\r
-\r
- //\r
- // Inform PI SMM drivers that BDS may run 3rd party code\r
- // Create and signal End of DXE event group\r
- //\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_CALLBACK,\r
- InternalBdsEmptyCallbackFuntion,\r
- NULL,\r
- &gEfiEndOfDxeEventGroupGuid,\r
- &EndOfDxeEvent\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- gBS->SignalEvent (EndOfDxeEvent);\r
- gBS->CloseEvent (EndOfDxeEvent);\r
-\r
- DEBUG((EFI_D_INFO,"All EndOfDxe callbacks have returned successfully\n"));\r
-\r
- //\r
- // Install SMM Ready To Lock protocol so all resources can be locked down\r
- // before BDS runs 3rd party code. This action must be done last so all\r
- // other SMM driver signals are processed before this final lock down action.\r
- //\r
- Handle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gEfiDxeSmmReadyToLockProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Dispatch deferred images after EndOfDxe event and ReadyToLock installation.\r
- //\r
- EfiBootManagerDispatchDeferredImages ();\r
-}\r
-\r
-/**\r
- Do the platform specific action after the console is connected.\r
-\r
- Such as:\r
- Dynamically switch output mode;\r
- Signal console ready platform customized event;\r
- Run diagnostics like memory testing;\r
- Connect certain devices;\r
- Dispatch additional option ROMs\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBootManagerAfterConsole (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE BootMode;\r
- ESRT_MANAGEMENT_PROTOCOL *EsrtManagement;\r
- VOID *Buffer;\r
- UINTN Size;\r
-\r
- Status = gBS->LocateProtocol(&gEsrtManagementProtocolGuid, NULL, (VOID **)&EsrtManagement);\r
- if (EFI_ERROR(Status)) {\r
- EsrtManagement = NULL;\r
- }\r
-\r
- BootMode = GetBootModeHob();\r
-\r
- DEBUG((DEBUG_INFO, "PlatformBootManagerAfterConsole(): BootMode = %02x\n", BootMode));\r
-\r
- switch (BootMode) {\r
- case BOOT_ASSUMING_NO_CONFIGURATION_CHANGES:\r
- case BOOT_WITH_MINIMAL_CONFIGURATION:\r
- case BOOT_ON_S4_RESUME:\r
- EfiBootManagerRefreshAllBootOption ();\r
- break;\r
-\r
- case BOOT_ON_FLASH_UPDATE:\r
- if (FeaturePcdGet(PcdSupportUpdateCapsuleReset)) {\r
- EfiBootManagerConnectAll ();\r
- EfiBootManagerRefreshAllBootOption ();\r
-\r
- //\r
- // Always sync ESRT Cache from FMP Instances after connect all and before capsule process\r
- //\r
- if (EsrtManagement != NULL) {\r
- EsrtManagement->SyncEsrtFmp();\r
- }\r
-\r
- DEBUG((DEBUG_INFO, "ProcessCapsules After ConnectAll ......\n"));\r
- Status = ProcessCapsules();\r
- DEBUG((DEBUG_INFO, "ProcessCapsules %r\n", Status));\r
- }\r
- break;\r
-\r
- default:\r
- EfiBootManagerConnectAll ();\r
- EfiBootManagerRefreshAllBootOption ();\r
-\r
- //\r
- // Sync ESRT Cache from FMP Instance on demand after Connect All\r
- //\r
- if (EsrtManagement != NULL) {\r
- EsrtManagement->SyncEsrtFmp();\r
- }\r
- break;\r
- }\r
-\r
- Print (\r
- L"\n"\r
- L"F2 to enter Boot Manager Menu.\n"\r
- L"ENTER to boot directly.\n"\r
- L"\n"\r
- );\r
-\r
- //\r
- // Check if the platform is using test key.\r
- //\r
- Status = GetSectionFromAnyFv(\r
- PcdGetPtr(PcdEdkiiRsa2048Sha256TestPublicKeyFileGuid),\r
- EFI_SECTION_RAW,\r
- 0,\r
- &Buffer,\r
- &Size\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- if ((Size == PcdGetSize(PcdRsa2048Sha256PublicKeyBuffer)) &&\r
- (CompareMem(Buffer, PcdGetPtr(PcdRsa2048Sha256PublicKeyBuffer), Size) == 0)) {\r
- Print(L"WARNING: Recovery Test Key is used.\n");\r
- PcdSetBoolS(PcdTestKeyUsed, TRUE);\r
- }\r
- FreePool(Buffer);\r
- }\r
- Status = GetSectionFromAnyFv(\r
- PcdGetPtr(PcdEdkiiPkcs7TestPublicKeyFileGuid),\r
- EFI_SECTION_RAW,\r
- 0,\r
- &Buffer,\r
- &Size\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- if ((Size == PcdGetSize(PcdPkcs7CertBuffer)) &&\r
- (CompareMem(Buffer, PcdGetPtr(PcdPkcs7CertBuffer), Size) == 0)) {\r
- Print(L"WARNING: Capsule Test Key is used.\n");\r
- PcdSetBoolS(PcdTestKeyUsed, TRUE);\r
- }\r
- FreePool(Buffer);\r
- }\r
-\r
- //\r
- // Use a DynamicHii type pcd to save the boot status, which is used to\r
- // control configuration mode, such as FULL/MINIMAL/NO_CHANGES configuration.\r
- //\r
- if (PcdGetBool(PcdBootState)) {\r
- Status = PcdSetBoolS (PcdBootState, FALSE);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-}\r
-\r
-/**\r
- This function is called each second during the boot manager waits the timeout.\r
-\r
- @param TimeoutRemain The remaining timeout.\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBootManagerWaitCallback (\r
- UINT16 TimeoutRemain\r
- )\r
-{\r
- Print (L"\r%-2d seconds remained...", TimeoutRemain);\r
-}\r
-\r
-/**\r
- The function is called when no boot option could be launched,\r
- including platform recovery options and options pointing to applications\r
- built into firmware volumes.\r
-\r
- If this function returns, BDS attempts to enter an infinite loop.\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBootManagerUnableToBoot (\r
- VOID\r
- )\r
-{\r
- return;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Head file for BDS Platform specific code\r
-\r
-Copyright (c) 2015 - 2016, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef _PLATFORM_BOOT_MANAGER_H\r
-#define _PLATFORM_BOOT_MANAGER_H\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/PlatformBootManagerLib.h>\r
-\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include <Protocol/AcpiS3Save.h>\r
-#include <Protocol/DxeSmmReadyToLock.h>\r
-#include <Protocol/EsrtManagement.h>\r
-#include <Guid/DebugAgentGuid.h>\r
-#include <Guid/EventGroup.h>\r
-#include <Guid/PcAnsi.h>\r
-#include <Guid/TtyTerm.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiBootManagerLib.h>\r
-#include <Library/PrintLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/CapsuleLib.h>\r
-#include <Library/DxeServicesLib.h>\r
-\r
-typedef struct {\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- UINTN ConnectType;\r
-} PLATFORM_CONSOLE_CONNECT_ENTRY;\r
-\r
-extern PLATFORM_CONSOLE_CONNECT_ENTRY gPlatformConsole[];\r
-\r
-#define CONSOLE_OUT BIT0\r
-#define CONSOLE_IN BIT1\r
-#define STD_ERROR BIT2\r
-\r
-#endif // _PLATFORM_BOOT_MANAGER_H\r
+++ /dev/null
-## @file\r
-# Include all platform action which can be customized by IBV/OEM.\r
-#\r
-# Copyright (c) 2012 - 2016, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformBootManagerLib\r
- FILE_GUID = EC67889B-9E62-4c81-8CA0-86E6A6EEE61A\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformBootManagerLib|DXE_DRIVER\r
- CONSTRUCTOR = InitializePlatformBootManagerLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- PlatformData.c\r
- PlatformBootManager.c\r
- PlatformBootManager.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
- SourceLevelDebugPkg/SourceLevelDebugPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
- SecurityPkg/SecurityPkg.dec\r
- ShellPkg/ShellPkg.dec\r
- SignedCapsulePkg/SignedCapsulePkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- BaseMemoryLib\r
- PcdLib\r
- DebugLib\r
- DevicePathLib\r
- MemoryAllocationLib\r
- UefiBootServicesTableLib\r
- UefiLib\r
- UefiBootManagerLib\r
- PrintLib\r
- HobLib\r
- CapsuleLib\r
- DxeServicesLib\r
-\r
-[Protocols]\r
- gEfiFirmwareVolume2ProtocolGuid\r
- gEfiAcpiS3SaveProtocolGuid\r
- gEfiDxeSmmReadyToLockProtocolGuid\r
- gEsrtManagementProtocolGuid\r
-\r
-[Guids]\r
- gEfiPcAnsiGuid\r
- gEfiVT100Guid\r
- gEfiVT100PlusGuid\r
- gEfiVTUTF8Guid\r
- gEfiTtyTermGuid\r
- gEfiEndOfDxeEventGroupGuid\r
- gUefiShellFileGuid\r
-\r
-[Pcd]\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultBaudRate\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultDataBits\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultParity\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultStopBits\r
- gEfiMdePkgTokenSpaceGuid.PcdDefaultTerminalType\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBootState\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSupportUpdateCapsuleReset\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiRsa2048Sha256TestPublicKeyFileGuid\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiPkcs7TestPublicKeyFileGuid\r
- gEfiSecurityPkgTokenSpaceGuid.PcdRsa2048Sha256PublicKeyBuffer\r
- gEfiSecurityPkgTokenSpaceGuid.PcdPkcs7CertBuffer\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdTestKeyUsed\r
-\r
+++ /dev/null
-/** @file\r
-Defined the platform specific device path which will be filled to\r
-ConIn/ConOut variables.\r
-\r
-Copyright (c) 2015, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "PlatformBootManager.h"\r
-\r
-///\r
-/// the short form device path for Usb keyboard\r
-///\r
-#define CLASS_HID 3\r
-#define SUBCLASS_BOOT 1\r
-#define PROTOCOL_KEYBOARD 1\r
-\r
-///\r
-/// PcdDefaultTerminalType values\r
-///\r
-#define PCANSITYPE 0\r
-#define VT100TYPE 1\r
-#define VT100PLUSTYPE 2\r
-#define VTUTF8TYPE 3\r
-#define TTYTERMTYPE 4\r
-\r
-//\r
-// Below is the platform console device path\r
-//\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH PciUart;\r
- UART_DEVICE_PATH Uart;\r
- VENDOR_DEVICE_PATH TerminalType;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PCI_UART_DEVICE_PATH;\r
-\r
-typedef struct {\r
- VENDOR_DEVICE_PATH VendorHardware;\r
- UART_DEVICE_PATH Uart;\r
- VENDOR_DEVICE_PATH TerminalType;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} VENDOR_UART_DEVICE_PATH;\r
-\r
-typedef struct {\r
- USB_CLASS_DEVICE_PATH UsbClass;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} USB_CLASS_FORMAT_DEVICE_PATH;\r
-\r
-#define PNPID_DEVICE_PATH_NODE(PnpId) \\r
- { \\r
- { \\r
- ACPI_DEVICE_PATH, \\r
- ACPI_DP, \\r
- { \\r
- (UINT8) (sizeof (ACPI_HID_DEVICE_PATH)), \\r
- (UINT8) ((sizeof (ACPI_HID_DEVICE_PATH)) >> 8) \\r
- } \\r
- }, \\r
- EISA_PNP_ID((PnpId)), \\r
- 0 \\r
- }\r
-\r
-#define PCI_DEVICE_PATH_NODE(Func, Dev) \\r
- { \\r
- { \\r
- HARDWARE_DEVICE_PATH, \\r
- HW_PCI_DP, \\r
- { \\r
- (UINT8) (sizeof (PCI_DEVICE_PATH)), \\r
- (UINT8) ((sizeof (PCI_DEVICE_PATH)) >> 8) \\r
- }, \\r
- }, \\r
- (Func), \\r
- (Dev) \\r
- }\r
-\r
-#define gEndEntire \\r
- { \\r
- END_DEVICE_PATH_TYPE, \\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE, \\r
- { \\r
- END_DEVICE_PATH_LENGTH, \\r
- 0 \\r
- } \\r
- }\r
-\r
-//\r
-// Platform specific serial device path\r
-//\r
-PCI_UART_DEVICE_PATH gPciUartDevicePath0 = {\r
- PNPID_DEVICE_PATH_NODE(0x0A03),\r
- PCI_DEVICE_PATH_NODE(1, 20),\r
- {\r
- {\r
- MESSAGING_DEVICE_PATH,\r
- MSG_UART_DP,\r
- {\r
- (UINT8)(sizeof (UART_DEVICE_PATH)),\r
- (UINT8)((sizeof (UART_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- 0, // Reserved\r
- 921600, // BaudRate\r
- 8, // DataBits\r
- 1, // Parity\r
- 1 // StopBits\r
- },\r
- {\r
- {\r
- MESSAGING_DEVICE_PATH,\r
- MSG_VENDOR_DP,\r
- {\r
- (UINT8)(sizeof (VENDOR_DEVICE_PATH)),\r
- (UINT8)((sizeof (VENDOR_DEVICE_PATH)) >> 8)\r
- },\r
- },\r
- DEVICE_PATH_MESSAGING_PC_ANSI\r
- },\r
- gEndEntire\r
-};\r
-\r
-PCI_UART_DEVICE_PATH gPciUartDevicePath1 = {\r
- PNPID_DEVICE_PATH_NODE(0x0A03),\r
- PCI_DEVICE_PATH_NODE(5, 20),\r
- {\r
- {\r
- MESSAGING_DEVICE_PATH,\r
- MSG_UART_DP,\r
- {\r
- (UINT8)(sizeof (UART_DEVICE_PATH)),\r
- (UINT8)((sizeof (UART_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- 0, // Reserved\r
- 921600, // BaudRate\r
- 8, // DataBits\r
- 1, // Parity\r
- 1 // StopBits\r
- },\r
- {\r
- {\r
- MESSAGING_DEVICE_PATH,\r
- MSG_VENDOR_DP,\r
- {\r
- (UINT8)(sizeof (VENDOR_DEVICE_PATH)),\r
- (UINT8)((sizeof (VENDOR_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- DEVICE_PATH_MESSAGING_PC_ANSI\r
- },\r
- gEndEntire\r
-};\r
-\r
-VENDOR_UART_DEVICE_PATH gDebugAgentUartDevicePath = {\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH,\r
- HW_VENDOR_DP,\r
- {\r
- (UINT8) (sizeof (VENDOR_DEVICE_PATH)),\r
- (UINT8) ((sizeof (VENDOR_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- EFI_DEBUG_AGENT_GUID,\r
- },\r
- {\r
- {\r
- MESSAGING_DEVICE_PATH,\r
- MSG_UART_DP,\r
- {\r
- (UINT8) (sizeof (UART_DEVICE_PATH)),\r
- (UINT8) ((sizeof (UART_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- 0, // Reserved\r
- 0, // BaudRate - Default\r
- 0, // DataBits - Default\r
- 0, // Parity - Default\r
- 0, // StopBits - Default\r
- },\r
- {\r
- {\r
- MESSAGING_DEVICE_PATH,\r
- MSG_VENDOR_DP,\r
- {\r
- (UINT8)(sizeof (VENDOR_DEVICE_PATH)),\r
- (UINT8)((sizeof (VENDOR_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- DEVICE_PATH_MESSAGING_PC_ANSI\r
- },\r
- gEndEntire\r
-};\r
-\r
-USB_CLASS_FORMAT_DEVICE_PATH gUsbClassKeyboardDevicePath = {\r
- {\r
- {\r
- MESSAGING_DEVICE_PATH,\r
- MSG_USB_CLASS_DP,\r
- {\r
- (UINT8)(sizeof (USB_CLASS_DEVICE_PATH)),\r
- (UINT8)((sizeof (USB_CLASS_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- 0xffff, // VendorId - Match any vendor\r
- 0xffff, // ProductId - Match any product\r
- CLASS_HID, // DeviceClass\r
- SUBCLASS_BOOT, // DeviceSubClass\r
- PROTOCOL_KEYBOARD // DeviceProtocol\r
- },\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Predefined platform default console device path\r
-//\r
-PLATFORM_CONSOLE_CONNECT_ENTRY gPlatformConsole[] = {\r
- { (EFI_DEVICE_PATH_PROTOCOL *) &gPciUartDevicePath0, (CONSOLE_OUT | CONSOLE_IN) },\r
- { (EFI_DEVICE_PATH_PROTOCOL *) &gPciUartDevicePath1, (CONSOLE_OUT | CONSOLE_IN) },\r
- { (EFI_DEVICE_PATH_PROTOCOL *) &gDebugAgentUartDevicePath, (CONSOLE_OUT | CONSOLE_IN) },\r
- { (EFI_DEVICE_PATH_PROTOCOL *) &gUsbClassKeyboardDevicePath, (CONSOLE_IN) },\r
- { NULL, 0 }\r
-};\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InitializePlatformBootManagerLib (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_GUID *TerminalTypeGuid;\r
-\r
- //\r
- // Update UART device path nodes based on UART PCD settings\r
- //\r
- gPciUartDevicePath0.Uart.BaudRate = PcdGet64 (PcdUartDefaultBaudRate);\r
- gPciUartDevicePath0.Uart.DataBits = PcdGet8 (PcdUartDefaultDataBits);\r
- gPciUartDevicePath0.Uart.Parity = PcdGet8 (PcdUartDefaultParity);\r
- gPciUartDevicePath0.Uart.StopBits = PcdGet8 (PcdUartDefaultStopBits);\r
- gPciUartDevicePath1.Uart.BaudRate = PcdGet64 (PcdUartDefaultBaudRate);\r
- gPciUartDevicePath1.Uart.DataBits = PcdGet8 (PcdUartDefaultDataBits);\r
- gPciUartDevicePath1.Uart.Parity = PcdGet8 (PcdUartDefaultParity);\r
- gPciUartDevicePath1.Uart.StopBits = PcdGet8 (PcdUartDefaultStopBits);\r
-\r
- //\r
- // Update Vendor device path nodes based on terminal type PCD settings\r
- //\r
- switch (PcdGet8 (PcdDefaultTerminalType)) {\r
- case PCANSITYPE:\r
- TerminalTypeGuid = &gEfiPcAnsiGuid;\r
- break;\r
- case VT100TYPE:\r
- TerminalTypeGuid = &gEfiVT100Guid;\r
- break;\r
- case VT100PLUSTYPE:\r
- TerminalTypeGuid = &gEfiVT100PlusGuid;\r
- break;\r
- case VTUTF8TYPE:\r
- TerminalTypeGuid = &gEfiVTUTF8Guid;\r
- break;\r
- case TTYTERMTYPE:\r
- TerminalTypeGuid = &gEfiTtyTermGuid;\r
- break;\r
- default:\r
- TerminalTypeGuid = &gEfiPcAnsiGuid;\r
- break;\r
- }\r
- CopyGuid (&gPciUartDevicePath0.TerminalType.Guid, TerminalTypeGuid);\r
- CopyGuid (&gPciUartDevicePath1.TerminalType.Guid, TerminalTypeGuid);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files in this component.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-#include <Uefi.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/SerialPortLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/CapsuleLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Platform.h>\r
-#include <PlatformBoards.h>\r
-#include <Pcal9555.h>\r
-#include <QNCAccess.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <IohAccess.h>\r
-\r
-#include <Library/PlatformHelperLib.h>\r
-\r
-//\r
-// Routines shared between souce modules in this component.\r
-//\r
-\r
-EFI_STATUS\r
-WriteFirstFreeSpiProtect (\r
- IN CONST UINT32 PchRootComplexBar,\r
- IN CONST UINT32 DirectValue,\r
- IN CONST UINT32 BaseAddress,\r
- IN CONST UINT32 Length,\r
- OUT UINT32 *OffsetPtr\r
- );\r
-\r
-VOID\r
-Pcal9555SetPortRegBit (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST UINT8 RegBase,\r
- IN CONST BOOLEAN LogicOne\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Library producing helper routines for this platform.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = DxePlatformHelperLib\r
- FILE_GUID = 02805010-2591-4ed3-827B-A218F34AE0D7\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformHelperLib|DXE_DRIVER DXE_RUNTIME_DRIVER SMM_CORE DXE_SMM_DRIVER UEFI_APPLICATION UEFI_DRIVER\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources]\r
- PlatformHelperLib.c\r
- PlatformHelperDxe.c\r
- PlatformLeds.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- PcdLib\r
- BaseMemoryLib\r
- SerialPortLib\r
- S3BootScriptLib\r
- UefiBootServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- DxeServicesLib\r
- HobLib\r
- IntelQNCLib\r
- I2cLib\r
-\r
-[Protocols]\r
- gEfiSpiProtocolGuid\r
- gEfiSmmSpiProtocolGuid\r
- gEfiSmmBase2ProtocolGuid\r
- gEdkiiVariableLockProtocolGuid ## CONSUMES\r
-\r
-[Guids]\r
- gEfiGlobalVariableGuid\r
- gEfiImageSecurityDatabaseGuid\r
- gEfiQuarkCapsuleGuid\r
- gQuarkVariableLockGuid ## CONSUMES\r
- gEfiMemoryConfigDataGuid ## CONSUMES\r
-\r
-[Pcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoveryBase\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoverySize\r
- gQuarkPlatformTokenSpaceGuid.PcdPkX509File\r
- gQuarkPlatformTokenSpaceGuid.PcdKekX509File\r
- gQuarkPlatformTokenSpaceGuid.PcdKekRsa2048File\r
- gQuarkPlatformTokenSpaceGuid.PcdSpiFlashDeviceSize\r
+++ /dev/null
-## @file\r
-# Library producing helper routines for this platform.\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PeiPlatformHelperLib\r
- FILE_GUID = 024D3127-7B60-48f4-A6FE-726E19CD4CEB\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformHelperLib|PEIM PEI_CORE SEC\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources]\r
- PlatformHelperLib.c\r
- PlatformHelperPei.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- PcdLib\r
- BaseMemoryLib\r
- PeiServicesTablePointerLib\r
- PeiServicesLib\r
- SerialPortLib\r
- QNCAccessLib\r
- I2cLib\r
-\r
-[Pcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdEsramStage1Base\r
+++ /dev/null
-/** @file\r
-Implementation of helper routines for DXE environment.\r
-\r
-Copyright (c) 2013 - 2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/DxeServicesLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Protocol/SmmBase2.h>\r
-#include <Protocol/Spi.h>\r
-#include <Protocol/VariableLock.h>\r
-\r
-#include <Guid/MemoryConfigData.h>\r
-#include <Guid/QuarkVariableLock.h>\r
-\r
-#include "CommonHeader.h"\r
-\r
-#define FLASH_BLOCK_SIZE SIZE_4KB\r
-\r
-//\r
-// Global variables.\r
-//\r
-EFI_SPI_PROTOCOL *mPlatHelpSpiProtocolRef = NULL;\r
-\r
-//\r
-// Routines defined in other source modules of this component.\r
-//\r
-\r
-//\r
-// Routines local to this component.\r
-//\r
-\r
-//\r
-// Routines shared with other souce modules in this component.\r
-//\r
-\r
-EFI_SPI_PROTOCOL *\r
-LocateSpiProtocol (\r
- IN EFI_SMM_SYSTEM_TABLE2 *Smst\r
- )\r
-{\r
- if (mPlatHelpSpiProtocolRef == NULL) {\r
- if (Smst != NULL) {\r
- Smst->SmmLocateProtocol (\r
- &gEfiSmmSpiProtocolGuid,\r
- NULL,\r
- (VOID **) &mPlatHelpSpiProtocolRef\r
- );\r
- } else {\r
- gBS->LocateProtocol (\r
- &gEfiSpiProtocolGuid,\r
- NULL,\r
- (VOID **) &mPlatHelpSpiProtocolRef\r
- );\r
- }\r
- ASSERT (mPlatHelpSpiProtocolRef != NULL);\r
- }\r
- return mPlatHelpSpiProtocolRef;\r
-}\r
-\r
-//\r
-// Routines exported by this source module.\r
-//\r
-\r
-/**\r
- Find pointer to RAW data in Firmware volume file.\r
-\r
- @param FvNameGuid Firmware volume to search. If == NULL search all.\r
- @param FileNameGuid Firmware volume file to search for.\r
- @param SectionData Pointer to RAW data section of found file.\r
- @param SectionDataSize Pointer to UNITN to get size of RAW data.\r
-\r
- @retval EFI_SUCCESS Raw Data found.\r
- @retval EFI_INVALID_PARAMETER FileNameGuid == NULL.\r
- @retval EFI_NOT_FOUND Firmware volume file not found.\r
- @retval EFI_UNSUPPORTED Unsupported in current enviroment (PEI or DXE).\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformFindFvFileRawDataSection (\r
- IN CONST EFI_GUID *FvNameGuid OPTIONAL,\r
- IN CONST EFI_GUID *FileNameGuid,\r
- OUT VOID **SectionData,\r
- OUT UINTN *SectionDataSize\r
- )\r
-{\r
- if (FileNameGuid == NULL || SectionData == NULL || SectionDataSize == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- if (FvNameGuid != NULL) {\r
- return EFI_UNSUPPORTED; // Searching in specific FV unsupported in DXE.\r
- }\r
-\r
- return GetSectionFromAnyFv (FileNameGuid, EFI_SECTION_RAW, 0, SectionData, SectionDataSize);\r
-}\r
-\r
-/**\r
- Find free spi protect register and write to it to protect a flash region.\r
-\r
- @param DirectValue Value to directly write to register.\r
- if DirectValue == 0 the use Base & Length below.\r
- @param BaseAddress Base address of region in Flash Memory Map.\r
- @param Length Length of region to protect.\r
-\r
- @retval EFI_SUCCESS Free spi protect register found & written.\r
- @retval EFI_NOT_FOUND Free Spi protect register not found.\r
- @retval EFI_DEVICE_ERROR Unable to write to spi protect register.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformWriteFirstFreeSpiProtect (\r
- IN CONST UINT32 DirectValue,\r
- IN CONST UINT32 BaseAddress,\r
- IN CONST UINT32 Length\r
- )\r
-{\r
- UINT32 FreeOffset;\r
- UINT32 PchRootComplexBar;\r
- EFI_STATUS Status;\r
-\r
- PchRootComplexBar = QNC_RCRB_BASE;\r
-\r
- Status = WriteFirstFreeSpiProtect (\r
- PchRootComplexBar,\r
- DirectValue,\r
- BaseAddress,\r
- Length,\r
- &FreeOffset\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- S3BootScriptSaveMemWrite (\r
- S3BootScriptWidthUint32,\r
- (UINTN) (PchRootComplexBar + FreeOffset),\r
- 1,\r
- (VOID *) (UINTN) (PchRootComplexBar + FreeOffset)\r
- );\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Lock legacy SPI static configuration information.\r
-\r
- Function will assert if unable to lock config.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformFlashLockConfig (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SPI_PROTOCOL *SpiProtocol;\r
-\r
- //\r
- // Enable lock of legacy SPI static configuration information.\r
- //\r
-\r
- SpiProtocol = LocateSpiProtocol (NULL); // This routine will not be called in SMM.\r
- ASSERT (SpiProtocol != NULL);\r
- if (SpiProtocol != NULL) {\r
- Status = SpiProtocol->Lock (SpiProtocol);\r
-\r
- if (!EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO, "Platform: Spi Config Locked Down\n"));\r
- } else if (Status == EFI_ACCESS_DENIED) {\r
- DEBUG ((EFI_D_INFO, "Platform: Spi Config already locked down\n"));\r
- } else {\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- }\r
-}\r
-\r
-/**\r
- Platform Variable Lock.\r
-\r
- @retval EFI_SUCCESS Platform Variable Lock successful.\r
- @retval EFI_NOT_FOUND No protocol instances were found that match Protocol and\r
- Registration.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformVariableLock (\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EDKII_VARIABLE_LOCK_PROTOCOL *VariableLockProtocol;\r
-\r
- Status = gBS->LocateProtocol (&gEdkiiVariableLockProtocolGuid, NULL, (VOID **)&VariableLockProtocol);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = VariableLockProtocol->RequestToLock (\r
- VariableLockProtocol,\r
- QUARK_VARIABLE_LOCK_NAME,\r
- &gQuarkVariableLockGuid\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Memory Config Data shouldn't be writable when Quark Variable Lock is enabled.\r
- Status = VariableLockProtocol->RequestToLock (\r
- VariableLockProtocol,\r
- EFI_MEMORY_CONFIG_DATA_NAME,\r
- &gEfiMemoryConfigDataGuid\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
-\r
-/**\r
- Lock regions and config of SPI flash given the policy for this platform.\r
-\r
- Function will assert if unable to lock regions or config.\r
-\r
- @param PreBootPolicy If TRUE do Pre Boot Flash Lock Policy.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformFlashLockPolicy (\r
- IN CONST BOOLEAN PreBootPolicy\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT64 CpuAddressNvStorage;\r
- UINT64 CpuAddressFlashDevice;\r
- UINT64 SpiAddress;\r
- EFI_BOOT_MODE BootMode;\r
- UINTN SpiFlashDeviceSize;\r
-\r
- BootMode = GetBootModeHob ();\r
-\r
- SpiFlashDeviceSize = (UINTN) PcdGet32 (PcdSpiFlashDeviceSize);\r
- CpuAddressFlashDevice = SIZE_4GB - SpiFlashDeviceSize;\r
- DEBUG (\r
- (EFI_D_INFO,\r
- "Platform:FlashDeviceSize = 0x%08x Bytes\n",\r
- SpiFlashDeviceSize)\r
- );\r
-\r
- //\r
- // If not in update or recovery mode, lock stuff down\r
- //\r
- if ((BootMode != BOOT_IN_RECOVERY_MODE) && (BootMode != BOOT_ON_FLASH_UPDATE)) {\r
-\r
- //\r
- // Lock regions\r
- //\r
- CpuAddressNvStorage = (UINT64) PcdGet32 (PcdFlashNvStorageVariableBase);\r
-\r
- //\r
- // Lock from start of flash device up to Smi writable flash storage areas.\r
- //\r
- SpiAddress = 0;\r
- if (!PlatformIsSpiRangeProtected ((UINT32) SpiAddress, (UINT32) (CpuAddressNvStorage - CpuAddressFlashDevice))) {\r
- DEBUG (\r
- (EFI_D_INFO,\r
- "Platform: Protect Region Base:Len 0x%08x:0x%08x\n",\r
- (UINTN) SpiAddress, (UINTN)(CpuAddressNvStorage - CpuAddressFlashDevice))\r
- );\r
- Status = PlatformWriteFirstFreeSpiProtect (\r
- 0,\r
- (UINT32) SpiAddress,\r
- (UINT32) (CpuAddressNvStorage - CpuAddressFlashDevice)\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- //\r
- // Move Spi Address to after Smi writable flash storage areas.\r
- //\r
- SpiAddress = CpuAddressNvStorage - CpuAddressFlashDevice;\r
- SpiAddress += ((UINT64) PcdGet32 (PcdFlashNvStorageVariableSize));\r
-\r
- //\r
- // Lock from end of OEM area to end of flash part.\r
- //\r
- if (!PlatformIsSpiRangeProtected ((UINT32) SpiAddress, SpiFlashDeviceSize - ((UINT32) SpiAddress))) {\r
- DEBUG (\r
- (EFI_D_INFO,\r
- "Platform: Protect Region Base:Len 0x%08x:0x%08x\n",\r
- (UINTN) SpiAddress,\r
- (UINTN) (SpiFlashDeviceSize - ((UINT32) SpiAddress)))\r
- );\r
- ASSERT (SpiAddress < ((UINT64) SpiFlashDeviceSize));\r
- Status = PlatformWriteFirstFreeSpiProtect (\r
- 0,\r
- (UINT32) SpiAddress,\r
- SpiFlashDeviceSize - ((UINT32) SpiAddress)\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- }\r
-\r
- //\r
- // Always Lock flash config registers if about to boot a boot option\r
- // else lock depending on boot mode.\r
- //\r
- if (PreBootPolicy || (BootMode != BOOT_ON_FLASH_UPDATE)) {\r
- PlatformFlashLockConfig ();\r
- }\r
-\r
- //\r
- // Enable Quark Variable lock if PreBootPolicy.\r
- //\r
- if (PreBootPolicy) {\r
- PlatformVariableLock ();\r
- }\r
-}\r
-\r
-/** Check if System booted with recovery Boot Stage1 image.\r
-\r
- @retval TRUE If system booted with recovery Boot Stage1 image.\r
- @retval FALSE If system booted with normal stage1 image.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-PlatformIsBootWithRecoveryStage1 (\r
- VOID\r
- )\r
-{\r
- ASSERT_EFI_ERROR (EFI_UNSUPPORTED);\r
- return FALSE;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Helper routines with common PEI / DXE implementation.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-#include <Library/I2cLib.h>\r
-\r
-CHAR16 *mPlatTypeNameTable[] = { EFI_PLATFORM_TYPE_NAME_TABLE_DEFINITION };\r
-UINTN mPlatTypeNameTableLen = ((sizeof(mPlatTypeNameTable)) / sizeof (CHAR16 *));\r
-\r
-//\r
-// Routines defined in other source modules of this component.\r
-//\r
-\r
-//\r
-// Routines local to this source module.\r
-//\r
-\r
-//\r
-// Routines shared with other souce modules in this component.\r
-//\r
-\r
-EFI_STATUS\r
-WriteFirstFreeSpiProtect (\r
- IN CONST UINT32 PchRootComplexBar,\r
- IN CONST UINT32 DirectValue,\r
- IN CONST UINT32 BaseAddress,\r
- IN CONST UINT32 Length,\r
- OUT UINT32 *OffsetPtr\r
- )\r
-{\r
- UINT32 RegVal;\r
- UINT32 Offset;\r
- UINT32 StepLen;\r
-\r
- ASSERT (PchRootComplexBar > 0);\r
-\r
- Offset = 0;\r
- if (OffsetPtr != NULL) {\r
- *OffsetPtr = Offset;\r
- }\r
- if (MmioRead32 (PchRootComplexBar + R_QNC_RCRB_SPIPBR0) == 0) {\r
- Offset = R_QNC_RCRB_SPIPBR0;\r
- } else {\r
- if (MmioRead32 (PchRootComplexBar + R_QNC_RCRB_SPIPBR1) == 0) {\r
- Offset = R_QNC_RCRB_SPIPBR1;\r
- } else {\r
- if (MmioRead32 (PchRootComplexBar + R_QNC_RCRB_SPIPBR2) == 0) {\r
- Offset = R_QNC_RCRB_SPIPBR2;\r
- }\r
- }\r
- }\r
- if (Offset != 0) {\r
- if (DirectValue == 0) {\r
- StepLen = ALIGN_VALUE (Length,SIZE_4KB); // Bring up to 4K boundary.\r
- RegVal = BaseAddress + StepLen - 1;\r
- RegVal &= 0x00FFF000; // Set EDS Protected Range Limit (PRL).\r
- RegVal |= ((BaseAddress >> 12) & 0xfff); // or in EDS Protected Range Base (PRB).\r
- } else {\r
- RegVal = DirectValue;\r
- }\r
- //\r
- // Enable protection.\r
- //\r
- RegVal |= B_QNC_RCRB_SPIPBRn_WPE;\r
- MmioWrite32 (PchRootComplexBar + Offset, RegVal);\r
- if (RegVal == MmioRead32 (PchRootComplexBar + Offset)) {\r
- if (OffsetPtr != NULL) {\r
- *OffsetPtr = Offset;\r
- }\r
- return EFI_SUCCESS;\r
- }\r
- return EFI_DEVICE_ERROR;\r
- }\r
- return EFI_NOT_FOUND;\r
-}\r
-\r
-//\r
-// Routines exported by this component.\r
-//\r
-\r
-/**\r
- Clear SPI Protect registers.\r
-\r
- @retval EFI_SUCCESS SPI protect registers cleared.\r
- @retval EFI_ACCESS_DENIED Unable to clear SPI protect registers.\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformClearSpiProtect (\r
- VOID\r
- )\r
-{\r
- UINT32 PchRootComplexBar;\r
-\r
- PchRootComplexBar = QNC_RCRB_BASE;\r
- //\r
- // Check if the SPI interface has been locked-down.\r
- //\r
- if ((MmioRead16 (PchRootComplexBar + R_QNC_RCRB_SPIS) & B_QNC_RCRB_SPIS_SCL) != 0) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- MmioWrite32 (PchRootComplexBar + R_QNC_RCRB_SPIPBR0, 0);\r
- if (MmioRead32 (PchRootComplexBar + R_QNC_RCRB_SPIPBR0) != 0) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- MmioWrite32 (PchRootComplexBar + R_QNC_RCRB_SPIPBR1, 0);\r
- if (MmioRead32 (PchRootComplexBar + R_QNC_RCRB_SPIPBR0) != 0) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- MmioWrite32 (PchRootComplexBar + R_QNC_RCRB_SPIPBR2, 0);\r
- if (MmioRead32 (PchRootComplexBar + R_QNC_RCRB_SPIPBR0) != 0) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Determine if an SPI address range is protected.\r
-\r
- @param SpiBaseAddress Base of SPI range.\r
- @param Length Length of SPI range.\r
-\r
- @retval TRUE Range is protected.\r
- @retval FALSE Range is not protected.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-PlatformIsSpiRangeProtected (\r
- IN CONST UINT32 SpiBaseAddress,\r
- IN CONST UINT32 Length\r
- )\r
-{\r
- UINT32 RegVal;\r
- UINT32 Offset;\r
- UINT32 Limit;\r
- UINT32 ProtectedBase;\r
- UINT32 ProtectedLimit;\r
- UINT32 PchRootComplexBar;\r
-\r
- PchRootComplexBar = QNC_RCRB_BASE;\r
-\r
- if (Length > 0) {\r
- Offset = R_QNC_RCRB_SPIPBR0;\r
- Limit = SpiBaseAddress + (Length - 1);\r
- do {\r
- RegVal = MmioRead32 (PchRootComplexBar + Offset);\r
- if ((RegVal & B_QNC_RCRB_SPIPBRn_WPE) != 0) {\r
- ProtectedBase = (RegVal & 0xfff) << 12;\r
- ProtectedLimit = (RegVal & 0x00fff000) + 0xfff;\r
- if (SpiBaseAddress >= ProtectedBase && Limit <= ProtectedLimit) {\r
- return TRUE;\r
- }\r
- }\r
- if (Offset == R_QNC_RCRB_SPIPBR0) {\r
- Offset = R_QNC_RCRB_SPIPBR1;\r
- } else if (Offset == R_QNC_RCRB_SPIPBR1) {\r
- Offset = R_QNC_RCRB_SPIPBR2;\r
- } else {\r
- break;\r
- }\r
- } while (TRUE);\r
- }\r
- return FALSE;\r
-}\r
-\r
-/**\r
- Set Legacy GPIO Level\r
-\r
- @param LevelRegOffset GPIO level register Offset from GPIO Base Address.\r
- @param GpioNum GPIO bit to change.\r
- @param HighLevel If TRUE set GPIO High else Set GPIO low.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformLegacyGpioSetLevel (\r
- IN CONST UINT32 LevelRegOffset,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST BOOLEAN HighLevel\r
- )\r
-{\r
- UINT32 RegValue;\r
- UINT32 GpioBaseAddress;\r
- UINT32 GpioNumMask;\r
-\r
- GpioBaseAddress = LpcPciCfg32 (R_QNC_LPC_GBA_BASE) & B_QNC_LPC_GPA_BASE_MASK;\r
- ASSERT (GpioBaseAddress > 0);\r
-\r
- RegValue = IoRead32 (GpioBaseAddress + LevelRegOffset);\r
- GpioNumMask = (1 << GpioNum);\r
- if (HighLevel) {\r
- RegValue |= (GpioNumMask);\r
- } else {\r
- RegValue &= ~(GpioNumMask);\r
- }\r
- IoWrite32 (GpioBaseAddress + LevelRegOffset, RegValue);\r
-}\r
-\r
-/**\r
- Get Legacy GPIO Level\r
-\r
- @param LevelRegOffset GPIO level register Offset from GPIO Base Address.\r
- @param GpioNum GPIO bit to check.\r
-\r
- @retval TRUE If bit is SET.\r
- @retval FALSE If bit is CLEAR.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-PlatformLegacyGpioGetLevel (\r
- IN CONST UINT32 LevelRegOffset,\r
- IN CONST UINT32 GpioNum\r
- )\r
-{\r
- UINT32 RegValue;\r
- UINT32 GpioBaseAddress;\r
- UINT32 GpioNumMask;\r
-\r
- GpioBaseAddress = LpcPciCfg32 (R_QNC_LPC_GBA_BASE) & B_QNC_LPC_GPA_BASE_MASK;\r
- RegValue = IoRead32 (GpioBaseAddress + LevelRegOffset);\r
- GpioNumMask = (1 << GpioNum);\r
- return ((RegValue & GpioNumMask) != 0);\r
-}\r
-\r
-\r
-BOOLEAN\r
-Pcal9555GetPortRegBit (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST UINT8 RegBase\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN ReadLength;\r
- UINTN WriteLength;\r
- UINT8 Data[2];\r
- EFI_I2C_DEVICE_ADDRESS I2cDeviceAddr;\r
- EFI_I2C_ADDR_MODE I2cAddrMode;\r
- UINT8 *RegValuePtr;\r
- UINT8 GpioNumMask;\r
- UINT8 SubAddr;\r
-\r
- I2cDeviceAddr.I2CDeviceAddress = (UINTN)Pcal9555SlaveAddr;\r
- I2cAddrMode = EfiI2CSevenBitAddrMode;\r
-\r
- if (GpioNum < 8) {\r
- SubAddr = RegBase;\r
- GpioNumMask = (UINT8)(1 << GpioNum);\r
- } else {\r
- SubAddr = RegBase + 1;\r
- GpioNumMask = (UINT8)(1 << (GpioNum - 8));\r
- }\r
-\r
- //\r
- // Output port value always at 2nd byte in Data variable.\r
- //\r
- RegValuePtr = &Data[1];\r
-\r
- //\r
- // On read entry sub address at 2nd byte, on read exit output\r
- // port value in 2nd byte.\r
- //\r
- Data[1] = SubAddr;\r
- WriteLength = 1;\r
- ReadLength = 1;\r
- Status = I2cReadMultipleByte (\r
- I2cDeviceAddr,\r
- I2cAddrMode,\r
- &WriteLength,\r
- &ReadLength,\r
- &Data[1]\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Adjust output port bit given callers request.\r
- //\r
- return ((*RegValuePtr & GpioNumMask) != 0);\r
-}\r
-\r
-VOID\r
-Pcal9555SetPortRegBit (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST UINT8 RegBase,\r
- IN CONST BOOLEAN LogicOne\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN ReadLength;\r
- UINTN WriteLength;\r
- UINT8 Data[2];\r
- EFI_I2C_DEVICE_ADDRESS I2cDeviceAddr;\r
- EFI_I2C_ADDR_MODE I2cAddrMode;\r
- UINT8 *RegValuePtr;\r
- UINT8 GpioNumMask;\r
- UINT8 SubAddr;\r
-\r
- I2cDeviceAddr.I2CDeviceAddress = (UINTN)Pcal9555SlaveAddr;\r
- I2cAddrMode = EfiI2CSevenBitAddrMode;\r
-\r
- if (GpioNum < 8) {\r
- SubAddr = RegBase;\r
- GpioNumMask = (UINT8)(1 << GpioNum);\r
- } else {\r
- SubAddr = RegBase + 1;\r
- GpioNumMask = (UINT8)(1 << (GpioNum - 8));\r
- }\r
-\r
- //\r
- // Output port value always at 2nd byte in Data variable.\r
- //\r
- RegValuePtr = &Data[1];\r
-\r
- //\r
- // On read entry sub address at 2nd byte, on read exit output\r
- // port value in 2nd byte.\r
- //\r
- Data[1] = SubAddr;\r
- WriteLength = 1;\r
- ReadLength = 1;\r
- Status = I2cReadMultipleByte (\r
- I2cDeviceAddr,\r
- I2cAddrMode,\r
- &WriteLength,\r
- &ReadLength,\r
- &Data[1]\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Adjust output port bit given callers request.\r
- //\r
- if (LogicOne) {\r
- *RegValuePtr = *RegValuePtr | GpioNumMask;\r
- } else {\r
- *RegValuePtr = *RegValuePtr & ~(GpioNumMask);\r
- }\r
-\r
- //\r
- // Update register. Sub address at 1st byte, value at 2nd byte.\r
- //\r
- WriteLength = 2;\r
- Data[0] = SubAddr;\r
- Status = I2cWriteMultipleByte (\r
- I2cDeviceAddr,\r
- I2cAddrMode,\r
- &WriteLength,\r
- Data\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
-\r
-/**\r
-Set the direction of Pcal9555 IO Expander GPIO pin.\r
-\r
-@param Pcal9555SlaveAddr I2c Slave address of Pcal9555 Io Expander.\r
-@param GpioNum Gpio direction to configure - values 0-7 for Port0\r
-and 8-15 for Port1.\r
-@param CfgAsInput If TRUE set pin direction as input else set as output.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPcal9555GpioSetDir (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST BOOLEAN CfgAsInput\r
- )\r
-{\r
- Pcal9555SetPortRegBit (\r
- Pcal9555SlaveAddr,\r
- GpioNum,\r
- PCAL9555_REG_CFG_PORT0,\r
- CfgAsInput\r
- );\r
-}\r
-\r
-/**\r
-Set the level of Pcal9555 IO Expander GPIO high or low.\r
-\r
-@param Pcal9555SlaveAddr I2c Slave address of Pcal9555 Io Expander.\r
-@param GpioNum Gpio to change values 0-7 for Port0 and 8-15\r
-for Port1.\r
-@param HighLevel If TRUE set pin high else set pin low.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPcal9555GpioSetLevel (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST BOOLEAN HighLevel\r
- )\r
-{\r
- Pcal9555SetPortRegBit (\r
- Pcal9555SlaveAddr,\r
- GpioNum,\r
- PCAL9555_REG_OUT_PORT0,\r
- HighLevel\r
- );\r
-}\r
-\r
-/**\r
-\r
-Enable pull-up/pull-down resistors of Pcal9555 GPIOs.\r
-\r
-@param Pcal9555SlaveAddr I2c Slave address of Pcal9555 Io Expander.\r
-@param GpioNum Gpio to change values 0-7 for Port0 and 8-15\r
-for Port1.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPcal9555GpioEnablePull (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum\r
- )\r
-{\r
- Pcal9555SetPortRegBit (\r
- Pcal9555SlaveAddr,\r
- GpioNum,\r
- PCAL9555_REG_PULL_EN_PORT0,\r
- TRUE\r
- );\r
-}\r
-\r
-/**\r
-\r
-Disable pull-up/pull-down resistors of Pcal9555 GPIOs.\r
-\r
-@param Pcal9555SlaveAddr I2c Slave address of Pcal9555 Io Expander.\r
-@param GpioNum Gpio to change values 0-7 for Port0 and 8-15\r
-for Port1.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPcal9555GpioDisablePull (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum\r
- )\r
-{\r
- Pcal9555SetPortRegBit (\r
- Pcal9555SlaveAddr,\r
- GpioNum,\r
- PCAL9555_REG_PULL_EN_PORT0,\r
- FALSE\r
- );\r
-}\r
-\r
-/**\r
-\r
-Get state of Pcal9555 GPIOs.\r
-\r
-@param Pcal9555SlaveAddr I2c Slave address of Pcal9555 Io Expander.\r
-@param GpioNum Gpio to change values 0-7 for Port0 and 8-15\r
-for Port1.\r
-\r
-@retval TRUE GPIO pin is high\r
-@retval FALSE GPIO pin is low\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-PlatformPcal9555GpioGetState (\r
- IN CONST UINT32 Pcal9555SlaveAddr,\r
- IN CONST UINT32 GpioNum\r
- )\r
-{\r
- return Pcal9555GetPortRegBit (Pcal9555SlaveAddr, GpioNum, PCAL9555_REG_IN_PORT0);\r
-}\r
-\r
-\r
+++ /dev/null
-/** @file\r
-Implementation of Helper routines for PEI enviroment.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Library/PeiServicesTablePointerLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/I2cLib.h>\r
-\r
-#include "CommonHeader.h"\r
-\r
-//\r
-// Routines defined in other source modules of this component.\r
-//\r
-\r
-//\r
-// Routines local to this source module.\r
-//\r
-\r
-//\r
-// Routines exported by this source module.\r
-//\r
-\r
-/**\r
- Find pointer to RAW data in Firmware volume file.\r
-\r
- @param FvNameGuid Firmware volume to search. If == NULL search all.\r
- @param FileNameGuid Firmware volume file to search for.\r
- @param SectionData Pointer to RAW data section of found file.\r
- @param SectionDataSize Pointer to UNITN to get size of RAW data.\r
-\r
- @retval EFI_SUCCESS Raw Data found.\r
- @retval EFI_INVALID_PARAMETER FileNameGuid == NULL.\r
- @retval EFI_NOT_FOUND Firmware volume file not found.\r
- @retval EFI_UNSUPPORTED Unsupported in current enviroment (PEI or DXE).\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformFindFvFileRawDataSection (\r
- IN CONST EFI_GUID *FvNameGuid OPTIONAL,\r
- IN CONST EFI_GUID *FileNameGuid,\r
- OUT VOID **SectionData,\r
- OUT UINTN *SectionDataSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Instance;\r
- EFI_PEI_FV_HANDLE VolumeHandle;\r
- EFI_PEI_FILE_HANDLE FileHandle;\r
- EFI_SECTION_TYPE SearchType;\r
- EFI_FV_INFO VolumeInfo;\r
- EFI_FV_FILE_INFO FileInfo;\r
-\r
- if (FileNameGuid == NULL || SectionData == NULL || SectionDataSize == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- *SectionData = NULL;\r
- *SectionDataSize = 0;\r
-\r
- SearchType = EFI_SECTION_RAW;\r
- for (Instance = 0; !EFI_ERROR((PeiServicesFfsFindNextVolume (Instance, &VolumeHandle))); Instance++) {\r
- if (FvNameGuid != NULL) {\r
- Status = PeiServicesFfsGetVolumeInfo (VolumeHandle, &VolumeInfo);\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
- if (!CompareGuid (FvNameGuid, &VolumeInfo.FvName)) {\r
- continue;\r
- }\r
- }\r
- Status = PeiServicesFfsFindFileByName (FileNameGuid, VolumeHandle, &FileHandle);\r
- if (!EFI_ERROR (Status)) {\r
- Status = PeiServicesFfsGetFileInfo (FileHandle, &FileInfo);\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
- if (IS_SECTION2(FileInfo.Buffer)) {\r
- *SectionDataSize = SECTION2_SIZE(FileInfo.Buffer) - sizeof(EFI_COMMON_SECTION_HEADER2);\r
- } else {\r
- *SectionDataSize = SECTION_SIZE(FileInfo.Buffer) - sizeof(EFI_COMMON_SECTION_HEADER);\r
- }\r
- Status = PeiServicesFfsFindSectionData (SearchType, FileHandle, SectionData);\r
- if (!EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- }\r
- }\r
- return EFI_NOT_FOUND;\r
-}\r
-\r
-/**\r
- Find free spi protect register and write to it to protect a flash region.\r
-\r
- @param DirectValue Value to directly write to register.\r
- if DirectValue == 0 the use Base & Length below.\r
- @param BaseAddress Base address of region in Flash Memory Map.\r
- @param Length Length of region to protect.\r
-\r
- @retval EFI_SUCCESS Free spi protect register found & written.\r
- @retval EFI_NOT_FOUND Free Spi protect register not found.\r
- @retval EFI_DEVICE_ERROR Unable to write to spi protect register.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformWriteFirstFreeSpiProtect (\r
- IN CONST UINT32 DirectValue,\r
- IN CONST UINT32 BaseAddress,\r
- IN CONST UINT32 Length\r
- )\r
-{\r
- return WriteFirstFreeSpiProtect (\r
- QNC_RCRB_BASE,\r
- DirectValue,\r
- BaseAddress,\r
- Length,\r
- NULL\r
- );\r
-}\r
-\r
-/** Check if System booted with recovery Boot Stage1 image.\r
-\r
- @retval TRUE If system booted with recovery Boot Stage1 image.\r
- @retval FALSE If system booted with normal stage1 image.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-PlatformIsBootWithRecoveryStage1 (\r
- VOID\r
- )\r
-{\r
- BOOLEAN IsRecoveryBoot;\r
- QUARK_EDKII_STAGE1_HEADER *Edk2ImageHeader;\r
-\r
- Edk2ImageHeader = (QUARK_EDKII_STAGE1_HEADER *) PcdGet32 (PcdEsramStage1Base);\r
- switch ((UINT8)Edk2ImageHeader->ImageIndex & QUARK_STAGE1_IMAGE_TYPE_MASK) {\r
- case QUARK_STAGE1_RECOVERY_IMAGE_TYPE:\r
- //\r
- // Recovery Boot\r
- //\r
- IsRecoveryBoot = TRUE;\r
- break;\r
- default:\r
- //\r
- // Normal Boot\r
- //\r
- IsRecoveryBoot = FALSE;\r
- break;\r
- }\r
-\r
- return IsRecoveryBoot;\r
-}\r
+++ /dev/null
-/** @file\r
-Platform helper LED routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-\r
-#include "CommonHeader.h"\r
-\r
-//\r
-// Routines defined in other source modules of this component.\r
-//\r
-\r
-//\r
-// Routines local to this source module.\r
-//\r
-\r
-VOID\r
-GalileoGen2RouteOutFlashUpdateLed (\r
- VOID\r
- )\r
-{\r
- //\r
- // For GpioNums below values 0 to 7 are for Port0 ie P0-0 - P0-7 and\r
- // values 8 to 15 are for Port1 ie P1-0 - P1-7.\r
- //\r
-\r
- //\r
- // Disable Pull-ups / pull downs on EXP0 pin for LVL_B_PU7 signal.\r
- //\r
- PlatformPcal9555GpioDisablePull (\r
- GALILEO_GEN2_IOEXP0_7BIT_SLAVE_ADDR, // IO Expander 0.\r
- 15 // P1-7.\r
- );\r
-\r
- //\r
- // Make LVL_B_OE7_N an output pin.\r
- //\r
- PlatformPcal9555GpioSetDir (\r
- GALILEO_GEN2_IOEXP0_7BIT_SLAVE_ADDR, // IO Expander 0.\r
- 14, // P1-6.\r
- FALSE\r
- );\r
-\r
- //\r
- // Set level of LVL_B_OE7_N to low.\r
- //\r
- PlatformPcal9555GpioSetLevel (\r
- GALILEO_GEN2_IOEXP0_7BIT_SLAVE_ADDR,\r
- 14,\r
- FALSE\r
- );\r
-\r
- //\r
- // Make MUX8_SEL an output pin.\r
- //\r
- PlatformPcal9555GpioSetDir (\r
- GALILEO_GEN2_IOEXP1_7BIT_SLAVE_ADDR, // IO Expander 1.\r
- 14, // P1-6.\r
- FALSE\r
- );\r
-\r
- //\r
- // Set level of MUX8_SEL to low to route GPIO_SUS<5> to LED.\r
- //\r
- PlatformPcal9555GpioSetLevel (\r
- GALILEO_GEN2_IOEXP1_7BIT_SLAVE_ADDR, // IO Expander 1.\r
- 14, // P1-6.\r
- FALSE\r
- );\r
-}\r
-\r
-//\r
-// Routines exported by this source module.\r
-//\r
-\r
-/**\r
- Init platform LEDs into known state.\r
-\r
- @param PlatformType Executing platform type.\r
- @param I2cBus Pointer to I2c Host controller protocol.\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformLedInit (\r
- IN CONST EFI_PLATFORM_TYPE Type\r
- )\r
-{\r
- EFI_BOOT_MODE BootMode;\r
-\r
- BootMode = GetBootModeHob ();\r
-\r
- //\r
- // Init Flash update / recovery LED in OFF state.\r
- //\r
- if (BootMode == BOOT_ON_FLASH_UPDATE || BootMode == BOOT_IN_RECOVERY_MODE) {\r
- if (Type == GalileoGen2) {\r
- PlatformLegacyGpioSetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_GEN2_FLASH_UPDATE_LED_RESUMEWELL_GPIO, FALSE);\r
- GalileoGen2RouteOutFlashUpdateLed ();\r
- } else if (Type == Galileo) {\r
- PlatformLegacyGpioSetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_FLASH_UPDATE_LED_RESUMEWELL_GPIO, FALSE);\r
- } else {\r
- //\r
- // These platforms have no flash update LED.\r
- //\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Turn on or off platform flash update LED.\r
-\r
- @param PlatformType Executing platform type.\r
- @param TurnOn If TRUE turn on else turn off.\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformFlashUpdateLed (\r
- IN CONST EFI_PLATFORM_TYPE Type,\r
- IN CONST BOOLEAN TurnOn\r
- )\r
-{\r
- if (Type == GalileoGen2) {\r
- PlatformLegacyGpioSetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_GEN2_FLASH_UPDATE_LED_RESUMEWELL_GPIO, TurnOn);\r
- } else if (Type == Galileo) {\r
- PlatformLegacyGpioSetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_FLASH_UPDATE_LED_RESUMEWELL_GPIO, TurnOn);\r
- } else {\r
- //\r
- // These platforms have no flash update LED.\r
- //\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files in this component.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-#include <Uefi.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <IntelQNCRegs.h>\r
-#include <IntelQNCConfig.h>\r
-#include <Pcal9555.h>\r
-#include <Platform.h>\r
-#include <PlatformBoards.h>\r
-\r
-#include <Library/PlatformPcieHelperLib.h>\r
-\r
-//\r
-// Routines shared between souce modules in this component.\r
-//\r
-\r
-VOID\r
-EFIAPI\r
-PlatformPcieErratas (\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SocUnitEarlyInitialisation (\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SocUnitReleasePcieControllerPreWaitPllLock (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SocUnitReleasePcieControllerPostPllLock (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Platform Pcie Helper Lib.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-//\r
-// Routines local to this source module.\r
-//\r
-VOID\r
-LegacyGpioSetLevel (\r
- IN CONST UINT32 LevelRegOffset,\r
- IN CONST UINT32 GpioNum,\r
- IN CONST BOOLEAN HighLevel\r
- )\r
-{\r
- UINT32 RegValue;\r
- UINT32 GpioBaseAddress;\r
- UINT32 GpioNumMask;\r
-\r
- GpioBaseAddress = LpcPciCfg32 (R_QNC_LPC_GBA_BASE) & B_QNC_LPC_GPA_BASE_MASK;\r
- ASSERT (GpioBaseAddress > 0);\r
-\r
- RegValue = IoRead32 (GpioBaseAddress + LevelRegOffset);\r
- GpioNumMask = (1 << GpioNum);\r
- if (HighLevel) {\r
- RegValue |= (GpioNumMask);\r
- } else {\r
- RegValue &= ~(GpioNumMask);\r
- }\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RGLVL_RESUME_WELL, RegValue);\r
-}\r
-\r
-//\r
-// Routines exported by this component.\r
-//\r
-\r
-/**\r
- Platform assert PCI express PERST# signal.\r
-\r
- @param PlatformType See EFI_PLATFORM_TYPE enum definitions.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPERSTAssert (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- )\r
-{\r
- if (PlatformType == GalileoGen2) {\r
- LegacyGpioSetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_GEN2_PCIEXP_PERST_RESUMEWELL_GPIO, FALSE);\r
- } else {\r
- LegacyGpioSetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, PCIEXP_PERST_RESUMEWELL_GPIO, FALSE);\r
- }\r
-}\r
-\r
-/**\r
- Platform de assert PCI express PERST# signal.\r
-\r
- @param PlatformType See EFI_PLATFORM_TYPE enum definitions.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformPERSTDeAssert (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- )\r
-{\r
- if (PlatformType == GalileoGen2) {\r
- LegacyGpioSetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_GEN2_PCIEXP_PERST_RESUMEWELL_GPIO, TRUE);\r
- } else {\r
- LegacyGpioSetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, PCIEXP_PERST_RESUMEWELL_GPIO, TRUE);\r
- }\r
-}\r
-\r
-/** Early initialisation of the PCIe controller.\r
-\r
- @param PlatformType See EFI_PLATFORM_TYPE enum definitions.\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformPciExpressEarlyInit (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- )\r
-{\r
-\r
- //\r
- // Release and wait for PCI controller to come out of reset.\r
- //\r
- SocUnitReleasePcieControllerPreWaitPllLock (PlatformType);\r
- MicroSecondDelay (PCIEXP_DELAY_US_WAIT_PLL_LOCK);\r
- SocUnitReleasePcieControllerPostPllLock (PlatformType);\r
-\r
- //\r
- // Early PCIe initialisation\r
- //\r
- SocUnitEarlyInitialisation ();\r
-\r
- //\r
- // Do North cluster early PCIe init.\r
- //\r
- PciExpressEarlyInit ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-## @file\r
-# Library producing Pci Express Helper routines.\r
-#\r
-# Copyright (c) 2013 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformPcieHelperLib\r
- FILE_GUID = C153F460-5D8A-4d44-83BB-A8AF5CEF132C\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformPcieHelperLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources]\r
- PlatformPcieHelperLib.c\r
- SocUnit.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- PcdLib\r
- IoLib\r
- DebugLib\r
- TimerLib\r
- QNCAccessLib\r
- IntelQNCLib\r
+++ /dev/null
-/** @file\r
-System On Chip Unit (SOCUnit) routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-/** Early initialisation of the SOC Unit\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SocUnitEarlyInitialisation (\r
- VOID\r
- )\r
-{\r
- UINT32 NewValue;\r
-\r
- //\r
- // Set the mixer load resistance\r
- //\r
- NewValue = QNCPortIORead (QUARK_SC_PCIE_AFE_SB_PORT_ID, QUARK_PCIE_AFE_PCIE_RXPICTRL0_L0);\r
- NewValue &= OCFGPIMIXLOAD_1_0_MASK;\r
- QNCPortIOWrite (QUARK_SC_PCIE_AFE_SB_PORT_ID, QUARK_PCIE_AFE_PCIE_RXPICTRL0_L0, NewValue);\r
-\r
- NewValue = QNCPortIORead (QUARK_SC_PCIE_AFE_SB_PORT_ID, QUARK_PCIE_AFE_PCIE_RXPICTRL0_L1);\r
- NewValue &= OCFGPIMIXLOAD_1_0_MASK;\r
- QNCPortIOWrite (QUARK_SC_PCIE_AFE_SB_PORT_ID, QUARK_PCIE_AFE_PCIE_RXPICTRL0_L1, NewValue);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/** Tasks to release PCI controller from reset pre wait for PLL Lock.\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SocUnitReleasePcieControllerPreWaitPllLock (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- )\r
-{\r
- UINT32 NewValue;\r
-\r
- //\r
- // Assert PERST# and validate time assertion time.\r
- //\r
- PlatformPERSTAssert (PlatformType);\r
- ASSERT (PCIEXP_PERST_MIN_ASSERT_US <= (PCIEXP_DELAY_US_POST_CMNRESET_RESET + PCIEXP_DELAY_US_WAIT_PLL_LOCK + PCIEXP_DELAY_US_POST_SBI_RESET));\r
-\r
- //\r
- // PHY Common lane reset.\r
- //\r
- NewValue = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG);\r
- NewValue |= SOCCLKEN_CONFIG_PHY_I_CMNRESET_L;\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG, NewValue);\r
-\r
- //\r
- // Wait post common lane reset.\r
- //\r
- MicroSecondDelay (PCIEXP_DELAY_US_POST_CMNRESET_RESET);\r
-\r
- //\r
- // PHY Sideband interface reset.\r
- // Controller main reset\r
- //\r
- NewValue = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG);\r
- NewValue |= (SOCCLKEN_CONFIG_SBI_RST_100_CORE_B | SOCCLKEN_CONFIG_PHY_I_SIDE_RST_L);\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG, NewValue);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/** Tasks to release PCI controller from reset after PLL has locked\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SocUnitReleasePcieControllerPostPllLock (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- )\r
-{\r
- UINT32 NewValue;\r
-\r
- //\r
- // Controller sideband interface reset.\r
- //\r
- NewValue = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG);\r
- NewValue |= SOCCLKEN_CONFIG_SBI_BB_RST_B;\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG, NewValue);\r
-\r
- //\r
- // Wait post sideband interface reset.\r
- //\r
- MicroSecondDelay (PCIEXP_DELAY_US_POST_SBI_RESET);\r
-\r
- //\r
- // Deassert PERST#.\r
- //\r
- PlatformPERSTDeAssert (PlatformType);\r
-\r
- //\r
- // Wait post de assert PERST#.\r
- //\r
- MicroSecondDelay (PCIEXP_DELAY_US_POST_PERST_DEASSERT);\r
-\r
- //\r
- // Controller primary interface reset.\r
- //\r
- NewValue = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG);\r
- NewValue |= SOCCLKEN_CONFIG_BB_RST_B;\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG, NewValue);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-#------------------------------------------------------------------------------\r
-#\r
-# Copyright (c) 2013 - 2016 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-# Module Name:\r
-#\r
-# Flat32.S\r
-#\r
-# Abstract:\r
-#\r
-# This is the code that goes from real-mode to protected mode.\r
-# It consumes the reset vector, configures the stack.\r
-#\r
-#\r
-#------------------------------------------------------------------------------\r
-\r
-.macro RET32\r
- jmp *%esp\r
-.endm\r
-\r
-#\r
-# ROM/SPI/MEMORY Definitions\r
-#\r
-.equ QUARK_DDR3_MEM_BASE_ADDRESS, (0x000000000) # Memory Base Address = 0\r
-.equ QUARK_MAX_DDR3_MEM_SIZE_BYTES, (0x80000000) # DDR3 Memory Size = 2GB\r
-.equ QUARK_ESRAM_MEM_SIZE_BYTES, (0x00080000) # eSRAM Memory Size = 512K\r
-.equ QUARK_STACK_SIZE_BYTES, (0x008000) # Quark stack size = 32K\r
-\r
-#\r
-# RTC/CMOS definitions\r
-#\r
-.equ RTC_INDEX, (0x70)\r
-.equ NMI_DISABLE, (0x80) # Bit7=1 disables NMI\r
-.equ NMI_ENABLE, (0x00) # Bit7=0 disables NMI\r
-.equ RTC_DATA, (0x71)\r
-\r
-#\r
-# PCI Configuration definitions\r
-#\r
-.equ PCI_CFG, (0x80000000) # PCI configuration access mechanism\r
-.equ PCI_ADDRESS_PORT, (0xCF8)\r
-.equ PCI_DATA_PORT, (0xCFC)\r
-\r
-#\r
-# Quark PCI devices\r
-#\r
-.equ HOST_BRIDGE_PFA, (0x0000) # B0:D0:F0 (Host Bridge)\r
-.equ ILB_PFA, (0x00F8) # B0:D31:F0 (Legacy Block)\r
-\r
-#\r
-# ILB PCI Config Registers\r
-#\r
-.equ BDE, (0x0D4) # BIOS Decode Enable register\r
-.equ DECODE_ALL_REGIONS_ENABLE, (0xFF000000) # Decode all BIOS decode ranges\r
-\r
-#\r
-# iLB Reset Register\r
-#\r
-.equ ILB_RESET_REG, (0x0CF9)\r
-.equ CF9_WARM_RESET, (0x02)\r
-.equ CF9_COLD_RESET, (0x08)\r
-\r
-#\r
-# Host Bridge PCI Config Registers\r
-#\r
-.equ MESSAGE_BUS_CONTROL_REG, (0xD0) # Message Bus Control Register\r
-.equ SB_OPCODE_FIELD, (0x18) # Bit location of Opcode field\r
-.equ OPCODE_SIDEBAND_REG_READ, (0x10) # Read opcode\r
-.equ OPCODE_SIDEBAND_REG_WRITE, (0x11) # Write opcode\r
-.equ OPCODE_SIDEBAND_ALT_REG_READ, (0x06) # Alternate Read opcode\r
-.equ OPCODE_SIDEBAND_ALT_REG_WRITE, (0x07) # Alternate Write opcode\r
-.equ OPCODE_WARM_RESET_REQUEST, (0xF4) # Reset Warm\r
-.equ OPCODE_COLD_RESET_REQUEST, (0xF5) # Reset Cold\r
-.equ SB_PORT_FIELD, (0x10) # Bit location of Port ID field\r
-.equ MEMORY_ARBITER_PORT_ID, (0x00)\r
-.equ HOST_BRIDGE_PORT_ID, (0x03)\r
-.equ RMU_PORT_ID, (0x04)\r
-.equ MEMORY_MANAGER_PORT_ID, (0x05)\r
-.equ SOC_UNIT_PORT_ID, (0x31)\r
-.equ SB_ADDR_FIELD, (0x08) # Bit location of Register field\r
-.equ SB_BE_FIELD, (0x04) # Bit location of Byte Enables field\r
-.equ ALL_BYTE_EN, (0x0F) # All Byte Enables\r
-.equ MESSAGE_DATA_REG, (0xD4) # Message Data Register\r
-\r
-#\r
-# Memory Arbiter Config Registers\r
-#\r
-.equ AEC_CTRL_OFFSET, (0x00)\r
-\r
-#\r
-# Host Bridge Config Registers\r
-#\r
-.equ HMISC2_OFFSET, (0x03) # PCI configuration access mechanism\r
-.equ OR_PM_FIELD, (0x10)\r
-.equ SMI_EN, (0x00080000)\r
-\r
-.equ HMBOUND_OFFSET, (0x08)\r
-.equ HMBOUND_ADDRESS, (QUARK_DDR3_MEM_BASE_ADDRESS + QUARK_MAX_DDR3_MEM_SIZE_BYTES + QUARK_ESRAM_MEM_SIZE_BYTES)\r
-.equ HMBOUND_LOCK, (0x01)\r
-.equ HECREG_OFFSET, (0x09)\r
-.equ EC_BASE, (0xE0000000)\r
-.equ EC_ENABLE, (0x01)\r
-.equ HLEGACY_OFFSET, (0x0A)\r
-.equ NMI, (0x00004000)\r
-.equ SMI, (0x00001000)\r
-.equ INTR, (0x00000400)\r
-\r
-#\r
-# Memory Manager Config Registers\r
-#\r
-.equ ESRAMPGCTRL_BLOCK_OFFSET, (0x82)\r
-.equ BLOCK_ENABLE_PG, (0x10000000)\r
-.equ BIMRVCTL_OFFSET, (0x19)\r
-.equ ENABLE_IMR_INTERRUPT, (0x80000000)\r
-\r
-#\r
-# SOC UNIT Debug Registers\r
-#\r
-.equ CFGSTICKY_W1_OFFSET, (0x50)\r
-.equ FORCE_COLD_RESET, (0x00000001)\r
-.equ CFGSTICKY_RW_OFFSET, (0x51)\r
-.equ RESET_FOR_ESRAM_LOCK, (0x00000020)\r
-.equ RESET_FOR_HMBOUND_LOCK, (0x00000040)\r
-.equ CFGNONSTICKY_W1_OFFSET, (0x52)\r
-.equ FORCE_WARM_RESET, (0x00000001)\r
-\r
-#\r
-# CR0 cache control bit definition\r
-#\r
-.equ CR0_CACHE_DISABLE, 0x040000000\r
-.equ CR0_NO_WRITE, 0x020000000\r
-\r
-ASM_GLOBAL ASM_PFX(PcdGet32(PcdEsramStage1Base))\r
-\r
-\r
-#\r
-# Contrary to the name, this file contains 16 bit code as well.\r
-#\r
-.text\r
-#----------------------------------------------------------------------------\r
-#\r
-# Procedure: _ModuleEntryPoint\r
-#\r
-# Input: None\r
-#\r
-# Output: None\r
-#\r
-# Destroys: Assume all registers\r
-#\r
-# Description:\r
-#\r
-# Transition to non-paged flat-model protected mode from a\r
-# hard-coded GDT that provides exactly two descriptors.\r
-# This is a bare bones transition to protected mode only\r
-# used for a while in PEI and possibly DXE.\r
-#\r
-# After enabling protected mode, a far jump is executed to\r
-# transfer to PEI using the newly loaded GDT.\r
-#\r
-# Return: None\r
-#\r
-#----------------------------------------------------------------------------\r
-ASM_GLOBAL ASM_PFX(_ModuleEntryPoint)\r
-ASM_PFX(_ModuleEntryPoint):\r
-\r
- #\r
- # Warm Reset (INIT#) check.\r
- #\r
- .byte 0xbe,0x00,0xf0 #movw $0xF000, %si\r
- .byte 0x8e,0xde #movw %si, %ds\r
- .byte 0xbe,0xf0,0xff #movw $0xFFF0, %si\r
- .byte 0x80,0x3c,0xea #cmpb $0xEA, (%si) # Is it warm reset ?\r
- jne NotWarmReset # Jump if not.\r
- .byte 0xb0,0x08 #movb $0x08, %al\r
- .byte 0xba,0xf9,0x0c #movw $0xcf9, %dx\r
- .byte 0xee #outb %al, %dx\r
- .byte 0xb0,0x55 #movb $0x55, %al\r
- .byte 0xe6,0x80 #outb %al, $0x80\r
- jmp .\r
-NotWarmReset:\r
- .byte 0x66,0x8b,0xe8 #movl %eax, %ebp\r
-\r
- #\r
- # Load the GDT table in GdtDesc\r
- #\r
- .byte 0x66,0xbe #movl $GdtDesc, %esi\r
- .long GdtDesc\r
-\r
- .byte 0x66,0x2e,0x0f,0x01,0x14 #lgdt %cs:(%si)\r
-\r
- #\r
- # Transition to 16 bit protected mode\r
- #\r
- .byte 0x0f,0x20,0xc0 #movl %cr0, %eax # Get control register 0\r
- .byte 0x66,0x83,0xc8,0x03 #orl $0x0000003, %eax # Set PE bit (bit #0) & MP bit (bit #1)\r
- .byte 0x0f,0x22,0xc0 #movl %eax, %cr0 # Activate protected mode\r
-\r
- #\r
- # Now we're in 16 bit protected mode\r
- # Set up the selectors for 32 bit protected mode entry\r
- #\r
- .byte 0xb8 #movw SYS_DATA_SEL, %ax\r
- .word SYS_DATA_SEL\r
-\r
- .byte 0x8e,0xd8 #movw %ax, %ds\r
- .byte 0x8e,0xc0 #movw %ax, %es\r
- .byte 0x8e,0xe0 #movw %ax, %fs\r
- .byte 0x8e,0xe8 #movw %ax, %gs\r
- .byte 0x8e,0xd0 #movw %ax, %ss\r
-\r
- #\r
- # Transition to Flat 32 bit protected mode\r
- # The jump to a far pointer causes the transition to 32 bit mode\r
- #\r
- .byte 0x66,0xbe #movl ProtectedModeEntryLinearAddress, %esi\r
- .long ProtectedModeEntryLinearAddress\r
- .byte 0x66,0x2e,0xff,0x2c #jmp %cs:(%esi)\r
-\r
-#\r
-# Protected mode portion initializes stack, configures cache, and calls C entry point\r
-#\r
-\r
-#----------------------------------------------------------------------------\r
-#\r
-# Procedure: ProtectedModeEntryPoint\r
-#\r
-# Input: Executing in 32 Bit Protected (flat) mode\r
-# cs: 0-4GB\r
-# ds: 0-4GB\r
-# es: 0-4GB\r
-# fs: 0-4GB\r
-# gs: 0-4GB\r
-# ss: 0-4GB\r
-#\r
-# Output: This function never returns\r
-#\r
-# Destroys:\r
-# ecx\r
-# edi\r
-# esi\r
-# esp\r
-#\r
-# Description:\r
-# Perform any essential early platform initilaisation\r
-# Setup a stack\r
-# Transfer control to EDKII code in eSRAM\r
-#\r
-#----------------------------------------------------------------------------\r
-ProtectedModeEntryPoint:\r
- leal L0, %esp\r
- jmp stackless_EarlyPlatformInit\r
-L0:\r
-\r
- #\r
- # Set up stack pointer\r
- #\r
- movl ASM_PFX(PcdGet32(PcdEsramStage1Base)), %esp\r
- movl $QUARK_ESRAM_MEM_SIZE_BYTES, %esi\r
- addl %esi, %esp # ESP = top of stack (stack grows downwards).\r
-\r
- #\r
- # Store the the BIST value in EBP\r
- #\r
- movl $0, %ebp # No processor BIST on Quark\r
-\r
- #\r
- # Push processor count to stack first, then BIST status (AP then BSP)\r
- #\r
- movl $1, %eax\r
- cpuid\r
- shrl $16, %ebx\r
- andl $0x000000FF, %ebx\r
- cmpb $1, %bl\r
- jae PushProcessorCount\r
-\r
- #\r
- # Some processors report 0 logical processors. Effectively 0 = 1.\r
- # So we fix up the processor count\r
- #\r
- incl %ebx\r
-\r
-PushProcessorCount:\r
- pushl %ebx\r
-\r
- #\r
- # We need to implement a long-term solution for BIST capture. For now, we just copy BSP BIST\r
- # for all processor threads\r
- #\r
- xorl %ecx, %ecx\r
- movb %bl, %cl\r
-\r
-PushBist:\r
- pushl %ebp\r
- loop PushBist\r
-\r
- #\r
- # Pass Control into the PEI Core\r
- #\r
- call PlatformSecLibStartup\r
-\r
- #\r
- # PEI Core should never return to here, this is just to capture an invalid return.\r
- #\r
- jmp .\r
-\r
-#----------------------------------------------------------------------------\r
-#\r
-# Procedure: stackless_EarlyPlatformInit\r
-#\r
-# Input: esp - Return address\r
-#\r
-# Output: None\r
-#\r
-# Destroys: Assume all registers\r
-#\r
-# Description:\r
-# Any early platform initialisation required\r
-#\r
-# Return:\r
-# None\r
-#\r
-#----------------------------------------------------------------------------\r
-stackless_EarlyPlatformInit:\r
-\r
- #\r
- # Save return address\r
- #\r
- movl %esp, %ebp\r
-\r
- #\r
- # Ensure cache is disabled.\r
- #\r
- movl %cr0, %eax\r
- orl $(CR0_CACHE_DISABLE + CR0_NO_WRITE), %eax\r
- invd\r
- movl %eax, %cr0\r
-\r
- #\r
- # Disable NMI operation\r
- # Good convention suggests you should read back RTC data port after\r
- # accessing the RTC index port.\r
- #\r
- movb $(NMI_DISABLE), %al\r
- movw $(RTC_INDEX), %dx\r
- outb %al, %dx\r
- movw $(RTC_DATA), %dx\r
- inb %dx, %al\r
-\r
- #\r
- # Disable SMI (Disables SMI wire, not SMI messages)\r
- #\r
- movl $((OPCODE_SIDEBAND_REG_READ << SB_OPCODE_FIELD) | (HOST_BRIDGE_PORT_ID << SB_PORT_FIELD) | (HMISC2_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L1, %esp\r
- jmp stackless_SideBand_Read\r
-L1:\r
- andl $(~SMI_EN), %eax\r
- movl $((OPCODE_SIDEBAND_REG_WRITE << SB_OPCODE_FIELD) | (HOST_BRIDGE_PORT_ID << SB_PORT_FIELD) | (HMISC2_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L2, %esp\r
- jmp stackless_SideBand_Write\r
-L2:\r
-\r
- #\r
- # Before we get going, check SOC Unit Registers to see if we are required to issue a warm/cold reset\r
- #\r
- movl $((OPCODE_SIDEBAND_ALT_REG_READ << SB_OPCODE_FIELD) | (SOC_UNIT_PORT_ID << SB_PORT_FIELD) | (CFGNONSTICKY_W1_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L3, %esp\r
- jmp stackless_SideBand_Read\r
-L3:\r
- andl $(FORCE_WARM_RESET), %eax\r
- jz TestForceColdReset # Zero means bit clear, we're not requested to warm reset so continue as normal\r
- jmp IssueWarmReset\r
-\r
-TestForceColdReset:\r
- movl $((OPCODE_SIDEBAND_ALT_REG_READ << SB_OPCODE_FIELD) | (SOC_UNIT_PORT_ID << SB_PORT_FIELD) | (CFGNONSTICKY_W1_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L4, %esp\r
- jmp stackless_SideBand_Read\r
-L4:\r
- andl $(FORCE_COLD_RESET), %eax\r
- jz TestHmboundLock # Zero means bit clear, we're not requested to cold reset so continue as normal\r
- jmp IssueColdReset\r
-\r
- #\r
- # Before setting HMBOUND, check it's not locked\r
- #\r
-TestHmboundLock:\r
- movl $((OPCODE_SIDEBAND_REG_READ << SB_OPCODE_FIELD) | (HOST_BRIDGE_PORT_ID << SB_PORT_FIELD) | (HMBOUND_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L5, %esp\r
- jmp stackless_SideBand_Read\r
-L5:\r
- andl $(HMBOUND_LOCK), %eax\r
- jz ConfigHmbound # Zero means bit clear, we have the config we want so continue as normal\r
- #\r
- # Failed to config - store sticky bit debug\r
- #\r
- movl $((OPCODE_SIDEBAND_ALT_REG_READ << SB_OPCODE_FIELD) | (SOC_UNIT_PORT_ID << SB_PORT_FIELD) | (CFGSTICKY_RW_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L6, %esp\r
- jmp stackless_SideBand_Read\r
-L6:\r
- orl $(RESET_FOR_HMBOUND_LOCK), %eax\r
- movl $((OPCODE_SIDEBAND_ALT_REG_WRITE << SB_OPCODE_FIELD) | (SOC_UNIT_PORT_ID << SB_PORT_FIELD) | (CFGSTICKY_RW_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L7, %esp\r
- jmp stackless_SideBand_Write\r
-L7:\r
- jmp IssueWarmReset\r
-\r
- #\r
- # Set up the HMBOUND register\r
- #\r
-ConfigHmbound:\r
- movl $(HMBOUND_ADDRESS), %eax # Data (Set HMBOUND location)\r
- movl $((OPCODE_SIDEBAND_REG_WRITE << SB_OPCODE_FIELD) | (HOST_BRIDGE_PORT_ID << SB_PORT_FIELD) | (HMBOUND_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L8, %esp\r
- jmp stackless_SideBand_Write\r
-L8:\r
-\r
- #\r
- # Enable interrupts to Remote Management Unit when a IMR/SMM/HMBOUND violation occurs.\r
- #\r
- movl $(ENABLE_IMR_INTERRUPT), %eax # Data (Set interrupt enable mask)\r
- movl $((OPCODE_SIDEBAND_REG_WRITE << SB_OPCODE_FIELD) | (MEMORY_MANAGER_PORT_ID << SB_PORT_FIELD) | (BIMRVCTL_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L9, %esp\r
- jmp stackless_SideBand_Write\r
-L9:\r
-\r
- #\r
- # Set eSRAM address\r
- #\r
- movl ASM_PFX(PcdGet32(PcdEsramStage1Base)), %eax # Data (Set eSRAM location)\r
- shr $(0x18), %eax\r
- addl $(BLOCK_ENABLE_PG), %eax\r
- movl $((OPCODE_SIDEBAND_REG_WRITE << SB_OPCODE_FIELD) | (MEMORY_MANAGER_PORT_ID << SB_PORT_FIELD) | (ESRAMPGCTRL_BLOCK_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L10, %esp\r
- jmp stackless_SideBand_Write\r
-L10:\r
-\r
- #\r
- # Check that we're not blocked from setting the config that we want.\r
- #\r
- movl $((OPCODE_SIDEBAND_REG_READ << SB_OPCODE_FIELD) | (MEMORY_MANAGER_PORT_ID << SB_PORT_FIELD) | (ESRAMPGCTRL_BLOCK_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L11, %esp\r
- jmp stackless_SideBand_Read\r
-L11:\r
- andl $(BLOCK_ENABLE_PG), %eax\r
- jnz ConfigPci # Non-zero means bit set, we have the config we want so continue as normal\r
- #\r
- # Failed to config - store sticky bit debug\r
- #\r
- movl $((OPCODE_SIDEBAND_ALT_REG_READ << SB_OPCODE_FIELD) | (SOC_UNIT_PORT_ID << SB_PORT_FIELD) | (CFGSTICKY_RW_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L12, %esp\r
- jmp stackless_SideBand_Read\r
-L12:\r
- orl $(RESET_FOR_ESRAM_LOCK), %eax # Set the bit we're interested in\r
- movl $((OPCODE_SIDEBAND_ALT_REG_WRITE << SB_OPCODE_FIELD) | (SOC_UNIT_PORT_ID << SB_PORT_FIELD) | (CFGSTICKY_RW_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L13, %esp\r
- jmp stackless_SideBand_Write\r
-L13:\r
- jmp IssueWarmReset\r
-\r
- #\r
- # Enable PCIEXBAR\r
- #\r
-ConfigPci:\r
- movl $(EC_BASE + EC_ENABLE), %eax # Data\r
- movl $((OPCODE_SIDEBAND_REG_WRITE << SB_OPCODE_FIELD) | (MEMORY_ARBITER_PORT_ID << SB_PORT_FIELD) | (AEC_CTRL_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L14, %esp\r
- jmp stackless_SideBand_Write\r
-L14:\r
-\r
- movl $(EC_BASE + EC_ENABLE), %eax # Data\r
- movl $((OPCODE_SIDEBAND_REG_WRITE << SB_OPCODE_FIELD) | (HOST_BRIDGE_PORT_ID << SB_PORT_FIELD) | (HECREG_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L15, %esp\r
- jmp stackless_SideBand_Write\r
-L15:\r
-\r
- #\r
- # Open up full 8MB SPI decode\r
- #\r
- movl $(PCI_CFG | (ILB_PFA << 8) | BDE), %ebx # PCI Configuration address\r
- movl $(DECODE_ALL_REGIONS_ENABLE), %eax\r
- leal L16, %esp\r
- jmp stackless_PCIConfig_Write\r
-L16:\r
-\r
- #\r
- # Enable NMI operation\r
- # Good convention suggests you should read back RTC data port after\r
- # accessing the RTC index port.\r
- #\r
- movb $(NMI_ENABLE), %al\r
- movw $(RTC_INDEX), %dx\r
- outb %al, %dx\r
- movw $(RTC_DATA), %dx\r
- inb %dx, %al\r
-\r
- #\r
- # Clear Host Bridge SMI, NMI, INTR fields\r
- #\r
- movl $((OPCODE_SIDEBAND_REG_READ << SB_OPCODE_FIELD) | (HOST_BRIDGE_PORT_ID << SB_PORT_FIELD) | (HLEGACY_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L21, %esp\r
- jmp stackless_SideBand_Read\r
-L21:\r
- andl $~(NMI + SMI + INTR), %eax # Clear NMI, SMI, INTR fields\r
- movl $((OPCODE_SIDEBAND_REG_WRITE << SB_OPCODE_FIELD) | (HOST_BRIDGE_PORT_ID << SB_PORT_FIELD) | (HLEGACY_OFFSET << SB_ADDR_FIELD)), %ecx\r
- leal L22, %esp\r
- jmp stackless_SideBand_Write\r
-L22:\r
-\r
- #\r
- # Restore return address\r
- #\r
- movl %ebp, %esp\r
- RET32\r
-\r
-IssueWarmReset:\r
- #\r
- # Issue Warm Reset request to Remote Management Unit via iLB\r
- #\r
- movw $(CF9_WARM_RESET), %ax\r
- movw $(ILB_RESET_REG), %dx\r
- outw %ax, %dx\r
- jmp . # Stay here until we are reset.\r
-\r
-IssueColdReset:\r
- #\r
- # Issue Cold Reset request to Remote Management Unit via iLB\r
- #\r
- movw $(CF9_COLD_RESET), %ax\r
- movw $(ILB_RESET_REG), %dx\r
- outw %ax, %dx\r
- jmp . # Stay here until we are reset.\r
-\r
-#----------------------------------------------------------------------------\r
-#\r
-# Procedure: stackless_SideBand_Read\r
-#\r
-# Input: esp - return address\r
-# ecx[15:8] - Register offset\r
-# ecx[23:16] - Port ID\r
-# ecx[31:24] - Opcode\r
-#\r
-# Output: eax - Data read\r
-#\r
-# Destroys:\r
-# eax\r
-# ebx\r
-# cl\r
-# esi\r
-#\r
-# Description:\r
-# Perform requested sideband read\r
-#\r
-#----------------------------------------------------------------------------\r
-stackless_SideBand_Read:\r
-\r
- movl %esp, %esi # Save the return address\r
-\r
- #\r
- # Load the SideBand Packet Register to generate the transaction\r
- #\r
- movl $((PCI_CFG) | (HOST_BRIDGE_PFA << 8) | (MESSAGE_BUS_CONTROL_REG)), %ebx # PCI Configuration address\r
- movb $(ALL_BYTE_EN << SB_BE_FIELD), %cl # Set all Byte Enable bits\r
- xchgl %ecx, %eax\r
- leal L17, %esp\r
- jmp stackless_PCIConfig_Write\r
-L17:\r
- xchgl %ecx, %eax\r
-\r
- #\r
- # Read the SideBand Data Register\r
- #\r
- movl $((PCI_CFG) | (HOST_BRIDGE_PFA << 8) | (MESSAGE_DATA_REG)), %ebx # PCI Configuration address\r
- leal L18, %esp\r
- jmp stackless_PCIConfig_Read\r
-L18:\r
-\r
- movl %esi, %esp # Restore the return address\r
- RET32\r
-\r
-\r
-#----------------------------------------------------------------------------\r
-#\r
-# Procedure: stackless_SideBand_Write\r
-#\r
-# Input: esp - return address\r
-# eax - Data\r
-# ecx[15:8] - Register offset\r
-# ecx[23:16] - Port ID\r
-# ecx[31:24] - Opcode\r
-#\r
-# Output: None\r
-#\r
-# Destroys:\r
-# ebx\r
-# cl\r
-# esi\r
-#\r
-# Description:\r
-# Perform requested sideband write\r
-#\r
-#\r
-#----------------------------------------------------------------------------\r
-stackless_SideBand_Write:\r
-\r
- movl %esp, %esi # Save the return address\r
-\r
- #\r
- # Load the SideBand Data Register with the data\r
- #\r
- movl $((PCI_CFG) | (HOST_BRIDGE_PFA << 8) | (MESSAGE_DATA_REG)), %ebx # PCI Configuration address\r
- leal L19, %esp\r
- jmp stackless_PCIConfig_Write\r
-L19:\r
-\r
- #\r
- # Load the SideBand Packet Register to generate the transaction\r
- #\r
- movl $((PCI_CFG) | (HOST_BRIDGE_PFA << 8) | (MESSAGE_BUS_CONTROL_REG)), %ebx # PCI Configuration address\r
- movb $(ALL_BYTE_EN << SB_BE_FIELD), %cl # Set all Byte Enable bits\r
- xchgl %ecx, %eax\r
- leal L20, %esp\r
- jmp stackless_PCIConfig_Write\r
-L20:\r
- xchgl %ecx, %eax\r
-\r
- movl %esi, %esp # Restore the return address\r
- RET32\r
-\r
-\r
-#----------------------------------------------------------------------------\r
-#\r
-# Procedure: stackless_PCIConfig_Write\r
-#\r
-# Input: esp - return address\r
-# eax - Data to write\r
-# ebx - PCI Config Address\r
-#\r
-# Output: None\r
-#\r
-# Destroys:\r
-# dx\r
-#\r
-# Description:\r
-# Perform a DWORD PCI Configuration write\r
-#\r
-#----------------------------------------------------------------------------\r
-stackless_PCIConfig_Write:\r
-\r
- #\r
- # Write the PCI Config Address to the address port\r
- #\r
- xchgl %ebx, %eax\r
- movw $(PCI_ADDRESS_PORT), %dx\r
- outl %eax, %dx\r
- xchgl %ebx, %eax\r
-\r
- #\r
- # Write the PCI DWORD Data to the data port\r
- #\r
- movw $(PCI_DATA_PORT), %dx\r
- outl %eax, %dx\r
-\r
- RET32\r
-\r
-\r
-#----------------------------------------------------------------------------\r
-#\r
-# Procedure: stackless_PCIConfig_Read\r
-#\r
-# Input: esp - return address\r
-# ebx - PCI Config Address\r
-#\r
-# Output: eax - Data read\r
-#\r
-# Destroys:\r
-# eax\r
-# dx\r
-#\r
-# Description:\r
-# Perform a DWORD PCI Configuration read\r
-#\r
-#----------------------------------------------------------------------------\r
-stackless_PCIConfig_Read:\r
-\r
- #\r
- # Write the PCI Config Address to the address port\r
- #\r
- xchgl %ebx, %eax\r
- movw $(PCI_ADDRESS_PORT), %dx\r
- outl %eax, %dx\r
- xchgl %ebx, %eax\r
-\r
- #\r
- # Read the PCI DWORD Data from the data port\r
- #\r
- movw $(PCI_DATA_PORT), %dx\r
- inl %dx, %eax\r
-\r
- RET32\r
-\r
-\r
-#\r
-# ROM-based Global-Descriptor Table for the Tiano PEI Phase\r
-#\r
-.align 16\r
-#\r
-# GDT[0]: 000h: Null entry, never used.\r
-#\r
-\r
-GDT_BASE:\r
-BootGdtTable:\r
-# null descriptor\r
-.equ NULL_SEL, . - GDT_BASE # Selector [0]\r
- .word 0 # limit 15:0\r
- .word 0 # base 15:0\r
- .byte 0 # base 23:16\r
- .byte 0 # type\r
- .byte 0 # limit 19:16, flags\r
- .byte 0 # base 31:24\r
-\r
-# linear data segment descriptor\r
-.equ LINEAR_SEL, . - GDT_BASE # Selector [0x8]\r
- .word 0xFFFF # limit 0xFFFFF\r
- .word 0 # base 0\r
- .byte 0\r
- .byte 0x92 # present, ring 0, data, expand-up, writable\r
- .byte 0xCF # page-granular, 32-bit\r
- .byte 0\r
-\r
-# linear code segment descriptor\r
-.equ LINEAR_CODE_SEL, . - GDT_BASE # Selector [0x10]\r
- .word 0xFFFF # limit 0xFFFFF\r
- .word 0 # base 0\r
- .byte 0\r
- .byte 0x9A # present, ring 0, data, expand-up, writable\r
- .byte 0xCF # page-granular, 32-bit\r
- .byte 0\r
-\r
-# system data segment descriptor\r
-.equ SYS_DATA_SEL, . - GDT_BASE # Selector [0x18]\r
- .word 0xFFFF # limit 0xFFFFF\r
- .word 0 # base 0\r
- .byte 0\r
- .byte 0x92 # present, ring 0, data, expand-up, writable\r
- .byte 0xCF # page-granular, 32-bit\r
- .byte 0\r
-\r
-# system code segment descriptor\r
-.equ SYS_CODE_SEL, . - GDT_BASE\r
- .word 0xFFFF # limit 0xFFFFF\r
- .word 0 # base 0\r
- .byte 0\r
- .byte 0x9A # present, ring 0, data, expand-up, writable\r
- .byte 0xCF # page-granular, 32-bit\r
- .byte 0\r
-\r
-# spare segment descriptor\r
-.equ SYS16_CODE_SEL, . - GDT_BASE\r
- .word 0xffff # limit 0xFFFFF\r
- .word 0 # base 0\r
- .byte 0x0f\r
- .byte 0x9b # present, ring 0, data, expand-up, writable\r
- .byte 0 # page-granular, 32-bit\r
- .byte 0\r
-\r
-# spare segment descriptor\r
-.equ SYS16_DATA_SEL, . - GDT_BASE\r
- .word 0xffff # limit 0xFFFFF\r
- .word 0 # base 0\r
- .byte 0\r
- .byte 0x93 # present, ring 0, data, expand-up, not-writable\r
- .byte 0 # page-granular, 32-bit\r
- .byte 0\r
-\r
-# spare segment descriptor\r
-.equ SPARE5_SEL, . - GDT_BASE\r
- .word 0 # limit 0xFFFFF\r
- .word 0 # base 0\r
- .byte 0\r
- .byte 0 # present, ring 0, data, expand-up, writable\r
- .byte 0 # page-granular, 32-bit\r
- .byte 0\r
-.equ GDT_SIZE, . - GDT_BASE\r
-\r
-#\r
-# GDT Descriptor\r
-#\r
-GdtDesc: # GDT descriptor\r
- .word GDT_SIZE - 1\r
- .long BootGdtTable\r
-\r
-ProtectedModeEntryLinearAddress:\r
-ProtectedModeEntryLinearOffset:\r
- .long ProtectedModeEntryPoint\r
- .word LINEAR_CODE_SEL\r
+++ /dev/null
-;------------------------------------------------------------------------------\r
-;\r
-; Copyright (c) 2013-2015 Intel Corporation.\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-; Module Name:\r
-;\r
-; Flat32.asm\r
-;\r
-; Abstract:\r
-;\r
-; This is the code that goes from real-mode to protected mode.\r
-; It consumes the reset vector, configures the stack.\r
-;\r
-;\r
-;------------------------------------------------------------------------------\r
-\r
-\r
-;\r
-; Define assembler characteristics\r
-;\r
-.586p\r
-.model flat, c\r
-\r
-;\r
-; Include processor definitions\r
-;\r
-\r
-INCLUDE Platform.inc\r
-\r
-\r
-;\r
-; CR0 cache control bit definition\r
-;\r
-CR0_CACHE_DISABLE EQU 040000000h\r
-CR0_NO_WRITE EQU 020000000h\r
-\r
-;\r
-; External and public declarations\r
-; TopOfStack is used by C code\r
-; SecStartup is the entry point to the C code\r
-; Neither of these names can be modified without\r
-; updating the C code.\r
-;\r
-EXTRN PlatformSecLibStartup: NEAR\r
-EXTERNDEF C PcdGet32 (PcdEsramStage1Base):DWORD\r
-\r
-;\r
-; Contrary to the name, this file contains 16 bit code as well.\r
-;\r
-_TEXT_REALMODE SEGMENT PARA PUBLIC USE16 'CODE'\r
- ASSUME CS:_TEXT_REALMODE, DS:_TEXT_REALMODE\r
-\r
-;----------------------------------------------------------------------------\r
-;\r
-; Procedure: _ModuleEntryPoint\r
-;\r
-; Input: None\r
-;\r
-; Output: None\r
-;\r
-; Destroys: Assume all registers\r
-;\r
-; Description:\r
-;\r
-; Transition to non-paged flat-model protected mode from a\r
-; hard-coded GDT that provides exactly two descriptors.\r
-; This is a bare bones transition to protected mode only\r
-; used for a while in PEI and possibly DXE.\r
-;\r
-; After enabling protected mode, a far jump is executed to\r
-; transfer to PEI using the newly loaded GDT.\r
-;\r
-; Return: None\r
-;\r
-;----------------------------------------------------------------------------\r
-align 16\r
-_ModuleEntryPoint PROC C PUBLIC\r
-\r
- ;\r
- ; Warm Reset (INIT#) check.\r
- ;\r
- mov si, 0F000h\r
- mov ds, si\r
- mov si, 0FFF0h\r
- cmp BYTE PTR [si], 0EAh ; Is it warm reset ?\r
- jne NotWarmReset ; JIf not.\r
-\r
- mov al, 08\r
- mov dx, 0cf9h\r
- out dx, al\r
- mov al, 055h\r
- out 080h, al;\r
- jmp $\r
-NotWarmReset:\r
-\r
- ;\r
- ; Load the GDT table in GdtDesc\r
- ;\r
- mov esi, OFFSET GdtDesc\r
- db 66h\r
- lgdt fword ptr cs:[si]\r
-\r
- ;\r
- ; Transition to 16 bit protected mode\r
- ;\r
- mov eax, cr0 ; Get control register 0\r
- or eax, 00000003h ; Set PE bit (bit #0) & MP bit (bit #1)\r
- mov cr0, eax ; Activate protected mode\r
-\r
- ;\r
- ; Now we're in 16 bit protected mode\r
- ; Set up the selectors for 32 bit protected mode entry\r
- ;\r
- mov ax, SYS_DATA_SEL\r
- mov ds, ax\r
- mov es, ax\r
- mov fs, ax\r
- mov gs, ax\r
- mov ss, ax\r
-\r
- ;\r
- ; Transition to Flat 32 bit protected mode\r
- ; The jump to a far pointer causes the transition to 32 bit mode\r
- ;\r
- mov esi, offset ProtectedModeEntryLinearAddress\r
- jmp fword ptr cs:[si]\r
-\r
-_ModuleEntryPoint ENDP\r
-\r
-_TEXT_REALMODE ENDS\r
-\r
-.code\r
-;\r
-; Protected mode portion initializes stack, configures cache, and calls C entry point\r
-;\r
-\r
-;----------------------------------------------------------------------------\r
-;\r
-; Procedure: ProtectedModeEntryPoint\r
-;\r
-; Input: Executing in 32 Bit Protected (flat) mode\r
-; cs: 0-4GB\r
-; ds: 0-4GB\r
-; es: 0-4GB\r
-; fs: 0-4GB\r
-; gs: 0-4GB\r
-; ss: 0-4GB\r
-;\r
-; Output: This function never returns\r
-;\r
-; Destroys:\r
-; ecx\r
-; edi\r
-; esi\r
-; esp\r
-;\r
-; Description:\r
-; Perform any essential early platform initilaisation\r
-; Setup a stack\r
-; Call the main EDKII Sec C code\r
-;\r
-;----------------------------------------------------------------------------\r
-\r
-ProtectedModeEntryPoint PROC NEAR C PUBLIC\r
-\r
- JMP32 stackless_EarlyPlatformInit\r
-\r
- ;\r
- ; Set up stack pointer\r
- ;\r
- mov esp, PcdGet32(PcdEsramStage1Base)\r
- mov esi, QUARK_ESRAM_MEM_SIZE_BYTES\r
- add esp, esi ; ESP = top of stack (stack grows downwards).\r
-\r
- ;\r
- ; Store the the BIST value in EBP\r
- ;\r
- mov ebp, 00h ; No processor BIST on Quark\r
-\r
- ;\r
- ; Push processor count to stack first, then BIST status (AP then BSP)\r
- ;\r
- mov eax, 1\r
- cpuid\r
- shr ebx, 16\r
- and ebx, 0000000FFh\r
- cmp bl, 1\r
- jae PushProcessorCount\r
-\r
- ;\r
- ; Some processors report 0 logical processors. Effectively 0 = 1.\r
- ; So we fix up the processor count\r
- ;\r
- inc ebx\r
-\r
-PushProcessorCount:\r
- push ebx\r
-\r
- ;\r
- ; We need to implement a long-term solution for BIST capture. For now, we just copy BSP BIST\r
- ; for all processor threads\r
- ;\r
- xor ecx, ecx\r
- mov cl, bl\r
-PushBist:\r
- push ebp\r
- loop PushBist\r
-\r
- ;\r
- ; Pass Control into the PEI Core\r
- ;\r
- call PlatformSecLibStartup\r
-\r
- ;\r
- ; PEI Core should never return to here, this is just to capture an invalid return.\r
- ;\r
- jmp $\r
-\r
-ProtectedModeEntryPoint ENDP\r
-\r
-;----------------------------------------------------------------------------\r
-;\r
-; Procedure: stackless_EarlyPlatformInit\r
-;\r
-; Input: esp - Return address\r
-;\r
-; Output: None\r
-;\r
-; Destroys:\r
-; eax\r
-; ecx\r
-; dx\r
-; ebp\r
-;\r
-; Description:\r
-; Any essential early platform initialisation required:\r
-; (1) Disable Cache\r
-; (2) Disable NMI's/SMI's\r
-; (3) Setup HMBOUND (defines what memory accesses go to MMIO/RAM)\r
-; (4) Setup eSRAM (provide early memory to the system)\r
-; (5) Setup PCIEXBAR access mechanism\r
-; (6) Open up full SPI flash decode\r
-;\r
-;----------------------------------------------------------------------------\r
-stackless_EarlyPlatformInit PROC NEAR C PUBLIC\r
-\r
- ;\r
- ; Save return address\r
- ;\r
- mov ebp, esp\r
-\r
- ;\r
- ; Ensure cache is disabled.\r
- ;\r
- mov eax, cr0\r
- or eax, CR0_CACHE_DISABLE + CR0_NO_WRITE\r
- invd\r
- mov cr0, eax\r
-\r
- ;\r
- ; Disable NMI\r
- ; Good convention suggests you should read back RTC data port after\r
- ; accessing the RTC index port.\r
- ;\r
- mov al, NMI_DISABLE\r
- mov dx, RTC_INDEX\r
- out dx, al\r
- mov dx, RTC_DATA\r
- in al, dx\r
-\r
- ;\r
- ; Disable SMI (Disables SMI wire, not SMI messages)\r
- ;\r
- mov ecx, (OPCODE_SIDEBAND_REG_READ SHL SB_OPCODE_FIELD) OR (HOST_BRIDGE_PORT_ID SHL SB_PORT_FIELD) OR (HMISC2_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Read\r
- and eax, NOT (SMI_EN)\r
- mov ecx, (OPCODE_SIDEBAND_REG_WRITE SHL SB_OPCODE_FIELD) OR (HOST_BRIDGE_PORT_ID SHL SB_PORT_FIELD) OR (HMISC2_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Write\r
-\r
- ;\r
- ; Before we get going, check SOC Unit Registers to see if we are required to issue a warm/cold reset\r
- ;\r
- mov ecx, (OPCODE_SIDEBAND_ALT_REG_READ SHL SB_OPCODE_FIELD) OR (SOC_UNIT_PORT_ID SHL SB_PORT_FIELD) OR (CFGNONSTICKY_W1_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Read\r
- and eax, FORCE_WARM_RESET\r
- jz TestForceColdReset ; Zero means bit clear, we're not requested to warm reset so continue as normal\r
- jmp IssueWarmReset\r
-\r
-TestForceColdReset:\r
- mov ecx, (OPCODE_SIDEBAND_ALT_REG_READ SHL SB_OPCODE_FIELD) OR (SOC_UNIT_PORT_ID SHL SB_PORT_FIELD) OR (CFGSTICKY_W1_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Read\r
- and eax, FORCE_COLD_RESET\r
- jz TestHmboundLock ; Zero means bit clear, we're not requested to cold reset so continue as normal\r
- jmp IssueColdReset\r
-\r
- ;\r
- ; Before setting HMBOUND, check it's not locked\r
- ;\r
-TestHmboundLock:\r
- mov ecx, (OPCODE_SIDEBAND_REG_READ SHL SB_OPCODE_FIELD) OR (HOST_BRIDGE_PORT_ID SHL SB_PORT_FIELD) OR (HMBOUND_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Read\r
- and eax, HMBOUND_LOCK\r
- jz ConfigHmbound ; Zero means bit clear, we have the config we want so continue as normal\r
- ;\r
- ; Failed to config - store sticky bit debug\r
- ;\r
- mov ecx, (OPCODE_SIDEBAND_ALT_REG_READ SHL SB_OPCODE_FIELD) OR (SOC_UNIT_PORT_ID SHL SB_PORT_FIELD) OR (CFGSTICKY_RW_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Read\r
- or eax, RESET_FOR_HMBOUND_LOCK ; Set the bit we're interested in\r
- mov ecx, (OPCODE_SIDEBAND_ALT_REG_WRITE SHL SB_OPCODE_FIELD) OR (SOC_UNIT_PORT_ID SHL SB_PORT_FIELD) OR (CFGSTICKY_RW_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Write\r
- jmp IssueWarmReset\r
-\r
- ;\r
- ; Set up the HMBOUND register\r
- ;\r
-ConfigHmbound:\r
- mov eax, HMBOUND_ADDRESS ; Data (Set HMBOUND location)\r
- mov ecx, (OPCODE_SIDEBAND_REG_WRITE SHL SB_OPCODE_FIELD) OR (HOST_BRIDGE_PORT_ID SHL SB_PORT_FIELD) OR (HMBOUND_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Write\r
-\r
- ;\r
- ; Enable interrupts to Remote Management Unit when a IMR/SMM/HMBOUND violation occurs.\r
- ;\r
- mov eax, ENABLE_IMR_INTERRUPT ; Data (Set interrupt enable mask)\r
- mov ecx, (OPCODE_SIDEBAND_REG_WRITE SHL SB_OPCODE_FIELD) OR (MEMORY_MANAGER_PORT_ID SHL SB_PORT_FIELD) OR (BIMRVCTL_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Write\r
-\r
- ;\r
- ; Set eSRAM address\r
- ;\r
- mov eax, PcdGet32 (PcdEsramStage1Base) ; Data (Set eSRAM location)\r
- shr eax, 18h ; Data (Set eSRAM location)\r
- add eax, BLOCK_ENABLE_PG\r
- mov ecx, (OPCODE_SIDEBAND_REG_WRITE SHL SB_OPCODE_FIELD) OR (MEMORY_MANAGER_PORT_ID SHL SB_PORT_FIELD) OR (ESRAMPGCTRL_BLOCK_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Write\r
- ;\r
- ; Check that we're not blocked from setting the config that we want.\r
- ;\r
- mov ecx, (OPCODE_SIDEBAND_REG_READ SHL SB_OPCODE_FIELD) OR (MEMORY_MANAGER_PORT_ID SHL SB_PORT_FIELD) OR (ESRAMPGCTRL_BLOCK_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Read\r
- and eax, BLOCK_ENABLE_PG\r
- jnz ConfigPci ; Non-zero means bit set, we have the config we want so continue as normal\r
- ;\r
- ; Failed to config - store sticky bit debug\r
- ;\r
- mov ecx, (OPCODE_SIDEBAND_ALT_REG_READ SHL SB_OPCODE_FIELD) OR (SOC_UNIT_PORT_ID SHL SB_PORT_FIELD) OR (CFGSTICKY_RW_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Read\r
- or eax, RESET_FOR_ESRAM_LOCK ; Set the bit we're interested in\r
- mov ecx, (OPCODE_SIDEBAND_ALT_REG_WRITE SHL SB_OPCODE_FIELD) OR (SOC_UNIT_PORT_ID SHL SB_PORT_FIELD) OR (CFGSTICKY_RW_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Write\r
- jmp IssueWarmReset\r
-\r
- ;\r
- ; Enable PCIEXBAR\r
- ;\r
-ConfigPci:\r
- mov eax, (EC_BASE + EC_ENABLE) ; Data\r
- mov ecx, (OPCODE_SIDEBAND_REG_WRITE SHL SB_OPCODE_FIELD) OR (MEMORY_ARBITER_PORT_ID SHL SB_PORT_FIELD) OR (AEC_CTRL_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Write\r
-\r
- mov eax, (EC_BASE + EC_ENABLE) ; Data\r
- mov ecx, (OPCODE_SIDEBAND_REG_WRITE SHL SB_OPCODE_FIELD) OR (HOST_BRIDGE_PORT_ID SHL SB_PORT_FIELD) OR (HECREG_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Write\r
-\r
- ;\r
- ; Open up full 8MB SPI decode\r
- ;\r
- mov ebx, PCI_CFG OR (ILB_PFA SHL 8) OR BDE ; PCI Configuration address\r
- mov eax, DECODE_ALL_REGIONS_ENABLE\r
- JMP32 stackless_PCIConfig_Write\r
-\r
- ;\r
- ; Enable NMI operation\r
- ; Good convention suggests you should read back RTC data port after\r
- ; accessing the RTC index port.\r
- ;\r
- mov al, NMI_ENABLE\r
- mov dx, RTC_INDEX\r
- out dx, al\r
- mov dx, RTC_DATA\r
- in al, dx\r
-\r
- ;\r
- ; Clear Host Bridge SMI, NMI, INTR fields\r
- ;\r
- mov ecx, (OPCODE_SIDEBAND_REG_READ SHL SB_OPCODE_FIELD) OR (HOST_BRIDGE_PORT_ID SHL SB_PORT_FIELD) OR (HLEGACY_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Read\r
- and eax, NOT(NMI + SMI + INTR) ; Clear NMI, SMI, INTR fields\r
- mov ecx, (OPCODE_SIDEBAND_REG_WRITE SHL SB_OPCODE_FIELD) OR (HOST_BRIDGE_PORT_ID SHL SB_PORT_FIELD) OR (HLEGACY_OFFSET SHL SB_ADDR_FIELD)\r
- JMP32 stackless_SideBand_Write\r
-\r
- ;\r
- ; Restore return address\r
- ;\r
- mov esp, ebp\r
- RET32\r
-\r
-IssueWarmReset:\r
- ;\r
- ; Issue Warm Reset request to Remote Management Unit via iLB\r
- ;\r
- mov ax, CF9_WARM_RESET\r
- mov dx, ILB_RESET_REG\r
- out dx, ax\r
- jmp $ ; Stay here until we are reset.\r
-\r
-IssueColdReset:\r
- ;\r
- ; Issue Cold Reset request to Remote Management Unit via iLB\r
- ;\r
- mov ax, CF9_COLD_RESET\r
- mov dx, ILB_RESET_REG\r
- out dx, ax\r
- jmp $ ; Stay here until we are reset.\r
-\r
-stackless_EarlyPlatformInit ENDP\r
-\r
-;----------------------------------------------------------------------------\r
-;\r
-; Procedure: stackless_SideBand_Read\r
-;\r
-; Input: esp - return address\r
-; ecx[15:8] - Register offset\r
-; ecx[23:16] - Port ID\r
-; ecx[31:24] - Opcode\r
-;\r
-; Output: eax - Data read\r
-;\r
-; Destroys:\r
-; eax\r
-; ebx\r
-; cl\r
-; esi\r
-;\r
-; Description:\r
-; Perform requested sideband read\r
-;\r
-;----------------------------------------------------------------------------\r
-stackless_SideBand_Read PROC NEAR C PUBLIC\r
-\r
- mov esi, esp ; Save the return address\r
-\r
- ;\r
- ; Load the SideBand Packet Register to generate the transaction\r
- ;\r
- mov ebx, PCI_CFG OR (HOST_BRIDGE_PFA SHL 8) OR MESSAGE_BUS_CONTROL_REG ; PCI Configuration address\r
- mov cl, (ALL_BYTE_EN SHL SB_BE_FIELD) ; Set all Byte Enable bits\r
- xchg eax, ecx\r
- JMP32 stackless_PCIConfig_Write\r
- xchg eax, ecx\r
-\r
- ;\r
- ; Read the SideBand Data Register\r
- ;\r
- mov ebx, PCI_CFG OR (HOST_BRIDGE_PFA SHL 8) OR MESSAGE_DATA_REG ; PCI Configuration address\r
- JMP32 stackless_PCIConfig_Read\r
-\r
- mov esp, esi ; Restore the return address\r
- RET32\r
-\r
-stackless_SideBand_Read ENDP\r
-\r
-;----------------------------------------------------------------------------\r
-;\r
-; Procedure: stackless_SideBand_Write\r
-;\r
-; Input: esp - return address\r
-; eax - Data\r
-; ecx[15:8] - Register offset\r
-; ecx[23:16] - Port ID\r
-; ecx[31:24] - Opcode\r
-;\r
-; Output: None\r
-;\r
-; Destroys:\r
-; ebx\r
-; cl\r
-; esi\r
-;\r
-; Description:\r
-; Perform requested sideband write\r
-;\r
-;\r
-;----------------------------------------------------------------------------\r
-stackless_SideBand_Write PROC NEAR C PUBLIC\r
-\r
- mov esi, esp ; Save the return address\r
-\r
- ;\r
- ; Load the SideBand Data Register with the data\r
- ;\r
- mov ebx, PCI_CFG OR (HOST_BRIDGE_PFA SHL 8) OR MESSAGE_DATA_REG ; PCI Configuration address\r
- JMP32 stackless_PCIConfig_Write\r
-\r
- ;\r
- ; Load the SideBand Packet Register to generate the transaction\r
- ;\r
- mov ebx, PCI_CFG OR (HOST_BRIDGE_PFA SHL 8) OR MESSAGE_BUS_CONTROL_REG ; PCI Configuration address\r
- mov cl, (ALL_BYTE_EN SHL SB_BE_FIELD) ; Set all Byte Enable bits\r
- xchg eax, ecx\r
- JMP32 stackless_PCIConfig_Write\r
- xchg eax, ecx\r
-\r
- mov esp, esi ; Restore the return address\r
- RET32\r
-\r
-stackless_SideBand_Write ENDP\r
-\r
-;----------------------------------------------------------------------------\r
-;\r
-; Procedure: stackless_PCIConfig_Write\r
-;\r
-; Input: esp - return address\r
-; eax - Data to write\r
-; ebx - PCI Config Address\r
-;\r
-; Output: None\r
-;\r
-; Destroys:\r
-; dx\r
-;\r
-; Description:\r
-; Perform a DWORD PCI Configuration write\r
-;\r
-;----------------------------------------------------------------------------\r
-stackless_PCIConfig_Write PROC NEAR C PUBLIC\r
-\r
- ;\r
- ; Write the PCI Config Address to the address port\r
- ;\r
- xchg eax, ebx\r
- mov dx, PCI_ADDRESS_PORT\r
- out dx, eax\r
- xchg eax, ebx\r
-\r
- ;\r
- ; Write the PCI DWORD Data to the data port\r
- ;\r
- mov dx, PCI_DATA_PORT\r
- out dx, eax\r
-\r
- RET32\r
-\r
-stackless_PCIConfig_Write ENDP\r
-\r
-;----------------------------------------------------------------------------\r
-;\r
-; Procedure: stackless_PCIConfig_Read\r
-;\r
-; Input: esp - return address\r
-; ebx - PCI Config Address\r
-;\r
-; Output: eax - Data read\r
-;\r
-; Destroys:\r
-; eax\r
-; dx\r
-;\r
-; Description:\r
-; Perform a DWORD PCI Configuration read\r
-;\r
-;----------------------------------------------------------------------------\r
-stackless_PCIConfig_Read PROC NEAR C PUBLIC\r
-\r
- ;\r
- ; Write the PCI Config Address to the address port\r
- ;\r
- xchg eax, ebx\r
- mov dx, PCI_ADDRESS_PORT\r
- out dx, eax\r
- xchg eax, ebx\r
-\r
- ;\r
- ; Read the PCI DWORD Data from the data port\r
- ;\r
- mov dx, PCI_DATA_PORT\r
- in eax, dx\r
-\r
- RET32\r
-\r
-stackless_PCIConfig_Read ENDP\r
-\r
-;\r
-; ROM-based Global-Descriptor Table for the Tiano PEI Phase\r
-;\r
-align 16\r
-PUBLIC BootGdtTable\r
-\r
-;\r
-; GDT[0]: 0x00: Null entry, never used.\r
-;\r
-NULL_SEL equ $ - GDT_BASE ; Selector [0]\r
-GDT_BASE:\r
-BootGdtTable DD 0\r
- DD 0\r
-;\r
-; Linear data segment descriptor\r
-;\r
-LINEAR_SEL equ $ - GDT_BASE ; Selector [0x8]\r
- DW 0FFFFh ; limit 0xFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 092h ; present, ring 0, data, expand-up, writable\r
- DB 0CFh ; page-granular, 32-bit\r
- DB 0\r
-;\r
-; Linear code segment descriptor\r
-;\r
-LINEAR_CODE_SEL equ $ - GDT_BASE ; Selector [0x10]\r
- DW 0FFFFh ; limit 0xFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 09Bh ; present, ring 0, data, expand-up, not-writable\r
- DB 0CFh ; page-granular, 32-bit\r
- DB 0\r
-;\r
-; System data segment descriptor\r
-;\r
-SYS_DATA_SEL equ $ - GDT_BASE ; Selector [0x18]\r
- DW 0FFFFh ; limit 0xFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 093h ; present, ring 0, data, expand-up, not-writable\r
- DB 0CFh ; page-granular, 32-bit\r
- DB 0\r
-\r
-;\r
-; System code segment descriptor\r
-;\r
-SYS_CODE_SEL equ $ - GDT_BASE ; Selector [0x20]\r
- DW 0FFFFh ; limit 0xFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 09Ah ; present, ring 0, data, expand-up, writable\r
- DB 0CFh ; page-granular, 32-bit\r
- DB 0\r
-;\r
-; Spare segment descriptor\r
-;\r
-SYS16_CODE_SEL equ $ - GDT_BASE ; Selector [0x28]\r
- DW 0FFFFh ; limit 0xFFFF\r
- DW 0 ; base 0\r
- DB 0Fh\r
- DB 09Bh ; present, ring 0, code, expand-up, writable\r
- DB 00h ; byte-granular, 16-bit\r
- DB 0\r
-;\r
-; Spare segment descriptor\r
-;\r
-SYS16_DATA_SEL equ $ - GDT_BASE ; Selector [0x30]\r
- DW 0FFFFh ; limit 0xFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 093h ; present, ring 0, data, expand-up, not-writable\r
- DB 00h ; byte-granular, 16-bit\r
- DB 0\r
-\r
-;\r
-; Spare segment descriptor\r
-;\r
-SPARE5_SEL equ $ - GDT_BASE ; Selector [0x38]\r
- DW 0 ; limit 0xFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 0 ; present, ring 0, data, expand-up, writable\r
- DB 0 ; page-granular, 32-bit\r
- DB 0\r
-GDT_SIZE EQU $ - BootGDTtable ; Size, in bytes\r
-\r
-;\r
-; GDT Descriptor\r
-;\r
-GdtDesc: ; GDT descriptor\r
- DW GDT_SIZE - 1 ; GDT limit\r
- DD OFFSET BootGdtTable ; GDT base address\r
-\r
-ProtectedModeEntryLinearAddress LABEL FWORD\r
-ProtectedModeEntryLinearOffset LABEL DWORD\r
- DD OFFSET ProtectedModeEntryPoint ; Offset of our 32 bit code\r
- DW LINEAR_CODE_SEL\r
-\r
-END\r
+++ /dev/null
-;\r
-; Copyright (c) 2013-2015 Intel Corporation.\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;------------------------------------------------------------------------------\r
-;\r
-; Module Name:\r
-;\r
-; Platform.inc\r
-;\r
-; Abstract:\r
-;\r
-; Quark A0 Platform Specific Definitions\r
-;\r
-;------------------------------------------------------------------------------\r
-\r
-JMP32 MACRO FunctionName\r
- lea esp, @F\r
- jmp FunctionName\r
-@@:\r
-ENDM\r
-\r
-RET32 MACRO\r
- jmp esp\r
-ENDM\r
-\r
-;\r
-; ROM/SPI/MEMORY Definitions\r
-;\r
-QUARK_DDR3_MEM_BASE_ADDRESS EQU 000000000h ; Memory Base Address = 0\r
-QUARK_MAX_DDR3_MEM_SIZE_BYTES EQU 080000000h ; DDR3 Memory Size = 2GB\r
-QUARK_ESRAM_MEM_SIZE_BYTES EQU 000080000h ; eSRAM Memory Size = 512K\r
-QUARK_STACK_SIZE_BYTES EQU 008000h ; Quark stack size = 32K\r
-\r
-;\r
-; RTC/CMOS definitions\r
-;\r
-RTC_INDEX EQU 070h\r
- NMI_DISABLE EQU 080h ; Bit7=1 disables NMI\r
- NMI_ENABLE EQU 000h ; Bit7=0 disables NMI\r
-RTC_DATA EQU 071h\r
-\r
-;\r
-; PCI Configuration definitions\r
-;\r
-PCI_CFG EQU 1 SHL 01Fh ; PCI configuration access mechanism\r
-PCI_ADDRESS_PORT EQU 0CF8h\r
-PCI_DATA_PORT EQU 0CFCh\r
-\r
-;\r
-; Quark PCI devices\r
-;\r
-HOST_BRIDGE_PFA EQU 0000h ; B0:D0:F0 (Host Bridge)\r
-ILB_PFA EQU 00F8h ; B0:D31:F0 (Legacy Block)\r
-\r
-;\r
-; ILB PCI Config Registers\r
-;\r
-BDE EQU 0D4h ; BIOS Decode Enable register\r
- DECODE_ALL_REGIONS_ENABLE EQU 0FF000000h ; Decode all BIOS decode ranges\r
-\r
-\r
-;\r
-; iLB Reset Register\r
-;\r
-ILB_RESET_REG EQU 0CF9h\r
- CF9_WARM_RESET EQU 02h\r
- CF9_COLD_RESET EQU 08h\r
-\r
-;\r
-; Host Bridge PCI Config Registers\r
-;\r
-MESSAGE_BUS_CONTROL_REG EQU 0D0h ; Message Bus Control Register\r
- SB_OPCODE_FIELD EQU 018h ; Bit location of Opcode field\r
- OPCODE_SIDEBAND_REG_READ EQU 010h ; Read opcode\r
- OPCODE_SIDEBAND_REG_WRITE EQU 011h ; Write opcode\r
- OPCODE_SIDEBAND_ALT_REG_READ EQU 06h ; Alternate Read opcode\r
- OPCODE_SIDEBAND_ALT_REG_WRITE EQU 07h ; Alternate Write opcode\r
- OPCODE_WARM_RESET_REQUEST EQU 0F4h ; Reset Warm\r
- OPCODE_COLD_RESET_REQUEST EQU 0F5h ; Reset Cold\r
- SB_PORT_FIELD EQU 010h ; Bit location of Port ID field\r
- MEMORY_ARBITER_PORT_ID EQU 00h\r
- HOST_BRIDGE_PORT_ID EQU 03h\r
- RMU_PORT_ID EQU 04h\r
- MEMORY_MANAGER_PORT_ID EQU 05h\r
- SOC_UNIT_PORT_ID EQU 031h\r
- SB_ADDR_FIELD EQU 008h ; Bit location of Register field\r
- SB_BE_FIELD EQU 004h ; Bit location of Byte Enables field\r
- ALL_BYTE_EN EQU 00Fh ; All Byte Enables\r
-MESSAGE_DATA_REG EQU 0D4h ; Message Data Register\r
-\r
-;\r
-; Memory Arbiter Config Registers\r
-;\r
-AEC_CTRL_OFFSET EQU 00h\r
-\r
-;\r
-; Host Bridge Config Registers\r
-;\r
-HMISC2_OFFSET EQU 03h\r
- OR_PM_FIELD EQU 010h\r
- SMI_EN EQU 1 SHL 13h\r
-\r
-HMBOUND_OFFSET EQU 08h\r
- HMBOUND_ADDRESS EQU (QUARK_DDR3_MEM_BASE_ADDRESS + QUARK_MAX_DDR3_MEM_SIZE_BYTES + QUARK_ESRAM_MEM_SIZE_BYTES)\r
- HMBOUND_LOCK EQU 00000001h\r
-HECREG_OFFSET EQU 09h\r
- EC_BASE EQU 0E0000000h\r
- EC_ENABLE EQU 01h\r
-HLEGACY_OFFSET EQU 0Ah\r
- NMI EQU 1 SHL 0Eh ; Pin 14\r
- SMI EQU 1 SHL 0Ch ; Pin 12\r
- INTR EQU 1 SHL 0Ah ; Pin 10\r
-\r
-\r
-;\r
-; Memory Manager Config Registers\r
-;\r
-ESRAMPGCTRL_BLOCK_OFFSET EQU 082h\r
- BLOCK_ENABLE_PG EQU 010000000h\r
-BIMRVCTL_OFFSET EQU 019h\r
- ENABLE_IMR_INTERRUPT EQU 080000000h\r
-\r
-;\r
-; SOC UNIT Debug Registers\r
-;\r
-CFGSTICKY_W1_OFFSET EQU 050h\r
- FORCE_COLD_RESET EQU 00000001h\r
-CFGSTICKY_RW_OFFSET EQU 051h\r
- RESET_FOR_ESRAM_LOCK EQU 00000020h\r
- RESET_FOR_HMBOUND_LOCK EQU 00000040h\r
-CFGNONSTICKY_W1_OFFSET EQU 052h\r
- FORCE_WARM_RESET EQU 00000001h\r
+++ /dev/null
-/** @file\r
-Platform SEC Library for Quark.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Ppi/SecPlatformInformation.h>\r
-#include <Ppi/TemporaryRamSupport.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/MtrrLib.h>\r
-\r
-/**\r
-\r
- Entry point to the C language phase of SEC. After the SEC assembly\r
- code has initialized some temporary memory and set up the stack,\r
- the control is transferred to this function.\r
-\r
- @param SizeOfRam Size of the temporary memory available for use.\r
- @param TempRamBase Base address of temporary ram\r
- @param BootFirmwareVolume Base address of the Boot Firmware Volume.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-SecStartup (\r
- IN UINT32 SizeOfRam,\r
- IN UINT32 TempRamBase,\r
- IN VOID *BootFirmwareVolume\r
- );\r
-\r
-/**\r
- Auto-generated function that calls the library constructors for all of the module's\r
- dependent libraries. This function must be called by the SEC Core once a stack has\r
- been established.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-ProcessLibraryConstructorList (\r
- VOID\r
- );\r
-\r
-/**\r
-\r
- Entry point to the C language phase of PlatformSecLib. After the SEC assembly\r
- code has initialized some temporary memory and set up the stack, control is\r
- transferred to this function.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformSecLibStartup (\r
- VOID\r
- )\r
-{\r
- //\r
- // Process all library constructor functions linked to SecCore.\r
- // This function must be called before any library functions are called\r
- //\r
- ProcessLibraryConstructorList ();\r
-\r
- //\r
- // Set write back cache attribute for SPI FLASH\r
- //\r
- MtrrSetMemoryAttribute (\r
- PcdGet32 (PcdFlashAreaBaseAddress),\r
- PcdGet32 (PcdFlashAreaSize),\r
- CacheWriteBack\r
- );\r
-\r
- //\r
- // Set write back cache attribute for 512KB Embedded SRAM\r
- //\r
- MtrrSetMemoryAttribute (\r
- PcdGet32 (PcdEsramStage1Base),\r
- SIZE_512KB,\r
- CacheWriteBack\r
- );\r
-\r
- //\r
- // Pass control to SecCore module passing in the size of the temporary RAM in\r
- // Embedded SRAM, the base address of the temporary RAM in Embedded SRAM, and\r
- // the base address of the boot firmware volume. The top 32KB of the 512 KB\r
- // embedded SRAM are used as temporary RAM.\r
- //\r
- SecStartup (\r
- SIZE_32KB,\r
- PcdGet32 (PcdEsramStage1Base) + SIZE_512KB - SIZE_32KB,\r
- (VOID *)(UINTN)PcdGet32 (PcdFlashFvRecoveryBase)\r
- );\r
-}\r
-\r
-/**\r
- A developer supplied function to perform platform specific operations.\r
-\r
- It's a developer supplied function to perform any operations appropriate to a\r
- given platform. It's invoked just before passing control to PEI core by SEC\r
- core. Platform developer may modify the SecCoreData and PPI list that is\r
- passed to PEI Core.\r
-\r
- @param SecCoreData The same parameter as passing to PEI core. It\r
- could be overridden by this function.\r
- @param PpiList The default PPI list passed from generic SEC\r
- part.\r
-\r
- @return The final PPI list that platform wishes to passed to PEI core.\r
-\r
-**/\r
-EFI_PEI_PPI_DESCRIPTOR *\r
-EFIAPI\r
-SecPlatformMain (\r
- IN OUT EFI_SEC_PEI_HAND_OFF *SecCoreData,\r
- IN EFI_PEI_PPI_DESCRIPTOR *PpiList\r
- )\r
-{\r
- return NULL;\r
-}\r
-\r
-/**\r
- This interface conveys state information out of the Security (SEC) phase into PEI.\r
-\r
- @param PeiServices Pointer to the PEI Services Table.\r
- @param StructureSize Pointer to the variable describing size of the input buffer.\r
- @param PlatformInformationRecord Pointer to the EFI_SEC_PLATFORM_INFORMATION_RECORD.\r
-\r
- @retval EFI_SUCCESS The data was successfully returned.\r
- @retval EFI_BUFFER_TOO_SMALL The buffer was too small.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SecPlatformInformation (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT UINT64 *StructureSize,\r
- OUT EFI_SEC_PLATFORM_INFORMATION_RECORD *PlatformInformationRecord\r
- )\r
-{\r
- UINT32 *BIST;\r
- UINT32 Size;\r
- UINT32 Count;\r
- EFI_HOB_GUID_TYPE *GuidHob;\r
- UINT32 *TopOfStack;\r
-\r
- //\r
- // Top of the stack is the top of the 512KB Embedded SRAM region\r
- //\r
- TopOfStack = (UINT32 *)(UINTN)(PcdGet32 (PcdEsramStage1Base) + SIZE_512KB);\r
-\r
- GuidHob = GetFirstGuidHob (&gEfiSecPlatformInformationPpiGuid);\r
- if (GuidHob != NULL) {\r
- Size = GET_GUID_HOB_DATA_SIZE (GuidHob);\r
- BIST = GET_GUID_HOB_DATA (GuidHob);\r
- } else {\r
- //\r
- // The entries of BIST information, together with the number of them,\r
- // reside in the bottom of stack, left untouched by normal stack operation.\r
- // This routine copies the BIST information to the buffer pointed by\r
- // PlatformInformationRecord for output.\r
- //\r
- Count = *(TopOfStack - 1);\r
- Size = Count * sizeof (IA32_HANDOFF_STATUS);\r
- BIST = (UINT32 *) ((UINT32) TopOfStack - sizeof (UINT32) - Size);\r
-\r
- //\r
- // Copy Data from Stack to Hob to avoid data is lost after memory is ready.\r
- //\r
- BuildGuidDataHob (\r
- &gEfiSecPlatformInformationPpiGuid,\r
- BIST,\r
- (UINTN)Size\r
- );\r
- GuidHob = GetFirstGuidHob (&gEfiSecPlatformInformationPpiGuid);\r
- Size = GET_GUID_HOB_DATA_SIZE (GuidHob);\r
- BIST = GET_GUID_HOB_DATA (GuidHob);\r
- }\r
-\r
- if ((*StructureSize) < (UINT64) Size) {\r
- *StructureSize = Size;\r
- return EFI_BUFFER_TOO_SMALL;\r
- }\r
-\r
- *StructureSize = Size;\r
- CopyMem (PlatformInformationRecord, BIST, Size);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This interface disables temporary memory in SEC Phase.\r
-**/\r
-VOID\r
-EFIAPI\r
-SecPlatformDisableTemporaryMemory (\r
- VOID\r
- )\r
-{\r
-}\r
+++ /dev/null
-#/** @file\r
-# Platform SEC Library for Quark.\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformSecLib\r
- FILE_GUID = 8DE4221F-A9CC-4c78-85B9-D863681F0C01\r
- MODULE_TYPE = SEC\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformSecLib\r
- MODULE_UNI_FILE = PlatformSecLibModStrs.uni\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources]\r
- PlatformSecLib.c\r
-\r
-[Sources.IA32]\r
- Ia32/Flat32.asm | MSFT\r
- Ia32/Flat32.asm | INTEL\r
- Ia32/Flat32.S | GCC\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- UefiCpuPkg/UefiCpuPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- BaseLib\r
- BaseMemoryLib\r
- PciLib\r
- PcdLib\r
- HobLib\r
- MtrrLib\r
-\r
-[Pcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdEsramStage1Base ## CONSUMES\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoveryBase ## CONSUMES\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress ## CONSUMES\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize ## CONSUMES\r
-\r
-[Ppis]\r
- gEfiSecPlatformInformationPpiGuid ## UNDEFINED # it is used as GUIDED HOB\r
+++ /dev/null
-// /** @file\r
-// PlatformSecLib Localized Abstract and Description Content\r
-//\r
-// Copyright (c) 2012 - 2013, Intel Corporation. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// **/\r
-\r
-#string STR_MODULE_ABSTRACT\r
-#language en-US\r
-"SEC Platform Library "\r
-\r
-#string STR_MODULE_DESCRIPTION\r
-#language en-US\r
-"Provides a platform-specific function to be used during the SEC stage of POST. "\r
-\r
-\r
+++ /dev/null
-/** @file\r
-Provides a secure platform-specific method to detect physically present user.\r
-\r
-Copyright (c) 2013 - 2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-#include <Library/PlatformHelperLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/I2cLib.h>\r
-\r
-#include <PlatformBoards.h>\r
-#include <Pcal9555.h>\r
-#include <QNCAccess.h>\r
-\r
-//\r
-// Global variable to cache pointer to I2C protocol.\r
-//\r
-EFI_PLATFORM_TYPE mPlatformType = TypeUnknown;\r
-\r
-BOOLEAN\r
-CheckResetButtonState (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_I2C_DEVICE_ADDRESS I2CSlaveAddress;\r
- UINTN Length;\r
- UINTN ReadLength;\r
- UINT8 Buffer[2];\r
-\r
- DEBUG ((EFI_D_INFO, "CheckResetButtonState(): mPlatformType == %d\n", mPlatformType));\r
- if (mPlatformType == GalileoGen2) {\r
- //\r
- // Read state of Reset Button - EXP2.P1_7\r
- // This GPIO is pulled high when the button is not pressed\r
- // This GPIO reads low when button is pressed\r
- //\r
- return PlatformPcal9555GpioGetState (\r
- GALILEO_GEN2_IOEXP2_7BIT_SLAVE_ADDR, // IO Expander 2.\r
- 15 // P1-7.\r
- );\r
- }\r
- if (mPlatformType == Galileo) {\r
- //\r
- // Detect the I2C Slave Address of the GPIO Expander\r
- //\r
- if (PlatformLegacyGpioGetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_DETERMINE_IOEXP_SLA_RESUMEWELL_GPIO)) {\r
- I2CSlaveAddress.I2CDeviceAddress = GALILEO_IOEXP_J2HI_7BIT_SLAVE_ADDR;\r
- } else {\r
- I2CSlaveAddress.I2CDeviceAddress = GALILEO_IOEXP_J2LO_7BIT_SLAVE_ADDR;\r
- }\r
- DEBUG ((EFI_D_INFO, "Galileo GPIO Expender Slave Address = %02x\n", I2CSlaveAddress.I2CDeviceAddress));\r
-\r
- //\r
- // Read state of RESET_N_SHLD (GPORT5_BIT0)\r
- //\r
- Buffer[1] = 5;\r
- Length = 1;\r
- ReadLength = 1;\r
- Status = I2cReadMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &ReadLength,\r
- &Buffer[1]\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Return the state of GPORT5_BIT0\r
- //\r
- return ((Buffer[1] & BIT0) != 0);\r
- }\r
- return TRUE;\r
-}\r
-\r
-/**\r
-\r
- This function provides a platform-specific method to detect whether the platform\r
- is operating by a physically present user.\r
-\r
- Programmatic changing of platform security policy (such as disable Secure Boot,\r
- or switch between Standard/Custom Secure Boot mode) MUST NOT be possible during\r
- Boot Services or after exiting EFI Boot Services. Only a physically present user\r
- is allowed to perform these operations.\r
-\r
- NOTE THAT: This function cannot depend on any EFI Variable Service since they are\r
- not available when this function is called in AuthenticateVariable driver.\r
-\r
- @retval TRUE The platform is operated by a physically present user.\r
- @retval FALSE The platform is NOT operated by a physically present user.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-UserPhysicalPresent (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // If user has already been detected as present, then return TRUE\r
- //\r
- if (PcdGetBool (PcdUserIsPhysicallyPresent)) {\r
- return TRUE;\r
- }\r
-\r
- //\r
- // Check to see if user is present now\r
- //\r
- if (CheckResetButtonState ()) {\r
- //\r
- // User is still not present, then return FALSE\r
- //\r
- return FALSE;\r
- }\r
-\r
- //\r
- // User has gone from not present to present state, so set\r
- // PcdUserIsPhysicallyPresent to TRUE\r
- //\r
- Status = PcdSetBoolS (PcdUserIsPhysicallyPresent, TRUE);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return TRUE;\r
-}\r
-\r
-/**\r
- Determines if a user is physically present by reading the reset button state.\r
-\r
- @param ImageHandle The image handle of this driver.\r
- @param SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS Install the Secure Boot Helper Protocol successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformSecureLibInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Get the platform type\r
- //\r
- mPlatformType = (EFI_PLATFORM_TYPE)PcdGet16 (PcdPlatformType);\r
-\r
- //\r
- // Read the state of the reset button when the library is initialized\r
- //\r
- Status = PcdSetBoolS (PcdUserIsPhysicallyPresent, !CheckResetButtonState ());\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Provides a secure platform-specific method to detect physically present user.\r
-#\r
-# Copyright (c) 2013 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformSecureLib\r
- FILE_GUID = 38BB5221-F685-469f-846E-F1C508FC5F4A\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformSecureLib|DXE_RUNTIME_DRIVER DXE_SMM_DRIVER DXE_DRIVER\r
- CONSTRUCTOR = PlatformSecureLibInitialize\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources]\r
- PlatformSecureLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- PlatformHelperLib\r
- UefiBootServicesTableLib\r
- I2cLib\r
-\r
-[Pcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType\r
- gQuarkPlatformTokenSpaceGuid.PcdUserIsPhysicallyPresent\r
+++ /dev/null
-/** @file\r
- Basic TIS (TPM Interface Specification) functions for Atmel I2C TPM.\r
-\r
- Copyright (c) 2016 - 2017, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Library/Tpm12DeviceLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/I2cLib.h>\r
-\r
-//\r
-// Atmel I2C TPM slave address\r
-//\r
-#define ATMEL_I2C_TPM_SLAVE_ADDRESS 0x29\r
-\r
-//\r
-// Maximum I2C transfer size for Atmel I2C TPM\r
-//\r
-#define ATMEL_I2C_TPM_MAX_TRANSFER_SIZE 0x10\r
-\r
-//\r
-// Default TimeOut values in microseconds\r
-//\r
-#define TIS_TIMEOUT_A ( 750 * 1000) // 750ms\r
-#define TIS_TIMEOUT_B (2000 * 1000) // 2s\r
-#define TIS_TIMEOUT_C ( 750 * 1000) // 750ms\r
-#define TIS_TIMEOUT_D ( 750 * 1000) // 750ms\r
-\r
-/**\r
- Send command to Atmel I2c TPM breaking request up into multiple I2C transfers\r
- if required.\r
-\r
- @param[in] Buffer Pointer to TPM command data.\r
- @param[in] Length Number of bytes of TPM command data.\r
-\r
- @retval EFI_SUCCESS TPM command sent.\r
- @retval EFI_NOT_FOUND TPM chip doesn't exit.\r
- @retval EFI_TIMEOUT Can't get the TPM control in time.\r
-**/\r
-EFI_STATUS\r
-WriteTpmBufferMultiple (\r
- IN UINT8 *Buffer,\r
- IN UINTN Length\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_I2C_DEVICE_ADDRESS I2CDeviceAddr;\r
- UINTN Index;\r
- UINTN PartialLength;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- I2CDeviceAddr.I2CDeviceAddress = ATMEL_I2C_TPM_SLAVE_ADDRESS;\r
-\r
- DEBUG ((EFI_D_VERBOSE, "WriteTpmBufferMultiple: Addr=%02x Length=%02x\n", I2CDeviceAddr.I2CDeviceAddress, Length));\r
-\r
- for (PartialLength = 0; Length > 0; Length -= PartialLength, Buffer += PartialLength) {\r
- //\r
- // Write data to TPM.\r
- //\r
- PartialLength = MIN (Length, ATMEL_I2C_TPM_MAX_TRANSFER_SIZE);\r
- Status = I2cWriteMultipleByte (\r
- I2CDeviceAddr,\r
- EfiI2CSevenBitAddrMode,\r
- &PartialLength,\r
- Buffer\r
- );\r
- DEBUG ((EFI_D_VERBOSE, " "));\r
- for (Index = 0; Index < PartialLength; Index++) {\r
- DEBUG ((EFI_D_VERBOSE, "%02x ", Buffer[Index]));\r
- }\r
- DEBUG ((EFI_D_VERBOSE, "\n"));\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_VERBOSE, " Status = %r\n", Status));\r
- return Status;\r
- }\r
- }\r
-\r
- DEBUG ((EFI_D_VERBOSE, " Status = %r\n", Status));\r
- return Status;\r
-}\r
-\r
-/**\r
- Receive a response to a command from Atmel I2c TPM breaking response into\r
- multiple I2C transfers if required.\r
-\r
- @param[out] Buffer Pointer to TPM response data.\r
- @param[in] Length Maximum number of bytes to receive.\r
-\r
- @retval EFI_SUCCESS TPM response received.\r
- @retval EFI_NOT_FOUND TPM chip doesn't exit.\r
- @retval EFI_TIMEOUT Can't get the TPM control in time.\r
-**/\r
-EFI_STATUS\r
-ReadTpmBufferMultiple (\r
- OUT UINT8 *Buffer,\r
- IN UINTN Length\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_I2C_DEVICE_ADDRESS I2CDeviceAddr;\r
- UINTN WriteLength;\r
- UINTN Index;\r
- UINTN PartialLength;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- I2CDeviceAddr.I2CDeviceAddress = ATMEL_I2C_TPM_SLAVE_ADDRESS;\r
- WriteLength = 0;\r
-\r
- DEBUG ((EFI_D_VERBOSE, "ReadTpmBufferMultiple: Addr=%02x Length=%02x\n", I2CDeviceAddr.I2CDeviceAddress, Length));\r
-\r
- for (PartialLength = 0; Length > 0; Length -= PartialLength, Buffer += PartialLength) {\r
- //\r
- // Read data from TPM.\r
- //\r
- PartialLength = MIN (Length, ATMEL_I2C_TPM_MAX_TRANSFER_SIZE);\r
- Status = I2cReadMultipleByte (\r
- I2CDeviceAddr,\r
- EfiI2CSevenBitAddrMode,\r
- &WriteLength,\r
- &PartialLength,\r
- Buffer\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_VERBOSE, " "));\r
- for (Index = 0; Index < PartialLength; Index++) {\r
- DEBUG ((EFI_D_VERBOSE, "%02x ", Buffer[Index]));\r
- }\r
- DEBUG ((EFI_D_VERBOSE, "\n"));\r
- }\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_VERBOSE, " Status = %r\n", Status));\r
- return Status;\r
- }\r
- }\r
-\r
- DEBUG ((EFI_D_VERBOSE, " Status = %r\n", Status));\r
- return Status;\r
-}\r
-\r
-/**\r
- This service requests use TPM12.\r
-\r
- @retval EFI_SUCCESS Get the control of TPM12 chip.\r
- @retval EFI_NOT_FOUND TPM12 not found.\r
- @retval EFI_DEVICE_ERROR Unexpected device behavior.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm12RequestUseTpm (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data;\r
- UINT64 Current;\r
- UINT64 Previous;\r
- UINT64 Total;\r
- UINT64 Start;\r
- UINT64 End;\r
- UINT64 Timeout;\r
- INT64 Cycle;\r
- INT64 Delta;\r
-\r
- //\r
- // Get the current timer value\r
- //\r
- Current = GetPerformanceCounter();\r
-\r
- //\r
- // Initialize local variables\r
- //\r
- Start = 0;\r
- End = 0;\r
- Total = 0;\r
-\r
- //\r
- // Retrieve the performance counter properties and compute the number of\r
- // performance counter ticks required to reach the maximum TIS timeout of\r
- // TIS_TIMEOUT_A. TIS_TIMEOUT_A is in microseconds.\r
- //\r
- Timeout = DivU64x32 (\r
- MultU64x32 (\r
- GetPerformanceCounterProperties (&Start, &End),\r
- TIS_TIMEOUT_A\r
- ),\r
- 1000000\r
- );\r
- Cycle = End - Start;\r
- if (Cycle < 0) {\r
- Cycle = -Cycle;\r
- }\r
- Cycle++;\r
-\r
- //\r
- // Attempt to read a byte from the Atmel I2C TPM\r
- //\r
- do {\r
- Status = ReadTpmBufferMultiple (&Data, sizeof(Data));\r
-\r
- Previous = Current;\r
- Current = GetPerformanceCounter();\r
- Delta = (INT64) (Current - Previous);\r
- if (Start > End) {\r
- Delta = -Delta;\r
- }\r
- if (Delta < 0) {\r
- Delta += Cycle;\r
- }\r
- Total += Delta;\r
- if (Total >= Timeout) {\r
- Status = EFI_TIMEOUT;\r
- DEBUG ((EFI_D_ERROR, "Atmel I2C TPM failed to read: %r\n", Status));\r
- return Status;\r
- }\r
- } while (EFI_ERROR (Status));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This service enables the sending of commands to the TPM12.\r
-\r
- @param[in] InputParameterBlockSize Size of the TPM12 input parameter block.\r
- @param[in] InputParameterBlock Pointer to the TPM12 input parameter block.\r
- @param[in,out] OutputParameterBlockSize Size of the TPM12 output parameter block.\r
- @param[in] OutputParameterBlock Pointer to the TPM12 output parameter block.\r
-\r
- @retval EFI_SUCCESS The command byte stream was successfully sent to\r
- the device and a response was successfully received.\r
- @retval EFI_DEVICE_ERROR The command was not successfully sent to the\r
- device or a response was not successfully received\r
- from the device.\r
- @retval EFI_BUFFER_TOO_SMALL The output parameter block is too small.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm12SubmitCommand (\r
- IN UINT32 InputParameterBlockSize,\r
- IN UINT8 *InputParameterBlock,\r
- IN OUT UINT32 *OutputParameterBlockSize,\r
- IN UINT8 *OutputParameterBlock\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 TpmOutSize;\r
- TPM_RSP_COMMAND_HDR *ResponseHeader;\r
- UINT64 Current;\r
- UINT64 Previous;\r
- UINT64 Total;\r
- UINT64 Start;\r
- UINT64 End;\r
- UINT64 Timeout;\r
- INT64 Cycle;\r
- INT64 Delta;\r
-\r
- //\r
- // Initialize local variables\r
- //\r
- Start = 0;\r
- End = 0;\r
- Total = 0;\r
-\r
- //\r
- // Make sure response buffer is big enough to hold a response header\r
- //\r
- if (*OutputParameterBlockSize < sizeof (TPM_RSP_COMMAND_HDR)) {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- goto Done;\r
- }\r
-\r
- //\r
- // Get the current timer value\r
- //\r
- Current = GetPerformanceCounter();\r
-\r
- //\r
- // Retrieve the performance counter properties and compute the number of\r
- // performance counter ticks required to reach the maximum TIS timeout of\r
- // TIS_TIMEOUT_A. TIS_TIMEOUT_A is in microseconds.\r
- //\r
- Timeout = DivU64x32 (\r
- MultU64x32 (\r
- GetPerformanceCounterProperties (&Start, &End),\r
- TIS_TIMEOUT_A\r
- ),\r
- 1000000\r
- );\r
- Cycle = End - Start;\r
- if (Cycle < 0) {\r
- Cycle = -Cycle;\r
- }\r
- Cycle++;\r
-\r
- //\r
- // Send command\r
- //\r
- do {\r
- Status = WriteTpmBufferMultiple (InputParameterBlock, InputParameterBlockSize);\r
-\r
- Previous = Current;\r
- Current = GetPerformanceCounter();\r
- Delta = (INT64) (Current - Previous);\r
- if (Start > End) {\r
- Delta = -Delta;\r
- }\r
- if (Delta < 0) {\r
- Delta += Cycle;\r
- }\r
- Total += Delta;\r
- if (Total >= Timeout) {\r
- Status = EFI_TIMEOUT;\r
- goto Done;\r
- }\r
- } while (EFI_ERROR (Status));\r
-\r
- //\r
- // Receive response header\r
- //\r
- do {\r
- Status = ReadTpmBufferMultiple (OutputParameterBlock, sizeof (TPM_RSP_COMMAND_HDR));\r
-\r
- Previous = Current;\r
- Current = GetPerformanceCounter();\r
- Delta = (INT64) (Current - Previous);\r
- if (Start > End) {\r
- Delta = -Delta;\r
- }\r
- if (Delta < 0) {\r
- Delta += Cycle;\r
- }\r
- Total += Delta;\r
- if (Total >= Timeout) {\r
- Status = EFI_TIMEOUT;\r
- goto Done;\r
- }\r
- } while (EFI_ERROR (Status));\r
-\r
- //\r
- // Check the response data header (tag, parasize and returncode)\r
- //\r
- ResponseHeader = (TPM_RSP_COMMAND_HDR *)OutputParameterBlock;\r
- if (SwapBytes16 (ReadUnaligned16 (&ResponseHeader->tag)) != TPM_TAG_RSP_COMMAND) {\r
- Status = EFI_DEVICE_ERROR;\r
- goto Done;\r
- }\r
-\r
- TpmOutSize = SwapBytes32 (ReadUnaligned32 (&ResponseHeader->paramSize));\r
- if (TpmOutSize == sizeof (TPM_RSP_COMMAND_HDR)) {\r
- *OutputParameterBlockSize = TpmOutSize;\r
- Status = EFI_SUCCESS;\r
- goto Done;\r
- }\r
- if (TpmOutSize < sizeof (TPM_RSP_COMMAND_HDR)) {\r
- Status = EFI_DEVICE_ERROR;\r
- goto Done;\r
- }\r
- if (*OutputParameterBlockSize < TpmOutSize) {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- goto Done;\r
- }\r
- *OutputParameterBlockSize = TpmOutSize;\r
-\r
- //\r
- // Receive the remaining data in the response header\r
- //\r
- do {\r
- Status = ReadTpmBufferMultiple (\r
- OutputParameterBlock + sizeof (TPM_RSP_COMMAND_HDR),\r
- TpmOutSize - sizeof (TPM_RSP_COMMAND_HDR)\r
- );\r
-\r
- Previous = Current;\r
- Current = GetPerformanceCounter();\r
- Delta = (INT64) (Current - Previous);\r
- if (Start > End) {\r
- Delta = -Delta;\r
- }\r
- if (Delta < 0) {\r
- Delta += Cycle;\r
- }\r
- Total += Delta;\r
- if (Total >= Timeout) {\r
- Status = EFI_TIMEOUT;\r
- goto Done;\r
- }\r
- } while (EFI_ERROR (Status));\r
-\r
-Done:\r
- DEBUG ((\r
- EFI_D_VERBOSE,\r
- "Tpm12SubmitCommand() Status = %r Time = %ld ms\n",\r
- Status,\r
- DivU64x64Remainder (\r
- MultU64x32 (Total, 1000),\r
- GetPerformanceCounterProperties (NULL, NULL),\r
- NULL\r
- )\r
- ));\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-## @file\r
-# Provides some common functions for the TCG feature for Atmel I2C TPM.\r
-#\r
-# This instance provides basic TPM Interface Specification (TIS) functions\r
-# or Atmel I2C TPM.\r
-#\r
-# Copyright (c) 2016 - 2017, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = Tpm12DeviceLibAtmelI2c\r
- MODULE_UNI_FILE = Tpm12DeviceLibAtmelI2c.uni\r
- FILE_GUID = A0C0B7EF-99FF-417F-8B9F-5AD4701D90D6\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = Tpm12DeviceLib|PEIM DXE_DRIVER DXE_SMM_DRIVER UEFI_DRIVER\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- TisPc.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- SecurityPkg/SecurityPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- TimerLib\r
- DebugLib\r
- I2cLib\r
+++ /dev/null
-// /** @file\r
-// Provides some common functions for the TCG feature for Atmel I2C TPM.\r
-//\r
-// This instance provides basic TPM Interface Specification (TIS) functions\r
-// for Atmel I2C TPM.\r
-//\r
-// Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// **/\r
-\r
-#string STR_MODULE_ABSTRACT #language en-US "Provides some common functions for the TCG feature for Atmel I2C TPM."\r
-\r
-#string STR_MODULE_DESCRIPTION #language en-US "This instance provides basic TPM Interface Specification (TIS) functions for Atmel I2C TPM."\r
-\r
+++ /dev/null
-/** @file\r
- Basic TIS (TPM Interface Specification) functions for Infineon I2C TPM.\r
-\r
- Copyright (c) 2013 - 2016, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Library/Tpm12DeviceLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/I2cLib.h>\r
-\r
-//\r
-// Default TPM (Infineon SLB9645) I2C Slave Device Address on Crosshill board.\r
-//\r
-#define TPM_I2C_SLAVE_DEVICE_ADDRESS 0x20\r
-\r
-//\r
-// Default Infineon SLB9645 TPM I2C mapped registers (SLB9645 I2C Comm. Protocol Application Note).\r
-//\r
-#define INFINEON_TPM_ACCESS_0_ADDRESS_DEFAULT 0x0\r
-#define INFINEON_TPM_STS_0_ADDRESS_DEFAULT 0x01\r
-#define INFINEON_TPM_BURST0_COUNT_0_DEFAULT 0x02\r
-#define INFINEON_TPM_BURST1_COUNT_0_DEFAULT 0x03\r
-#define INFINEON_TPM_DATA_FIFO_0_ADDRESS_DEFAULT 0x05\r
-#define INFINEON_TPM_DID_VID_0_DEFAULT 0x09\r
-\r
-//\r
-// Max. retry count for read transfers (as recommended by Infineon).\r
-//\r
-#define READ_RETRY 3\r
-\r
-//\r
-// Guard time of 250us between I2C read and next I2C write transfer (as recommended by Infineon).\r
-//\r
-#define GUARD_TIME 250\r
-\r
-//\r
-// Define bits of ACCESS and STATUS registers\r
-//\r
-\r
-///\r
-/// This bit is a 1 to indicate that the other bits in this register are valid.\r
-///\r
-#define TIS_PC_VALID BIT7\r
-///\r
-/// Indicate that this locality is active.\r
-///\r
-#define TIS_PC_ACC_ACTIVE BIT5\r
-///\r
-/// Set to 1 to indicate that this locality had the TPM taken away while\r
-/// this locality had the TIS_PC_ACC_ACTIVE bit set.\r
-///\r
-#define TIS_PC_ACC_SEIZED BIT4\r
-///\r
-/// Set to 1 to indicate that TPM MUST reset the\r
-/// TIS_PC_ACC_ACTIVE bit and remove ownership for localities less than the\r
-/// locality that is writing this bit.\r
-///\r
-#define TIS_PC_ACC_SEIZE BIT3\r
-///\r
-/// When this bit is 1, another locality is requesting usage of the TPM.\r
-///\r
-#define TIS_PC_ACC_PENDIND BIT2\r
-///\r
-/// Set to 1 to indicate that this locality is requesting to use TPM.\r
-///\r
-#define TIS_PC_ACC_RQUUSE BIT1\r
-///\r
-/// A value of 1 indicates that a T/OS has not been established on the platform\r
-///\r
-#define TIS_PC_ACC_ESTABLISH BIT0\r
-\r
-///\r
-/// When this bit is 1, TPM is in the Ready state,\r
-/// indicating it is ready to receive a new command.\r
-///\r
-#define TIS_PC_STS_READY BIT6\r
-///\r
-/// Write a 1 to this bit to cause the TPM to execute that command.\r
-///\r
-#define TIS_PC_STS_GO BIT5\r
-///\r
-/// This bit indicates that the TPM has data available as a response.\r
-///\r
-#define TIS_PC_STS_DATA BIT4\r
-///\r
-/// The TPM sets this bit to a value of 1 when it expects another byte of data for a command.\r
-///\r
-#define TIS_PC_STS_EXPECT BIT3\r
-///\r
-/// Writes a 1 to this bit to force the TPM to re-send the response.\r
-///\r
-#define TIS_PC_STS_RETRY BIT1\r
-\r
-//\r
-// Default TimeOut values in microseconds\r
-//\r
-#define TIS_TIMEOUT_A (750 * 1000) // 750ms\r
-#define TIS_TIMEOUT_B (2000 * 1000) // 2s\r
-#define TIS_TIMEOUT_C (750 * 1000) // 750ms\r
-#define TIS_TIMEOUT_D (750 * 1000) // 750ms\r
-\r
-//\r
-// Global variable to indicate if TPM I2C Read Transfer has previously occurred.\r
-// NOTE: Given the GUARD_TIME requirement (TpmAccess.h), if this library loaded\r
-// by PEI Drivers this global variable required to be resident in R/W memory\r
-//\r
-BOOLEAN mI2CPrevReadTransfer = FALSE;\r
-\r
-/**\r
- Writes single byte data to TPM specified by I2C register address.\r
-\r
- @param[in] TpmAddress The register to write.\r
- @param[in] Data The data to write to the register.\r
-\r
-**/\r
-VOID\r
-TpmWriteByte (\r
- IN UINTN TpmAddress,\r
- IN UINT8 Data\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN WriteLength;\r
- UINT8 WriteData[2];\r
- EFI_I2C_DEVICE_ADDRESS I2CDeviceAddr;\r
-\r
- //\r
- // Setup I2C Slave device address and address mode (7-bit).\r
- //\r
- I2CDeviceAddr.I2CDeviceAddress = TPM_I2C_SLAVE_DEVICE_ADDRESS;\r
-\r
- //\r
- // As recommended by Infineon (SLB9645 I2C Communication protocol application\r
- // note revision 1.0) wait 250 microseconds between a read and a write transfer.\r
- //\r
- if (mI2CPrevReadTransfer) {\r
- MicroSecondDelay (GUARD_TIME);\r
- }\r
-\r
- //\r
- // Write to TPM register.\r
- //\r
- WriteLength = 2;\r
- WriteData[0] = (UINT8)TpmAddress;\r
- WriteData[1] = Data;\r
-\r
- Status = I2cWriteMultipleByte (\r
- I2CDeviceAddr,\r
- EfiI2CSevenBitAddrMode,\r
- &WriteLength,\r
- &WriteData\r
- );\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_ERROR, "TpmWriteByte(): I2C Write to TPM address %0x failed (%r)\n", TpmAddress, Status));\r
- ASSERT (FALSE); // Writes to TPM should always succeed.\r
- }\r
-\r
- mI2CPrevReadTransfer = FALSE;\r
-}\r
-\r
-/**\r
- Reads single byte data from TPM specified by I2C register address.\r
-\r
- Due to stability issues when using I2C combined write/read transfers (with\r
- RESTART) to TPM (specifically read from status register), a single write is\r
- performed followed by single read (with STOP condition in between).\r
-\r
- @param[in] TpmAddress Address of register to read.\r
-\r
- @return The value register read.\r
-\r
-**/\r
-UINT8\r
-TpmReadByte (\r
- IN UINTN TpmAddress\r
- )\r
-{\r
- UINT8 Data[1];\r
- UINT8 ReadData;\r
- UINT8 ReadCount;\r
-\r
- EFI_I2C_DEVICE_ADDRESS I2CDeviceAddr;\r
- EFI_I2C_ADDR_MODE I2CAddrMode;\r
-\r
- EFI_STATUS Status;\r
-\r
- Status = EFI_SUCCESS;\r
- ReadData = 0xFF;\r
- ReadCount = 0;\r
-\r
- //\r
- // Locate I2C protocol for TPM I2C access.\r
- //\r
- I2CDeviceAddr.I2CDeviceAddress = TPM_I2C_SLAVE_DEVICE_ADDRESS;\r
- I2CAddrMode = EfiI2CSevenBitAddrMode;\r
-\r
- //\r
- // As recommended by Infineon (SLB9645 I2C Communication protocol application\r
- // note revision 1.0) retry up to 3 times if TPM status, access or burst count\r
- // registers return 0xFF.\r
- //\r
- while ((ReadData == 0xFF) && (ReadCount < READ_RETRY)) {\r
- //\r
- // As recommended by Infineon (SLB9645 I2C Communication protocol application\r
- // note revision 1.0) wait 250 microseconds between a read and a write transfer.\r
- //\r
- if (mI2CPrevReadTransfer) {\r
- MicroSecondDelay (GUARD_TIME);\r
- }\r
-\r
- //\r
- // Write address to TPM.\r
- //\r
- Data[0] = (UINT8)TpmAddress;\r
- Status = I2cWriteByte (\r
- I2CDeviceAddr,\r
- I2CAddrMode,\r
- &Data\r
- );\r
-\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "TpmReadByte(): write to TPM address %0x failed (%r)\n", TpmAddress, Status));\r
- }\r
-\r
- mI2CPrevReadTransfer = FALSE;\r
-\r
- //\r
- // Read data from TPM.\r
- //\r
- Data[0] = (UINT8)TpmAddress;\r
- Status = I2cReadByte (\r
- I2CDeviceAddr,\r
- I2CAddrMode,\r
- &Data\r
- );\r
-\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "TpmReadByte(): read from TPM address %0x failed (%r)\n", TpmAddress, Status));\r
- ReadData = 0xFF;\r
- } else {\r
- ReadData = Data[0];\r
- }\r
-\r
- //\r
- // Only need to retry 3 times for TPM status, access, and burst count registers.\r
- // If read transfer is to TPM Data FIFO, do not retry, exit loop.\r
- //\r
- if (TpmAddress == INFINEON_TPM_DATA_FIFO_0_ADDRESS_DEFAULT) {\r
- ReadCount = READ_RETRY;\r
- } else {\r
- ReadCount++;\r
- }\r
-\r
- mI2CPrevReadTransfer = TRUE;\r
- }\r
-\r
- if (EFI_ERROR(Status)) {\r
- //\r
- // Only reads to access register allowed to fail.\r
- //\r
- if (TpmAddress != INFINEON_TPM_ACCESS_0_ADDRESS_DEFAULT) {\r
- DEBUG ((EFI_D_ERROR, "TpmReadByte(): read from TPM address %0x failed\n", TpmAddress));\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- }\r
- return ReadData;\r
-}\r
-\r
-/**\r
- Check whether the value of a TPM chip register satisfies the input BIT setting.\r
-\r
- @param[in] Register TPM register to be checked.\r
- @param[in] BitSet Check these data bits are set.\r
- @param[in] BitClear Check these data bits are clear.\r
- @param[in] TimeOut The max wait time (unit MicroSecond) when checking register.\r
-\r
- @retval EFI_SUCCESS The register satisfies the check bit.\r
- @retval EFI_TIMEOUT The register can't run into the expected status in time.\r
-**/\r
-EFI_STATUS\r
-TisPcWaitRegisterBits (\r
- IN UINTN Register,\r
- IN UINT8 BitSet,\r
- IN UINT8 BitClear,\r
- IN UINT32 TimeOut\r
- )\r
-{\r
- UINT8 RegRead;\r
- UINT32 WaitTime;\r
-\r
- for (WaitTime = 0; WaitTime < TimeOut; WaitTime += 30){\r
- RegRead = TpmReadByte (Register);\r
- if ((RegRead & BitSet) == BitSet && (RegRead & BitClear) == 0)\r
- return EFI_SUCCESS;\r
- MicroSecondDelay (30);\r
- }\r
- return EFI_TIMEOUT;\r
-}\r
-\r
-/**\r
- Get BurstCount by reading the burstCount field of a TIS register\r
- in the time of default TIS_TIMEOUT_D.\r
-\r
- @param[out] BurstCount Pointer to a buffer to store the got BurstConut.\r
-\r
- @retval EFI_SUCCESS Get BurstCount.\r
- @retval EFI_INVALID_PARAMETER BurstCount is NULL.\r
- @retval EFI_TIMEOUT BurstCount can't be got in time.\r
-**/\r
-EFI_STATUS\r
-TisPcReadBurstCount (\r
- OUT UINT16 *BurstCount\r
- )\r
-{\r
- UINT32 WaitTime;\r
- UINT8 DataByte0;\r
- UINT8 DataByte1;\r
-\r
- if (BurstCount == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- WaitTime = 0;\r
- do {\r
- //\r
- // BurstCount is UINT16, but it is not 2bytes aligned,\r
- // so it needs to use TpmReadByte to read two times\r
- //\r
- DataByte0 = TpmReadByte (INFINEON_TPM_BURST0_COUNT_0_DEFAULT);\r
- DataByte1 = TpmReadByte (INFINEON_TPM_BURST1_COUNT_0_DEFAULT);\r
- *BurstCount = (UINT16)((DataByte1 << 8) + DataByte0);\r
- if (*BurstCount != 0) {\r
- return EFI_SUCCESS;\r
- }\r
- MicroSecondDelay (30);\r
- WaitTime += 30;\r
- } while (WaitTime < TIS_TIMEOUT_D);\r
-\r
- return EFI_TIMEOUT;\r
-}\r
-\r
-/**\r
- Set TPM chip to ready state by sending ready command TIS_PC_STS_READY\r
- to Status Register in time.\r
-\r
- @retval EFI_SUCCESS TPM chip enters into ready state.\r
- @retval EFI_TIMEOUT TPM chip can't be set to ready state in time.\r
-**/\r
-EFI_STATUS\r
-TisPcPrepareCommand (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- TpmWriteByte (INFINEON_TPM_STS_0_ADDRESS_DEFAULT, TIS_PC_STS_READY);\r
- Status = TisPcWaitRegisterBits (\r
- INFINEON_TPM_STS_0_ADDRESS_DEFAULT,\r
- TIS_PC_STS_READY,\r
- 0,\r
- TIS_TIMEOUT_B\r
- );\r
- return Status;\r
-}\r
-\r
-/**\r
- This service requests use TPM12.\r
-\r
- @retval EFI_SUCCESS Get the control of TPM12 chip.\r
- @retval EFI_NOT_FOUND TPM12 not found.\r
- @retval EFI_DEVICE_ERROR Unexpected device behavior.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm12RequestUseTpm (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Check to see if TPM exists\r
- //\r
- if (TpmReadByte (INFINEON_TPM_ACCESS_0_ADDRESS_DEFAULT) == 0xFF) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- TpmWriteByte (INFINEON_TPM_ACCESS_0_ADDRESS_DEFAULT, TIS_PC_ACC_RQUUSE);\r
-\r
- //\r
- // No locality set before, ACCESS_X.activeLocality MUST be valid within TIMEOUT_A\r
- //\r
- Status = TisPcWaitRegisterBits (\r
- INFINEON_TPM_ACCESS_0_ADDRESS_DEFAULT,\r
- (UINT8)(TIS_PC_ACC_ACTIVE |TIS_PC_VALID),\r
- 0,\r
- TIS_TIMEOUT_A\r
- );\r
- return Status;\r
-}\r
-\r
-/**\r
- Send command to TPM for execution.\r
-\r
- @param[in] TpmBuffer Buffer for TPM command data.\r
- @param[in] DataLength TPM command data length.\r
-\r
- @retval EFI_SUCCESS Operation completed successfully.\r
- @retval EFI_TIMEOUT The register can't run into the expected status in time.\r
-\r
-**/\r
-EFI_STATUS\r
-TisPcSend (\r
- IN UINT8 *TpmBuffer,\r
- IN UINT32 DataLength\r
- )\r
-{\r
- UINT16 BurstCount;\r
- UINT32 Index;\r
- EFI_STATUS Status;\r
-\r
- Status = TisPcPrepareCommand ();\r
- if (EFI_ERROR (Status)){\r
- DEBUG ((DEBUG_ERROR, "The TPM is not ready!\n"));\r
- goto Done;\r
- }\r
- Index = 0;\r
- while (Index < DataLength) {\r
- Status = TisPcReadBurstCount (&BurstCount);\r
- if (EFI_ERROR (Status)) {\r
- Status = EFI_TIMEOUT;\r
- goto Done;\r
- }\r
- for (; BurstCount > 0 && Index < DataLength; BurstCount--) {\r
- TpmWriteByte (INFINEON_TPM_DATA_FIFO_0_ADDRESS_DEFAULT, *(TpmBuffer + Index));\r
- Index++;\r
- }\r
- }\r
- //\r
- // Ensure the TPM status STS_EXPECT change from 1 to 0\r
- //\r
- Status = TisPcWaitRegisterBits (\r
- INFINEON_TPM_STS_0_ADDRESS_DEFAULT,\r
- (UINT8) TIS_PC_VALID,\r
- TIS_PC_STS_EXPECT,\r
- TIS_TIMEOUT_C\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
-\r
- //\r
- // Start the command\r
- //\r
- TpmWriteByte (INFINEON_TPM_STS_0_ADDRESS_DEFAULT, TIS_PC_STS_GO);\r
-\r
-Done:\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Ensure the TPM state change from "Reception" to "Idle/Ready"\r
- //\r
- TpmWriteByte (INFINEON_TPM_STS_0_ADDRESS_DEFAULT, TIS_PC_STS_READY);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Receive response data of last command from TPM.\r
-\r
- @param[out] TpmBuffer Buffer for response data.\r
- @param[out] RespSize Response data length.\r
-\r
- @retval EFI_SUCCESS Operation completed successfully.\r
- @retval EFI_TIMEOUT The register can't run into the expected status in time.\r
- @retval EFI_DEVICE_ERROR Unexpected device status.\r
- @retval EFI_BUFFER_TOO_SMALL Response data is too long.\r
-\r
-**/\r
-EFI_STATUS\r
-TisPcReceive (\r
- OUT UINT8 *TpmBuffer,\r
- OUT UINT32 *RespSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT16 BurstCount;\r
- UINT32 Index;\r
- UINT32 ResponseSize;\r
- TPM_RSP_COMMAND_HDR *ResponseHeader;\r
-\r
- //\r
- // Wait for the command completion\r
- //\r
- Status = TisPcWaitRegisterBits (\r
- INFINEON_TPM_STS_0_ADDRESS_DEFAULT,\r
- (UINT8) (TIS_PC_VALID | TIS_PC_STS_DATA),\r
- 0,\r
- TIS_TIMEOUT_B\r
- );\r
- if (EFI_ERROR (Status)) {\r
- Status = EFI_TIMEOUT;\r
- goto Done;\r
- }\r
- //\r
- // Read the response data header and check it\r
- //\r
- Index = 0;\r
- BurstCount = 0;\r
- while (Index < sizeof (TPM_RSP_COMMAND_HDR)) {\r
- Status = TisPcReadBurstCount (&BurstCount);\r
- if (EFI_ERROR (Status)) {\r
- Status = EFI_TIMEOUT;\r
- goto Done;\r
- }\r
- for (; BurstCount > 0 ; BurstCount--) {\r
- *(TpmBuffer + Index) = TpmReadByte (INFINEON_TPM_DATA_FIFO_0_ADDRESS_DEFAULT);\r
- Index++;\r
- if (Index == sizeof (TPM_RSP_COMMAND_HDR))\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Check the response data header (tag, parasize and returncode)\r
- //\r
- ResponseHeader = (TPM_RSP_COMMAND_HDR *)TpmBuffer;\r
- if (SwapBytes16 (ReadUnaligned16 (&ResponseHeader->tag)) != TPM_TAG_RSP_COMMAND) {\r
- Status = EFI_DEVICE_ERROR;\r
- goto Done;\r
- }\r
-\r
- ResponseSize = SwapBytes32 (ReadUnaligned32 (&ResponseHeader->paramSize));\r
- if (ResponseSize == sizeof (TPM_RSP_COMMAND_HDR)) {\r
- Status = EFI_SUCCESS;\r
- goto Done;\r
- }\r
- if (ResponseSize < sizeof (TPM_RSP_COMMAND_HDR)) {\r
- Status = EFI_DEVICE_ERROR;\r
- goto Done;\r
- }\r
- if (*RespSize < ResponseSize) {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- goto Done;\r
- }\r
- *RespSize = ResponseSize;\r
-\r
- //\r
- // Continue reading the remaining data\r
- //\r
- while (Index < ResponseSize) {\r
- for (; BurstCount > 0 ; BurstCount--) {\r
- *(TpmBuffer + Index) = TpmReadByte (INFINEON_TPM_DATA_FIFO_0_ADDRESS_DEFAULT);\r
- Index++;\r
- if (Index == ResponseSize) {\r
- Status = EFI_SUCCESS;\r
- goto Done;\r
- }\r
- }\r
- Status = TisPcReadBurstCount (&BurstCount);\r
- if (EFI_ERROR (Status) && (Index < ResponseSize)) {\r
- Status = EFI_DEVICE_ERROR;\r
- goto Done;\r
- }\r
- }\r
-\r
-Done:\r
- //\r
- // Ensure the TPM state change from "Execution" or "Completion" to "Idle/Ready"\r
- //\r
- TpmWriteByte (INFINEON_TPM_STS_0_ADDRESS_DEFAULT, TIS_PC_STS_READY);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- This service enables the sending of commands to the TPM12.\r
-\r
- @param[in] InputParameterBlockSize Size of the TPM12 input parameter block.\r
- @param[in] InputParameterBlock Pointer to the TPM12 input parameter block.\r
- @param[in,out] OutputParameterBlockSize Size of the TPM12 output parameter block.\r
- @param[in] OutputParameterBlock Pointer to the TPM12 output parameter block.\r
-\r
- @retval EFI_SUCCESS The command byte stream was successfully sent to\r
- the device and a response was successfully received.\r
- @retval EFI_DEVICE_ERROR The command was not successfully sent to the\r
- device or a response was not successfully received\r
- from the device.\r
- @retval EFI_BUFFER_TOO_SMALL The output parameter block is too small.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm12SubmitCommand (\r
- IN UINT32 InputParameterBlockSize,\r
- IN UINT8 *InputParameterBlock,\r
- IN OUT UINT32 *OutputParameterBlockSize,\r
- IN UINT8 *OutputParameterBlock\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = TisPcSend (InputParameterBlock, InputParameterBlockSize);\r
- if (!EFI_ERROR (Status)) {\r
- Status = TisPcReceive (OutputParameterBlock, OutputParameterBlockSize);\r
- }\r
- return Status;\r
-}\r
+++ /dev/null
-## @file\r
-# Provides some common functions for the TCG feature for Infineon I2C TPM.\r
-#\r
-# This instance provides basic TPM Interface Specification (TIS) functions\r
-# for Infineon I2C TPM.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = Tpm12DeviceLibInfineonI2c\r
- MODULE_UNI_FILE = Tpm12DeviceLibInfineonI2c.uni\r
- FILE_GUID = DBE37563-AFEF-4B41-BDCE-B01B6D1E8690\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = Tpm12DeviceLib|PEIM DXE_DRIVER DXE_SMM_DRIVER UEFI_DRIVER\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- TisPc.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- SecurityPkg/SecurityPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- TimerLib\r
- DebugLib\r
- I2cLib\r
+++ /dev/null
-// /** @file\r
-// Provides some common functions for the TCG feature for Infineon I2C TPM.\r
-//\r
-// This instance provides basic TPM Interface Specification (TIS) functions\r
-// for Infineon I2C TPM.\r
-//\r
-// Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// **/\r
-\r
-#string STR_MODULE_ABSTRACT #language en-US "Provides some common functions for the TCG feature for Infineon I2C TPM"\r
-\r
-#string STR_MODULE_DESCRIPTION #language en-US "This instance provides basic TPM Interface Specification (TIS) functions for Infineon I2C TPM."\r
-\r
+++ /dev/null
-/** @file\r
-Pci Host Bridge driver for a simple IIO. There is only one PCI Root Bridge in the system.\r
-Provides the basic interfaces to abstract a PCI Host Bridge Resource Allocation.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "PciHostBridge.h"\r
-#include <IntelQNCRegs.h>\r
-\r
-//\r
-// We can hardcode the following for a Simple IIO -\r
-// Root Bridge Count within the host bridge\r
-// Root Bridge's device path\r
-// Root Bridge's resource appeture\r
-//\r
-EFI_PCI_ROOT_BRIDGE_DEVICE_PATH mEfiPciRootBridgeDevicePath[ROOT_BRIDGE_COUNT] = {\r
- {\r
- {\r
- {\r
- ACPI_DEVICE_PATH,\r
- ACPI_DP,\r
- {\r
- (UINT8) (sizeof (ACPI_HID_DEVICE_PATH)),\r
- (UINT8) ((sizeof (ACPI_HID_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- EISA_PNP_ID (0x0A03),\r
- 0\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- {\r
- END_DEVICE_PATH_LENGTH,\r
- 0\r
- }\r
- }\r
- }\r
-};\r
-\r
-EFI_HANDLE mDriverImageHandle;\r
-PCI_ROOT_BRIDGE_RESOURCE_APERTURE *mResAperture;\r
-\r
-//\r
-// Implementation\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-InitializePciHostBridge (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Entry point of this driver.\r
-\r
-Arguments:\r
-\r
- ImageHandle - Image handle of this driver.\r
- SystemTable - Pointer to standard EFI system table.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_DEVICE_ERROR - Fail to install PCI_ROOT_BRIDGE_IO protocol.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINTN TotalRootBridgeFound;\r
- PCI_HOST_BRIDGE_INSTANCE *HostBridge;\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
- UINT64 AllocAttributes;\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
-\r
- PrivateData = NULL;\r
-\r
- mDriverImageHandle = ImageHandle;\r
-\r
- //\r
- // Most systems in the world including complex servers\r
- // have only one Host Bridge. Create Host Bridge Device Handle\r
- //\r
- Status = gBS->AllocatePool(EfiBootServicesData, sizeof(PCI_HOST_BRIDGE_INSTANCE), (VOID **) &HostBridge);\r
- ASSERT_EFI_ERROR (Status);\r
- ZeroMem (HostBridge, sizeof (PCI_HOST_BRIDGE_INSTANCE));\r
-\r
- HostBridge->Signature = PCI_HOST_BRIDGE_SIGNATURE;\r
- HostBridge->RootBridgeCount = 1;\r
- HostBridge->ResourceSubmited = FALSE;\r
- HostBridge->CanRestarted = TRUE;\r
- //\r
- // InitializeListHead (&HostBridge->Head);\r
- //\r
- HostBridge->ResAlloc.NotifyPhase = NotifyPhase;\r
- HostBridge->ResAlloc.GetNextRootBridge = GetNextRootBridge;\r
- HostBridge->ResAlloc.GetAllocAttributes = GetAttributes;\r
- HostBridge->ResAlloc.StartBusEnumeration = StartBusEnumeration;\r
- HostBridge->ResAlloc.SetBusNumbers = SetBusNumbers;\r
- HostBridge->ResAlloc.SubmitResources = SubmitResources;\r
- HostBridge->ResAlloc.GetProposedResources = GetProposedResources;\r
- HostBridge->ResAlloc.PreprocessController = PreprocessController;\r
-\r
- Status = gBS->InstallProtocolInterface (\r
- &HostBridge->HostBridgeHandle,\r
- &gEfiPciHostBridgeResourceAllocationProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &HostBridge->ResAlloc\r
- );\r
- if (EFI_ERROR (Status)) {\r
- gBS->FreePool (HostBridge);\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- Status = gBS->AllocatePool (EfiBootServicesData,\r
- HostBridge->RootBridgeCount * sizeof(PCI_ROOT_BRIDGE_RESOURCE_APERTURE),\r
- (VOID **) &mResAperture);\r
- ASSERT_EFI_ERROR (Status);\r
- ZeroMem (mResAperture, HostBridge->RootBridgeCount * sizeof(PCI_ROOT_BRIDGE_RESOURCE_APERTURE));\r
-\r
- DEBUG ((EFI_D_INFO, "Address of resource Aperture: %x\n", mResAperture));\r
-\r
- //\r
- // Create Root Bridge Device Handle in this Host Bridge\r
- //\r
- InitializeListHead (&HostBridge->Head);\r
-\r
- TotalRootBridgeFound = 0;\r
-\r
- Status = gBS->AllocatePool ( EfiBootServicesData,sizeof (PCI_ROOT_BRIDGE_INSTANCE), (VOID **) &PrivateData);\r
- ASSERT_EFI_ERROR (Status);\r
- ZeroMem (PrivateData, sizeof (PCI_ROOT_BRIDGE_INSTANCE));\r
-\r
- PrivateData->Signature = PCI_ROOT_BRIDGE_SIGNATURE;\r
- PrivateData->DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) &mEfiPciRootBridgeDevicePath[TotalRootBridgeFound];\r
- AllocAttributes = GetAllocAttributes (TotalRootBridgeFound);\r
-\r
- SimpleIioRootBridgeConstructor (\r
- &PrivateData->Io,\r
- HostBridge->HostBridgeHandle,\r
- &(mResAperture[TotalRootBridgeFound]),\r
- AllocAttributes\r
- );\r
- //\r
- // Update Root Bridge with UDS resource information\r
- //\r
- PrivateData->Aperture.BusBase = QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_BUSBASE;\r
- PrivateData->Aperture.BusLimit = QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_BUSLIMIT;\r
- PrivateData->Aperture.Mem32Base = PcdGet32 (PcdPciHostBridgeMemory32Base);\r
- PrivateData->Aperture.Mem32Limit = PcdGet32 (PcdPciHostBridgeMemory32Base) + (PcdGet32 (PcdPciHostBridgeMemory32Size) - 1);\r
- PrivateData->Aperture.IoBase = PcdGet16 (PcdPciHostBridgeIoBase);\r
- PrivateData->Aperture.IoLimit = PcdGet16 (PcdPciHostBridgeIoBase) + (PcdGet16 (PcdPciHostBridgeIoSize) - 1);\r
-\r
- DEBUG ((EFI_D_INFO, "PCI Host Bridge BusBase: %x\n", QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_BUSBASE));\r
- DEBUG ((EFI_D_INFO, "PCI Host Bridge BusLimit: %x\n", QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_BUSLIMIT));\r
- DEBUG ((EFI_D_INFO, "PCI Host Bridge PciResourceMem32Base: %x\n", PcdGet32 (PcdPciHostBridgeMemory32Base)));\r
- DEBUG ((EFI_D_INFO, "PCI Host Bridge PciResourceMem32Limit: %x\n", PcdGet32 (PcdPciHostBridgeMemory32Base) + (PcdGet32 (PcdPciHostBridgeMemory32Size) - 1)));\r
- DEBUG ((EFI_D_INFO, "PCI Host Bridge PciResourceMem64Base: %lX\n", PcdGet64 (PcdPciHostBridgeMemory64Base)));\r
- DEBUG ((EFI_D_INFO, "PCI Host Bridge PciResourceMem64Limit: %lX\n", PcdGet64 (PcdPciHostBridgeMemory64Base) + (PcdGet64 (PcdPciHostBridgeMemory64Size) - 1)));\r
- DEBUG ((EFI_D_INFO, "PCI Host Bridge PciResourceIoBase: %x\n", PcdGet16 (PcdPciHostBridgeIoBase)));\r
- DEBUG ((EFI_D_INFO, "PCI Host Bridge PciResourceIoLimit: %x\n", PcdGet16 (PcdPciHostBridgeIoBase) + (PcdGet16 (PcdPciHostBridgeIoSize) - 1)));\r
-\r
- PrivateData->Handle = NULL;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &PrivateData->Handle,\r
- &gEfiDevicePathProtocolGuid,\r
- PrivateData->DevicePath,\r
- &gEfiPciRootBridgeIoProtocolGuid,\r
- &PrivateData->Io,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- InsertTailList (&HostBridge->Head, &PrivateData->Link);\r
- TotalRootBridgeFound++; // This is a valid rootbridge so imcrement total root bridges found\r
-\r
- //\r
- // Add PCIE base into Runtime memory so that it can be reported in E820 table\r
- //\r
- Status = gDS->AddMemorySpace (\r
- EfiGcdMemoryTypeMemoryMappedIo,\r
- PcdGet64 (PcdPciExpressBaseAddress),\r
- PcdGet64 (PcdPciExpressSize),\r
- EFI_MEMORY_RUNTIME | EFI_MEMORY_UC\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- BaseAddress = PcdGet64 (PcdPciExpressBaseAddress);\r
-\r
- Status = gDS->AllocateMemorySpace (\r
- EfiGcdAllocateAddress,\r
- EfiGcdMemoryTypeMemoryMappedIo,\r
- 0,\r
- PcdGet64 (PcdPciExpressSize),\r
- &BaseAddress,\r
- ImageHandle,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- Status = gDS->SetMemorySpaceAttributes (\r
- PcdGet64 (PcdPciExpressBaseAddress),\r
- PcdGet64 (PcdPciExpressSize),\r
- EFI_MEMORY_RUNTIME\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (PcdGet16 (PcdPciHostBridgeIoSize) > 0) {\r
- //\r
- // At present, we use up the first 4k for fixed ranges like\r
- // ICH GPIO, ACPI and ISA devices. The first 4k is not\r
- // tracked through GCD. It should be.\r
- //\r
- Status = gDS->AddIoSpace (\r
- EfiGcdIoTypeIo,\r
- PcdGet16(PcdPciHostBridgeIoBase),\r
- PcdGet16(PcdPciHostBridgeIoSize)\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (PcdGet32(PcdPciHostBridgeMemory32Size) > 0) {\r
- //\r
- // Shouldn't the capabilities be UC?\r
- //\r
- Status = gDS->AddMemorySpace (\r
- EfiGcdMemoryTypeMemoryMappedIo,\r
- PcdGet32(PcdPciHostBridgeMemory32Base),\r
- PcdGet32(PcdPciHostBridgeMemory32Size),\r
- 0\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-NotifyPhase (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PHASE Phase\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Enter a certain phase of the PCI enumeration process.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL instance.\r
- Phase - The phase during enumeration.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - Wrong phase parameter passed in.\r
- EFI_NOT_READY - Resources have not been submitted yet.\r
-\r
---*/\r
-{\r
- PCI_HOST_BRIDGE_INSTANCE *HostBridgeInstance;\r
- PCI_ROOT_BRIDGE_INSTANCE *RootBridgeInstance;\r
- PCI_RESOURCE_TYPE Index;\r
- EFI_LIST_ENTRY *List;\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- UINT64 AddrLen;\r
- UINTN BitsOfAlignment;\r
- UINT64 Alignment;\r
- EFI_STATUS Status;\r
- EFI_STATUS ReturnStatus;\r
- PCI_RESOURCE_TYPE Index1;\r
- PCI_RESOURCE_TYPE Index2;\r
- BOOLEAN ResNodeHandled[TypeMax];\r
- UINT64 MaxAlignment;\r
-\r
- HostBridgeInstance = INSTANCE_FROM_RESOURCE_ALLOCATION_THIS (This);\r
-\r
- switch (Phase) {\r
- case EfiPciHostBridgeBeginEnumeration:\r
- if (HostBridgeInstance->CanRestarted) {\r
- //\r
- // Reset Root Bridge\r
- //\r
- List = HostBridgeInstance->Head.ForwardLink;\r
-\r
- while (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- for (Index = TypeIo; Index < TypeMax; Index++) {\r
- RootBridgeInstance->ResAllocNode[Index].Type = Index;\r
- RootBridgeInstance->ResAllocNode[Index].Base = 0;\r
- RootBridgeInstance->ResAllocNode[Index].Length = 0;\r
- RootBridgeInstance->ResAllocNode[Index].Status = ResNone;\r
- } // for\r
-\r
- List = List->ForwardLink;\r
- } // while\r
-\r
- HostBridgeInstance->ResourceSubmited = FALSE;\r
- HostBridgeInstance->CanRestarted = TRUE;\r
- } else {\r
- //\r
- // Can not restart\r
- //\r
- return EFI_NOT_READY;\r
- } // if\r
- break;\r
-\r
- case EfiPciHostBridgeEndEnumeration:\r
- return EFI_SUCCESS;\r
- break;\r
-\r
- case EfiPciHostBridgeBeginBusAllocation:\r
- //\r
- // No specific action is required here, can perform any chipset specific programing\r
- //\r
- HostBridgeInstance->CanRestarted = FALSE;\r
- return EFI_SUCCESS;\r
- break;\r
-\r
- case EfiPciHostBridgeEndBusAllocation:\r
- //\r
- // No specific action is required here, can perform any chipset specific programing\r
- //\r
- // HostBridgeInstance->CanRestarted = FALSE;\r
- //\r
- return EFI_SUCCESS;\r
- break;\r
-\r
- case EfiPciHostBridgeBeginResourceAllocation:\r
- //\r
- // No specific action is required here, can perform any chipset specific programing\r
- //\r
- // HostBridgeInstance->CanRestarted = FALSE;\r
- //\r
- return EFI_SUCCESS;\r
- break;\r
-\r
- case EfiPciHostBridgeAllocateResources:\r
- ReturnStatus = EFI_SUCCESS;\r
- if (HostBridgeInstance->ResourceSubmited) {\r
- List = HostBridgeInstance->Head.ForwardLink;\r
- while (List != &HostBridgeInstance->Head) {\r
- for (Index1 = TypeIo; Index1 < TypeBus; Index1++) {\r
- ResNodeHandled[Index1] = FALSE;\r
- }\r
-\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- DEBUG ((EFI_D_INFO, "Address of RootBridgeInstance: %x)\n", RootBridgeInstance));\r
- DEBUG ((EFI_D_INFO, " Signature: %x\n", RootBridgeInstance->Signature));\r
- DEBUG ((EFI_D_INFO, " Bus Number Assigned: %x\n", RootBridgeInstance->BusNumberAssigned));\r
- DEBUG ((EFI_D_INFO, " Bus Scan Count: %x\n", RootBridgeInstance->BusScanCount));\r
-\r
- for (Index1 = TypeIo; Index1 < TypeBus; Index1++) {\r
- if (RootBridgeInstance->ResAllocNode[Index1].Status == ResNone) {\r
- ResNodeHandled[Index1] = TRUE;\r
- } else {\r
- //\r
- // Allocate the resource node with max alignment at first\r
- //\r
- MaxAlignment = 0;\r
- Index = TypeMax;\r
- for (Index2 = TypeIo; Index2 < TypeBus; Index2++) {\r
- if (ResNodeHandled[Index2]) {\r
- continue;\r
- }\r
- if (MaxAlignment <= RootBridgeInstance->ResAllocNode[Index2].Alignment) {\r
- MaxAlignment = RootBridgeInstance->ResAllocNode[Index2].Alignment;\r
- Index = Index2;\r
- }\r
- } // for\r
-\r
- if (Index < TypeMax) {\r
- ResNodeHandled[Index] = TRUE;\r
- } else {\r
- ASSERT (FALSE);\r
- }\r
-\r
- Alignment = RootBridgeInstance->ResAllocNode[Index].Alignment;\r
-\r
- //\r
- // Get the number of '1' in Alignment.\r
- //\r
- for (BitsOfAlignment = 0; Alignment != 0; BitsOfAlignment++) {\r
- Alignment = RShiftU64 (Alignment, 1);\r
- }\r
-\r
- AddrLen = RootBridgeInstance->ResAllocNode[Index].Length;\r
- Alignment = RootBridgeInstance->ResAllocNode[Index].Alignment;\r
-\r
- DEBUG ((EFI_D_INFO, "\n\nResource Type to assign : %x\n", Index));\r
- DEBUG ((EFI_D_INFO, " Length to allocate: %x\n", RootBridgeInstance->ResAllocNode[Index].Length));\r
- DEBUG ((EFI_D_INFO, " Aligment: %x\n", Alignment));\r
-\r
- switch (Index) {\r
- case TypeIo:\r
- if (RootBridgeInstance->Aperture.IoBase < RootBridgeInstance->Aperture.IoLimit) {\r
- //\r
- // It is impossible for 0xFFFF Alignment for IO16\r
- //\r
- if (BitsOfAlignment >= 16)\r
- Alignment = 0;\r
-\r
- BaseAddress = RootBridgeInstance->Aperture.IoBase;\r
-\r
- //\r
- // Have to make sure Aligment is handled seeing we are doing direct address allocation\r
- //\r
- if ((BaseAddress & ~(Alignment)) != BaseAddress)\r
- BaseAddress = ((BaseAddress + Alignment) & ~(Alignment));\r
-\r
- while((BaseAddress + AddrLen) <= RootBridgeInstance->Aperture.IoLimit + 1) {\r
-\r
- Status = gDS->AllocateIoSpace ( EfiGcdAllocateAddress, EfiGcdIoTypeIo, BitsOfAlignment,\r
- AddrLen, &BaseAddress, mDriverImageHandle, NULL );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- RootBridgeInstance->ResAllocNode[Index].Base = (UINT64) BaseAddress;\r
- RootBridgeInstance->ResAllocNode[Index].Status = ResAllocated;\r
- goto TypeIoFound;\r
- }\r
-\r
- BaseAddress += (Alignment + 1);\r
- } // while\r
-\r
- } // if\r
-\r
- TypeIoFound:\r
- if (RootBridgeInstance->ResAllocNode[Index].Status != ResAllocated) {\r
- //\r
- // No Room at the Inn for this resources request\r
- //\r
- ReturnStatus = EFI_OUT_OF_RESOURCES;\r
- } // if\r
-\r
- break;\r
-\r
- case TypeMem32:\r
- if (RootBridgeInstance->Aperture.Mem32Base < RootBridgeInstance->Aperture.Mem32Limit) {\r
-\r
- BaseAddress = RootBridgeInstance->Aperture.Mem32Base;\r
- //\r
- // Have to make sure Aligment is handled seeing we are doing direct address allocation\r
- //\r
- if ((BaseAddress & ~(Alignment)) != BaseAddress)\r
- BaseAddress = ((BaseAddress + Alignment) & ~(Alignment));\r
-\r
- while((BaseAddress + AddrLen) <= RootBridgeInstance->Aperture.Mem32Limit + 1) {\r
-\r
- Status = gDS->AllocateMemorySpace ( EfiGcdAllocateAddress, EfiGcdMemoryTypeMemoryMappedIo,\r
- BitsOfAlignment, AddrLen, &BaseAddress, mDriverImageHandle, NULL);\r
-\r
- if (!EFI_ERROR (Status)) {\r
- RootBridgeInstance->ResAllocNode[Index].Base = (UINT64) BaseAddress;\r
- RootBridgeInstance->ResAllocNode[Index].Status = ResAllocated;\r
- goto TypeMem32Found;\r
- } // if\r
-\r
- BaseAddress += (Alignment + 1);\r
- } // while\r
- } // if\r
-\r
- TypeMem32Found:\r
- if (RootBridgeInstance->ResAllocNode[Index].Status != ResAllocated) {\r
- //\r
- // No Room at the Inn for this resources request\r
- //\r
- ReturnStatus = EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- break;\r
-\r
- case TypePMem32:\r
- StartTypePMem32:\r
- if (RootBridgeInstance->Aperture.Mem32Base < RootBridgeInstance->Aperture.Mem32Limit) {\r
-\r
- BaseAddress = RootBridgeInstance->Aperture.Mem32Limit + 1;\r
- BaseAddress -= AddrLen;\r
-\r
- //\r
- // Have to make sure Aligment is handled seeing we are doing direct address allocation\r
- //\r
- if ((BaseAddress & ~(Alignment)) != BaseAddress)\r
- BaseAddress = ((BaseAddress) & ~(Alignment));\r
-\r
- while(RootBridgeInstance->Aperture.Mem32Base <= BaseAddress) {\r
-\r
- DEBUG ((EFI_D_INFO, " Attempting %x allocation at 0x%lx .....", Index, BaseAddress));\r
- Status = gDS->AllocateMemorySpace ( EfiGcdAllocateAddress, EfiGcdMemoryTypeMemoryMappedIo,\r
- BitsOfAlignment, AddrLen, &BaseAddress, mDriverImageHandle, NULL);\r
-\r
- if (!EFI_ERROR (Status)) {\r
- RootBridgeInstance->ResAllocNode[Index].Base = (UINT64) BaseAddress;\r
- RootBridgeInstance->ResAllocNode[Index].Status = ResAllocated;\r
- DEBUG ((EFI_D_INFO, "... Passed!!\n"));\r
- goto TypePMem32Found;\r
- }\r
- DEBUG ((EFI_D_INFO, "... Failed!!\n"));\r
- BaseAddress -= (Alignment + 1);\r
- } // while\r
- } // if\r
-\r
- TypePMem32Found:\r
- if (RootBridgeInstance->ResAllocNode[Index].Status != ResAllocated) {\r
- //\r
- // No Room at the Inn for this resources request\r
- //\r
- ReturnStatus = EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- break;\r
-\r
- case TypeMem64:\r
- case TypePMem64:\r
- if (RootBridgeInstance->ResAllocNode[Index].Status != ResAllocated) {\r
- //\r
- // If 64-bit resourcing is not available, then try as PMem32\r
- //\r
- goto StartTypePMem32;\r
- }\r
-\r
- break;\r
-\r
- default:\r
- break;\r
- } // End switch (Index)\r
-\r
- DEBUG ((EFI_D_INFO, "Resource Type Assigned: %x\n", Index));\r
- if (RootBridgeInstance->ResAllocNode[Index].Status == ResAllocated) {\r
- DEBUG ((EFI_D_INFO, " Base Address Assigned: %x\n", RootBridgeInstance->ResAllocNode[Index].Base));\r
- DEBUG ((EFI_D_INFO, " Length Assigned: %x\n", RootBridgeInstance->ResAllocNode[Index].Length));\r
- } else {\r
- DEBUG ((DEBUG_ERROR, " Resource Allocation failed! There was no room at the inn\n"));\r
- }\r
-\r
- }\r
- }\r
-\r
- List = List->ForwardLink;\r
- }\r
-\r
- if (ReturnStatus == EFI_OUT_OF_RESOURCES) {\r
- DEBUG ((DEBUG_ERROR, "Resource allocation Failed. Continue booting the system.\n"));\r
- }\r
-\r
- //\r
- // Set resource to zero for nodes where allocation fails\r
- //\r
- List = HostBridgeInstance->Head.ForwardLink;\r
- while (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- for (Index = TypeIo; Index < TypeBus; Index++) {\r
- if (RootBridgeInstance->ResAllocNode[Index].Status != ResAllocated) {\r
- RootBridgeInstance->ResAllocNode[Index].Length = 0;\r
- }\r
- }\r
- List = List->ForwardLink;\r
- }\r
- return ReturnStatus;\r
- } else {\r
- return EFI_NOT_READY;\r
- }\r
- //\r
- // HostBridgeInstance->CanRestarted = FALSE;\r
- //\r
- break;\r
-\r
- case EfiPciHostBridgeSetResources:\r
- //\r
- // HostBridgeInstance->CanRestarted = FALSE;\r
- //\r
- break;\r
-\r
- case EfiPciHostBridgeFreeResources:\r
- //\r
- // HostBridgeInstance->CanRestarted = FALSE;\r
- //\r
- ReturnStatus = EFI_SUCCESS;\r
- List = HostBridgeInstance->Head.ForwardLink;\r
- while (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- for (Index = TypeIo; Index < TypeBus; Index++) {\r
- if (RootBridgeInstance->ResAllocNode[Index].Status == ResAllocated) {\r
- AddrLen = RootBridgeInstance->ResAllocNode[Index].Length;\r
- BaseAddress = (EFI_PHYSICAL_ADDRESS) RootBridgeInstance->ResAllocNode[Index].Base;\r
- switch (Index) {\r
- case TypeIo:\r
- Status = gDS->FreeIoSpace (BaseAddress, AddrLen);\r
- if (EFI_ERROR (Status)) {\r
- ReturnStatus = Status;\r
- }\r
- break;\r
-\r
- case TypeMem32:\r
- Status = gDS->FreeMemorySpace (BaseAddress, AddrLen);\r
- if (EFI_ERROR (Status)) {\r
- ReturnStatus = Status;\r
- }\r
- break;\r
-\r
- case TypePMem32:\r
- break;\r
-\r
- case TypeMem64:\r
- break;\r
-\r
- case TypePMem64:\r
- Status = gDS->FreeMemorySpace (BaseAddress, AddrLen);\r
- if (EFI_ERROR (Status)) {\r
- ReturnStatus = Status;\r
- }\r
- break;\r
-\r
- default:\r
- break;\r
- } // end switch (Index)\r
-\r
- RootBridgeInstance->ResAllocNode[Index].Type = Index;\r
- RootBridgeInstance->ResAllocNode[Index].Base = 0;\r
- RootBridgeInstance->ResAllocNode[Index].Length = 0;\r
- RootBridgeInstance->ResAllocNode[Index].Status = ResNone;\r
- }\r
- }\r
-\r
- List = List->ForwardLink;\r
- }\r
-\r
- HostBridgeInstance->ResourceSubmited = FALSE;\r
- HostBridgeInstance->CanRestarted = TRUE;\r
- return ReturnStatus;\r
- break;\r
-\r
- case EfiPciHostBridgeEndResourceAllocation:\r
- //\r
- // Resource enumeration is done. Perform any activities that\r
- // must wait until that time.\r
- //\r
- break;\r
-\r
- default:\r
- return EFI_INVALID_PARAMETER;\r
- } // End switch (Phase)\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetNextRootBridge (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN OUT EFI_HANDLE *RootBridgeHandle\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Return the device handle of the next PCI root bridge that is associated with\r
- this Host Bridge.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - Returns the device handle of the next PCI Root Bridge.\r
- On input, it holds the RootBridgeHandle returned by the most\r
- recent call to GetNextRootBridge().The handle for the first\r
- PCI Root Bridge is returned if RootBridgeHandle is NULL on input.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_NOT_FOUND - Next PCI root bridge not found.\r
- EFI_INVALID_PARAMETER - Wrong parameter passed in.\r
-\r
---*/\r
-{\r
- BOOLEAN NoRootBridge;\r
- EFI_LIST_ENTRY *List;\r
- PCI_HOST_BRIDGE_INSTANCE *HostBridgeInstance;\r
- PCI_ROOT_BRIDGE_INSTANCE *RootBridgeInstance;\r
-\r
- NoRootBridge = TRUE;\r
- HostBridgeInstance = INSTANCE_FROM_RESOURCE_ALLOCATION_THIS (This);\r
- List = HostBridgeInstance->Head.ForwardLink;\r
-\r
- while (List != &HostBridgeInstance->Head) {\r
- NoRootBridge = FALSE;\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- if (*RootBridgeHandle == NULL) {\r
- //\r
- // Return the first Root Bridge Handle of the Host Bridge\r
- //\r
- *RootBridgeHandle = RootBridgeInstance->Handle;\r
- return EFI_SUCCESS;\r
- } else {\r
- if (*RootBridgeHandle == RootBridgeInstance->Handle) {\r
- //\r
- // Get next if have\r
- //\r
- List = List->ForwardLink;\r
- if (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- *RootBridgeHandle = RootBridgeInstance->Handle;\r
- return EFI_SUCCESS;\r
- } else {\r
- return EFI_NOT_FOUND;\r
- }\r
- }\r
- }\r
-\r
- List = List->ForwardLink;\r
- //\r
- // end while\r
- //\r
- }\r
-\r
- if (NoRootBridge) {\r
- return EFI_NOT_FOUND;\r
- } else {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetAttributes (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- OUT UINT64 *Attributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Returns the attributes of a PCI Root Bridge.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The device handle of the PCI Root Bridge\r
- that the caller is interested in.\r
- Attributes - The pointer to attributes of the PCI Root Bridge.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - Attributes parameter passed in is NULL or\r
- RootBridgeHandle is not an EFI_HANDLE\r
- that was returned on a previous call to\r
- GetNextRootBridge().\r
-\r
---*/\r
-{\r
- EFI_LIST_ENTRY *List;\r
- PCI_HOST_BRIDGE_INSTANCE *HostBridgeInstance;\r
- PCI_ROOT_BRIDGE_INSTANCE *RootBridgeInstance;\r
-\r
- if (Attributes == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- HostBridgeInstance = INSTANCE_FROM_RESOURCE_ALLOCATION_THIS (This);\r
- List = HostBridgeInstance->Head.ForwardLink;\r
-\r
- while (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- if (RootBridgeHandle == RootBridgeInstance->Handle) {\r
- *Attributes = RootBridgeInstance->RootBridgeAllocAttrib;\r
- return EFI_SUCCESS;\r
- }\r
-\r
- List = List->ForwardLink;\r
- }\r
- //\r
- // RootBridgeHandle is not an EFI_HANDLE\r
- // that was returned on a previous call to GetNextRootBridge()\r
- //\r
- return EFI_INVALID_PARAMETER;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-StartBusEnumeration (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- OUT VOID **Configuration\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- This is the request from the PCI enumerator to set up\r
- the specified PCI Root Bridge for bus enumeration process.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The PCI Root Bridge to be set up.\r
- Configuration - Pointer to the pointer to the PCI bus resource descriptor.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_OUT_OF_RESOURCES - Not enough pool to be allocated.\r
- EFI_INVALID_PARAMETER - RootBridgeHandle is not a valid handle.\r
-\r
---*/\r
-{\r
- EFI_LIST_ENTRY *List;\r
- PCI_HOST_BRIDGE_INSTANCE *HostBridgeInstance;\r
- PCI_ROOT_BRIDGE_INSTANCE *RootBridgeInstance;\r
- VOID *Buffer;\r
- UINT8 *Temp;\r
- EFI_STATUS Status;\r
- UINTN BusStart;\r
- UINTN BusEnd;\r
- UINT64 BusReserve;\r
-\r
- HostBridgeInstance = INSTANCE_FROM_RESOURCE_ALLOCATION_THIS (This);\r
- List = HostBridgeInstance->Head.ForwardLink;\r
-\r
- while (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- if (RootBridgeHandle == RootBridgeInstance->Handle) {\r
- //\r
- // Set up the Root Bridge for Bus Enumeration\r
- //\r
- BusStart = RootBridgeInstance->Aperture.BusBase;\r
- BusEnd = RootBridgeInstance->Aperture.BusLimit;\r
- BusReserve = RootBridgeInstance->Aperture.BusReserve;\r
- //\r
- // Program the Hardware(if needed) if error return EFI_DEVICE_ERROR\r
- //\r
- Status = gBS->AllocatePool (\r
- EfiBootServicesData,\r
- sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) + sizeof (EFI_ACPI_END_TAG_DESCRIPTOR),\r
- &Buffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- Temp = (UINT8 *) Buffer;\r
-\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->Desc = ACPI_ADDRESS_SPACE_DESCRIPTOR;\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->Len = 0x2B;\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->ResType = ACPI_ADDRESS_SPACE_TYPE_BUS;\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->GenFlag = 0;\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->SpecificFlag = 0;\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->AddrSpaceGranularity = 0;\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->AddrRangeMin = BusStart;\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->AddrRangeMax = BusReserve;\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->AddrTranslationOffset = 0;\r
- ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp)->AddrLen = BusEnd - BusStart + 1;\r
-\r
- Temp = Temp + sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR);\r
- ((EFI_ACPI_END_TAG_DESCRIPTOR *) Temp)->Desc = ACPI_END_TAG_DESCRIPTOR;\r
- ((EFI_ACPI_END_TAG_DESCRIPTOR *) Temp)->Checksum = 0x0;\r
-\r
- *Configuration = Buffer;\r
- return EFI_SUCCESS;\r
- }\r
-\r
- List = List->ForwardLink;\r
- }\r
-\r
- return EFI_INVALID_PARAMETER;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SetBusNumbers (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- IN VOID *Configuration\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- This function programs the PCI Root Bridge hardware so that\r
- it decodes the specified PCI bus range.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The PCI Root Bridge whose bus range is to be programmed.\r
- Configuration - The pointer to the PCI bus resource descriptor.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - Wrong parameters passed in.\r
-\r
---*/\r
-{\r
- EFI_LIST_ENTRY *List;\r
- PCI_HOST_BRIDGE_INSTANCE *HostBridgeInstance;\r
- PCI_ROOT_BRIDGE_INSTANCE *RootBridgeInstance;\r
- UINT8 *Ptr;\r
- UINTN BusStart;\r
- UINTN BusEnd;\r
- UINTN BusLen;\r
-\r
- if (Configuration == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ptr = Configuration;\r
-\r
- //\r
- // Check the Configuration is valid\r
- //\r
- if (*Ptr != ACPI_ADDRESS_SPACE_DESCRIPTOR) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Ptr)->ResType != ACPI_ADDRESS_SPACE_TYPE_BUS) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ptr += sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR);\r
- if (*Ptr != ACPI_END_TAG_DESCRIPTOR) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- HostBridgeInstance = INSTANCE_FROM_RESOURCE_ALLOCATION_THIS (This);\r
- List = HostBridgeInstance->Head.ForwardLink;\r
-\r
- Ptr = Configuration;\r
-\r
- while (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- if (RootBridgeHandle == RootBridgeInstance->Handle) {\r
- BusStart = (UINTN) ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Ptr)->AddrRangeMin;\r
- BusLen = (UINTN) ((EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Ptr)->AddrLen;\r
- BusEnd = BusStart + BusLen - 1;\r
-\r
- if (BusStart > BusEnd) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if ((BusStart < RootBridgeInstance->Aperture.BusBase) || (BusEnd > RootBridgeInstance->Aperture.BusLimit)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Update the Bus Range\r
- //\r
- RootBridgeInstance->ResAllocNode[TypeBus].Base = BusStart;\r
- RootBridgeInstance->ResAllocNode[TypeBus].Length = BusLen;\r
- RootBridgeInstance->ResAllocNode[TypeBus].Status = ResAllocated;\r
- RootBridgeInstance->BusScanCount++;\r
- if (RootBridgeInstance->BusScanCount > 0) {\r
- //\r
- // Only care about the 2nd PCI bus scanning\r
- //\r
- RootBridgeInstance->BusNumberAssigned = TRUE;\r
- }\r
-\r
- return EFI_SUCCESS;\r
- }\r
-\r
- List = List->ForwardLink;\r
- }\r
-\r
- return EFI_INVALID_PARAMETER;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SubmitResources (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- IN VOID *Configuration\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Submits the I/O and memory resource requirements for the specified PCI Root Bridge.\r
-\r
-Arguments:\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The PCI Root Bridge whose I/O and memory resource requirements.\r
- are being submitted.\r
- Configuration - The pointer to the PCI I/O and PCI memory resource descriptor.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - Wrong parameters passed in.\r
-\r
---*/\r
-{\r
- EFI_LIST_ENTRY *List;\r
- PCI_HOST_BRIDGE_INSTANCE *HostBridgeInstance;\r
- PCI_ROOT_BRIDGE_INSTANCE *RootBridgeInstance;\r
- UINT8 *Temp;\r
- EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *ptr;\r
- UINT64 AddrLen;\r
- UINT64 Alignment;\r
- UINT64 Value;\r
-\r
- //\r
- // Check the input parameter: Configuration\r
- //\r
- if (Configuration == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- HostBridgeInstance = INSTANCE_FROM_RESOURCE_ALLOCATION_THIS (This);\r
- List = HostBridgeInstance->Head.ForwardLink;\r
-\r
- Temp = (UINT8 *) Configuration;\r
- while (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- if (RootBridgeHandle == RootBridgeInstance->Handle) {\r
- //\r
- // Check the resource descriptors.\r
- // If the Configuration includes one or more invalid resource descriptors, all the resource\r
- // descriptors are ignored and the function returns EFI_INVALID_PARAMETER.\r
- //\r
- while (*Temp == ACPI_ADDRESS_SPACE_DESCRIPTOR) {\r
- ptr = (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp;\r
- DEBUG ((EFI_D_INFO, " ptr->ResType:%x \n",ptr->ResType));\r
- DEBUG ((EFI_D_INFO, " ptr->AddrLen:0x%lx AddrRangeMin:0x%lx AddrRangeMax:0x%lx\n\n",ptr->AddrLen,ptr->AddrRangeMin,ptr->AddrRangeMax));\r
-\r
- switch (ptr->ResType) {\r
- case ACPI_ADDRESS_SPACE_TYPE_MEM:\r
- if (ptr->AddrSpaceGranularity != 32 && ptr->AddrSpaceGranularity != 64) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- if (ptr->AddrSpaceGranularity == 32 && ptr->AddrLen > 0xffffffff) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // If the PCI root bridge does not support separate windows for nonprefetchable and\r
- // prefetchable memory, then the PCI bus driver needs to include requests for\r
- // prefetchable memory in the nonprefetchable memory pool.\r
- //\r
- if ((RootBridgeInstance->RootBridgeAllocAttrib & EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM) != 0 &&\r
- ((ptr->SpecificFlag & (BIT2 | BIT1)) != 0)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- case ACPI_ADDRESS_SPACE_TYPE_IO:\r
- //\r
- // Check aligment, it should be of the form 2^n-1\r
- //\r
- Value = Power2MaxMemory (ptr->AddrRangeMax + 1);\r
- if (Value != (ptr->AddrRangeMax + 1)) {\r
- CpuDeadLoop();\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- break;\r
- case ACPI_ADDRESS_SPACE_TYPE_BUS:\r
- default:\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- Temp += sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) ;\r
- }\r
- if (*Temp != ACPI_END_TAG_DESCRIPTOR) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Temp = (UINT8 *) Configuration;\r
- while (*Temp == ACPI_ADDRESS_SPACE_DESCRIPTOR) {\r
- ptr = (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp;\r
-\r
- switch (ptr->ResType) {\r
- case ACPI_ADDRESS_SPACE_TYPE_MEM:\r
- AddrLen = (UINT64) ptr->AddrLen;\r
- Alignment = (UINT64) ptr->AddrRangeMax;\r
- if (ptr->AddrSpaceGranularity == 32) {\r
- if (ptr->SpecificFlag == 0x06) {\r
- //\r
- // Apply from GCD\r
- //\r
- RootBridgeInstance->ResAllocNode[TypePMem32].Status = ResSubmitted;\r
- } else {\r
- RootBridgeInstance->ResAllocNode[TypeMem32].Length = AddrLen;\r
- RootBridgeInstance->ResAllocNode[TypeMem32].Alignment = Alignment;\r
- RootBridgeInstance->ResAllocNode[TypeMem32].Status = ResRequested;\r
- HostBridgeInstance->ResourceSubmited = TRUE;\r
- }\r
- }\r
-\r
- if (ptr->AddrSpaceGranularity == 64) {\r
- if (ptr->SpecificFlag == 0x06) {\r
- RootBridgeInstance->ResAllocNode[TypePMem64].Status = ResSubmitted;\r
- } else {\r
- RootBridgeInstance->ResAllocNode[TypeMem64].Length = AddrLen;\r
- RootBridgeInstance->ResAllocNode[TypeMem64].Alignment = Alignment;\r
- RootBridgeInstance->ResAllocNode[TypeMem64].Status = ResSubmitted;\r
- HostBridgeInstance->ResourceSubmited = TRUE;\r
- }\r
- }\r
- break;\r
-\r
- case ACPI_ADDRESS_SPACE_TYPE_IO:\r
- AddrLen = (UINT64) ptr->AddrLen;\r
- Alignment = (UINT64) ptr->AddrRangeMax;\r
- RootBridgeInstance->ResAllocNode[TypeIo].Length = AddrLen;\r
- RootBridgeInstance->ResAllocNode[TypeIo].Alignment = Alignment;\r
- RootBridgeInstance->ResAllocNode[TypeIo].Status = ResRequested;\r
- HostBridgeInstance->ResourceSubmited = TRUE;\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
-\r
- Temp += sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR);\r
- }\r
-\r
- return EFI_SUCCESS;\r
- }\r
-\r
- List = List->ForwardLink;\r
- }\r
-\r
- return EFI_INVALID_PARAMETER;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetProposedResources (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- OUT VOID **Configuration\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- This function returns the proposed resource settings for the specified\r
- PCI Root Bridge.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The PCI Root Bridge handle.\r
- Configuration - The pointer to the pointer to the PCI I/O\r
- and memory resource descriptor.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_OUT_OF_RESOURCES - Not enough pool to be allocated.\r
- EFI_INVALID_PARAMETER - RootBridgeHandle is not a valid handle.\r
-\r
---*/\r
-{\r
- EFI_LIST_ENTRY *List;\r
- PCI_HOST_BRIDGE_INSTANCE *HostBridgeInstance;\r
- PCI_ROOT_BRIDGE_INSTANCE *RootBridgeInstance;\r
- UINTN Index;\r
- UINTN Number;\r
- VOID *Buffer;\r
- UINT8 *Temp;\r
- EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *ptr;\r
- EFI_STATUS Status;\r
- UINT64 ResStatus;\r
-\r
- Buffer = NULL;\r
- Number = 0;\r
- //\r
- // Get the Host Bridge Instance from the resource allocation protocol\r
- //\r
- HostBridgeInstance = INSTANCE_FROM_RESOURCE_ALLOCATION_THIS (This);\r
- List = HostBridgeInstance->Head.ForwardLink;\r
-\r
- //\r
- // Enumerate the root bridges in this host bridge\r
- //\r
- while (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
- if (RootBridgeHandle == RootBridgeInstance->Handle) {\r
- for (Index = 0; Index < TypeBus; Index++) {\r
- if (RootBridgeInstance->ResAllocNode[Index].Status != ResNone) {\r
- Number++;\r
- }\r
- }\r
-\r
- if (Number > 0) {\r
- Status = gBS->AllocatePool (\r
- EfiBootServicesData,\r
- Number * sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) + sizeof (EFI_ACPI_END_TAG_DESCRIPTOR),\r
- &Buffer\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- ZeroMem (Buffer, sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) * Number + sizeof (EFI_ACPI_END_TAG_DESCRIPTOR));\r
- }\r
-\r
- ASSERT (Buffer != NULL);\r
- Temp = Buffer;\r
- for (Index = 0; Index < TypeBus; Index++) {\r
- if (RootBridgeInstance->ResAllocNode[Index].Status != ResNone) {\r
- ptr = (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *) Temp;\r
- ResStatus = RootBridgeInstance->ResAllocNode[Index].Status;\r
-\r
- switch (Index) {\r
-\r
- case TypeIo:\r
- //\r
- // Io\r
- //\r
- ptr->Desc = 0x8A;\r
- ptr->Len = 0x2B;\r
- ptr->ResType = 1;\r
- ptr->GenFlag = 0;\r
- ptr->SpecificFlag = 0;\r
- ptr->AddrRangeMin = RootBridgeInstance->ResAllocNode[Index].Base;\r
- ptr->AddrRangeMax = 0;\r
- ptr->AddrTranslationOffset = (ResStatus == ResAllocated) ? EFI_RESOURCE_SATISFIED : EFI_RESOURCE_LESS;\r
- ptr->AddrLen = RootBridgeInstance->ResAllocNode[Index].Length;\r
- break;\r
-\r
- case TypeMem32:\r
- //\r
- // Memory 32\r
- //\r
- ptr->Desc = 0x8A;\r
- ptr->Len = 0x2B;\r
- ptr->ResType = 0;\r
- ptr->GenFlag = 0;\r
- ptr->SpecificFlag = 0;\r
- ptr->AddrSpaceGranularity = 32;\r
- ptr->AddrRangeMin = RootBridgeInstance->ResAllocNode[Index].Base;\r
- ptr->AddrRangeMax = 0;\r
- ptr->AddrTranslationOffset = (ResStatus == ResAllocated) ? EFI_RESOURCE_SATISFIED : EFI_RESOURCE_LESS;\r
- ptr->AddrLen = RootBridgeInstance->ResAllocNode[Index].Length;\r
- break;\r
-\r
- case TypePMem32:\r
- //\r
- // Prefetch memory 32\r
- //\r
- ptr->Desc = 0x8A;\r
- ptr->Len = 0x2B;\r
- ptr->ResType = 0;\r
- ptr->GenFlag = 0;\r
- ptr->SpecificFlag = 6;\r
- ptr->AddrSpaceGranularity = 32;\r
- ptr->AddrRangeMin = 0;\r
- ptr->AddrRangeMax = 0;\r
- ptr->AddrTranslationOffset = EFI_RESOURCE_NONEXISTENT;\r
- ptr->AddrLen = 0;\r
- break;\r
-\r
- case TypeMem64:\r
- //\r
- // Memory 64\r
- //\r
- ptr->Desc = 0x8A;\r
- ptr->Len = 0x2B;\r
- ptr->ResType = 0;\r
- ptr->GenFlag = 0;\r
- ptr->SpecificFlag = 0;\r
- ptr->AddrSpaceGranularity = 64;\r
- ptr->AddrRangeMin = RootBridgeInstance->ResAllocNode[Index].Base;\r
- ptr->AddrRangeMax = 0;\r
- ptr->AddrTranslationOffset = (ResStatus == ResAllocated) ? EFI_RESOURCE_SATISFIED : EFI_RESOURCE_LESS;\r
- ptr->AddrLen = RootBridgeInstance->ResAllocNode[Index].Length;\r
- break;\r
-\r
- case TypePMem64:\r
- //\r
- // Prefetch memory 64\r
- //\r
- ptr->Desc = 0x8A;\r
- ptr->Len = 0x2B;\r
- ptr->ResType = 0;\r
- ptr->GenFlag = 0;\r
- ptr->SpecificFlag = 6;\r
- ptr->AddrSpaceGranularity = 64;\r
- ptr->AddrRangeMin = 0;\r
- ptr->AddrRangeMax = 0;\r
- ptr->AddrTranslationOffset = EFI_RESOURCE_NONEXISTENT;\r
- ptr->AddrLen = 0;\r
- break;\r
- }\r
-\r
- Temp += sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR);\r
- }\r
- }\r
-\r
- ((EFI_ACPI_END_TAG_DESCRIPTOR *) Temp)->Desc = 0x79;\r
- ((EFI_ACPI_END_TAG_DESCRIPTOR *) Temp)->Checksum = 0x0;\r
-\r
- *Configuration = Buffer;\r
-\r
- return EFI_SUCCESS;\r
- }\r
-\r
- List = List->ForwardLink;\r
- }\r
-\r
- return EFI_INVALID_PARAMETER;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PreprocessController (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS PciAddress,\r
- IN EFI_PCI_CONTROLLER_RESOURCE_ALLOCATION_PHASE Phase\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- This function is called for all the PCI controllers that the PCI\r
- bus driver finds. Can be used to Preprogram the controller.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The PCI Root Bridge handle.\r
- PciAddress - Address of the controller on the PCI bus.\r
- Phase - The Phase during resource allocation.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - RootBridgeHandle is not a valid handle.\r
-\r
---*/\r
-{\r
- BOOLEAN RootBridgeFound;\r
- EFI_LIST_ENTRY *List;\r
- PCI_HOST_BRIDGE_INSTANCE *HostBridgeInstance;\r
- PCI_ROOT_BRIDGE_INSTANCE *RootBridgeInstance;\r
-\r
- if (RootBridgeHandle == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- RootBridgeFound = FALSE;\r
- HostBridgeInstance = INSTANCE_FROM_RESOURCE_ALLOCATION_THIS (This);\r
- List = HostBridgeInstance->Head.ForwardLink;\r
-\r
- while (List != &HostBridgeInstance->Head) {\r
- RootBridgeInstance = DRIVER_INSTANCE_FROM_LIST_ENTRY (List);\r
-\r
- if (RootBridgeHandle == RootBridgeInstance->Handle) {\r
- RootBridgeFound = TRUE;\r
- break;\r
- }\r
- //\r
- // Get next if have\r
- //\r
- List = List->ForwardLink;\r
- }\r
-\r
- if (RootBridgeFound == FALSE) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-UINT64\r
-Power2MaxMemory (\r
- IN UINT64 MemoryLength\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Calculate maximum memory length that can be fit to a mtrr.\r
-\r
-Arguments:\r
-\r
- MemoryLength - Input memory length.\r
-\r
-Returns:\r
-\r
- Returned Maximum length.\r
-\r
---*/\r
-{\r
- UINT64 Result;\r
-\r
- if (RShiftU64 (MemoryLength, 32)) {\r
- Result = LShiftU64 ((UINT64) GetPowerOfTwo64 ((UINT32) RShiftU64 (MemoryLength, 32)), 32);\r
- } else {\r
- Result = (UINT64) GetPowerOfTwo64 ((UINT32) MemoryLength);\r
- }\r
-\r
- return Result;\r
-}\r
+++ /dev/null
-/** @file\r
-The Header file of the Pci Host Bridge Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _PCI_HOST_BRIDGE_H_\r
-#define _PCI_HOST_BRIDGE_H_\r
-\r
-\r
-#include <PiDxe.h>\r
-#include <IndustryStandard/Acpi.h>\r
-#include <IndustryStandard/Pci.h>\r
-#include <PciRootBridge.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <IndustryStandard/Pci22.h>\r
-#include <Library/UefiLib.h>\r
-#include <Guid/HobList.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Protocol/PciHostBridgeResourceAllocation.h>\r
-\r
-#define PCI_HOST_BRIDGE_SIGNATURE SIGNATURE_32 ('e', 'h', 's', 't')\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_HANDLE HostBridgeHandle;\r
- UINTN RootBridgeCount;\r
- EFI_LIST_ENTRY Head;\r
- BOOLEAN ResourceSubmited;\r
- BOOLEAN CanRestarted;\r
- EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL ResAlloc;\r
-} PCI_HOST_BRIDGE_INSTANCE;\r
-\r
-#define INSTANCE_FROM_RESOURCE_ALLOCATION_THIS(a) CR (a, PCI_HOST_BRIDGE_INSTANCE, ResAlloc, PCI_HOST_BRIDGE_SIGNATURE)\r
-\r
-typedef enum {\r
- SocketResourceRatioChanged,\r
- SocketResourceRatioNotChanged,\r
- SocketResourceAdjustMax\r
-} SOCKET_RESOURCE_ADJUSTMENT_RESULT;\r
-\r
-//\r
-// Driver Entry Point\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-InitializePciHostBridge (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Entry point of this driver.\r
-\r
-Arguments:\r
-\r
- ImageHandle - Image handle of this driver.\r
- SystemTable - Pointer to standard EFI system table.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_DEVICE_ERROR - Fail to install PCI_ROOT_BRIDGE_IO protocol.\r
-\r
---*/\r
-;\r
-\r
-//\r
-// HostBridge Resource Allocation interface\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-NotifyPhase (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PHASE Phase\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Enter a certain phase of the PCI enumeration process.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL instance.\r
- Phase - The phase during enumeration.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - Wrong phase parameter passed in.\r
- EFI_NOT_READY - Resources have not been submitted yet.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetNextRootBridge (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN OUT EFI_HANDLE *RootBridgeHandle\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Return the device handle of the next PCI root bridge that is associated with\r
- this Host Bridge.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - Returns the device handle of the next PCI Root Bridge.\r
- On input, it holds the RootBridgeHandle returned by the most\r
- recent call to GetNextRootBridge().The handle for the first\r
- PCI Root Bridge is returned if RootBridgeHandle is NULL on input.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_NOT_FOUND - Next PCI root bridge not found.\r
- EFI_INVALID_PARAMETER - Wrong parameter passed in.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetAttributes (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- OUT UINT64 *Attributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Returns the attributes of a PCI Root Bridge.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance\r
- RootBridgeHandle - The device handle of the PCI Root Bridge\r
- that the caller is interested in\r
- Attributes - The pointer to attributes of the PCI Root Bridge\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - Attributes parameter passed in is NULL or\r
- RootBridgeHandle is not an EFI_HANDLE\r
- that was returned on a previous call to\r
- GetNextRootBridge().\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-StartBusEnumeration (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- OUT VOID **Configuration\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This is the request from the PCI enumerator to set up\r
- the specified PCI Root Bridge for bus enumeration process.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The PCI Root Bridge to be set up.\r
- Configuration - Pointer to the pointer to the PCI bus resource descriptor.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_OUT_OF_RESOURCES - Not enough pool to be allocated.\r
- EFI_INVALID_PARAMETER - RootBridgeHandle is not a valid handle.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SetBusNumbers (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- IN VOID *Configuration\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This function programs the PCI Root Bridge hardware so that\r
- it decodes the specified PCI bus range.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The PCI Root Bridge whose bus range is to be programmed.\r
- Configuration - The pointer to the PCI bus resource descriptor.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - Wrong parameters passed in.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SubmitResources (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- IN VOID *Configuration\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Submits the I/O and memory resource requirements for the specified PCI Root Bridge.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance\r
- RootBridgeHandle - The PCI Root Bridge whose I/O and memory resource requirements\r
- are being submitted\r
- Configuration - The pointer to the PCI I/O and PCI memory resource descriptor\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - Wrong parameters passed in.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetProposedResources (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- OUT VOID **Configuration\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This function returns the proposed resource settings for the specified\r
- PCI Root Bridge.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The PCI Root Bridge handle.\r
- Configuration - The pointer to the pointer to the PCI I/O\r
- and memory resource descriptor.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_OUT_OF_RESOURCES - Not enough pool to be allocated.\r
- EFI_INVALID_PARAMETER - RootBridgeHandle is not a valid handle.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PreprocessController (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS PciAddress,\r
- IN EFI_PCI_CONTROLLER_RESOURCE_ALLOCATION_PHASE Phase\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This function is called for all the PCI controllers that the PCI\r
- bus driver finds. Can be used to Preprogram the controller.\r
-\r
-Arguments:\r
-\r
- This - The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance.\r
- RootBridgeHandle - The PCI Root Bridge handle.\r
- PciAddress - Address of the controller on the PCI bus.\r
- Phase - The Phase during resource allocation.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Succeed.\r
- EFI_INVALID_PARAMETER - RootBridgeHandle is not a valid handle.\r
-\r
---*/\r
-;\r
-\r
-//\r
-// Host Bridge Silicon specific hooks\r
-//\r
-UINT64\r
-GetAllocAttributes (\r
- IN UINTN RootBridgeIndex\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Returns the Allocation attributes for the BNB Root Bridge.\r
-\r
-Arguments:\r
-\r
- RootBridgeIndex - The root bridge number. 0 based.\r
-\r
-Returns:\r
-\r
- EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM | EFI_PCI_HOST_BRIDGE_MEM64_DECODE\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-GetHostBridgeMemApertures (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo,\r
- OUT UINT32 *Mem32Base,\r
- OUT UINT32 *Mem32Limit,\r
- OUT UINT64 *Mem64Base,\r
- OUT UINT64 *Mem64Limit\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Returns memory apertures for the BNB Root Bridge.\r
-\r
-Arguments:\r
-\r
- PciRootBridgeIo - Pointer to Efi Pci root bridge Io protocol interface instance.\r
- Mem32Base - Pointer to 32 bit memory base. This is the lowest 32 bit memory address\r
- that is decoded by the Host Bridge.\r
- Mem32Limit - Pointer to 32 bit memory limit.This is the highest 32 bit memory address\r
- that is decoded by the Host Bridge. The size of the 32 bit window is\r
- (Mem32Limit - Mem32base + 1).\r
- Mem64Base - Pointer to 64 bit memory base. This is the lowest 64 bit memory address\r
- that is decoded by the Host Bridge.\r
- Mem64Limit - Pointer to 64 bit memory limit.This is the highest 64 bit memory address\r
- that is decoded by the Host Bridge. The size of the 64 bit window is\r
- (Mem64Limit - Mem64base + 1). Set Mem64Limit < Mem64Base if the host bridge\r
- does not support 64 bit memory addresses.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
-\r
---*/\r
-;\r
-\r
-UINT64\r
-Power2MaxMemory (\r
- IN UINT64 MemoryLength\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Calculate maximum memory length that can be fit to a mtrr.\r
-\r
-Arguments:\r
-\r
- MemoryLength - Input memory length.\r
-\r
-Returns:\r
-\r
- Returned Maximum length.\r
-\r
---*/\r
-;\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for PciHostBridge module\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PciHostBridge\r
- FILE_GUID = D58EBCE1-AF26-488d-BE66-C164417F8C13\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = InitializePciHostBridge\r
-\r
-[Sources]\r
- PciHostBridge.h\r
- PciRootBridge.h\r
- PciHostBridge.c\r
- PciRootBridgeIo.c\r
- PciHostBridgeSupport.c\r
- PciHostResource.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- DebugLib\r
- UefiLib\r
- DxeServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- DevicePathLib\r
- BaseMemoryLib\r
- BaseLib\r
-\r
-[Protocols]\r
- gEfiMetronomeArchProtocolGuid\r
- gEfiCpuIo2ProtocolGuid\r
- gEfiDevicePathProtocolGuid\r
- gEfiPciRootBridgeIoProtocolGuid\r
- gEfiPciHostBridgeResourceAllocationProtocolGuid\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeIoBase\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeIoSize\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory32Base\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory32Size\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory64Base\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory64Size\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciExpressSize\r
-\r
-[Depex]\r
- gEfiCpuIo2ProtocolGuid AND gEfiMetronomeArchProtocolGuid\r
+++ /dev/null
-/** @file\r
-Do platform initialization for PCI bridge.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "PciHostBridge.h"\r
-\r
-EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *mPciRootBridgeIo;\r
-\r
-EFI_STATUS\r
-ChipsetPreprocessController (\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,\r
- IN EFI_HANDLE RootBridgeHandle,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS PciAddress,\r
- IN EFI_PCI_CONTROLLER_RESOURCE_ALLOCATION_PHASE Phase\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- This function is called for all the PCI controllers that the PCI\r
- bus driver finds. Can be used to Preprogram the controller.\r
-\r
-Arguments:\r
- This -- The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance\r
- RootBridgeHandle -- The PCI Root Bridge handle\r
- PciBusAddress -- Address of the controller on the PCI bus\r
- Phase -- The Phase during resource allocation\r
-\r
-Returns:\r
- EFI_SUCCESS\r
-\r
---*/\r
-\r
-// GC_TODO: PciAddress - add argument and description to function comment\r
-//\r
-// GC_TODO: PciAddress - add argument and description to function comment\r
-//\r
-// GC_TODO: PciAddress - add argument and description to function comment\r
-//\r
-// GC_TODO: PciAddress - add argument and description to function comment\r
-//\r
-{\r
-\r
- EFI_STATUS Status;\r
- UINT8 Latency;\r
- UINT8 CacheLineSize;\r
-\r
- if (mPciRootBridgeIo == NULL) {\r
- //\r
- // Get root bridge in the system.\r
- //\r
- Status = gBS->HandleProtocol (RootBridgeHandle, &gEfiPciRootBridgeIoProtocolGuid, (VOID **) &mPciRootBridgeIo);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (Phase == EfiPciBeforeResourceCollection) {\r
- //\r
- // Program the latency register, CLS register\r
- //\r
- PciAddress.Register = PCI_LATENCY_TIMER_OFFSET;\r
- mPciRootBridgeIo->Pci.Read (\r
- mPciRootBridgeIo,\r
- EfiPciWidthUint8,\r
- *((UINT64 *) &PciAddress),\r
- 1,\r
- &Latency\r
- );\r
-\r
- //\r
- // PCI-x cards come up with a default latency of 0x40. Don't touch them.\r
- //\r
- if (Latency == 0) {\r
- Latency = DEFAULT_PCI_LATENCY;\r
- mPciRootBridgeIo->Pci.Write (\r
- mPciRootBridgeIo,\r
- EfiPciWidthUint8,\r
- *((UINT64 *) &PciAddress),\r
- 1,\r
- &Latency\r
- );\r
- }\r
- //\r
- // Program Cache Line Size as 64bytes\r
- // 16 of DWORDs = 64bytes (0x10)\r
- //\r
- PciAddress.Register = PCI_CACHELINE_SIZE_OFFSET;\r
- CacheLineSize = 0x10;\r
- mPciRootBridgeIo->Pci.Write (\r
- mPciRootBridgeIo,\r
- EfiPciWidthUint8,\r
- *((UINT64 *) &PciAddress),\r
- 1,\r
- &CacheLineSize\r
- );\r
-\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-UINT64\r
-GetAllocAttributes (\r
- IN UINTN RootBridgeIndex\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Returns the Allocation attributes for the BNB Root Bridge.\r
-\r
-Arguments:\r
-\r
- RootBridgeIndex - The root bridge number. 0 based.\r
-\r
-Returns:\r
-\r
- EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM | EFI_PCI_HOST_BRIDGE_MEM64_DECODE\r
-\r
---*/\r
-{\r
- //\r
- // Cannot have more than one Root bridge\r
- //\r
- //ASSERT (RootBridgeIndex == 0);\r
-\r
- //\r
- // PCI Root Bridge does not support separate windows for Non-prefetchable\r
- // and Prefetchable memory. A PCI bus driver needs to include requests for\r
- // Prefetchable memory in the Non-prefetchable memory pool.\r
- // Further TNB does not support 64 bit memory apertures for PCI. BNB\r
- // can only have system memory above 4 GB,\r
- //\r
-\r
- return EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM | EFI_PCI_HOST_BRIDGE_MEM64_DECODE;\r
-}\r
+++ /dev/null
-/** @file\r
-The Header file of the Pci Host Bridge Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _PCI_HOST_RESOURCE_H_\r
-#define _PCI_HOST_RESOURCE_H_\r
-\r
-#include <PiDxe.h>\r
-\r
-#define EFI_RESOURCE_NONEXISTENT 0xFFFFFFFFFFFFFFFFULL\r
-#define EFI_RESOURCE_LESS 0xFFFFFFFFFFFFFFFEULL\r
-\r
-typedef struct {\r
- UINTN BusBase;\r
- UINTN BusLimit;\r
- UINTN BusReserve;\r
-\r
- UINT32 Mem32Base;\r
- UINT32 Mem32Limit;\r
-\r
- UINT64 Mem64Base;\r
- UINT64 Mem64Limit;\r
-\r
- UINTN IoBase;\r
- UINTN IoLimit;\r
-} PCI_ROOT_BRIDGE_RESOURCE_APERTURE;\r
-\r
-typedef enum {\r
- TypeIo = 0,\r
- TypeMem32,\r
- TypePMem32,\r
- TypeMem64,\r
- TypePMem64,\r
- TypeBus,\r
- TypeMax\r
-} PCI_RESOURCE_TYPE;\r
-\r
-typedef enum {\r
- ResNone = 0,\r
- ResSubmitted,\r
- ResRequested,\r
- ResAllocated,\r
- ResStatusMax\r
-} RES_STATUS;\r
-\r
-typedef struct {\r
- PCI_RESOURCE_TYPE Type;\r
- UINT64 Base;\r
- UINT64 Length;\r
- UINT64 Alignment;\r
- RES_STATUS Status;\r
-} PCI_RES_NODE;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-The PCI Root Bridge header file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _PCI_ROOT_BRIDGE_H_\r
-#define _PCI_ROOT_BRIDGE_H_\r
-\r
-#include <PiDxe.h>\r
-#include <IndustryStandard/Acpi.h>\r
-#include <IndustryStandard/Pci.h>\r
-#include <PciHostResource.h>\r
-\r
-//\r
-// Driver Consumed Protocol Prototypes\r
-//\r
-#include <Protocol/Metronome.h>\r
-#include <Protocol/CpuIo2.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/Runtime.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseLib.h>\r
-\r
-\r
-//\r
-// Define the region of memory used for DMA memory\r
-//\r
-#define DMA_MEMORY_TOP 0x0000000001FFFFFFULL\r
-\r
-//\r
-// The number of PCI root bridges\r
-//\r
-#define ROOT_BRIDGE_COUNT 1\r
-\r
-//\r
-// The default latency for controllers\r
-//\r
-#define DEFAULT_PCI_LATENCY 0x20\r
-\r
-//\r
-// Define resource status constant\r
-//\r
-typedef struct {\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_OPERATION Operation;\r
- UINTN NumberOfBytes;\r
- UINTN NumberOfPages;\r
- EFI_PHYSICAL_ADDRESS HostAddress;\r
- EFI_PHYSICAL_ADDRESS MappedHostAddress;\r
-} MAP_INFO;\r
-\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH AcpiDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL EndDevicePath;\r
-} EFI_PCI_ROOT_BRIDGE_DEVICE_PATH;\r
-\r
-#define PCI_ROOT_BRIDGE_SIGNATURE SIGNATURE_32 ('e', '2', 'p', 'b')\r
-\r
-typedef struct {\r
- UINT32 Signature;\r
- EFI_LIST_ENTRY Link;\r
- EFI_HANDLE Handle;\r
- UINT64 RootBridgeAllocAttrib;\r
- UINT64 Attributes;\r
- UINT64 Supports;\r
- PCI_RES_NODE ResAllocNode[6];\r
- PCI_ROOT_BRIDGE_RESOURCE_APERTURE Aperture;\r
- EFI_LOCK PciLock;\r
- UINTN PciAddress;\r
- UINTN PciData;\r
- UINT32 HecBase;\r
- UINT32 HecLen;\r
- UINTN BusScanCount;\r
- BOOLEAN BusNumberAssigned;\r
- VOID *ConfigBuffer;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL Io;\r
-} PCI_ROOT_BRIDGE_INSTANCE;\r
-\r
-//\r
-// Driver Instance Data Macros\r
-//\r
-#define DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS(a) CR (a, PCI_ROOT_BRIDGE_INSTANCE, Io, PCI_ROOT_BRIDGE_SIGNATURE)\r
-\r
-#define DRIVER_INSTANCE_FROM_LIST_ENTRY(a) CR (a, PCI_ROOT_BRIDGE_INSTANCE, Link, PCI_ROOT_BRIDGE_SIGNATURE)\r
-\r
-EFI_STATUS\r
-SimpleIioRootBridgeConstructor (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *Protocol,\r
- IN EFI_HANDLE HostBridgeHandle,\r
- IN PCI_ROOT_BRIDGE_RESOURCE_APERTURE *ResAppeture,\r
- IN UINT64 AllocAttributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Construct the Pci Root Bridge Io protocol.\r
-\r
-Arguments:\r
-\r
- Protocol - Protocol to initialize.\r
- HostBridgeHandle - Handle to the HostBridge.\r
- ResAppeture - Resource apperture of the root bridge.\r
- AllocAttributes - Attribute of resouce allocated.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- Others - Fail.\r
-\r
---*/\r
-;\r
-\r
-//\r
-// Protocol Member Function Prototypes\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoPollMem (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINT64 Mask,\r
- IN UINT64 Value,\r
- IN UINT64 Delay,\r
- OUT UINT64 *Result\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Poll an address in memory mapped space until an exit condition is met\r
- or a timeout occurs.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - Width of the memory operation.\r
- Address - The base address of the memory operation.\r
- Mask - Mask used for polling criteria.\r
- Value - Comparison value used for polling exit criteria.\r
- Delay - Number of 100ns units to poll.\r
- Result - Pointer to the last value read from memory location.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_TIMEOUT - Delay expired before a match occurred.\r
- EFI_OUT_OF_RESOURCES - Fail due to lack of resources.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoPollIo (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINT64 Mask,\r
- IN UINT64 Value,\r
- IN UINT64 Delay,\r
- OUT UINT64 *Result\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Poll an address in I/O space until an exit condition is met\r
- or a timeout occurs.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - Width of I/O operation.\r
- Address - The base address of the I/O operation.\r
- Mask - Mask used for polling criteria.\r
- Value - Comparison value used for polling exit criteria.\r
- Delay - Number of 100ns units to poll.\r
- Result - Pointer to the last value read from memory location.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_TIMEOUT - Delay expired before a match occurred.\r
- EFI_OUT_OF_RESOURCES - Fail due to lack of resources.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoMemRead (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allow read from memory mapped I/O space.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - The width of memory operation.\r
- Address - Base address of the memory operation.\r
- Count - Number of memory opeartion to perform.\r
- Buffer - The destination buffer to store data.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_OUT_OF_RESOURCES - Fail due to lack of resources.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoMemWrite (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allow write to memory mapped I/O space.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - The width of memory operation.\r
- Address - Base address of the memory operation.\r
- Count - Number of memory opeartion to perform.\r
- Buffer - The source buffer to write data from.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_OUT_OF_RESOURCES - Fail due to lack of resources.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoIoRead (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 UserAddress,\r
- IN UINTN Count,\r
- IN OUT VOID *UserBuffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Enable a PCI driver to read PCI controller registers in the\r
- PCI root bridge I/O space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- Width - Signifies the width of the memory operation.\r
- UserAddress - The base address of the I/O operation.\r
- Count - The number of I/O operations to perform.\r
- UserBuffer - The destination buffer to store the results.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was read from the PCI root bridge.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoIoWrite (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 UserAddress,\r
- IN UINTN Count,\r
- IN OUT VOID *UserBuffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Enable a PCI driver to write to PCI controller registers in the\r
- PCI root bridge I/O space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- Width - Signifies the width of the memory operation.\r
- UserAddress - The base address of the I/O operation.\r
- Count - The number of I/O operations to perform.\r
- UserBuffer - The source buffer to write data from.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was written to the PCI root bridge.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoCopyMem (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 DestAddress,\r
- IN UINT64 SrcAddress,\r
- IN UINTN Count\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Copy one region of PCI root bridge memory space to be copied to\r
- another region of PCI root bridge memory space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - Signifies the width of the memory operation.\r
- DestAddress - Destination address of the memory operation.\r
- SrcAddress - Source address of the memory operation.\r
- Count - Number of memory operations to perform.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was copied successfully.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoPciRead (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allows read from PCI configuration space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- Width - Signifies the width of the memory operation.\r
- Address - The address within the PCI configuration space\r
- for the PCI controller.\r
- Count - The number of PCI configuration operations\r
- to perform.\r
- Buffer - The destination buffer to store the results.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was read from the PCI root bridge.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoPciWrite (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allows write to PCI configuration space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- Width - Signifies the width of the memory operation.\r
- Address - The address within the PCI configuration space\r
- for the PCI controller.\r
- Count - The number of PCI configuration operations\r
- to perform.\r
- Buffer - The source buffer to get the results.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was written to the PCI root bridge.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoMap (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_OPERATION Operation,\r
- IN VOID *HostAddress,\r
- IN OUT UINTN *NumberOfBytes,\r
- OUT EFI_PHYSICAL_ADDRESS *DeviceAddress,\r
- OUT VOID **Mapping\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Provides the PCI controller-specific address needed to access\r
- system memory for DMA.\r
-\r
-Arguments:\r
-\r
- This - A pointer to the EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL.\r
- Operation - Indicate if the bus master is going to read or write\r
- to system memory.\r
- HostAddress - The system memory address to map on the PCI controller.\r
- NumberOfBytes - On input the number of bytes to map.\r
- On output the number of bytes that were mapped.\r
- DeviceAddress - The resulting map address for the bus master PCI\r
- controller to use to access the system memory's HostAddress.\r
- Mapping - The value to pass to Unmap() when the bus master DMA\r
- operation is complete.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_UNSUPPORTED - The HostAddress cannot be mapped as a common\r
- buffer.\r
- EFI_DEVICE_ERROR - The System hardware could not map the requested\r
- address.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to\r
- lack of resources.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoUnmap (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN VOID *Mapping\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Completes the Map() operation and releases any corresponding resources.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Mapping - The value returned from Map() operation.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The range was unmapped successfully.\r
- EFI_INVALID_PARAMETER - Mapping is not a value that was returned\r
- by Map operation.\r
- EFI_DEVICE_ERROR - The data was not committed to the target\r
- system memory.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoAllocateBuffer (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_ALLOCATE_TYPE Type,\r
- IN EFI_MEMORY_TYPE MemoryType,\r
- IN UINTN Pages,\r
- OUT VOID **HostAddress,\r
- IN UINT64 Attributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allocates pages that are suitable for a common buffer mapping.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Type - Not used and can be ignored.\r
- MemoryType - Type of memory to allocate.\r
- Pages - Number of pages to allocate.\r
- HostAddress - Pointer to store the base system memory address\r
- of the allocated range.\r
- Attributes - Requested bit mask of attributes of the allocated\r
- range.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The requested memory range were allocated.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_UNSUPPORTED - Attributes is unsupported.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoFreeBuffer (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN UINTN Pages,\r
- OUT VOID *HostAddress\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Free memory allocated in AllocateBuffer.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- instance.\r
- Pages - Number of pages to free.\r
- HostAddress - The base system memory address of the\r
- allocated range.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Requested memory pages were freed.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoFlush (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Flushes all PCI posted write transactions from a PCI host\r
- bridge to system memory.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - PCI posted write transactions were flushed\r
- from PCI host bridge to system memory.\r
- EFI_DEVICE_ERROR - Fail due to hardware error.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoGetAttributes (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- OUT UINT64 *Supported,\r
- OUT UINT64 *Attributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Get the attributes that a PCI root bridge supports and\r
- the attributes the PCI root bridge is currently using.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- instance.\r
- Supports - A pointer to the mask of attributes that\r
- this PCI root bridge supports.\r
- Attributes - A pointer to the mask of attributes that\r
- this PCI root bridge is currently using.\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
-\r
---*/\r
-\r
-// GC_TODO: Supported - add argument and description to function comment\r
-//\r
-// GC_TODO: Supported - add argument and description to function comment\r
-//\r
-// GC_TODO: Supported - add argument and description to function comment\r
-//\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoSetAttributes (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN UINT64 Attributes,\r
- IN OUT UINT64 *ResourceBase,\r
- IN OUT UINT64 *ResourceLength\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Sets the attributes for a resource range on a PCI root bridge.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Attributes - The mask of attributes to set.\r
- ResourceBase - Pointer to the base address of the resource range\r
- to be modified by the attributes specified by Attributes.\r
- ResourceLength - Pointer to the length of the resource range to be modified.\r
-\r
-Returns:\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_OUT_OF_RESOURCES - Not enough resources to set the attributes upon.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoConfiguration (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- OUT VOID **Resources\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Retrieves the current resource settings of this PCI root bridge\r
- in the form of a set of ACPI 2.0 resource descriptor.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Resources - Pointer to the ACPI 2.0 resource descriptor that\r
- describe the current configuration of this PCI root\r
- bridge.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_UNSUPPORTED - Current configuration of the PCI root bridge\r
- could not be retrieved.\r
-\r
---*/\r
-;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-IIO PCI Root Bridge Io Protocol code. Generic enough to work for all IIOs.\r
-Does not support configuration accesses to the extended PCI Express registers yet.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "PciRootBridge.h"\r
-\r
-//\r
-// Define PCI express offse\r
-//\r
-#define PCIE_OFF(Bus, Device, Function, Register) \\r
- ((UINT64) ((UINTN) (Bus << 20) + (UINTN) (Device << 15) + (UINTN) (Function << 12) + (UINTN) (Register)))\r
-\r
-//\r
-// Pci Root Bridge Io Module Variables\r
-//\r
-EFI_METRONOME_ARCH_PROTOCOL *mMetronome;\r
-EFI_CPU_IO2_PROTOCOL *mCpuIo;\r
-\r
-EFI_STATUS\r
-SimpleIioRootBridgeConstructor (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *Protocol,\r
- IN EFI_HANDLE HostBridgeHandle,\r
- IN PCI_ROOT_BRIDGE_RESOURCE_APERTURE *ResAperture,\r
- UINT64 AllocAttributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Construct the Pci Root Bridge Io protocol.\r
-\r
-Arguments:\r
-\r
- Protocol - Protocol to initialize.\r
- HostBridgeHandle - Handle to the HostBridge.\r
- ResAperture - Resource apperture of the root bridge.\r
- AllocAttributes - Attribute of resouce allocated.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- Others - Fail.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
- PCI_RESOURCE_TYPE Index;\r
- UINT32 HecBase;\r
- UINT32 HecSize;\r
-\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (Protocol);\r
-\r
- //\r
- // Initialize the apertures with default values\r
- //\r
- CopyMem (\r
- &PrivateData->Aperture,\r
- ResAperture,\r
- sizeof (PCI_ROOT_BRIDGE_RESOURCE_APERTURE)\r
- );\r
-\r
- for (Index = TypeIo; Index < TypeMax; Index++) {\r
- PrivateData->ResAllocNode[Index].Type = Index;\r
- PrivateData->ResAllocNode[Index].Base = 0;\r
- PrivateData->ResAllocNode[Index].Length = 0;\r
- PrivateData->ResAllocNode[Index].Status = ResNone;\r
- }\r
-\r
- EfiInitializeLock (&PrivateData->PciLock, TPL_HIGH_LEVEL);\r
- PrivateData->PciAddress = 0xCF8;\r
- PrivateData->PciData = 0xCFC;\r
-\r
- PrivateData->RootBridgeAllocAttrib = AllocAttributes;\r
- PrivateData->Attributes = 0;\r
- PrivateData->Supports = EFI_PCI_ATTRIBUTE_IDE_PRIMARY_IO |\r
- EFI_PCI_ATTRIBUTE_IDE_SECONDARY_IO |\r
- EFI_PCI_ATTRIBUTE_ISA_IO_16 |\r
- EFI_PCI_ATTRIBUTE_VGA_PALETTE_IO_16 |\r
- EFI_PCI_ATTRIBUTE_VGA_MEMORY |\r
- EFI_PCI_ATTRIBUTE_VGA_IO_16;\r
-\r
- //\r
- // Don't support BASE above 4GB currently\r
- // Position to bit 39:28\r
- //\r
- HecBase = (UINT32) PcdGet64 (PcdPciExpressBaseAddress);\r
- HecSize = (UINT32) PcdGet64 (PcdPciExpressSize);\r
-\r
- ASSERT ((HecBase & (HecSize - 1)) == 0);\r
- ASSERT (HecBase != 0);\r
-\r
- PrivateData->HecBase = HecBase;\r
- PrivateData->HecLen = HecSize;\r
-\r
- PrivateData->BusNumberAssigned = FALSE;\r
- PrivateData->BusScanCount = 0;\r
-\r
- Protocol->ParentHandle = HostBridgeHandle;\r
-\r
- Protocol->PollMem = RootBridgeIoPollMem;\r
- Protocol->PollIo = RootBridgeIoPollIo;\r
-\r
- Protocol->Mem.Read = RootBridgeIoMemRead;\r
- Protocol->Mem.Write = RootBridgeIoMemWrite;\r
-\r
- Protocol->Io.Read = RootBridgeIoIoRead;\r
- Protocol->Io.Write = RootBridgeIoIoWrite;\r
-\r
- Protocol->CopyMem = RootBridgeIoCopyMem;\r
-\r
- Protocol->Pci.Read = RootBridgeIoPciRead;\r
- Protocol->Pci.Write = RootBridgeIoPciWrite;\r
-\r
- Protocol->Map = RootBridgeIoMap;\r
- Protocol->Unmap = RootBridgeIoUnmap;\r
-\r
- Protocol->AllocateBuffer = RootBridgeIoAllocateBuffer;\r
- Protocol->FreeBuffer = RootBridgeIoFreeBuffer;\r
-\r
- Protocol->Flush = RootBridgeIoFlush;\r
-\r
- Protocol->GetAttributes = RootBridgeIoGetAttributes;\r
- Protocol->SetAttributes = RootBridgeIoSetAttributes;\r
-\r
- Protocol->Configuration = RootBridgeIoConfiguration;\r
-\r
- Protocol->SegmentNumber = 0;\r
-\r
- Status = gBS->LocateProtocol (&gEfiMetronomeArchProtocolGuid, NULL, (VOID **) &mMetronome);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiCpuIo2ProtocolGuid,\r
- NULL,\r
- (VOID **) &mCpuIo\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoPollMem (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINT64 Mask,\r
- IN UINT64 Value,\r
- IN UINT64 Delay,\r
- OUT UINT64 *Result\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Poll an address in memory mapped space until an exit condition is met\r
- or a timeout occurs.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - Width of the memory operation.\r
- Address - The base address of the memory operation.\r
- Mask - Mask used for polling criteria.\r
- Value - Comparison value used for polling exit criteria.\r
- Delay - Number of 100ns units to poll.\r
- Result - Pointer to the last value read from memory location.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_TIMEOUT - Delay expired before a match occurred.\r
- EFI_OUT_OF_RESOURCES - Fail due to lack of resources.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT64 NumberOfTicks;\r
- UINT32 Remainder;\r
-\r
- if (Result == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width < 0 || Width > EfiPciWidthUint64) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // No matter what, always do a single poll.\r
- //\r
- Status = This->Mem.Read (\r
- This,\r
- Width,\r
- Address,\r
- 1,\r
- Result\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if ((*Result & Mask) == Value) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (Delay != 0) {\r
- //\r
- // Determine the proper # of metronome ticks to wait for polling the\r
- // location. The nuber of ticks is Roundup (Delay / mMetronome->TickPeriod)+1\r
- // The "+1" to account for the possibility of the first tick being short\r
- // because we started in the middle of a tick.\r
- //\r
- // BugBug: overriding mMetronome->TickPeriod with UINT32 until Metronome\r
- // protocol definition is updated.\r
- //\r
- NumberOfTicks = DivU64x32Remainder (\r
- Delay,\r
- (UINT32) mMetronome->TickPeriod,\r
- &Remainder\r
- );\r
- if (Remainder != 0) {\r
- NumberOfTicks += 1;\r
- }\r
-\r
- NumberOfTicks += 1;\r
-\r
- while (NumberOfTicks) {\r
-\r
- mMetronome->WaitForTick (mMetronome, 1);\r
-\r
- Status = This->Mem.Read (\r
- This,\r
- Width,\r
- Address,\r
- 1,\r
- Result\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if ((*Result & Mask) == Value) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- NumberOfTicks -= 1;\r
- }\r
- }\r
-\r
- return EFI_TIMEOUT;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoPollIo (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINT64 Mask,\r
- IN UINT64 Value,\r
- IN UINT64 Delay,\r
- OUT UINT64 *Result\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Poll an address in I/O space until an exit condition is met\r
- or a timeout occurs.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - Width of I/O operation.\r
- Address - The base address of the I/O operation.\r
- Mask - Mask used for polling criteria.\r
- Value - Comparison value used for polling exit criteria.\r
- Delay - Number of 100ns units to poll.\r
- Result - Pointer to the last value read from memory location.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_TIMEOUT - Delay expired before a match occurred.\r
- EFI_OUT_OF_RESOURCES - Fail due to lack of resources.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT64 NumberOfTicks;\r
- UINT32 Remainder;\r
-\r
- //\r
- // No matter what, always do a single poll.\r
- //\r
- if (Result == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width < 0 || Width > EfiPciWidthUint64) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = This->Io.Read (\r
- This,\r
- Width,\r
- Address,\r
- 1,\r
- Result\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if ((*Result & Mask) == Value) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (Delay != 0) {\r
- //\r
- // Determine the proper # of metronome ticks to wait for polling the\r
- // location. The number of ticks is Roundup (Delay / mMetronome->TickPeriod)+1\r
- // The "+1" to account for the possibility of the first tick being short\r
- // because we started in the middle of a tick.\r
- //\r
- NumberOfTicks = DivU64x32Remainder (\r
- Delay,\r
- (UINT32) mMetronome->TickPeriod,\r
- &Remainder\r
- );\r
- if (Remainder != 0) {\r
- NumberOfTicks += 1;\r
- }\r
-\r
- NumberOfTicks += 1;\r
-\r
- while (NumberOfTicks) {\r
-\r
- mMetronome->WaitForTick (mMetronome, 1);\r
-\r
- Status = This->Io.Read (\r
- This,\r
- Width,\r
- Address,\r
- 1,\r
- Result\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if ((*Result & Mask) == Value) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- NumberOfTicks -= 1;\r
- }\r
- }\r
-\r
- return EFI_TIMEOUT;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoMemRead (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allow read from memory mapped I/O space.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - The width of memory operation.\r
- Address - Base address of the memory operation.\r
- Count - Number of memory opeartion to perform.\r
- Buffer - The destination buffer to store data.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_OUT_OF_RESOURCES - Fail due to lack of resources.\r
-\r
---*/\r
-{\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
- if (Buffer == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width < 0 ||\r
- Width == EfiPciWidthUint64 ||\r
- Width == EfiPciWidthFifoUint64 ||\r
- Width == EfiPciWidthFillUint64 ||\r
- Width >= EfiPciWidthMaximum\r
- ) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (This);\r
- //\r
- // Check memory access limit\r
- //\r
- if (PrivateData->Aperture.Mem64Limit > PrivateData->Aperture.Mem64Base) {\r
- if (Address > PrivateData->Aperture.Mem64Limit) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- } else {\r
- if (Address > PrivateData->Aperture.Mem32Limit) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- return mCpuIo->Mem.Read (\r
- mCpuIo,\r
- (EFI_CPU_IO_PROTOCOL_WIDTH) Width,\r
- Address,\r
- Count,\r
- Buffer\r
- );\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoMemWrite (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allow write to memory mapped I/O space.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - The width of memory operation.\r
- Address - Base address of the memory operation.\r
- Count - Number of memory opeartion to perform.\r
- Buffer - The source buffer to write data from.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_OUT_OF_RESOURCES - Fail due to lack of resources.\r
-\r
---*/\r
-{\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
-\r
- if (Buffer == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width < 0 ||\r
- Width == EfiPciWidthUint64 ||\r
- Width == EfiPciWidthFifoUint64 ||\r
- Width == EfiPciWidthFillUint64 ||\r
- Width >= EfiPciWidthMaximum\r
- ) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (This);\r
-\r
- //\r
- // Check memory access limit\r
- //\r
- if (PrivateData->Aperture.Mem64Limit > PrivateData->Aperture.Mem64Base) {\r
- if (Address > PrivateData->Aperture.Mem64Limit) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- } else {\r
- if (Address > PrivateData->Aperture.Mem32Limit) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- return mCpuIo->Mem.Write (\r
- mCpuIo,\r
- (EFI_CPU_IO_PROTOCOL_WIDTH) Width,\r
- Address,\r
- Count,\r
- Buffer\r
- );\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoIoRead (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Enable a PCI driver to read PCI controller registers in the\r
- PCI root bridge I/O space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- Width - Signifies the width of the memory operation.\r
- Address - The base address of the I/O operation.\r
- Count - The number of I/O operations to perform.\r
- Buffer - The destination buffer to store the results.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was read from the PCI root bridge.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-{\r
-\r
- UINTN AlignMask;\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
-\r
- if (Buffer == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width < 0 ||\r
- Width == EfiPciWidthUint64 ||\r
- Width == EfiPciWidthFifoUint64 ||\r
- Width == EfiPciWidthFillUint64 ||\r
- Width >= EfiPciWidthMaximum\r
- ) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (This);\r
-\r
- //\r
- // AlignMask = (1 << Width) - 1;\r
- //\r
- AlignMask = (1 << (Width & 0x03)) - 1;\r
-\r
- //\r
- // check Io access limit\r
- //\r
- if (Address > PrivateData->Aperture.IoLimit) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Address & AlignMask) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return mCpuIo->Io.Read (\r
- mCpuIo,\r
- (EFI_CPU_IO_PROTOCOL_WIDTH) Width,\r
- Address,\r
- Count,\r
- Buffer\r
- );\r
-\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoIoWrite (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Enable a PCI driver to write to PCI controller registers in the\r
- PCI root bridge I/O space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- Width - Signifies the width of the memory operation.\r
- Address - The base address of the I/O operation.\r
- Count - The number of I/O operations to perform.\r
- Buffer - The source buffer to write data from.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was written to the PCI root bridge.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-{\r
- UINTN AlignMask;\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
-\r
- if (Buffer == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width < 0 ||\r
- Width == EfiPciWidthUint64 ||\r
- Width == EfiPciWidthFifoUint64 ||\r
- Width == EfiPciWidthFillUint64 ||\r
- Width >= EfiPciWidthMaximum\r
- ) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (This);\r
-\r
- //\r
- // AlignMask = (1 << Width) - 1;\r
- //\r
- AlignMask = (1 << (Width & 0x03)) - 1;\r
-\r
- //\r
- // Check Io access limit\r
- //\r
- if (Address > PrivateData->Aperture.IoLimit) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Address & AlignMask) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return mCpuIo->Io.Write (\r
- mCpuIo,\r
- (EFI_CPU_IO_PROTOCOL_WIDTH) Width,\r
- Address,\r
- Count,\r
- Buffer\r
- );\r
-\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoCopyMem (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 DestAddress,\r
- IN UINT64 SrcAddress,\r
- IN UINTN Count\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Copy one region of PCI root bridge memory space to be copied to\r
- another region of PCI root bridge memory space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Width - Signifies the width of the memory operation.\r
- DestAddress - Destination address of the memory operation.\r
- SrcAddress - Source address of the memory operation.\r
- Count - Number of memory operations to perform.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was copied successfully.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- BOOLEAN Direction;\r
- UINTN Stride;\r
- UINTN Index;\r
- UINT64 Result;\r
-\r
- if (Width < 0 || Width > EfiPciWidthUint64) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (DestAddress == SrcAddress) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- Stride = (UINTN)1 << Width;\r
-\r
- Direction = TRUE;\r
- if ((DestAddress > SrcAddress) && (DestAddress < (SrcAddress + Count * Stride))) {\r
- Direction = FALSE;\r
- SrcAddress = SrcAddress + (Count - 1) * Stride;\r
- DestAddress = DestAddress + (Count - 1) * Stride;\r
- }\r
-\r
- for (Index = 0; Index < Count; Index++) {\r
- Status = RootBridgeIoMemRead (\r
- This,\r
- Width,\r
- SrcAddress,\r
- 1,\r
- &Result\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = RootBridgeIoMemWrite (\r
- This,\r
- Width,\r
- DestAddress,\r
- 1,\r
- &Result\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if (Direction) {\r
- SrcAddress += Stride;\r
- DestAddress += Stride;\r
- } else {\r
- SrcAddress -= Stride;\r
- DestAddress -= Stride;\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-RootBridgeIoPciRW (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN BOOLEAN Write,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 UserAddress,\r
- IN UINTN Count,\r
- IN OUT VOID *UserBuffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
---*/\r
-{\r
- PCI_CONFIG_ACCESS_CF8 Pci;\r
- PCI_CONFIG_ACCESS_CF8 PciAligned;\r
- UINT32 Stride;\r
- UINTN PciData;\r
- UINTN PciDataStride;\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
-\r
- if (Width >= EfiPciWidthMaximum) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS(This);\r
-\r
- ASSERT (((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS*)&UserAddress)->ExtendedRegister == 0x00);\r
-\r
- Stride = 1 << Width;\r
-\r
- Pci.Bits.Reg = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS*) &UserAddress)->Register;\r
- Pci.Bits.Func = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS*) &UserAddress)->Function;\r
- Pci.Bits.Dev = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS*) &UserAddress)->Device;\r
- Pci.Bits.Bus = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS*) &UserAddress)->Bus;\r
- Pci.Bits.Reserved = 0;\r
- Pci.Bits.Enable = 1;\r
-\r
- //\r
- // PCI Configure access are all 32-bit aligned, but by accessing the\r
- // CONFIG_DATA_REGISTER (0xcfc) with different widths more cycle types\r
- // are possible on PCI.\r
- //\r
- // To read a byte of PCI configuration space you load 0xcf8 and\r
- // read 0xcfc, 0xcfd, 0xcfe, 0xcff\r
- //\r
- PciDataStride = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS*) &UserAddress)->Register & 0x03;\r
-\r
- while (Count) {\r
- PciAligned = Pci;\r
- PciAligned.Bits.Reg &= 0xfc;\r
- PciData = PrivateData->PciData + PciDataStride;\r
- EfiAcquireLock(&PrivateData->PciLock);\r
- This->Io.Write (This, EfiPciWidthUint32, \\r
- PrivateData->PciAddress, 1, &PciAligned);\r
- if (Write) {\r
- This->Io.Write (This, Width, PciData, 1, UserBuffer);\r
- } else {\r
- This->Io.Read (This, Width, PciData, 1, UserBuffer);\r
- }\r
- EfiReleaseLock(&PrivateData->PciLock);\r
- UserBuffer = ((UINT8 *)UserBuffer) + Stride;\r
- PciDataStride = (PciDataStride + Stride) % 4;\r
- Count -= 1;\r
-\r
- //\r
- // Only increment the PCI address if Width is not a FIFO.\r
- //\r
- if (Width >= EfiPciWidthUint8 && Width <= EfiPciWidthUint64) {\r
- Pci.Bits.Reg += Stride;\r
- }\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoPciRead (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allows read from PCI configuration space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- Width - Signifies the width of the memory operation.\r
- Address - The address within the PCI configuration space\r
- for the PCI controller.\r
- Count - The number of PCI configuration operations\r
- to perform.\r
- Buffer - The destination buffer to store the results.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was read from the PCI root bridge.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-{\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
- UINT32 PciBus;\r
- UINT32 PciDev;\r
- UINT32 PciFn;\r
- UINT32 PciExtReg;\r
- UINT64 ExtConfigAdd;\r
-\r
- if (Buffer == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width < 0 ||\r
- Width == EfiPciWidthUint64 ||\r
- Width == EfiPciWidthFifoUint64 ||\r
- Width == EfiPciWidthFillUint64 ||\r
- Width >= EfiPciWidthMaximum\r
- ) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Read Pci configuration space\r
- //\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (This);\r
-\r
- if (PrivateData->HecBase == 0) {\r
- return RootBridgeIoPciRW (This, FALSE, Width, Address, Count, Buffer);\r
- }\r
-\r
- if (!((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->ExtendedRegister) {\r
- PciExtReg = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->Register;\r
- } else {\r
- PciExtReg = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->ExtendedRegister & 0x0FFF;\r
- }\r
-\r
- PciBus = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->Bus;\r
- PciDev = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->Device;\r
- PciFn = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->Function;\r
-\r
- ExtConfigAdd = (UINT64) PrivateData->HecBase + PCIE_OFF (PciBus, PciDev, PciFn, PciExtReg);\r
-\r
- return mCpuIo->Mem.Read (\r
- mCpuIo,\r
- (EFI_CPU_IO_PROTOCOL_WIDTH) Width,\r
- ExtConfigAdd,\r
- Count,\r
- Buffer\r
- );\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoPciWrite (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH Width,\r
- IN UINT64 Address,\r
- IN UINTN Count,\r
- IN OUT VOID *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allows write to PCI configuration space.\r
-\r
-Arguments:\r
-\r
- This - A pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- Width - Signifies the width of the memory operation.\r
- Address - The address within the PCI configuration space\r
- for the PCI controller.\r
- Count - The number of PCI configuration operations\r
- to perform.\r
- Buffer - The source buffer to get the results.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The data was written to the PCI root bridge.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to a lack of\r
- resources.\r
---*/\r
-{\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
- UINT32 PciBus;\r
- UINT32 PciDev;\r
- UINT32 PciFn;\r
- UINT32 PciExtReg;\r
- UINT64 ExtConfigAdd;\r
-\r
- if (Buffer == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Width < 0 || Width >= EfiPciWidthMaximum) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Write Pci configuration space\r
- //\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (This);\r
-\r
- if (PrivateData->HecBase == 0) {\r
- return RootBridgeIoPciRW (This, TRUE, Width, Address, Count, Buffer);\r
- }\r
-\r
- if (!((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->ExtendedRegister) {\r
- PciExtReg = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->Register;\r
- } else {\r
- PciExtReg = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->ExtendedRegister & 0x0FFF;\r
- }\r
-\r
- PciBus = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->Bus;\r
- PciDev = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->Device;\r
- PciFn = ((EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS *) &Address)->Function;\r
-\r
- ExtConfigAdd = (UINT64) PrivateData->HecBase + PCIE_OFF (PciBus, PciDev, PciFn, PciExtReg);\r
-\r
- return mCpuIo->Mem.Write (\r
- mCpuIo,\r
- (EFI_CPU_IO_PROTOCOL_WIDTH) Width,\r
- ExtConfigAdd,\r
- Count,\r
- Buffer\r
- );\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoMap (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_OPERATION Operation,\r
- IN VOID *HostAddress,\r
- IN OUT UINTN *NumberOfBytes,\r
- OUT EFI_PHYSICAL_ADDRESS *DeviceAddress,\r
- OUT VOID **Mapping\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Provides the PCI controller-specific address needed to access\r
- system memory for DMA.\r
-\r
-Arguments:\r
-\r
- This - A pointer to the EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL.\r
- Operation - Indicate if the bus master is going to read or write\r
- to system memory.\r
- HostAddress - The system memory address to map on the PCI controller.\r
- NumberOfBytes - On input the number of bytes to map.\r
- On output the number of bytes that were mapped.\r
- DeviceAddress - The resulting map address for the bus master PCI\r
- controller to use to access the system memory's HostAddress.\r
- Mapping - The value to pass to Unmap() when the bus master DMA\r
- operation is complete.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameters found.\r
- EFI_UNSUPPORTED - The HostAddress cannot be mapped as a common\r
- buffer.\r
- EFI_DEVICE_ERROR - The System hardware could not map the requested\r
- address.\r
- EFI_OUT_OF_RESOURCES - The request could not be completed due to\r
- lack of resources.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_PHYSICAL_ADDRESS PhysicalAddress;\r
- MAP_INFO *MapInfo;\r
-\r
- if (NumberOfBytes == NULL || Mapping == NULL || DeviceAddress == NULL || HostAddress == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Initialize the return values to their defaults\r
- //\r
- *Mapping = NULL;\r
-\r
- //\r
- // Make sure that Operation is valid\r
- //\r
- if ((Operation < 0) || (Operation > EfiPciOperationBusMasterCommonBuffer64)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Most PCAT like chipsets can not handle performing DMA above 4GB.\r
- // If any part of the DMA transfer being mapped is above 4GB, then\r
- // map the DMA transfer to a buffer below 4GB.\r
- //\r
- PhysicalAddress = (EFI_PHYSICAL_ADDRESS) (UINTN) HostAddress;\r
- if ((PhysicalAddress +*NumberOfBytes) > 0x100000000ULL) {\r
- //\r
- // Common Buffer operations can not be remapped. If the common buffer\r
- // if above 4GB, then it is not possible to generate a mapping, so return\r
- // an error.\r
- //\r
- if (Operation == EfiPciOperationBusMasterCommonBuffer || Operation == EfiPciOperationBusMasterCommonBuffer64) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- if ((PhysicalAddress + *NumberOfBytes) > (DMA_MEMORY_TOP+1)) {\r
-\r
- //\r
- // Common Buffer operations can not be remapped.\r
- //\r
- if (Operation == EfiPciOperationBusMasterCommonBuffer || Operation == EfiPciOperationBusMasterCommonBuffer64) {\r
- *DeviceAddress = PhysicalAddress;\r
- return EFI_SUCCESS;\r
- }\r
- //\r
- // Allocate a MAP_INFO structure to remember the mapping when Unmap() is\r
- // called later.\r
- //\r
- Status = gBS->AllocatePool (\r
- EfiBootServicesData,\r
- sizeof (MAP_INFO),\r
- (VOID **) &MapInfo\r
- );\r
- if (EFI_ERROR (Status)) {\r
- *NumberOfBytes = 0;\r
- return Status;\r
- }\r
- //\r
- // Return a pointer to the MAP_INFO structure in Mapping\r
- //\r
- *Mapping = MapInfo;\r
-\r
- //\r
- // Initialize the MAP_INFO structure\r
- //\r
- MapInfo->Operation = Operation;\r
- MapInfo->NumberOfBytes = *NumberOfBytes;\r
- MapInfo->NumberOfPages = EFI_SIZE_TO_PAGES (*NumberOfBytes);\r
- MapInfo->HostAddress = PhysicalAddress;\r
- MapInfo->MappedHostAddress = DMA_MEMORY_TOP;\r
-\r
- //\r
- // Allocate a buffer below DMA_MEMORY_TOP to map the transfer to.\r
- //\r
- Status = gBS->AllocatePages (\r
- AllocateMaxAddress,\r
- EfiBootServicesData,\r
- MapInfo->NumberOfPages,\r
- &MapInfo->MappedHostAddress\r
- );\r
- if (EFI_ERROR (Status)) {\r
- gBS->FreePool (MapInfo);\r
- *NumberOfBytes = 0;\r
- return Status;\r
- }\r
- //\r
- // If this is a read operation from the Bus Master's point of view,\r
- // then copy the contents of the real buffer into the mapped buffer\r
- // so the Bus Master can read the contents of the real buffer.\r
- //\r
- if (Operation == EfiPciOperationBusMasterRead || Operation == EfiPciOperationBusMasterRead64) {\r
- CopyMem (\r
- (VOID *) (UINTN) MapInfo->MappedHostAddress,\r
- (VOID *) (UINTN) MapInfo->HostAddress,\r
- MapInfo->NumberOfBytes\r
- );\r
- }\r
- //\r
- // The DeviceAddress is the address of the maped buffer below DMA_MEMORY_TOP\r
- //\r
- *DeviceAddress = MapInfo->MappedHostAddress;\r
- } else {\r
- //\r
- // The transfer is below DMA_MEMORY_TOP, so the DeviceAddress is simply the HostAddress\r
- //\r
- *DeviceAddress = PhysicalAddress;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoUnmap (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN VOID *Mapping\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Completes the Map() operation and releases any corresponding resources.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Mapping - The value returned from Map() operation.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The range was unmapped successfully.\r
- EFI_INVALID_PARAMETER - Mapping is not a value that was returned\r
- by Map operation.\r
- EFI_DEVICE_ERROR - The data was not committed to the target\r
- system memory.\r
-\r
---*/\r
-{\r
- MAP_INFO *MapInfo;\r
-\r
- //\r
- // See if the Map() operation associated with this Unmap() required a mapping buffer.\r
- // If a mapping buffer was not required, then this function simply returns EFI_SUCCESS.\r
- //\r
- if (Mapping != NULL) {\r
- //\r
- // Get the MAP_INFO structure from Mapping\r
- //\r
- MapInfo = (MAP_INFO *) Mapping;\r
-\r
- //\r
- // If this is a write operation from the Bus Master's point of view,\r
- // then copy the contents of the mapped buffer into the real buffer\r
- // so the processor can read the contents of the real buffer.\r
- //\r
- if ((MapInfo->Operation == EfiPciOperationBusMasterWrite) ||\r
- (MapInfo->Operation == EfiPciOperationBusMasterWrite64)\r
- ) {\r
- CopyMem (\r
- (VOID *) (UINTN) MapInfo->HostAddress,\r
- (VOID *) (UINTN) MapInfo->MappedHostAddress,\r
- MapInfo->NumberOfBytes\r
- );\r
- }\r
- //\r
- // Free the mapped buffer and the MAP_INFO structure.\r
- //\r
- gBS->FreePages (MapInfo->MappedHostAddress, MapInfo->NumberOfPages);\r
- gBS->FreePool (Mapping);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoAllocateBuffer (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN EFI_ALLOCATE_TYPE Type,\r
- IN EFI_MEMORY_TYPE MemoryType,\r
- IN UINTN Pages,\r
- OUT VOID **HostAddress,\r
- IN UINT64 Attributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Allocates pages that are suitable for a common buffer mapping.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Type - Not used and can be ignored.\r
- MemoryType - Type of memory to allocate.\r
- Pages - Number of pages to allocate.\r
- HostAddress - Pointer to store the base system memory address\r
- of the allocated range.\r
- Attributes - Requested bit mask of attributes of the allocated\r
- range.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The requested memory range were allocated.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_UNSUPPORTED - Attributes is unsupported.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_PHYSICAL_ADDRESS PhysicalAddress;\r
-\r
- //\r
- // Validate Attributes\r
- //\r
- if ((Attributes & EFI_PCI_ATTRIBUTE_INVALID_FOR_ALLOCATE_BUFFER) != 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Check for invalid inputs\r
- //\r
- if (HostAddress == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // The only valid memory types are EfiBootServicesData and EfiRuntimeServicesData\r
- //\r
- if ((MemoryType != EfiBootServicesData) && (MemoryType != EfiRuntimeServicesData)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Limit allocations to memory below DMA_MEMORY_TOP\r
- //\r
- PhysicalAddress = DMA_MEMORY_TOP;\r
-\r
- Status = gBS->AllocatePages (\r
- AllocateMaxAddress,\r
- MemoryType,\r
- Pages,\r
- &PhysicalAddress\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- *HostAddress = (VOID *) (UINTN) PhysicalAddress;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoFreeBuffer (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN UINTN Pages,\r
- OUT VOID *HostAddress\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Free memory allocated in AllocateBuffer.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- instance.\r
- Pages - Number of pages to free.\r
- HostAddress - The base system memory address of the\r
- allocated range.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Requested memory pages were freed.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
-\r
---*/\r
-{\r
- return gBS->FreePages ((EFI_PHYSICAL_ADDRESS) (UINTN) HostAddress, Pages);\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoFlush (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Flushes all PCI posted write transactions from a PCI host\r
- bridge to system memory.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - PCI posted write transactions were flushed\r
- from PCI host bridge to system memory.\r
- EFI_DEVICE_ERROR - Fail due to hardware error.\r
-\r
---*/\r
-{\r
- //\r
- // not supported yet\r
- //\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoGetAttributes (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- OUT UINT64 *Supported,\r
- OUT UINT64 *Attributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Get the attributes that a PCI root bridge supports and\r
- the attributes the PCI root bridge is currently using.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL\r
- instance.\r
- Supports - A pointer to the mask of attributes that\r
- this PCI root bridge supports.\r
- Attributes - A pointer to the mask of attributes that\r
- this PCI root bridge is currently using.\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
-\r
---*/\r
-\r
-// GC_TODO: Supported - add argument and description to function comment\r
-//\r
-// GC_TODO: Supported - add argument and description to function comment\r
-//\r
-// GC_TODO: Supported - add argument and description to function comment\r
-//\r
-{\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
-\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (This);\r
-\r
- if (Attributes == NULL && Supported == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Set the return value for Supported and Attributes\r
- //\r
- if (Supported) {\r
- *Supported = PrivateData->Supports;\r
- }\r
-\r
- if (Attributes) {\r
- *Attributes = PrivateData->Attributes;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoSetAttributes (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- IN UINT64 Attributes,\r
- IN OUT UINT64 *ResourceBase,\r
- IN OUT UINT64 *ResourceLength\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Sets the attributes for a resource range on a PCI root bridge.\r
-\r
-Arguments:\r
-\r
- This - Pointer to EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Attributes - The mask of attributes to set.\r
- ResourceBase - Pointer to the base address of the resource range\r
- to be modified by the attributes specified by Attributes.\r
- ResourceLength - Pointer to the length of the resource range to be modified.\r
-\r
-Returns:\r
- EFI_SUCCESS - Success.\r
- EFI_INVALID_PARAMETER - Invalid parameter found.\r
- EFI_OUT_OF_RESOURCES - Not enough resources to set the attributes upon.\r
-\r
---*/\r
-\r
-//\r
-// GC_TODO: EFI_UNSUPPORTED - add return value to function comment\r
-//\r
-{\r
- PCI_ROOT_BRIDGE_INSTANCE *PrivateData;\r
-\r
- PrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (This);\r
-\r
- if (Attributes != 0) {\r
- Attributes &= (PrivateData->Supports);\r
- if (Attributes == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- }\r
-\r
- if (Attributes == PrivateData->Attributes) {\r
- return EFI_SUCCESS;\r
- }\r
- //\r
- // It is just a trick for some attribute can only be enabled or disabled\r
- // otherwise it can impact on other devices\r
- //\r
- PrivateData->Attributes = Attributes;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-RootBridgeIoConfiguration (\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *This,\r
- OUT VOID **Resources\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Retrieves the current resource settings of this PCI root bridge\r
- in the form of a set of ACPI 2.0 resource descriptor.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL instance.\r
- Resources - Pointer to the ACPI 2.0 resource descriptor that\r
- describe the current configuration of this PCI root\r
- bridge.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Success.\r
- EFI_UNSUPPORTED - Current configuration of the PCI root bridge\r
- could not be retrieved.\r
-\r
---*/\r
-\r
-//\r
-// GC_TODO: EFI_OUT_OF_RESOURCES - add return value to function comment\r
-//\r
-{\r
- EFI_STATUS Status;\r
- UINTN Idx;\r
-\r
- PCI_ROOT_BRIDGE_INSTANCE *RbPrivateData;\r
- PCI_RES_NODE *ResAllocNode;\r
- EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *Config;\r
-\r
- //\r
- // Get this instance of the Root Bridge.\r
- //\r
- RbPrivateData = DRIVER_INSTANCE_FROM_PCI_ROOT_BRIDGE_IO_THIS (This);\r
-\r
- //\r
- // If the pointer is not NULL, it points to a buffer already allocated.\r
- //\r
- if (RbPrivateData->ConfigBuffer == NULL) {\r
- Status = gBS->AllocatePool (\r
- EfiBootServicesData,\r
- TypeMax * sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) + sizeof (EFI_ACPI_END_TAG_DESCRIPTOR),\r
- &RbPrivateData->ConfigBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- }\r
-\r
- Config = RbPrivateData->ConfigBuffer;\r
-\r
- ZeroMem (Config, TypeMax * sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) + sizeof (EFI_ACPI_END_TAG_DESCRIPTOR));\r
-\r
- for (Idx = 0; Idx < TypeMax; Idx++) {\r
-\r
- ResAllocNode = &RbPrivateData->ResAllocNode[Idx];\r
-\r
- if (ResAllocNode->Status != ResAllocated) {\r
- continue;\r
- }\r
-\r
- switch (ResAllocNode->Type) {\r
-\r
- case TypeIo:\r
- Config->Desc = ACPI_ADDRESS_SPACE_DESCRIPTOR;\r
- Config->Len = sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) - 3;\r
- Config->ResType = ACPI_ADDRESS_SPACE_TYPE_IO;\r
- Config->AddrRangeMin = ResAllocNode->Base;\r
- Config->AddrRangeMax = ResAllocNode->Base + ResAllocNode->Length - 1;\r
- Config->AddrLen = ResAllocNode->Length;\r
- break;\r
-\r
- case TypeMem32:\r
- Config->Desc = ACPI_ADDRESS_SPACE_DESCRIPTOR;\r
- Config->Len = sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) - 3;\r
- Config->ResType = ACPI_ADDRESS_SPACE_TYPE_MEM;\r
- Config->AddrSpaceGranularity = 32;\r
- Config->AddrRangeMin = ResAllocNode->Base;\r
- Config->AddrRangeMax = ResAllocNode->Base + ResAllocNode->Length - 1;\r
- Config->AddrLen = ResAllocNode->Length;\r
- break;\r
-\r
- case TypePMem32:\r
- Config->Desc = ACPI_ADDRESS_SPACE_DESCRIPTOR;\r
- Config->Len = sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) - 3;\r
- Config->ResType = ACPI_ADDRESS_SPACE_TYPE_MEM;\r
- Config->SpecificFlag = 6;\r
- Config->AddrSpaceGranularity = 32;\r
- Config->AddrRangeMin = ResAllocNode->Base;\r
- Config->AddrRangeMax = ResAllocNode->Base + ResAllocNode->Length - 1;\r
- Config->AddrLen = ResAllocNode->Length;\r
- break;\r
-\r
- case TypeMem64:\r
- Config->Desc = ACPI_ADDRESS_SPACE_DESCRIPTOR;\r
- Config->Len = sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) - 3;\r
- Config->ResType = ACPI_ADDRESS_SPACE_TYPE_MEM;\r
- Config->SpecificFlag = 6;\r
- Config->AddrSpaceGranularity = 64;\r
- Config->AddrRangeMin = ResAllocNode->Base;\r
- Config->AddrRangeMax = ResAllocNode->Base + ResAllocNode->Length - 1;\r
- Config->AddrLen = ResAllocNode->Length;\r
- break;\r
-\r
- case TypePMem64:\r
- Config->Desc = ACPI_ADDRESS_SPACE_DESCRIPTOR;\r
- Config->Len = sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) - 3;\r
- Config->ResType = ACPI_ADDRESS_SPACE_TYPE_MEM;\r
- Config->SpecificFlag = 6;\r
- Config->AddrSpaceGranularity = 64;\r
- Config->AddrRangeMin = ResAllocNode->Base;\r
- Config->AddrRangeMax = ResAllocNode->Base + ResAllocNode->Length - 1;\r
- Config->AddrLen = ResAllocNode->Length;\r
- break;\r
-\r
- case TypeBus:\r
- Config->Desc = ACPI_ADDRESS_SPACE_DESCRIPTOR;\r
- Config->Len = sizeof (EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR) - 3;\r
- Config->ResType = ACPI_ADDRESS_SPACE_TYPE_BUS;\r
- Config->AddrRangeMin = ResAllocNode->Base;\r
- Config->AddrRangeMax = ResAllocNode->Base + ResAllocNode->Length - 1;\r
- Config->AddrLen = ResAllocNode->Length;\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
-\r
- Config++;\r
- }\r
- //\r
- // Terminate the entries.\r
- //\r
- ((EFI_ACPI_END_TAG_DESCRIPTOR *) Config)->Desc = ACPI_END_TAG_DESCRIPTOR;\r
- ((EFI_ACPI_END_TAG_DESCRIPTOR *) Config)->Checksum = 0x0;\r
-\r
- *Resources = RbPrivateData->ConfigBuffer;\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-\r
-#include <PiDxe.h>\r
-#include <IntelQNCDxe.h>\r
-\r
-#include <Protocol/PciPlatform.h>\r
-#include <Protocol/PciIo.h>\r
-\r
-#include <Library/DxeServicesLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/IohLib.h>\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Registers onboard PCI ROMs with PCI.IO\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "PciPlatform.h"\r
-\r
-\r
-PCI_OPTION_ROM_TABLE mPciOptionRomTable[] = {\r
- { NULL_ROM_FILE_GUID, 0, 0, 0, 0, 0xffff, 0xffff }\r
-};\r
-EFI_PCI_PLATFORM_PROTOCOL mPciPlatform = {\r
- PhaseNotify,\r
- PlatformPrepController,\r
- GetPlatformPolicy,\r
- GetPciRom\r
-};\r
-\r
-EFI_HANDLE mPciPlatformHandle = NULL;\r
-EFI_HANDLE mImageHandle = NULL;\r
-\r
-\r
-EFI_STATUS\r
-PhaseNotify (\r
- IN EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE HostBridge,\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PHASE Phase,\r
- IN EFI_PCI_CHIPSET_EXECUTION_PHASE ChipsetPhase\r
- )\r
-{\r
- UINT8 UsbHostBusNumber = IOH_BUS;\r
- if (Phase == EfiPciHostBridgeEndResourceAllocation) {\r
- // Required for QuarkSouthCluster.\r
- // Enable USB controller memory, io and bus master before Ehci driver.\r
- EnableUsbMemIoBusMaster (UsbHostBusNumber);\r
- return EFI_SUCCESS;\r
- }\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-PlatformPrepController (\r
- IN EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE HostBridge,\r
- IN EFI_HANDLE RootBridge,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS PciAddress,\r
- IN EFI_PCI_CONTROLLER_RESOURCE_ALLOCATION_PHASE Phase,\r
- IN EFI_PCI_CHIPSET_EXECUTION_PHASE ChipsetPhase\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_STATUS\r
-GetPlatformPolicy (\r
- IN CONST EFI_PCI_PLATFORM_PROTOCOL *This,\r
- OUT EFI_PCI_PLATFORM_POLICY *PciPolicy\r
- )\r
-{\r
- if (PciPolicy == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_STATUS\r
-GetPciRom (\r
- IN CONST EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE PciHandle,\r
- OUT VOID **RomImage,\r
- OUT UINTN *RomSize\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- Return a PCI ROM image for the onboard device represented by PciHandle\r
-\r
- Arguments:\r
- This - Protocol instance pointer.\r
- PciHandle - PCI device to return the ROM image for.\r
- RomImage - PCI Rom Image for onboard device\r
- RomSize - Size of RomImage in bytes\r
-\r
- Returns:\r
- EFI_SUCCESS - RomImage is valid\r
- EFI_NOT_FOUND - No RomImage\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINTN Segment;\r
- UINTN Bus;\r
- UINTN Device;\r
- UINTN Function;\r
- UINT16 VendorId;\r
- UINT16 DeviceId;\r
- UINT16 DeviceClass;\r
- UINTN TableIndex;\r
-\r
- Status = gBS->HandleProtocol (\r
- PciHandle,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIo\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- PciIo->GetLocation (PciIo, &Segment, &Bus, &Device, &Function);\r
-\r
- PciIo->Pci.Read (PciIo, EfiPciIoWidthUint16, 0x0A, 1, &DeviceClass);\r
-\r
- PciIo->Pci.Read (PciIo, EfiPciIoWidthUint16, 0, 1, &VendorId);\r
-\r
- PciIo->Pci.Read (PciIo, EfiPciIoWidthUint16, 2, 1, &DeviceId);\r
-\r
- //\r
- // Loop through table of video option rom descriptions\r
- //\r
- for (TableIndex = 0; mPciOptionRomTable[TableIndex].VendorId != 0xffff; TableIndex++) {\r
-\r
- //\r
- // See if the PCI device specified by PciHandle matches at device in mPciOptionRomTable\r
- //\r
- if (VendorId != mPciOptionRomTable[TableIndex].VendorId ||\r
- DeviceId != mPciOptionRomTable[TableIndex].DeviceId ||\r
- Segment != mPciOptionRomTable[TableIndex].Segment ||\r
- Bus != mPciOptionRomTable[TableIndex].Bus ||\r
- Device != mPciOptionRomTable[TableIndex].Device ||\r
- Function != mPciOptionRomTable[TableIndex].Function) {\r
- continue;\r
- }\r
-\r
- Status = GetSectionFromFv (\r
- &mPciOptionRomTable[TableIndex].FileName,\r
- EFI_SECTION_RAW,\r
- 0,\r
- RomImage,\r
- RomSize\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
-\r
- return EFI_SUCCESS;\r
- }\r
-\r
- return EFI_NOT_FOUND;\r
-}\r
-\r
-EFI_STATUS\r
-PciPlatformDriverEntry (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
-Arguments:\r
- (Standard EFI Image entry - EFI_IMAGE_ENTRY_POINT)\r
-\r
-Returns:\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- mImageHandle = ImageHandle;\r
-\r
- //\r
- // Install on a new handle\r
- //\r
- Status = gBS->InstallProtocolInterface (\r
- &mPciPlatformHandle,\r
- &gEfiPciPlatformProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mPciPlatform\r
- );\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-This code supports a the private implementation\r
-of the Legacy BIOS Platform protocol\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef PCI_PLATFORM_H_\r
-#define PCI_PLATFORM_H_\r
-\r
-#include <IndustryStandard/Pci.h>\r
-#include <Library/PcdLib.h>\r
-//\r
-// Global variables for Option ROMs\r
-//\r
-#define NULL_ROM_FILE_GUID \\r
-{ 0x00000000, 0x0000, 0x0000, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }}\r
-\r
-#define ONBOARD_VIDEO_OPTION_ROM_FILE_GUID \\r
-{ 0x8dfae5d4, 0xb50e, 0x4c10, {0x96, 0xe6, 0xf2, 0xc2, 0x66, 0xca, 0xcb, 0xb6 }}\r
-\r
-#define IDE_RAID_OPTION_ROM_FILE_GUID \\r
-{ 0x3392A8E1, 0x1881, 0x4398, {0x83, 0xa6, 0x53, 0xd3, 0x87, 0xdb, 0x20, 0x20 }}\r
-\r
-#define TANX_UNDI_OPTION_ROM_FILE_GUID \\r
-{ 0x84c24ab0, 0x124e, 0x4aed, {0x8e, 0xfe, 0xf9, 0x1b, 0xb9, 0x73, 0x69, 0xf4 }}\r
-\r
-#define PXE_UNDI_OPTION_ROM_FILE_GUID \\r
-{ 0xea34cd48, 0x5fdf, 0x46f0, {0xb5, 0xfa, 0xeb, 0xe0, 0x76, 0xa4, 0xf1, 0x2c }}\r
-\r
-\r
-typedef struct {\r
- EFI_GUID FileName;\r
- UINTN Segment;\r
- UINTN Bus;\r
- UINTN Device;\r
- UINTN Function;\r
- UINT16 VendorId;\r
- UINT16 DeviceId;\r
-} PCI_OPTION_ROM_TABLE;\r
-\r
-\r
-EFI_STATUS\r
-PhaseNotify (\r
- IN EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE HostBridge,\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PHASE Phase,\r
- IN EFI_PCI_CHIPSET_EXECUTION_PHASE ChipsetPhase\r
- );\r
-\r
-\r
-EFI_STATUS\r
-PlatformPrepController (\r
- IN EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE HostBridge,\r
- IN EFI_HANDLE RootBridge,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS PciAddress,\r
- IN EFI_PCI_CONTROLLER_RESOURCE_ALLOCATION_PHASE Phase,\r
- IN EFI_PCI_CHIPSET_EXECUTION_PHASE ChipsetPhase\r
- );\r
-\r
-EFI_STATUS\r
-GetPlatformPolicy (\r
- IN CONST EFI_PCI_PLATFORM_PROTOCOL *This,\r
- OUT EFI_PCI_PLATFORM_POLICY *PciPolicy\r
- );\r
-\r
-EFI_STATUS\r
-GetPciRom (\r
- IN CONST EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE PciHandle,\r
- OUT VOID **RomImage,\r
- OUT UINTN *RomSize\r
- );\r
-\r
-#endif\r
-\r
-\r
+++ /dev/null
-## @file\r
-# Component description file for PciPlatform module.\r
-#\r
-# This driver installs pciplatform protocol to provide access interfaces to the onboard pci roms.\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PciPlatform\r
- FILE_GUID = 2E8CD01A-BDB7-40b4-8376-E7C26EAC21FF\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PciPlatformDriverEntry\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- PciPlatform.c\r
- PciPlatform.h\r
- CommonHeader.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- PciLib\r
- PcdLib\r
- IohLib\r
- DebugLib\r
- UefiRuntimeServicesTableLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- DxeServicesLib\r
-\r
-[Guids]\r
-\r
-[Protocols]\r
- gEfiPciIoProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiPciPlatformProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
-\r
-[Pcd]\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-This is the driver that locates the MemoryConfigurationData Variable, if it\r
-exists, and reports the data to the DataHub.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "MemorySubClass.h"\r
-\r
-extern UINT8 MemorySubClassStrings[];\r
-\r
-EFI_GUID gEfiMemorySubClassDriverGuid = EFI_MEMORY_SUBCLASS_DRIVER_GUID;\r
-\r
-EFI_STATUS\r
-MemorySubClassEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- This is the standard EFI driver point that detects whether there is a\r
- MemoryConfigurationData Variable and, if so, reports memory configuration info\r
- to the DataHub.\r
-\r
- Arguments:\r
- ImageHandle - Handle for the image of this driver\r
- SystemTable - Pointer to the EFI System Table\r
-\r
- Returns:\r
- EFI_SUCCESS if the data is successfully reported\r
- EFI_NOT_FOUND if the HOB list could not be located.\r
-\r
---*/\r
-{\r
-// UINT8 Index;\r
- UINTN DataSize;\r
- UINT8 Dimm;\r
- UINTN StringBufferSize;\r
- UINT8 NumSlots;\r
- UINTN DevLocStrLen;\r
- UINTN BankLocStrLen;\r
- UINTN ManuStrLen;\r
- UINTN SerialNumStrLen;\r
- UINTN AssertTagStrLen;\r
- UINTN PartNumStrLen;\r
- UINTN MemoryDeviceSize;\r
- CHAR8* OptionalStrStart;\r
- UINT16 ArrayInstance;\r
- UINT64 DimmMemorySize;\r
- UINT64 TotalMemorySize;\r
- UINT32 Data;\r
- UINT32 MemoryCapacity;\r
- BOOLEAN MemoryDeviceSizeUnitMega;\r
- EFI_STATUS Status;\r
- EFI_STRING StringBuffer;\r
- EFI_STRING DevLocStr;\r
- EFI_STRING BankLocStr;\r
- EFI_STRING ManuStr;\r
- EFI_STRING SerialNumStr;\r
- EFI_STRING AssertTagStr;\r
- EFI_STRING PartNumStr;\r
- EFI_HII_HANDLE HiiHandle;\r
- EFI_SMBIOS_HANDLE MemArraySmbiosHandle;\r
- EFI_SMBIOS_HANDLE MemArrayMappedAddrSmbiosHandle;\r
- EFI_SMBIOS_HANDLE MemDevSmbiosHandle;\r
- EFI_SMBIOS_HANDLE MemDevMappedAddrSmbiosHandle;\r
- EFI_SMBIOS_HANDLE MemModuleInfoSmbiosHandle;\r
- SMBIOS_TABLE_TYPE6 *Type6Record;\r
- SMBIOS_TABLE_TYPE16 *Type16Record;\r
- SMBIOS_TABLE_TYPE17 *Type17Record;\r
- SMBIOS_TABLE_TYPE19 *Type19Record;\r
- SMBIOS_TABLE_TYPE20 *Type20Record;\r
- EFI_SMBIOS_PROTOCOL *Smbios;\r
- EFI_MEMORY_ARRAY_LINK_DATA ArrayLink;\r
- EFI_MEMORY_ARRAY_LOCATION_DATA ArrayLocationData;\r
- EFI_MEMORY_DEVICE_START_ADDRESS_DATA DeviceStartAddress;\r
-\r
-\r
- DataSize = 0;\r
- Dimm = 0;\r
-\r
-\r
- //\r
- // Allocate Buffers\r
- //\r
- StringBufferSize = (sizeof (CHAR16)) * 100;\r
- StringBuffer = AllocateZeroPool (StringBufferSize);\r
- ASSERT (StringBuffer != NULL);\r
-\r
- //\r
- // Locate dependent protocols\r
- //\r
- Status = gBS->LocateProtocol (&gEfiSmbiosProtocolGuid, NULL, (VOID**)&Smbios);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-\r
- //\r
- // Add our default strings to the HII database. They will be modified later.\r
- //\r
- HiiHandle = HiiAddPackages (\r
- &gEfiMemorySubClassDriverGuid,\r
- NULL,\r
- MemorySubClassStrings,\r
- NULL\r
- );\r
- ASSERT (HiiHandle != NULL);\r
-\r
- //\r
- // Create physical array and associated data for all mainboard memory\r
- // This will translate into a Type 16 SMBIOS Record\r
- //\r
- ArrayInstance = 1;\r
-\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MCR) = MESSAGE_READ_DW (0x3, 0x8);\r
- TotalMemorySize = McD0PciCfg32 (QNC_ACCESS_PORT_MDR);\r
-\r
- ArrayLocationData.MemoryArrayLocation = EfiMemoryArrayLocationSystemBoard;\r
- ArrayLocationData.MemoryArrayUse = EfiMemoryArrayUseSystemMemory;\r
-\r
- ArrayLocationData.MemoryErrorCorrection = EfiMemoryErrorCorrectionNone;\r
-\r
- Data = 0x40000000;//(UINT32) RShiftU64(MemConfigData->RowInfo.MaxMemory, 10);\r
-\r
- ArrayLocationData.MaximumMemoryCapacity.Exponent = (UINT16) LowBitSet32 (Data);\r
- ArrayLocationData.MaximumMemoryCapacity.Value = (UINT16) (Data >> ArrayLocationData.MaximumMemoryCapacity.Exponent);\r
-\r
- NumSlots = 2;// (UINT8)(MemConfigData->RowInfo.MaxRows >> 1);\r
- ArrayLocationData.NumberMemoryDevices = (UINT16)(NumSlots);\r
-\r
- //\r
- // Report top level physical array to Type 16 SMBIOS Record\r
- //\r
- Type16Record = AllocatePool(sizeof(SMBIOS_TABLE_TYPE16) + 1 + 1);\r
- ZeroMem(Type16Record, sizeof(SMBIOS_TABLE_TYPE16) + 1 + 1);\r
-\r
- Type16Record->Hdr.Type = EFI_SMBIOS_TYPE_PHYSICAL_MEMORY_ARRAY;\r
- Type16Record->Hdr.Length = sizeof(SMBIOS_TABLE_TYPE16);\r
- Type16Record->Hdr.Handle = 0;\r
-\r
- Type16Record->Location = (UINT8)ArrayLocationData.MemoryArrayLocation;\r
-\r
- Type16Record->Use = (UINT8)ArrayLocationData.MemoryArrayUse;\r
-\r
- Type16Record->MemoryErrorCorrection = (UINT8)ArrayLocationData.MemoryErrorCorrection;\r
-\r
- MemoryCapacity = (UINT32) ArrayLocationData.MaximumMemoryCapacity.Value * (1 << ((UINT32) ArrayLocationData.MaximumMemoryCapacity.Exponent - 10));\r
- Type16Record->MaximumCapacity = MemoryCapacity;\r
-\r
- Type16Record->MemoryErrorInformationHandle = 0xfffe;\r
-\r
- Type16Record->NumberOfMemoryDevices = ArrayLocationData.NumberMemoryDevices;\r
- //\r
- // Don't change it. This handle will be referenced by type 17 records\r
- //\r
- MemArraySmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios->Add (Smbios, NULL, &MemArraySmbiosHandle, (EFI_SMBIOS_TABLE_HEADER*) Type16Record);\r
- FreePool(Type16Record);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- // Do associated data for each DIMM\r
- //RowConfArray = &MemConfigData->RowConfArray;\r
-\r
- //\r
- // Get total memory size for the construction of smbios record type 19\r
- //\r
- //TotalMemorySize = 0;// MSG_BUS_READ(0x0208);\r
-\r
- //\r
- // Generate Memory Array Mapped Address info\r
- //\r
- Type19Record = AllocatePool(sizeof (SMBIOS_TABLE_TYPE19));\r
- ZeroMem(Type19Record, sizeof(SMBIOS_TABLE_TYPE19));\r
- Type19Record->Hdr.Type = EFI_SMBIOS_TYPE_MEMORY_ARRAY_MAPPED_ADDRESS;\r
- Type19Record->Hdr.Length = sizeof(SMBIOS_TABLE_TYPE19);\r
- Type19Record->Hdr.Handle = 0;\r
- Type19Record->StartingAddress = 0;\r
- Type19Record->EndingAddress = (UINT32)RShiftU64(TotalMemorySize, 10) - 1;\r
- Type19Record->MemoryArrayHandle = MemArraySmbiosHandle;\r
- Type19Record->PartitionWidth = (UINT8)(NumSlots);\r
-\r
- //\r
- // Generate Memory Array Mapped Address info (TYPE 19)\r
- //\r
- MemArrayMappedAddrSmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios->Add (Smbios, NULL, &MemArrayMappedAddrSmbiosHandle, (EFI_SMBIOS_TABLE_HEADER*) Type19Record);\r
- FreePool(Type19Record);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-\r
- // Use SPD data to generate Device Type info\r
- ZeroMem (&ArrayLink, sizeof (EFI_MEMORY_ARRAY_LINK_DATA));\r
- ArrayLink.MemoryDeviceLocator = STRING_TOKEN(STR_MEMORY_SUBCLASS_DEVICE_LOCATOR_0);\r
- ArrayLink.MemoryBankLocator = STRING_TOKEN(STR_MEMORY_SUBCLASS_DEVICE_LOCATOR_0);\r
- ArrayLink.MemoryAssetTag = STRING_TOKEN(STR_MEMORY_SUBCLASS_UNKNOWN);\r
- ArrayLink.MemoryArrayLink.ProducerName = gEfiMemorySubClassDriverGuid;\r
- ArrayLink.MemoryArrayLink.Instance = ArrayInstance;\r
- ArrayLink.MemoryArrayLink.SubInstance = EFI_SUBCLASS_INSTANCE_NON_APPLICABLE;\r
- ArrayLink.MemorySubArrayLink.ProducerName = gEfiMemorySubClassDriverGuid;\r
- ArrayLink.MemorySubArrayLink.SubInstance = EFI_SUBCLASS_INSTANCE_NON_APPLICABLE;\r
- ArrayLink.MemoryFormFactor = EfiMemoryFormFactorChip;\r
- ArrayLink.MemoryType = EfiMemoryTypeDdr2;\r
-\r
-\r
- StrCpy (StringBuffer, L"NO DIMM,MEMROY DOWN");\r
- ArrayLink.MemoryManufacturer = HiiSetString (\r
- HiiHandle,\r
- 0,\r
- StringBuffer,\r
- NULL\r
- );\r
- ArrayLink.MemorySerialNumber = HiiSetString (\r
- HiiHandle,\r
- 0,\r
- StringBuffer,\r
- NULL\r
- );\r
-\r
- ArrayLink.MemoryPartNumber = HiiSetString (\r
- HiiHandle,\r
- 0,\r
- StringBuffer,\r
- NULL\r
- );\r
-\r
- //\r
- // Hardcode value. Need to revise for different configuration.\r
- //\r
- ArrayLink.MemoryTotalWidth = 64;\r
- ArrayLink.MemoryDataWidth = 64;\r
-\r
- DimmMemorySize = TotalMemorySize;// MSG_BUS_READ(0x0208);\r
-\r
- ArrayLink.MemoryDeviceSize.Exponent = (UINT16) LowBitSet64 (DimmMemorySize);\r
- ArrayLink.MemoryDeviceSize.Value = (UINT16) RShiftU64(DimmMemorySize, ArrayLink.MemoryDeviceSize.Exponent);\r
- ArrayLink.MemoryTypeDetail.Synchronous = 1;\r
- Data = 800;\r
- ArrayLink.MemorySpeed = *((EFI_EXP_BASE10_DATA *) &Data);\r
-\r
-\r
-\r
- DevLocStr = HiiGetPackageString(&gEfiMemorySubClassDriverGuid, ArrayLink.MemoryDeviceLocator, NULL);\r
- DevLocStrLen = StrLen(DevLocStr);\r
- ASSERT(DevLocStrLen <= SMBIOS_STRING_MAX_LENGTH);\r
-\r
- BankLocStr = HiiGetPackageString(&gEfiMemorySubClassDriverGuid, ArrayLink.MemoryBankLocator, NULL);\r
- BankLocStrLen = StrLen(BankLocStr);\r
- ASSERT(BankLocStrLen <= SMBIOS_STRING_MAX_LENGTH);\r
-\r
- ManuStr = HiiGetPackageString(&gEfiMemorySubClassDriverGuid, ArrayLink.MemoryManufacturer, NULL);\r
- ManuStrLen = StrLen(ManuStr);\r
- ASSERT(ManuStrLen <= SMBIOS_STRING_MAX_LENGTH);\r
-\r
- SerialNumStr = HiiGetPackageString(&gEfiMemorySubClassDriverGuid, ArrayLink.MemorySerialNumber, NULL);\r
- SerialNumStrLen = StrLen(SerialNumStr);\r
- ASSERT(SerialNumStrLen <= SMBIOS_STRING_MAX_LENGTH);\r
-\r
- AssertTagStr = HiiGetPackageString(&gEfiMemorySubClassDriverGuid, ArrayLink.MemoryAssetTag, NULL);\r
- AssertTagStrLen = StrLen(AssertTagStr);\r
- ASSERT(AssertTagStrLen <= SMBIOS_STRING_MAX_LENGTH);\r
-\r
- PartNumStr = HiiGetPackageString(&gEfiMemorySubClassDriverGuid, ArrayLink.MemoryPartNumber, NULL);\r
- PartNumStrLen = StrLen(PartNumStr);\r
- ASSERT(PartNumStrLen <= SMBIOS_STRING_MAX_LENGTH);\r
-\r
- //\r
- // Report DIMM level memory module information to smbios (Type 6)\r
- //\r
- DataSize = sizeof(SMBIOS_TABLE_TYPE6) + DevLocStrLen + 1 + 1;\r
- Type6Record = AllocatePool(DataSize);\r
- ZeroMem(Type6Record, DataSize);\r
- Type6Record->Hdr.Type = EFI_SMBIOS_TYPE_MEMORY_MODULE_INFORMATON;\r
- Type6Record->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE6);\r
- Type6Record->Hdr.Handle = 0;\r
- Type6Record->SocketDesignation = 1;\r
- if (ArrayLink.MemorySpeed.Value == 0) {\r
- Type6Record->CurrentSpeed = 0;\r
- } else {\r
- //\r
- // Memory speed is in ns unit\r
- //\r
- Type6Record->CurrentSpeed = (UINT8)(1000 / (ArrayLink.MemorySpeed.Value));\r
- }\r
- //\r
- // Device Size\r
- //\r
- MemoryDeviceSize = (UINTN)(ArrayLink.MemoryDeviceSize.Value) * (UINTN)(1 << ArrayLink.MemoryDeviceSize.Exponent);\r
- if (MemoryDeviceSize == 0) {\r
- *(UINT8*)&(Type6Record->InstalledSize) = 0x7F;\r
- *(UINT8*)&(Type6Record->EnabledSize) = 0x7F;\r
- } else {\r
- MemoryDeviceSize = (UINTN) RShiftU64 ((UINT64) MemoryDeviceSize, 21);\r
- while (MemoryDeviceSize != 0) {\r
- (*(UINT8*)&(Type6Record->InstalledSize))++;\r
- (*(UINT8*)&(Type6Record->EnabledSize))++;\r
- MemoryDeviceSize = (UINTN) RShiftU64 ((UINT64) MemoryDeviceSize,1);\r
- }\r
- }\r
-\r
- if (ArrayLink.MemoryFormFactor == EfiMemoryFormFactorDimm ||\r
- ArrayLink.MemoryFormFactor == EfiMemoryFormFactorFbDimm) {\r
- *(UINT16*)&Type6Record->CurrentMemoryType |= 1<<8;\r
- }\r
- if (ArrayLink.MemoryFormFactor == EfiMemoryFormFactorSimm) {\r
- *(UINT16*)&Type6Record->CurrentMemoryType |= 1<<7;\r
- }\r
- if (ArrayLink.MemoryType == EfiMemoryTypeSdram) {\r
- *(UINT16*)&Type6Record->CurrentMemoryType |= 1<<10;\r
- }\r
- if (ArrayLink.MemoryTypeDetail.Edo == 1) {\r
- *(UINT16*)&Type6Record->CurrentMemoryType |= 1<<4;\r
- }\r
- if (ArrayLink.MemoryTypeDetail.FastPaged == 1) {\r
- *(UINT16*)&Type6Record->CurrentMemoryType |= 1<<3;\r
- }\r
- OptionalStrStart = (CHAR8 *)(Type6Record + 1);\r
- UnicodeStrToAsciiStr(DevLocStr, OptionalStrStart);\r
- MemModuleInfoSmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios->Add (Smbios, NULL, &MemModuleInfoSmbiosHandle, (EFI_SMBIOS_TABLE_HEADER*) Type6Record);\r
- FreePool(Type6Record);\r
- ASSERT_EFI_ERROR (Status);\r
- //\r
- // Report DIMM level Device Type to smbios (Type 17)\r
- //\r
- DataSize = sizeof (SMBIOS_TABLE_TYPE17) + DevLocStrLen + 1 + BankLocStrLen + 1 + ManuStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1 + PartNumStrLen + 1 + 1;\r
- Type17Record = AllocatePool(DataSize);\r
- ZeroMem(Type17Record, DataSize);\r
- Type17Record->Hdr.Type = EFI_SMBIOS_TYPE_MEMORY_DEVICE;\r
- Type17Record->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE17);\r
- Type17Record->Hdr.Handle = 0;\r
-\r
- Type17Record->MemoryArrayHandle = MemArraySmbiosHandle;\r
- Type17Record->MemoryErrorInformationHandle = 0xfffe;\r
- Type17Record->TotalWidth = ArrayLink.MemoryTotalWidth;\r
- Type17Record->DataWidth = ArrayLink.MemoryDataWidth;\r
- //\r
- // Device Size\r
- //\r
- MemoryDeviceSize = ((UINTN) ArrayLink.MemoryDeviceSize.Value) << (ArrayLink.MemoryDeviceSize.Exponent - 10);\r
- MemoryDeviceSizeUnitMega = FALSE;\r
- //\r
- // kilo as unit\r
- //\r
- if (MemoryDeviceSize > 0xffff) {\r
- MemoryDeviceSize = MemoryDeviceSize >> 10;\r
- //\r
- // Mega as unit\r
- //\r
- MemoryDeviceSizeUnitMega = TRUE;\r
- }\r
-\r
- MemoryDeviceSize = MemoryDeviceSize & 0x7fff;\r
- if (MemoryDeviceSize != 0 && MemoryDeviceSizeUnitMega == FALSE) {\r
- MemoryDeviceSize |= 0x8000;\r
- }\r
- Type17Record->Size = (UINT16)MemoryDeviceSize;\r
-\r
- Type17Record->FormFactor = (UINT8)ArrayLink.MemoryFormFactor;\r
- Type17Record->DeviceLocator = 1;\r
- Type17Record->BankLocator = 2;\r
- Type17Record->MemoryType = (UINT8)ArrayLink.MemoryType;\r
- CopyMem (\r
- (UINT8 *) &Type17Record->TypeDetail,\r
- &ArrayLink.MemoryTypeDetail,\r
- 2\r
- );\r
-\r
- Type17Record->Speed = ArrayLink.MemorySpeed.Value;\r
- Type17Record->Manufacturer = 3;\r
- Type17Record->SerialNumber = 4;\r
- Type17Record->AssetTag = 5;\r
- Type17Record->PartNumber = 6;\r
- //\r
- // temporary solution for save device label information.\r
- //\r
- Type17Record->Attributes = (UINT8)(Dimm + 1);\r
-\r
- OptionalStrStart = (CHAR8 *)(Type17Record + 1);\r
- UnicodeStrToAsciiStr(DevLocStr, OptionalStrStart);\r
- UnicodeStrToAsciiStr(BankLocStr, OptionalStrStart + DevLocStrLen + 1);\r
- UnicodeStrToAsciiStr(ManuStr, OptionalStrStart + DevLocStrLen + 1 + BankLocStrLen + 1);\r
- UnicodeStrToAsciiStr(SerialNumStr, OptionalStrStart + DevLocStrLen + 1 + BankLocStrLen + 1 + ManuStrLen + 1);\r
- UnicodeStrToAsciiStr(AssertTagStr, OptionalStrStart + DevLocStrLen + 1 + BankLocStrLen + 1 + ManuStrLen + 1 + SerialNumStrLen + 1);\r
- UnicodeStrToAsciiStr(PartNumStr, OptionalStrStart + DevLocStrLen + 1 + BankLocStrLen + 1 + ManuStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1);\r
- MemDevSmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios->Add (Smbios, NULL, &MemDevSmbiosHandle, (EFI_SMBIOS_TABLE_HEADER*) Type17Record);\r
- FreePool(Type17Record);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Generate Memory Device Mapped Address info\r
- //\r
- ZeroMem(&DeviceStartAddress, sizeof(EFI_MEMORY_DEVICE_START_ADDRESS_DATA));\r
- DeviceStartAddress.MemoryDeviceStartAddress = 0;\r
- DeviceStartAddress.MemoryDeviceEndAddress = DeviceStartAddress.MemoryDeviceStartAddress + DimmMemorySize-1;\r
- DeviceStartAddress.PhysicalMemoryDeviceLink.ProducerName = gEfiMemorySubClassDriverGuid;\r
- DeviceStartAddress.PhysicalMemoryDeviceLink.Instance = ArrayInstance;\r
- DeviceStartAddress.PhysicalMemoryDeviceLink.SubInstance = (UINT16)(Dimm + 1);\r
- DeviceStartAddress.PhysicalMemoryArrayLink.ProducerName = gEfiMemorySubClassDriverGuid;\r
- DeviceStartAddress.PhysicalMemoryArrayLink.Instance = ArrayInstance;\r
- DeviceStartAddress.PhysicalMemoryArrayLink.SubInstance = EFI_SUBCLASS_INSTANCE_NON_APPLICABLE;\r
-\r
- //\r
- // Single channel mode\r
- //\r
- DeviceStartAddress.MemoryDevicePartitionRowPosition = 0x01;\r
- DeviceStartAddress.MemoryDeviceInterleavePosition = 0x00;\r
- DeviceStartAddress.MemoryDeviceInterleaveDataDepth = 0x00;\r
-\r
- //\r
- // Generate Memory Device Mapped Address info (TYPE 20)\r
- //\r
- Type20Record = AllocatePool(sizeof (SMBIOS_TABLE_TYPE20));\r
- ZeroMem(Type20Record, sizeof (SMBIOS_TABLE_TYPE20));\r
- Type20Record->Hdr.Type = EFI_SMBIOS_TYPE_MEMORY_DEVICE_MAPPED_ADDRESS;\r
- Type20Record->Hdr.Length = sizeof(SMBIOS_TABLE_TYPE20);\r
- Type20Record->Hdr.Handle = 0;\r
-\r
- Type20Record->StartingAddress = (UINT32)RShiftU64 (DeviceStartAddress.MemoryDeviceStartAddress, 10);\r
- Type20Record->EndingAddress = (UINT32)RShiftU64 (DeviceStartAddress.MemoryDeviceEndAddress, 10);\r
- Type20Record->MemoryDeviceHandle = MemDevSmbiosHandle;\r
- Type20Record->MemoryArrayMappedAddressHandle = MemArrayMappedAddrSmbiosHandle;\r
- Type20Record->PartitionRowPosition = DeviceStartAddress.MemoryDevicePartitionRowPosition;\r
- Type20Record->InterleavePosition = DeviceStartAddress.MemoryDeviceInterleavePosition;\r
- Type20Record->InterleavedDataDepth = DeviceStartAddress.MemoryDeviceInterleaveDataDepth;\r
- MemDevMappedAddrSmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios->Add (Smbios, NULL, &MemDevMappedAddrSmbiosHandle, (EFI_SMBIOS_TABLE_HEADER*) Type20Record);\r
- FreePool(Type20Record);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-Header file for MemorySubClass Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _MEMORY_SUB_CLASS_H\r
-#define _MEMORY_SUB_CLASS_H\r
-\r
-//\r
-// The package level header files this module uses\r
-//\r
-#include <FrameworkDxe.h>\r
-//\r
-// The protocols, PPI and GUID definitions for this module\r
-//\r
-#include <IndustryStandard/SmBios.h>\r
-#include <Protocol/Smbios.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include <Protocol/SmbusHc.h>\r
-#include <Guid/DataHubRecords.h>\r
-#include <Guid/MemoryConfigData.h>\r
-#include <Protocol/HiiDatabase.h>\r
-#include <Guid/MdeModuleHii.h>\r
-\r
-//\r
-// The Library classes this module consumes\r
-//\r
-#include <Library/BaseLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/PrintLib.h>\r
-#include <Library/HiiLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-#include "QNCAccess.h"\r
-\r
-\r
-\r
-//\r
-// This is the generated header file which includes whatever needs to be exported (strings + IFR)\r
-//\r
-\r
-#define EFI_MEMORY_SUBCLASS_DRIVER_GUID \\r
- { 0xef17cee7, 0x267d, 0x4bfd, { 0xa2, 0x57, 0x4a, 0x6a, 0xb3, 0xee, 0x85, 0x91 }}\r
-\r
-//\r
-// Prototypes\r
-//\r
-EFI_STATUS\r
-MemorySubClassEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for MemorySubClass module.\r
-#\r
-# This is the driver that locates the MemoryConfigurationData Variable, if it\r
-# exists, and reports the data to the DataHub.\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = MemorySubClass\r
- FILE_GUID = EF17CEE7-267D-4BFD-A257-4A6AB3EE8591\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = MemorySubClassEntryPoint\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- MemorySubClass.c\r
- MemorySubClass.h\r
- MemorySubClassStrings.uni\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- MemoryAllocationLib\r
- HiiLib\r
- PrintLib\r
- BaseMemoryLib\r
- DebugLib\r
- UefiRuntimeServicesTableLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- BaseLib\r
- HobLib\r
- PciLib\r
- QNCAccessLib\r
-\r
-[Guids]\r
- gEfiMemoryConfigDataGuid # ALWAYS_CONSUMED\r
-\r
-[Protocols]\r
- gEfiSmbiosProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiSmbusHcProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
-\r
-[Depex]\r
- gEfiVariableArchProtocolGuid AND gEfiVariableWriteArchProtocolGuid AND gEfiSmbiosProtocolGuid AND gEfiSmbusHcProtocolGuid\r
+++ /dev/null
-// /** @file\r
-// String definitions for Smbios Memory SubClass data.\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-//\r
-// Begin English Language Strings\r
-//\r
-#string STR_MEMORY_SUBCLASS_UNKNOWN #language en-US "Unknown"\r
-#string STR_MEMORY_SUBCLASS_DEVICE_LOCATOR_0 #language en-US "SOLDER DOWN"\r
-#string STR_MEMORY_SUBCLASS_MANUFACTURER #language en-US "Manufacturer: "\r
-#string STR_MEMORY_SUBCLASS_SERIAL_NUMBER #language en-US "Serial Number: "\r
-#string STR_MEMORY_SUBCLASS_ASSET_TAG #language en-US "Asset Tag: "\r
-#string STR_MEMORY_SUBCLASS_PART_NUMBER #language en-US "PartNumber: "\r
-//\r
-// End English Language Strings\r
-//\r
-\r
-\r
+++ /dev/null
-/** @file\r
-Essential platform configuration.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "PlatformInitDxe.h"\r
-\r
-//\r
-// The protocols, PPI and GUID defintions for this module\r
-//\r
-\r
-//\r
-// The Library classes this module consumes\r
-//\r
-\r
-//\r
-// RTC:28208 - System hang/crash when entering probe mode(ITP) when relocating SMBASE\r
-// Workaround to make default SMRAM UnCachable\r
-//\r
-#define SMM_DEFAULT_SMBASE 0x30000 // Default SMBASE address\r
-#define SMM_DEFAULT_SMBASE_SIZE_BYTES 0x10000 // Size in bytes of default SMRAM\r
-\r
-BOOLEAN mMemCfgDone = FALSE;\r
-UINT8 ChipsetDefaultMac [6] = {0xff,0xff,0xff,0xff,0xff,0xff};\r
-\r
-VOID\r
-EFIAPI\r
-PlatformInitializeUart0MuxGalileo (\r
- VOID\r
- )\r
-/*++\r
-\r
-\r
-Routine Description:\r
-\r
- This is the routine to initialize UART0 for DBG2 support. The hardware used in this process is a\r
- Legacy Bridge (Legacy GPIO), I2C controller, a bi-directional MUX and a Cypress CY8C9540A chip.\r
-\r
-Arguments:\r
-\r
- None.\r
-\r
-Returns:\r
-\r
- None.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_I2C_DEVICE_ADDRESS I2CSlaveAddress;\r
- UINTN Length;\r
- UINT8 Buffer[2];\r
-\r
- if (PlatformLegacyGpioGetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_DETERMINE_IOEXP_SLA_RESUMEWELL_GPIO)) {\r
- I2CSlaveAddress.I2CDeviceAddress = GALILEO_IOEXP_J2HI_7BIT_SLAVE_ADDR;\r
- } else {\r
- I2CSlaveAddress.I2CDeviceAddress = GALILEO_IOEXP_J2LO_7BIT_SLAVE_ADDR;\r
- }\r
-\r
- //\r
- // Set GPIO_SUS<2> as an output, raise voltage to Vdd.\r
- //\r
- PlatformLegacyGpioSetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, 2, TRUE);\r
-\r
- //\r
- // Select Port 3\r
- //\r
- Length = 2;\r
- Buffer[0] = 0x18; //sub-address\r
- Buffer[1] = 0x03; //data\r
-\r
- Status = I2cWriteMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &Buffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Set "Pin Direction" bit4 and bit5 as outputs\r
- //\r
- Length = 2;\r
- Buffer[0] = 0x1C; //sub-address\r
- Buffer[1] = 0xCF; //data\r
-\r
- Status = I2cWriteMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &Buffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Lower GPORT3 bit4 and bit5 to Vss\r
- //\r
- Length = 2;\r
- Buffer[0] = 0x0B; //sub-address\r
- Buffer[1] = 0xCF; //data\r
-\r
- Status = I2cWriteMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &Buffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-PlatformInitializeUart0MuxGalileoGen2 (\r
- VOID\r
- )\r
-/*++\r
-\r
-\r
-Routine Description:\r
-\r
- This is the routine to initialize UART0 on GalileoGen2. The hardware used in this process is\r
- I2C controller and the configuring the following IO Expander signal.\r
-\r
- EXP1.P1_5 should be configured as an output & driven high.\r
- EXP1.P0_0 should be configured as an output & driven high.\r
- EXP0.P1_4 should be configured as an output, driven low.\r
- EXP1.P0_1 pullup should be disabled.\r
- EXP0.P1_5 Pullup should be disabled.\r
-\r
-Arguments:\r
-\r
- None.\r
-\r
-Returns:\r
-\r
- None.\r
-\r
---*/\r
-\r
-{\r
- //\r
- // EXP1.P1_5 should be configured as an output & driven high.\r
- //\r
- PlatformPcal9555GpioSetDir (\r
- GALILEO_GEN2_IOEXP1_7BIT_SLAVE_ADDR, // IO Expander 1.\r
- 13, // P1-5.\r
- TRUE\r
- );\r
- PlatformPcal9555GpioSetLevel (\r
- GALILEO_GEN2_IOEXP1_7BIT_SLAVE_ADDR, // IO Expander 1.\r
- 13, // P1-5.\r
- TRUE\r
- );\r
-\r
- //\r
- // EXP1.P0_0 should be configured as an output & driven high.\r
- //\r
- PlatformPcal9555GpioSetDir (\r
- GALILEO_GEN2_IOEXP0_7BIT_SLAVE_ADDR, // IO Expander 0.\r
- 0, // P0_0.\r
- TRUE\r
- );\r
- PlatformPcal9555GpioSetLevel (\r
- GALILEO_GEN2_IOEXP0_7BIT_SLAVE_ADDR, // IO Expander 0.\r
- 0, // P0_0.\r
- TRUE\r
- );\r
-\r
- //\r
- // EXP0.P1_4 should be configured as an output, driven low.\r
- //\r
- PlatformPcal9555GpioSetDir (\r
- GALILEO_GEN2_IOEXP0_7BIT_SLAVE_ADDR, // IO Expander 0.\r
- 12, // P1-4.\r
- FALSE\r
- );\r
- PlatformPcal9555GpioSetLevel ( // IO Expander 0.\r
- GALILEO_GEN2_IOEXP0_7BIT_SLAVE_ADDR, // P1-4\r
- 12,\r
- FALSE\r
- );\r
-\r
- //\r
- // EXP1.P0_1 pullup should be disabled.\r
- //\r
- PlatformPcal9555GpioDisablePull (\r
- GALILEO_GEN2_IOEXP1_7BIT_SLAVE_ADDR, // IO Expander 1.\r
- 1 // P0-1.\r
- );\r
-\r
- //\r
- // EXP0.P1_5 Pullup should be disabled.\r
- //\r
- PlatformPcal9555GpioDisablePull (\r
- GALILEO_GEN2_IOEXP0_7BIT_SLAVE_ADDR, // IO Expander 0.\r
- 13 // P1-5.\r
- );\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-PlatformConfigOnSmmConfigurationProtocol (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Function runs in PI-DXE to perform platform specific config when\r
- SmmConfigurationProtocol is installed.\r
-\r
-Arguments:\r
- Event - The event that occured.\r
- Context - For EFI compatiblity. Not used.\r
-\r
-Returns:\r
- None.\r
---*/\r
-\r
-{\r
- EFI_STATUS Status;\r
- UINT32 NewValue;\r
- UINT64 BaseAddress;\r
- UINT64 SmramLength;\r
- VOID *SmmCfgProt;\r
-\r
- Status = gBS->LocateProtocol (&gEfiSmmConfigurationProtocolGuid, NULL, &SmmCfgProt);\r
- if (Status != EFI_SUCCESS){\r
- DEBUG ((DEBUG_INFO, "gEfiSmmConfigurationProtocolGuid triggered but not valid.\n"));\r
- return;\r
- }\r
- if (mMemCfgDone) {\r
- DEBUG ((DEBUG_INFO, "Platform DXE Mem config already done.\n"));\r
- return;\r
- }\r
-\r
- //\r
- // Disable eSram block (this will also clear/zero eSRAM)\r
- // We only use eSRAM in the PEI phase. Disable now that we are in the DXE phase\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_ESRAMPGCTRL_BLOCK);\r
- NewValue |= BLOCK_DISABLE_PG;\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_ESRAMPGCTRL_BLOCK, NewValue);\r
-\r
- //\r
- // Update HMBOUND to top of DDR3 memory and LOCK\r
- // We disabled eSRAM so now we move HMBOUND down to top of DDR3\r
- //\r
- QNCGetTSEGMemoryRange (&BaseAddress, &SmramLength);\r
- NewValue = (UINT32)(BaseAddress + SmramLength);\r
- DEBUG ((EFI_D_INFO,"Locking HMBOUND at: = 0x%8x\n",NewValue));\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QUARK_NC_HOST_BRIDGE_HMBOUND_REG, (NewValue | HMBOUND_LOCK));\r
-\r
- //\r
- // Lock IMR5 now that HMBOUND is locked (legacy S3 region)\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR5+QUARK_NC_MEMORY_MANAGER_IMRXL);\r
- NewValue |= IMR_LOCK;\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR5+QUARK_NC_MEMORY_MANAGER_IMRXL, NewValue);\r
-\r
- //\r
- // Lock IMR6 now that HMBOUND is locked (ACPI Reclaim/ACPI/Runtime services/Reserved)\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR6+QUARK_NC_MEMORY_MANAGER_IMRXL);\r
- NewValue |= IMR_LOCK;\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_IMR6+QUARK_NC_MEMORY_MANAGER_IMRXL, NewValue);\r
-\r
- //\r
- // Disable IMR2 memory protection (RMU Main Binary)\r
- //\r
- QncImrWrite (\r
- QUARK_NC_MEMORY_MANAGER_IMR2,\r
- (UINT32)(IMRL_RESET & ~IMR_EN),\r
- (UINT32)IMRH_RESET,\r
- (UINT32)IMRX_ALL_ACCESS,\r
- (UINT32)IMRX_ALL_ACCESS\r
- );\r
-\r
- //\r
- // Disable IMR3 memory protection (Default SMRAM)\r
- //\r
- QncImrWrite (\r
- QUARK_NC_MEMORY_MANAGER_IMR3,\r
- (UINT32)(IMRL_RESET & ~IMR_EN),\r
- (UINT32)IMRH_RESET,\r
- (UINT32)IMRX_ALL_ACCESS,\r
- (UINT32)IMRX_ALL_ACCESS\r
- );\r
-\r
- //\r
- // Disable IMR4 memory protection (eSRAM).\r
- //\r
- QncImrWrite (\r
- QUARK_NC_MEMORY_MANAGER_IMR4,\r
- (UINT32)(IMRL_RESET & ~IMR_EN),\r
- (UINT32)IMRH_RESET,\r
- (UINT32)IMRX_ALL_ACCESS,\r
- (UINT32)IMRX_ALL_ACCESS\r
- );\r
-\r
- //\r
- // RTC:28208 - System hang/crash when entering probe mode(ITP) when relocating SMBASE\r
- // Workaround to make default SMRAM UnCachable\r
- //\r
- Status = gDS->SetMemorySpaceAttributes (\r
- (EFI_PHYSICAL_ADDRESS) SMM_DEFAULT_SMBASE,\r
- SMM_DEFAULT_SMBASE_SIZE_BYTES,\r
- EFI_MEMORY_WB\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- mMemCfgDone = TRUE;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-PlatformConfigOnSpiReady (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Function runs in PI-DXE to perform platform specific config when SPI\r
- interface is ready.\r
-\r
-Arguments:\r
- Event - The event that occured.\r
- Context - For EFI compatiblity. Not used.\r
-\r
-Returns:\r
- None.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- VOID *SpiReadyProt = NULL;\r
- EFI_PLATFORM_TYPE Type;\r
- EFI_BOOT_MODE BootMode;\r
-\r
- BootMode = GetBootModeHob ();\r
-\r
- Status = gBS->LocateProtocol (&gEfiSmmSpiReadyProtocolGuid, NULL, &SpiReadyProt);\r
- if (Status != EFI_SUCCESS){\r
- DEBUG ((DEBUG_INFO, "gEfiSmmSpiReadyProtocolGuid triggered but not valid.\n"));\r
- return;\r
- }\r
-\r
- //\r
- // Lock regions SPI flash.\r
- //\r
- PlatformFlashLockPolicy (FALSE);\r
-\r
- //\r
- // Configurations and checks to be done when DXE tracing available.\r
- //\r
-\r
- //\r
- // Platform specific Signal routing.\r
- //\r
-\r
- //\r
- // Skip any signal not needed for recovery and flash update.\r
- //\r
- if (BootMode != BOOT_ON_FLASH_UPDATE && BootMode != BOOT_IN_RECOVERY_MODE) {\r
-\r
- //\r
- // Galileo Platform UART0 support.\r
- //\r
- Type = (EFI_PLATFORM_TYPE)PcdGet16 (PcdPlatformType);\r
- if (Type == Galileo) {\r
- //\r
- // Use MUX to connect out UART0 pins.\r
- //\r
- PlatformInitializeUart0MuxGalileo ();\r
- }\r
-\r
- //\r
- // GalileoGen2 Platform UART0 support.\r
- //\r
- if (Type == GalileoGen2) {\r
- //\r
- // Use route out UART0 pins.\r
- //\r
- PlatformInitializeUart0MuxGalileoGen2 ();\r
- }\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-CreateConfigEvents (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
-Arguments:\r
- None\r
-\r
-Returns:\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_EVENT EventSmmCfg;\r
- EFI_EVENT EventSpiReady;\r
- VOID *RegistrationSmmCfg;\r
- VOID *RegistrationSpiReady;\r
-\r
- //\r
- // Schedule callback for when SmmConfigurationProtocol installed.\r
- //\r
- EventSmmCfg = EfiCreateProtocolNotifyEvent (\r
- &gEfiSmmConfigurationProtocolGuid,\r
- TPL_CALLBACK,\r
- PlatformConfigOnSmmConfigurationProtocol,\r
- NULL,\r
- &RegistrationSmmCfg\r
- );\r
- ASSERT (EventSmmCfg != NULL);\r
-\r
- //\r
- // Schedule callback to setup SPI Flash Policy when SPI interface ready.\r
- //\r
- EventSpiReady = EfiCreateProtocolNotifyEvent (\r
- &gEfiSmmSpiReadyProtocolGuid,\r
- TPL_CALLBACK,\r
- PlatformConfigOnSpiReady,\r
- NULL,\r
- &RegistrationSpiReady\r
- );\r
- ASSERT (EventSpiReady != NULL);\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-Platform init DXE driver for this platform.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include "PlatformInitDxe.h"\r
-#include <Library/PciLib.h>\r
-#include <IndustryStandard/Pci.h>\r
-\r
-VOID\r
-GetQncName (\r
- VOID\r
- )\r
-{\r
- DEBUG ((EFI_D_INFO, "QNC Name: "));\r
- switch (PciRead16 (PCI_LIB_ADDRESS (MC_BUS, MC_DEV, MC_FUN, PCI_DEVICE_ID_OFFSET))) {\r
- case QUARK_MC_DEVICE_ID:\r
- DEBUG ((EFI_D_INFO, "Quark"));\r
- break;\r
- case QUARK2_MC_DEVICE_ID:\r
- DEBUG ((EFI_D_INFO, "Quark2"));\r
- break;\r
- default:\r
- DEBUG ((EFI_D_INFO, "Unknown"));\r
- }\r
-\r
- //\r
- // Revision\r
- //\r
- switch (PciRead8 (PCI_LIB_ADDRESS (MC_BUS, MC_DEV, MC_FUN, PCI_REVISION_ID_OFFSET))) {\r
- case QNC_MC_REV_ID_A0:\r
- DEBUG ((EFI_D_INFO, " - A0 stepping\n"));\r
- break;\r
- default:\r
- DEBUG ((EFI_D_INFO, " - xx\n"));\r
- }\r
-\r
- return;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformInit (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Entry point for the driver.\r
-\r
-Arguments:\r
-\r
- ImageHandle - Image Handle.\r
- SystemTable - EFI System Table.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Function has completed successfully.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- GetQncName();\r
-\r
- //\r
- // Create events for configuration callbacks.\r
- //\r
- CreateConfigEvents ();\r
-\r
- //\r
- // Init Platform LEDs.\r
- //\r
- Status = PlatformLedInit ((EFI_PLATFORM_TYPE)PcdGet16 (PcdPlatformType));\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Platform init DXE driver header file.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _PLATFORM_TYPES_H_\r
-#define _PLATFORM_TYPES_H_\r
-\r
-#include <PiDxe.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/PlatformHelperLib.h>\r
-#include <Library/PlatformPcieHelperLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/I2cLib.h>\r
-#include <Protocol/Variable.h>\r
-#include <Protocol/Cpu.h>\r
-#include <Protocol/PciEnumerationComplete.h>\r
-#include <Protocol/Spi.h>\r
-#include <Protocol/PlatformSmmSpiReady.h>\r
-#include <Protocol/SmmConfiguration.h>\r
-#include <Guid/HobList.h>\r
-#include <IntelQNCRegs.h>\r
-#include <Platform.h>\r
-#include <Pcal9555.h>\r
-#include <PlatformBoards.h>\r
-#include <IohAccess.h>\r
-\r
-#define BLOCK_SIZE_32KB 0x8000\r
-#define BLOCK_SIZE_64KB 0x10000\r
-\r
-//\r
-// Function prototypes for routines private to this driver.\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-CreateConfigEvents (\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformPcal9555Config (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for Quark Platform Init DXE module.\r
-#\r
-# Copyright (c) 2013 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformInitDxe\r
- FILE_GUID = 2E6A521C-F697-402d-9774-98B2B7E140F3\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PlatformInit\r
-\r
-[Sources]\r
- PlatformInitDxe.h\r
- PlatformInitDxe.c\r
- PlatformConfig.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- HobLib\r
- DebugLib\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- DxeServicesTableLib\r
- PlatformHelperLib\r
- PlatformPcieHelperLib\r
- DxeServicesLib\r
- IntelQNCLib\r
- QNCAccessLib\r
- BaseMemoryLib\r
- I2cLib\r
-\r
-[Protocols]\r
- gEfiFirmwareVolumeBlockProtocolGuid\r
- gEfiCpuArchProtocolGuid\r
- gEfiSmmConfigurationProtocolGuid\r
- gEfiSmmSpiReadyProtocolGuid\r
-\r
-[Pcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType\r
-\r
-[Depex]\r
- TRUE\r
-\r
+++ /dev/null
-/** @file\r
-This is the driver that locates the MemoryConfigurationData HOB, if it\r
-exists, and saves the data to nvRAM.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-\r
-#include <Guid/MemoryConfigData.h>\r
-#include <Guid/DebugMask.h>\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SaveMemoryConfigEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- This is the standard EFI driver point that detects whether there is a\r
- MemoryConfigurationData HOB and, if so, saves its data to nvRAM.\r
-\r
- Arguments:\r
- ImageHandle - Handle for the image of this driver\r
- SystemTable - Pointer to the EFI System Table\r
-\r
- Returns:\r
- EFI_SUCCESS - if the data is successfully saved or there was no data\r
- EFI_NOT_FOUND - if the HOB list could not be located.\r
- EFI_UNLOAD_IMAGE - It is not success\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- VOID *HobList;\r
- EFI_HOB_GUID_TYPE *GuidHob;\r
- VOID *HobData;\r
- VOID *VariableData;\r
- UINTN DataSize;\r
- UINTN BufferSize;\r
-\r
- DataSize = 0;\r
- VariableData = NULL;\r
- GuidHob = NULL;\r
- HobList = NULL;\r
- HobData = NULL;\r
- Status = EFI_UNSUPPORTED;\r
-\r
- //\r
- // Get the HOB list. If it is not present, then ASSERT.\r
- //\r
- HobList = GetHobList ();\r
- ASSERT (HobList != NULL);\r
-\r
- //\r
- // Search for the Memory Configuration GUID HOB. If it is not present, then\r
- // there's nothing we can do. It may not exist on the update path.\r
- //\r
- GuidHob = GetNextGuidHob (&gEfiMemoryConfigDataGuid, HobList);\r
- if (GuidHob != NULL) {\r
- HobData = GET_GUID_HOB_DATA (GuidHob);\r
- DataSize = GET_GUID_HOB_DATA_SIZE (GuidHob);\r
- //\r
- // Use the HOB to save Memory Configuration Data\r
- //\r
- BufferSize = DataSize;\r
- VariableData = AllocatePool (BufferSize);\r
- ASSERT (VariableData != NULL);\r
- Status = gRT->GetVariable (\r
- EFI_MEMORY_CONFIG_DATA_NAME,\r
- &gEfiMemoryConfigDataGuid,\r
- NULL,\r
- &BufferSize,\r
- VariableData\r
- );\r
- if (Status == EFI_BUFFER_TOO_SMALL) {\r
- gBS->FreePool (VariableData);\r
- VariableData = AllocatePool (BufferSize);\r
- ASSERT (VariableData != NULL);\r
- Status = gRT->GetVariable (\r
- EFI_MEMORY_CONFIG_DATA_NAME,\r
- &gEfiMemoryConfigDataGuid,\r
- NULL,\r
- &BufferSize,\r
- VariableData\r
- );\r
- }\r
-\r
- if (EFI_ERROR(Status) || BufferSize != DataSize || CompareMem (HobData, VariableData, DataSize) != 0) {\r
- Status = gRT->SetVariable (\r
- EFI_MEMORY_CONFIG_DATA_NAME,\r
- &gEfiMemoryConfigDataGuid,\r
- (EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS),\r
- DataSize,\r
- HobData\r
- );\r
- ASSERT((Status == EFI_SUCCESS) || (Status == EFI_OUT_OF_RESOURCES));\r
- }\r
-\r
- gBS->FreePool (VariableData);\r
- }\r
-\r
- //\r
- // This driver does not produce any protocol services, so always unload it.\r
- //\r
- return Status;\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for SaveMemoryConfig module\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SaveMemoryConfig\r
- FILE_GUID = 0F99E33C-CA0C-4aa2-887D-B57EC9050278\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = SaveMemoryConfigEntryPoint\r
-\r
-[sources]\r
- SaveMemoryConfig.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- MemoryAllocationLib\r
- BaseMemoryLib\r
- UefiRuntimeServicesTableLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- HobLib\r
-\r
-[Protocols]\r
-\r
-[Guids]\r
- gEfiGenericVariableGuid\r
- gEfiMemoryConfigDataGuid\r
-\r
-[Depex]\r
- gEdkiiVariableLockProtocolGuid AND\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-\r
-#include <PiDxe.h>\r
-#include <IntelQNCDxe.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-#include <Guid/MdeModuleHii.h>\r
-#include <Protocol/Smbios.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/DiskInfo.h>\r
-#include <Protocol/PlatformPolicy.h>\r
-#include <Protocol/MpService.h>\r
-\r
-#include <Protocol/HiiString.h>\r
-#include <Protocol/HiiDatabase.h>\r
-#include <Protocol/HiiConfigRouting.h>\r
-#include <Protocol/HiiConfigAccess.h>\r
-\r
-#include <Protocol/IdeControllerInit.h>\r
-#include <Protocol/PciIo.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/HiiLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PrintLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/S3IoLib.h>\r
-#include <Library/S3PciLib.h>\r
-#include <Library/DevicePathLib.h>\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for DxePlatform module.\r
-#\r
-# This driver initializes platform configuration setting and installs several platform policy potocols.\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = DxePlatform\r
- FILE_GUID = DAA55048-BC3F-4dd9-999B-F58ABF2BBFCC\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = DxePlatformDriverEntry\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- KeyboardLayout.c\r
- QNCRegTable.c\r
- processor.c\r
- SetupPlatform.c\r
- SetupPlatform.h\r
- Strings.uni\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- IntelQNCLib\r
- PcdLib\r
- PrintLib\r
- MemoryAllocationLib\r
- BaseMemoryLib\r
- S3BootScriptLib\r
- DebugLib\r
- UefiRuntimeServicesTableLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- BaseLib\r
- S3IoLib\r
- S3PciLib\r
- HiiLib\r
- HobLib\r
- PciLib\r
- UefiLib\r
-\r
-[Guids]\r
-\r
-[Protocols]\r
- gEfiPlatformPolicyProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiHiiDatabaseProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiHiiConfigAccessProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiHiiConfigRoutingProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdRcbaMmioBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkAgent0IR\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkAgent1IR\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkAgent2IR\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkAgent3IR\r
-\r
-[Depex]\r
- # AND EFI_SDRAM_MEMORY_SETUP_PROTOCOL_GUID AND\r
- gEfiVariableArchProtocolGuid AND gEfiVariableWriteArchProtocolGuid AND gEfiHiiDatabaseProtocolGuid AND gPcdProtocolGuid\r
+++ /dev/null
-/** @file\r
-Example code to register customized keyboard layout to HII database.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-//\r
-// Define "`" as Non-spacing key to switch "a","u","i","o","e"\r
-//\r
-#define ENABLE_NS_KEY 1\r
-\r
-#ifdef ENABLE_NS_KEY\r
-#define KEYBOARD_KEY_COUNT (104 + 5)\r
-#else\r
-#define KEYBOARD_KEY_COUNT 104\r
-#endif\r
-\r
-#pragma pack (1)\r
-typedef struct {\r
- //\r
- // This 4-bytes total array length is required by PreparePackageList()\r
- //\r
- UINT32 Length;\r
-\r
- //\r
- // Keyboard Layout package definition\r
- //\r
- EFI_HII_PACKAGE_HEADER PackageHeader;\r
- UINT16 LayoutCount;\r
-\r
- //\r
- // EFI_HII_KEYBOARD_LAYOUT\r
- //\r
- UINT16 LayoutLength;\r
- EFI_GUID Guid;\r
- UINT32 LayoutDescriptorStringOffset;\r
- UINT8 DescriptorCount;\r
- EFI_KEY_DESCRIPTOR KeyDescriptor[KEYBOARD_KEY_COUNT];\r
- UINT16 DescriptionCount; // EFI_DESCRIPTION_STRING_BUNDLE\r
- CHAR16 Language[5]; // RFC4646 Language Code: "en-US"\r
- CHAR16 Space;\r
- CHAR16 DescriptionString[17]; // Description: "English Keyboard"\r
-} KEYBOARD_LAYOUT_PACK_BIN;\r
-#pragma pack()\r
-\r
-#define KEYBOARD_LAYOUT_PACKAGE_GUID \\r
- { \\r
- 0xd66f7b7a, 0x5e06, 0x49f3, { 0xa1, 0xcf, 0x12, 0x8d, 0x4, 0x86, 0xc2, 0x7c } \\r
- }\r
-\r
-#define KEYBOARD_LAYOUT_KEY_GUID \\r
- { \\r
- 0xd9db96f4, 0xff47, 0x4eb6, { 0x8a, 0x4, 0x79, 0x5b, 0x56, 0x87, 0xb, 0x4e } \\r
- }\r
-\r
-EFI_GUID mKeyboardLayoutPackageGuid = KEYBOARD_LAYOUT_PACKAGE_GUID;\r
-EFI_GUID mKeyboardLayoutKeyGuid = KEYBOARD_LAYOUT_KEY_GUID;\r
-\r
-KEYBOARD_LAYOUT_PACK_BIN mKeyboardLayoutBin = {\r
- sizeof (KEYBOARD_LAYOUT_PACK_BIN), // Binary size\r
-\r
- //\r
- // EFI_HII_PACKAGE_HEADER\r
- //\r
- {\r
- sizeof (KEYBOARD_LAYOUT_PACK_BIN) - sizeof (UINT32),\r
- EFI_HII_PACKAGE_KEYBOARD_LAYOUT\r
- },\r
- 1, // LayoutCount\r
- sizeof (KEYBOARD_LAYOUT_PACK_BIN) - sizeof (UINT32) - sizeof (EFI_HII_PACKAGE_HEADER) - sizeof (UINT16), // LayoutLength\r
- KEYBOARD_LAYOUT_KEY_GUID, // KeyGuid\r
- sizeof (UINT16) + sizeof (EFI_GUID) + sizeof (UINT32) + sizeof (UINT8) + (KEYBOARD_KEY_COUNT * sizeof (EFI_KEY_DESCRIPTOR)), // LayoutDescriptorStringOffset\r
- KEYBOARD_KEY_COUNT, // DescriptorCount\r
- {\r
- //\r
- // EFI_KEY_DESCRIPTOR\r
- //\r
- {EfiKeyC1, 'a', 'A', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyB5, 'b', 'B', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyB3, 'c', 'C', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyC3, 'd', 'D', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD3, 'e', 'E', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyC4, 'f', 'F', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyC5, 'g', 'G', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyC6, 'h', 'H', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD8, 'i', 'I', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyC7, 'j', 'J', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyC8, 'k', 'K', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyC9, 'l', 'L', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyB7, 'm', 'M', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyB6, 'n', 'N', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD9, 'o', 'O', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD10, 'p', 'P', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD1, 'q', 'Q', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD4, 'r', 'R', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyC2, 's', 'S', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD5, 't', 'T', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD7, 'u', 'U', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyB4, 'v', 'V', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD2, 'w', 'W', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyB2, 'x', 'X', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD6, 'y', 'Y', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyB1, 'z', 'Z', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyE1, '1', '!', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE2, '2', '@', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE3, '3', '#', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE4, '4', '$', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE5, '5', '%', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE6, '6', '^', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE7, '7', '&', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE8, '8', '*', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE9, '9', '(', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE10, '0', ')', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyEnter, 0x0d, 0x0d, 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeyEsc, 0x1b, 0x1b, 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeyBackSpace, 0x08, 0x08, 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeyTab, 0x09, 0x09, 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeySpaceBar, ' ', ' ', 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeyE11, '-', '_', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyE12, '=', '+', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyD11, '[', '{', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyD12, ']', '}', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyD13, '\\', '|', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyC10, ';', ':', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyC11, '\'', '"', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
-\r
-#ifdef ENABLE_NS_KEY\r
- //\r
- // Non-Spacing key example\r
- //\r
- {EfiKeyE0, 0, 0, 0, 0, EFI_NS_KEY_MODIFIER, 0},\r
- {EfiKeyC1, 0x00E2, 0x00C2, 0, 0, EFI_NS_KEY_DEPENDENCY_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD3, 0x00EA, 0x00CA, 0, 0, EFI_NS_KEY_DEPENDENCY_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD8, 0x00EC, 0x00CC, 0, 0, EFI_NS_KEY_DEPENDENCY_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD9, 0x00F4, 0x00D4, 0, 0, EFI_NS_KEY_DEPENDENCY_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
- {EfiKeyD7, 0x00FB, 0x00CB, 0, 0, EFI_NS_KEY_DEPENDENCY_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_CAPS_LOCK},\r
-#else\r
- {EfiKeyE0, '`', '~', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
-#endif\r
-\r
- {EfiKeyB8, ',', '<', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyB9, '.', '>', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyB10, '/', '?', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT},\r
- {EfiKeyCapsLock, 0x00, 0x00, 0, 0, EFI_CAPS_LOCK_MODIFIER, 0},\r
- {EfiKeyF1, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_ONE_MODIFIER, 0},\r
- {EfiKeyF2, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_TWO_MODIFIER, 0},\r
- {EfiKeyF3, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_THREE_MODIFIER, 0},\r
- {EfiKeyF4, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_FOUR_MODIFIER, 0},\r
- {EfiKeyF5, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_FIVE_MODIFIER, 0},\r
- {EfiKeyF6, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_SIX_MODIFIER, 0},\r
- {EfiKeyF7, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_SEVEN_MODIFIER, 0},\r
- {EfiKeyF8, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_EIGHT_MODIFIER, 0},\r
- {EfiKeyF9, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_NINE_MODIFIER, 0},\r
- {EfiKeyF10, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_TEN_MODIFIER, 0},\r
- {EfiKeyF11, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_ELEVEN_MODIFIER, 0},\r
- {EfiKeyF12, 0x00, 0x00, 0, 0, EFI_FUNCTION_KEY_TWELVE_MODIFIER, 0},\r
- {EfiKeyPrint, 0x00, 0x00, 0, 0, EFI_PRINT_MODIFIER, 0},\r
- {EfiKeySLck, 0x00, 0x00, 0, 0, EFI_SCROLL_LOCK_MODIFIER, 0},\r
- {EfiKeyPause, 0x00, 0x00, 0, 0, EFI_PAUSE_MODIFIER, 0},\r
- {EfiKeyIns, 0x00, 0x00, 0, 0, EFI_INSERT_MODIFIER, 0},\r
- {EfiKeyHome, 0x00, 0x00, 0, 0, EFI_HOME_MODIFIER, 0},\r
- {EfiKeyPgUp, 0x00, 0x00, 0, 0, EFI_PAGE_UP_MODIFIER, 0},\r
- {EfiKeyDel, 0x00, 0x00, 0, 0, EFI_DELETE_MODIFIER, 0},\r
- {EfiKeyEnd, 0x00, 0x00, 0, 0, EFI_END_MODIFIER, 0},\r
- {EfiKeyPgDn, 0x00, 0x00, 0, 0, EFI_PAGE_DOWN_MODIFIER, 0},\r
- {EfiKeyRightArrow, 0x00, 0x00, 0, 0, EFI_RIGHT_ARROW_MODIFIER, 0},\r
- {EfiKeyLeftArrow, 0x00, 0x00, 0, 0, EFI_LEFT_ARROW_MODIFIER, 0},\r
- {EfiKeyDownArrow, 0x00, 0x00, 0, 0, EFI_DOWN_ARROW_MODIFIER, 0},\r
- {EfiKeyUpArrow, 0x00, 0x00, 0, 0, EFI_UP_ARROW_MODIFIER, 0},\r
- {EfiKeyNLck, 0x00, 0x00, 0, 0, EFI_NUM_LOCK_MODIFIER, 0},\r
- {EfiKeySlash, '/', '/', 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeyAsterisk, '*', '*', 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeyMinus, '-', '-', 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeyPlus, '+', '+', 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeyEnter, 0x0d, 0x0d, 0, 0, EFI_NULL_MODIFIER, 0},\r
- {EfiKeyOne, '1', '1', 0, 0, EFI_END_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeyTwo, '2', '2', 0, 0, EFI_DOWN_ARROW_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeyThree, '3', '3', 0, 0, EFI_PAGE_DOWN_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeyFour, '4', '4', 0, 0, EFI_LEFT_ARROW_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeyFive, '5', '5', 0, 0, EFI_NULL_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeySix, '6', '6', 0, 0, EFI_RIGHT_ARROW_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeySeven, '7', '7', 0, 0, EFI_HOME_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeyEight, '8', '8', 0, 0, EFI_UP_ARROW_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeyNine, '9', '9', 0, 0, EFI_PAGE_UP_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeyZero, '0', '0', 0, 0, EFI_INSERT_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeyPeriod, '.', '.', 0, 0, EFI_DELETE_MODIFIER, EFI_AFFECTED_BY_STANDARD_SHIFT | EFI_AFFECTED_BY_NUM_LOCK},\r
- {EfiKeyA4, 0x00, 0x00, 0, 0, EFI_MENU_MODIFIER, 0},\r
- {EfiKeyLCtrl, 0, 0, 0, 0, EFI_LEFT_CONTROL_MODIFIER, 0},\r
- {EfiKeyLShift, 0, 0, 0, 0, EFI_LEFT_SHIFT_MODIFIER, 0},\r
- {EfiKeyLAlt, 0, 0, 0, 0, EFI_LEFT_ALT_MODIFIER, 0},\r
- {EfiKeyA0, 0, 0, 0, 0, EFI_LEFT_LOGO_MODIFIER, 0},\r
- {EfiKeyRCtrl, 0, 0, 0, 0, EFI_RIGHT_CONTROL_MODIFIER, 0},\r
- {EfiKeyRShift, 0, 0, 0, 0, EFI_RIGHT_SHIFT_MODIFIER, 0},\r
- {EfiKeyA2, 0, 0, 0, 0, EFI_RIGHT_ALT_MODIFIER, 0},\r
- {EfiKeyA3, 0, 0, 0, 0, EFI_RIGHT_LOGO_MODIFIER, 0},\r
- },\r
- 1, // DescriptionCount\r
- {'e', 'n', '-', 'U', 'S'}, // RFC4646 language code\r
- ' ', // Space\r
- {'E', 'n', 'g', 'l', 'i', 's', 'h', ' ', 'K', 'e', 'y', 'b', 'o', 'a', 'r', 'd', '\0'}, // DescriptionString[17]\r
-};\r
-\r
-extern EFI_HANDLE mImageHandle;\r
-\r
-EFI_STATUS\r
-InitKeyboardLayout (\r
- VOID\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- Install keyboard layout package and set current keyboard layout.\r
-\r
- Arguments:\r
- None.\r
-\r
- Returns:\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_HII_DATABASE_PROTOCOL *HiiDatabase;\r
- EFI_HII_HANDLE HiiHandle;\r
-\r
- //\r
- // Locate Hii database protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiHiiDatabaseProtocolGuid,\r
- NULL,\r
- (VOID**)&HiiDatabase\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Install Keyboard Layout package to HII database\r
- //\r
- HiiHandle = HiiAddPackages (\r
- &mKeyboardLayoutPackageGuid,\r
- mImageHandle,\r
- &mKeyboardLayoutBin,\r
- NULL\r
- );\r
- if (HiiHandle == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- //\r
- // Set current keyboard layout\r
- //\r
- Status = HiiDatabase->SetKeyboardLayout (HiiDatabase, &mKeyboardLayoutKeyGuid);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-Register initialization table for Ich.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-VOID\r
-PlatformInitQNCRegs (\r
- VOID\r
- )\r
-{\r
- //\r
- // All devices on bus 0.\r
- // Device 0:\r
- // FNC 0: Host Bridge\r
- // Device 20:\r
- // FNC 0: IOSF2AHB Bridge\r
- // Device 21:\r
- // FNC 0: IOSF2AHB Bridge\r
- // Device 23:\r
- // FNC 0: PCIe Port 0\r
- // Device 24:\r
- // FNC 0: PCIe Port 1\r
-\r
- // Device 31:\r
- // FNC 0: PCI-LPC Bridge\r
- //\r
- S3PciWrite32 (PCI_LIB_ADDRESS (PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, PCI_FUNCTION_NUMBER_QNC_LPC, R_QNC_LPC_FWH_BIOS_DEC),\r
- B_QNC_LPC_FWH_BIOS_DEC_F0 | B_QNC_LPC_FWH_BIOS_DEC_F8 |\r
- B_QNC_LPC_FWH_BIOS_DEC_E0 | B_QNC_LPC_FWH_BIOS_DEC_E8 |\r
- B_QNC_LPC_FWH_BIOS_DEC_D0 | B_QNC_LPC_FWH_BIOS_DEC_D8 |\r
- B_QNC_LPC_FWH_BIOS_DEC_C0 | B_QNC_LPC_FWH_BIOS_DEC_C8\r
- );\r
-\r
- //\r
- // Program SCI Interrupt for IRQ9\r
- //\r
- S3PciWrite8 (PCI_LIB_ADDRESS (PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, PCI_FUNCTION_NUMBER_QNC_LPC, R_QNC_LPC_ACTL),\r
- V_QNC_LPC_ACTL_SCIS_IRQ9\r
- );\r
-\r
- //\r
- // Program Quark Interrupt Route Registers\r
- //\r
- S3MmioWrite16 ((UINTN)PcdGet64(PcdRcbaMmioBaseAddress) + R_QNC_RCRB_AGENT0IR,\r
- PcdGet16(PcdQuarkAgent0IR)\r
- );\r
- S3MmioWrite16 ((UINTN)PcdGet64(PcdRcbaMmioBaseAddress) + R_QNC_RCRB_AGENT1IR,\r
- PcdGet16(PcdQuarkAgent1IR)\r
- );\r
- S3MmioWrite16 ((UINTN)PcdGet64(PcdRcbaMmioBaseAddress) + R_QNC_RCRB_AGENT2IR,\r
- PcdGet16(PcdQuarkAgent2IR)\r
- );\r
- S3MmioWrite16 ((UINTN)PcdGet64(PcdRcbaMmioBaseAddress) + R_QNC_RCRB_AGENT3IR,\r
- PcdGet16(PcdQuarkAgent3IR)\r
- );\r
-\r
- //\r
- // Program SVID and SID for QNC PCI devices. In order to boost performance, we\r
- // combine two 16 bit PCI_WRITE into one 32 bit PCI_WRITE. The programmed LPC SVID\r
- // will reflect on all internal devices's SVID registers\r
- //\r
- S3PciWrite32 (PCI_LIB_ADDRESS (PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, PCI_FUNCTION_NUMBER_QNC_LPC, R_EFI_PCI_SVID),\r
- (UINT32)(V_INTEL_VENDOR_ID + (QUARK_V_LPC_DEVICE_ID_0 << 16))\r
- );\r
-\r
- //\r
- // Write once on Element Self Description Register before OS boot\r
- //\r
- QNCMmio32And (PcdGet64(PcdRcbaMmioBaseAddress), 0x04, 0xFF00FFFF);\r
-\r
- return;\r
-}\r
+++ /dev/null
-/** @file\r
-Platform Initialization Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SetupPlatform.h"\r
-#include <Library/HobLib.h>\r
-\r
-EFI_HANDLE mImageHandle = NULL;\r
-\r
-EFI_HII_DATABASE_PROTOCOL *mHiiDataBase = NULL;\r
-EFI_HII_CONFIG_ROUTING_PROTOCOL *mHiiConfigRouting = NULL;\r
-\r
-UINT8 mSmbusRsvdAddresses[PLATFORM_NUM_SMBUS_RSVD_ADDRESSES] = {\r
- SMBUS_ADDR_CH_A_1,\r
- SMBUS_ADDR_CK505,\r
- SMBUS_ADDR_THERMAL_SENSOR1,\r
- SMBUS_ADDR_THERMAL_SENSOR2\r
-};\r
-\r
-EFI_PLATFORM_POLICY_PROTOCOL mPlatformPolicyData = {\r
- PLATFORM_NUM_SMBUS_RSVD_ADDRESSES,\r
- mSmbusRsvdAddresses\r
-};\r
-\r
-EFI_STATUS\r
-DxePlatformDriverEntry (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- This is the standard EFI driver point for the D845GRgPlatform Driver. This\r
- driver is responsible for setting up any platform specific policy or\r
- initialization information.\r
-\r
- Arguments:\r
- ImageHandle - Handle for the image of this driver\r
- SystemTable - Pointer to the EFI System Table\r
-\r
- Returns:\r
- EFI_SUCCESS - Policy decisions set\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE Handle;\r
-\r
- S3BootScriptSaveInformationAsciiString (\r
- "SetupDxeEntryBegin"\r
- );\r
-\r
- mImageHandle = ImageHandle;\r
-\r
- Status = gBS->LocateProtocol (&gEfiHiiDatabaseProtocolGuid, NULL, (VOID**)&mHiiDataBase);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->LocateProtocol (&gEfiHiiConfigRoutingProtocolGuid, NULL, (VOID**)&mHiiConfigRouting);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Initialize keyboard layout\r
- //\r
- Status = InitKeyboardLayout ();\r
-\r
- //\r
- // Initialize ICH registers\r
- //\r
- PlatformInitQNCRegs();\r
-\r
- ProducePlatformCpuData ();\r
-\r
- //\r
- // Install protocol to to allow access to this Policy.\r
- //\r
- Handle = NULL;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Handle,\r
- &gEfiPlatformPolicyProtocolGuid, &mPlatformPolicyData,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- S3BootScriptSaveInformationAsciiString (\r
- "SetupDxeEntryEnd"\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Header file for Platform Initialization Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _SETUP_PLATFORM_H\r
-#define _SETUP_PLATFORM_H\r
-\r
-//\r
-// Data\r
-//\r
-#define PLATFORM_NUM_SMBUS_RSVD_ADDRESSES 4\r
-#define VAR_OFFSET(Field) ((UINT16) ((UINTN) &(((SYSTEM_CONFIGURATION *) 0)->Field)))\r
-#define QUESTION_ID(Field) (VAR_OFFSET (Field) + 1)\r
-\r
-#define SMBUS_ADDR_CH_A_1 0xA0\r
-#define SMBUS_ADDR_CK505 0xD2\r
-#define SMBUS_ADDR_THERMAL_SENSOR1 0x4C\r
-#define SMBUS_ADDR_THERMAL_SENSOR2 0x4D\r
-\r
-///\r
-/// HII specific Vendor Device Path Node definition.\r
-///\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- VENDOR_DEVICE_PATH VendorDevicePath;\r
- UINT16 UniqueId;\r
-} HII_VENDOR_DEVICE_PATH_NODE;\r
-\r
-///\r
-/// HII specific Vendor Device Path definition.\r
-///\r
-typedef struct {\r
- HII_VENDOR_DEVICE_PATH_NODE Node;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} HII_VENDOR_DEVICE_PATH;\r
-\r
-#pragma pack()\r
-\r
-//\r
-// Prototypes\r
-//\r
-VOID\r
-ProducePlatformCpuData (\r
- VOID\r
- );\r
-\r
-VOID\r
-PlatformInitQNCRegs (\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-InitKeyboardLayout (\r
- VOID\r
- );\r
-\r
-//\r
-// Global externs\r
-//\r
-extern UINT8 UefiSetupDxeStrings[];\r
-\r
-extern EFI_HII_DATABASE_PROTOCOL *mHiiDataBase;\r
-extern EFI_HII_CONFIG_ROUTING_PROTOCOL *mHiiConfigRouting;\r
-\r
-#endif\r
+++ /dev/null
-// /** @file\r
-// String definitions for Sample Setup formset.\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-#langdef fr-FR "Français"\r
-#langdef es-ES "Español"\r
-\r
-#string STR_LGA775 #language en-US "L775"\r
-#string STR_LGA775 #language fr-FR "L775"\r
-#string STR_LGA775 #language es-ES "L775"\r
-\r
-\r
-// Enable or Disable\r
-#string STR_ENABLE #language en-US "Enable"\r
-#string STR_ENABLE #language fr-FR "Activé"\r
-#string STR_ENABLE #language es-ES "Activada"\r
-\r
-#string STR_DISABLE #language en-US "Disable"\r
-#string STR_DISABLE #language fr-FR "Désactivé"\r
-#string STR_DISABLE #language es-ES "Desactivada"\r
-\r
-#string STR_AUTO #language en-US "Auto"\r
-#string STR_AUTO #language fr-FR "Auto"\r
-#string STR_AUTO #language es-ES "Auto"\r
-\r
-// Unknown\r
-#string STR_UNKNOWN #language en-US "Unknown"\r
-#string STR_UNKNOWN #language fr-FR "Unknown"\r
-#string STR_UNKNOWN #language es-ES "Unknown"\r
-\r
-\r
-// NULL String\r
-#string STR_NULL_STRING #language en-US ""\r
-\r
-#string STR_VAR_TOTAL_MEMORY_SIZE #language en-US "54"\r
-\r
-#string VAR_EQ_CONFIG_MODE_NAME #language en-US "67"\r
-// End of file\r
+++ /dev/null
-/** @file\r
-Platform CPU Data\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SetupPlatform.h"\r
-\r
-\r
-#define NUMBER_OF_PACKAGES 1\r
-\r
-CHAR16 *SocketNames[NUMBER_OF_PACKAGES];\r
-CHAR16 *AssetTags[NUMBER_OF_PACKAGES];\r
-\r
-CHAR16 EmptyString[] = L" ";\r
-CHAR16 SocketString[] = L"LGA775";\r
-\r
-VOID\r
-ProducePlatformCpuData (\r
- VOID\r
- )\r
-{\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < NUMBER_OF_PACKAGES; Index++) {\r
-\r
- //\r
- // The String Package of a module is registered together with all IFR packages.\r
- // So we just arbitrarily pick a package GUID that is always installed to get the string.\r
- //\r
- AssetTags[Index] = EmptyString;\r
- SocketNames[Index] = SocketString;\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-\r
-#include <FrameworkDxe.h>\r
-#include <IndustryStandard/SmBios.h>\r
-#include <Protocol/Smbios.h>\r
-#include <Guid/MdeModuleHii.h>\r
-#include <Guid/DataHubRecords.h>\r
-\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/HiiLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/UefiLib.h>\r
-\r
-extern EFI_HII_HANDLE gHiiHandle;\r
-#endif\r
+++ /dev/null
-// /** @file\r
-// System Manufacturer Information\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-\r
-/=#\r
-\r
-#string STR_MISC_BASE_BOARD_MANUFACTURER #language en-US "Intel Corp."\r
-#string STR_MISC_BASE_BOARD_PRODUCT_NAME #language en-US "QUARK"\r
-#string STR_MISC_BASE_BOARD_VERSION #language en-US "FAB-D"\r
-#string STR_MISC_BASE_BOARD_SERIAL_NUMBER #language en-US "XXXXXXXXXXXX"\r
-#string STR_MISC_BASE_BOARD_ASSET_TAG #language en-US "Base Board Asset Tag"\r
-#string STR_MISC_BASE_BOARD_CHASSIS_LOCATION #language en-US "Part Component"\r
-\r
+++ /dev/null
-/** @file\r
-Type 2: Base Board Information.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "SmbiosMisc.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_BASE_BOARD_MANUFACTURER_DATA, MiscBaseBoardManufacturer)\r
-= {\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_MANUFACTURER),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_PRODUCT_NAME),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_VERSION),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_SERIAL_NUMBER),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_ASSET_TAG),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_CHASSIS_LOCATION),\r
- { // BaseBoardFeatureFlags\r
- 1, // Motherboard\r
- 0, // RequiresDaughterCard\r
- 0, // Removable\r
- 1, // Replaceable,\r
- 0, // HotSwappable\r
- 0, // Reserved\r
- },\r
- EfiBaseBoardTypeUnknown, // BaseBoardType\r
- { // BaseBoardChassisLink\r
- EFI_MISC_SUBCLASS_GUID, // ProducerName\r
- 1, // Instance\r
- 1, // SubInstance\r
- },\r
- 0, // BaseBoardNumberLinks\r
- { // LinkN\r
- EFI_MISC_SUBCLASS_GUID, // ProducerName\r
- 1, // Instance\r
- 1, // SubInstance\r
- },\r
-};\r
+++ /dev/null
-/** @file\r
-Base Board Information boot time changes.\r
-Misc. subclass type 4.\r
-SMBIOS type 2.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "SmbiosMisc.h"\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscBaseBoardManufacturer (Type 2).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscBaseBoardManufacturer)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN ManuStrLen;\r
- UINTN ProductStrLen;\r
- UINTN VerStrLen;\r
- UINTN AssertTagStrLen;\r
- UINTN SerialNumStrLen;\r
- UINTN ChassisStrLen;\r
- EFI_STATUS Status;\r
- EFI_STRING Manufacturer;\r
- EFI_STRING Product;\r
- EFI_STRING Version;\r
- EFI_STRING SerialNumber;\r
- EFI_STRING AssertTag;\r
- EFI_STRING Chassis;\r
- STRING_REF TokenToGet;\r
- STRING_REF TokenToUpdate;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE2 *SmbiosRecord;\r
- EFI_MISC_BASE_BOARD_MANUFACTURER *ForType2InputData;\r
- UINTN TypeStringSize;\r
- CHAR16 TypeString[SMBIOS_STRING_MAX_LENGTH];\r
-\r
- ForType2InputData = (EFI_MISC_BASE_BOARD_MANUFACTURER *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_MANUFACTURER);\r
- Manufacturer = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- ManuStrLen = StrLen(Manufacturer);\r
- if (ManuStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- StrCpy (TypeString, L"");\r
- TypeStringSize = PcdGetSize (PcdPlatformTypeName);\r
- if (TypeStringSize > 0 && TypeStringSize <= sizeof (TypeString)) {\r
- CopyMem (TypeString, PcdGetPtr (PcdPlatformTypeName), TypeStringSize);\r
- }\r
- if (StrLen (TypeString) == 0) {\r
- StrCpy (TypeString, L"Unknown");\r
- }\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_BASE_BOARD_PRODUCT_NAME);\r
- HiiSetString (mHiiHandle, TokenToUpdate, TypeString, NULL);\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_PRODUCT_NAME);\r
- Product = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- ProductStrLen = StrLen(TypeString);\r
- if (ProductStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_VERSION);\r
- Version = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- VerStrLen = StrLen(Version);\r
- if (VerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_SERIAL_NUMBER);\r
- SerialNumber = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- SerialNumStrLen = StrLen(SerialNumber);\r
- if (SerialNumStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_ASSET_TAG);\r
- AssertTag = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- AssertTagStrLen = StrLen(AssertTag);\r
- if (AssertTagStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_CHASSIS_LOCATION);\r
- Chassis = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- ChassisStrLen = StrLen(Chassis);\r
- if (ChassisStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE3) + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1 + ChassisStrLen +1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE3) + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1 + ChassisStrLen +1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_BASEBOARD_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE2);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- //\r
- // Manu will be the 1st optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Manufacturer = 1;\r
- //\r
- // ProductName will be the 2st optional string following the formatted structure.\r
- //\r
- SmbiosRecord->ProductName = 2;\r
- //\r
- // Version will be the 3rd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Version = 3;\r
- //\r
- // SerialNumber will be the 4th optional string following the formatted structure.\r
- //\r
- SmbiosRecord->SerialNumber = 4;\r
- //\r
- // AssertTag will be the 5th optional string following the formatted structure.\r
- //\r
- SmbiosRecord->AssetTag = 5;\r
-\r
- //\r
- // LocationInChassis will be the 6th optional string following the formatted structure.\r
- //\r
- SmbiosRecord->LocationInChassis = 6;\r
- SmbiosRecord->FeatureFlag = (*(BASE_BOARD_FEATURE_FLAGS*)&(ForType2InputData->BaseBoardFeatureFlags));\r
- SmbiosRecord->ChassisHandle = 0;\r
- SmbiosRecord->BoardType = (UINT8)ForType2InputData->BaseBoardType;\r
- SmbiosRecord->NumberOfContainedObjectHandles = 0;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- //\r
- // Since we fill NumberOfContainedObjectHandles = 0 for simple, just after this filed to fill string\r
- //\r
- //OptionalStrStart -= 2;\r
- UnicodeStrToAsciiStr(Manufacturer, OptionalStrStart);\r
- UnicodeStrToAsciiStr(Product, OptionalStrStart + ManuStrLen + 1);\r
- UnicodeStrToAsciiStr(Version, OptionalStrStart + ManuStrLen + 1 + ProductStrLen + 1);\r
- UnicodeStrToAsciiStr(SerialNumber, OptionalStrStart + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1);\r
- UnicodeStrToAsciiStr(AssertTag, OptionalStrStart + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1);\r
- UnicodeStrToAsciiStr(Chassis, OptionalStrStart + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
-\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// /** @file\r
-// BIOS vendor information.\r
-// Misc. subclass type 2.\r
-// SMBIOS type 0.\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-\r
-\r
-/=#\r
-\r
-#string STR_MISC_BIOS_VENDOR #language en-US "Intel Corp."\r
-#string STR_MISC_BIOS_VERSION #language en-US "BIOS Version"\r
-#string STR_MISC_BIOS_RELEASE_DATE #language en-US "11/03/2015"\r
+++ /dev/null
-/** @file\r
-BIOS vendor information static data.\r
-Misc. subclass type 2.\r
-SMBIOS type 0.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_BIOS_VENDOR, MiscBiosVendor) = {\r
- STRING_TOKEN (STR_MISC_BIOS_VENDOR), // BiosVendor\r
- STRING_TOKEN (STR_MISC_BIOS_VERSION), // BiosVersion\r
- STRING_TOKEN (STR_MISC_BIOS_RELEASE_DATE), // BiosReleaseDate\r
- 0xE0000, // BiosStartingAddress\r
- { // BiosPhysicalDeviceSize\r
- 2, // Value\r
- 20, // Exponent\r
- },\r
- { // BiosCharacteristics1\r
- 0, // Reserved1 :2\r
- 0, // Unknown :1\r
- 0, // BiosCharacteristicsNotSupported :1\r
- 0, // IsaIsSupported :1\r
- 0, // McaIsSupported :1\r
-\r
- 0, // EisaIsSupported :1\r
- 1, // PciIsSupported :1\r
- 0, // PcmciaIsSupported :1\r
- 0, // PlugAndPlayIsSupported :1\r
- 0, // ApmIsSupported :1\r
-\r
- 1, // BiosIsUpgradable :1\r
- 1, // BiosShadowingAllowed :1\r
- 0, // VlVesaIsSupported :1\r
- 0, // EscdSupportIsAvailable :1\r
- 1, // BootFromCdIsSupported :1\r
-\r
- 1, // SelectableBootIsSupported :1\r
- 0, // RomBiosIsSocketed :1\r
- 0, // BootFromPcmciaIsSupported :1\r
- 1, // EDDSpecificationIsSupported :1\r
- 0, // JapaneseNecFloppyIsSupported :1\r
-\r
- 0, // JapaneseToshibaFloppyIsSupported :1\r
- 0, // Floppy525_360IsSupported :1\r
- 0, // Floppy525_12IsSupported :1\r
- 0, // Floppy35_720IsSupported :1\r
- 0, // Floppy35_288IsSupported :1\r
-\r
- 1, // PrintScreenIsSupported :1\r
- 1, // Keyboard8042IsSupported :1\r
- 1, // SerialIsSupported :1\r
- 1, // PrinterIsSupported :1\r
- 1, // CgaMonoIsSupported :1\r
-\r
- 0, // NecPc98 :1\r
- 1, // AcpiIsSupported :1\r
- 1, // UsbLegacyIsSupported :1\r
- 0, // AgpIsSupported :1\r
- 0, // I20BootIsSupported :1\r
-\r
- 0, // Ls120BootIsSupported :1\r
- 0, // AtapiZipDriveBootIsSupported :1\r
- 0, // Boot1394IsSupported :1\r
- 0, // SmartBatteryIsSupported :1\r
- 1, // BiosBootSpecIsSupported :1\r
-\r
- 1, // FunctionKeyNetworkBootIsSupported :1\r
- 0 // Reserved :22\r
- },\r
- { // BiosCharacteristics2\r
- 0, // BiosReserved :16\r
- 0, // SystemReserved :16\r
- 0 // Reserved :32\r
- },\r
- 0x1, // System BIOS Major Release\r
- 0x0, // System BIOS Minor Release\r
- 0xFF, // Embedded controller firmware major Release\r
- 0xFF, // Embedded controller firmware minor Release\r
-};\r
+++ /dev/null
-/** @file\r
-BIOS vendor information boot time changes.\r
-Misc. subclass type 2.\r
-SMBIOS type 0.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-/**\r
- This function returns the value & exponent to Base2 for a given\r
- Hex value. This is used to calculate the BiosPhysicalDeviceSize.\r
-\r
- @param Value The hex value which is to be converted into value-exponent form\r
- @param Exponent The exponent out of the conversion\r
-\r
- @retval EFI_SUCCESS All parameters were valid and *Value & *Exponent have been set.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-EFI_STATUS\r
-GetValueExponentBase2(\r
- IN OUT UINTN *Value,\r
- OUT UINTN *Exponent\r
- )\r
-{\r
- if ((Value == NULL) || (Exponent == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- while ((*Value % 2) == 0) {\r
- *Value=*Value/2;\r
- (*Exponent)++;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Field Filling Function. Transform an EFI_EXP_BASE2_DATA to a byte, with '64k'\r
- as the unit.\r
-\r
- @param Base2Data Pointer to Base2_Data\r
-\r
- @retval EFI_SUCCESS Transform successfully.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-UINT16\r
-Base2ToByteWith64KUnit (\r
- IN EFI_EXP_BASE2_DATA *Base2Data\r
- )\r
-{\r
- UINT16 Value;\r
- UINT16 Exponent;\r
-\r
- Value = Base2Data->Value;\r
- Exponent = Base2Data->Exponent;\r
- Exponent -= 16;\r
- Value <<= Exponent;\r
-\r
- return Value;\r
-}\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscBiosVendor (Type 0).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscBiosVendor)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN VendorStrLen;\r
- UINTN VerStrLen;\r
- UINTN DateStrLen;\r
- UINTN BiosPhysicalSizeHexValue;\r
- UINTN BiosPhysicalSizeExponent;\r
- CHAR16 Version[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 Vendor[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 ReleaseDate[SMBIOS_STRING_MAX_LENGTH];\r
- EFI_STRING VersionPtr;\r
- EFI_STRING VendorPtr;\r
- EFI_STRING ReleaseDatePtr;\r
- EFI_STATUS Status;\r
- STRING_REF TokenToGet;\r
- STRING_REF TokenToUpdate;\r
- SMBIOS_TABLE_TYPE0 *SmbiosRecord;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- EFI_MISC_BIOS_VENDOR *ForType0InputData;\r
-\r
- BiosPhysicalSizeHexValue = 0x0;\r
- BiosPhysicalSizeExponent = 0x0;\r
- ForType0InputData = (EFI_MISC_BIOS_VENDOR *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Now update the BiosPhysicalSize\r
- //\r
- BiosPhysicalSizeHexValue = PcdGet32 (PcdFlashAreaSize);\r
- Status= GetValueExponentBase2 (\r
- &BiosPhysicalSizeHexValue,\r
- &BiosPhysicalSizeExponent\r
- );\r
- if(Status == EFI_SUCCESS){\r
- ForType0InputData->BiosPhysicalDeviceSize.Value = (UINT16)BiosPhysicalSizeHexValue;\r
- ForType0InputData->BiosPhysicalDeviceSize.Exponent = (UINT16)BiosPhysicalSizeExponent;\r
- }\r
- //\r
- // Update strings from PCD\r
- //\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr (PcdSMBIOSBiosVendor), Vendor);\r
- if (StrLen (Vendor) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_BIOS_VENDOR);\r
- HiiSetString (mHiiHandle, TokenToUpdate, Vendor, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_BIOS_VENDOR);\r
- VendorPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- VendorStrLen = StrLen(VendorPtr);\r
- if (VendorStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- UnicodeSPrint (Version, sizeof (Version), L"0x%08x", PcdGet32 (PcdFirmwareRevision));\r
- if (StrLen (Version) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_BIOS_VERSION);\r
- HiiSetString (mHiiHandle, TokenToUpdate, Version, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_BIOS_VERSION);\r
- VersionPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- VerStrLen = StrLen(VersionPtr);\r
- if (VerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr (PcdSMBIOSBiosReleaseDate), ReleaseDate);\r
- if (StrLen (ReleaseDate) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_BIOS_RELEASE_DATE);\r
- HiiSetString (mHiiHandle, TokenToUpdate, ReleaseDate, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_BIOS_RELEASE_DATE);\r
- ReleaseDatePtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- DateStrLen = StrLen(ReleaseDatePtr);\r
- if (DateStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE0) + VendorStrLen + 1 + VerStrLen + 1 + DateStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE0) + VendorStrLen + 1 + VerStrLen + 1 + DateStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_BIOS_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE0);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- //\r
- // Vendor will be the 1st optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Vendor = 1;\r
- //\r
- // Version will be the 2nd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->BiosVersion = 2;\r
- SmbiosRecord->BiosSegment = PcdGet16 (PcdSMBIOSBiosStartAddress);\r
- //\r
- // ReleaseDate will be the 3rd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->BiosReleaseDate = 3;\r
- SmbiosRecord->BiosSize = (UINT8)(Base2ToByteWith64KUnit(&ForType0InputData->BiosPhysicalDeviceSize) - 1);\r
- *(UINT64 *)&SmbiosRecord->BiosCharacteristics = PcdGet64 (PcdSMBIOSBiosChar);\r
- //\r
- // CharacterExtensionBytes also store in ForType0InputData->BiosCharacteristics1 later two bytes to save size.\r
- //\r
- SmbiosRecord->BIOSCharacteristicsExtensionBytes[0] = PcdGet8 (PcdSMBIOSBiosCharEx1);\r
- SmbiosRecord->BIOSCharacteristicsExtensionBytes[1] = PcdGet8 (PcdSMBIOSBiosCharEx2);\r
-\r
- SmbiosRecord->SystemBiosMajorRelease = ForType0InputData->BiosMajorRelease;\r
- SmbiosRecord->SystemBiosMinorRelease = ForType0InputData->BiosMinorRelease;\r
- SmbiosRecord->EmbeddedControllerFirmwareMajorRelease = ForType0InputData->BiosEmbeddedFirmwareMajorRelease;\r
- SmbiosRecord->EmbeddedControllerFirmwareMinorRelease = ForType0InputData->BiosEmbeddedFirmwareMinorRelease;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(VendorPtr, OptionalStrStart);\r
- UnicodeStrToAsciiStr(VersionPtr, OptionalStrStart + VendorStrLen + 1);\r
- UnicodeStrToAsciiStr(ReleaseDatePtr, OptionalStrStart + VendorStrLen + 1 + VerStrLen + 1);\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
-\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-This driver parses the mMiscSubclassDataTable structure and reports\r
-any generated data to the DataHub.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data. SMBIOS TYPE 32\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_BOOT_INFORMATION_STATUS, MiscBootInfoStatus) = {\r
- EfiBootInformationStatusNoError, // BootInformationStatus\r
- {0} // BootInformationData\r
-};\r
+++ /dev/null
-/** @file\r
-boot information boot time changes.\r
-SMBIOS type 32.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscBootInformation (Type 32).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscBootInfoStatus)\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE32 *SmbiosRecord;\r
- EFI_MISC_BOOT_INFORMATION_STATUS* ForType32InputData;\r
-\r
- ForType32InputData = (EFI_MISC_BOOT_INFORMATION_STATUS *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE32) + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE32) + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_BOOT_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE32);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->BootStatus = (UINT8)ForType32InputData->BootInformationStatus;\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// /** @file\r
-// Miscellaneous chassis manufacturer information\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-\r
-\r
-/=#\r
-\r
-#string STR_MISC_CHASSIS_MANUFACTURER #language en-US "Chassis Manufacturer"\r
-#string STR_MISC_CHASSIS_VERSION #language en-US "Chassis Version"\r
-#string STR_MISC_CHASSIS_SERIAL_NUMBER #language en-US "Chassis Serial Number"\r
-#string STR_MISC_CHASSIS_ASSET_TAG #language en-US "Chassis Asset Tag"\r
+++ /dev/null
-/** @file\r
-This driver parses the mMiscSubclassDataTable structure and reports\r
-any generated data to the DataHub.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Chassis Manufacturer data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_CHASSIS_MANUFACTURER, MiscChassisManufacturer) = {\r
- STRING_TOKEN(STR_MISC_CHASSIS_MANUFACTURER), // ChassisManufactrurer\r
- STRING_TOKEN(STR_MISC_CHASSIS_VERSION), // ChassisVersion\r
- STRING_TOKEN(STR_MISC_CHASSIS_SERIAL_NUMBER), // ChassisSerialNumber\r
- STRING_TOKEN(STR_MISC_CHASSIS_ASSET_TAG), // ChassisAssetTag\r
- { // ChassisTypeStatus\r
- EfiMiscChassisTypeDeskTop, // ChassisType\r
- 0, // ChassisLockPresent\r
- 0 // Reserved\r
- },\r
- EfiChassisStateSafe, // ChassisBootupState\r
- EfiChassisStateSafe, // ChassisPowerSupplyState\r
- EfiChassisStateOther, // ChassisThermalState\r
- EfiChassisSecurityStatusOther, // ChassisSecurityState\r
- 0 // ChassisOemDefined\r
-};\r
+++ /dev/null
-/** @file\r
-Chassis manufacturer information boot time changes.\r
-SMBIOS type 3.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscChassisManufacturer (Type 3).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscChassisManufacturer)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN ManuStrLen;\r
- UINTN VerStrLen;\r
- UINTN AssertTagStrLen;\r
- UINTN SerialNumStrLen;\r
- EFI_STATUS Status;\r
- CHAR16 Manufacturer[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 Version[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 SerialNumber[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 AssertTag[SMBIOS_STRING_MAX_LENGTH];\r
- EFI_STRING ManufacturerPtr;\r
- EFI_STRING VersionPtr;\r
- EFI_STRING SerialNumberPtr;\r
- EFI_STRING AssertTagPtr;\r
- STRING_REF TokenToGet;\r
- STRING_REF TokenToUpdate;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE3 *SmbiosRecord;\r
- EFI_MISC_CHASSIS_MANUFACTURER *ForType3InputData;\r
-\r
- ForType3InputData = (EFI_MISC_CHASSIS_MANUFACTURER *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Update strings from PCD\r
- //\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSChassisManufacturer), Manufacturer);\r
- if (StrLen (Manufacturer) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_CHASSIS_MANUFACTURER);\r
- HiiSetString (mHiiHandle, TokenToUpdate, Manufacturer, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_CHASSIS_MANUFACTURER);\r
- ManufacturerPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- ManuStrLen = StrLen(ManufacturerPtr);\r
- if (ManuStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSChassisVersion), Version);\r
- if (StrLen (Version) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_CHASSIS_VERSION);\r
- HiiSetString (mHiiHandle, TokenToUpdate, Version, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_CHASSIS_VERSION);\r
- VersionPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- VerStrLen = StrLen(VersionPtr);\r
- if (VerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSChassisSerialNumber), SerialNumber);\r
- if (StrLen (SerialNumber) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_CHASSIS_SERIAL_NUMBER);\r
- HiiSetString (mHiiHandle, TokenToUpdate, SerialNumber, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_CHASSIS_SERIAL_NUMBER);\r
- SerialNumberPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- SerialNumStrLen = StrLen(SerialNumberPtr);\r
- if (SerialNumStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSChassisAssetTag), AssertTag);\r
- if (StrLen (AssertTag) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_CHASSIS_ASSET_TAG);\r
- HiiSetString (mHiiHandle, TokenToUpdate, AssertTag, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_CHASSIS_ASSET_TAG);\r
- AssertTagPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- AssertTagStrLen = StrLen(AssertTagPtr);\r
- if (AssertTagStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE3) + ManuStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE3) + ManuStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_ENCLOSURE;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE3);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- //\r
- // Manu will be the 1st optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Manufacturer = 1;\r
- SmbiosRecord->Type = PcdGet8 (PcdSMBIOSChassisType);\r
- //\r
- // Version will be the 2nd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Version = 2;\r
- //\r
- // SerialNumber will be the 3rd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->SerialNumber = 3;\r
- //\r
- // AssertTag will be the 4th optional string following the formatted structure.\r
- //\r
- SmbiosRecord->AssetTag = 4;\r
- SmbiosRecord->BootupState = PcdGet8 (PcdSMBIOSChassisBootupState);\r
- SmbiosRecord->PowerSupplyState = PcdGet8 (PcdSMBIOSChassisPowerSupplyState);\r
- SmbiosRecord->ThermalState = (UINT8)ForType3InputData->ChassisThermalState;\r
- SmbiosRecord->SecurityStatus = PcdGet8 (PcdSMBIOSChassisSecurityState);\r
- *(UINT32 *)&SmbiosRecord->OemDefined = PcdGet32 (PcdSMBIOSChassisOemDefined);\r
- SmbiosRecord->Height = PcdGet8 (PcdSMBIOSChassisHeight);\r
- SmbiosRecord->NumberofPowerCords = PcdGet8 (PcdSMBIOSChassisNumberPowerCords);\r
- SmbiosRecord->ContainedElementCount = PcdGet8 (PcdSMBIOSChassisElementCount);\r
- SmbiosRecord->ContainedElementRecordLength = PcdGet8 (PcdSMBIOSChassisElementRecordLength);\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(ManufacturerPtr, OptionalStrStart);\r
- UnicodeStrToAsciiStr(VersionPtr, OptionalStrStart + ManuStrLen + 1);\r
- UnicodeStrToAsciiStr(SerialNumberPtr, OptionalStrStart + ManuStrLen + 1 + VerStrLen + 1);\r
- UnicodeStrToAsciiStr(AssertTagPtr, OptionalStrStart + ManuStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
-\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-Misc class required EFI Device Path definitions (Ports, slots &\r
-onboard devices)\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _MISC_DEVICE_PATH_H\r
-#define _MISC_DEVICE_PATH_H\r
-\r
-#pragma pack(1)\r
-\r
-//USB\r
-/* For reference:\r
-#define USB1_1_STR "ACPI(PNP0A03,0)/PCI(1D,0)."\r
-#define USB1_2_STR "ACPI(PNP0A03,0)/PCI(1D,1)."\r
-#define USB1_3_STR "ACPI(PNP0A03,0)/PCI(1D,2)."\r
-#define USB2_1_STR "ACPI(PNP0A03,0)/PCI(1D,7)."\r
-*/\r
-\r
-#define DP_ACPI { ACPI_DEVICE_PATH,\\r
- ACPI_DP, (UINT8) (sizeof (ACPI_HID_DEVICE_PATH)),\\r
- (UINT8) ((sizeof (ACPI_HID_DEVICE_PATH)) >> 8), EISA_PNP_ID(0x0A03), 0 }\r
-#define DP_PCI( device,function) { HARDWARE_DEVICE_PATH,\\r
- HW_PCI_DP, (UINT8) (sizeof (PCI_DEVICE_PATH)),\\r
- (UINT8) ((sizeof (PCI_DEVICE_PATH)) >> 8), function, device }\r
-#define DP_END { END_DEVICE_PATH_TYPE, \\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE, {END_DEVICE_PATH_LENGTH, 0 }}\r
-\r
-#define DP_LPC(eisaid,function ){ ACPI_DEVICE_PATH, \\r
-ACPI_DP,(UINT8) (sizeof (ACPI_HID_DEVICE_PATH)),\\r
-(UINT8) ((sizeof (ACPI_HID_DEVICE_PATH)) >> 8),EISA_PNP_ID(eisaid), function }\r
-\r
-\r
-#pragma pack()\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This driver parses the mSmbiosMiscDataTable structure and reports\r
-any generated data to SMBIOS.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_NUMBER_OF_INSTALLABLE_LANGUAGES, NumberOfInstallableLanguages) = {\r
- 2, // NumberOfInstallableLanguages\r
- { // LanguageFlags\r
- 0, // AbbreviatedLanguageFormat\r
- 0 // Reserved\r
- },\r
- 1, // CurrentLanguageNumber\r
-};\r
+++ /dev/null
-/** @file\r
-This driver parses the mSmbiosMiscDataTable structure and reports\r
-any generated data.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-/*++\r
- Check whether the language is supported for given HII handle\r
-\r
- @param HiiHandle The HII package list handle.\r
- @param Offset The offest of current lanague in the supported languages.\r
- @param CurrentLang The language code.\r
-\r
- @retval TRUE Supported.\r
- @retval FALSE Not Supported.\r
-\r
---*/\r
-BOOLEAN\r
-EFIAPI\r
-CurrentLanguageMatch (\r
- IN EFI_HII_HANDLE HiiHandle,\r
- OUT UINT16 *Offset,\r
- OUT CHAR8 *CurrentLang\r
- )\r
-{\r
- CHAR8 *DefaultLang;\r
- CHAR8 *BestLanguage;\r
- CHAR8 *Languages;\r
- CHAR8 *MatchLang;\r
- CHAR8 *EndMatchLang;\r
- UINTN CompareLength;\r
- BOOLEAN LangMatch;\r
-\r
- Languages = HiiGetSupportedLanguages (HiiHandle);\r
- if (Languages == NULL) {\r
- return FALSE;\r
- }\r
-\r
- LangMatch = FALSE;\r
- CurrentLang = GetEfiGlobalVariable (L"PlatformLang");\r
- DefaultLang = (CHAR8 *) PcdGetPtr (PcdUefiVariableDefaultPlatformLang);\r
- BestLanguage = GetBestLanguage (\r
- Languages,\r
- FALSE,\r
- (CurrentLang != NULL) ? CurrentLang : "",\r
- DefaultLang,\r
- NULL\r
- );\r
- if (BestLanguage != NULL) {\r
- //\r
- // Find the best matching RFC 4646 language, compute the offset.\r
- //\r
- LangMatch = TRUE;\r
- CompareLength = AsciiStrLen (BestLanguage);\r
- for (MatchLang = Languages, (*Offset) = 0; *MatchLang != '\0'; (*Offset)++) {\r
- //\r
- // Seek to the end of current match language.\r
- //\r
- for (EndMatchLang = MatchLang; *EndMatchLang != '\0' && *EndMatchLang != ';'; EndMatchLang++);\r
-\r
- if ((EndMatchLang == MatchLang + CompareLength) && AsciiStrnCmp(MatchLang, BestLanguage, CompareLength) == 0) {\r
- //\r
- // Find the current best Language in the supported languages\r
- //\r
- break;\r
- }\r
- //\r
- // best language match be in the supported language.\r
- //\r
- ASSERT (*EndMatchLang == ';');\r
- MatchLang = EndMatchLang + 1;\r
- }\r
- FreePool (BestLanguage);\r
- }\r
-\r
- FreePool (Languages);\r
- if (CurrentLang != NULL) {\r
- FreePool (CurrentLang);\r
- }\r
- return LangMatch;\r
-}\r
-\r
-\r
-/**\r
- Get next language from language code list (with separator ';').\r
-\r
- @param LangCode Input: point to first language in the list. On\r
- Otput: point to next language in the list, or\r
- NULL if no more language in the list.\r
- @param Lang The first language in the list.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-GetNextLanguage (\r
- IN OUT CHAR8 **LangCode,\r
- OUT CHAR8 *Lang\r
- )\r
-{\r
- UINTN Index;\r
- CHAR8 *StringPtr;\r
-\r
- ASSERT (LangCode != NULL);\r
- ASSERT (*LangCode != NULL);\r
- ASSERT (Lang != NULL);\r
-\r
- Index = 0;\r
- StringPtr = *LangCode;\r
- while (StringPtr[Index] != 0 && StringPtr[Index] != ';') {\r
- Index++;\r
- }\r
-\r
- CopyMem (Lang, StringPtr, Index);\r
- Lang[Index] = 0;\r
-\r
- if (StringPtr[Index] == ';') {\r
- Index++;\r
- }\r
- *LangCode = StringPtr + Index;\r
-}\r
-\r
-/**\r
- This function returns the number of supported languages on HiiHandle.\r
-\r
- @param HiiHandle The HII package list handle.\r
-\r
- @retval The number of supported languages.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-GetSupportedLanguageNumber (\r
- IN EFI_HII_HANDLE HiiHandle\r
- )\r
-{\r
- CHAR8 *Lang;\r
- CHAR8 *Languages;\r
- CHAR8 *LanguageString;\r
- UINT16 LangNumber;\r
-\r
- Languages = HiiGetSupportedLanguages (HiiHandle);\r
- if (Languages == NULL) {\r
- return 0;\r
- }\r
-\r
- LangNumber = 0;\r
- Lang = AllocatePool (AsciiStrSize (Languages));\r
- if (Lang != NULL) {\r
- LanguageString = Languages;\r
- while (*LanguageString != 0) {\r
- GetNextLanguage (&LanguageString, Lang);\r
- LangNumber++;\r
- }\r
- FreePool (Lang);\r
- }\r
- FreePool (Languages);\r
- return LangNumber;\r
-}\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscNumberOfInstallableLanguages (Type 13).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(NumberOfInstallableLanguages)\r
-{\r
- UINTN LangStrLen;\r
- CHAR8 CurrentLang[SMBIOS_STRING_MAX_LENGTH + 1];\r
- CHAR8 *OptionalStrStart;\r
- UINT16 Offset;\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE13 *SmbiosRecord;\r
- EFI_MISC_NUMBER_OF_INSTALLABLE_LANGUAGES *ForType13InputData;\r
-\r
- ForType13InputData = (EFI_MISC_NUMBER_OF_INSTALLABLE_LANGUAGES *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- ForType13InputData->NumberOfInstallableLanguages = GetSupportedLanguageNumber (mHiiHandle);\r
-\r
- //\r
- // Try to check if current langcode matches with the langcodes in installed languages\r
- //\r
- ZeroMem(CurrentLang, SMBIOS_STRING_MAX_LENGTH + 1);\r
- CurrentLanguageMatch (mHiiHandle, &Offset, CurrentLang);\r
- LangStrLen = AsciiStrLen(CurrentLang);\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE13) + LangStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE13) + LangStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_BIOS_LANGUAGE_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE13);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- SmbiosRecord->InstallableLanguages = (UINT8)ForType13InputData->NumberOfInstallableLanguages;\r
- SmbiosRecord->Flags = (UINT8)ForType13InputData->LanguageFlags.AbbreviatedLanguageFormat;\r
- SmbiosRecord->CurrentLanguages = 1;\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- AsciiStrCpy(OptionalStrStart, CurrentLang);\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// /** @file\r
-// Unicode string used for SMBIOS type 11 record (OEM string)\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// **/\r
-\r
-/=#\r
-\r
-#string STR_MISC_OEM_EN_US #language en-US "Intel SSG"\r
+++ /dev/null
-/** @file\r
-This driver parses the mMiscSubclassDataTable structure and reports\r
-any generated data to smbios.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-//\r
-// Static (possibly build generated) OEM String data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_OEM_STRING, MiscOemString)\r
-= { {STRING_TOKEN(STR_MISC_OEM_EN_US) }};\r
+++ /dev/null
-/** @file\r
-boot information boot time changes.\r
-SMBIOS type 11.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "SmbiosMisc.h"\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscOemString (Type 11).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscOemString)\r
-{\r
- UINTN OemStrLen;\r
- CHAR8 *OptionalStrStart;\r
- EFI_STATUS Status;\r
- EFI_STRING OemStr;\r
- STRING_REF TokenToGet;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE11 *SmbiosRecord;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_OEM_EN_US);\r
- OemStr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- OemStrLen = StrLen(OemStr);\r
- if (OemStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE11) + OemStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE11) + OemStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_OEM_STRINGS;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE11);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->StringCount = 1;\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(OemStr, OptionalStrStart);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// /** @file\r
-// Miscellaneous Onboard Device\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// MiscOnboardDevice.Vfr\r
-//\r
-// **/\r
-\r
-\r
-/=#\r
-\r
-#string STR_MISC_ONBOARD_DEVICE_VIDEO #language en-US "Intel(R) Extreme Graphics 3 Controller"\r
-#string STR_MISC_ONBOARD_DEVICE_NETWORK #language en-US "Gigabit Ethernet"\r
-#string STR_MISC_ONBOARD_DEVICE_AUDIO #language en-US "Intel(R) High Definition Audio Device"\r
+++ /dev/null
-/** @file\r
-This driver parses the mMiscSubclassDataTable structure and reports\r
-any generated data to smbios.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_ONBOARD_DEVICE, MiscOnboardDeviceVideo) = {\r
- STRING_TOKEN(STR_MISC_ONBOARD_DEVICE_VIDEO), // OnBoardDeviceDescription\r
- { // OnBoardDeviceStatus\r
- EfiOnBoardDeviceTypeVideo, // DeviceType\r
- 1, // DeviceEnabled\r
- 0 // Reserved\r
- },\r
- {0} // OnBoardDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_ONBOARD_DEVICE, MiscOnboardDeviceNetwork) = {\r
- STRING_TOKEN(STR_MISC_ONBOARD_DEVICE_NETWORK), // OnBoardDeviceDescription\r
- { // OnBoardDeviceStatus\r
- EfiOnBoardDeviceTypeEthernet, // DeviceType\r
- 1, // DeviceEnabled\r
- 0 // Reserved\r
- },\r
- {0} // OnBoardDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_ONBOARD_DEVICE, MiscOnboardDeviceAudio) = {\r
- STRING_TOKEN(STR_MISC_ONBOARD_DEVICE_AUDIO), // OnBoardDeviceDescription\r
- { // OnBoardDeviceStatus\r
- EfiOnBoardDeviceTypeSound, // DeviceType\r
- 1, // DeviceEnabled\r
- 0 // Reserved\r
- },\r
- DP_END // OnBoardDevicePath\r
-};\r
+++ /dev/null
-/** @file\r
-Onboard device information boot time changes.\r
-SMBIOS type 10.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscOnboardDevice (Type 10).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscOnboardDevice)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINT8 StatusAndType;\r
- UINTN DescriptionStrLen;\r
- EFI_STRING DeviceDescription;\r
- STRING_REF TokenToGet;\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE10 *SmbiosRecord;\r
- EFI_MISC_ONBOARD_DEVICE *ForType10InputData;\r
-\r
- ForType10InputData = (EFI_MISC_ONBOARD_DEVICE *)RecordData;\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenToGet = 0;\r
- switch (ForType10InputData->OnBoardDeviceDescription) {\r
- case STR_MISC_ONBOARD_DEVICE_VIDEO:\r
- TokenToGet = STRING_TOKEN (STR_MISC_ONBOARD_DEVICE_VIDEO);\r
- break;\r
- case STR_MISC_ONBOARD_DEVICE_AUDIO:\r
- TokenToGet = STRING_TOKEN (STR_MISC_ONBOARD_DEVICE_AUDIO);\r
- break;\r
- }\r
-\r
- DeviceDescription = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- DescriptionStrLen = StrLen(DeviceDescription);\r
- if (DescriptionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE10) + DescriptionStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE10) + DescriptionStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_ONBOARD_DEVICE_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE10);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- //\r
- // Status & Type: Bit 7 Devicen Status, Bits 6:0 Type of Device\r
- //\r
- StatusAndType = (UINT8) ForType10InputData->OnBoardDeviceStatus.DeviceType;\r
- if (ForType10InputData->OnBoardDeviceStatus.DeviceEnabled != 0) {\r
- StatusAndType |= 0x80;\r
- } else {\r
- StatusAndType &= 0x7F;\r
- }\r
-\r
- SmbiosRecord->Device[0].DeviceType = StatusAndType;\r
- SmbiosRecord->Device[0].DescriptionString = 1;\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(DeviceDescription, OptionalStrStart);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// /** @file\r
-// Miscellaneous Port Internal Connector Information\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-/=#\r
-\r
-#string STR_MISC_PORT1_INTERNAL_DESIGN #language en-US "P1ICD"\r
-#string STR_MISC_PORT1_EXTERNAL_DESIGN #language en-US "P1ECD"\r
-#string STR_MISC_PORT2_INTERNAL_DESIGN #language en-US "P2ICD"\r
-#string STR_MISC_PORT2_EXTERNAL_DESIGN #language en-US "P2ECD"\r
-#string STR_MISC_PORT3_INTERNAL_DESIGN #language en-US "P3ICD"\r
-#string STR_MISC_PORT3_EXTERNAL_DESIGN #language en-US "P3ECD"\r
-#string STR_MISC_PORT4_INTERNAL_DESIGN #language en-US "P4ICD"\r
-#string STR_MISC_PORT4_EXTERNAL_DESIGN #language en-US "P4ECD"\r
-#string STR_MISC_PORT5_INTERNAL_DESIGN #language en-US "P5ICD"\r
-#string STR_MISC_PORT5_EXTERNAL_DESIGN #language en-US "P5ECD"\r
-#string STR_MISC_PORT6_INTERNAL_DESIGN #language en-US "P6ICD"\r
-#string STR_MISC_PORT6_EXTERNAL_DESIGN #language en-US "P6ECD"\r
-#string STR_MISC_PORT7_INTERNAL_DESIGN #language en-US "P7ICD"\r
-#string STR_MISC_PORT7_EXTERNAL_DESIGN #language en-US "P7ECD"\r
-#string STR_MISC_PORT8_INTERNAL_DESIGN #language en-US "P8ICD"\r
-#string STR_MISC_PORT8_EXTERNAL_DESIGN #language en-US "P8ECD"\r
-#string STR_MISC_PORT9_INTERNAL_DESIGN #language en-US "P9ICD"\r
-#string STR_MISC_PORT9_EXTERNAL_DESIGN #language en-US "P9ECD"\r
-#string STR_MISC_PORT10_INTERNAL_DESIGN #language en-US "P10ICD"\r
-#string STR_MISC_PORT10_EXTERNAL_DESIGN #language en-US "P10ECD"\r
-#string STR_MISC_PORT11_INTERNAL_DESIGN #language en-US "P11ICD"\r
-#string STR_MISC_PORT11_EXTERNAL_DESIGN #language en-US "P11ECD"\r
-#string STR_MISC_PORT12_INTERNAL_DESIGN #language en-US "P12ICD"\r
-#string STR_MISC_PORT12_EXTERNAL_DESIGN #language en-US "P12ECD"\r
-#string STR_MISC_PORT13_INTERNAL_DESIGN #language en-US "P13ICD"\r
-#string STR_MISC_PORT13_EXTERNAL_DESIGN #language en-US "P13ECD"\r
-#string STR_MISC_PORT14_INTERNAL_DESIGN #language en-US "P14ICD"\r
-#string STR_MISC_PORT14_EXTERNAL_DESIGN #language en-US "P14ECD"\r
-#string STR_MISC_PORT15_INTERNAL_DESIGN #language en-US "P15ICD"\r
-#string STR_MISC_PORT15_EXTERNAL_DESIGN #language en-US "P15ECD"\r
-#string STR_MISC_PORT16_INTERNAL_DESIGN #language en-US "P16ICD"\r
-#string STR_MISC_PORT16_EXTERNAL_DESIGN #language en-US "P16ECD"\r
-#string STR_MISC_PORT17_INTERNAL_DESIGN #language en-US "P17ICD"\r
-#string STR_MISC_PORT17_EXTERNAL_DESIGN #language en-US "P17ECD"\r
-#string STR_MISC_PORT18_INTERNAL_DESIGN #language en-US "P18ICD"\r
-#string STR_MISC_PORT18_EXTERNAL_DESIGN #language en-US "P18ECD"\r
-#string STR_MISC_PORT19_INTERNAL_DESIGN #language en-US "P19ICD"\r
-#string STR_MISC_PORT19_EXTERNAL_DESIGN #language en-US "P19ECD"\r
-#string STR_MISC_PORT20_INTERNAL_DESIGN #language en-US "P20ICD"\r
-#string STR_MISC_PORT20_EXTERNAL_DESIGN #language en-US "P20ECD"\r
-#string STR_MISC_PORT21_INTERNAL_DESIGN #language en-US "P21ICD"\r
-#string STR_MISC_PORT21_EXTERNAL_DESIGN #language en-US "P21ECD"\r
+++ /dev/null
-/** @file\r
-This driver parses the mSmbiosMiscDataTable structure and reports\r
-any generated data to the DataHub.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector1) = {\r
- STRING_TOKEN (STR_MISC_PORT1_INTERNAL_DESIGN), // PortInternalConnectorDesignator\r
- STRING_TOKEN (STR_MISC_PORT1_EXTERNAL_DESIGN), // PortExternalConnectorDesignator\r
- EfiPortConnectorTypeNone, // PortInternalConnectorType\r
- EfiPortConnectorTypePS2, // PortExternalConnectorType\r
- EfiPortTypeKeyboard, // PortType\r
- //mPs2KbyboardDevicePath // PortPath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector2) = {\r
- STRING_TOKEN (STR_MISC_PORT2_INTERNAL_DESIGN), // PortInternalConnectorDesignator\r
- STRING_TOKEN (STR_MISC_PORT2_EXTERNAL_DESIGN), // PortExternalConnectorDesignator\r
- EfiPortConnectorTypeNone, // PortInternalConnectorType\r
- EfiPortConnectorTypePS2, // PortExternalConnectorType\r
- EfiPortTypeMouse, // PortType\r
- //mPs2MouseDevicePath // PortPath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector3) = {\r
- STRING_TOKEN (STR_MISC_PORT3_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT3_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeOther,\r
- EfiPortConnectorTypeNone,\r
- EfiPortTypeSerial16550ACompatible,\r
- //mCom1DevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector4) = {\r
- STRING_TOKEN (STR_MISC_PORT4_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT4_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeNone,\r
- EfiPortConnectorTypeRJ45,\r
- EfiPortTypeSerial16550ACompatible,\r
- //mCom2DevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector5) = {\r
- STRING_TOKEN (STR_MISC_PORT5_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT5_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeOther,\r
- EfiPortConnectorTypeNone,\r
- EfiPortTypeSerial16550ACompatible,\r
- //mCom3DevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector6) = {\r
- STRING_TOKEN (STR_MISC_PORT6_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT6_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeNone,\r
- EfiPortConnectorTypeRJ45,\r
- EfiPortTypeSerial16550ACompatible,\r
- //mCom3DevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector7) = {\r
- STRING_TOKEN (STR_MISC_PORT7_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT7_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeNone,\r
- EfiPortConnectorTypeDB25Male,\r
- EfiPortTypeParallelPortEcpEpp,\r
- //mLpt1DevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector8) = {\r
- STRING_TOKEN (STR_MISC_PORT8_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT8_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeNone,\r
- EfiPortConnectorTypeUsb,\r
- EfiPortTypeUsb,\r
- //mUsb0DevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector9) = {\r
- STRING_TOKEN (STR_MISC_PORT9_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT9_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeNone,\r
- EfiPortConnectorTypeUsb,\r
- EfiPortTypeUsb,\r
- //mUsb1DevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector10) = {\r
- STRING_TOKEN (STR_MISC_PORT10_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT10_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeNone,\r
- EfiPortConnectorTypeUsb,\r
- EfiPortTypeUsb,\r
- //mUsb2DevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector11) = {\r
- STRING_TOKEN (STR_MISC_PORT11_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT11_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeNone,\r
- EfiPortConnectorTypeUsb,\r
- EfiPortTypeUsb,\r
- //mUsb3DevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector12) = {\r
- STRING_TOKEN (STR_MISC_PORT12_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT12_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeNone,\r
- EfiPortConnectorTypeRJ45,\r
- EfiPortTypeNetworkPort,\r
- //mGbNicDevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector13) = {\r
- STRING_TOKEN (STR_MISC_PORT13_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT13_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeOnboardFloppy,\r
- EfiPortConnectorTypeNone,\r
- EfiPortTypeOther,\r
- //mFloopyADevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector14) = {\r
- STRING_TOKEN (STR_MISC_PORT14_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT14_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeOnboardIde,\r
- EfiPortConnectorTypeNone,\r
- EfiPortTypeOther,\r
- //mIdeDevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector15) = {\r
- STRING_TOKEN (STR_MISC_PORT15_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT15_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeOnboardIde,\r
- EfiPortConnectorTypeNone,\r
- EfiPortTypeOther,\r
- //mSataDevicePath\r
- {{{{0}}}}\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector16) = {\r
- STRING_TOKEN (STR_MISC_PORT16_INTERNAL_DESIGN),\r
- STRING_TOKEN (STR_MISC_PORT16_EXTERNAL_DESIGN),\r
- EfiPortConnectorTypeOnboardIde,\r
- EfiPortConnectorTypeNone,\r
- EfiPortTypeOther,\r
- //mSataDevicePath\r
- {{{{0}}}}\r
-};\r
-\r
+++ /dev/null
-/** @file\r
-Port internal connector designator information boot time changes.\r
-SMBIOS type 8.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-//STATIC PS2_CONN_DEVICE_PATH mPs2KeyboardDevicePath = { DP_ACPI, DP_PCI( 0x1F,0x00 ),DP_LPC( 0x0303,0 ), DP_END };\r
-//STATIC PS2_CONN_DEVICE_PATH mPs2MouseDevicePath = { DP_ACPI, DP_PCI( 0x1F,0x00 ),DP_LPC( 0x0303,1 ), DP_END };\r
-//STATIC SERIAL_CONN_DEVICE_PATH mCom1DevicePath = { DP_ACPI, DP_PCI( 0x1F,0x00 ),DP_LPC( 0x0501,0 ), DP_END };\r
-//STATIC SERIAL_CONN_DEVICE_PATH mCom2DevicePath = { DP_ACPI, DP_PCI( 0x1F,0x00 ),DP_LPC( 0x0501,1 ), DP_END };\r
-//STATIC PARALLEL_CONN_DEVICE_PATH mLpt1DevicePath = { DP_ACPI, DP_PCI( 0x1F,0x00 ),DP_LPC( 0x0401,0 ), DP_END };\r
-//STATIC FLOOPY_CONN_DEVICE_PATH mFloopyADevicePath = { DP_ACPI, DP_PCI( 0x1F,0x00 ),DP_LPC( 0x0604,0 ), DP_END };\r
-//STATIC FLOOPY_CONN_DEVICE_PATH mFloopyBDevicePath = { DP_ACPI, DP_PCI( 0x1F,0x00 ),DP_LPC( 0x0604,1 ), DP_END };\r
-//STATIC USB_PORT_DEVICE_PATH mUsb0DevicePath = { DP_ACPI, DP_PCI( 0x1d,0x00 ), DP_END };\r
-//STATIC USB_PORT_DEVICE_PATH mUsb1DevicePath = { DP_ACPI, DP_PCI( 0x1d,0x01 ), DP_END };\r
-//STATIC USB_PORT_DEVICE_PATH mUsb2DevicePath = { DP_ACPI, DP_PCI( 0x1d,0x02 ), DP_END };\r
-//STATIC USB_PORT_DEVICE_PATH mUsb3DevicePath = { DP_ACPI, DP_PCI( 0x1d,0x03 ), DP_END };\r
-//STATIC IDE_DEVICE_PATH mIdeDevicePath = { DP_ACPI, DP_PCI( 0x1F,0x01 ), DP_END };\r
-//STATIC IDE_DEVICE_PATH mSata1DevicePath = { DP_ACPI, DP_PCI( 0x1F,0x02 ), DP_END };\r
-//STATIC GB_NIC_DEVICE_PATH mGbNicDevicePath = { DP_ACPI, DP_PCI( 0x03,0x00 ),DP_PCI( 0x1F,0x00 ),DP_PCI( 0x07,0x00 ), DP_END };\r
-EFI_DEVICE_PATH_PROTOCOL mEndDevicePath = DP_END;\r
-\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector1);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector2);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector3);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector4);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector5);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector6);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector7);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector8);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector9);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector10);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector11);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector12);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector13);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector14);\r
-\r
-\r
-EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR *mMiscConnectorArray[SMBIOS_PORT_CONNECTOR_MAX_NUM] =\r
-{\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector1),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector2),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector3),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector4),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector5),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector6),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector7),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector8),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector9),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector10),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector11),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector12),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector13),\r
- MISC_SMBIOS_DATA_TABLE_POINTER(MiscPortConnector14),\r
-};\r
-\r
-BOOLEAN PcdMiscPortIsInit = FALSE;\r
-SMBIOS_PORT_CONNECTOR_DESIGNATOR_COFNIG SMBIOSPortConnector = {0};\r
-\r
-\r
-/**\r
- Get Misc Port Configuration information from PCD\r
- @param SMBIOSPortConnector Pointer to SMBIOSPortConnector table.\r
-\r
-**/\r
-\r
-VOID\r
-GetMiscPortConfigFromPcd ()\r
-{\r
- //\r
- // Type 8\r
- //\r
- SMBIOSPortConnector.SMBIOSConnectorNumber = PcdGet8 (PcdSMBIOSConnectorNumber);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort1InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[0].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort1ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[0].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[0].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort1InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[0].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort1ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[0].PortType = PcdGet8 (PcdSMBIOSPort1Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort2InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[1].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort2ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[1].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[1].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort2InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[1].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort2ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[1].PortType = PcdGet8 (PcdSMBIOSPort2Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort3InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[2].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort3ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[2].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[2].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort3InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[2].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort3ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[2].PortType = PcdGet8 (PcdSMBIOSPort3Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort4InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[3].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort4ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[3].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[3].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort4InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[3].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort4ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[3].PortType = PcdGet8 (PcdSMBIOSPort4Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort5InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[4].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort5ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[4].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[4].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort5InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[4].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort5ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[4].PortType = PcdGet8 (PcdSMBIOSPort5Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort6InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[5].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort6ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[5].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[5].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort6InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[5].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort6ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[5].PortType = PcdGet8 (PcdSMBIOSPort6Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort7InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[6].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort7ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[6].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[6].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort7InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[6].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort7ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[6].PortType = PcdGet8 (PcdSMBIOSPort7Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort8InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[7].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort8ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[7].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[7].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort8InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[7].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort8ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[7].PortType = PcdGet8 (PcdSMBIOSPort8Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort9InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[8].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort9ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[8].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[8].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort9InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[8].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort9ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[8].PortType = PcdGet8 (PcdSMBIOSPort9Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort10InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[9].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort10ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[9].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[9].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort10InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[9].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort10ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[9].PortType = PcdGet8 (PcdSMBIOSPort10Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort11InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[10].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort11ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[10].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[10].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort11InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[10].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort11ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[10].PortType = PcdGet8 (PcdSMBIOSPort11Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort12InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[11].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort12ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[11].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[11].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort12InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[11].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort12ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[11].PortType = PcdGet8 (PcdSMBIOSPort12Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort13InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[12].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort13ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[12].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[12].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort13InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[12].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort13ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[12].PortType = PcdGet8 (PcdSMBIOSPort13Type);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort14InternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[13].PortInternalConnectorDesignator);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSPort14ExternalConnectorDesignator), SMBIOSPortConnector.SMBIOSPortConnector[13].PortExternalConnectorDesignator);\r
- SMBIOSPortConnector.SMBIOSPortConnector[13].PortInternalConnectorType = PcdGet8 (PcdSMBIOSPort14InternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[13].PortExternalConnectorType = PcdGet8 (PcdSMBIOSPort14ExternalConnectorType);\r
- SMBIOSPortConnector.SMBIOSPortConnector[13].PortType = PcdGet8 (PcdSMBIOSPort14Type);\r
-}\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscPortConnectorInformation (Type 8).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscPortInternalConnectorDesignator)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN InternalRefStrLen;\r
- UINTN ExternalRefStrLen;\r
- EFI_STRING InternalRef;\r
- EFI_STRING ExternalRef;\r
- STRING_REF TokenForInternal;\r
- STRING_REF TokenForExternal;\r
- STRING_REF TokenToUpdate;\r
- UINT8 InternalType;\r
- UINT8 ExternalType;\r
- UINT8 PortType;\r
- EFI_STATUS Status;\r
- SMBIOS_TABLE_TYPE8 *SmbiosRecord;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR *ForType8InputData;\r
- UINT8 Index;\r
-\r
- ForType8InputData = (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR *)RecordData;\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenForInternal = 0;\r
- TokenForExternal = 0;\r
- InternalType = 0;\r
- ExternalType = 0;\r
- PortType = 0;\r
-\r
- if (!PcdMiscPortIsInit) {\r
- GetMiscPortConfigFromPcd ();\r
- PcdMiscPortIsInit = TRUE;\r
- }\r
-\r
- for (Index = 0; Index < SMBIOS_PORT_CONNECTOR_MAX_NUM; Index++) {\r
- if (ForType8InputData->PortInternalConnectorDesignator == (mMiscConnectorArray[Index])->PortInternalConnectorDesignator) {\r
- //DEBUG ((EFI_D_ERROR, "Found Port Connector Data %d : ", Index));\r
- break;\r
- }\r
- }\r
- if (Index >= SMBIOSPortConnector.SMBIOSConnectorNumber) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (Index >= SMBIOS_PORT_CONNECTOR_MAX_NUM) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- InternalRef = SMBIOSPortConnector.SMBIOSPortConnector[Index].PortInternalConnectorDesignator;\r
- if (StrLen (InternalRef) > 0) {\r
- TokenToUpdate = STRING_TOKEN ((mMiscConnectorArray[Index])->PortInternalConnectorDesignator);\r
- HiiSetString (mHiiHandle, TokenToUpdate, InternalRef, NULL);\r
- }\r
- ExternalRef = SMBIOSPortConnector.SMBIOSPortConnector[Index].PortExternalConnectorDesignator;\r
- if (StrLen (ExternalRef) > 0) {\r
- TokenToUpdate = STRING_TOKEN ((mMiscConnectorArray[Index])->PortExternalConnectorDesignator);\r
- HiiSetString (mHiiHandle, TokenToUpdate, ExternalRef, NULL);\r
- }\r
- TokenForInternal = STRING_TOKEN ((mMiscConnectorArray[Index])->PortInternalConnectorDesignator);\r
- TokenForExternal = STRING_TOKEN ((mMiscConnectorArray[Index])->PortExternalConnectorDesignator);\r
- InternalType = SMBIOSPortConnector.SMBIOSPortConnector[Index].PortInternalConnectorType;\r
- ExternalType = SMBIOSPortConnector.SMBIOSPortConnector[Index].PortExternalConnectorType;\r
- PortType = SMBIOSPortConnector.SMBIOSPortConnector[Index].PortType;\r
-\r
- InternalRef = HiiGetPackageString(&gEfiCallerIdGuid, TokenForInternal, NULL);\r
- InternalRefStrLen = StrLen(InternalRef);\r
- if (InternalRefStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- ExternalRef = HiiGetPackageString(&gEfiCallerIdGuid, TokenForExternal, NULL);\r
- ExternalRefStrLen = StrLen(ExternalRef);\r
- if (ExternalRefStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE8) + InternalRefStrLen + 1 + ExternalRefStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE8) + InternalRefStrLen + 1 + ExternalRefStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_PORT_CONNECTOR_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE8);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->InternalReferenceDesignator = 1;\r
- SmbiosRecord->InternalConnectorType = InternalType;\r
- SmbiosRecord->ExternalReferenceDesignator = 2;\r
- SmbiosRecord->ExternalConnectorType = ExternalType;\r
- SmbiosRecord->PortType = PortType;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(InternalRef, OptionalStrStart);\r
- UnicodeStrToAsciiStr(ExternalRef, OptionalStrStart + InternalRefStrLen + 1);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// /** @file\r
-// System Manufacturer Information\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-\r
-\r
-/=#\r
-\r
-\r
-#string STR_MISC_SYSTEM_MANUFACTURER #language en-US "Intel Corp."\r
-#string STR_MISC_SYSTEM_PRODUCT_NAME #language en-US "QUARK"\r
-#string STR_MISC_SYSTEM_VERSION #language en-US "1.0"\r
-#string STR_MISC_SYSTEM_SERIAL_NUMBER #language en-US "Unknown"\r
-#string STR_MISC_SYSTEM_SKU_NUMBER #language en-US "System SKUNumber"\r
-#string STR_MISC_SYSTEM_FAMILY #language en-US "X1000"\r
+++ /dev/null
-/** @file\r
-This driver parses the mMiscSubclassDataTable structure and reports\r
-any generated data using smbios protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) System Manufacturer data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_MANUFACTURER, MiscSystemManufacturer) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_MANUFACTURER), // SystemManufactrurer\r
- STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), // SystemProductName\r
- STRING_TOKEN(STR_MISC_SYSTEM_VERSION), // SystemVersion\r
- STRING_TOKEN(STR_MISC_SYSTEM_SERIAL_NUMBER), // SystemSerialNumber\r
- { // SystemUuid\r
- 0x13ffef23, 0x8654, 0x46da, {0xa4, 0x7, 0x39, 0xc9, 0x12, 0x2, 0xd3, 0x56}\r
- },\r
- EfiSystemWakeupTypePowerSwitch, // SystemWakeupType\r
- STRING_TOKEN(STR_MISC_SYSTEM_SKU_NUMBER), // SystemSKUNumber\r
- STRING_TOKEN(STR_MISC_SYSTEM_FAMILY), // SystemFamily\r
-};\r
+++ /dev/null
-/** @file\r
-This driver parses the mMiscSubclassDataTable structure and reports\r
-any generated data to smbios.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscSystemManufacturer (Type 1).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscSystemManufacturer)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN ManuStrLen;\r
- UINTN VerStrLen;\r
- UINTN PdNameStrLen;\r
- UINTN SerialNumStrLen;\r
- UINTN SKUNumStrLen;\r
- UINTN FamilyStrLen;\r
- EFI_STATUS Status;\r
- CHAR16 Manufacturer[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 ProductName[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 Version[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 SerialNumber[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 SKUNumber[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 Family[SMBIOS_STRING_MAX_LENGTH];\r
- EFI_STRING ManufacturerPtr;\r
- EFI_STRING ProductNamePtr;\r
- EFI_STRING VersionPtr;\r
- EFI_STRING SerialNumberPtr;\r
- EFI_STRING SKUNumberPtr;\r
- EFI_STRING FamilyPtr;\r
- STRING_REF TokenToGet;\r
- STRING_REF TokenToUpdate;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE1 *SmbiosRecord;\r
- EFI_MISC_SYSTEM_MANUFACTURER *ForType1InputData;\r
-\r
- ForType1InputData = (EFI_MISC_SYSTEM_MANUFACTURER *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Update strings from PCD\r
- //\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemManufacturer), Manufacturer);\r
- if (StrLen (Manufacturer) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_SYSTEM_MANUFACTURER);\r
- HiiSetString (mHiiHandle, TokenToUpdate, Manufacturer, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_MANUFACTURER);\r
- ManufacturerPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- ManuStrLen = StrLen(ManufacturerPtr);\r
- if (ManuStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemProductName), ProductName);\r
- if (StrLen (ProductName) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_SYSTEM_PRODUCT_NAME);\r
- HiiSetString (mHiiHandle, TokenToUpdate, ProductName, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_PRODUCT_NAME);\r
- ProductNamePtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- PdNameStrLen = StrLen(ProductNamePtr);\r
- if (PdNameStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemVersion), Version);\r
- if (StrLen (Version) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_SYSTEM_VERSION);\r
- HiiSetString (mHiiHandle, TokenToUpdate, Version, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_VERSION);\r
- VersionPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- VerStrLen = StrLen(VersionPtr);\r
- if (VerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSerialNumber), SerialNumber);\r
- if (StrLen (SerialNumber) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_SYSTEM_SERIAL_NUMBER);\r
- HiiSetString (mHiiHandle, TokenToUpdate, SerialNumber, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SERIAL_NUMBER);\r
- SerialNumberPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- SerialNumStrLen = StrLen(SerialNumberPtr);\r
- if (SerialNumStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSKUNumber), SKUNumber);\r
- if (StrLen (SKUNumber) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_SYSTEM_SKU_NUMBER);\r
- HiiSetString (mHiiHandle, TokenToUpdate, SKUNumber, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SKU_NUMBER);\r
- SKUNumberPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- SKUNumStrLen = StrLen(SKUNumberPtr);\r
- if (SKUNumStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemFamily), Family);\r
- if (StrLen (Family) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_SYSTEM_FAMILY);\r
- HiiSetString (mHiiHandle, TokenToUpdate, Family, NULL);\r
- }\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_FAMILY);\r
- FamilyPtr = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- FamilyStrLen = StrLen(FamilyPtr);\r
- if (FamilyStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE1) + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + SKUNumStrLen + 1 + FamilyStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE1) + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + SKUNumStrLen + 1 + FamilyStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE1);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- //\r
- // Manu will be the 1st optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Manufacturer = 1;\r
- //\r
- // ProductName will be the 2nd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->ProductName = 2;\r
- //\r
- // Version will be the 3rd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Version = 3;\r
- //\r
- // Serial number will be the 4th optional string following the formatted structure.\r
- //\r
- SmbiosRecord->SerialNumber = 4;\r
- //\r
- // SKU number will be the 5th optional string following the formatted structure.\r
- //\r
- SmbiosRecord->SKUNumber = 5;\r
- //\r
- // Family will be the 6th optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Family = 6;\r
- CopyMem ((UINT8 *) (&SmbiosRecord->Uuid), (UINT8 *)PcdGetPtr(PcdSMBIOSSystemUuid),16);\r
- SmbiosRecord->WakeUpType = (UINT8)ForType1InputData->SystemWakeupType;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(ManufacturerPtr, OptionalStrStart);\r
- UnicodeStrToAsciiStr(ProductNamePtr, OptionalStrStart + ManuStrLen + 1);\r
- UnicodeStrToAsciiStr(VersionPtr, OptionalStrStart + ManuStrLen + 1 + PdNameStrLen + 1);\r
- UnicodeStrToAsciiStr(SerialNumberPtr, OptionalStrStart + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1);\r
- UnicodeStrToAsciiStr(SKUNumberPtr, OptionalStrStart + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1 + SerialNumStrLen+ 1);\r
- UnicodeStrToAsciiStr(FamilyPtr, OptionalStrStart + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + SKUNumStrLen+ 1);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// /** @file\r
-// Miscellaneous System Option Strings\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-\r
-\r
-/=#\r
-\r
-#string STR_MISC_SYSTEM_OPTION_STRING #language en-US "J1D4:1-2,5-6,9-10Default;2-3CMOS clr,6-7Pswd clr,10-11Recovery"\r
+++ /dev/null
-/** @file\r
-This driver parses the mSmbiosMiscDataTable structure and reports\r
-any generated data to smbios.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_OPTION_STRING, SystemOptionString) = {\r
- {STRING_TOKEN (STR_MISC_SYSTEM_OPTION_STRING)}\r
-};\r
+++ /dev/null
-/** @file\r
-BIOS system option string boot time changes.\r
-SMBIOS type 12.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscSystemOptionString (Type 12).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(SystemOptionString)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN OptStrLen;\r
- EFI_STRING OptionString;\r
- EFI_STATUS Status;\r
- STRING_REF TokenToGet;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE12 *SmbiosRecord;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_OPTION_STRING);\r
- OptionString = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- OptStrLen = StrLen(OptionString);\r
- if (OptStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE12) + OptStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE12) + OptStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_CONFIGURATION_OPTIONS;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE12);\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- SmbiosRecord->StringCount = 1;\r
- OptionalStrStart = (CHAR8*) (SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(OptionString, OptionalStrStart);\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
-\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// /** @file\r
-// Miscellaneous Port Connector Information\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-\r
-\r
-/=#\r
-\r
-#string STR_MISC_SYSTEM_SLOT1 #language en-US "SLOT1"\r
-#string STR_MISC_SYSTEM_SLOT2 #language en-US "SLOT2"\r
-#string STR_MISC_SYSTEM_SLOT3 #language en-US "SLOT3"\r
-#string STR_MISC_SYSTEM_SLOT4 #language en-US "SLOT4"\r
-#string STR_MISC_SYSTEM_SLOT5 #language en-US "SLOT5"\r
-#string STR_MISC_SYSTEM_SLOT6 #language en-US "SLOT6"\r
-#string STR_MISC_SYSTEM_SLOT7 #language en-US "SLOT7"\r
-#string STR_MISC_SYSTEM_SLOT8 #language en-US "SLOT8"\r
-#string STR_MISC_SYSTEM_SLOT9 #language en-US "SLOT9"\r
-#string STR_MISC_SYSTEM_SLOT10 #language en-US "SLOT10"\r
-#string STR_MISC_SYSTEM_SLOT11 #language en-US "SLOT11"\r
-#string STR_MISC_SYSTEM_SLOT12 #language en-US "SLOT12"\r
-#string STR_MISC_SYSTEM_SLOT13 #language en-US "SLOT13"\r
-#string STR_MISC_SYSTEM_SLOT14 #language en-US "SLOT14"\r
+++ /dev/null
-/** @file\r
-This driver parses the mMiscSubclassDataTable structure and reports\r
-any generated data to the DataHub.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot1) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT1), // SlotDesignation\r
- EfiSlotTypePci, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 1, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot2) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT2), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 1, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot3) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT3), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 2, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot4) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT4), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 2, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot5) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT5), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 3, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot6) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT6), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 3, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot7) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT7), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 3, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot8) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT8), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 3, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot9) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT9), // SlotDesignation\r
- EfiSlotTypeUnknown, // SlotType\r
- EfiSlotDataBusWidthUnknown, // SlotDataBusWidth\r
- EfiSlotUsageUnknown, // SlotUsage\r
- EfiSlotLengthUnknown , // SlotLength\r
- 0, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot10) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT10), // SlotDesignation\r
- EfiSlotTypeUnknown, // SlotType\r
- EfiSlotDataBusWidthUnknown, // SlotDataBusWidth\r
- EfiSlotUsageUnknown, // SlotUsage\r
- EfiSlotLengthUnknown , // SlotLength\r
- 0, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot11) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT11), // SlotDesignation\r
- EfiSlotTypeUnknown, // SlotType\r
- EfiSlotDataBusWidthUnknown, // SlotDataBusWidth\r
- EfiSlotUsageUnknown, // SlotUsage\r
- EfiSlotLengthUnknown , // SlotLength\r
- 0, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot12) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT12), // SlotDesignation\r
- EfiSlotTypeUnknown, // SlotType\r
- EfiSlotDataBusWidthUnknown, // SlotDataBusWidth\r
- EfiSlotUsageUnknown, // SlotUsage\r
- EfiSlotLengthUnknown , // SlotLength\r
- 0, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot13) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT13), // SlotDesignation\r
- EfiSlotTypeUnknown, // SlotType\r
- EfiSlotDataBusWidthUnknown, // SlotDataBusWidth\r
- EfiSlotUsageUnknown, // SlotUsage\r
- EfiSlotLengthUnknown , // SlotLength\r
- 0, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot14) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT14), // SlotDesignation\r
- EfiSlotTypeUnknown, // SlotType\r
- EfiSlotDataBusWidthUnknown, // SlotDataBusWidth\r
- EfiSlotUsageUnknown, // SlotUsage\r
- EfiSlotLengthUnknown , // SlotLength\r
- 0, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 1, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- {0} // SlotDevicePath\r
-};\r
-\r
-\r
+++ /dev/null
-/** @file\r
-BIOS system slot designator information boot time changes.\r
-SMBIOS type 9.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-MiscSystemSlotDesignatorFunction.c\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-//\r
-//\r
-//\r
-\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot1);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot2);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot3);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot4);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot5);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot6);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot7);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot8);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot9);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot10);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot11);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot12);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot13);\r
-MISC_SMBIOS_DATA_TABLE_EXTERNS (EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot14);\r
-\r
-EFI_MISC_SYSTEM_SLOT_DESIGNATION *mMiscSlotArray[SMBIOS_SYSTEM_SLOT_MAX_NUM] =\r
-{\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot1),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot2),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot3),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot4),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot5),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot6),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot7),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot8),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot9),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot10),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot11),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot12),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot13),\r
- MISC_SMBIOS_DATA_TABLE_POINTER (MiscSystemSlot14),\r
-};\r
-\r
-BOOLEAN PcdMiscSlotIsInit = FALSE;\r
-SMBIOS_SLOT_COFNIG SMBIOSlotConfig = {0};\r
-\r
-/**\r
- Get Misc Slot Configuration information from PCD\r
- @param SMBIOSPortConnector Pointer to SMBIOSPortConnector table.\r
-\r
-**/\r
-\r
-VOID\r
-GetMiscSLotConfigFromPcd ()\r
-{\r
- //\r
- // Type 9\r
- //\r
- SMBIOSlotConfig.SMBIOSSystemSlotNumber = PcdGet8 (PcdSMBIOSSystemSlotNumber);\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot1Designation), SMBIOSlotConfig.SMBIOSSystemSlot[0].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[0].SlotType = PcdGet8(PcdSMBIOSSystemSlot1Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[0].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot1DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[0].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot1Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[0].SlotLength = PcdGet8(PcdSMBIOSSystemSlot1Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[0].SlotId = PcdGet16(PcdSMBIOSSystemSlot1Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[0].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot1Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot2Designation), SMBIOSlotConfig.SMBIOSSystemSlot[1].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[1].SlotType = PcdGet8(PcdSMBIOSSystemSlot2Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[1].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot2DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[1].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot2Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[1].SlotLength = PcdGet8(PcdSMBIOSSystemSlot2Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[1].SlotId = PcdGet16(PcdSMBIOSSystemSlot2Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[1].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot2Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot3Designation), SMBIOSlotConfig.SMBIOSSystemSlot[2].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[2].SlotType = PcdGet8(PcdSMBIOSSystemSlot3Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[2].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot3DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[2].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot3Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[2].SlotLength = PcdGet8(PcdSMBIOSSystemSlot3Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[2].SlotId = PcdGet16(PcdSMBIOSSystemSlot3Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[2].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot3Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot4Designation), SMBIOSlotConfig.SMBIOSSystemSlot[3].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[3].SlotType = PcdGet8(PcdSMBIOSSystemSlot4Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[3].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot4DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[3].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot4Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[3].SlotLength = PcdGet8(PcdSMBIOSSystemSlot4Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[3].SlotId = PcdGet16(PcdSMBIOSSystemSlot4Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[3].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot4Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot5Designation), SMBIOSlotConfig.SMBIOSSystemSlot[4].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[4].SlotType = PcdGet8(PcdSMBIOSSystemSlot5Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[4].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot5DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[4].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot5Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[4].SlotLength = PcdGet8(PcdSMBIOSSystemSlot5Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[4].SlotId = PcdGet16(PcdSMBIOSSystemSlot5Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[4].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot5Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot6Designation), SMBIOSlotConfig.SMBIOSSystemSlot[5].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[5].SlotType = PcdGet8(PcdSMBIOSSystemSlot6Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[5].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot6DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[5].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot6Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[5].SlotLength = PcdGet8(PcdSMBIOSSystemSlot6Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[5].SlotId = PcdGet16(PcdSMBIOSSystemSlot6Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[5].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot6Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot7Designation), SMBIOSlotConfig.SMBIOSSystemSlot[6].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[6].SlotType = PcdGet8(PcdSMBIOSSystemSlot7Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[6].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot7DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[6].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot7Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[6].SlotLength = PcdGet8(PcdSMBIOSSystemSlot7Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[6].SlotId = PcdGet16(PcdSMBIOSSystemSlot7Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[6].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot7Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot8Designation), SMBIOSlotConfig.SMBIOSSystemSlot[7].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[7].SlotType = PcdGet8(PcdSMBIOSSystemSlot8Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[7].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot8DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[7].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot8Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[7].SlotLength = PcdGet8(PcdSMBIOSSystemSlot8Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[7].SlotId = PcdGet16(PcdSMBIOSSystemSlot8Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[7].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot8Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot9Designation), SMBIOSlotConfig.SMBIOSSystemSlot[8].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[8].SlotType = PcdGet8(PcdSMBIOSSystemSlot9Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[8].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot9DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[8].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot9Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[8].SlotLength = PcdGet8(PcdSMBIOSSystemSlot9Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[8].SlotId = PcdGet16(PcdSMBIOSSystemSlot9Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[8].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot9Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot10Designation), SMBIOSlotConfig.SMBIOSSystemSlot[9].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[9].SlotType = PcdGet8(PcdSMBIOSSystemSlot10Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[9].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot10DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[9].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot10Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[9].SlotLength = PcdGet8(PcdSMBIOSSystemSlot10Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[9].SlotId = PcdGet16(PcdSMBIOSSystemSlot10Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[9].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot10Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot11Designation), SMBIOSlotConfig.SMBIOSSystemSlot[10].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[10].SlotType = PcdGet8(PcdSMBIOSSystemSlot11Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[10].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot11DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[10].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot11Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[10].SlotLength = PcdGet8(PcdSMBIOSSystemSlot11Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[10].SlotId = PcdGet16(PcdSMBIOSSystemSlot11Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[10].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot11Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot12Designation), SMBIOSlotConfig.SMBIOSSystemSlot[11].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[11].SlotType = PcdGet8(PcdSMBIOSSystemSlot12Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[11].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot12DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[11].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot12Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[11].SlotLength = PcdGet8(PcdSMBIOSSystemSlot12Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[11].SlotId = PcdGet16(PcdSMBIOSSystemSlot12Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[11].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot12Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot13Designation), SMBIOSlotConfig.SMBIOSSystemSlot[12].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[12].SlotType = PcdGet8(PcdSMBIOSSystemSlot13Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[12].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot13DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[12].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot13Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[12].SlotLength = PcdGet8(PcdSMBIOSSystemSlot13Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[12].SlotId = PcdGet16(PcdSMBIOSSystemSlot13Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[12].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot13Characteristics);\r
-\r
- AsciiStrToUnicodeStr ((CHAR8 *) PcdGetPtr(PcdSMBIOSSystemSlot14Designation), SMBIOSlotConfig.SMBIOSSystemSlot[13].SlotDesignation);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[13].SlotType = PcdGet8(PcdSMBIOSSystemSlot14Type);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[13].SlotDataBusWidth = PcdGet8(PcdSMBIOSSystemSlot14DataBusWidth);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[13].SlotUsage = PcdGet8(PcdSMBIOSSystemSlot14Usage);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[13].SlotLength = PcdGet8(PcdSMBIOSSystemSlot14Length);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[13].SlotId = PcdGet16(PcdSMBIOSSystemSlot14Id);\r
- SMBIOSlotConfig.SMBIOSSystemSlot[13].SlotCharacteristics = PcdGet32(PcdSMBIOSSystemSlot14Characteristics);\r
-}\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscSystemSlotDesignator structure (Type 9).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscSystemSlotDesignator)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN SlotDesignationStrLen;\r
- EFI_STATUS Status;\r
- EFI_STRING SlotDesignation;\r
- STRING_REF TokenToUpdate;\r
- STRING_REF TokenToGet;\r
- SMBIOS_TABLE_TYPE9 *SmbiosRecord;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- EFI_MISC_SYSTEM_SLOT_DESIGNATION* ForType9InputData;\r
- UINT8 Index;\r
-\r
- ForType9InputData = (EFI_MISC_SYSTEM_SLOT_DESIGNATION *)RecordData;\r
-\r
- TokenToGet = 0;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (!PcdMiscSlotIsInit) {\r
- GetMiscSLotConfigFromPcd ();\r
- PcdMiscSlotIsInit = TRUE;\r
- }\r
-\r
- for (Index = 0; Index < SMBIOS_SYSTEM_SLOT_MAX_NUM; Index++) {\r
- if (ForType9InputData->SlotDesignation == (mMiscSlotArray[Index])->SlotDesignation) {\r
- //DEBUG ((EFI_D_ERROR, "Found slot Data %d : ", Index));\r
- break;\r
- }\r
- }\r
- if (Index >= SMBIOSlotConfig.SMBIOSSystemSlotNumber) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (Index >= SMBIOS_SYSTEM_SLOT_MAX_NUM) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- SlotDesignation = SMBIOSlotConfig.SMBIOSSystemSlot[Index].SlotDesignation;\r
- TokenToGet = STRING_TOKEN ((mMiscSlotArray[Index])->SlotDesignation);\r
-\r
- if (StrLen (SlotDesignation) > 0) {\r
- TokenToUpdate = STRING_TOKEN ((mMiscSlotArray[Index])->SlotDesignation);\r
- HiiSetString (mHiiHandle, TokenToUpdate, SlotDesignation, NULL);\r
- }\r
-\r
- SlotDesignation = HiiGetPackageString(&gEfiCallerIdGuid, TokenToGet, NULL);\r
- SlotDesignationStrLen = StrLen(SlotDesignation);\r
- if (SlotDesignationStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE9) + SlotDesignationStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE9) +SlotDesignationStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_SLOTS;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE9);\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->SlotDesignation = 1;\r
- SmbiosRecord->SlotType = SMBIOSlotConfig.SMBIOSSystemSlot[Index].SlotType;\r
- SmbiosRecord->SlotDataBusWidth = SMBIOSlotConfig.SMBIOSSystemSlot[Index].SlotDataBusWidth;\r
- SmbiosRecord->CurrentUsage = SMBIOSlotConfig.SMBIOSSystemSlot[Index].SlotUsage;\r
- SmbiosRecord->SlotLength = SMBIOSlotConfig.SMBIOSSystemSlot[Index].SlotLength;\r
- SmbiosRecord->SlotID = SMBIOSlotConfig.SMBIOSSystemSlot[Index].SlotId;\r
- *(UINT16 *)&SmbiosRecord->SlotCharacteristics1 = (UINT16)(SMBIOSlotConfig.SMBIOSSystemSlot[Index].SlotCharacteristics);\r
-\r
- //\r
- // Slot Characteristics\r
- //\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(SlotDesignation, OptionalStrStart);\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// /** @file\r
-// System Slot onboard devices\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-/=#\r
-\r
-\r
-\r
-#string STR_MISC_SYSTEM_SLOT_P64_B1 #language en-US "P64B1"\r
-#string STR_MISC_SYSTEM_SLOT_P64_B2 #language en-US "P64B2"\r
-#string STR_MISC_SYSTEM_SLOT_P64_B3 #language en-US "P64B3"\r
-#string STR_MISC_SYSTEM_SLOT_P64_C1 #language en-US "P64C1"\r
-#string STR_MISC_SYSTEM_SLOT_P64_C2 #language en-US "P64C2"\r
-#string STR_MISC_SYSTEM_SLOT_P64_C3 #language en-US "P64C3"\r
-\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
-Header file for the SmbiosMisc Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _SMBIOS_MISC_H\r
-#define _SMBIOS_MISC_H\r
-\r
-#include "MiscDevicePath.h"\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/PrintLib.h>\r
-\r
-///\r
-/// Reference SMBIOS 2.6, chapter 3.1.3.\r
-/// Each text string is limited to 64 significant characters due to system MIF limitations.\r
-///\r
-#define SMBIOS_STRING_MAX_LENGTH 64\r
-#define SMBIOS_PORT_CONNECTOR_MAX_NUM 14\r
-\r
-typedef struct {\r
- CHAR16 PortInternalConnectorDesignator[SMBIOS_STRING_MAX_LENGTH];\r
- CHAR16 PortExternalConnectorDesignator[SMBIOS_STRING_MAX_LENGTH];\r
- UINT8 PortInternalConnectorType;\r
- UINT8 PortExternalConnectorType;\r
- UINT8 PortType;\r
-} SMBIOS_PORT_CONNECTOR_DESIGNATOR;\r
-\r
-typedef struct {\r
- UINT8 SMBIOSConnectorNumber;\r
- SMBIOS_PORT_CONNECTOR_DESIGNATOR SMBIOSPortConnector[SMBIOS_PORT_CONNECTOR_MAX_NUM];\r
-} SMBIOS_PORT_CONNECTOR_DESIGNATOR_COFNIG;\r
-\r
-#define SMBIOS_SYSTEM_SLOT_MAX_NUM 14\r
-\r
-typedef struct {\r
- CHAR16 SlotDesignation[SMBIOS_STRING_MAX_LENGTH];\r
- UINT8 SlotType;\r
- UINT8 SlotDataBusWidth;\r
- UINT8 SlotUsage;\r
- UINT8 SlotLength;\r
- UINT16 SlotId;\r
- UINT32 SlotCharacteristics;\r
-} SMBIOS_SLOT_DESIGNATION;\r
-\r
-typedef struct {\r
- UINT8 SMBIOSSystemSlotNumber;\r
- SMBIOS_SLOT_DESIGNATION SMBIOSSystemSlot[SMBIOS_SYSTEM_SLOT_MAX_NUM];\r
-} SMBIOS_SLOT_COFNIG;\r
-\r
-//\r
-// Data table entry update function.\r
-//\r
-typedef EFI_STATUS (EFIAPI EFI_MISC_SMBIOS_DATA_FUNCTION) (\r
- IN VOID *RecordData,\r
- IN EFI_SMBIOS_PROTOCOL *Smbios\r
- );\r
-\r
-\r
-//\r
-// Data table entry definition.\r
-//\r
-typedef struct {\r
- //\r
- // intermediat input data for SMBIOS record\r
- //\r
- VOID *RecordData;\r
- EFI_MISC_SMBIOS_DATA_FUNCTION *Function;\r
-} EFI_MISC_SMBIOS_DATA_TABLE;\r
-\r
-//\r
-// Data Table extern definitions.\r
-//\r
-#define MISC_SMBIOS_DATA_TABLE_POINTER(NAME1) \\r
- & NAME1 ## Data\r
-\r
-//\r
-// Data Table extern definitions.\r
-//\r
-#define MISC_SMBIOS_DATA_TABLE_EXTERNS(NAME1, NAME2) \\r
-extern NAME1 NAME2 ## Data\r
-\r
-//\r
-// Data and function Table extern definitions.\r
-//\r
-#define MISC_SMBIOS_TABLE_EXTERNS(NAME1, NAME2, NAME3) \\r
-extern NAME1 NAME2 ## Data; \\r
-extern EFI_MISC_SMBIOS_DATA_FUNCTION NAME3 ## Function\r
-\r
-\r
-//\r
-// Data Table entries\r
-//\r
-\r
-#define MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(NAME1, NAME2) \\r
-{ \\r
- & NAME1 ## Data, \\r
- & NAME2 ## Function \\r
-}\r
-\r
-\r
-//\r
-// Global definition macros.\r
-//\r
-#define MISC_SMBIOS_TABLE_DATA(NAME1, NAME2) \\r
- NAME1 NAME2 ## Data\r
-\r
-#define MISC_SMBIOS_TABLE_FUNCTION(NAME2) \\r
- EFI_STATUS EFIAPI NAME2 ## Function( \\r
- IN VOID *RecordData, \\r
- IN EFI_SMBIOS_PROTOCOL *Smbios \\r
- )\r
-\r
-\r
-// Data Table Array\r
-//\r
-extern EFI_MISC_SMBIOS_DATA_TABLE mSmbiosMiscDataTable[];\r
-\r
-//\r
-// Data Table Array Entries\r
-//\r
-extern UINTN mSmbiosMiscDataTableEntries;\r
-extern EFI_HII_HANDLE mHiiHandle;\r
-//\r
-// Prototypes\r
-//\r
-EFI_STATUS\r
-PiSmbiosMiscEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This driver parses the mSmbiosMiscDataTable structure and reports\r
-any generated data using SMBIOS protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-//\r
-// External definitions referenced by Data Table entries.\r
-//\r
-\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_BIOS_VENDOR, MiscBiosVendor, MiscBiosVendor);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_MANUFACTURER, MiscSystemManufacturer, MiscSystemManufacturer);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_MANUFACTURER, MiscBaseBoardManufacturer, MiscBaseBoardManufacturer);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_CHASSIS_MANUFACTURER, MiscChassisManufacturer, MiscChassisManufacturer);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_BOOT_INFORMATION_STATUS, MiscBootInfoStatus, MiscBootInfoStatus);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_NUMBER_OF_INSTALLABLE_LANGUAGES, NumberOfInstallableLanguages, NumberOfInstallableLanguages);\r
-MISC_SMBIOS_TABLE_EXTERNS (EFI_MISC_SYSTEM_OPTION_STRING, SystemOptionString, SystemOptionString);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_ONBOARD_DEVICE, MiscOnboardDeviceVideo, MiscOnboardDevice);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_OEM_STRING,MiscOemString, MiscOemString);\r
-\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector1, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector2, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector3, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector4, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector5, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector6, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector7, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector8, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector9, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector10, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector11, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector12, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector13, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR, MiscPortConnector14, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot1, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot2, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot3, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot4, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot5, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot6, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot7, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot8, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot9, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot10, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot11, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot12, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot13, MiscSystemSlotDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION, MiscSystemSlot14, MiscSystemSlotDesignator);\r
-\r
-\r
-//\r
-// Data Table\r
-//\r
-EFI_MISC_SMBIOS_DATA_TABLE mSmbiosMiscDataTable[] = {\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscBiosVendor, MiscBiosVendor),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemManufacturer, MiscSystemManufacturer),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscBaseBoardManufacturer, MiscBaseBoardManufacturer),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscChassisManufacturer, MiscChassisManufacturer),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector1, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector2, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector3, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector4, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector5, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector6, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector7, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector8, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector9, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector10, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector11, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector12, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector13, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortConnector14, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot1, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot2, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot3, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot4, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot5, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot6, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot7, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot8, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot9, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot10, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot11, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot12, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot13, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlot14, MiscSystemSlotDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscOnboardDeviceVideo, MiscOnboardDevice),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscOemString, MiscOemString),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(SystemOptionString, SystemOptionString),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(NumberOfInstallableLanguages, NumberOfInstallableLanguages),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscBootInfoStatus, MiscBootInfoStatus)\r
-};\r
-\r
-//\r
-// Number of Data Table entries.\r
-//\r
-UINTN mSmbiosMiscDataTableEntries =\r
- (sizeof mSmbiosMiscDataTable) / sizeof(EFI_MISC_SMBIOS_DATA_TABLE);\r
+++ /dev/null
-## @file\r
-# Component description file for Smbios Misc module.\r
-#\r
-# This driver parses the mSmbiosMiscDataTable structure\r
-# and reports any generated data using SMBIOS protocol.\r
-# SmBios To Misc.Subclass Map Table.\r
-# SMBIOS Type |SMBIOS Name |Misc Subclass Record |Misc Subclass Name\r
-# 0 | BIOS Information | 0x2 | BiosVendor\r
-# 3 | System/Chassis Enclosure | 0x5 | ChassisManufacturer\r
-# 8 | Port Connector Information | 0x6 | PortInternalConnectorDesignator\r
-# 9 | System Slot Information | 0x7 | SystemSlotDesignator\r
-# 10 | On Board Device Information | 0x8 | OnboardDevice\r
-# 12 | System Configuration Options| 0xA | SystemOptionString\r
-# 13 | BIOS Language Information | 0xB | NumberOfInstallableLanguages\r
-# 32 | Boot Information | 0x1A | BootInformationStatus\r
-# The uni files tagged with "ToolCode="DUMMY"" are included by SmbiosMiscStrings.uni file which is input\r
-# file for StrGather tool.\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmbiosMisc\r
- FILE_GUID = EF0C99B6-B1D3-4025-9405-BF6A560FE0E0\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = SmbiosMiscEntryPoint\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- MiscOemStringFunction.c\r
- MiscOemStringData.c\r
- SmbiosMiscEntryPoint.c\r
- SmbiosMiscDataTable.c\r
- MiscSystemManufacturerData.c\r
- MiscSystemManufacturerFunction.c\r
- MiscBaseBoardManufacturerData.c\r
- MiscBaseBoardManufacturerFunction.c\r
- MiscOnboardDeviceFunction.c\r
- MiscOnboardDeviceData.c\r
- MiscSystemSlotDesignationFunction.c\r
- MiscSystemSlotDesignationData.c\r
- MiscNumberOfInstallableLanguagesFunction.c\r
- MiscNumberOfInstallableLanguagesData.c\r
- MiscChassisManufacturerFunction.c\r
- MiscChassisManufacturerData.c\r
- MiscBootInformationFunction.c\r
- MiscBootInformationData.c\r
- MiscBiosVendorFunction.c\r
- MiscBiosVendorData.c\r
- MiscSystemOptionStringFunction.c\r
- MiscSystemOptionStringData.c\r
- MiscPortInternalConnectorDesignatorFunction.c\r
- MiscPortInternalConnectorDesignatorData.c\r
- SmbiosMisc.h\r
- MiscDevicePath.h\r
- SmbiosMiscStrings.uni\r
- CommonHeader.h\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- HiiLib\r
- MemoryAllocationLib\r
- DevicePathLib\r
- BaseMemoryLib\r
- BaseLib\r
- DebugLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- UefiLib\r
-\r
-[Protocols]\r
- gEfiSmbiosProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
-\r
-[Pcd]\r
- gEfiMdePkgTokenSpaceGuid.PcdUefiVariableDefaultPlatformLang\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareRevision\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosVendor\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosReleaseDate\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosStartAddress\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosChar\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosCharEx1\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosCharEx2\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemManufacturer\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemProductName\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemVersion\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSerialNumber\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemUuid\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSKUNumber\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemFamily\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBoardManufacturer\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBoardProductName\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBoardVersion\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBoardSerialNumber\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisManufacturer\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisVersion\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisSerialNumber\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisAssetTag\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisBootupState\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisPowerSupplyState\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisSecurityState\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisOemDefined\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisHeight\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisNumberPowerCords\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisElementCount\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisElementRecordLength\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSConnectorNumber\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14InternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14ExternalConnectorDesignator\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort15InternalConnectorDesignator\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort15InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort15ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort15Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort16InternalConnectorDesignator\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort16InternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort16ExternalConnectorType\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort16Type\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlotNumber\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Characteristics\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Designation\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14DataBusWidth\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Usage\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Length\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Id\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Characteristics\r
-\r
-[Depex]\r
- gEfiSmbiosProtocolGuid\r
+++ /dev/null
-/** @file\r
-This driver parses the mSmbiosMiscDataTable structure and reports\r
-any generated data using SMBIOS protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "SmbiosMisc.h"\r
-\r
-\r
-extern UINT8 SmbiosMiscStrings[];\r
-EFI_HANDLE mImageHandle;\r
-\r
-EFI_HII_HANDLE mHiiHandle;\r
-\r
-\r
-\r
-/**\r
- Standard EFI driver point. This driver parses the mSmbiosMiscDataTable\r
- structure and reports any generated data using SMBIOS protocol.\r
-\r
- @param ImageHandle Handle for the image of this driver\r
- @param SystemTable Pointer to the EFI System Table\r
-\r
- @retval EFI_SUCCESS The data was successfully stored.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmbiosMiscEntryPoint(\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- UINTN Index;\r
- EFI_STATUS EfiStatus;\r
- EFI_SMBIOS_PROTOCOL *Smbios;\r
-\r
-\r
- mImageHandle = ImageHandle;\r
-\r
- EfiStatus = gBS->LocateProtocol(&gEfiSmbiosProtocolGuid, NULL, (VOID**)&Smbios);\r
-\r
- if (EFI_ERROR(EfiStatus)) {\r
- DEBUG((EFI_D_ERROR, "Could not locate SMBIOS protocol. %r\n", EfiStatus));\r
- return EfiStatus;\r
- }\r
-\r
- mHiiHandle = HiiAddPackages (\r
- &gEfiCallerIdGuid,\r
- mImageHandle,\r
- SmbiosMiscStrings,\r
- NULL\r
- );\r
- ASSERT (mHiiHandle != NULL);\r
-\r
- for (Index = 0; Index < mSmbiosMiscDataTableEntries; ++Index) {\r
- //\r
- // If the entry have a function pointer, just log the data.\r
- //\r
- if (mSmbiosMiscDataTable[Index].Function != NULL) {\r
- EfiStatus = (*mSmbiosMiscDataTable[Index].Function)(\r
- mSmbiosMiscDataTable[Index].RecordData,\r
- Smbios\r
- );\r
-\r
- if (EFI_ERROR(EfiStatus)) {\r
- DEBUG((EFI_D_ERROR, "Misc smbios store error. Index=%d, ReturnStatus=%r\n", Index, EfiStatus));\r
- return EfiStatus;\r
- }\r
- }\r
- }\r
-\r
- return EfiStatus;\r
-}\r
+++ /dev/null
-// /** @file\r
-// SmbiosMisc formset.\r
-//\r
-// Copyright (c) 2013-2015 Intel Corporation.\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// **/\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_SUBCLASS_DRIVER_TITLE #language en-US "SMBIOS Misc subclass driver"\r
-\r
-\r
-#include "MiscBiosVendor.uni"\r
-#include "MiscChassisManufacturer.uni"\r
-#include "MiscPortInternalConnectorDesignator.uni"\r
-#include "MiscSystemManufacturer.uni"\r
-#include "MiscBaseBoardManufacturer.uni"\r
-#include "MiscSystemOptionString.uni"\r
-#include "MiscSystemSlotDesignation.uni"\r
-#include "MiscOnboardDevice.uni"\r
-#include "MiscOemString.uni"\r
+++ /dev/null
-/** @file\r
-Principle source module for Clanton Peak platform config PEIM driver.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/PlatformHelperLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-VOID\r
-EFIAPI\r
-LegacySpiProtect (\r
- VOID\r
- )\r
-{\r
- UINT32 RegVal;\r
-\r
- RegVal = PcdGet32 (PcdLegacyProtectedBIOSRange0Pei);\r
- if (RegVal != 0) {\r
- PlatformWriteFirstFreeSpiProtect (\r
- RegVal,\r
- 0,\r
- 0\r
- );\r
- }\r
- RegVal = PcdGet32 (PcdLegacyProtectedBIOSRange1Pei);\r
- if (RegVal != 0) {\r
- PlatformWriteFirstFreeSpiProtect (\r
- RegVal,\r
- 0,\r
- 0\r
- );\r
- }\r
- RegVal = PcdGet32 (PcdLegacyProtectedBIOSRange2Pei);\r
- if (RegVal != 0) {\r
- PlatformWriteFirstFreeSpiProtect (\r
- RegVal,\r
- 0,\r
- 0\r
- );\r
- }\r
-\r
- //\r
- // Make legacy SPI READ/WRITE enabled if not a secure build\r
- //\r
- LpcPciCfg32And (R_QNC_LPC_BIOS_CNTL, ~B_QNC_LPC_BIOS_CNTL_BIOSWE);\r
-}\r
-\r
-/** PlatformConfigPei driver entry point.\r
-\r
- Platform config in PEI stage.\r
-\r
- @param[in] FfsHeader Pointer to Firmware File System file header.\r
- @param[in] PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS Platform config success.\r
-*/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformConfigPeiInit (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- //\r
- // Do SOC Init Pre memory init.\r
- //\r
- PeiQNCPreMemInit ();\r
-\r
- //\r
- // Protect areas specified by PCDs.\r
- //\r
- LegacySpiProtect ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for Clanton Peak platform config PEIM module.\r
-#\r
-# Copyright (c) 2013 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformConfigPei\r
- FILE_GUID = 55961E20-B0D9-4553-9948-E3ECF0BE0889\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PlatformConfigPeiInit\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources]\r
- PlatformConfigPei.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- PeimEntryPoint\r
- PcdLib\r
- IntelQNCLib\r
- PlatformHelperLib\r
- QNCAccessLib\r
-\r
-[Pcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdLegacyProtectedBIOSRange0Pei\r
- gQuarkPlatformTokenSpaceGuid.PcdLegacyProtectedBIOSRange1Pei\r
- gQuarkPlatformTokenSpaceGuid.PcdLegacyProtectedBIOSRange2Pei\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-This file provide the function to detect boot mode\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include <Pi/PiFirmwareVolume.h>\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiListRecoveryBootMode = {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiBootInRecoveryModePpiGuid,\r
- NULL\r
-};\r
-\r
-/**\r
- If the box was opened, it's boot with full config.\r
- If the box is closed, then\r
- 1. If it's first time to boot, it's boot with full config .\r
- 2. If the ChassisIntrution is selected, force to be a boot with full config\r
- 3. Otherwise it's boot with no change.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval TRUE If it's boot with no change.\r
-\r
- @retval FALSE If boot with no change.\r
-**/\r
-BOOLEAN\r
-IsBootWithNoChange (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- BOOLEAN IsFirstBoot = FALSE;\r
-\r
- BOOLEAN EnableFastBoot = FALSE;\r
- IsFirstBoot = PcdGetBool(PcdBootState);\r
- EnableFastBoot = PcdGetBool (PcdEnableFastBoot);\r
-\r
- DEBUG ((EFI_D_INFO, "IsFirstBoot = %x , EnableFastBoot= %x. \n", IsFirstBoot, EnableFastBoot));\r
-\r
- if ((!IsFirstBoot) && EnableFastBoot) {\r
- return TRUE;\r
- } else {\r
- return FALSE;\r
- }\r
-}\r
-\r
-\r
-/**\r
-\r
-Routine Description:\r
-\r
- This function is used to verify if the FV header is validate.\r
-\r
- @param FwVolHeader - The FV header that to be verified.\r
-\r
- @retval EFI_SUCCESS - The Fv header is valid.\r
- @retval EFI_NOT_FOUND - The Fv header is invalid.\r
-\r
-**/\r
-EFI_STATUS\r
-ValidateFvHeader (\r
- EFI_BOOT_MODE *BootMode\r
- )\r
-{\r
- UINT16 *Ptr;\r
- UINT16 HeaderLength;\r
- UINT16 Checksum;\r
-\r
- EFI_FIRMWARE_VOLUME_HEADER *FwVolHeader;\r
-\r
- if (BOOT_IN_RECOVERY_MODE == *BootMode) {\r
- DEBUG ((EFI_D_INFO, "Boot mode recovery\n"));\r
- return EFI_SUCCESS;\r
- }\r
- //\r
- // Let's check whether FvMain header is valid, if not enter into recovery mode\r
- //\r
- //\r
- // Verify the header revision, header signature, length\r
- // Length of FvBlock cannot be 2**64-1\r
- // HeaderLength cannot be an odd number\r
- //\r
- FwVolHeader = (EFI_FIRMWARE_VOLUME_HEADER *)(UINTN)PcdGet32(PcdFlashFvMainBase);\r
- if ((FwVolHeader->Revision != EFI_FVH_REVISION)||\r
- (FwVolHeader->Signature != EFI_FVH_SIGNATURE) ||\r
- (FwVolHeader->FvLength == ((UINT64) -1)) ||\r
- ((FwVolHeader->HeaderLength & 0x01) != 0)\r
- ) {\r
- return EFI_NOT_FOUND;\r
- }\r
- //\r
- // Verify the header checksum\r
- //\r
- HeaderLength = (UINT16) (FwVolHeader->HeaderLength / 2);\r
- Ptr = (UINT16 *) FwVolHeader;\r
- Checksum = 0;\r
- while (HeaderLength > 0) {\r
- Checksum = Checksum +*Ptr;\r
- Ptr++;\r
- HeaderLength--;\r
- }\r
-\r
- if (Checksum != 0) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Peform the boot mode determination logic\r
- If the box is closed, then\r
- 1. If it's first time to boot, it's boot with full config .\r
- 2. If the ChassisIntrution is selected, force to be a boot with full config\r
- 3. Otherwise it's boot with no change.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @param BootMode The detected boot mode.\r
-\r
- @retval EFI_SUCCESS if the boot mode could be set\r
-**/\r
-EFI_STATUS\r
-UpdateBootMode (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- OUT EFI_BOOT_MODE *BootMode\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE NewBootMode;\r
- PEI_CAPSULE_PPI *Capsule;\r
- UINT32 RegValue;\r
-\r
- NewBootMode = *BootMode;\r
-\r
- //\r
- // Read Sticky R/W Bits\r
- //\r
- RegValue = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW);\r
- DEBUG ((EFI_D_ERROR, "RegValue = %08x\n", RegValue));\r
-\r
- //\r
- // Check if we need to boot in recovery mode\r
- //\r
- if ((RegValue & B_CFG_STICKY_RW_FORCE_RECOVERY) != 0) {\r
- NewBootMode = BOOT_IN_RECOVERY_MODE;\r
- DEBUG ((EFI_D_ERROR, "RECOVERY from sticky bit\n"));;\r
-\r
- //\r
- // Clear force recovery sticky bit\r
- //\r
- QNCAltPortWrite (\r
- QUARK_SCSS_SOC_UNIT_SB_PORT_ID,\r
- QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW,\r
- RegValue &(~B_CFG_STICKY_RW_FORCE_RECOVERY)\r
- );\r
-\r
- } else if (ValidateFvHeader (BootMode) != EFI_SUCCESS) {\r
- NewBootMode = BOOT_IN_RECOVERY_MODE;\r
- DEBUG ((EFI_D_ERROR, "RECOVERY from corrupt FV\n"));;\r
- } else if (QNCCheckS3AndClearState ()) {\r
- //\r
- // Determine if we're in capsule update mode\r
- //\r
- Status = PeiServicesLocatePpi (\r
- &gPeiCapsulePpiGuid,\r
- 0,\r
- NULL,\r
- (VOID **)&Capsule\r
- );\r
- if (Status == EFI_SUCCESS) {\r
- Status = Capsule->CheckCapsuleUpdate (PeiServices);\r
- if (Status == EFI_SUCCESS) {\r
- DEBUG ((EFI_D_INFO, "Boot mode Flash Update\n"));\r
- NewBootMode = BOOT_ON_FLASH_UPDATE;\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Boot mode S3 resume\n"));\r
- NewBootMode = BOOT_ON_S3_RESUME;\r
- }\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Boot mode S3 resume\n"));\r
- NewBootMode = BOOT_ON_S3_RESUME;\r
- }\r
- } else {\r
- //\r
- // Check if this is a power on reset\r
- //\r
- if (QNCCheckPowerOnResetAndClearState ()) {\r
- DEBUG ((EFI_D_INFO, "Power On Reset\n"));\r
- }\r
- if (IsBootWithNoChange (PeiServices)) {\r
- DEBUG ((EFI_D_INFO, "Boot with Minimum cfg\n"));\r
- NewBootMode = BOOT_ASSUMING_NO_CONFIGURATION_CHANGES;\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Boot with Full cfg\n"));\r
- NewBootMode = BOOT_WITH_FULL_CONFIGURATION;\r
- }\r
- }\r
-\r
- if (NewBootMode == BOOT_IN_RECOVERY_MODE) {\r
- DEBUG ((EFI_D_INFO, "Boot mode recovery\n"));\r
- Status = PeiServicesInstallPpi (&mPpiListRecoveryBootMode);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- Status = PeiServicesSetBootMode (NewBootMode);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- *BootMode = NewBootMode;\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013 - 2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-\r
-#include <PiPei.h>\r
-#include <IntelQNCPeim.h>\r
-#include "Ioh.h"\r
-#include <Platform.h>\r
-#include <PlatformBoards.h>\r
-\r
-#include <IndustryStandard/SmBus.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-#include <Guid/AcpiS3Context.h>\r
-#include <Ppi/AtaController.h>\r
-#include <Guid/Capsule.h>\r
-#include <Ppi/MasterBootMode.h>\r
-#include <Guid/MemoryTypeInformation.h>\r
-#include <Guid/RecoveryDevice.h>\r
-#include <Guid/MemoryConfigData.h>\r
-#include <Guid/MemoryOverwriteControl.h>\r
-#include <Guid/CapsuleVendor.h>\r
-#include <Guid/QuarkCapsuleGuid.h>\r
-#include <Ppi/ReadOnlyVariable2.h>\r
-#include <Ppi/FvLoadFile.h>\r
-#include <Guid/SmramMemoryReserve.h>\r
-#include <Ppi/DeviceRecoveryModule.h>\r
-#include <Ppi/Capsule.h>\r
-#include <Ppi/Reset.h>\r
-#include <Ppi/Stall.h>\r
-#include <Ppi/BootInRecoveryMode.h>\r
-#include <Guid/FirmwareFileSystem2.h>\r
-#include <Ppi/MemoryDiscovered.h>\r
-#include <Ppi/RecoveryModule.h>\r
-#include <Ppi/Smbus2.h>\r
-#include <Ppi/FirmwareVolumeInfo.h>\r
-#include <Ppi/EndOfPeiPhase.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/PeimEntryPoint.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/PeiServicesTablePointerLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/PciCf8Lib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/ReportStatusCodeLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/SmbusLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/PrintLib.h>\r
-#include <Library/ResetSystemLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PerformanceLib.h>\r
-#include <Library/CacheMaintenanceLib.h>\r
-#include <Library/MtrrLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Library/PlatformHelperLib.h>\r
-#include <Library/PlatformPcieHelperLib.h>\r
-#include <Library/I2cLib.h>\r
-\r
-#include <Register/Cpuid.h>\r
-\r
-#include <Pcal9555.h>\r
-#include <QNCAccess.h>\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Install Platform EFI_PEI_RECOVERY_MODULE_PPI and Implementation of\r
-EFI_PEI_LOAD_RECOVERY_CAPSULE service.\r
-\r
-Copyright (c) 2013-2019 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-#include "PlatformEarlyInit.h"\r
-\r
-#include <Ppi/BlockIo.h>\r
-\r
-//\r
-// Capsule Types supported in this platform module\r
-//\r
-#include <Guid/CapsuleOnFatFloppyDisk.h>\r
-#include <Guid/CapsuleOnFatIdeDisk.h>\r
-#include <Guid/CapsuleOnFatUsbDisk.h>\r
-#include <Guid/CapsuleOnDataCD.h>\r
-#include <Guid/QuarkCapsuleGuid.h>\r
-\r
-#include <Ppi/RecoveryModule.h>\r
-#include <Ppi/DeviceRecoveryModule.h>\r
-\r
-#include <Library/PeiServicesLib.h>\r
-\r
-//\r
-// Required Service\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformRecoveryModule (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_RECOVERY_MODULE_PPI *This\r
- );\r
-\r
-VOID\r
-AssertNoCapsulesError (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-VOID\r
-AssertMediaDeviceError (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-VOID\r
-ReportLoadCapsuleSuccess (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-VOID\r
-CheckIfMediaPresentOnBlockIoDevice (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN OUT BOOLEAN *MediaDeviceError,\r
- IN OUT BOOLEAN *MediaPresent\r
- );\r
-\r
-//\r
-// Module globals\r
-//\r
-EFI_PEI_RECOVERY_MODULE_PPI mRecoveryPpi = { PlatformRecoveryModule };\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mRecoveryPpiList = {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiRecoveryModulePpiGuid,\r
- &mRecoveryPpi\r
-};\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PeimInitializeRecovery (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Provide the functionality of the Recovery Module.\r
-\r
-Arguments:\r
-\r
- PeiServices - General purpose services available to every PEIM.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - If the interface could be successfully\r
- installed.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = PeiServicesInstallPpi (&mRecoveryPpiList);\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformRecoveryModule (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_RECOVERY_MODULE_PPI *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Provide the functionality of the Platform Recovery Module.\r
-\r
-Arguments:\r
-\r
- PeiServices - General purpose services available to every PEIM.\r
- This - Pointer to EFI_PEI_RECOVERY_MODULE_PPI.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - If the interface could be successfully\r
- installed.\r
- EFI_UNSUPPORTED - Not supported.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_DEVICE_RECOVERY_MODULE_PPI *DeviceRecoveryModule;\r
- UINTN NumberOfImageProviders;\r
- BOOLEAN ProviderAvailable;\r
- UINTN NumberRecoveryCapsules;\r
- UINTN RecoveryCapsuleSize;\r
- EFI_GUID DeviceId;\r
- EFI_PHYSICAL_ADDRESS Address;\r
- VOID *Buffer;\r
- EFI_CAPSULE_HEADER *CapsuleHeader;\r
- EFI_PEI_HOB_POINTERS Hob;\r
- BOOLEAN HobUpdate;\r
- EFI_FIRMWARE_VOLUME_HEADER *FvHeader;\r
- UINTN Index;\r
- EFI_GUID mEfiCapsuleHeaderGuid = QUARK_CAPSULE_GUID;\r
-\r
- Index = 0;\r
-\r
- Status = EFI_SUCCESS;\r
- HobUpdate = FALSE;\r
-\r
- ProviderAvailable = TRUE;\r
- NumberOfImageProviders = 0;\r
-\r
- DeviceRecoveryModule = NULL;\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Recovery Entry\n"));\r
-\r
- //\r
- // Search the platform for some recovery capsule if the DXE IPL\r
- // discovered a recovery condition and has requested a load.\r
- //\r
- while (ProviderAvailable) {\r
-\r
- Status = PeiServicesLocatePpi (\r
- &gEfiPeiDeviceRecoveryModulePpiGuid,\r
- Index,\r
- NULL,\r
- (VOID **)&DeviceRecoveryModule\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Device Recovery PPI located\n"));\r
- NumberOfImageProviders++;\r
-\r
- Status = DeviceRecoveryModule->GetNumberRecoveryCapsules (\r
- PeiServices,\r
- DeviceRecoveryModule,\r
- &NumberRecoveryCapsules\r
- );\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Number Of Recovery Capsules: %d\n", NumberRecoveryCapsules));\r
-\r
- if (NumberRecoveryCapsules == 0) {\r
- Index++;\r
- } else {\r
- break;\r
- }\r
- } else {\r
- ProviderAvailable = FALSE;\r
- }\r
- }\r
- //\r
- // The number of recovery capsules is 0.\r
- //\r
- if (!ProviderAvailable) {\r
- AssertNoCapsulesError (PeiServices);\r
- }\r
- //\r
- // If there is an image provider, get the capsule ID\r
- //\r
- if (ProviderAvailable) {\r
- RecoveryCapsuleSize = 0;\r
- Status = DeviceRecoveryModule->GetRecoveryCapsuleInfo (\r
- PeiServices,\r
- DeviceRecoveryModule,\r
- 1,\r
- &RecoveryCapsuleSize,\r
- &DeviceId\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Recovery Capsule Size: %d\n", RecoveryCapsuleSize));\r
-\r
- //\r
- // Only support the 2 capsule types known\r
- // Future enhancement is to rank-order the selection\r
- //\r
- if ((!CompareGuid (&DeviceId, &gPeiCapsuleOnFatIdeDiskGuid)) &&\r
- (!CompareGuid (&DeviceId, &gPeiCapsuleOnDataCDGuid)) &&\r
- (!CompareGuid (&DeviceId, &gPeiCapsuleOnFatUsbDiskGuid))\r
- ) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Buffer = NULL;\r
- Address = (UINTN) AllocatePages ((RecoveryCapsuleSize - 1) / 0x1000 + 1);\r
- ASSERT (Address);\r
-\r
- Buffer = (UINT8 *) (UINTN) Address;\r
- Status = DeviceRecoveryModule->LoadRecoveryCapsule (\r
- PeiServices,\r
- DeviceRecoveryModule,\r
- 1,\r
- Buffer\r
- );\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "LoadRecoveryCapsule Returns: %r\n", Status));\r
-\r
- if (Status == EFI_DEVICE_ERROR) {\r
- AssertMediaDeviceError (PeiServices);\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- } else {\r
- ReportLoadCapsuleSuccess (PeiServices);\r
- }\r
-\r
- //\r
- // Update FV Hob if found\r
- //\r
- Buffer = (VOID *)((UINT8 *) Buffer);\r
- Status = PeiServicesGetHobList ((VOID **)&Hob.Raw);\r
- while (!END_OF_HOB_LIST (Hob)) {\r
- if (Hob.Header->HobType == EFI_HOB_TYPE_FV) {\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Hob FV Length: %x\n", Hob.FirmwareVolume->Length));\r
-\r
- if (Hob.FirmwareVolume->BaseAddress == (UINTN) PcdGet32 (PcdFlashFvMainBase)) {\r
- HobUpdate = TRUE;\r
- //\r
- // This looks like the Hob we are interested in\r
- //\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Hob Updated\n"));\r
- Hob.FirmwareVolume->BaseAddress = (UINTN) Buffer;\r
- Hob.FirmwareVolume->Length = RecoveryCapsuleSize;\r
- }\r
- }\r
-\r
- Hob.Raw = GET_NEXT_HOB (Hob);\r
- }\r
- //\r
- // Check if the top of the file is a firmware volume header\r
- //\r
- FvHeader = (EFI_FIRMWARE_VOLUME_HEADER *) Buffer;\r
- CapsuleHeader = (EFI_CAPSULE_HEADER *) Buffer;\r
- if (FvHeader->Signature == EFI_FVH_SIGNATURE) {\r
- //\r
- // build FV Hob if it is not built before\r
- //\r
- if (!HobUpdate) {\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "FV Hob is not found, Build FV Hob then..\n"));\r
- BuildFvHob (\r
- (UINTN) Buffer,\r
- FvHeader->FvLength\r
- );\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Install FV Info PPI..\n"));\r
-\r
- PeiServicesInstallFvInfoPpi (\r
- NULL,\r
- Buffer,\r
- (UINT32) FvHeader->FvLength,\r
- NULL,\r
- NULL\r
- );\r
- }\r
- //\r
- // Point to the location immediately after the FV.\r
- //\r
- CapsuleHeader = (EFI_CAPSULE_HEADER *) ((UINT8 *) Buffer + FvHeader->FvLength);\r
- }\r
-\r
- //\r
- // Check if pointer is still within the buffer\r
- //\r
- if ((UINTN) CapsuleHeader < (UINTN) ((UINT8 *) Buffer + RecoveryCapsuleSize)) {\r
-\r
- //\r
- // Check if it is a capsule\r
- //\r
- if (CompareGuid ((EFI_GUID *) CapsuleHeader, &mEfiCapsuleHeaderGuid)) {\r
-\r
- //\r
- // Set bootmode to capsule update so the capsule hob gets the right bootmode in the hob header.\r
- //\r
- Status = PeiServicesSetBootMode (BOOT_ON_FLASH_UPDATE);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Build capsule hob\r
- //\r
- BuildCvHob ((EFI_PHYSICAL_ADDRESS)(UINTN)CapsuleHeader, (UINT64)CapsuleHeader->CapsuleImageSize);\r
- }\r
- }\r
- }\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Recovery Module Returning: %r\n", Status));\r
- return Status;\r
-}\r
-\r
-/*\r
- AssertNoCapsulesError:\r
- There were no recovery capsules found.\r
- Case 1: Report the error that no recovery block io device/media is readable and assert.\r
- Case 2: Report the error that there is no media present on any recovery block io device and assert.\r
- Case 3: There is media present on some recovery block io device,\r
- but there is no recovery capsule on it. Report the error and assert.\r
-*/\r
-VOID\r
-AssertNoCapsulesError (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- BOOLEAN MediaDeviceError;\r
- BOOLEAN MediaPresent;\r
-\r
- MediaDeviceError = TRUE;\r
- MediaPresent = FALSE;\r
-\r
- CheckIfMediaPresentOnBlockIoDevice (PeiServices, &MediaDeviceError, &MediaPresent);\r
-/* if (MediaDeviceError) {\r
- ReportStatusCode (\r
- (EFI_ERROR_CODE | EFI_ERROR_UNRECOVERED),\r
- (EFI_PERIPHERAL_RECOVERY_MEDIA | EFI_P_EC_MEDIA_DEVICE_ERROR)\r
- );\r
-\r
- } else if (!MediaPresent) {\r
- ReportStatusCode (\r
- (EFI_ERROR_CODE | EFI_ERROR_UNRECOVERED),\r
- (EFI_PERIPHERAL_RECOVERY_MEDIA | EFI_P_EC_MEDIA_NOT_PRESENT)\r
- );\r
-\r
- } else {\r
- ReportStatusCode (\r
- (EFI_ERROR_CODE | EFI_ERROR_UNRECOVERED),\r
- (EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_EC_NO_RECOVERY_CAPSULE)\r
- );\r
- }*/\r
- //\r
- // Hang.\r
- //\r
- CpuDeadLoop();\r
-}\r
-\r
-#define MAX_BLOCK_IO_PPI 32\r
-\r
-/*\r
- CheckIfMediaPresentOnBlockIoDevice:\r
- Checks to see whether there was a media device error or to see if there is media present.\r
-*/\r
-VOID\r
-CheckIfMediaPresentOnBlockIoDevice (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN OUT BOOLEAN *MediaDeviceError,\r
- IN OUT BOOLEAN *MediaPresent\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN BlockIoPpiInstance;\r
- EFI_PEI_RECOVERY_BLOCK_IO_PPI *BlockIoPpi;\r
- UINTN NumberBlockDevices;\r
- EFI_PEI_BLOCK_IO_MEDIA Media;\r
-\r
- *MediaDeviceError = TRUE;\r
- *MediaPresent = FALSE;\r
-\r
- for (BlockIoPpiInstance = 0; BlockIoPpiInstance < MAX_BLOCK_IO_PPI; BlockIoPpiInstance++) {\r
- Status = PeiServicesLocatePpi (\r
- &gEfiPeiVirtualBlockIoPpiGuid,\r
- BlockIoPpiInstance,\r
- NULL,\r
- (VOID **)&BlockIoPpi\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Done with all Block Io Ppis\r
- //\r
- break;\r
- }\r
-\r
- Status = BlockIoPpi->GetNumberOfBlockDevices (\r
- PeiServices,\r
- BlockIoPpi,\r
- &NumberBlockDevices\r
- );\r
- if (EFI_ERROR (Status) || (NumberBlockDevices == 0)) {\r
- continue;\r
- }\r
- //\r
- // Just retrieve the first block\r
- //\r
- Status = BlockIoPpi->GetBlockDeviceMediaInfo (\r
- PeiServices,\r
- BlockIoPpi,\r
- 0,\r
- &Media\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- *MediaDeviceError = FALSE;\r
- if (Media.MediaPresent) {\r
- *MediaPresent = TRUE;\r
- break;\r
- }\r
- }\r
- }\r
-}\r
-\r
-VOID\r
-AssertMediaDeviceError (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-/* ReportStatusCode (\r
- (EFI_ERROR_CODE | EFI_ERROR_UNRECOVERED),\r
- (EFI_PERIPHERAL_RECOVERY_MEDIA | EFI_P_EC_MEDIA_DEVICE_ERROR)\r
- );\r
-*/\r
- CpuDeadLoop ();\r
-}\r
-\r
-VOID\r
-ReportLoadCapsuleSuccess (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- //\r
- // EFI_SW_PEI_PC_CAPSULE_START: (from the status code spec):\r
- // Loaded the recovery capsule. About to hand off control to the capsule.\r
- //\r
-/* ReportStatusCode (\r
- EFI_PROGRESS_CODE,\r
- (EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_PC_CAPSULE_LOAD_SUCCESS)\r
- );*/\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-This file includes a memory call back function notified when MRC is done,\r
-following action is performed in this file,\r
- 1. ICH initialization after MRC.\r
- 2. SIO initialization.\r
- 3. Install ResetSystem and FinvFv PPI.\r
- 4. Set MTRR for PEI\r
- 5. Create FV HOB and Flash HOB\r
-\r
-Copyright (c) 2013 - 2019, Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-extern EFI_PEI_PPI_DESCRIPTOR mPpiStall[];\r
-\r
-EFI_PEI_RESET_PPI mResetPpi = { PlatformResetSystem };\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiList[1] = {\r
- {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiResetPpiGuid,\r
- &mResetPpi\r
- }\r
-};\r
-\r
-/**\r
- This function reset the entire platform, including all processor and devices, and\r
- reboots the system.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS if it completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformResetSystem (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- ResetCold();\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function provides a blocking stall for reset at least the given number of microseconds\r
- stipulated in the final argument.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @param this Pointer to the local data for the interface.\r
-\r
- @param Microseconds number of microseconds for which to stall.\r
-\r
- @retval EFI_SUCCESS the function provided at least the required stall.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Stall (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN CONST EFI_PEI_STALL_PPI *This,\r
- IN UINTN Microseconds\r
- )\r
-{\r
- MicroSecondDelay (Microseconds);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- This function will be called when MRC is done.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @param NotifyDescriptor Information about the notify event..\r
-\r
- @param Ppi The notify context.\r
-\r
- @retval EFI_SUCCESS If the function completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MemoryDiscoveredPpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE BootMode;\r
- UINT64 MemoryLength;\r
- EFI_SMRAM_DESCRIPTOR *SmramDescriptor;\r
- UINTN NumSmramRegions;\r
- UINT32 RmuMainBaseAddress;\r
- UINT32 RegData32;\r
- UINT8 CpuAddressWidth;\r
- UINT32 RegEax;\r
- MTRR_SETTINGS MtrrSettings;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices;\r
- UINT8 MorControl;\r
- UINTN DataSize;\r
-\r
- DEBUG ((EFI_D_INFO, "Platform PEIM Memory Callback\n"));\r
-\r
- NumSmramRegions = 0;\r
- SmramDescriptor = NULL;\r
- RmuMainBaseAddress = 0;\r
-\r
- PERF_START (NULL, "SetCache", NULL, 0);\r
-\r
- InfoPostInstallMemory (&RmuMainBaseAddress, &SmramDescriptor, &NumSmramRegions);\r
- ASSERT (SmramDescriptor != NULL);\r
- ASSERT (RmuMainBaseAddress != 0);\r
-\r
- MemoryLength = ((UINT64) RmuMainBaseAddress) + 0x10000;\r
-\r
- Status = PeiServicesGetBootMode (&BootMode);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Get current MTRR settings\r
- //\r
- MtrrGetAllMtrrs (&MtrrSettings);\r
-\r
- //\r
- // Set all DRAM cachability to CacheWriteBack\r
- //\r
- Status = MtrrSetMemoryAttributeInMtrrSettings (&MtrrSettings, 0, MemoryLength, CacheWriteBack);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // RTC:28208 - System hang/crash when entering probe mode(ITP) when relocating SMBASE\r
- // Workaround to make default SMRAM UnCachable\r
- //\r
- Status = MtrrSetMemoryAttributeInMtrrSettings (&MtrrSettings, 0x30000, SIZE_64KB, CacheUncacheable);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Set new MTRR settings\r
- //\r
- MtrrSetAllMtrrs (&MtrrSettings);\r
-\r
- PERF_END (NULL, "SetCache", NULL, 0);\r
-\r
- //\r
- // Get necessary PPI\r
- //\r
- Status = PeiServicesLocatePpi (\r
- &gEfiPeiReadOnlyVariable2PpiGuid, // GUID\r
- 0, // INSTANCE\r
- NULL, // EFI_PEI_PPI_DESCRIPTOR\r
- (VOID **)&VariableServices // PPI\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Detect MOR request by the OS.\r
- //\r
- MorControl = 0;\r
- DataSize = sizeof (MorControl);\r
- Status = VariableServices->GetVariable (\r
- VariableServices,\r
- MEMORY_OVERWRITE_REQUEST_VARIABLE_NAME,\r
- &gEfiMemoryOverwriteControlDataGuid,\r
- NULL,\r
- &DataSize,\r
- &MorControl\r
- );\r
- //\r
- // If OS requested a memory overwrite perform it now for Embedded SRAM\r
- //\r
- if (MOR_CLEAR_MEMORY_VALUE (MorControl)) {\r
- DEBUG ((EFI_D_INFO, "Clear Embedded SRAM per MOR request.\n"));\r
- if (PcdGet32 (PcdESramMemorySize) > 0) {\r
- if (PcdGet32 (PcdEsramStage1Base) == 0) {\r
- //\r
- // ZeroMem() generates an ASSERT() if Buffer parameter is NULL.\r
- // Clear byte at 0 and start clear operation at address 1.\r
- //\r
- *(UINT8 *)(0) = 0;\r
- ZeroMem ((VOID *)1, (UINTN)PcdGet32 (PcdESramMemorySize) - 1);\r
- } else {\r
- ZeroMem (\r
- (VOID *)(UINTN)PcdGet32 (PcdEsramStage1Base),\r
- (UINTN)PcdGet32 (PcdESramMemorySize)\r
- );\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Install PeiReset for PeiResetSystem service\r
- //\r
- Status = PeiServicesInstallPpi (&mPpiList[0]);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Do QNC initialization after MRC\r
- //\r
- PeiQNCPostMemInit ();\r
-\r
- Status = PeiServicesInstallPpi (&mPpiStall[0]);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Set E000/F000 Routing\r
- //\r
- RegData32 = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC);\r
- RegData32 |= (BIT2|BIT1);\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, RegData32);\r
-\r
- if (BootMode == BOOT_IN_RECOVERY_MODE) {\r
- // Do nothing here. A generic RecoveryModule will handle it.\r
- } else if (BootMode == BOOT_ON_S3_RESUME) {\r
- return EFI_SUCCESS;\r
- } else {\r
- PeiServicesInstallFvInfoPpi (\r
- NULL,\r
- (VOID *) (UINTN) PcdGet32 (PcdFlashFvMainBase),\r
- PcdGet32 (PcdFlashFvMainSize),\r
- NULL,\r
- NULL\r
- );\r
-\r
- //\r
- // Publish the FVMAIN FV so the DXE Phase can dispatch drivers from this FV\r
- // and produce Load File Protocols for UEFI Applications in this FV.\r
- //\r
- BuildFvHob (\r
- PcdGet32 (PcdFlashFvMainBase),\r
- PcdGet32 (PcdFlashFvMainSize)\r
- );\r
-\r
- //\r
- // Publish the Payload FV so the DXE Phase can dispatch drivers from this FV\r
- // and produce Load File Protocols for UEFI Applications in this FV.\r
- //\r
- BuildFvHob (\r
- PcdGet32 (PcdFlashFvPayloadBase),\r
- PcdGet32 (PcdFlashFvPayloadSize)\r
- );\r
- }\r
-\r
- //\r
- // Build flash HOB, it's going to be used by GCD and E820 building\r
- // Map full SPI flash decode range (regardless of smaller SPI flash parts installed)\r
- //\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_FIRMWARE_DEVICE,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
- EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
- EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- (SIZE_4GB - SIZE_8MB),\r
- SIZE_8MB\r
- );\r
-\r
- //\r
- // Create a CPU hand-off information\r
- //\r
- CpuAddressWidth = 32;\r
- AsmCpuid (CPUID_EXTENDED_FUNCTION, &RegEax, NULL, NULL, NULL);\r
- if (RegEax >= CPUID_VIR_PHY_ADDRESS_SIZE) {\r
- AsmCpuid (CPUID_VIR_PHY_ADDRESS_SIZE, &RegEax, NULL, NULL, NULL);\r
- CpuAddressWidth = (UINT8) (RegEax & 0xFF);\r
- }\r
- DEBUG ((EFI_D_INFO, "CpuAddressWidth: %d\n", CpuAddressWidth));\r
-\r
- BuildCpuHob (CpuAddressWidth, 16);\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-Framework PEIM to initialize memory on a Quark Memory Controller.\r
-\r
-Copyright (c) 2013 - 2016, Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-#include "MrcWrapper.h"\r
-#include <Ioh.h>\r
-#include "Platform.h"\r
-\r
-#include <Library/PlatformHelperLib.h>\r
-\r
-//\r
-// ------------------------ TSEG Base\r
-//\r
-// ------------------------ RESERVED_CPU_S3_SAVE_OFFSET\r
-// CPU S3 data\r
-// ------------------------ RESERVED_ACPI_S3_RANGE_OFFSET\r
-// S3 Memory base structure\r
-// ------------------------ TSEG + 1 page\r
-\r
-#define RESERVED_CPU_S3_SAVE_OFFSET (RESERVED_ACPI_S3_RANGE_OFFSET - sizeof (SMM_S3_RESUME_STATE))\r
-\r
-// Strap configuration register specifying DDR setup\r
-#define QUARK_SCSS_REG_STPDDRCFG 0x00\r
-\r
-// Macro counting array elements\r
-#define COUNT(a) (sizeof(a)/sizeof(*a))\r
-\r
-\r
-EFI_MEMORY_TYPE_INFORMATION mDefaultQncMemoryTypeInformation[] = {\r
- { EfiReservedMemoryType, EDKII_RESERVED_SIZE_PAGES }, // BIOS Reserved\r
- { EfiACPIMemoryNVS, ACPI_NVS_SIZE_PAGES }, // S3, SMM, etc\r
- { EfiRuntimeServicesData, RUNTIME_SERVICES_DATA_SIZE_PAGES },\r
- { EfiRuntimeServicesCode, RUNTIME_SERVICES_CODE_SIZE_PAGES },\r
- { EfiACPIReclaimMemory, ACPI_RECLAIM_SIZE_PAGES }, // ACPI ASL\r
- { EfiMaxMemoryType, 0 }\r
-};\r
-\r
-/**\r
- Configure Uart mmio base for MRC serial log purpose\r
-\r
- @param MrcData - MRC configuration data updated\r
-\r
-**/\r
-VOID\r
-MrcUartConfig(\r
- MRC_PARAMS *MrcData\r
- )\r
-{\r
- UINT8 UartIdx;\r
- UINT32 RegData32;\r
- UINT8 IohUartBus;\r
- UINT8 IohUartDev;\r
-\r
- UartIdx = PcdGet8(PcdIohUartFunctionNumber);\r
- IohUartBus = PcdGet8(PcdIohUartBusNumber);\r
- IohUartDev = PcdGet8(PcdIohUartDevNumber);\r
-\r
- RegData32 = PciRead32 (PCI_LIB_ADDRESS(IohUartBus, IohUartDev, UartIdx, PCI_BASE_ADDRESSREG_OFFSET));\r
- MrcData->uart_mmio_base = RegData32 & 0xFFFFFFF0;\r
-}\r
-\r
-/**\r
- Configure MRC from memory controller fuse settings.\r
-\r
- @param MrcData - MRC configuration data to be updated.\r
-\r
- @return EFI_SUCCESS MRC Config parameters updated from platform data.\r
-**/\r
-EFI_STATUS\r
-MrcConfigureFromMcFuses (\r
- OUT MRC_PARAMS *MrcData\r
- )\r
-{\r
- UINT32 McFuseStat;\r
-\r
- McFuseStat = QNCPortRead (\r
- QUARK_NC_MEMORY_CONTROLLER_SB_PORT_ID,\r
- QUARK_NC_MEMORY_CONTROLLER_REG_DFUSESTAT\r
- );\r
-\r
- DEBUG ((EFI_D_INFO, "MRC McFuseStat 0x%08x\n", McFuseStat));\r
-\r
- if ((McFuseStat & B_DFUSESTAT_ECC_DIS) != 0) {\r
- DEBUG ((EFI_D_INFO, "MRC Fuse : fus_dun_ecc_dis.\n"));\r
- MrcData->ecc_enables = 0;\r
- } else {\r
- MrcData->ecc_enables = 1;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Configure MRC from platform info hob.\r
-\r
- @param MrcData - MRC configuration data to be updated.\r
-\r
- @return EFI_SUCCESS MRC Config parameters updated from hob.\r
- @return EFI_NOT_FOUND Platform Info or MRC Config parameters not found.\r
- @return EFI_INVALID_PARAMETER Wrong params in hob.\r
-**/\r
-EFI_STATUS\r
-MrcConfigureFromInfoHob (\r
- OUT MRC_PARAMS *MrcData\r
- )\r
-{\r
- PDAT_MRC_ITEM *ItemData;\r
-\r
- ItemData = (PDAT_MRC_ITEM *)PcdGetPtr (PcdMrcParameters);\r
-\r
- MrcData->channel_enables = ItemData->ChanMask;\r
- MrcData->channel_width = ItemData->ChanWidth;\r
- MrcData->address_mode = ItemData->AddrMode;\r
- // Enable scrambling if requested.\r
- MrcData->scrambling_enables = (ItemData->Flags & PDAT_MRC_FLAG_SCRAMBLE_EN) != 0;\r
- MrcData->ddr_type = ItemData->DramType;\r
- MrcData->dram_width = ItemData->DramWidth;\r
- MrcData->ddr_speed = ItemData->DramSpeed;\r
- // Enable ECC if requested.\r
- MrcData->rank_enables = ItemData->RankMask;\r
- MrcData->params.DENSITY = ItemData->DramDensity;\r
- MrcData->params.tCL = ItemData->tCL;\r
- MrcData->params.tRAS = ItemData->tRAS;\r
- MrcData->params.tWTR = ItemData->tWTR;\r
- MrcData->params.tRRD = ItemData->tRRD;\r
- MrcData->params.tFAW = ItemData->tFAW;\r
-\r
- MrcData->refresh_rate = ItemData->SrInt;\r
- MrcData->sr_temp_range = ItemData->SrTemp;\r
- MrcData->ron_value = ItemData->DramRonVal;\r
- MrcData->rtt_nom_value = ItemData->DramRttNomVal;\r
- MrcData->rd_odt_value = ItemData->SocRdOdtVal;\r
-\r
- DEBUG ((EFI_D_INFO, "MRC dram_width %d\n", MrcData->dram_width));\r
- DEBUG ((EFI_D_INFO, "MRC rank_enables %d\n",MrcData->rank_enables));\r
- DEBUG ((EFI_D_INFO, "MRC ddr_speed %d\n", MrcData->ddr_speed));\r
- DEBUG ((EFI_D_INFO, "MRC flags: %s\n",\r
- (MrcData->scrambling_enables) ? L"SCRAMBLE_EN" : L""\r
- ));\r
-\r
- DEBUG ((EFI_D_INFO, "MRC density=%d tCL=%d tRAS=%d tWTR=%d tRRD=%d tFAW=%d\n",\r
- MrcData->params.DENSITY,\r
- MrcData->params.tCL,\r
- MrcData->params.tRAS,\r
- MrcData->params.tWTR,\r
- MrcData->params.tRRD,\r
- MrcData->params.tFAW\r
- ));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Configure ECC scrub\r
-\r
- @param MrcData - MRC configuration\r
-\r
-**/\r
-VOID\r
-EccScrubSetup(\r
- const MRC_PARAMS *MrcData\r
- )\r
-{\r
- UINT32 BgnAdr = 0;\r
- UINT32 EndAdr = MrcData->mem_size;\r
- UINT32 BlkSize = PcdGet8(PcdEccScrubBlkSize) & SCRUB_CFG_BLOCKSIZE_MASK;\r
- UINT32 Interval = PcdGet8(PcdEccScrubInterval) & SCRUB_CFG_INTERVAL_MASK;\r
-\r
- if( MrcData->ecc_enables == 0 || MrcData->boot_mode == bmS3 || Interval == 0) {\r
- // No scrub configuration needed if ECC not enabled\r
- // On S3 resume reconfiguration is done as part of resume\r
- // script, see SNCS3Save.c ==> SaveRuntimeScriptTable()\r
- // Also if PCD disables scrub, then we do nothing.\r
- return;\r
- }\r
-\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_END_MEM_REG, EndAdr);\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_START_MEM_REG, BgnAdr);\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_NEXT_READ_REG, BgnAdr);\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_CONFIG_REG,\r
- Interval << SCRUB_CFG_INTERVAL_SHIFT |\r
- BlkSize << SCRUB_CFG_BLOCKSIZE_SHIFT);\r
-\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MCR) = SCRUB_RESUME_MSG();\r
-}\r
-\r
-/** Post InstallS3Memory / InstallEfiMemory tasks given MrcData context.\r
-\r
- @param[in] MrcData MRC configuration.\r
- @param[in] IsS3 TRUE if after InstallS3Memory.\r
-\r
-**/\r
-VOID\r
-PostInstallMemory (\r
- IN MRC_PARAMS *MrcData,\r
- IN BOOLEAN IsS3\r
- )\r
-{\r
- UINT32 RmuMainDestBaseAddress;\r
- UINT32 *RmuMainSrcBaseAddress;\r
- UINTN RmuMainSize;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Setup ECC policy (All boot modes).\r
- //\r
- QNCPolicyDblEccBitErr (V_WDT_CONTROL_DBL_ECC_BIT_ERR_WARM);\r
-\r
- //\r
- // Find the 64KB of memory for Rmu Main at the top of available memory.\r
- //\r
- InfoPostInstallMemory (&RmuMainDestBaseAddress, NULL, NULL);\r
- DEBUG ((EFI_D_INFO, "RmuMain Base Address : 0x%x\n", RmuMainDestBaseAddress));\r
-\r
- //\r
- // Relocate RmuMain.\r
- //\r
- if (IsS3) {\r
- QNCSendOpcodeDramReady (RmuMainDestBaseAddress);\r
- } else {\r
- Status = PlatformFindFvFileRawDataSection (NULL, PcdGetPtr(PcdQuarkMicrocodeFile), (VOID **) &RmuMainSrcBaseAddress, &RmuMainSize);\r
- ASSERT_EFI_ERROR (Status);\r
- if (!EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO, "Found Microcode ADDR:SIZE 0x%08x:0x%04x\n", (UINTN) RmuMainSrcBaseAddress, RmuMainSize));\r
- }\r
-\r
- RmuMainRelocation (RmuMainDestBaseAddress, (UINT32) RmuMainSrcBaseAddress, RmuMainSize);\r
- QNCSendOpcodeDramReady (RmuMainDestBaseAddress);\r
- EccScrubSetup (MrcData);\r
- }\r
-}\r
-\r
-/**\r
-\r
- Do memory initialisation for QNC DDR3 SDRAM Controller\r
-\r
- @param FfsHeader Not used.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @return EFI_SUCCESS Memory initialisation completed successfully.\r
- All other error conditions encountered result in an ASSERT.\r
-\r
-**/\r
-EFI_STATUS\r
-MemoryInit (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- MRC_PARAMS MrcData;\r
- EFI_BOOT_MODE BootMode;\r
- EFI_STATUS Status;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices;\r
- EFI_STATUS_CODE_VALUE ErrorCodeValue;\r
- PEI_QNC_MEMORY_INIT_PPI *QncMemoryInitPpi;\r
- UINT16 PmswAdr;\r
-\r
- ErrorCodeValue = 0;\r
-\r
- //\r
- // It is critical that both of these data structures are initialized to 0.\r
- // This PEIM knows the number of DIMMs in the system and works with that\r
- // information. The MCH PEIM that consumes these data structures does not\r
- // know the number of DIMMs so it expects the entire structure to be\r
- // properly initialized. By initializing these to zero, all flags indicating\r
- // that the SPD is present or the row should be configured are set to false.\r
- //\r
- ZeroMem (&MrcData, sizeof(MrcData));\r
-\r
- //\r
- // Get necessary PPI\r
- //\r
- Status = PeiServicesLocatePpi (\r
- &gEfiPeiReadOnlyVariable2PpiGuid, // GUID\r
- 0, // INSTANCE\r
- NULL, // EFI_PEI_PPI_DESCRIPTOR\r
- (VOID **)&VariableServices // PPI\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Determine boot mode\r
- //\r
- Status = PeiServicesGetBootMode (&BootMode);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Initialize Error type for reporting status code\r
- //\r
- switch (BootMode) {\r
- case BOOT_ON_FLASH_UPDATE:\r
- ErrorCodeValue = EFI_COMPUTING_UNIT_MEMORY + EFI_CU_MEMORY_EC_UPDATE_FAIL;\r
- break;\r
- case BOOT_ON_S3_RESUME:\r
- ErrorCodeValue = EFI_COMPUTING_UNIT_MEMORY + EFI_CU_MEMORY_EC_S3_RESUME_FAIL;\r
- break;\r
- default:\r
- ErrorCodeValue = EFI_COMPUTING_UNIT_MEMORY;\r
- break;\r
- }\r
-\r
- //\r
- // Specify MRC boot mode\r
- //\r
- switch (BootMode) {\r
- case BOOT_ON_S3_RESUME:\r
- case BOOT_ON_FLASH_UPDATE:\r
- MrcData.boot_mode = bmS3;\r
- break;\r
- case BOOT_ASSUMING_NO_CONFIGURATION_CHANGES:\r
- MrcData.boot_mode = bmFast;\r
- break;\r
- default:\r
- MrcData.boot_mode = bmCold;\r
- break;\r
- }\r
-\r
- //\r
- // Configure MRC input parameters.\r
- //\r
- Status = MrcConfigureFromMcFuses (&MrcData);\r
- ASSERT_EFI_ERROR (Status);\r
- Status = MrcConfigureFromInfoHob (&MrcData);\r
- ASSERT_EFI_ERROR (Status);\r
- MrcUartConfig(&MrcData);\r
-\r
- if (BootMode == BOOT_IN_RECOVERY_MODE) {\r
- //\r
- // Always do bmCold on recovery.\r
- //\r
- DEBUG ((DEBUG_INFO, "MemoryInit:Force bmCold on Recovery\n"));\r
- MrcData.boot_mode = bmCold;\r
- } else {\r
-\r
- //\r
- // Load Memory configuration data saved in previous boot from variable\r
- //\r
- Status = LoadConfig (\r
- PeiServices,\r
- VariableServices,\r
- &MrcData\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
-\r
- switch (BootMode) {\r
- case BOOT_ON_S3_RESUME:\r
- case BOOT_ON_FLASH_UPDATE:\r
- REPORT_STATUS_CODE (\r
- EFI_ERROR_CODE + EFI_ERROR_UNRECOVERED,\r
- ErrorCodeValue\r
- );\r
- PeiServicesResetSystem ();\r
- break;\r
-\r
- default:\r
- MrcData.boot_mode = bmCold;\r
- break;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Locate Memory Reference Code PPI\r
- //\r
- Status = PeiServicesLocatePpi (\r
- &gQNCMemoryInitPpiGuid, // GUID\r
- 0, // INSTANCE\r
- NULL, // EFI_PEI_PPI_DESCRIPTOR\r
- (VOID **)&QncMemoryInitPpi // PPI\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- PmswAdr = (UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_PMSW;\r
- if( IoRead32 (PmswAdr) & B_QNC_GPE0BLK_PMSW_DRAM_INIT) {\r
- // MRC did not complete last execution, force cold boot path\r
- MrcData.boot_mode = bmCold;\r
- }\r
-\r
- // Mark MRC pending\r
- IoOr32 (PmswAdr, (UINT32)B_QNC_GPE0BLK_PMSW_DRAM_INIT);\r
-\r
- //\r
- // Call Memory Reference Code's Routines\r
- //\r
- QncMemoryInitPpi->MrcStart (&MrcData);\r
-\r
- // Mark MRC completed\r
- IoAnd32 (PmswAdr, ~(UINT32)B_QNC_GPE0BLK_PMSW_DRAM_INIT);\r
-\r
-\r
- //\r
- // Note emulation platform has to read actual memory size\r
- // MrcData.mem_size from PcdGet32 (PcdMemorySize);\r
-\r
- if (BootMode == BOOT_ON_S3_RESUME) {\r
-\r
- DEBUG ((EFI_D_INFO, "Following BOOT_ON_S3_RESUME boot path.\n"));\r
-\r
- Status = InstallS3Memory (PeiServices, VariableServices, MrcData.mem_size);\r
- if (EFI_ERROR (Status)) {\r
- REPORT_STATUS_CODE (\r
- EFI_ERROR_CODE + EFI_ERROR_UNRECOVERED,\r
- ErrorCodeValue\r
- );\r
- PeiServicesResetSystem ();\r
- }\r
- PostInstallMemory (&MrcData, TRUE);\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // Assign physical memory to PEI and DXE\r
- //\r
- DEBUG ((EFI_D_INFO, "InstallEfiMemory.\n"));\r
-\r
- Status = InstallEfiMemory (\r
- PeiServices,\r
- VariableServices,\r
- BootMode,\r
- MrcData.mem_size\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- PostInstallMemory (&MrcData, FALSE);\r
-\r
- //\r
- // Save current configuration into Hob and will save into Variable later in DXE\r
- //\r
- DEBUG ((EFI_D_INFO, "SaveConfig.\n"));\r
- Status = SaveConfig (\r
- &MrcData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG ((EFI_D_INFO, "MemoryInit Complete.\n"));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- This function saves a config to a HOB.\r
-\r
- @param RowInfo The MCH row configuration information.\r
- @param TimingData Timing data to be saved.\r
- @param RowConfArray Row configuration information for each row in the system.\r
- @param SpdData SPD info read for each DIMM slot in the system.\r
-\r
- @return EFI_SUCCESS: The function completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-SaveConfig (\r
- IN MRC_PARAMS *MrcData\r
- )\r
-{\r
- //\r
- // Build HOB data for Memory Config\r
- // HOB data size (stored in variable) is required to be multiple of 8 bytes\r
- //\r
- BuildGuidDataHob (\r
- &gEfiMemoryConfigDataGuid,\r
- (VOID *) &MrcData->timings,\r
- ((sizeof (MrcData->timings) + 0x7) & (~0x7))\r
- );\r
-\r
- DEBUG ((EFI_D_INFO, "IIO IoApicBase = %x IoApicLimit=%x\n", IOAPIC_BASE, (IOAPIC_BASE + IOAPIC_SIZE - 1)));\r
- DEBUG ((EFI_D_INFO, "IIO RcbaAddress = %x\n", (UINT32)PcdGet64 (PcdRcbaMmioBaseAddress)));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Load a configuration stored in a variable.\r
-\r
- @param TimingData Timing data to be loaded from NVRAM.\r
- @param RowConfArray Row configuration information for each row in the system.\r
-\r
- @return EFI_SUCCESS The function completed successfully.\r
- Other Could not read variable.\r
-\r
-**/\r
-EFI_STATUS\r
-LoadConfig (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices,\r
- IN OUT MRC_PARAMS *MrcData\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN BufferSize;\r
- PLATFORM_VARIABLE_MEMORY_CONFIG_DATA VarData;\r
-\r
- BufferSize = ((sizeof (VarData.timings) + 0x7) & (~0x7)); // HOB data size (stored in variable) is required to be multiple of 8bytes\r
-\r
- Status = VariableServices->GetVariable (\r
- VariableServices,\r
- EFI_MEMORY_CONFIG_DATA_NAME,\r
- &gEfiMemoryConfigDataGuid,\r
- NULL,\r
- &BufferSize,\r
- &VarData.timings\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- CopyMem (&MrcData->timings, &VarData.timings, sizeof(MrcData->timings));\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- This function installs memory.\r
-\r
- @param PeiServices PEI Services table.\r
- @param BootMode The specific boot path that is being followed\r
- @param Mch Pointer to the DualChannelDdrMemoryInit PPI\r
- @param RowConfArray Row configuration information for each row in the system.\r
-\r
- @return EFI_SUCCESS The function completed successfully.\r
- EFI_INVALID_PARAMETER One of the input parameters was invalid.\r
- EFI_ABORTED An error occurred.\r
-\r
-**/\r
-EFI_STATUS\r
-InstallEfiMemory (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices,\r
- IN EFI_BOOT_MODE BootMode,\r
- IN UINT32 TotalMemorySize\r
- )\r
-{\r
- EFI_PHYSICAL_ADDRESS PeiMemoryBaseAddress;\r
- EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *SmramHobDescriptorBlock;\r
- EFI_STATUS Status;\r
- EFI_PEI_HOB_POINTERS Hob;\r
- PEI_DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE MemoryMap[MAX_RANGES];\r
- UINT8 Index;\r
- UINT8 NumRanges;\r
- UINT8 SmramIndex;\r
- UINT8 SmramRanges;\r
- UINT64 PeiMemoryLength;\r
- UINTN BufferSize;\r
- UINTN PeiMemoryIndex;\r
- EFI_RESOURCE_ATTRIBUTE_TYPE Attribute;\r
- EFI_PHYSICAL_ADDRESS BadMemoryAddress;\r
- EFI_SMRAM_DESCRIPTOR DescriptorAcpiVariable;\r
- VOID *CapsuleBuffer;\r
- UINTN CapsuleBufferLength;\r
- PEI_CAPSULE_PPI *Capsule;\r
- VOID *LargeMemRangeBuf;\r
- UINTN LargeMemRangeBufLen;\r
- UINT8 MorControl;\r
- UINTN DataSize;\r
-\r
- //\r
- // Test the memory from 1M->TOM\r
- //\r
- if (BootMode != BOOT_ON_FLASH_UPDATE) {\r
- Status = BaseMemoryTest (\r
- PeiServices,\r
- 0x100000,\r
- (TotalMemorySize - 0x100000),\r
- Quick,\r
- &BadMemoryAddress\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
-\r
- //\r
- // Get the Memory Map\r
- //\r
- NumRanges = MAX_RANGES;\r
-\r
- ZeroMem (MemoryMap, sizeof (PEI_DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE) * NumRanges);\r
-\r
- Status = GetMemoryMap (\r
- PeiServices,\r
- TotalMemorySize,\r
- (PEI_DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE *) MemoryMap,\r
- &NumRanges\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Find the highest memory range in processor native address space to give to\r
- // PEI. Then take the top.\r
- //\r
- PeiMemoryBaseAddress = 0;\r
-\r
- //\r
- // Query the platform for the minimum memory size\r
- //\r
-\r
- Status = GetPlatformMemorySize (\r
- PeiServices,\r
- BootMode,\r
- &PeiMemoryLength\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Detect MOR request by the OS.\r
- //\r
- MorControl = 0;\r
- DataSize = sizeof (MorControl);\r
- Status = VariableServices->GetVariable (\r
- VariableServices,\r
- MEMORY_OVERWRITE_REQUEST_VARIABLE_NAME,\r
- &gEfiMemoryOverwriteControlDataGuid,\r
- NULL,\r
- &DataSize,\r
- &MorControl\r
- );\r
-\r
- PeiMemoryIndex = 0;\r
-\r
- for (Index = 0; Index < NumRanges; Index++)\r
- {\r
- DEBUG ((EFI_D_INFO, "Found 0x%x bytes at ", MemoryMap[Index].RangeLength));\r
- DEBUG ((EFI_D_INFO, "0x%x.\n", MemoryMap[Index].PhysicalAddress));\r
-\r
- //\r
- // If OS requested a memory overwrite perform it now. Only do it for memory\r
- // used by the OS.\r
- //\r
- if (MOR_CLEAR_MEMORY_VALUE (MorControl) && MemoryMap[Index].Type == DualChannelDdrMainMemory) {\r
- DEBUG ((EFI_D_INFO, "Clear memory per MOR request.\n"));\r
- if ((UINTN)MemoryMap[Index].RangeLength > 0) {\r
- if ((UINTN)MemoryMap[Index].PhysicalAddress == 0) {\r
- //\r
- // ZeroMem() generates an ASSERT() if Buffer parameter is NULL.\r
- // Clear byte at 0 and start clear operation at address 1.\r
- //\r
- *(UINT8 *)(0) = 0;\r
- ZeroMem ((VOID *)1, (UINTN)MemoryMap[Index].RangeLength - 1);\r
- } else {\r
- ZeroMem (\r
- (VOID *)(UINTN)MemoryMap[Index].PhysicalAddress,\r
- (UINTN)MemoryMap[Index].RangeLength\r
- );\r
- }\r
- }\r
- }\r
-\r
- if ((MemoryMap[Index].Type == DualChannelDdrMainMemory) &&\r
- (MemoryMap[Index].PhysicalAddress + MemoryMap[Index].RangeLength < MAX_ADDRESS) &&\r
- (MemoryMap[Index].PhysicalAddress >= PeiMemoryBaseAddress) &&\r
- (MemoryMap[Index].RangeLength >= PeiMemoryLength)) {\r
- PeiMemoryBaseAddress = MemoryMap[Index].PhysicalAddress +\r
- MemoryMap[Index].RangeLength -\r
- PeiMemoryLength;\r
- PeiMemoryIndex = Index;\r
- }\r
- }\r
-\r
- //\r
- // Find the largest memory range excluding that given to PEI.\r
- //\r
- LargeMemRangeBuf = NULL;\r
- LargeMemRangeBufLen = 0;\r
- for (Index = 0; Index < NumRanges; Index++) {\r
- if ((MemoryMap[Index].Type == DualChannelDdrMainMemory) &&\r
- (MemoryMap[Index].PhysicalAddress + MemoryMap[Index].RangeLength < MAX_ADDRESS)) {\r
- if (Index != PeiMemoryIndex) {\r
- if (MemoryMap[Index].RangeLength > LargeMemRangeBufLen) {\r
- LargeMemRangeBuf = (VOID *) ((UINTN) MemoryMap[Index].PhysicalAddress);\r
- LargeMemRangeBufLen = (UINTN) MemoryMap[Index].RangeLength;\r
- }\r
- } else {\r
- if ((MemoryMap[Index].RangeLength - PeiMemoryLength) >= LargeMemRangeBufLen) {\r
- LargeMemRangeBuf = (VOID *) ((UINTN) MemoryMap[Index].PhysicalAddress);\r
- LargeMemRangeBufLen = (UINTN) (MemoryMap[Index].RangeLength - PeiMemoryLength);\r
- }\r
- }\r
- }\r
- }\r
-\r
- Capsule = NULL;\r
- CapsuleBuffer = NULL;\r
- CapsuleBufferLength = 0;\r
- if (BootMode == BOOT_ON_FLASH_UPDATE) {\r
- Status = PeiServicesLocatePpi (\r
- &gPeiCapsulePpiGuid, // GUID\r
- 0, // INSTANCE\r
- NULL, // EFI_PEI_PPI_DESCRIPTOR\r
- (VOID **)&Capsule // PPI\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (Status == EFI_SUCCESS) {\r
- CapsuleBuffer = LargeMemRangeBuf;\r
- CapsuleBufferLength = LargeMemRangeBufLen;\r
-\r
- //\r
- // Call the Capsule PPI Coalesce function to coalesce the capsule data.\r
- //\r
- Status = Capsule->Coalesce (\r
- PeiServices,\r
- &CapsuleBuffer,\r
- &CapsuleBufferLength\r
- );\r
- //\r
- // If it failed, then NULL out our capsule PPI pointer so that the capsule\r
- // HOB does not get created below.\r
- //\r
- if (Status != EFI_SUCCESS) {\r
- Capsule = NULL;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Set up the IMR policy required for this platform\r
- //\r
- Status = SetPlatformImrPolicy (\r
- PeiMemoryBaseAddress,\r
- PeiMemoryLength\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Carve out the top memory reserved for ACPI\r
- //\r
- Status = PeiServicesInstallPeiMemory (PeiMemoryBaseAddress, PeiMemoryLength);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_SYSTEM_MEMORY, // MemoryType,\r
- (\r
- EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
- EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
- EFI_RESOURCE_ATTRIBUTE_TESTED |\r
- EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE\r
- ),\r
- PeiMemoryBaseAddress, // MemoryBegin\r
- PeiMemoryLength // MemoryLength\r
- );\r
-\r
- //\r
- // Install physical memory descriptor hobs for each memory range.\r
- //\r
- SmramRanges = 0;\r
- for (Index = 0; Index < NumRanges; Index++) {\r
- Attribute = 0;\r
- if (MemoryMap[Index].Type == DualChannelDdrMainMemory)\r
- {\r
- if (Index == PeiMemoryIndex) {\r
- //\r
- // This is a partially tested Main Memory range, give it to EFI\r
- //\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_SYSTEM_MEMORY,\r
- (\r
- EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
- EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
- EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE\r
- ),\r
- MemoryMap[Index].PhysicalAddress,\r
- MemoryMap[Index].RangeLength - PeiMemoryLength\r
- );\r
- } else {\r
- //\r
- // This is an untested Main Memory range, give it to EFI\r
- //\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_SYSTEM_MEMORY, // MemoryType,\r
- (\r
- EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
- EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
- EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE\r
- ),\r
- MemoryMap[Index].PhysicalAddress, // MemoryBegin\r
- MemoryMap[Index].RangeLength // MemoryLength\r
- );\r
- }\r
- } else {\r
- if ((MemoryMap[Index].Type == DualChannelDdrSmramCacheable) ||\r
- (MemoryMap[Index].Type == DualChannelDdrSmramNonCacheable)) {\r
- SmramRanges++;\r
- }\r
- if ((MemoryMap[Index].Type == DualChannelDdrSmramNonCacheable) ||\r
- (MemoryMap[Index].Type == DualChannelDdrGraphicsMemoryNonCacheable)) {\r
- Attribute |= EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE;\r
- }\r
- if ((MemoryMap[Index].Type == DualChannelDdrSmramCacheable) ||\r
- (MemoryMap[Index].Type == DualChannelDdrGraphicsMemoryCacheable)) {\r
- //\r
- // TSEG and HSEG can be used with a write-back(WB) cache policy; however,\r
- // the specification requires that the TSEG and HSEG space be cached only\r
- // inside of the SMI handler. when using HSEG or TSEG an IA-32 processor\r
- // does not automatically write back and invalidate its cache before entering\r
- // SMM or before existing SMM therefore any MTRR defined for the active TSEG\r
- // or HSEG must be set to un-cacheable(UC) outside of SMM.\r
- //\r
- Attribute |= EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE;\r
- }\r
- if (MemoryMap[Index].Type == DualChannelDdrReservedMemory) {\r
- Attribute |= EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE;\r
- }\r
- //\r
- // Make sure non-system memory is marked as reserved\r
- //\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_RESERVED, // MemoryType,\r
- Attribute, // MemoryAttribute\r
- MemoryMap[Index].PhysicalAddress, // MemoryBegin\r
- MemoryMap[Index].RangeLength // MemoryLength\r
- );\r
- }\r
- }\r
-\r
- //\r
- // Allocate one extra EFI_SMRAM_DESCRIPTOR to describe a page of SMRAM memory that contains a pointer\r
- // to the SMM Services Table that is required on the S3 resume path\r
- //\r
- ASSERT (SmramRanges > 0);\r
- BufferSize = sizeof (EFI_SMRAM_HOB_DESCRIPTOR_BLOCK);\r
- BufferSize += ((SmramRanges - 1) * sizeof (EFI_SMRAM_DESCRIPTOR));\r
-\r
- Hob.Raw = BuildGuidHob (\r
- &gEfiSmmPeiSmramMemoryReserveGuid,\r
- BufferSize\r
- );\r
- ASSERT (Hob.Raw);\r
-\r
- SmramHobDescriptorBlock = (EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *) (Hob.Raw);\r
- SmramHobDescriptorBlock->NumberOfSmmReservedRegions = SmramRanges;\r
-\r
- SmramIndex = 0;\r
- for (Index = 0; Index < NumRanges; Index++) {\r
- if ((MemoryMap[Index].Type == DualChannelDdrSmramCacheable) ||\r
- (MemoryMap[Index].Type == DualChannelDdrSmramNonCacheable)\r
- ) {\r
- //\r
- // This is an SMRAM range, create an SMRAM descriptor\r
- //\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].PhysicalStart = MemoryMap[Index].PhysicalAddress;\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].CpuStart = MemoryMap[Index].CpuAddress;\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].PhysicalSize = MemoryMap[Index].RangeLength;\r
- if (MemoryMap[Index].Type == DualChannelDdrSmramCacheable) {\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].RegionState = EFI_SMRAM_CLOSED | EFI_CACHEABLE;\r
- } else {\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].RegionState = EFI_SMRAM_CLOSED;\r
- }\r
-\r
- SmramIndex++;\r
- }\r
- }\r
-\r
- //\r
- // Build a HOB with the location of the reserved memory range.\r
- //\r
- CopyMem(&DescriptorAcpiVariable, &SmramHobDescriptorBlock->Descriptor[SmramRanges-1], sizeof(EFI_SMRAM_DESCRIPTOR));\r
- DescriptorAcpiVariable.CpuStart += RESERVED_CPU_S3_SAVE_OFFSET;\r
- BuildGuidDataHob (\r
- &gEfiAcpiVariableGuid,\r
- &DescriptorAcpiVariable,\r
- sizeof (EFI_SMRAM_DESCRIPTOR)\r
- );\r
-\r
- //\r
- // If we found the capsule PPI (and we didn't have errors), then\r
- // call the capsule PEIM to allocate memory for the capsule.\r
- //\r
- if (Capsule != NULL) {\r
- Status = Capsule->CreateState (PeiServices, CapsuleBuffer, CapsuleBufferLength);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Find memory that is reserved so PEI has some to use.\r
-\r
- @param PeiServices PEI Services table.\r
- @param VariableSevices Variable PPI instance.\r
-\r
- @return EFI_SUCCESS The function completed successfully.\r
- Error value from LocatePpi()\r
- Error Value from VariableServices->GetVariable()\r
-\r
-**/\r
-EFI_STATUS\r
-InstallS3Memory (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices,\r
- IN UINT32 TotalMemorySize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN S3MemoryBase;\r
- UINTN S3MemorySize;\r
- UINT8 SmramRanges;\r
- UINT8 NumRanges;\r
- UINT8 Index;\r
- UINT8 SmramIndex;\r
- UINTN BufferSize;\r
- EFI_PEI_HOB_POINTERS Hob;\r
- EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *SmramHobDescriptorBlock;\r
- PEI_DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE MemoryMap[MAX_RANGES];\r
- RESERVED_ACPI_S3_RANGE *S3MemoryRangeData;\r
- EFI_SMRAM_DESCRIPTOR DescriptorAcpiVariable;\r
-\r
- //\r
- // Get the Memory Map\r
- //\r
- NumRanges = MAX_RANGES;\r
-\r
- ZeroMem (MemoryMap, sizeof (PEI_DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE) * NumRanges);\r
-\r
- Status = GetMemoryMap (\r
- PeiServices,\r
- TotalMemorySize,\r
- (PEI_DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE *) MemoryMap,\r
- &NumRanges\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Install physical memory descriptor hobs for each memory range.\r
- //\r
- SmramRanges = 0;\r
- for (Index = 0; Index < NumRanges; Index++) {\r
- if ((MemoryMap[Index].Type == DualChannelDdrSmramCacheable) ||\r
- (MemoryMap[Index].Type == DualChannelDdrSmramNonCacheable)) {\r
- SmramRanges++;\r
- }\r
- }\r
-\r
- ASSERT (SmramRanges > 0);\r
-\r
- //\r
- // Allocate one extra EFI_SMRAM_DESCRIPTOR to describe a page of SMRAM memory that contains a pointer\r
- // to the SMM Services Table that is required on the S3 resume path\r
- //\r
- BufferSize = sizeof (EFI_SMRAM_HOB_DESCRIPTOR_BLOCK);\r
- if (SmramRanges > 0) {\r
- BufferSize += ((SmramRanges - 1) * sizeof (EFI_SMRAM_DESCRIPTOR));\r
- }\r
-\r
- Hob.Raw = BuildGuidHob (\r
- &gEfiSmmPeiSmramMemoryReserveGuid,\r
- BufferSize\r
- );\r
- ASSERT (Hob.Raw);\r
-\r
- SmramHobDescriptorBlock = (EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *) (Hob.Raw);\r
- SmramHobDescriptorBlock->NumberOfSmmReservedRegions = SmramRanges;\r
-\r
- SmramIndex = 0;\r
- for (Index = 0; Index < NumRanges; Index++) {\r
- if ((MemoryMap[Index].Type == DualChannelDdrSmramCacheable) ||\r
- (MemoryMap[Index].Type == DualChannelDdrSmramNonCacheable)\r
- ) {\r
- //\r
- // This is an SMRAM range, create an SMRAM descriptor\r
- //\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].PhysicalStart = MemoryMap[Index].PhysicalAddress;\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].CpuStart = MemoryMap[Index].CpuAddress;\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].PhysicalSize = MemoryMap[Index].RangeLength;\r
- if (MemoryMap[Index].Type == DualChannelDdrSmramCacheable) {\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].RegionState = EFI_SMRAM_CLOSED | EFI_CACHEABLE;\r
- } else {\r
- SmramHobDescriptorBlock->Descriptor[SmramIndex].RegionState = EFI_SMRAM_CLOSED;\r
- }\r
-\r
- SmramIndex++;\r
- }\r
- }\r
-\r
- //\r
- // Build a HOB with the location of the reserved memory range.\r
- //\r
- CopyMem(&DescriptorAcpiVariable, &SmramHobDescriptorBlock->Descriptor[SmramRanges-1], sizeof(EFI_SMRAM_DESCRIPTOR));\r
- DescriptorAcpiVariable.CpuStart += RESERVED_CPU_S3_SAVE_OFFSET;\r
- BuildGuidDataHob (\r
- &gEfiAcpiVariableGuid,\r
- &DescriptorAcpiVariable,\r
- sizeof (EFI_SMRAM_DESCRIPTOR)\r
- );\r
-\r
- //\r
- // Get the location and size of the S3 memory range in the reserved page and\r
- // install it as PEI Memory.\r
- //\r
-\r
- DEBUG ((EFI_D_INFO, "TSEG Base = 0x%08x\n", SmramHobDescriptorBlock->Descriptor[SmramRanges-1].PhysicalStart));\r
- S3MemoryRangeData = (RESERVED_ACPI_S3_RANGE*)(UINTN)\r
- (SmramHobDescriptorBlock->Descriptor[SmramRanges-1].PhysicalStart + RESERVED_ACPI_S3_RANGE_OFFSET);\r
-\r
- S3MemoryBase = (UINTN) (S3MemoryRangeData->AcpiReservedMemoryBase);\r
- DEBUG ((EFI_D_INFO, "S3MemoryBase = 0x%08x\n", S3MemoryBase));\r
- S3MemorySize = (UINTN) (S3MemoryRangeData->AcpiReservedMemorySize);\r
- DEBUG ((EFI_D_INFO, "S3MemorySize = 0x%08x\n", S3MemorySize));\r
-\r
- Status = PeiServicesInstallPeiMemory (S3MemoryBase, S3MemorySize);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Retrieve the system memory length and build memory hob for the system\r
- // memory above 1MB. So Memory Callback can set cache for the system memory\r
- // correctly on S3 boot path, just like it does on Normal boot path.\r
- //\r
- ASSERT ((S3MemoryRangeData->SystemMemoryLength - 0x100000) > 0);\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_SYSTEM_MEMORY,\r
- (\r
- EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
- EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
- EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE\r
- ),\r
- 0x100000,\r
- S3MemoryRangeData->SystemMemoryLength - 0x100000\r
- );\r
-\r
- for (Index = 0; Index < NumRanges; Index++) {\r
- if ((MemoryMap[Index].Type == DualChannelDdrMainMemory) &&\r
- (MemoryMap[Index].PhysicalAddress + MemoryMap[Index].RangeLength < 0x100000)) {\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_SYSTEM_MEMORY,\r
- (\r
- EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
- EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
- EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE\r
- ),\r
- MemoryMap[Index].PhysicalAddress,\r
- MemoryMap[Index].RangeLength\r
- );\r
- DEBUG ((EFI_D_INFO, "Build resource HOB for Legacy Region on S3 patch :"));\r
- DEBUG ((EFI_D_INFO, " Memory Base:0x%lX Length:0x%lX\n", MemoryMap[Index].PhysicalAddress, MemoryMap[Index].RangeLength));\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- This function returns the memory ranges to be enabled, along with information\r
- describing how the range should be used.\r
-\r
- @param PeiServices PEI Services Table.\r
- @param TimingData Detected DDR timing parameters for installed memory.\r
- @param RowConfArray Pointer to an array of EFI_DUAL_CHANNEL_DDR_ROW_CONFIG structures. The number\r
- of items in the array must match MaxRows returned by the McGetRowInfo() function.\r
- @param MemoryMap Buffer to record details of the memory ranges tobe enabled.\r
- @param NumRanges On input, this contains the maximum number of memory ranges that can be described\r
- in the MemoryMap buffer.\r
-\r
- @return MemoryMap The buffer will be filled in\r
- NumRanges will contain the actual number of memory ranges that are to be anabled.\r
- EFI_SUCCESS The function completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-GetMemoryMap (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN UINT32 TotalMemorySize,\r
- IN OUT PEI_DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE *MemoryMap,\r
- IN OUT UINT8 *NumRanges\r
- )\r
-{\r
- EFI_PHYSICAL_ADDRESS MemorySize;\r
- EFI_PHYSICAL_ADDRESS RowLength;\r
- EFI_STATUS Status;\r
- PEI_MEMORY_RANGE_PCI_MEMORY PciMemoryMask;\r
- PEI_MEMORY_RANGE_OPTION_ROM OptionRomMask;\r
- PEI_MEMORY_RANGE_SMRAM SmramMask;\r
- PEI_MEMORY_RANGE_SMRAM TsegMask;\r
- UINT32 BlockNum;\r
- UINT8 ExtendedMemoryIndex;\r
- UINT32 Register;\r
-\r
- if ((*NumRanges) < MAX_RANGES) {\r
- return EFI_BUFFER_TOO_SMALL;\r
- }\r
-\r
- *NumRanges = 0;\r
-\r
- //\r
- // Find out which memory ranges to reserve on this platform\r
- //\r
- Status = ChooseRanges (\r
- &OptionRomMask,\r
- &SmramMask,\r
- &PciMemoryMask\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Generate Memory ranges for the memory map.\r
- //\r
- MemorySize = 0;\r
-\r
- RowLength = TotalMemorySize;\r
-\r
- //\r
- // Add memory below 640KB to the memory map. Make sure memory between\r
- // 640KB and 1MB are reserved, even if not used for SMRAM\r
- //\r
- MemoryMap[*NumRanges].PhysicalAddress = MemorySize;\r
- MemoryMap[*NumRanges].CpuAddress = MemorySize;\r
- MemoryMap[*NumRanges].RangeLength = 0xA0000;\r
- MemoryMap[*NumRanges].Type = DualChannelDdrMainMemory;\r
- (*NumRanges)++;\r
-\r
- //\r
- // Just mark this range reserved\r
- //\r
- MemoryMap[*NumRanges].PhysicalAddress = 0xA0000;\r
- MemoryMap[*NumRanges].CpuAddress = 0xA0000;\r
- MemoryMap[*NumRanges].RangeLength = 0x60000;\r
- MemoryMap[*NumRanges].Type = DualChannelDdrReservedMemory;\r
- (*NumRanges)++;\r
-\r
- RowLength -= (0x100000 - MemorySize);\r
- MemorySize = 0x100000;\r
-\r
- //\r
- // Add remaining memory to the memory map\r
- //\r
- MemoryMap[*NumRanges].PhysicalAddress = MemorySize;\r
- MemoryMap[*NumRanges].CpuAddress = MemorySize;\r
- MemoryMap[*NumRanges].RangeLength = RowLength;\r
- MemoryMap[*NumRanges].Type = DualChannelDdrMainMemory;\r
- (*NumRanges)++;\r
- MemorySize += RowLength;\r
-\r
- ExtendedMemoryIndex = (UINT8) (*NumRanges - 1);\r
-\r
- // See if we need to trim TSEG out of the highest memory range\r
- //\r
- if (SmramMask & PEI_MR_SMRAM_TSEG_MASK) {//pcd\r
- //\r
- // Create the new range for TSEG and remove that range from the previous SdrDdrMainMemory range\r
- //\r
- TsegMask = (SmramMask & PEI_MR_SMRAM_SIZE_MASK);\r
-\r
- BlockNum = 1;\r
- while (TsegMask) {\r
- TsegMask >>= 1;\r
- BlockNum <<= 1;\r
- }\r
-\r
- BlockNum >>= 1;\r
-\r
- if (BlockNum) {\r
-\r
- MemoryMap[*NumRanges].RangeLength = (BlockNum * 128 * 1024);\r
- Register = (UINT32)((MemorySize - 1) & SMM_END_MASK);\r
- MemorySize -= MemoryMap[*NumRanges].RangeLength;\r
- MemoryMap[*NumRanges].PhysicalAddress = MemorySize;\r
- MemoryMap[*NumRanges].CpuAddress = MemorySize;\r
- MemoryMap[ExtendedMemoryIndex].RangeLength -= MemoryMap[*NumRanges].RangeLength;\r
-\r
- //\r
- // Update QuarkNcSoc HSMMCTL register\r
- //\r
- Register |= (UINT32)(((RShiftU64(MemorySize, 16)) & SMM_START_MASK) + (SMM_WRITE_OPEN | SMM_READ_OPEN | SMM_CODE_RD_OPEN));\r
- QncHsmmcWrite (Register);\r
- }\r
-\r
- //\r
- // Chipset only supports cacheable SMRAM\r
- //\r
- MemoryMap[*NumRanges].Type = DualChannelDdrSmramCacheable;\r
-\r
- (*NumRanges)++;\r
- }\r
-\r
- //\r
- // trim 64K memory from highest memory range for Rmu Main binary shadow\r
- //\r
- MemoryMap[*NumRanges].RangeLength = 0x10000;\r
- MemorySize -= MemoryMap[*NumRanges].RangeLength;\r
- MemoryMap[*NumRanges].PhysicalAddress = MemorySize;\r
- MemoryMap[*NumRanges].CpuAddress = MemorySize;\r
- MemoryMap[ExtendedMemoryIndex].RangeLength -= MemoryMap[*NumRanges].RangeLength;\r
- MemoryMap[*NumRanges].Type = DualChannelDdrReservedMemory;\r
- (*NumRanges)++;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
-Routine Description:\r
-\r
- Fill in bit masks to specify reserved memory ranges on the Lakeport platform\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
- OptionRomMask - Bit mask specifying memory regions reserved for Legacy option\r
- ROM use (if any)\r
-\r
- SmramMask - Bit mask specifying memory regions reserved for SMM use (if any)\r
-\r
-**/\r
-EFI_STATUS\r
-ChooseRanges (\r
- IN OUT PEI_MEMORY_RANGE_OPTION_ROM *OptionRomMask,\r
- IN OUT PEI_MEMORY_RANGE_SMRAM *SmramMask,\r
- IN OUT PEI_MEMORY_RANGE_PCI_MEMORY *PciMemoryMask\r
- )\r
-{\r
-\r
- //\r
- // Choose regions to reserve for Option ROM use\r
- //\r
- *OptionRomMask = PEI_MR_OPTION_ROM_NONE;\r
-\r
- //\r
- // Choose regions to reserve for SMM use (AB/H SEG and TSEG). Size is in 128K blocks\r
- //\r
- *SmramMask = PEI_MR_SMRAM_CACHEABLE_MASK | PEI_MR_SMRAM_TSEG_MASK | ((PcdGet32(PcdTSegSize)) >> 17);\r
-\r
- *PciMemoryMask = 0;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-GetPlatformMemorySize (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_BOOT_MODE BootMode,\r
- IN OUT UINT64 *MemorySize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *Variable;\r
- UINTN DataSize;\r
- EFI_MEMORY_TYPE_INFORMATION MemoryData [EfiMaxMemoryType + 1];\r
- UINTN Index;\r
-\r
- DataSize = sizeof (MemoryData);\r
-\r
- if (BootMode == BOOT_IN_RECOVERY_MODE) {\r
-\r
- //\r
- // // Treat recovery as if variable not found (eg 1st boot).\r
- //\r
- Status = EFI_NOT_FOUND;\r
-\r
- } else {\r
- Status = PeiServicesLocatePpi (\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (VOID **)&Variable\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DataSize = sizeof (MemoryData);\r
- Status = Variable->GetVariable (\r
- Variable,\r
- EFI_MEMORY_TYPE_INFORMATION_VARIABLE_NAME,\r
- &gEfiMemoryTypeInformationGuid,\r
- NULL,\r
- &DataSize,\r
- &MemoryData\r
- );\r
- }\r
-\r
- //\r
- // Accumulate maximum amount of memory needed\r
- //\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Start with minimum memory\r
- //\r
- *MemorySize = PEI_MIN_MEMORY_SIZE;\r
-\r
- for (Index = 0; Index < sizeof(mDefaultQncMemoryTypeInformation) / sizeof (EFI_MEMORY_TYPE_INFORMATION); Index++) {\r
- *MemorySize += mDefaultQncMemoryTypeInformation[Index].NumberOfPages * EFI_PAGE_SIZE;\r
- }\r
-\r
- //\r
- // Build the GUID'd HOB for DXE\r
- //\r
- BuildGuidDataHob (\r
- &gEfiMemoryTypeInformationGuid,\r
- mDefaultQncMemoryTypeInformation,\r
- sizeof(mDefaultQncMemoryTypeInformation)\r
- );\r
- } else {\r
- //\r
- // Start with at least PEI_MIN_MEMORY_SIZE pages of memory for the DXE Core and the DXE Stack\r
- //\r
-\r
- *MemorySize = PEI_MIN_MEMORY_SIZE;\r
- for (Index = 0; Index < DataSize / sizeof (EFI_MEMORY_TYPE_INFORMATION); Index++) {\r
- DEBUG ((EFI_D_INFO, "Index %d, Page: %d\n", Index, MemoryData[Index].NumberOfPages));\r
- *MemorySize += MemoryData[Index].NumberOfPages * EFI_PAGE_SIZE;\r
- }\r
-\r
- //\r
- // Build the GUID'd HOB for DXE\r
- //\r
- BuildGuidDataHob (\r
- &gEfiMemoryTypeInformationGuid,\r
- MemoryData,\r
- DataSize\r
- );\r
-\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-BaseMemoryTest (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PHYSICAL_ADDRESS BeginAddress,\r
- IN UINT64 MemoryLength,\r
- IN PEI_MEMORY_TEST_OP Operation,\r
- OUT EFI_PHYSICAL_ADDRESS *ErrorAddress\r
- )\r
-{\r
- UINT32 TestPattern;\r
- EFI_PHYSICAL_ADDRESS TempAddress;\r
- UINT32 SpanSize;\r
-\r
- TestPattern = 0x5A5A5A5A;\r
- SpanSize = 0;\r
-\r
- //\r
- // Make sure we don't try and test anything above the max physical address range\r
- //\r
- ASSERT (BeginAddress + MemoryLength < MAX_ADDRESS);\r
-\r
- switch (Operation) {\r
- case Extensive:\r
- SpanSize = 0x4;\r
- break;\r
-\r
- case Sparse:\r
- case Quick:\r
- SpanSize = 0x40000;\r
- break;\r
-\r
- case Ignore:\r
- goto Done;\r
- break;\r
- }\r
- //\r
- // Write the test pattern into memory range\r
- //\r
- TempAddress = BeginAddress;\r
- while (TempAddress < BeginAddress + MemoryLength) {\r
- (*(UINT32 *) (UINTN) TempAddress) = TestPattern;\r
- TempAddress += SpanSize;\r
- }\r
- //\r
- // Read pattern from memory and compare it\r
- //\r
- TempAddress = BeginAddress;\r
- while (TempAddress < BeginAddress + MemoryLength) {\r
- if ((*(UINT32 *) (UINTN) TempAddress) != TestPattern) {\r
- *ErrorAddress = TempAddress;\r
- DEBUG ((EFI_D_ERROR, "Memory test failed at 0x%x.\n", TempAddress));\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- TempAddress += SpanSize;\r
- }\r
-\r
-Done:\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- This function sets up the platform specific IMR protection for the various\r
- memory regions.\r
-\r
- @param PeiMemoryBaseAddress Base address of memory allocated for PEI.\r
- @param PeiMemoryLength Length in bytes of the PEI memory (includes ACPI memory).\r
-\r
- @return EFI_SUCCESS The function completed successfully.\r
- EFI_ACCESS_DENIED Access to IMRs failed.\r
-\r
-**/\r
-EFI_STATUS\r
-SetPlatformImrPolicy (\r
- IN EFI_PHYSICAL_ADDRESS PeiMemoryBaseAddress,\r
- IN UINT64 PeiMemoryLength\r
- )\r
-{\r
- UINT8 Index;\r
- UINT32 Register;\r
- UINT16 DeviceId;\r
-\r
- //\r
- // Check what Soc we are running on (read Host bridge DeviceId)\r
- //\r
- DeviceId = QNCMmPci16(0, MC_BUS, MC_DEV, MC_FUN, PCI_DEVICE_ID_OFFSET);\r
-\r
- //\r
- // If any IMR register is locked then we cannot proceed\r
- //\r
- for (Index = (QUARK_NC_MEMORY_MANAGER_IMR0+QUARK_NC_MEMORY_MANAGER_IMRXL); Index <=(QUARK_NC_MEMORY_MANAGER_IMR7+QUARK_NC_MEMORY_MANAGER_IMRXL); Index=Index+4)\r
- {\r
- Register = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, Index);\r
- if (Register & IMR_LOCK) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- }\r
-\r
- //\r
- // Add IMR2 protection for shadowed RMU binary.\r
- //\r
- QncImrWrite (\r
- QUARK_NC_MEMORY_MANAGER_IMR2,\r
- (UINT32)(((RShiftU64((PeiMemoryBaseAddress+PeiMemoryLength), 8)) & IMRH_MASK) | IMR_EN),\r
- (UINT32)((RShiftU64((PeiMemoryBaseAddress+PeiMemoryLength+PcdGet32(PcdFlashQNCMicrocodeSize)-1), 8)) & IMRH_MASK),\r
- (UINT32)(CPU_SNOOP + RMU + CPU0_NON_SMM),\r
- (UINT32)(CPU_SNOOP + RMU + CPU0_NON_SMM)\r
- );\r
-\r
- //\r
- // Add IMR3 protection for the default SMRAM.\r
- //\r
- QncImrWrite (\r
- QUARK_NC_MEMORY_MANAGER_IMR3,\r
- (UINT32)(((RShiftU64((SMM_DEFAULT_SMBASE), 8)) & IMRL_MASK) | IMR_EN),\r
- (UINT32)((RShiftU64((SMM_DEFAULT_SMBASE+SMM_DEFAULT_SMBASE_SIZE_BYTES-1), 8)) & IMRH_MASK),\r
- (UINT32)(CPU_SNOOP + CPU0_NON_SMM),\r
- (UINT32)(CPU_SNOOP + CPU0_NON_SMM)\r
- );\r
-\r
- //\r
- // Enable IMR4 protection of eSRAM.\r
- //\r
- QncImrWrite (\r
- QUARK_NC_MEMORY_MANAGER_IMR4,\r
- (UINT32)(((RShiftU64((UINTN)PcdGet32 (PcdEsramStage1Base), 8)) & IMRL_MASK) | IMR_EN),\r
- (UINT32)((RShiftU64(((UINTN)PcdGet32 (PcdEsramStage1Base) + (UINTN)PcdGet32 (PcdESramMemorySize) - 1), 8)) & IMRH_MASK),\r
- (UINT32)(CPU_SNOOP + CPU0_NON_SMM),\r
- (UINT32)(CPU_SNOOP + CPU0_NON_SMM)\r
- );\r
-\r
- //\r
- // Enable Interrupt on IMR/SMM Violation\r
- //\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_BIMRVCTL, (UINT32)(EnableIMRInt));\r
- if (DeviceId == QUARK2_MC_DEVICE_ID) {\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_BSMMVCTL, (UINT32)(EnableSMMInt));\r
- }\r
-\r
- //\r
- // Disable IMR7 memory protection (eSRAM + DDR3 memory) since our policies\r
- // are now setup.\r
- //\r
- QncImrWrite (\r
- QUARK_NC_MEMORY_MANAGER_IMR7,\r
- (UINT32)(IMRL_RESET & ~IMR_EN),\r
- (UINT32)IMRH_RESET,\r
- (UINT32)IMRX_ALL_ACCESS,\r
- (UINT32)IMRX_ALL_ACCESS\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/** Return info derived from Installing Memory by MemoryInit.\r
-\r
- @param[out] RmuMainBaseAddressPtr Return RmuMainBaseAddress to this location.\r
- @param[out] SmramDescriptorPtr Return start of Smram descriptor list to this location.\r
- @param[out] NumSmramRegionsPtr Return numbers of Smram regions to this location.\r
-\r
- @return Address of RMU shadow region at the top of available memory.\r
- @return List of Smram descriptors for each Smram region.\r
- @return Numbers of Smram regions.\r
-**/\r
-VOID\r
-EFIAPI\r
-InfoPostInstallMemory (\r
- OUT UINT32 *RmuMainBaseAddressPtr OPTIONAL,\r
- OUT EFI_SMRAM_DESCRIPTOR **SmramDescriptorPtr OPTIONAL,\r
- OUT UINTN *NumSmramRegionsPtr OPTIONAL\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_HOB_POINTERS Hob;\r
- UINT64 CalcLength;\r
- EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *SmramHobDescriptorBlock;\r
-\r
- if ((RmuMainBaseAddressPtr == NULL) && (SmramDescriptorPtr == NULL) && (NumSmramRegionsPtr == NULL)) {\r
- return;\r
- }\r
-\r
- SmramHobDescriptorBlock = NULL;\r
- if (SmramDescriptorPtr != NULL) {\r
- *SmramDescriptorPtr = NULL;\r
- }\r
- if (NumSmramRegionsPtr != NULL) {\r
- *NumSmramRegionsPtr = 0;\r
- }\r
-\r
- //\r
- // Calculate RMU shadow region base address.\r
- // Set to 1 MB. Since 1MB cacheability will always be set\r
- // until override by CSM.\r
- //\r
- CalcLength = 0x100000;\r
-\r
- Status = PeiServicesGetHobList ((VOID **) &Hob.Raw);\r
- ASSERT_EFI_ERROR (Status);\r
- while (!END_OF_HOB_LIST (Hob)) {\r
- if (Hob.Header->HobType == EFI_HOB_TYPE_RESOURCE_DESCRIPTOR) {\r
- if (Hob.ResourceDescriptor->ResourceType == EFI_RESOURCE_SYSTEM_MEMORY) {\r
- //\r
- // Skip the memory region below 1MB\r
- //\r
- if (Hob.ResourceDescriptor->PhysicalStart >= 0x100000) {\r
- CalcLength += (UINT64) (Hob.ResourceDescriptor->ResourceLength);\r
- }\r
- }\r
- } else if (Hob.Header->HobType == EFI_HOB_TYPE_GUID_EXTENSION) {\r
- if (CompareGuid (&(Hob.Guid->Name), &gEfiSmmPeiSmramMemoryReserveGuid)) {\r
- SmramHobDescriptorBlock = (VOID*) (Hob.Raw + sizeof (EFI_HOB_GUID_TYPE));\r
- if (SmramDescriptorPtr != NULL) {\r
- *SmramDescriptorPtr = SmramHobDescriptorBlock->Descriptor;\r
- }\r
- if (NumSmramRegionsPtr != NULL) {\r
- *NumSmramRegionsPtr = SmramHobDescriptorBlock->NumberOfSmmReservedRegions;\r
- }\r
- }\r
- }\r
- Hob.Raw = GET_NEXT_HOB (Hob);\r
- }\r
-\r
- if (RmuMainBaseAddressPtr != NULL) {\r
- *RmuMainBaseAddressPtr = (UINT32) CalcLength;\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-Framework PEIM to initialize memory on an DDR2 SDRAM Memory Controller.\r
-\r
-Copyright (c) 2013 - 2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _MRC_WRAPPER_H\r
-#define _MRC_WRAPPER_H\r
-\r
-#include <Ppi/QNCMemoryInit.h>\r
-#include "PlatformEarlyInit.h"\r
-\r
-//\r
-// Define the default memory areas required\r
-//\r
-#define EDKII_RESERVED_SIZE_PAGES 0x20\r
-#define ACPI_NVS_SIZE_PAGES 0x60\r
-#define RUNTIME_SERVICES_DATA_SIZE_PAGES 0x20\r
-#define RUNTIME_SERVICES_CODE_SIZE_PAGES 0x80\r
-#define ACPI_RECLAIM_SIZE_PAGES 0x20\r
-#define EDKII_DXE_MEM_SIZE_PAGES 0x20\r
-\r
-//\r
-// Maximum number of "Socket Sets", where a "Socket Set is a set of matching\r
-// DIMM's from the various channels\r
-//\r
-#define MAX_SOCKET_SETS 2\r
-\r
-//\r
-// Maximum number of memory ranges supported by the memory controller\r
-//\r
-#define MAX_RANGES (MAX_ROWS + 5)\r
-\r
-//\r
-// Min. of 48MB PEI phase\r
-//\r
-#define PEI_MIN_MEMORY_SIZE (6 * 0x800000)\r
-#define PEI_RECOVERY_MIN_MEMORY_SIZE (6 * 0x800000)\r
-\r
-#define PEI_MEMORY_RANGE_OPTION_ROM UINT32\r
-#define PEI_MR_OPTION_ROM_NONE 0x00000000\r
-\r
-//\r
-// SMRAM Memory Range\r
-//\r
-#define PEI_MEMORY_RANGE_SMRAM UINT32\r
-#define PEI_MR_SMRAM_ALL 0xFFFFFFFF\r
-#define PEI_MR_SMRAM_NONE 0x00000000\r
-#define PEI_MR_SMRAM_CACHEABLE_MASK 0x80000000\r
-#define PEI_MR_SMRAM_SEGTYPE_MASK 0x00FF0000\r
-#define PEI_MR_SMRAM_ABSEG_MASK 0x00010000\r
-#define PEI_MR_SMRAM_HSEG_MASK 0x00020000\r
-#define PEI_MR_SMRAM_TSEG_MASK 0x00040000\r
-//\r
-// SMRAM Size is a multiple of 128KB.\r
-//\r
-#define PEI_MR_SMRAM_SIZE_MASK 0x0000FFFF\r
-\r
-//\r
-// Pci Memory Hole\r
-//\r
-#define PEI_MEMORY_RANGE_PCI_MEMORY UINT32\r
-\r
-typedef enum {\r
- Ignore,\r
- Quick,\r
- Sparse,\r
- Extensive\r
-} PEI_MEMORY_TEST_OP;\r
-\r
-//\r
-// MRC Params Variable structure.\r
-//\r
-\r
-typedef struct {\r
- MrcTimings_t timings; // Actual MRC config values saved in variable store.\r
- UINT8 VariableStorePad[8]; // Allow for data stored in variable is required to be multiple of 8bytes.\r
-} PLATFORM_VARIABLE_MEMORY_CONFIG_DATA;\r
-\r
-///\r
-/// MRC Params Platform Data Flags bits\r
-///\r
-#define PDAT_MRC_FLAG_ECC_EN BIT0\r
-#define PDAT_MRC_FLAG_SCRAMBLE_EN BIT1\r
-#define PDAT_MRC_FLAG_MEMTEST_EN BIT2\r
-#define PDAT_MRC_FLAG_TOP_TREE_EN BIT3 ///< 0b DDR "fly-by" topology else 1b DDR "tree" topology.\r
-#define PDAT_MRC_FLAG_WR_ODT_EN BIT4 ///< If set ODR signal is asserted to DRAM devices on writes.\r
-\r
-///\r
-/// MRC Params Platform Data.\r
-///\r
-typedef struct {\r
- UINT32 Flags; ///< Bitmap of PDAT_MRC_FLAG_XXX defs above.\r
- UINT8 DramWidth; ///< 0=x8, 1=x16, others=RESERVED.\r
- UINT8 DramSpeed; ///< 0=DDRFREQ_800, 1=DDRFREQ_1066, others=RESERVED. Only 533MHz SKU support 1066 memory.\r
- UINT8 DramType; ///< 0=DDR3,1=DDR3L, others=RESERVED.\r
- UINT8 RankMask; ///< bit[0] RANK0_EN, bit[1] RANK1_EN, others=RESERVED.\r
- UINT8 ChanMask; ///< bit[0] CHAN0_EN, others=RESERVED.\r
- UINT8 ChanWidth; ///< 1=x16, others=RESERVED.\r
- UINT8 AddrMode; ///< 0, 1, 2 (mode 2 forced if ecc enabled), others=RESERVED.\r
- UINT8 SrInt; ///< 1=1.95us, 2=3.9us, 3=7.8us, others=RESERVED. REFRESH_RATE.\r
- UINT8 SrTemp; ///< 0=normal, 1=extended, others=RESERVED.\r
- UINT8 DramRonVal; ///< 0=34ohm, 1=40ohm, others=RESERVED. RON_VALUE Select MRS1.DIC driver impedance control.\r
- UINT8 DramRttNomVal; ///< 0=40ohm, 1=60ohm, 2=120ohm, others=RESERVED.\r
- UINT8 DramRttWrVal; ///< 0=off others=RESERVED.\r
- UINT8 SocRdOdtVal; ///< 0=off, 1=60ohm, 2=120ohm, 3=180ohm, others=RESERVED.\r
- UINT8 SocWrRonVal; ///< 0=27ohm, 1=32ohm, 2=40ohm, others=RESERVED.\r
- UINT8 SocWrSlewRate; ///< 0=2.5V/ns, 1=4V/ns, others=RESERVED.\r
- UINT8 DramDensity; ///< 0=512Mb, 1=1Gb, 2=2Gb, 3=4Gb, others=RESERVED.\r
- UINT32 tRAS; ///< ACT to PRE command period in picoseconds.\r
- UINT32 tWTR; ///< Delay from start of internal write transaction to internal read command in picoseconds.\r
- UINT32 tRRD; ///< ACT to ACT command period (JESD79 specific to page size 1K/2K) in picoseconds.\r
- UINT32 tFAW; ///< Four activate window (JESD79 specific to page size 1K/2K) in picoseconds.\r
- UINT8 tCL; ///< DRAM CAS Latency in clocks.\r
-} PDAT_MRC_ITEM;\r
-\r
-//\r
-// Memory range types\r
-//\r
-typedef enum {\r
- DualChannelDdrMainMemory,\r
- DualChannelDdrSmramCacheable,\r
- DualChannelDdrSmramNonCacheable,\r
- DualChannelDdrGraphicsMemoryCacheable,\r
- DualChannelDdrGraphicsMemoryNonCacheable,\r
- DualChannelDdrReservedMemory,\r
- DualChannelDdrMaxMemoryRangeType\r
-} PEI_DUAL_CHANNEL_DDR_MEMORY_RANGE_TYPE;\r
-\r
-//\r
-// Memory map range information\r
-//\r
-typedef struct {\r
- EFI_PHYSICAL_ADDRESS PhysicalAddress;\r
- EFI_PHYSICAL_ADDRESS CpuAddress;\r
- EFI_PHYSICAL_ADDRESS RangeLength;\r
- PEI_DUAL_CHANNEL_DDR_MEMORY_RANGE_TYPE Type;\r
-} PEI_DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE;\r
-\r
-//\r
-// Function prototypes.\r
-//\r
-\r
-EFI_STATUS\r
-InstallEfiMemory (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices,\r
- IN EFI_BOOT_MODE BootMode,\r
- IN UINT32 TotalMemorySize\r
- );\r
-\r
-EFI_STATUS\r
-InstallS3Memory (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices,\r
- IN UINT32 TotalMemorySize\r
- );\r
-\r
-EFI_STATUS\r
-MemoryInit (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-\r
-EFI_STATUS\r
-LoadConfig (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariableServices,\r
- IN OUT MRCParams_t *MrcData\r
- );\r
-\r
-EFI_STATUS\r
-SaveConfig (\r
- IN MRCParams_t *MrcData\r
- );\r
-\r
-EFI_STATUS\r
-GetMemoryMap (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN UINT32 TotalMemorySize,\r
- IN OUT PEI_DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE *MemoryMap,\r
- IN OUT UINT8 *NumRanges\r
- );\r
-\r
-EFI_STATUS\r
-ChooseRanges (\r
- IN OUT PEI_MEMORY_RANGE_OPTION_ROM *OptionRomMask,\r
- IN OUT PEI_MEMORY_RANGE_SMRAM *SmramMask,\r
- IN OUT PEI_MEMORY_RANGE_PCI_MEMORY *PciMemoryMask\r
- );\r
-\r
-EFI_STATUS\r
-GetPlatformMemorySize (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_BOOT_MODE BootMode,\r
- IN OUT UINT64 *MemorySize\r
- );\r
-\r
-EFI_STATUS\r
-BaseMemoryTest (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PHYSICAL_ADDRESS BeginAddress,\r
- IN UINT64 MemoryLength,\r
- IN PEI_MEMORY_TEST_OP Operation,\r
- OUT EFI_PHYSICAL_ADDRESS *ErrorAddress\r
- );\r
-\r
-EFI_STATUS\r
-SetPlatformImrPolicy (\r
- IN EFI_PHYSICAL_ADDRESS PeiMemoryBaseAddress,\r
- IN UINT64 PeiMemoryLength\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-InfoPostInstallMemory (\r
- OUT UINT32 *RmuBaseAddressPtr OPTIONAL,\r
- OUT EFI_SMRAM_DESCRIPTOR **SmramDescriptorPtr OPTIONAL,\r
- OUT UINTN *NumSmramRegionsPtr OPTIONAL\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-EFI PEI Platform Security services\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "PeiFvSecurity.h"\r
-\r
-EFI_PEI_NOTIFY_DESCRIPTOR mNotifyOnFvInfoSecurityList = {\r
- (EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiFirmwareVolumeInfoPpiGuid,\r
- FirmwareVolmeInfoPpiNotifySecurityCallback\r
-};\r
-\r
-/**\r
- Callback function to perform FV security checking on a FV Info PPI.\r
-\r
- @param PeiServices An indirect pointer to the EFI_PEI_SERVICES table published by the PEI Foundation\r
- @param NotifyDescriptor Address of the notification descriptor data structure.\r
- @param Ppi Address of the PPI that was installed.\r
-\r
- @retval EFI_SUCCESS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FirmwareVolmeInfoPpiNotifySecurityCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_FIRMWARE_VOLUME_INFO_PPI *FvInfoPpi;\r
- EFI_PEI_FIRMWARE_VOLUME_PPI *FvPpi;\r
-\r
- FvInfoPpi = (EFI_PEI_FIRMWARE_VOLUME_INFO_PPI *)Ppi;\r
-\r
- //\r
- // Locate the corresponding FV_PPI according to founded FV's format guid\r
- //\r
- Status = PeiServicesLocatePpi (\r
- &FvInfoPpi->FvFormat,\r
- 0,\r
- NULL,\r
- (VOID**)&FvPpi\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Only authenticate parent Firmware Volume (child firmware volumes are covered by the parent)\r
- //\r
- if ((VOID *)FvInfoPpi->ParentFvName == NULL && (VOID *)FvInfoPpi->ParentFileName == NULL) {\r
- Status = PeiSecurityVerifyFv ((EFI_FIRMWARE_VOLUME_HEADER*) FvInfoPpi->FvInfo);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Authenticates the Firmware Volume\r
-\r
- @param CurrentFvAddress Pointer to the current Firmware Volume under consideration\r
-\r
- @retval EFI_SUCCESS Firmware Volume is legal\r
-\r
-**/\r
-EFI_STATUS\r
-PeiSecurityVerifyFv (\r
- IN EFI_FIRMWARE_VOLUME_HEADER *CurrentFvAddress\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Call Security library to authenticate the Firmware Volume\r
- //\r
- DEBUG ((DEBUG_INFO, "PeiSecurityVerifyFv - CurrentFvAddress=0x%8x\n", (UINT32)CurrentFvAddress));\r
- Status = EFI_SUCCESS;\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Entry point for the PEI Security PEIM\r
- Sets up a notification to perform PEI security checking\r
-\r
- @param FfsHeader Not used.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @return EFI_SUCCESS PEI Security notification installed successfully.\r
- All others: PEI Security notification failed to install.\r
-\r
-**/\r
-EFI_STATUS\r
-PeiInitializeFvSecurity (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = PeiServicesNotifyPpi (&mNotifyOnFvInfoSecurityList);\r
-\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Definition of Pei Core Structures and Services\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _PEI_FV_SECURITY_H_\r
-#define _PEI_FV_SECURITY_H_\r
-\r
-#include <Ppi/FirmwareVolume.h>\r
-#include <Ppi/FirmwareVolumeInfo.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-\r
-/**\r
- Callback function to perform FV security checking on a FV Info PPI.\r
-\r
- @param PeiServices An indirect pointer to the EFI_PEI_SERVICES table published by the PEI Foundation\r
- @param NotifyDescriptor Address of the notification descriptor data structure.\r
- @param Ppi Address of the PPI that was installed.\r
-\r
- @retval EFI_SUCCESS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FirmwareVolmeInfoPpiNotifySecurityCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- );\r
-\r
-/**\r
- Authenticates the Firmware Volume\r
-\r
- @param CurrentFvAddress Pointer to the current Firmware Volume under consideration\r
-\r
- @retval EFI_SUCCESS Firmware Volume is legal\r
-\r
-**/\r
-EFI_STATUS\r
-PeiSecurityVerifyFv (\r
- IN EFI_FIRMWARE_VOLUME_HEADER *CurrentFvAddress\r
- );\r
-\r
-/**\r
-\r
- Entry point for the PEI Security PEIM\r
- Sets up a notification to perform PEI security checking\r
-\r
- @param FfsHeader Not used.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @return EFI_SUCCESS PEI Security notification installed successfully.\r
- All others: PEI Security notification failed to install.\r
-\r
-**/\r
-EFI_STATUS\r
-PeiInitializeFvSecurity (\r
- VOID\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This PEIM initialize platform for MRC, following action is performed,\r
-1. Initizluize GMCH\r
-2. Detect boot mode\r
-3. Detect video adapter to determine whether we need pre allocated memory\r
-4. Calls MRC to initialize memory and install a PPI notify to do post memory initialization.\r
-This file contains the main entrypoint of the PEIM.\r
-\r
-Copyright (c) 2013 - 2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "PlatformEarlyInit.h"\r
-#include "PeiFvSecurity.h"\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-EndOfPeiSignalPpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- );\r
-\r
-//\r
-// Function prototypes to routines implemented in other source modules\r
-// within this component.\r
-//\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformErratasPostMrc (\r
- VOID\r
- );\r
-\r
-//\r
-// The global indicator, the FvFileLoader callback will modify it to TRUE after loading PEIM into memory\r
-//\r
-BOOLEAN ImageInMemory = FALSE;\r
-\r
-BOARD_LEGACY_GPIO_CONFIG mBoardLegacyGpioConfigTable[] = { PLATFORM_LEGACY_GPIO_TABLE_DEFINITION };\r
-UINTN mBoardLegacyGpioConfigTableLen = (sizeof(mBoardLegacyGpioConfigTable) / sizeof(BOARD_LEGACY_GPIO_CONFIG));\r
-BOARD_GPIO_CONTROLLER_CONFIG mBoardGpioControllerConfigTable[] = { PLATFORM_GPIO_CONTROLLER_CONFIG_DEFINITION };\r
-UINTN mBoardGpioControllerConfigTableLen = (sizeof(mBoardGpioControllerConfigTable) / sizeof(BOARD_GPIO_CONTROLLER_CONFIG));\r
-UINT8 ChipsetDefaultMac [6] = {0xff,0xff,0xff,0xff,0xff,0xff};\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiBootMode[1] = {\r
- {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiMasterBootModePpiGuid,\r
- NULL\r
- }\r
-};\r
-\r
-EFI_PEI_NOTIFY_DESCRIPTOR mMemoryDiscoveredNotifyList[1] = {\r
- {\r
- (EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiMemoryDiscoveredPpiGuid,\r
- MemoryDiscoveredPpiNotifyCallback\r
- }\r
-};\r
-\r
-EFI_PEI_NOTIFY_DESCRIPTOR mEndOfPeiSignalPpiNotifyList[1] = {\r
- {\r
- (EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiEndOfPeiSignalPpiGuid,\r
- EndOfPeiSignalPpiNotifyCallback\r
- }\r
-};\r
-\r
-EFI_PEI_STALL_PPI mStallPpi = {\r
- PEI_STALL_RESOLUTION,\r
- Stall\r
-};\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiStall[1] = {\r
- {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiStallPpiGuid,\r
- &mStallPpi\r
- }\r
-};\r
-\r
-/**\r
- Set Mac address on chipset ethernet device.\r
-\r
- @param Bus PCI Bus number of chipset ethernet device.\r
- @param Device Device number of chipset ethernet device.\r
- @param Func PCI Function number of chipset ethernet device.\r
- @param MacAddr MAC Address to set.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-SetLanControllerMacAddr (\r
- IN CONST UINT8 Bus,\r
- IN CONST UINT8 Device,\r
- IN CONST UINT8 Func,\r
- IN CONST UINT8 *MacAddr,\r
- IN CONST UINT32 Bar0\r
- )\r
-{\r
- UINT32 Data32;\r
- UINT16 PciVid;\r
- UINT16 PciDid;\r
- UINT32 Addr;\r
- UINT32 MacVer;\r
- volatile UINT8 *Wrote;\r
- UINT32 DevPcieAddr;\r
- UINT16 SaveCmdReg;\r
- UINT32 SaveBarReg;\r
-\r
- DevPcieAddr = PCI_LIB_ADDRESS (\r
- Bus,\r
- Device,\r
- Func,\r
- 0\r
- );\r
-\r
- //\r
- // Do nothing if not a supported device.\r
- //\r
- PciVid = PciRead16 (DevPcieAddr + PCI_VENDOR_ID_OFFSET);\r
- PciDid = PciRead16 (DevPcieAddr + PCI_DEVICE_ID_OFFSET);\r
- if((PciVid != V_IOH_MAC_VENDOR_ID) || (PciDid != V_IOH_MAC_DEVICE_ID)) {\r
- return;\r
- }\r
-\r
- //\r
- // Save current settings for PCI CMD/BAR registers\r
- //\r
- SaveCmdReg = PciRead16 (DevPcieAddr + PCI_COMMAND_OFFSET);\r
- SaveBarReg = PciRead32 (DevPcieAddr + R_IOH_MAC_MEMBAR);\r
-\r
- //\r
- // Use predefined temporary memory resource\r
- //\r
- PciWrite32 ( DevPcieAddr + R_IOH_MAC_MEMBAR, Bar0);\r
- PciWrite8 ( DevPcieAddr + PCI_COMMAND_OFFSET, EFI_PCI_COMMAND_MEMORY_SPACE);\r
-\r
- Addr = Bar0 + R_IOH_MAC_GMAC_REG_8;\r
- MacVer = *((volatile UINT32 *) (UINTN)(Addr));\r
-\r
- DEBUG ((EFI_D_INFO, "Ioh MAC [B:%d, D:%d, F:%d] VER:%04x ADDR:",\r
- (UINTN) Bus,\r
- (UINTN) Device,\r
- (UINTN) Func,\r
- (UINTN) MacVer\r
- ));\r
-\r
- //\r
- // Set MAC Address0 Low Register (GMAC_REG_17) ADDRLO bits.\r
- //\r
- Addr = Bar0 + R_IOH_MAC_GMAC_REG_17;\r
- Data32 = *((UINT32 *) (UINTN)(&MacAddr[0]));\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
- Wrote = (volatile UINT8 *) (UINTN)(Addr);\r
- DEBUG ((EFI_D_INFO, "%02x-%02x-%02x-%02x-",\r
- (UINTN) Wrote[0],\r
- (UINTN) Wrote[1],\r
- (UINTN) Wrote[2],\r
- (UINTN) Wrote[3]\r
- ));\r
-\r
- //\r
- // Set MAC Address0 High Register (GMAC_REG_16) ADDRHI bits\r
- // and Address Enable (AE) bit.\r
- //\r
- Addr = Bar0 + R_IOH_MAC_GMAC_REG_16;\r
- Data32 =\r
- ((UINT32) MacAddr[4]) |\r
- (((UINT32)MacAddr[5]) << 8) |\r
- B_IOH_MAC_AE;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
- Wrote = (volatile UINT8 *) (UINTN)(Addr);\r
-\r
- DEBUG ((EFI_D_INFO, "%02x-%02x\n", (UINTN) Wrote[0], (UINTN) Wrote[1]));\r
-\r
- //\r
- // Restore settings for PCI CMD/BAR registers\r
- //\r
- PciWrite32 ((DevPcieAddr + R_IOH_MAC_MEMBAR), SaveBarReg);\r
- PciWrite16 (DevPcieAddr + PCI_COMMAND_OFFSET, SaveCmdReg);\r
-}\r
-\r
-/**\r
- Initialize state of I2C GPIO expanders.\r
-\r
- @param PlatformType Platform type for GPIO expander init.\r
-\r
-**/\r
-EFI_STATUS\r
-EarlyPlatformConfigGpioExpanders (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType,\r
- EFI_BOOT_MODE BootMode\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_I2C_DEVICE_ADDRESS I2CSlaveAddress;\r
- UINTN Length;\r
- UINTN ReadLength;\r
- UINT8 Buffer[2];\r
-\r
- //\r
- // Configure GPIO expanders for Galileo Gen 2\r
- // Route I2C pins to Arduino header\r
- // Set all GPIO expander pins connected to the Reset Button as inputs\r
- //\r
- if (PlatformType == GalileoGen2) {\r
- //\r
- // Configure AMUX1_IN (EXP2.P1_4) as an output\r
- //\r
- PlatformPcal9555GpioSetDir (\r
- GALILEO_GEN2_IOEXP2_7BIT_SLAVE_ADDR, // IO Expander 2.\r
- 12, // P1-4.\r
- FALSE // Configure as output\r
- );\r
-\r
- //\r
- // Set AMUX1_IN(EXP2.P1_4) low to route I2C to Arduino Shield connector\r
- //\r
- PlatformPcal9555GpioSetLevel (\r
- GALILEO_GEN2_IOEXP2_7BIT_SLAVE_ADDR, // IO Expander 2.\r
- 12, // P1-4. \r
- FALSE // Set pin low\r
- );\r
-\r
- //\r
- // Configure Reset Button(EXP1.P1_7) as an input\r
- //\r
- PlatformPcal9555GpioSetDir (\r
- GALILEO_GEN2_IOEXP1_7BIT_SLAVE_ADDR, // IO Expander 1.\r
- 15, // P1-7.\r
- TRUE\r
- );\r
-\r
- //\r
- // Disable pullup on Reset Button(EXP1.P1_7)\r
- //\r
- PlatformPcal9555GpioDisablePull (\r
- GALILEO_GEN2_IOEXP1_7BIT_SLAVE_ADDR, // IO Expander 1.\r
- 15 // P1-7.\r
- );\r
-\r
- //\r
- // Configure Reset Button(EXP2.P1_7) as an input\r
- //\r
- PlatformPcal9555GpioSetDir (\r
- GALILEO_GEN2_IOEXP2_7BIT_SLAVE_ADDR, // IO Expander 2.\r
- 15, // P1-7.\r
- TRUE\r
- );\r
-\r
- //\r
- // Disable pullup on Reset Button(EXP2.P1_7)\r
- //\r
- PlatformPcal9555GpioDisablePull (\r
- GALILEO_GEN2_IOEXP2_7BIT_SLAVE_ADDR, // IO Expander 2.\r
- 15 // P1-7.\r
- );\r
-\r
- if (BootMode != BOOT_IN_RECOVERY_MODE) {\r
- //\r
- // Read state of Reset Button - EXP2.P1_7\r
- // This GPIO is pulled high when the button is not pressed\r
- // This GPIO reads low when button is pressed\r
- //\r
- if (!PlatformPcal9555GpioGetState (\r
- GALILEO_GEN2_IOEXP2_7BIT_SLAVE_ADDR, // IO Expander 2\r
- 15 // P1-7\r
- )) {\r
- DEBUG ((EFI_D_INFO, " Force Recovery mode and reset\n"));\r
-\r
- //\r
- // Set 'B_CFG_STICKY_RW_FORCE_RECOVERY' sticky bit so we know we need to do a recovery following warm reset\r
- //\r
- QNCAltPortWrite (\r
- QUARK_SCSS_SOC_UNIT_SB_PORT_ID,\r
- QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW,\r
- QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW) | B_CFG_STICKY_RW_FORCE_RECOVERY\r
- );\r
- ResetWarm();\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Configure GPIO expanders for Galileo Gen 2\r
- // Set all GPIO expander pins connected to the Reset Button as inputs\r
- // Route I2C pins to Arduino header\r
- //\r
- if (PlatformType == Galileo) {\r
- //\r
- // Detect the I2C Slave Address of the GPIO Expander\r
- //\r
- if (PlatformLegacyGpioGetLevel (R_QNC_GPIO_RGLVL_RESUME_WELL, GALILEO_DETERMINE_IOEXP_SLA_RESUMEWELL_GPIO)) {\r
- I2CSlaveAddress.I2CDeviceAddress = GALILEO_IOEXP_J2HI_7BIT_SLAVE_ADDR;\r
- } else {\r
- I2CSlaveAddress.I2CDeviceAddress = GALILEO_IOEXP_J2LO_7BIT_SLAVE_ADDR;\r
- }\r
- DEBUG ((EFI_D_INFO, "Galileo GPIO Expender Slave Address = %02x\n", I2CSlaveAddress.I2CDeviceAddress));\r
-\r
- //\r
- // Set I2C_MUX (GPORT1_BIT5) low to route I2C to Arduino Shield connector\r
- //\r
-\r
- //\r
- // Select GPIO Expander GPORT1\r
- //\r
- Length = 2;\r
- Buffer[0] = 0x18; //sub-address\r
- Buffer[1] = 0x01; //data\r
- Status = I2cWriteMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &Buffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Read "Pin Direction" of GPIO Expander GPORT1\r
- //\r
- Length = 1;\r
- ReadLength = 1;\r
- Buffer[1] = 0x1C;\r
- Status = I2cReadMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &ReadLength,\r
- &Buffer[1]\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Configure GPIO Expander GPORT1_BIT5 as an output\r
- //\r
- Length = 2;\r
- Buffer[0] = 0x1C; //sub-address\r
- Buffer[1] = (UINT8)(Buffer[1] & (~BIT5)); //data\r
-\r
- Status = I2cWriteMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &Buffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Set GPIO Expander GPORT1_BIT5 low\r
- //\r
- Length = 2;\r
- Buffer[0] = 0x09; //sub-address\r
- Buffer[1] = (UINT8)(~BIT5); //data\r
-\r
- Status = I2cWriteMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &Buffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Configure RESET_N_SHLD (GPORT5_BIT0) and SW_RESET_N_SHLD (GPORT5_BIT1) as inputs\r
- //\r
-\r
- //\r
- // Select GPIO Expander GPORT5\r
- //\r
- Length = 2;\r
- Buffer[0] = 0x18;\r
- Buffer[1] = 0x05;\r
- Status = I2cWriteMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &Buffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Read "Pin Direction" of GPIO Expander GPORT5\r
- //\r
- Length = 1;\r
- ReadLength = 1;\r
- Buffer[1] = 0x1C;\r
- Status = I2cReadMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &ReadLength,\r
- &Buffer[1]\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Configure GPIO Expander GPORT5_BIT0 and GPORT5_BIT1 as inputs\r
- //\r
- Length = 2;\r
- Buffer[0] = 0x1C;\r
- Buffer[1] = Buffer[1] | BIT0 | BIT1;\r
- Status = I2cWriteMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &Buffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (BootMode != BOOT_IN_RECOVERY_MODE) {\r
- //\r
- // Read state of RESET_N_SHLD (GPORT5_BIT0)\r
- //\r
- Buffer[1] = 5;\r
- Length = 1;\r
- ReadLength = 1;\r
- Status = I2cReadMultipleByte (\r
- I2CSlaveAddress,\r
- EfiI2CSevenBitAddrMode,\r
- &Length,\r
- &ReadLength,\r
- &Buffer[1]\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Return the state of GPORT5_BIT0\r
- //\r
- if ((Buffer[1] & BIT0) == 0) {\r
- DEBUG ((EFI_D_INFO, " Force Recovery mode and reset\n"));\r
-\r
- //\r
- // Set 'B_CFG_STICKY_RW_FORCE_RECOVERY' sticky bit so we know we need to do a recovery following warm reset\r
- //\r
- QNCAltPortWrite (\r
- QUARK_SCSS_SOC_UNIT_SB_PORT_ID,\r
- QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW,\r
- QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW) | B_CFG_STICKY_RW_FORCE_RECOVERY\r
- );\r
- ResetWarm();\r
- }\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This is the entrypoint of PEIM\r
-\r
- @param FileHandle Handle of the file being invoked.\r
- @param PeiServices Describes the list of possible PEI Services.\r
-\r
- @retval EFI_SUCCESS if it completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeiInitPlatform (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE BootMode;\r
- EFI_PEI_STALL_PPI *StallPpi;\r
- EFI_PEI_PPI_DESCRIPTOR *StallPeiPpiDescriptor;\r
- EFI_FV_FILE_INFO FileInfo;\r
- EFI_PLATFORM_TYPE PlatformType;\r
-\r
- PlatformType = (EFI_PLATFORM_TYPE)PcdGet16 (PcdPlatformType);\r
-\r
- //\r
- // Initialize Firmware Volume security.\r
- // This must be done before any firmware volume accesses (excl. BFV)\r
- //\r
- Status = PeiInitializeFvSecurity();\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Do any early platform specific initialization.\r
- //\r
- EarlyPlatformInit ();\r
-\r
- //\r
- // This is a second path on entry, in recovery boot path the Stall PPI need to be memory-based\r
- // to improve recovery performance.\r
- //\r
- Status = PeiServicesFfsGetFileInfo (FileHandle, &FileInfo);\r
- ASSERT_EFI_ERROR (Status);\r
- //\r
- // The follow conditional check only works for memory-mapped FFS,\r
- // so we ASSERT that the file is really a MM FFS.\r
- //\r
- ASSERT (FileInfo.Buffer != NULL);\r
- if (!(((UINTN) FileInfo.Buffer <= (UINTN) PeiInitPlatform) &&\r
- ((UINTN) PeiInitPlatform <= (UINTN) FileInfo.Buffer + FileInfo.BufferSize))) {\r
- //\r
- // Now that module in memory, update the\r
- // PPI that describes the Stall to other modules\r
- //\r
- Status = PeiServicesLocatePpi (\r
- &gEfiPeiStallPpiGuid,\r
- 0,\r
- &StallPeiPpiDescriptor,\r
- (VOID **) &StallPpi\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
-\r
- Status = PeiServicesReInstallPpi (\r
- StallPeiPpiDescriptor,\r
- &mPpiStall[0]\r
- );\r
- } else {\r
-\r
- Status = PeiServicesInstallPpi (&mPpiStall[0]);\r
- }\r
- return Status;\r
- }\r
-\r
- //\r
- // Initialize System Phys\r
- //\r
-\r
- // Program USB Phy\r
- InitializeUSBPhy();\r
-\r
- //\r
- // Do platform specific logic to create a boot mode\r
- //\r
- Status = UpdateBootMode ((EFI_PEI_SERVICES**)PeiServices, &BootMode);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Signal possible dependent modules that there has been a\r
- // final boot mode determination\r
- //\r
- if (!EFI_ERROR(Status)) {\r
- Status = PeiServicesInstallPpi (&mPpiBootMode[0]);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (BootMode != BOOT_ON_S3_RESUME) {\r
- QNCClearSmiAndWake ();\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "MRC Entry\n"));\r
- MemoryInit ((EFI_PEI_SERVICES**)PeiServices);\r
-\r
- //\r
- // Do Early PCIe init.\r
- //\r
- DEBUG ((EFI_D_INFO, "Early PCIe controller initialization\n"));\r
- PlatformPciExpressEarlyInit (PlatformType);\r
-\r
-\r
- DEBUG ((EFI_D_INFO, "Platform Erratas After MRC\n"));\r
- PlatformErratasPostMrc ();\r
-\r
- //\r
- //\r
- //\r
- DEBUG ((EFI_D_INFO, "EarlyPlatformConfigGpioExpanders ()\n"));\r
- EarlyPlatformConfigGpioExpanders (PlatformType, BootMode);\r
-\r
- //\r
- // Now that all of the pre-permanent memory activities have\r
- // been taken care of, post a call-back for the permanent-memory\r
- // resident services, such as HOB construction.\r
- // PEI Core will switch stack after this PEIM exit. After that the MTRR\r
- // can be set.\r
- //\r
- Status = PeiServicesNotifyPpi (&mMemoryDiscoveredNotifyList[0]);\r
- ASSERT_EFI_ERROR (Status);\r
-/*\r
-\r
- if (BootMode != BOOT_ON_S3_RESUME) {\r
- Status = PeiServicesNotifyPpi (mEndOfPeiSignalPpiNotifyList);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-*/\r
- if (BootMode == BOOT_IN_RECOVERY_MODE) {\r
- PeiServicesRegisterForShadow (FileHandle);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-EndOfPeiSignalPpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((EFI_D_INFO, "End of PEI Signal Callback\n"));\r
-\r
- //\r
- // Restore the flash region to be UC\r
- // for both normal boot as we build a Resource Hob to\r
- // describe this region as UC to DXE core.\r
- //\r
- WriteBackInvalidateDataCacheRange (\r
- (VOID *) (UINTN) PcdGet32 (PcdFlashAreaBaseAddress),\r
- PcdGet32 (PcdFlashAreaSize)\r
- );\r
-\r
- Status = MtrrSetMemoryAttribute (PcdGet32 (PcdFlashAreaBaseAddress), PcdGet32 (PcdFlashAreaSize), CacheUncacheable);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function will initialize USB Phy registers associated with QuarkSouthCluster.\r
-\r
- @param VOID No Argument\r
-\r
- @retval EFI_SUCCESS All registers have been initialized\r
-**/\r
-VOID\r
-EFIAPI\r
-InitializeUSBPhy (\r
- VOID\r
- )\r
-{\r
- UINT32 RegData32;\r
-\r
- /** In order to configure the PHY to use clk120 (ickusbcoreclk) as PLL reference clock\r
- * and Port2 as a USB device port, the following sequence must be followed\r
- *\r
- **/\r
-\r
- // Sideband register write to USB AFE (Phy)\r
- RegData32 = QNCAltPortRead (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_GLOBAL_PORT);\r
- RegData32 &= ~(BIT1);\r
- //\r
- // Sighting #4930631 PDNRESCFG [8:7] of USB2_GLOBAL_PORT = 11b.\r
- // For port 0 & 1 as host and port 2 as device.\r
- //\r
- RegData32 |= (BIT8 | BIT7);\r
- QNCAltPortWrite (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_GLOBAL_PORT, RegData32);\r
-\r
- //\r
- // Sighting #4930653 Required BIOS change on Disconnect vref to change to 600mV.\r
- //\r
- RegData32 = QNCAltPortRead (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_COMPBG);\r
- RegData32 &= ~(BIT10 | BIT9 | BIT8 | BIT7);\r
- RegData32 |= (BIT10 | BIT7);\r
- QNCAltPortWrite (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_COMPBG, RegData32);\r
-\r
- // Sideband register write to USB AFE (Phy)\r
- // (pllbypass) to bypass/Disable PLL before switch\r
- RegData32 = QNCAltPortRead (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL2);\r
- RegData32 |= BIT29;\r
- QNCAltPortWrite (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL2, RegData32);\r
-\r
- // Sideband register write to USB AFE (Phy)\r
- // (coreclksel) to select 120MHz (ickusbcoreclk) clk source.\r
- // (Default 0 to select 96MHz (ickusbclk96_npad/ppad))\r
- RegData32 = QNCAltPortRead (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL1);\r
- RegData32 |= BIT1;\r
- QNCAltPortWrite (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL1, RegData32);\r
-\r
- // Sideband register write to USB AFE (Phy)\r
- // (divide by 8) to achieve internal 480MHz clock\r
- // for 120MHz input refclk. (Default: 4'b1000 (divide by 10) for 96MHz)\r
- RegData32 = QNCAltPortRead (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL1);\r
- RegData32 &= ~(BIT5 | BIT4 | BIT3);\r
- RegData32 |= BIT6;\r
- QNCAltPortWrite (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL1, RegData32);\r
-\r
- // Sideband register write to USB AFE (Phy)\r
- // Clear (pllbypass)\r
- RegData32 = QNCAltPortRead (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL2);\r
- RegData32 &= ~BIT29;\r
- QNCAltPortWrite (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL2, RegData32);\r
-\r
- // Sideband register write to USB AFE (Phy)\r
- // Set (startlock) to force the PLL FSM to restart the lock\r
- // sequence due to input clock/freq switch.\r
- RegData32 = QNCAltPortRead (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL2);\r
- RegData32 |= BIT24;\r
- QNCAltPortWrite (QUARK_SC_USB_AFE_SB_PORT_ID, USB2_PLL2, RegData32);\r
-\r
- // At this point the PLL FSM and COMP FSM will complete\r
-\r
-}\r
-\r
-/**\r
- This function provides early platform Thermal sensor initialisation.\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformThermalSensorInit (\r
- VOID\r
- )\r
-{\r
- DEBUG ((EFI_D_INFO, "Early Platform Thermal Sensor Init\n"));\r
-\r
- //\r
- // Set Thermal sensor mode.\r
- //\r
- QNCThermalSensorSetRatiometricMode ();\r
-\r
- //\r
- // Enable RMU Thermal sensor with a Catastrophic Trip point.\r
- //\r
- QNCThermalSensorEnableWithCatastrophicTrip (PLATFORM_CATASTROPHIC_TRIP_CELSIUS);\r
-\r
- //\r
- // Lock all RMU Thermal sensor control & trip point registers.\r
- //\r
- QNCThermalSensorLockAllRegisters ();\r
-}\r
-\r
-/**\r
- Print early platform info messages includeing the Stage1 module that's\r
- running, MFH item list and platform data item list.\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformInfoMessages (\r
- VOID\r
- )\r
-{\r
- DEBUG_CODE_BEGIN ();\r
- QUARK_EDKII_STAGE1_HEADER *Edk2ImageHeader;\r
-\r
- //\r
- // Find which 'Stage1' image we are running and print the details\r
- //\r
- Edk2ImageHeader = (QUARK_EDKII_STAGE1_HEADER *) PcdGet32 (PcdEsramStage1Base);\r
- DEBUG ((EFI_D_INFO, "\n************************************************************\n"));\r
-\r
- switch ((UINT8)Edk2ImageHeader->ImageIndex & QUARK_STAGE1_IMAGE_TYPE_MASK) {\r
- case QUARK_STAGE1_BOOT_IMAGE_TYPE:\r
- DEBUG ((EFI_D_INFO, "**** Quark EDKII Stage 1 Boot Image %d ****\n", ((UINT8)Edk2ImageHeader->ImageIndex & ~(QUARK_STAGE1_IMAGE_TYPE_MASK))));\r
- break;\r
-\r
- case QUARK_STAGE1_RECOVERY_IMAGE_TYPE:\r
- DEBUG ((EFI_D_INFO, "**** Quark EDKII Stage 1 Recovery Image %d ****\n", ((UINT8)Edk2ImageHeader->ImageIndex & ~(QUARK_STAGE1_IMAGE_TYPE_MASK))));\r
- break;\r
-\r
- default:\r
- DEBUG ((EFI_D_INFO, "**** Quark EDKII Unknown Stage 1 Image !!!! ****\n"));\r
- break;\r
- }\r
- DEBUG (\r
- (EFI_D_INFO,\r
- "**** Quark EDKII Stage 2 Image 0x%08X:0x%08X ****\n" ,\r
- (UINTN) PcdGet32 (PcdFlashFvMainBase),\r
- (UINTN) PcdGet32 (PcdFlashFvMainSize)\r
- ));\r
-\r
- DEBUG (\r
- (EFI_D_INFO,\r
- "**** Quark EDKII Payload Image 0x%08X:0x%08X ****\n" ,\r
- (UINTN) PcdGet32 (PcdFlashFvPayloadBase),\r
- (UINTN) PcdGet32 (PcdFlashFvPayloadSize)\r
- ));\r
-\r
- DEBUG ((EFI_D_INFO, "************************************************************\n\n"));\r
-\r
- DEBUG_CODE_END ();\r
-}\r
-\r
-/**\r
- Check if system reset due to error condition.\r
-\r
- @param ClearErrorBits If TRUE clear error flags and value bits.\r
-\r
- @retval TRUE if system reset due to error condition.\r
- @retval FALSE if NO reset error conditions.\r
-**/\r
-BOOLEAN\r
-CheckForResetDueToErrors (\r
- IN BOOLEAN ClearErrorBits\r
- )\r
-{\r
- UINT32 RegValue;\r
- BOOLEAN ResetDueToError;\r
-\r
- ResetDueToError = FALSE;\r
-\r
- //\r
- // Check if RMU reset system due to access violations.\r
- // RMU updates a SOC Unit register before resetting the system.\r
- //\r
- RegValue = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW);\r
- if ((RegValue & B_CFG_STICKY_RW_VIOLATION) != 0) {\r
- ResetDueToError = TRUE;\r
-\r
- DEBUG (\r
- (EFI_D_ERROR,\r
- "\nReset due to access violation: %s %s %s %s\n",\r
- ((RegValue & B_CFG_STICKY_RW_IMR_VIOLATION) != 0) ? L"'IMR'" : L".",\r
- ((RegValue & B_CFG_STICKY_RW_DECC_VIOLATION) != 0) ? L"'DECC'" : L".",\r
- ((RegValue & B_CFG_STICKY_RW_SMM_VIOLATION) != 0) ? L"'SMM'" : L".",\r
- ((RegValue & B_CFG_STICKY_RW_HMB_VIOLATION) != 0) ? L"'HMB'" : L"."\r
- ));\r
-\r
- //\r
- // Clear error bits.\r
- //\r
- if (ClearErrorBits) {\r
- RegValue &= ~(B_CFG_STICKY_RW_VIOLATION);\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW, RegValue);\r
- }\r
- }\r
-\r
- return ResetDueToError;\r
-}\r
-\r
-/**\r
- This function provides early platform initialization.\r
-\r
- @param PlatformInfo Pointer to platform Info structure.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformInit (\r
- VOID\r
- )\r
-{\r
- EFI_PLATFORM_TYPE PlatformType;\r
-\r
- PlatformType = (EFI_PLATFORM_TYPE) PcdGet16 (PcdPlatformType);\r
-\r
- DEBUG ((EFI_D_INFO, "EarlyPlatformInit for PlatType=0x%02x\n", (UINTN) PlatformType));\r
-\r
- //\r
- // Check if system reset due to error condition.\r
- //\r
- if (CheckForResetDueToErrors (TRUE)) {\r
- if(FeaturePcdGet (WaitIfResetDueToError)) {\r
- DEBUG ((EFI_D_ERROR, "Wait 10 seconds.\n"));\r
- MicroSecondDelay(10000000);\r
- }\r
- }\r
-\r
- //\r
- // Display platform info messages.\r
- //\r
- EarlyPlatformInfoMessages ();\r
-\r
- //\r
- // Early Legacy Gpio Init.\r
- //\r
- EarlyPlatformLegacyGpioInit (PlatformType);\r
-\r
- //\r
- // Early platform Legacy GPIO manipulation depending on GPIOs\r
- // setup by EarlyPlatformLegacyGpioInit.\r
- //\r
- EarlyPlatformLegacyGpioManipulation (PlatformType);\r
-\r
- //\r
- // Early platform specific GPIO Controller init & manipulation.\r
- // Combined for sharing of temp. memory bar.\r
- //\r
- EarlyPlatformGpioCtrlerInitAndManipulation (PlatformType);\r
-\r
- //\r
- // Early Thermal Sensor Init.\r
- //\r
- EarlyPlatformThermalSensorInit ();\r
-\r
- //\r
- // Early Lan Ethernet Mac Init.\r
- //\r
- EarlyPlatformMacInit (\r
- PcdGetPtr (PcdIohEthernetMac0),\r
- PcdGetPtr (PcdIohEthernetMac1)\r
- );\r
-}\r
-\r
-/**\r
- This function provides early platform Legacy GPIO initialisation.\r
-\r
- @param PlatformType Platform type for GPIO init.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformLegacyGpioInit (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- )\r
-{\r
- BOARD_LEGACY_GPIO_CONFIG *LegacyGpioConfig;\r
- UINT32 NewValue;\r
- UINT32 GpioBaseAddress;\r
-\r
- //\r
- // Assert if platform type outside table range.\r
- //\r
- ASSERT ((UINTN) PlatformType < mBoardLegacyGpioConfigTableLen);\r
- LegacyGpioConfig = &mBoardLegacyGpioConfigTable[(UINTN) PlatformType];\r
-\r
- GpioBaseAddress = (UINT32)PcdGet16 (PcdGbaIoBaseAddress);\r
-\r
- NewValue = 0x0;\r
- //\r
- // Program QNC GPIO Registers.\r
- //\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_CGEN_CORE_WELL) & 0xFFFFFFFC) | LegacyGpioConfig->CoreWellEnable;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_CGEN_CORE_WELL, NewValue );\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_CGIO_CORE_WELL) & 0xFFFFFFFC) | LegacyGpioConfig->CoreWellIoSelect;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_CGIO_CORE_WELL, NewValue);\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_CGLVL_CORE_WELL) & 0xFFFFFFFC) | LegacyGpioConfig->CoreWellLvlForInputOrOutput;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_CGLVL_CORE_WELL, NewValue);\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_CGTPE_CORE_WELL) & 0xFFFFFFFC) | LegacyGpioConfig->CoreWellTriggerPositiveEdge;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_CGTPE_CORE_WELL, NewValue );\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_CGTNE_CORE_WELL) & 0xFFFFFFFC) | LegacyGpioConfig->CoreWellTriggerNegativeEdge;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_CGTNE_CORE_WELL, NewValue);\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_CGGPE_CORE_WELL) & 0xFFFFFFFC) | LegacyGpioConfig->CoreWellGPEEnable;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_CGGPE_CORE_WELL, NewValue);\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_CGSMI_CORE_WELL) & 0xFFFFFFFC) | LegacyGpioConfig->CoreWellSMIEnable;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_CGSMI_CORE_WELL, NewValue );\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_CGTS_CORE_WELL) & 0xFFFFFFFC) | LegacyGpioConfig->CoreWellTriggerStatus;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_CGTS_CORE_WELL, NewValue);\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_CNMIEN_CORE_WELL) & 0xFFFFFFFC) | LegacyGpioConfig->CoreWellNMIEnable;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_CNMIEN_CORE_WELL, NewValue);\r
-\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_RGEN_RESUME_WELL) & 0xFFFFFFC0) | LegacyGpioConfig->ResumeWellEnable;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RGEN_RESUME_WELL, NewValue );\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_RGIO_RESUME_WELL) & 0xFFFFFFC0) | LegacyGpioConfig->ResumeWellIoSelect;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RGIO_RESUME_WELL, NewValue) ;\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_RGLVL_RESUME_WELL) & 0xFFFFFFC0) | LegacyGpioConfig->ResumeWellLvlForInputOrOutput;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RGLVL_RESUME_WELL, NewValue);\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_RGTPE_RESUME_WELL) & 0xFFFFFFC0) | LegacyGpioConfig->ResumeWellTriggerPositiveEdge;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RGTPE_RESUME_WELL, NewValue );\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_RGTNE_RESUME_WELL) & 0xFFFFFFC0) | LegacyGpioConfig->ResumeWellTriggerNegativeEdge;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RGTNE_RESUME_WELL, NewValue) ;\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_RGGPE_RESUME_WELL) & 0xFFFFFFC0) | LegacyGpioConfig->ResumeWellGPEEnable;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RGGPE_RESUME_WELL, NewValue);\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_RGSMI_RESUME_WELL) & 0xFFFFFFC0) | LegacyGpioConfig->ResumeWellSMIEnable;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RGSMI_RESUME_WELL, NewValue );\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_RGTS_RESUME_WELL) & 0xFFFFFFC0) | LegacyGpioConfig->ResumeWellTriggerStatus;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RGTS_RESUME_WELL, NewValue) ;\r
- NewValue = (IoRead32 (GpioBaseAddress + R_QNC_GPIO_RNMIEN_RESUME_WELL) & 0xFFFFFFC0) | LegacyGpioConfig->ResumeWellNMIEnable;\r
- IoWrite32 (GpioBaseAddress + R_QNC_GPIO_RNMIEN_RESUME_WELL, NewValue);\r
-}\r
-\r
-/**\r
- Performs any early platform specific Legacy GPIO manipulation.\r
-\r
- @param PlatformType Platform type GPIO manipulation.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformLegacyGpioManipulation (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- )\r
-{\r
- if (PlatformType == CrossHill) {\r
-\r
- //\r
- // Pull TPM reset low for 80us (equivalent to cold reset, Table 39\r
- // Infineon SLB9645 Databook), then pull TPM reset high and wait for\r
- // 150ms to give time for TPM to stabilise (Section 4.7.1 Infineon\r
- // SLB9645 Databook states TPM is ready to receive command after 30ms\r
- // but section 4.7 states some TPM commands may take longer to execute\r
- // upto 150ms after test).\r
- //\r
-\r
- PlatformLegacyGpioSetLevel (\r
- R_QNC_GPIO_RGLVL_RESUME_WELL,\r
- PLATFORM_RESUMEWELL_TPM_RST_GPIO,\r
- FALSE\r
- );\r
- MicroSecondDelay (80);\r
-\r
- PlatformLegacyGpioSetLevel (\r
- R_QNC_GPIO_RGLVL_RESUME_WELL,\r
- PLATFORM_RESUMEWELL_TPM_RST_GPIO,\r
- TRUE\r
- );\r
- MicroSecondDelay (150000);\r
- }\r
-\r
-}\r
-\r
-/**\r
- Performs any early platform specific GPIO Controller init & manipulation.\r
-\r
- @param PlatformType Platform type for GPIO init & manipulation.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformGpioCtrlerInitAndManipulation (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- )\r
-{\r
- UINT32 IohGpioBase;\r
- UINT32 Data32;\r
- UINT32 Addr;\r
- BOARD_GPIO_CONTROLLER_CONFIG *GpioConfig;\r
- UINT32 DevPcieAddr;\r
- UINT16 SaveCmdReg;\r
- UINT32 SaveBarReg;\r
- UINT16 PciVid;\r
- UINT16 PciDid;\r
-\r
- ASSERT ((UINTN) PlatformType < mBoardGpioControllerConfigTableLen);\r
- GpioConfig = &mBoardGpioControllerConfigTable[(UINTN) PlatformType];\r
-\r
- IohGpioBase = (UINT32) PcdGet64 (PcdIohGpioMmioBase);\r
-\r
- DevPcieAddr = PCI_LIB_ADDRESS (\r
- PcdGet8 (PcdIohGpioBusNumber),\r
- PcdGet8 (PcdIohGpioDevNumber),\r
- PcdGet8 (PcdIohGpioFunctionNumber),\r
- 0\r
- );\r
-\r
- //\r
- // Do nothing if not a supported device.\r
- //\r
- PciVid = PciRead16 (DevPcieAddr + PCI_VENDOR_ID_OFFSET);\r
- PciDid = PciRead16 (DevPcieAddr + PCI_DEVICE_ID_OFFSET);\r
- if((PciVid != V_IOH_I2C_GPIO_VENDOR_ID) || (PciDid != V_IOH_I2C_GPIO_DEVICE_ID)) {\r
- return;\r
- }\r
-\r
- //\r
- // Save current settings for PCI CMD/BAR registers.\r
- //\r
- SaveCmdReg = PciRead16 (DevPcieAddr + PCI_COMMAND_OFFSET);\r
- SaveBarReg = PciRead32 (DevPcieAddr + PcdGet8 (PcdIohGpioBarRegister));\r
-\r
- //\r
- // Use predefined temporary memory resource.\r
- //\r
- PciWrite32 ( DevPcieAddr + PcdGet8 (PcdIohGpioBarRegister), IohGpioBase);\r
- PciWrite8 ( DevPcieAddr + PCI_COMMAND_OFFSET, EFI_PCI_COMMAND_MEMORY_SPACE);\r
-\r
- //\r
- // Gpio Controller Init Tasks.\r
- //\r
-\r
- //\r
- // IEN- Interrupt Enable Register\r
- //\r
- Addr = IohGpioBase + GPIO_INTEN;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr)) & 0xFFFFFF00; // Keep reserved bits [31:8]\r
- Data32 |= (GpioConfig->IntEn & 0x000FFFFF);\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- //\r
- // ISTATUS- Interrupt Status Register\r
- //\r
- Addr = IohGpioBase + GPIO_INTSTATUS;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr)) & 0xFFFFFF00; // Keep reserved bits [31:8]\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- //\r
- // GPIO SWPORTA Direction Register - GPIO_SWPORTA_DR\r
- //\r
- Addr = IohGpioBase + GPIO_SWPORTA_DR;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr)) & 0xFFFFFF00; // Keep reserved bits [31:8]\r
- Data32 |= (GpioConfig->PortADR & 0x000FFFFF);\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- //\r
- // GPIO SWPORTA Data Direction Register - GPIO_SWPORTA_DDR - default input\r
- //\r
- Addr = IohGpioBase + GPIO_SWPORTA_DDR;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr)) & 0xFFFFFF00; // Keep reserved bits [31:8]\r
- Data32 |= (GpioConfig->PortADir & 0x000FFFFF);\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- //\r
- // Interrupt Mask Register - GPIO_INTMASK - default interrupts unmasked\r
- //\r
- Addr = IohGpioBase + GPIO_INTMASK;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr)) & 0xFFFFFF00; // Keep reserved bits [31:8]\r
- Data32 |= (GpioConfig->IntMask & 0x000FFFFF);\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- //\r
- // Interrupt Level Type Register - GPIO_INTTYPE_LEVEL - default is level sensitive\r
- //\r
- Addr = IohGpioBase + GPIO_INTTYPE_LEVEL;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr)) & 0xFFFFFF00; // Keep reserved bits [31:8]\r
- Data32 |= (GpioConfig->IntType & 0x000FFFFF);\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- //\r
- // Interrupt Polarity Type Register - GPIO_INT_POLARITY - default is active low\r
- //\r
- Addr = IohGpioBase + GPIO_INT_POLARITY;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr)) & 0xFFFFFF00; // Keep reserved bits [31:8]\r
- Data32 |= (GpioConfig->IntPolarity & 0x000FFFFF);\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- //\r
- // Interrupt Debounce Type Register - GPIO_DEBOUNCE - default no debounce\r
- //\r
- Addr = IohGpioBase + GPIO_DEBOUNCE;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr)) & 0xFFFFFF00; // Keep reserved bits [31:8]\r
- Data32 |= (GpioConfig->Debounce & 0x000FFFFF);\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- //\r
- // Interrupt Clock Synchronisation Register - GPIO_LS_SYNC - default no sync with pclk_intr(APB bus clk)\r
- //\r
- Addr = IohGpioBase + GPIO_LS_SYNC;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr)) & 0xFFFFFF00; // Keep reserved bits [31:8]\r
- Data32 |= (GpioConfig->LsSync & 0x000FFFFF);\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- //\r
- // Gpio Controller Manipulation Tasks.\r
- //\r
-\r
- if (PlatformType == (EFI_PLATFORM_TYPE) Galileo) {\r
- //\r
- // Reset Cypress Expander on Galileo Platform\r
- //\r
- Addr = IohGpioBase + GPIO_SWPORTA_DR;\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data32 |= BIT4; // Cypress Reset line controlled by GPIO<4>\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- Data32 = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data32 &= ~BIT4; // Cypress Reset line controlled by GPIO<4>\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data32;\r
-\r
- }\r
-\r
- //\r
- // Restore settings for PCI CMD/BAR registers\r
- //\r
- PciWrite32 ((DevPcieAddr + PcdGet8 (PcdIohGpioBarRegister)), SaveBarReg);\r
- PciWrite16 (DevPcieAddr + PCI_COMMAND_OFFSET, SaveCmdReg);\r
-}\r
-\r
-/**\r
- Performs any early platform init of SoC Ethernet Mac devices.\r
-\r
- @param IohMac0Address Mac address to program into Mac0 device.\r
- @param IohMac1Address Mac address to program into Mac1 device.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformMacInit (\r
- IN CONST UINT8 *IohMac0Address,\r
- IN CONST UINT8 *IohMac1Address\r
- )\r
-{\r
- BOOLEAN SetMacAddr;\r
-\r
- //\r
- // Set chipset MAC0 address if configured.\r
- //\r
- SetMacAddr =\r
- (CompareMem (ChipsetDefaultMac, IohMac0Address, sizeof (ChipsetDefaultMac))) != 0;\r
- if (SetMacAddr) {\r
- if ((*(IohMac0Address) & BIT0) != 0) {\r
- DEBUG ((EFI_D_ERROR, "HALT: Multicast Mac Address configured for Ioh MAC [B:%d, D:%d, F:%d]\n",\r
- (UINTN) IOH_MAC0_BUS_NUMBER,\r
- (UINTN) IOH_MAC0_DEVICE_NUMBER,\r
- (UINTN) IOH_MAC0_FUNCTION_NUMBER\r
- ));\r
- ASSERT (FALSE);\r
- } else {\r
- SetLanControllerMacAddr (\r
- IOH_MAC0_BUS_NUMBER,\r
- IOH_MAC0_DEVICE_NUMBER,\r
- IOH_MAC0_FUNCTION_NUMBER,\r
- IohMac0Address,\r
- (UINT32) PcdGet64(PcdIohMac0MmioBase)\r
- );\r
- }\r
- } else {\r
- DEBUG ((EFI_D_WARN, "WARNING: Ioh MAC [B:%d, D:%d, F:%d] NO HW ADDR CONFIGURED!!!\n",\r
- (UINTN) IOH_MAC0_BUS_NUMBER,\r
- (UINTN) IOH_MAC0_DEVICE_NUMBER,\r
- (UINTN) IOH_MAC0_FUNCTION_NUMBER\r
- ));\r
- }\r
-\r
- //\r
- // Set chipset MAC1 address if configured.\r
- //\r
- SetMacAddr =\r
- (CompareMem (ChipsetDefaultMac, IohMac1Address, sizeof (ChipsetDefaultMac))) != 0;\r
- if (SetMacAddr) {\r
- if ((*(IohMac1Address) & BIT0) != 0) {\r
- DEBUG ((EFI_D_ERROR, "HALT: Multicast Mac Address configured for Ioh MAC [B:%d, D:%d, F:%d]\n",\r
- (UINTN) IOH_MAC1_BUS_NUMBER,\r
- (UINTN) IOH_MAC1_DEVICE_NUMBER,\r
- (UINTN) IOH_MAC1_FUNCTION_NUMBER\r
- ));\r
- ASSERT (FALSE);\r
- } else {\r
- SetLanControllerMacAddr (\r
- IOH_MAC1_BUS_NUMBER,\r
- IOH_MAC1_DEVICE_NUMBER,\r
- IOH_MAC1_FUNCTION_NUMBER,\r
- IohMac1Address,\r
- (UINT32) PcdGet64(PcdIohMac1MmioBase)\r
- );\r
- }\r
- } else {\r
- DEBUG ((EFI_D_WARN, "WARNING: Ioh MAC [B:%d, D:%d, F:%d] NO HW ADDR CONFIGURED!!!\n",\r
- (UINTN) IOH_MAC1_BUS_NUMBER,\r
- (UINTN) IOH_MAC1_DEVICE_NUMBER,\r
- (UINTN) IOH_MAC1_FUNCTION_NUMBER\r
- ));\r
- }\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-The header file of Platform PEIM.\r
-\r
-Copyright (c) 2013 - 2019 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#ifndef __PLATFORM_EARLY_INIT_H__\r
-#define __PLATFORM_EARLY_INIT_H__\r
-\r
-#define PEI_STALL_RESOLUTION 1\r
-#define STALL_PEIM_SIGNATURE SIGNATURE_32('p','p','u','s')\r
-\r
-typedef struct {\r
- UINT32 Signature;\r
- EFI_FFS_FILE_HEADER *FfsHeader;\r
- EFI_PEI_NOTIFY_DESCRIPTOR StallNotify;\r
-} STALL_CALLBACK_STATE_INFORMATION;\r
-\r
-#define STALL_PEIM_FROM_THIS(a) CR (a, STALL_CALLBACK_STATE_INFORMATION, StallNotify, STALL_PEIM_SIGNATURE)\r
-\r
-//\r
-// USB Phy Registers\r
-//\r
-#define USB2_GLOBAL_PORT 0x4001\r
-#define USB2_PLL1 0x7F02\r
-#define USB2_PLL2 0x7F03\r
-#define USB2_COMPBG 0x7F04\r
-\r
-/**\r
- Peform the boot mode determination logic\r
- If the box is closed, then\r
- 1. If it's first time to boot, it's boot with full config .\r
- 2. If the ChassisIntrution is selected, force to be a boot with full config\r
- 3. Otherwise it's boot with no change.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @param BootMode The detected boot mode.\r
-\r
- @retval EFI_SUCCESS if the boot mode could be set\r
-**/\r
-EFI_STATUS\r
-UpdateBootMode (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- OUT EFI_BOOT_MODE *BootMode\r
- );\r
-\r
-/**\r
- This function reset the entire platform, including all processor and devices, and\r
- reboots the system.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS if it completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformResetSystem (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-/**\r
- This function will be called when MRC is done.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @param NotifyDescriptor Information about the notify event..\r
-\r
- @param Ppi The notify context.\r
-\r
- @retval EFI_SUCCESS If the function completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MemoryDiscoveredPpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- );\r
-\r
-/**\r
- This is the callback function notified by FvFileLoader PPI, it depends on FvFileLoader PPI to load\r
- the PEIM into memory.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param NotifyDescriptor The context of notification.\r
- @param Ppi The notify PPI.\r
-\r
- @retval EFI_SUCCESS if it completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvFileLoaderPpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- );\r
-\r
-/**\r
- This function provides a blocking stall for reset at least the given number of microseconds\r
- stipulated in the final argument.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @param this Pointer to the local data for the interface.\r
-\r
- @param Microseconds number of microseconds for which to stall.\r
-\r
- @retval EFI_SUCCESS the function provided at least the required stall.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Stall (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN CONST EFI_PEI_STALL_PPI *This,\r
- IN UINTN Microseconds\r
- );\r
-\r
-/**\r
- This function initialize recovery functionality by installing the recovery PPI.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS if the interface could be successfully installed.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeimInitializeRecovery (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-/**\r
- This function\r
- 1. Calling MRC to initialize memory.\r
- 2. Install EFI Memory.\r
- 3. Create HOB of system memory.\r
-\r
- @param PeiServices Pointer to the PEI Service Table\r
-\r
- @retval EFI_SUCCESS If it completes successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-MemoryInit (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-/** Return info derived from Installing Memory by MemoryInit.\r
-\r
- @param[out] RmuMainBaseAddressPtr Return RmuMainBaseAddress to this location.\r
- @param[out] SmramDescriptorPtr Return start of Smram descriptor list to this location.\r
- @param[out] NumSmramRegionsPtr Return numbers of Smram regions to this location.\r
-\r
- @return Address of RMU shadow region at the top of available memory.\r
- @return List of Smram descriptors for each Smram region.\r
- @return Numbers of Smram regions.\r
-**/\r
-VOID\r
-EFIAPI\r
-InfoPostInstallMemory (\r
- OUT UINT32 *RmuMainBaseAddressPtr OPTIONAL,\r
- OUT EFI_SMRAM_DESCRIPTOR **SmramDescriptorPtr OPTIONAL,\r
- OUT UINTN *NumSmramRegionsPtr OPTIONAL\r
- );\r
-\r
-/**\r
- This function provides the implementation of AtaController PPI Enable Channel function.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param this Pointer to the local data for the interface.\r
- @param ChannelMask This parameter is used to specify primary or slavery IDE channel.\r
-\r
- @retval EFI_SUCCESS Procedure returned successfully.\r
-**/\r
-\r
-EFI_STATUS\r
-EnableAtaChannel (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_ATA_CONTROLLER_PPI *This,\r
- IN UINT8 ChannelMask\r
- );\r
-\r
-/**\r
- This function provides the implementation of AtaController PPI Get IDE channel Register Base Address\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param this Pointer to the local data for the interface.\r
- @param IdeRegsBaseAddr Pointer to IDE_REGS_BASE_ADDR struct, which is used to record\r
- IDE Command and Control regeisters Base Address.\r
-\r
- @retval EFI_SUCCESS Procedure returned successfully.\r
-**/\r
-\r
-EFI_STATUS\r
-GetIdeRegsBaseAddr (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_ATA_CONTROLLER_PPI *This,\r
- IN IDE_REGS_BASE_ADDR *IdeRegsBaseAddr\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-InitializeUSBPhy (\r
- VOID\r
- );\r
-\r
-/**\r
- This function provides early platform initialisation.\r
-\r
- @param PlatformInfo Pointer to platform Info structure.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformInit (\r
- VOID\r
- );\r
-\r
-/**\r
- This function provides early platform GPIO initialisation.\r
-\r
- @param PlatformType Platform type for GPIO init.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformLegacyGpioInit (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- );\r
-\r
-/**\r
- Performs any early platform specific GPIO manipulation.\r
-\r
- @param PlatformType Platform type GPIO manipulation.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformLegacyGpioManipulation (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- );\r
-\r
-/**\r
- Performs any early platform specific GPIO Controller init & manipulation.\r
-\r
- @param PlatformType Platform type for GPIO init & manipulation.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformGpioCtrlerInitAndManipulation (\r
- IN CONST EFI_PLATFORM_TYPE PlatformType\r
- );\r
-\r
-/**\r
- Performs any early platform init of SoC Ethernet Mac devices.\r
-\r
- @param IohMac0Address Mac address to program into Mac0 device.\r
- @param IohMac1Address Mac address to program into Mac1 device.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EarlyPlatformMacInit (\r
- IN CONST UINT8 *IohMac0Address,\r
- IN CONST UINT8 *IohMac1Address\r
- );\r
-\r
-/**\r
- Find security headers using EFI_CAPSULE_VARIABLE_NAME variables and build Hobs.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval 0 if no security headers found.\r
- @return number of security header hobs built.\r
-**/\r
-UINTN\r
-EFIAPI\r
-FindCapsuleSecurityHeadersAndBuildHobs (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-/**\r
- Build capsule security header hob.\r
-\r
- @param SecHdr Pointer to security header.\r
-\r
- @retval NULL if failure to build HOB.\r
- @return pointer to built hob.\r
-**/\r
-VOID *\r
-EFIAPI\r
-BuildCapsuleSecurityHeaderHob (\r
- IN VOID *SecHdr\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# This is the Platform PEIM to initialize whole platform on PEI phase.\r
-#\r
-# This PEIM includes 3 parts, pre memory initialization, MRC\r
-# wrapper and post memory initialization.\r
-# On pre memory, following action is performed,\r
-# 1. Initizluize GMCH.\r
-# 2. Detect boot mode.\r
-# 3. Detect video adapter to determine whether we need pre allocated\r
-# memory.\r
-#\r
-# After that MRC wrapper calls MRC to initialize memory and install a PPI\r
-# notify to do post memory\r
-# initialization. MRC wrapper performance following actions,\r
-# 1. Install EFI Memory.\r
-# 2. Create HOB of system memory.\r
-#\r
-# On post memory, following action is performed,\r
-# 1. QNC initialization after MRC.\r
-# 2. SIO initialization.\r
-# 3. Install ResetSystem and FinvFv PPI, relocate Stall to memory on\r
-# recovery boot mode.\r
-# 4. Set MTRR for PEI\r
-# 5. Create FV HOB and Flash HOB\r
-# 6. Install RecoveryModule and AtaController PPI if on recovery boot mode.\r
-#\r
-# This PEIM does not have any register access directly, it depends on\r
-# IntelQNCLib, QNCAccess libraries to access Chipset\r
-# registers.\r
-#\r
-# Platform.c - Provide main flow and entrypoint of PEIM.\r
-# MemoryCallback.c - Includes a memory call back function notified when\r
-# MRC is done.\r
-# Recovery.c - provides the platform recoveyr functionality.\r
-# MrcWrapper.c - Contains the logic to call MRC PPI and do Framework\r
-# memory specific stuff like build memory map, build\r
-# resource description hob for DXE phase,etc.\r
-# Bootmode.c - Detect boot mode.\r
-# Copyright (c) 2013 - 2019 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformEarlyInitPei\r
- FILE_GUID = 9618C0DC-50A4-496c-994F-7241F282ED01\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PeiInitPlatform\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- Generic/Recovery.c\r
- PlatformErratas.c\r
- MrcWrapper.c\r
- MrcWrapper.h\r
- PlatformEarlyInit.c\r
- PlatformEarlyInit.h\r
- MemoryCallback.c\r
- BootMode.c\r
- CommonHeader.h\r
- PeiFvSecurity.c\r
- PeiFvSecurity.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- UefiCpuPkg/UefiCpuPkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- ResetSystemLib\r
- PrintLib\r
- TimerLib\r
- PcdLib\r
- IntelQNCLib\r
- ReportStatusCodeLib\r
- PciLib\r
- PciExpressLib\r
- IoLib\r
- PciCf8Lib\r
- HobLib\r
- BaseMemoryLib\r
- PeiServicesTablePointerLib\r
- PeiServicesLib\r
- BaseLib\r
- PeimEntryPoint\r
- DebugLib\r
- MemoryAllocationLib\r
- PerformanceLib\r
- CacheMaintenanceLib\r
- MtrrLib\r
- QNCAccessLib\r
- PlatformHelperLib\r
- PlatformPcieHelperLib\r
- I2cLib\r
-\r
-[Guids]\r
- gEfiMemoryConfigDataGuid # ALWAYS_CONSUMED L"MemoryConfig"\r
- gEfiAcpiVariableGuid # ALWAYS_CONSUMED L"AcpiGlobalVariab"\r
- gEfiMemoryTypeInformationGuid # ALWAYS_CONSUMED L"MemoryTypeInformation"\r
- gEfiMemoryConfigDataGuid # SOMETIMES_PRODUCED Hob: GUID_EXTENSION\r
- gEfiSmmPeiSmramMemoryReserveGuid # ALWAYS_PRODUCED Hob: GUID_EXTENSION\r
- gEfiFirmwareFileSystem2Guid # ALWAYS_CONSUMED\r
- gEfiCapsuleGuid # ALWAYS_CONSUMED\r
- gPeiCapsuleOnDataCDGuid\r
- gPeiCapsuleOnFatIdeDiskGuid\r
- gPeiCapsuleOnFatUsbDiskGuid\r
- gEfiMemoryOverwriteControlDataGuid # SOMETIMES_CONSUMED\r
- gEfiQuarkCapsuleGuid\r
-\r
-[Ppis]\r
- gQNCMemoryInitPpiGuid # PPI ALWAYS_CONSUMED\r
- gEfiPeiMemoryDiscoveredPpiGuid # PPI ALWAYS_PRODUCED\r
- gPeiAtaControllerPpiGuid # PPI SOMETIMES_PRODUCED\r
- gEfiPeiStallPpiGuid # PPI ALWAYS_PRODUCED\r
- gEfiPeiDeviceRecoveryModulePpiGuid # PPI SOMETIMES_CONSUMED\r
- gEfiPeiRecoveryModulePpiGuid # PPI SOMETIMES_PRODUCED\r
- gEfiPeiResetPpiGuid # PPI ALWAYS_PRODUCED\r
- gEfiPeiReadOnlyVariable2PpiGuid # PPI ALWAYS_CONSUMED\r
- gEfiPeiBootInRecoveryModePpiGuid # PPI SOMETIMES_PRODUCED\r
- gEfiPeiMasterBootModePpiGuid # PPI ALWAYS_PRODUCED\r
- gEfiPeiFirmwareVolumeInfoPpiGuid\r
- gEfiEndOfPeiSignalPpiGuid\r
- gEfiPeiVirtualBlockIoPpiGuid\r
- gPeiCapsulePpiGuid # PPI ALWAYS_CONSUMED\r
-\r
-[FeaturePcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRecoveryOnFatUsbDisk\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRecoveryOnDataCD\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRecoveryOnFatFloppyDisk\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRecoveryOnIdeDisk\r
- gQuarkPlatformTokenSpaceGuid.WaitIfResetDueToError\r
-\r
-[Pcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdEsramStage1Base\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress\r
- gQuarkPlatformTokenSpaceGuid.PcdEccScrubBlkSize\r
- gQuarkPlatformTokenSpaceGuid.PcdEccScrubInterval\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashQNCMicrocodeSize\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPmbaIoBaseAddress\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeIoBase\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeIoSize\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohUartFunctionNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohUartBusNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohUartDevNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioBusNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioDevNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioFunctionNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioBarRegister\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioMmioBase\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohMac0MmioBase\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohMac1MmioBase\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdPeiQNCUsbControllerMemoryBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdRcbaMmioBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory32Base\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory32Size\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory64Base\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory64Size\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciExpressSize\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkMicrocodeFile\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdTSegSize\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdESramMemorySize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoverySize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoveryBase\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainSize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainBase\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBootState\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadBase\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadSize\r
- gQuarkPlatformTokenSpaceGuid.PcdEnableFastBoot\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohEthernetMac0\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohEthernetMac1\r
-\r
-[Depex]\r
- gEfiPeiReadOnlyVariable2PpiGuid AND gQNCMemoryInitPpiGuid\r
+++ /dev/null
-/** @file\r
-Platform Erratas performed by early init PEIM driver.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-#include "PlatformEarlyInit.h"\r
-\r
-//\r
-// Constants.\r
-//\r
-\r
-//\r
-// Platform EHCI Packet Buffer OUT/IN Thresholds, values in number of DWORDs.\r
-//\r
-#define EHCI_OUT_THRESHOLD_VALUE (0x7f)\r
-#define EHCI_IN_THRESHOLD_VALUE (0x7f)\r
-\r
-//\r
-// Platform init USB device interrupt masks.\r
-//\r
-#define V_IOH_USBDEVICE_D_INTR_MSK_UDC_REG (0x0000007f)\r
-#define V_IOH_USBDEVICE_EP_INTR_MSK_UDC_REG (B_IOH_USBDEVICE_EP_INTR_MSK_UDC_REG_OUT_EP_MASK | B_IOH_USBDEVICE_EP_INTR_MSK_UDC_REG_IN_EP_MASK)\r
-\r
-//\r
-// Global variables defined within this source module.\r
-//\r
-\r
-UINTN IohEhciPciReg[IOH_MAX_EHCI_USB_CONTROLLERS] = {\r
- PCI_LIB_ADDRESS (IOH_USB_BUS_NUMBER, IOH_USB_EHCI_DEVICE_NUMBER, IOH_EHCI_FUNCTION_NUMBER, 0),\r
-};\r
-\r
-UINTN IohUsbDevicePciReg[IOH_MAX_USBDEVICE_USB_CONTROLLERS] = {\r
- PCI_LIB_ADDRESS (IOH_USB_BUS_NUMBER, IOH_USBDEVICE_DEVICE_NUMBER, IOH_USBDEVICE_FUNCTION_NUMBER, 0),\r
-};\r
-\r
-//\r
-// Routines local to this source module.\r
-//\r
-\r
-/** Perform USB erratas after MRC init.\r
-\r
-**/\r
-VOID\r
-PlatformUsbErratasPostMrc (\r
- VOID\r
- )\r
-{\r
- UINT32 Index;\r
- UINT32 TempBar0Addr;\r
- UINT16 SaveCmdReg;\r
- UINT32 SaveBar0Reg;\r
-\r
- TempBar0Addr = PcdGet32(PcdPeiQNCUsbControllerMemoryBaseAddress);\r
-\r
- //\r
- // Apply EHCI controller erratas.\r
- //\r
- for (Index = 0; Index < IOH_MAX_EHCI_USB_CONTROLLERS; Index++, TempBar0Addr += IOH_USB_CONTROLLER_MMIO_RANGE) {\r
-\r
- if ((PciRead16 (IohEhciPciReg[Index] + R_IOH_USB_VENDOR_ID)) != V_IOH_USB_VENDOR_ID) {\r
- continue; // Device not enabled, skip.\r
- }\r
-\r
- //\r
- // Save current settings for PCI CMD/BAR0 registers\r
- //\r
- SaveCmdReg = PciRead16 (IohEhciPciReg[Index] + R_IOH_USB_COMMAND);\r
- SaveBar0Reg = PciRead32 (IohEhciPciReg[Index] + R_IOH_USB_MEMBAR);\r
-\r
- //\r
- // Temp. assign base address register, Enable Memory Space.\r
- //\r
- PciWrite32 ((IohEhciPciReg[Index] + R_IOH_USB_MEMBAR), TempBar0Addr);\r
- PciWrite16 (IohEhciPciReg[Index] + R_IOH_USB_COMMAND, SaveCmdReg | B_IOH_USB_COMMAND_MSE);\r
-\r
-\r
- //\r
- // Set packet buffer OUT/IN thresholds.\r
- //\r
- MmioAndThenOr32 (\r
- TempBar0Addr + R_IOH_EHCI_INSNREG01,\r
- (UINT32) (~(B_IOH_EHCI_INSNREG01_OUT_THRESHOLD_MASK | B_IOH_EHCI_INSNREG01_IN_THRESHOLD_MASK)),\r
- (UINT32) ((EHCI_OUT_THRESHOLD_VALUE << B_IOH_EHCI_INSNREG01_OUT_THRESHOLD_BP) | (EHCI_IN_THRESHOLD_VALUE << B_IOH_EHCI_INSNREG01_IN_THRESHOLD_BP))\r
- );\r
-\r
- //\r
- // Restore settings for PCI CMD/BAR0 registers\r
- //\r
- PciWrite32 ((IohEhciPciReg[Index] + R_IOH_USB_MEMBAR), SaveBar0Reg);\r
- PciWrite16 (IohEhciPciReg[Index] + R_IOH_USB_COMMAND, SaveCmdReg);\r
- }\r
-\r
- //\r
- // Apply USB device controller erratas.\r
- //\r
- for (Index = 0; Index < IOH_MAX_USBDEVICE_USB_CONTROLLERS; Index++, TempBar0Addr += IOH_USB_CONTROLLER_MMIO_RANGE) {\r
-\r
- if ((PciRead16 (IohUsbDevicePciReg[Index] + R_IOH_USB_VENDOR_ID)) != V_IOH_USB_VENDOR_ID) {\r
- continue; // Device not enabled, skip.\r
- }\r
-\r
- //\r
- // Save current settings for PCI CMD/BAR0 registers\r
- //\r
- SaveCmdReg = PciRead16 (IohUsbDevicePciReg[Index] + R_IOH_USB_COMMAND);\r
- SaveBar0Reg = PciRead32 (IohUsbDevicePciReg[Index] + R_IOH_USB_MEMBAR);\r
-\r
- //\r
- // Temp. assign base address register, Enable Memory Space.\r
- //\r
- PciWrite32 ((IohUsbDevicePciReg[Index] + R_IOH_USB_MEMBAR), TempBar0Addr);\r
- PciWrite16 (IohUsbDevicePciReg[Index] + R_IOH_USB_COMMAND, SaveCmdReg | B_IOH_USB_COMMAND_MSE);\r
-\r
- //\r
- // Erratas for USB Device interrupt registers.\r
- //\r
-\r
- //\r
- // 1st Mask interrupts.\r
- //\r
- MmioWrite32 (\r
- TempBar0Addr + R_IOH_USBDEVICE_D_INTR_MSK_UDC_REG,\r
- V_IOH_USBDEVICE_D_INTR_MSK_UDC_REG\r
- );\r
- //\r
- // 2nd RW/1C of equivalent status bits.\r
- //\r
- MmioWrite32 (\r
- TempBar0Addr + R_IOH_USBDEVICE_D_INTR_UDC_REG,\r
- V_IOH_USBDEVICE_D_INTR_MSK_UDC_REG\r
- );\r
-\r
- //\r
- // 1st Mask end point interrupts.\r
- //\r
- MmioWrite32 (\r
- TempBar0Addr + R_IOH_USBDEVICE_EP_INTR_MSK_UDC_REG,\r
- V_IOH_USBDEVICE_EP_INTR_MSK_UDC_REG\r
- );\r
- //\r
- // 2nd RW/1C of equivalent end point status bits.\r
- //\r
- MmioWrite32 (\r
- TempBar0Addr + R_IOH_USBDEVICE_EP_INTR_UDC_REG,\r
- V_IOH_USBDEVICE_EP_INTR_MSK_UDC_REG\r
- );\r
-\r
- //\r
- // Restore settings for PCI CMD/BAR0 registers\r
- //\r
- PciWrite32 ((IohUsbDevicePciReg[Index] + R_IOH_USB_MEMBAR), SaveBar0Reg);\r
- PciWrite16 (IohUsbDevicePciReg[Index] + R_IOH_USB_COMMAND, SaveCmdReg);\r
- }\r
-}\r
-\r
-//\r
-// Routines exported by this source module.\r
-//\r
-\r
-/** Perform Platform Erratas after MRC.\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformErratasPostMrc (\r
- VOID\r
- )\r
-{\r
- PlatformUsbErratasPostMrc ();\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-Defines data structure that is the volume header found.These data is intent\r
-to decouple FVB driver with FV header.\r
-\r
-Copyright (c) 2013 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-#include "FwBlockService.h"\r
-\r
-\r
-//#define FVB_MEDIA_BLOCK_SIZE PcdGet32(PcdFlashMinEraseSize)\r
-#define FVB_MEDIA_BLOCK_SIZE 0x1000\r
-\r
-typedef struct {\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- EFI_FIRMWARE_VOLUME_HEADER FvbInfo;\r
- //\r
- //EFI_FV_BLOCK_MAP_ENTRY ExtraBlockMap[n];//n=0\r
- //\r
- EFI_FV_BLOCK_MAP_ENTRY End[1];\r
-} EFI_FVB2_MEDIA_INFO;\r
-\r
-//\r
-// This data structure contains a template of all correct FV headers, which is used to restore\r
-// Fv header if it's corrupted.\r
-//\r
-EFI_FVB2_MEDIA_INFO mPlatformFvbMediaInfo[] = {\r
- //\r
- // Main BIOS FVB\r
- //\r
- {\r
- 0,\r
- {\r
- {0,}, //ZeroVector[16]\r
- EFI_FIRMWARE_FILE_SYSTEM2_GUID,\r
- 0,\r
- EFI_FVH_SIGNATURE,\r
- 0x0004feff, // check MdePkg/Include/Pi/PiFirmwareVolume.h for details on EFI_FVB_ATTRIBUTES_2\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER) + sizeof (EFI_FV_BLOCK_MAP_ENTRY),\r
- 0, //CheckSum, check the FD for the value.\r
- 0, //ExtHeaderOffset\r
- {0,}, //Reserved[1]\r
- 2, //Revision\r
- {\r
- {\r
- 0,\r
- 0,\r
- }\r
- }\r
- },\r
- {\r
- {\r
- 0,\r
- 0\r
- }\r
- }\r
- },\r
- //\r
- // Systen NvStorage FVB\r
- //\r
- {\r
- 0,\r
- {\r
- {0,}, //ZeroVector[16]\r
- EFI_SYSTEM_NV_DATA_FV_GUID,\r
- 0,\r
- EFI_FVH_SIGNATURE,\r
- 0x0004feff, // check MdePkg/Include/Pi/PiFirmwareVolume.h for details on EFI_FVB_ATTRIBUTES_2\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER) + sizeof (EFI_FV_BLOCK_MAP_ENTRY),\r
- 0, //CheckSum which will be calucated dynamically.\r
- 0, //ExtHeaderOffset\r
- {0,}, //Reserved[1]\r
- 2, //Revision\r
- {\r
- {\r
- 0,\r
- 0,\r
- }\r
- }\r
- },\r
- {\r
- {\r
- 0,\r
- 0\r
- }\r
- }\r
- },\r
- //\r
- // Recovery BIOS FVB\r
- //\r
- {\r
- 0,\r
- {\r
- {0,}, //ZeroVector[16]\r
- EFI_FIRMWARE_FILE_SYSTEM2_GUID,\r
- 0,\r
- EFI_FVH_SIGNATURE,\r
- 0x0004feff, // check MdePkg/Include/Pi/PiFirmwareVolume.h for details on EFI_FVB_ATTRIBUTES_2\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER) + sizeof (EFI_FV_BLOCK_MAP_ENTRY),\r
- 0, //CheckSum which will be calucated dynamically.\r
- 0, //ExtHeaderOffset\r
- {0,}, //Reserved[1]\r
- 2, //Revision\r
- {\r
- {\r
- 0,\r
- 0,\r
- }\r
- }\r
- },\r
- {\r
- {\r
- 0,\r
- 0\r
- }\r
- }\r
- },\r
- //\r
- // Payload FVB\r
- //\r
- {\r
- 0,\r
- {\r
- {0,}, //ZeroVector[16]\r
- EFI_FIRMWARE_FILE_SYSTEM2_GUID,\r
- 0,\r
- EFI_FVH_SIGNATURE,\r
- 0x0004feff, // check MdePkg/Include/Pi/PiFirmwareVolume.h for details on EFI_FVB_ATTRIBUTES_2\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER) + sizeof (EFI_FV_BLOCK_MAP_ENTRY),\r
- 0, //CheckSum which will be calucated dynamically.\r
- 0x60, //ExtHeaderOffset\r
- {0,}, //Reserved[1]\r
- 2, //Revision\r
- {\r
- {\r
- 0,\r
- 0,\r
- }\r
- }\r
- },\r
- {\r
- {\r
- 0,\r
- 0\r
- }\r
- }\r
- }\r
-};\r
-\r
-\r
-//\r
-// FTW working space and FTW spare space don't have FV header.\r
-// We need create one for them and use it for FVB protocol.\r
-//\r
-EFI_FVB2_MEDIA_INFO mPlatformFtwFvbInfo[] = {\r
- //\r
- // System variable FTW working FVB\r
- //\r
- {\r
- 0,\r
- {\r
- {0,}, //ZeroVector[16]\r
- EFI_SYSTEM_NV_DATA_FV_GUID,\r
- 0,\r
- EFI_FVH_SIGNATURE,\r
- 0x0004feff, // check MdePkg/Include/Pi/PiFirmwareVolume.h for details on EFI_FVB_ATTRIBUTES_2\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER) + sizeof (EFI_FV_BLOCK_MAP_ENTRY),\r
- 0, //CheckSum which will be calucated dynamically.\r
- 0, //ExtHeaderOffset\r
- {0,}, //Reserved[1]\r
- 2, //Revision\r
- {\r
- {\r
- 0,\r
- 0,\r
- }\r
- }\r
- },\r
- {\r
- {\r
- 0,\r
- 0\r
- }\r
- }\r
- },\r
- //\r
- // Systen NV variable FTW spare FVB\r
- //\r
- {\r
- 0,\r
- {\r
- {0,}, //ZeroVector[16]\r
- EFI_SYSTEM_NV_DATA_FV_GUID,\r
- 0,\r
- EFI_FVH_SIGNATURE,\r
- 0x0004feff, // check MdePkg/Include/Pi/PiFirmwareVolume.h for details on EFI_FVB_ATTRIBUTES_2\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER) + sizeof (EFI_FV_BLOCK_MAP_ENTRY),\r
- 0, //CheckSum which will be calucated dynamically.\r
- 0, //ExtHeaderOffset\r
- {0,}, //Reserved[1]\r
- 2, //Revision\r
- {\r
- {\r
- 0,\r
- 0,\r
- }\r
- }\r
- },\r
- {\r
- {\r
- 0,\r
- 0\r
- }\r
- }\r
- }\r
-};\r
-\r
-\r
-\r
-EFI_STATUS\r
-GetFtwFvbInfo (\r
- IN EFI_PHYSICAL_ADDRESS FvBaseAddress,\r
- OUT EFI_FIRMWARE_VOLUME_HEADER **FvbInfo\r
- )\r
-{\r
- UINTN Index;\r
- EFI_FIRMWARE_VOLUME_HEADER *FvHeader;\r
-\r
- //\r
- // Init Fvb data\r
- //\r
- mPlatformFtwFvbInfo[0].BaseAddress = PcdGet32 (PcdFlashNvStorageFtwWorkingBase);\r
- mPlatformFtwFvbInfo[0].FvbInfo.FvLength = PcdGet32 (PcdFlashNvStorageFtwWorkingSize);\r
- mPlatformFtwFvbInfo[0].FvbInfo.BlockMap[0].NumBlocks = PcdGet32 (PcdFlashNvStorageFtwWorkingSize) / FVB_MEDIA_BLOCK_SIZE;\r
- mPlatformFtwFvbInfo[0].FvbInfo.BlockMap[0].Length = FVB_MEDIA_BLOCK_SIZE;\r
- ASSERT ((PcdGet32 (PcdFlashNvStorageFtwWorkingSize) % FVB_MEDIA_BLOCK_SIZE) == 0);\r
-\r
- mPlatformFtwFvbInfo[1].BaseAddress = PcdGet32 (PcdFlashNvStorageFtwSpareBase);\r
- mPlatformFtwFvbInfo[1].FvbInfo.FvLength = PcdGet32 (PcdFlashNvStorageFtwSpareSize);\r
- mPlatformFtwFvbInfo[1].FvbInfo.BlockMap[0].NumBlocks = PcdGet32 (PcdFlashNvStorageFtwSpareSize) / FVB_MEDIA_BLOCK_SIZE;\r
- mPlatformFtwFvbInfo[1].FvbInfo.BlockMap[0].Length = FVB_MEDIA_BLOCK_SIZE;\r
- ASSERT ((PcdGet32 (PcdFlashNvStorageFtwSpareSize) % FVB_MEDIA_BLOCK_SIZE) == 0);\r
-\r
- for (Index=0; Index < sizeof (mPlatformFtwFvbInfo)/sizeof (mPlatformFtwFvbInfo[0]); Index += 1) {\r
- if (mPlatformFtwFvbInfo[Index].BaseAddress == FvBaseAddress) {\r
- FvHeader = &mPlatformFtwFvbInfo[Index].FvbInfo;\r
- //\r
- // Update the checksum value of FV header.\r
- //\r
- FvHeader->Checksum = CalculateCheckSum16 ((UINT16 *) FvHeader, FvHeader->HeaderLength / sizeof (UINT16));\r
-\r
- *FvbInfo = FvHeader;\r
-\r
- DEBUG ((EFI_D_INFO, "\nFTW BaseAddr: 0x%lx \n", FvBaseAddress));\r
- DEBUG ((EFI_D_INFO, "FvLength: 0x%lx \n", (*FvbInfo)->FvLength));\r
- DEBUG ((EFI_D_INFO, "HeaderLength: 0x%x \n", (*FvbInfo)->HeaderLength));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[0].NumBlocks: 0x%x \n", (*FvbInfo)->BlockMap[0].NumBlocks));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[0].BlockLength: 0x%x \n", (*FvbInfo)->BlockMap[0].Length));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[1].NumBlocks: 0x%x \n", (*FvbInfo)->BlockMap[1].NumBlocks));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[1].BlockLength: 0x%x \n\n", (*FvbInfo)->BlockMap[1].Length));\r
-\r
- return EFI_SUCCESS;\r
- }\r
- }\r
- return EFI_NOT_FOUND;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-GetFvbInfo (\r
- IN EFI_PHYSICAL_ADDRESS FvBaseAddress,\r
- OUT EFI_FIRMWARE_VOLUME_HEADER **FvbInfo\r
- )\r
-{\r
- UINTN Index;\r
- EFI_FIRMWARE_VOLUME_HEADER *FvHeader;\r
-\r
- //\r
- // Init Fvb data\r
- //\r
- mPlatformFvbMediaInfo[0].BaseAddress = PcdGet32 (PcdFlashFvMainBase);\r
- mPlatformFvbMediaInfo[0].FvbInfo.FvLength = PcdGet32 (PcdFlashFvMainSize);\r
- mPlatformFvbMediaInfo[0].FvbInfo.BlockMap[0].NumBlocks = PcdGet32 (PcdFlashFvMainSize) / FVB_MEDIA_BLOCK_SIZE;\r
- mPlatformFvbMediaInfo[0].FvbInfo.BlockMap[0].Length = FVB_MEDIA_BLOCK_SIZE;\r
- ASSERT ((PcdGet32 (PcdFlashFvMainSize) % FVB_MEDIA_BLOCK_SIZE) == 0);\r
-\r
- mPlatformFvbMediaInfo[1].BaseAddress = PcdGet32 (PcdFlashNvStorageVariableBase);\r
- mPlatformFvbMediaInfo[1].FvbInfo.FvLength = PcdGet32 (PcdFlashNvStorageVariableSize);\r
- mPlatformFvbMediaInfo[1].FvbInfo.BlockMap[0].NumBlocks = PcdGet32 (PcdFlashNvStorageVariableSize) / FVB_MEDIA_BLOCK_SIZE;\r
- mPlatformFvbMediaInfo[1].FvbInfo.BlockMap[0].Length = FVB_MEDIA_BLOCK_SIZE;\r
- ASSERT ((PcdGet32 (PcdFlashNvStorageVariableSize) % FVB_MEDIA_BLOCK_SIZE) == 0);\r
-\r
- mPlatformFvbMediaInfo[2].BaseAddress = PcdGet32 (PcdFlashFvRecoveryBase);\r
- mPlatformFvbMediaInfo[2].FvbInfo.FvLength = PcdGet32 (PcdFlashFvRecoverySize);\r
- mPlatformFvbMediaInfo[2].FvbInfo.BlockMap[0].NumBlocks = PcdGet32 (PcdFlashFvRecoverySize) / FVB_MEDIA_BLOCK_SIZE;\r
- mPlatformFvbMediaInfo[2].FvbInfo.BlockMap[0].Length = FVB_MEDIA_BLOCK_SIZE;\r
- ASSERT ((PcdGet32 (PcdFlashFvRecoverySize) % FVB_MEDIA_BLOCK_SIZE) == 0);\r
-\r
- mPlatformFvbMediaInfo[3].BaseAddress = PcdGet32 (PcdFlashFvPayloadBase);\r
- mPlatformFvbMediaInfo[3].FvbInfo.FvLength = PcdGet32 (PcdFlashFvPayloadSize);\r
- mPlatformFvbMediaInfo[3].FvbInfo.BlockMap[0].NumBlocks = PcdGet32 (PcdFlashFvPayloadSize) / FVB_MEDIA_BLOCK_SIZE;\r
- mPlatformFvbMediaInfo[3].FvbInfo.BlockMap[0].Length = FVB_MEDIA_BLOCK_SIZE;\r
- ASSERT ((PcdGet32 (PcdFlashFvPayloadSize) % FVB_MEDIA_BLOCK_SIZE) == 0);\r
-\r
- for (Index=0; Index < sizeof (mPlatformFvbMediaInfo)/sizeof (mPlatformFvbMediaInfo[0]); Index += 1) {\r
- if (mPlatformFvbMediaInfo[Index].BaseAddress == FvBaseAddress) {\r
- FvHeader = &mPlatformFvbMediaInfo[Index].FvbInfo;\r
- //\r
- // Update the checksum value of FV header.\r
- //\r
- FvHeader->Checksum = CalculateCheckSum16 ((UINT16 *) FvHeader, FvHeader->HeaderLength / sizeof (UINT16));\r
-\r
- *FvbInfo = FvHeader;\r
-\r
- DEBUG ((EFI_D_INFO, "\nBaseAddr: 0x%lx \n", FvBaseAddress));\r
- DEBUG ((EFI_D_INFO, "FvLength: 0x%lx \n", (*FvbInfo)->FvLength));\r
- DEBUG ((EFI_D_INFO, "HeaderLength: 0x%x \n", (*FvbInfo)->HeaderLength));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[0].NumBlocks: 0x%x \n", (*FvbInfo)->BlockMap[0].NumBlocks));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[0].BlockLength: 0x%x \n", (*FvbInfo)->BlockMap[0].Length));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[1].NumBlocks: 0x%x \n", (*FvbInfo)->BlockMap[1].NumBlocks));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[1].BlockLength: 0x%x \n\n", (*FvbInfo)->BlockMap[1].Length));\r
-\r
- return EFI_SUCCESS;\r
- }\r
- }\r
- return EFI_NOT_FOUND;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "FwBlockService.h"\r
-\r
-ESAL_FWB_GLOBAL *mFvbModuleGlobal;\r
-\r
-EFI_FW_VOL_BLOCK_DEVICE mFvbDeviceTemplate = {\r
- FVB_DEVICE_SIGNATURE, // Signature\r
- //\r
- // FV_DEVICE_PATH FvDevicePath\r
- //\r
- {\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH,\r
- HW_MEMMAP_DP,\r
- {\r
- (UINT8)(sizeof (MEMMAP_DEVICE_PATH)),\r
- (UINT8)(sizeof (MEMMAP_DEVICE_PATH) >> 8)\r
- }\r
- },\r
- EfiMemoryMappedIO,\r
- (EFI_PHYSICAL_ADDRESS) 0,\r
- (EFI_PHYSICAL_ADDRESS) 0\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- {\r
- END_DEVICE_PATH_LENGTH,\r
- 0\r
- }\r
- }\r
- },\r
- //\r
- // UEFI_FV_DEVICE_PATH UefiFvDevicePath\r
- //\r
- {\r
- {\r
- {\r
- MEDIA_DEVICE_PATH,\r
- MEDIA_PIWG_FW_VOL_DP,\r
- {\r
- (UINT8)(sizeof (MEDIA_FW_VOL_DEVICE_PATH)),\r
- (UINT8)(sizeof (MEDIA_FW_VOL_DEVICE_PATH) >> 8)\r
- }\r
- },\r
- { 0 }\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- {\r
- END_DEVICE_PATH_LENGTH,\r
- 0\r
- }\r
- }\r
- },\r
- 0, // Instance\r
- //\r
- // EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL FwVolBlockInstance\r
- //\r
- {\r
- FvbProtocolGetAttributes,\r
- FvbProtocolSetAttributes,\r
- FvbProtocolGetPhysicalAddress,\r
- FvbProtocolGetBlockSize,\r
- FvbProtocolRead,\r
- FvbProtocolWrite,\r
- FvbProtocolEraseBlocks,\r
- NULL\r
- }\r
-};\r
-\r
-UINT32 mInSmmMode = 0;\r
-EFI_SMM_SYSTEM_TABLE2* mSmst = NULL;\r
-\r
-VOID\r
-PublishFlashDeviceInfo (\r
- IN SPI_INIT_TABLE *Found\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Publish info on found flash device to other drivers via PcdSpiFlashDeviceSize.\r
-\r
-Arguments:\r
- Found - Pointer to entry in mSpiInitTable for found flash part.\r
-\r
-Returns:\r
- None\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Publish Byte Size of found flash device.\r
- //\r
- Status = PcdSet32S (PcdSpiFlashDeviceSize, (UINT32)(Found->BiosStartOffset + Found->BiosSize));\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
-\r
-VOID\r
-FvbVirtualddressChangeEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Fixup internal data so that EFI and SAL can be call in virtual mode.\r
- Call the passed in Child Notify event and convert the mFvbModuleGlobal\r
- date items to there virtual address.\r
-\r
- mFvbModuleGlobal->FvInstance[FVB_PHYSICAL] - Physical copy of instance data\r
- mFvbModuleGlobal->FvInstance[FVB_VIRTUAL] - Virtual pointer to common\r
- instance data.\r
-\r
-Arguments:\r
-\r
- (Standard EFI notify event - EFI_EVENT_NOTIFY)\r
-\r
-Returns:\r
-\r
- None\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- UINTN Index;\r
-\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID **) &mFvbModuleGlobal->FvInstance[FVB_VIRTUAL]);\r
-\r
- //\r
- // Convert the base address of all the instances\r
- //\r
- Index = 0;\r
- FwhInstance = mFvbModuleGlobal->FvInstance[FVB_PHYSICAL];\r
- while (Index < mFvbModuleGlobal->NumFv) {\r
-\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID **) &FwhInstance->FvBase[FVB_VIRTUAL]);\r
- //\r
- // SpiWrite and SpiErase always use Physical Address instead of\r
- // Virtual Address, even in Runtime. So we need not convert pointer\r
- // for FvWriteBase[FVB_VIRTUAL]\r
- //\r
- // EfiConvertPointer (0, (VOID **) &FwhInstance->FvWriteBase[FVB_VIRTUAL]);\r
- //\r
- FwhInstance = (EFI_FW_VOL_INSTANCE *)\r
- (\r
- (UINTN) ((UINT8 *) FwhInstance) + FwhInstance->VolumeHeader.HeaderLength +\r
- (sizeof (EFI_FW_VOL_INSTANCE) - sizeof (EFI_FIRMWARE_VOLUME_HEADER))\r
- );\r
- Index++;\r
- }\r
-\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID **) &mFvbModuleGlobal->FvbScratchSpace[FVB_VIRTUAL]);\r
- //\r
- // Convert SPI_PROTOCOL instance for runtime\r
- //\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID **) &mFvbModuleGlobal->SpiProtocol);\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID **) &mFvbModuleGlobal);\r
-}\r
-\r
-VOID\r
-FvbMemWrite8 (\r
- IN UINT64 Dest,\r
- IN UINT8 Byte\r
- )\r
-{\r
- MmioWrite8 ((UINTN)Dest, Byte);\r
-\r
- return ;\r
-}\r
-\r
-EFI_STATUS\r
-GetFvbInstance (\r
- IN UINTN Instance,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- OUT EFI_FW_VOL_INSTANCE **FwhInstance,\r
- IN BOOLEAN Virtual\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Retrieves the physical address of a memory mapped FV\r
-\r
-Arguments:\r
- Instance - The FV instance whose base address is going to be\r
- returned\r
- Global - Pointer to ESAL_FWB_GLOBAL that contains all\r
- instance data\r
- FwhInstance - The EFI_FW_VOL_INSTANCE fimrware instance structure\r
- Virtual - Whether CPU is in virtual or physical mode\r
-\r
-Returns:\r
- EFI_SUCCESS - Successfully returns\r
- EFI_INVALID_PARAMETER - Instance not found\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_INSTANCE *FwhRecord;\r
-\r
- if (Instance >= Global->NumFv) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Find the right instance of the FVB private data\r
- //\r
- FwhRecord = Global->FvInstance[Virtual];\r
- while (Instance > 0) {\r
- FwhRecord = (EFI_FW_VOL_INSTANCE *)\r
- (\r
- (UINTN) ((UINT8 *) FwhRecord) + FwhRecord->VolumeHeader.HeaderLength +\r
- (sizeof (EFI_FW_VOL_INSTANCE) - sizeof (EFI_FIRMWARE_VOLUME_HEADER))\r
- );\r
- Instance--;\r
- }\r
-\r
- *FwhInstance = FwhRecord;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-FvbGetPhysicalAddress (\r
- IN UINTN Instance,\r
- OUT EFI_PHYSICAL_ADDRESS *Address,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Retrieves the physical address of a memory mapped FV\r
-\r
-Arguments:\r
- Instance - The FV instance whose base address is going to be\r
- returned\r
- Address - Pointer to a caller allocated EFI_PHYSICAL_ADDRESS\r
- that on successful return, contains the base address\r
- of the firmware volume.\r
- Global - Pointer to ESAL_FWB_GLOBAL that contains all\r
- instance data\r
- Virtual - Whether CPU is in virtual or physical mode\r
-\r
-Returns:\r
- EFI_SUCCESS - Successfully returns\r
- EFI_INVALID_PARAMETER - Instance not found\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- EFI_STATUS Status;\r
-\r
- FwhInstance = NULL;\r
-\r
- //\r
- // Find the right instance of the FVB private data\r
- //\r
- Status = GetFvbInstance (Instance, Global, &FwhInstance, Virtual);\r
- ASSERT_EFI_ERROR (Status);\r
- *Address = FwhInstance->FvBase[Virtual];\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-FvbGetVolumeAttributes (\r
- IN UINTN Instance,\r
- OUT EFI_FVB_ATTRIBUTES_2 *Attributes,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Retrieves attributes, insures positive polarity of attribute bits, returns\r
- resulting attributes in output parameter\r
-\r
-Arguments:\r
- Instance - The FV instance whose attributes is going to be\r
- returned\r
- Attributes - Output buffer which contains attributes\r
- Global - Pointer to ESAL_FWB_GLOBAL that contains all\r
- instance data\r
- Virtual - Whether CPU is in virtual or physical mode\r
-\r
-Returns:\r
- EFI_SUCCESS - Successfully returns\r
- EFI_INVALID_PARAMETER - Instance not found\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- EFI_STATUS Status;\r
-\r
- FwhInstance = NULL;\r
-\r
- //\r
- // Find the right instance of the FVB private data\r
- //\r
- Status = GetFvbInstance (Instance, Global, &FwhInstance, Virtual);\r
- ASSERT_EFI_ERROR (Status);\r
- *Attributes = FwhInstance->VolumeHeader.Attributes;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-FvbGetLbaAddress (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- OUT UINTN *LbaAddress,\r
- OUT UINTN *LbaWriteAddress,\r
- OUT UINTN *LbaLength,\r
- OUT UINTN *NumOfBlocks,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Retrieves the starting address of an LBA in an FV\r
-\r
-Arguments:\r
- Instance - The FV instance which the Lba belongs to\r
- Lba - The logical block address\r
- LbaAddress - On output, contains the physical starting address\r
- of the Lba\r
- LbaWriteAddress - On output, contains the physical starting address\r
- of the Lba for writing\r
- LbaLength - On output, contains the length of the block\r
- NumOfBlocks - A pointer to a caller allocated UINTN in which the\r
- number of consecutive blocks starting with Lba is\r
- returned. All blocks in this range have a size of\r
- BlockSize\r
- Global - Pointer to ESAL_FWB_GLOBAL that contains all\r
- instance data\r
- Virtual - Whether CPU is in virtual or physical mode\r
-\r
-Returns:\r
- EFI_SUCCESS - Successfully returns\r
- EFI_INVALID_PARAMETER - Instance not found\r
-\r
---*/\r
-{\r
- UINT32 NumBlocks;\r
- UINT32 BlockLength;\r
- UINTN Offset;\r
- EFI_LBA StartLba;\r
- EFI_LBA NextLba;\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- EFI_FV_BLOCK_MAP_ENTRY *BlockMap;\r
- EFI_STATUS Status;\r
-\r
- FwhInstance = NULL;\r
-\r
- //\r
- // Find the right instance of the FVB private data\r
- //\r
- Status = GetFvbInstance (Instance, Global, &FwhInstance, Virtual);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- StartLba = 0;\r
- Offset = 0;\r
- BlockMap = &(FwhInstance->VolumeHeader.BlockMap[0]);\r
-\r
- //\r
- // Parse the blockmap of the FV to find which map entry the Lba belongs to\r
- //\r
- while (TRUE) {\r
- NumBlocks = BlockMap->NumBlocks;\r
- BlockLength = BlockMap->Length;\r
-\r
- if ((NumBlocks == 0) || (BlockLength == 0)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- NextLba = StartLba + NumBlocks;\r
-\r
- //\r
- // The map entry found\r
- //\r
- if (Lba >= StartLba && Lba < NextLba) {\r
- Offset = Offset + (UINTN) MultU64x32 ((Lba - StartLba), BlockLength);\r
- if (LbaAddress) {\r
- *LbaAddress = FwhInstance->FvBase[Virtual] + Offset;\r
- }\r
-\r
- if (LbaWriteAddress) {\r
- *LbaWriteAddress = FwhInstance->FvWriteBase[Virtual] + Offset;\r
- }\r
-\r
- if (LbaLength) {\r
- *LbaLength = BlockLength;\r
- }\r
-\r
- if (NumOfBlocks) {\r
- *NumOfBlocks = (UINTN) (NextLba - Lba);\r
- }\r
-\r
- return EFI_SUCCESS;\r
- }\r
-\r
- StartLba = NextLba;\r
- Offset = Offset + NumBlocks * BlockLength;\r
- BlockMap++;\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-FvbReadBlock (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- IN UINTN BlockOffset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Reads specified number of bytes into a buffer from the specified block\r
-\r
-Arguments:\r
- Instance - The FV instance to be read from\r
- Lba - The logical block address to be read from\r
- BlockOffset - Offset into the block at which to begin reading\r
- NumBytes - Pointer that on input contains the total size of\r
- the buffer. On output, it contains the total number\r
- of bytes read\r
- Buffer - Pointer to a caller allocated buffer that will be\r
- used to hold the data read\r
- Global - Pointer to ESAL_FWB_GLOBAL that contains all\r
- instance data\r
- Virtual - Whether CPU is in virtual or physical mode\r
-\r
-Returns:\r
- EFI_SUCCESS - The firmware volume was read successfully and\r
- contents are in Buffer\r
- EFI_BAD_BUFFER_SIZE - Read attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes returned\r
- in Buffer\r
- EFI_ACCESS_DENIED - The firmware volume is in the ReadDisabled state\r
- EFI_DEVICE_ERROR - The block device is not functioning correctly and\r
- could not be read\r
- EFI_INVALID_PARAMETER - Instance not found, or NumBytes, Buffer are NULL\r
-\r
---*/\r
-{\r
- EFI_FVB_ATTRIBUTES_2 Attributes;\r
- UINTN LbaAddress;\r
- UINTN LbaLength;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Check for invalid conditions\r
- //\r
- if ((NumBytes == NULL) || (Buffer == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (*NumBytes == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = FvbGetLbaAddress (Instance, Lba, &LbaAddress, NULL, &LbaLength, NULL, Global, Virtual);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- //\r
- // Check if the FV is read enabled\r
- //\r
- FvbGetVolumeAttributes (Instance, &Attributes, Global, Virtual);\r
-\r
- if ((Attributes & EFI_FVB2_READ_STATUS) == 0) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- //\r
- // Perform boundary checks and adjust NumBytes\r
- //\r
- if (BlockOffset > LbaLength) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (LbaLength < (*NumBytes + BlockOffset)) {\r
- *NumBytes = (UINT32) (LbaLength - BlockOffset);\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- }\r
-\r
- MmioReadBuffer8 (LbaAddress + BlockOffset, (UINTN) *NumBytes, Buffer);\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-FlashFdWrite (\r
- IN UINTN WriteAddress,\r
- IN UINTN Address,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer,\r
- IN UINTN LbaLength\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Writes specified number of bytes from the input buffer to the address\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- //\r
- // TODO: Suggested that this code be "critical section"\r
- //\r
- WriteAddress -= ( PcdGet32 (PcdFlashAreaBaseAddress) );\r
- if (mInSmmMode == 0) { // !(EfiInManagementInterrupt ())) {\r
- Status = mFvbModuleGlobal->SpiProtocol->Execute (\r
- mFvbModuleGlobal->SpiProtocol,\r
- SPI_OPCODE_WRITE_INDEX, // OpcodeIndex\r
- 0, // PrefixOpcodeIndex\r
- TRUE, // DataCycle\r
- TRUE, // Atomic\r
- TRUE, // ShiftOut\r
- WriteAddress, // Address\r
- (UINT32) (*NumBytes), // Data Number\r
- Buffer,\r
- EnumSpiRegionBios\r
- );\r
-\r
- } else {\r
- Status = mFvbModuleGlobal->SmmSpiProtocol->Execute (\r
- mFvbModuleGlobal->SmmSpiProtocol,\r
- SPI_OPCODE_WRITE_INDEX, // OpcodeIndex\r
- 0, // PrefixOpcodeIndex\r
- TRUE, // DataCycle\r
- TRUE, // Atomic\r
- TRUE, // ShiftOut\r
- WriteAddress, // Address\r
- (UINT32) (*NumBytes), // Data Number\r
- Buffer,\r
- EnumSpiRegionBios\r
- );\r
- }\r
-\r
- AsmWbinvd ();\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-FlashFdErase (\r
- IN UINTN WriteAddress,\r
- IN UINTN Address,\r
- IN UINTN LbaLength\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Erase a certain block from address LbaWriteAddress\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- WriteAddress -= (PcdGet32 (PcdFlashAreaBaseAddress));\r
- if (mInSmmMode == 0 ) { // !(EfiInManagementInterrupt ())) {\r
- Status = mFvbModuleGlobal->SpiProtocol->Execute (\r
- mFvbModuleGlobal->SpiProtocol,\r
- SPI_OPCODE_ERASE_INDEX, // OpcodeIndex\r
- 0, // PrefixOpcodeIndex\r
- FALSE, // DataCycle\r
- TRUE, // Atomic\r
- FALSE, // ShiftOut\r
- WriteAddress, // Address\r
- 0, // Data Number\r
- NULL,\r
- EnumSpiRegionBios // SPI_REGION_TYPE\r
- );\r
- } else {\r
- Status = mFvbModuleGlobal->SmmSpiProtocol->Execute (\r
- mFvbModuleGlobal->SmmSpiProtocol,\r
- SPI_OPCODE_ERASE_INDEX, // OpcodeIndex\r
- 0, // PrefixOpcodeIndex\r
- FALSE, // DataCycle\r
- TRUE, // Atomic\r
- FALSE, // ShiftOut\r
- WriteAddress, // Address\r
- 0, // Data Number\r
- NULL,\r
- EnumSpiRegionBios // SPI_REGION_TYPE\r
- );\r
- }\r
-\r
- AsmWbinvd ();\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-FvbWriteBlock (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- IN UINTN BlockOffset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Writes specified number of bytes from the input buffer to the block\r
-\r
-Arguments:\r
- Instance - The FV instance to be written to\r
- Lba - The starting logical block index to write to\r
- BlockOffset - Offset into the block at which to begin writing\r
- NumBytes - Pointer that on input contains the total size of\r
- the buffer. On output, it contains the total number\r
- of bytes actually written\r
- Buffer - Pointer to a caller allocated buffer that contains\r
- the source for the write\r
- Global - Pointer to ESAL_FWB_GLOBAL that contains all\r
- instance data\r
- Virtual - Whether CPU is in virtual or physical mode\r
-\r
-Returns:\r
- EFI_SUCCESS - The firmware volume was written successfully\r
- EFI_BAD_BUFFER_SIZE - Write attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes\r
- actually written\r
- EFI_ACCESS_DENIED - The firmware volume is in the WriteDisabled state\r
- EFI_DEVICE_ERROR - The block device is not functioning correctly and\r
- could not be written\r
- EFI_INVALID_PARAMETER - Instance not found, or NumBytes, Buffer are NULL\r
-\r
---*/\r
-{\r
- EFI_FVB_ATTRIBUTES_2 Attributes;\r
- UINTN LbaAddress;\r
- UINTN LbaWriteAddress;\r
- UINTN LbaLength;\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- EFI_STATUS Status;\r
- EFI_STATUS ReturnStatus;\r
-\r
- FwhInstance = NULL;\r
-\r
- //\r
- // Find the right instance of the FVB private data\r
- //\r
- Status = GetFvbInstance (Instance, Global, &FwhInstance, Virtual);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Writes are enabled in the init routine itself\r
- //\r
- if (!FwhInstance->WriteEnabled) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- //\r
- // Check for invalid conditions\r
- //\r
- if ((NumBytes == NULL) || (Buffer == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (*NumBytes == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = FvbGetLbaAddress (Instance, Lba, &LbaAddress, &LbaWriteAddress, &LbaLength, NULL, Global, Virtual);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- //\r
- // Check if the FV is write enabled\r
- //\r
- FvbGetVolumeAttributes (Instance, &Attributes, Global, Virtual);\r
-\r
- if ((Attributes & EFI_FVB2_WRITE_STATUS) == 0) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- //\r
- // Perform boundary checks and adjust NumBytes\r
- //\r
- if (BlockOffset > LbaLength) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (LbaLength < (*NumBytes + BlockOffset)) {\r
- *NumBytes = (UINT32) (LbaLength - BlockOffset);\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- }\r
-\r
- ReturnStatus = FlashFdWrite (\r
- LbaWriteAddress + BlockOffset,\r
- LbaAddress,\r
- NumBytes,\r
- Buffer,\r
- LbaLength\r
- );\r
- if (EFI_ERROR (ReturnStatus)) {\r
- return ReturnStatus;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-FvbEraseBlock (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Erases and initializes a firmware volume block\r
-\r
-Arguments:\r
- Instance - The FV instance to be erased\r
- Lba - The logical block index to be erased\r
- Global - Pointer to ESAL_FWB_GLOBAL that contains all\r
- instance data\r
- Virtual - Whether CPU is in virtual or physical mode\r
-\r
-Returns:\r
- EFI_SUCCESS - The erase request was successfully completed\r
- EFI_ACCESS_DENIED - The firmware volume is in the WriteDisabled state\r
- EFI_DEVICE_ERROR - The block device is not functioning correctly and\r
- could not be written. Firmware device may have been\r
- partially erased\r
- EFI_INVALID_PARAMETER - Instance not found\r
-\r
---*/\r
-{\r
-\r
- EFI_FVB_ATTRIBUTES_2 Attributes;\r
- UINTN LbaAddress;\r
- UINTN LbaWriteAddress;\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- UINTN LbaLength;\r
- EFI_STATUS Status;\r
- UINTN SectorNum;\r
- UINTN Index;\r
-\r
- FwhInstance = NULL;\r
-\r
- //\r
- // Find the right instance of the FVB private data\r
- //\r
- Status = GetFvbInstance (Instance, Global, &FwhInstance, Virtual);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Writes are enabled in the init routine itself\r
- //\r
- if (!FwhInstance->WriteEnabled) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- //\r
- // Check if the FV is write enabled\r
- //\r
- FvbGetVolumeAttributes (Instance, &Attributes, Global, Virtual);\r
-\r
- if ((Attributes & EFI_FVB2_WRITE_STATUS) == 0) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- //\r
- // Get the starting address of the block for erase. For debug reasons,\r
- // LbaWriteAddress may not be the same as LbaAddress.\r
- //\r
- Status = FvbGetLbaAddress (Instance, Lba, &LbaAddress, &LbaWriteAddress, &LbaLength, NULL, Global, Virtual);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SectorNum = LbaLength / SPI_ERASE_SECTOR_SIZE;\r
- for (Index = 0; Index < SectorNum; Index++){\r
- Status = FlashFdErase (\r
- LbaWriteAddress + Index * SPI_ERASE_SECTOR_SIZE,\r
- LbaAddress,\r
- SPI_ERASE_SECTOR_SIZE\r
- );\r
- if (Status != EFI_SUCCESS){\r
- break;\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-FvbEraseCustomBlockRange (\r
- IN UINTN Instance,\r
- IN EFI_LBA StartLba,\r
- IN UINTN OffsetStartLba,\r
- IN EFI_LBA LastLba,\r
- IN UINTN OffsetLastLba,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Erases and initializes a specified range of a firmware volume\r
-\r
-Arguments:\r
- Instance - The FV instance to be erased\r
- StartLba - The starting logical block index to be erased\r
- OffsetStartLba - Offset into the starting block at which to\r
- begin erasing\r
- LastLba - The last logical block index to be erased\r
- OffsetStartLba - Offset into the last block at which to end erasing\r
- Global - Pointer to ESAL_FWB_GLOBAL that contains all\r
- instance data\r
- Virtual - Whether CPU is in virtual or physical mode\r
-\r
-Returns:\r
- EFI_SUCCESS - The firmware volume was erased successfully\r
- EFI_ACCESS_DENIED - The firmware volume is in the WriteDisabled state\r
- EFI_DEVICE_ERROR - The block device is not functioning correctly and\r
- could not be written. Firmware device may have been\r
- partially erased\r
- EFI_INVALID_PARAMETER - Instance not found\r
-\r
---*/\r
-{\r
- EFI_LBA Index;\r
- UINTN LbaSize;\r
- UINTN ScratchLbaSizeData;\r
-\r
- //\r
- // First LBA.\r
- //\r
- FvbGetLbaAddress (Instance, StartLba, NULL, NULL, &LbaSize, NULL, Global, Virtual);\r
-\r
- //\r
- // Use the scratch space as the intermediate buffer to transfer data\r
- // Back up the first LBA in scratch space.\r
- //\r
- FvbReadBlock (Instance, StartLba, 0, &LbaSize, Global->FvbScratchSpace[Virtual], Global, Virtual);\r
-\r
- //\r
- // erase now\r
- //\r
- FvbEraseBlock (Instance, StartLba, Global, Virtual);\r
- ScratchLbaSizeData = OffsetStartLba;\r
-\r
- //\r
- // write the data back to the first block\r
- //\r
- if (ScratchLbaSizeData > 0) {\r
- FvbWriteBlock (Instance, StartLba, 0, &ScratchLbaSizeData, Global->FvbScratchSpace[Virtual], Global, Virtual);\r
- }\r
- //\r
- // Middle LBAs\r
- //\r
- if (LastLba > (StartLba + 1)) {\r
- for (Index = (StartLba + 1); Index <= (LastLba - 1); Index++) {\r
- FvbEraseBlock (Instance, Index, Global, Virtual);\r
- }\r
- }\r
- //\r
- // Last LBAs, the same as first LBAs\r
- //\r
- if (LastLba > StartLba) {\r
- FvbGetLbaAddress (Instance, LastLba, NULL, NULL, &LbaSize, NULL, Global, Virtual);\r
- FvbReadBlock (Instance, LastLba, 0, &LbaSize, Global->FvbScratchSpace[Virtual], Global, Virtual);\r
- FvbEraseBlock (Instance, LastLba, Global, Virtual);\r
- }\r
-\r
- ScratchLbaSizeData = LbaSize - (OffsetStartLba + 1);\r
-\r
- return FvbWriteBlock (\r
- Instance,\r
- LastLba,\r
- (OffsetLastLba + 1),\r
- &ScratchLbaSizeData,\r
- Global->FvbScratchSpace[Virtual],\r
- Global,\r
- Virtual\r
- );\r
-}\r
-\r
-EFI_STATUS\r
-FvbSetVolumeAttributes (\r
- IN UINTN Instance,\r
- IN OUT EFI_FVB_ATTRIBUTES_2 *Attributes,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Modifies the current settings of the firmware volume according to the\r
- input parameter, and returns the new setting of the volume\r
-\r
-Arguments:\r
- Instance - The FV instance whose attributes is going to be\r
- modified\r
- Attributes - On input, it is a pointer to EFI_FVB_ATTRIBUTES_2\r
- containing the desired firmware volume settings.\r
- On successful return, it contains the new settings\r
- of the firmware volume\r
- Global - Pointer to ESAL_FWB_GLOBAL that contains all\r
- instance data\r
- Virtual - Whether CPU is in virtual or physical mode\r
-\r
-Returns:\r
- EFI_SUCCESS - Successfully returns\r
- EFI_ACCESS_DENIED - The volume setting is locked and cannot be modified\r
- EFI_INVALID_PARAMETER - Instance not found, or The attributes requested are\r
- in conflict with the capabilities as declared in the\r
- firmware volume header\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- EFI_FVB_ATTRIBUTES_2 OldAttributes;\r
- EFI_FVB_ATTRIBUTES_2 *AttribPtr;\r
- UINT32 Capabilities;\r
- UINT32 OldStatus;\r
- UINT32 NewStatus;\r
- EFI_STATUS Status;\r
-\r
- FwhInstance = NULL;\r
-\r
- //\r
- // Find the right instance of the FVB private data\r
- //\r
- Status = GetFvbInstance (Instance, Global, &FwhInstance, Virtual);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- AttribPtr = (EFI_FVB_ATTRIBUTES_2 *) &(FwhInstance->VolumeHeader.Attributes);\r
- OldAttributes = *AttribPtr;\r
- Capabilities = OldAttributes & EFI_FVB2_CAPABILITIES;\r
- OldStatus = OldAttributes & EFI_FVB2_STATUS;\r
- NewStatus = *Attributes & EFI_FVB2_STATUS;\r
-\r
- //\r
- // If firmware volume is locked, no status bit can be updated\r
- //\r
- if (OldAttributes & EFI_FVB2_LOCK_STATUS) {\r
- if (OldStatus ^ NewStatus) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- }\r
- //\r
- // Test read disable\r
- //\r
- if ((Capabilities & EFI_FVB2_READ_DISABLED_CAP) == 0) {\r
- if ((NewStatus & EFI_FVB2_READ_STATUS) == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- //\r
- // Test read enable\r
- //\r
- if ((Capabilities & EFI_FVB2_READ_ENABLED_CAP) == 0) {\r
- if (NewStatus & EFI_FVB2_READ_STATUS) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- //\r
- // Test write disable\r
- //\r
- if ((Capabilities & EFI_FVB2_WRITE_DISABLED_CAP) == 0) {\r
- if ((NewStatus & EFI_FVB2_WRITE_STATUS) == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- //\r
- // Test write enable\r
- //\r
- if ((Capabilities & EFI_FVB2_WRITE_ENABLED_CAP) == 0) {\r
- if (NewStatus & EFI_FVB2_WRITE_STATUS) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- //\r
- // Test lock\r
- //\r
- if ((Capabilities & EFI_FVB2_LOCK_CAP) == 0) {\r
- if (NewStatus & EFI_FVB2_LOCK_STATUS) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- *AttribPtr = (*AttribPtr) & (0xFFFFFFFF & (~EFI_FVB2_STATUS));\r
- *AttribPtr = (*AttribPtr) | NewStatus;\r
- *Attributes = *AttribPtr;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-//\r
-// FVB protocol APIs\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetPhysicalAddress (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_PHYSICAL_ADDRESS *Address\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Retrieves the physical address of the device.\r
-\r
-Arguments:\r
-\r
- This - Calling context\r
- Address - Output buffer containing the address.\r
-\r
-Returns:\r
-\r
-Returns:\r
- EFI_SUCCESS - Successfully returns\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- return FvbGetPhysicalAddress (FvbDevice->Instance, Address, mFvbModuleGlobal, EfiGoneVirtual ());\r
-}\r
-\r
-EFI_STATUS\r
-FvbProtocolGetBlockSize (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- OUT UINTN *BlockSize,\r
- OUT UINTN *NumOfBlocks\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Retrieve the size of a logical block\r
-\r
-Arguments:\r
- This - Calling context\r
- Lba - Indicates which block to return the size for.\r
- BlockSize - A pointer to a caller allocated UINTN in which\r
- the size of the block is returned\r
- NumOfBlocks - a pointer to a caller allocated UINTN in which the\r
- number of consecutive blocks starting with Lba is\r
- returned. All blocks in this range have a size of\r
- BlockSize\r
-\r
-Returns:\r
- EFI_SUCCESS - The firmware volume was read successfully and\r
- contents are in Buffer\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- return FvbGetLbaAddress (\r
- FvbDevice->Instance,\r
- Lba,\r
- NULL,\r
- NULL,\r
- BlockSize,\r
- NumOfBlocks,\r
- mFvbModuleGlobal,\r
- EfiGoneVirtual ()\r
- );\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Retrieves Volume attributes. No polarity translations are done.\r
-\r
-Arguments:\r
- This - Calling context\r
- Attributes - output buffer which contains attributes\r
-\r
-Returns:\r
- EFI_SUCCESS - Successfully returns\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- return FvbGetVolumeAttributes (FvbDevice->Instance, Attributes, mFvbModuleGlobal, EfiGoneVirtual ());\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolSetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Sets Volume attributes. No polarity translations are done.\r
-\r
-Arguments:\r
- This - Calling context\r
- Attributes - output buffer which contains attributes\r
-\r
-Returns:\r
- EFI_SUCCESS - Successfully returns\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- return FvbSetVolumeAttributes (FvbDevice->Instance, Attributes, mFvbModuleGlobal, EfiGoneVirtual ());\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolEraseBlocks (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- ...\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- The EraseBlock() function erases one or more blocks as denoted by the\r
- variable argument list. The entire parameter list of blocks must be verified\r
- prior to erasing any blocks. If a block is requested that does not exist\r
- within the associated firmware volume (it has a larger index than the last\r
- block of the firmware volume), the EraseBlock() function must return\r
- EFI_INVALID_PARAMETER without modifying the contents of the firmware volume.\r
-\r
-Arguments:\r
- This - Calling context\r
- ... - Starting LBA followed by Number of Lba to erase.\r
- a -1 to terminate the list.\r
-\r
-Returns:\r
- EFI_SUCCESS - The erase request was successfully completed\r
- EFI_ACCESS_DENIED - The firmware volume is in the WriteDisabled state\r
- EFI_DEVICE_ERROR - The block device is not functioning correctly and\r
- could not be written. Firmware device may have been\r
- partially erased\r
-\r
---*/\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- UINTN NumOfBlocks;\r
- VA_LIST args;\r
- EFI_LBA StartingLba;\r
- UINTN NumOfLba;\r
- EFI_STATUS Status;\r
-\r
- FwhInstance = NULL;\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- Status = GetFvbInstance (FvbDevice->Instance, mFvbModuleGlobal, &FwhInstance, EfiGoneVirtual ());\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- NumOfBlocks = FwhInstance->NumOfBlocks;\r
-\r
- VA_START (args, This);\r
-\r
- do {\r
- StartingLba = VA_ARG (args, EFI_LBA);\r
- if (StartingLba == EFI_LBA_LIST_TERMINATOR) {\r
- break;\r
- }\r
-\r
- NumOfLba = VA_ARG (args, UINTN);\r
-\r
- //\r
- // Check input parameters\r
- //\r
- if (NumOfLba == 0) {\r
- VA_END (args);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if ((StartingLba + NumOfLba) > NumOfBlocks) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- } while (TRUE);\r
-\r
- VA_END (args);\r
-\r
- VA_START (args, This);\r
- do {\r
- StartingLba = VA_ARG (args, EFI_LBA);\r
- if (StartingLba == EFI_LBA_LIST_TERMINATOR) {\r
- break;\r
- }\r
-\r
- NumOfLba = VA_ARG (args, UINTN);\r
-\r
- while (NumOfLba > 0) {\r
- Status = FvbEraseBlock (FvbDevice->Instance, StartingLba, mFvbModuleGlobal, EfiGoneVirtual ());\r
- if (EFI_ERROR (Status)) {\r
- VA_END (args);\r
- return Status;\r
- }\r
-\r
- StartingLba++;\r
- NumOfLba--;\r
- }\r
-\r
- } while (TRUE);\r
-\r
- VA_END (args);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolWrite (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Writes data beginning at Lba:Offset from FV. The write terminates either\r
- when *NumBytes of data have been written, or when a block boundary is\r
- reached. *NumBytes is updated to reflect the actual number of bytes\r
- written. The write opertion does not include erase. This routine will\r
- attempt to write only the specified bytes. If the writes do not stick,\r
- it will return an error.\r
-\r
-Arguments:\r
- This - Calling context\r
- Lba - Block in which to begin write\r
- Offset - Offset in the block at which to begin write\r
- NumBytes - On input, indicates the requested write size. On\r
- output, indicates the actual number of bytes written\r
- Buffer - Buffer containing source data for the write.\r
-\r
-Returns:\r
- EFI_SUCCESS - The firmware volume was written successfully\r
- EFI_BAD_BUFFER_SIZE - Write attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes\r
- actually written\r
- EFI_ACCESS_DENIED - The firmware volume is in the WriteDisabled state\r
- EFI_DEVICE_ERROR - The block device is not functioning correctly and\r
- could not be written\r
- EFI_INVALID_PARAMETER - NumBytes or Buffer are NULL\r
-\r
---*/\r
-{\r
-\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- return FvbWriteBlock (FvbDevice->Instance, Lba, Offset, NumBytes, Buffer, mFvbModuleGlobal, EfiGoneVirtual ());\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolRead (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Reads data beginning at Lba:Offset from FV. The Read terminates either\r
- when *NumBytes of data have been read, or when a block boundary is\r
- reached. *NumBytes is updated to reflect the actual number of bytes\r
- written. The write opertion does not include erase. This routine will\r
- attempt to write only the specified bytes. If the writes do not stick,\r
- it will return an error.\r
-\r
-Arguments:\r
- This - Calling context\r
- Lba - Block in which to begin Read\r
- Offset - Offset in the block at which to begin Read\r
- NumBytes - On input, indicates the requested write size. On\r
- output, indicates the actual number of bytes Read\r
- Buffer - Buffer containing source data for the Read.\r
-\r
-Returns:\r
- EFI_SUCCESS - The firmware volume was read successfully and\r
- contents are in Buffer\r
- EFI_BAD_BUFFER_SIZE - Read attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes returned\r
- in Buffer\r
- EFI_ACCESS_DENIED - The firmware volume is in the ReadDisabled state\r
- EFI_DEVICE_ERROR - The block device is not functioning correctly and\r
- could not be read\r
- EFI_INVALID_PARAMETER - NumBytes or Buffer are NULL\r
-\r
---*/\r
-{\r
-\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
- EFI_STATUS Status;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- Status = FvbReadBlock (FvbDevice->Instance, Lba, Offset, NumBytes, Buffer, mFvbModuleGlobal, EfiGoneVirtual ());\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-ValidateFvHeader (\r
- EFI_FIRMWARE_VOLUME_HEADER *FwVolHeader\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- Check the integrity of firmware volume header\r
-\r
-Arguments:\r
- FwVolHeader - A pointer to a firmware volume header\r
-\r
-Returns:\r
- EFI_SUCCESS - The firmware volume is consistent\r
- EFI_NOT_FOUND - The firmware volume has corrupted. So it is not an FV\r
-\r
---*/\r
-{\r
- UINT16 *Ptr;\r
- UINT16 HeaderLength;\r
- UINT16 Checksum;\r
-\r
- //\r
- // Verify the header revision, header signature, length\r
- // Length of FvBlock cannot be 2**64-1\r
- // HeaderLength cannot be an odd number\r
- //\r
- #ifndef R864_BUILD\r
- if (((FwVolHeader->Revision != EFI_FVH_REVISION) && (FwVolHeader->Revision != EFI_FVH_REVISION)) ||\r
- #else\r
- if ((FwVolHeader->Revision != EFI_FVH_REVISION) ||\r
- #endif\r
- (FwVolHeader->Signature != EFI_FVH_SIGNATURE) ||\r
- (FwVolHeader->FvLength == ((UINTN) -1)) ||\r
- ((FwVolHeader->HeaderLength & 0x01) != 0)\r
- ) {\r
- return EFI_NOT_FOUND;\r
- }\r
- //\r
- // Verify the header checksum\r
- //\r
- HeaderLength = (UINT16) (FwVolHeader->HeaderLength / 2);\r
- Ptr = (UINT16 *) FwVolHeader;\r
- Checksum = 0;\r
- while (HeaderLength > 0) {\r
- Checksum = Checksum + (*Ptr);\r
- Ptr++;\r
- HeaderLength--;\r
- }\r
-\r
- if (Checksum != 0) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-GetFvbHeader (\r
- VOID **HobList,\r
- OUT EFI_FIRMWARE_VOLUME_HEADER **FwVolHeader,\r
- OUT EFI_PHYSICAL_ADDRESS *BaseAddress,\r
- OUT BOOLEAN *WriteBack\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = EFI_SUCCESS;\r
- *WriteBack = FALSE;\r
-\r
- if (*FwVolHeader == NULL) {\r
- *BaseAddress = PcdGet32 (PcdFlashFvRecoveryBase);\r
- } else if (*FwVolHeader == (VOID *)(UINTN)PcdGet32 (PcdFlashFvRecoveryBase)) {\r
- *BaseAddress = PcdGet32 (PcdFlashFvMainBase);\r
- } else if (*FwVolHeader == (VOID *)(UINTN)PcdGet32 (PcdFlashFvMainBase)) {\r
- *BaseAddress = PcdGet32 (PcdFlashNvStorageVariableBase);\r
- } else {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- DEBUG((EFI_D_INFO, "Fvb base : %08x\n",*BaseAddress));\r
-\r
- *FwVolHeader = (EFI_FIRMWARE_VOLUME_HEADER *) (UINTN) (*BaseAddress);\r
- Status = ValidateFvHeader (*FwVolHeader);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Get FvbInfo\r
- //\r
- *WriteBack = TRUE;\r
-\r
- Status = GetFvbInfo (*BaseAddress, FwVolHeader);\r
- DEBUG(( DEBUG_ERROR, "Through GetFvbInfo: %08x!\n",*BaseAddress));\r
-\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-SmmSpiInit (\r
- VOID\r
- )\r
-{\r
- UINT8 SpiStatus;\r
- UINT8 FlashIndex;\r
- UINT8 FlashID[3];\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Obtain a handle for ICH SPI Protocol\r
- //\r
- ASSERT(mSmst != NULL);\r
- if (mFvbModuleGlobal->SmmSpiProtocol == NULL){\r
- Status = mSmst->SmmLocateProtocol (&gEfiSmmSpiProtocolGuid, NULL, (VOID **) &mFvbModuleGlobal->SmmSpiProtocol);\r
- ASSERT_EFI_ERROR(Status);\r
- }\r
- //\r
- // attempt to identify flash part and initialize spi table\r
- //\r
- for (FlashIndex = 0; FlashIndex < EnumSpiFlashMax; FlashIndex++) {\r
- Status = mFvbModuleGlobal->SmmSpiProtocol->Init (\r
- mFvbModuleGlobal->SmmSpiProtocol,\r
- &(mSpiInitTable[FlashIndex])\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // read vendor/device IDs to check if flash device is supported\r
- //\r
- Status = mFvbModuleGlobal->SmmSpiProtocol->Execute (\r
- mFvbModuleGlobal->SmmSpiProtocol,\r
- SPI_OPCODE_JEDEC_ID_INDEX,\r
- SPI_WREN_INDEX,\r
- TRUE,\r
- FALSE,\r
- FALSE,\r
- 0,\r
- 3,\r
- FlashID,\r
- EnumSpiRegionAll\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- if (((FlashID[0] == mSpiInitTable[FlashIndex].VendorId) &&\r
- (FlashID[2] == mSpiInitTable[FlashIndex].DeviceId1)) ||\r
- ((FlashID[0] == SPI_AT26DF321_ID1) &&\r
- (FlashID[0] == mSpiInitTable[FlashIndex].VendorId) &&\r
- (FlashID[1] == mSpiInitTable[FlashIndex].DeviceId0))) {\r
- //\r
- // Supported SPI device found\r
- //\r
- DEBUG (\r
- ((EFI_D_INFO),\r
- "Smm Mode: Supported SPI Flash device found, Vendor Id: 0x%02x, Device ID: 0x%02x%02x!\n",\r
- FlashID[0],\r
- FlashID[1],\r
- FlashID[2])\r
- );\r
- break;\r
- }\r
- }\r
- }\r
- }\r
-\r
- if (FlashIndex >= EnumSpiFlashMax) {\r
- Status = EFI_UNSUPPORTED;\r
- DEBUG (\r
- (EFI_D_ERROR,\r
- "ERROR - Unknown SPI Flash Device, Vendor Id: 0x%02x, Device ID: 0x%02x%02x!\n",\r
- FlashID[0],\r
- FlashID[1],\r
- FlashID[2])\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- SpiStatus = 0;\r
- Status = mFvbModuleGlobal->SmmSpiProtocol->Execute (\r
- mFvbModuleGlobal->SmmSpiProtocol,\r
- SPI_OPCODE_WRITE_S_INDEX, // OpcodeIndex\r
- 1, // PrefixOpcodeIndex\r
- TRUE, // DataCycle\r
- TRUE, // Atomic\r
- TRUE, // ShiftOut\r
- 0, // Address\r
- 1, // Data Number\r
- &SpiStatus,\r
- EnumSpiRegionAll // SPI_REGION_TYPE\r
- );\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-SmmSpiNotificationFunction (\r
- IN CONST EFI_GUID *Protocol,\r
- IN VOID *Interface,\r
- IN EFI_HANDLE Handle\r
- )\r
-{\r
- return SmmSpiInit();\r
-}\r
-\r
-\r
-VOID\r
-EFIAPI\r
-GetFullDriverPath (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable,\r
- OUT EFI_DEVICE_PATH_PROTOCOL **CompleteFilePath\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Function is used to get the full device path for this driver.\r
-\r
-Arguments:\r
-\r
- ImageHandle - The loaded image handle of this driver.\r
- SystemTable - The pointer of system table.\r
- CompleteFilePath - The pointer of returned full file path\r
-\r
-Returns:\r
-\r
- none\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_LOADED_IMAGE_PROTOCOL *LoadedImage;\r
- EFI_DEVICE_PATH_PROTOCOL *ImageDevicePath;\r
-\r
-\r
- Status = gBS->HandleProtocol (\r
- ImageHandle,\r
- &gEfiLoadedImageProtocolGuid,\r
- (VOID **) &LoadedImage\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->HandleProtocol (\r
- LoadedImage->DeviceHandle,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID *) &ImageDevicePath\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- *CompleteFilePath = AppendDevicePath (\r
- ImageDevicePath,\r
- LoadedImage->FilePath\r
- );\r
-\r
- return ;\r
-}\r
-\r
-\r
-\r
-EFI_STATUS\r
-FvbInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
- This function does common initialization for FVB services\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- EFI_FIRMWARE_VOLUME_HEADER *FwVolHeader;\r
- EFI_FIRMWARE_VOLUME_HEADER *TempFwVolHeader;\r
- VOID *HobList;\r
- VOID *FirmwareVolumeHobList;\r
- UINT32 BufferSize;\r
- EFI_FV_BLOCK_MAP_ENTRY *PtrBlockMapEntry;\r
- BOOLEAN WriteEnabled;\r
- BOOLEAN WriteLocked;\r
- EFI_HANDLE FwbHandle;\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
- EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *OldFwbInterface;\r
- EFI_DEVICE_PATH_PROTOCOL *FwbDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *TempFwbDevicePath;\r
- UINT32 MaxLbaSize;\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- BOOLEAN WriteBack;\r
- UINTN NumOfBlocks;\r
- UINTN HeaderLength;\r
- UINT8 SpiStatus;\r
- UINT8 FlashIndex;\r
- UINT8 FlashID[3];\r
- EFI_DEVICE_PATH_PROTOCOL *CompleteFilePath;\r
- UINT8 PrefixOpcodeIndex;\r
- BOOLEAN InSmm;\r
- EFI_SMM_BASE2_PROTOCOL *mSmmBase2;\r
- EFI_HANDLE Handle;\r
-\r
- VOID *Registration;\r
- EFI_EVENT Event;\r
-\r
- CompleteFilePath = NULL;\r
- GetFullDriverPath (ImageHandle, SystemTable, &CompleteFilePath);\r
-\r
- Status = EfiGetSystemConfigurationTable (&gEfiHobListGuid, &HobList);\r
-\r
- //\r
- // No FV HOBs found\r
- //\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-\r
- //\r
- // Allocate runtime services data for global variable, which contains\r
- // the private data of all firmware volume block instances\r
- //\r
- mFvbModuleGlobal = (ESAL_FWB_GLOBAL *)AllocateRuntimeZeroPool(sizeof (ESAL_FWB_GLOBAL ));\r
- ASSERT(mFvbModuleGlobal);\r
- mSmmBase2 = NULL;\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmBase2ProtocolGuid,\r
- NULL,\r
- (VOID **) &mSmmBase2\r
- );\r
-\r
- if (mSmmBase2 == NULL) {\r
- InSmm = FALSE;\r
- } else {\r
- mSmmBase2->InSmm (mSmmBase2, &InSmm);\r
- mSmmBase2->GetSmstLocation (mSmmBase2, &mSmst);\r
-\r
- }\r
-\r
- if (!InSmm) {\r
- mInSmmMode = 0;\r
- //\r
- // Obtain a handle for ICH SPI Protocol\r
- //\r
- Status = gBS->LocateProtocol (&gEfiSpiProtocolGuid, NULL, (VOID **) &mFvbModuleGlobal->SpiProtocol);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // attempt to identify flash part and initialize spi table\r
- //\r
- for (FlashIndex = 0; FlashIndex < EnumSpiFlashMax; FlashIndex++) {\r
- Status = mFvbModuleGlobal->SpiProtocol->Init (\r
- mFvbModuleGlobal->SpiProtocol,\r
- &(mSpiInitTable[FlashIndex])\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // read vendor/device IDs to check if flash device is supported\r
- //\r
- Status = mFvbModuleGlobal->SpiProtocol->Execute (\r
- mFvbModuleGlobal->SpiProtocol,\r
- SPI_OPCODE_JEDEC_ID_INDEX,\r
- SPI_WREN_INDEX,\r
- TRUE,\r
- FALSE,\r
- FALSE,\r
- 0,\r
- 3,\r
- FlashID,\r
- EnumSpiRegionAll\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- if (((FlashID[0] == mSpiInitTable[FlashIndex].VendorId) &&\r
- (FlashID[2] == mSpiInitTable[FlashIndex].DeviceId1)) ||\r
- ((FlashID[0] == SPI_AT26DF321_ID1) &&\r
- (FlashID[0] == mSpiInitTable[FlashIndex].VendorId) &&\r
- (FlashID[1] == mSpiInitTable[FlashIndex].DeviceId0))) {\r
- //\r
- // Supported SPI device found\r
- //\r
- DEBUG (\r
- ((EFI_D_INFO),\r
- "Supported SPI Flash device found, Vendor Id: 0x%02x, Device ID: 0x%02x%02x!\n",\r
- FlashID[0],\r
- FlashID[1],\r
- FlashID[2])\r
- );\r
-\r
- PublishFlashDeviceInfo (&mSpiInitTable[FlashIndex]);\r
- break;\r
- }\r
- }\r
- }\r
- }\r
-\r
- if (FlashIndex >= EnumSpiFlashMax) {\r
- Status = EFI_UNSUPPORTED;\r
- DEBUG (\r
- (DEBUG_ERROR,\r
- "ERROR - Unknown SPI Flash Device, Vendor Id: 0x%02x, Device ID: 0x%02x%02x!\n",\r
- FlashID[0],\r
- FlashID[1],\r
- FlashID[2])\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- //\r
- // Unlock all regions by writing to status register\r
- // This could be SPI device specific, need to follow the datasheet\r
- // To write to Write Status Register the Spi PrefixOpcode needs to be:\r
- // 0 for Atmel parts\r
- // 0 for Intel parts\r
- // 0 for Macronix parts\r
- // 0 for Winbond parts\r
- // 1 for SST parts\r
- SpiStatus = 0;\r
- if (FlashID[0] == SPI_SST25VF016B_ID1) {\r
- PrefixOpcodeIndex = 1;\r
- } else {\r
- PrefixOpcodeIndex = 0;\r
- }\r
- Status = mFvbModuleGlobal->SpiProtocol->Execute (\r
- mFvbModuleGlobal->SpiProtocol,\r
- SPI_OPCODE_WRITE_S_INDEX, // OpcodeIndex\r
- PrefixOpcodeIndex, // PrefixOpcodeIndex\r
- TRUE, // DataCycle\r
- TRUE, // Atomic\r
- TRUE, // ShiftOut\r
- 0, // Address\r
- 1, // Data Number\r
- &SpiStatus,\r
- EnumSpiRegionAll // SPI_REGION_TYPE\r
- );\r
-\r
-\r
- } else {\r
- mInSmmMode = 1;\r
-\r
- Status = mSmst->SmmLocateProtocol (&gEfiSmmSpiProtocolGuid, NULL, (VOID **) &mFvbModuleGlobal->SmmSpiProtocol);\r
- if (EFI_ERROR(Status)) {\r
- Registration = NULL;\r
- Status = mSmst->SmmRegisterProtocolNotify (\r
- &gEfiSmmSpiProtocolGuid,\r
- SmmSpiNotificationFunction,\r
- &Registration\r
- );\r
- } else {\r
- Status = SmmSpiInit();\r
- }\r
-\r
- }\r
-\r
- //\r
- // Calculate the total size for all firmware volume block instances\r
- //\r
- BufferSize = 0;\r
- FirmwareVolumeHobList = HobList;\r
- FwVolHeader = NULL;\r
- do {\r
- Status = GetFvbHeader (&FirmwareVolumeHobList, &FwVolHeader, &BaseAddress, &WriteBack);\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
-\r
- if (FwVolHeader) {\r
- BufferSize += (FwVolHeader->HeaderLength + sizeof (EFI_FW_VOL_INSTANCE) - sizeof (EFI_FIRMWARE_VOLUME_HEADER));\r
- }\r
- } while (TRUE);\r
-\r
- //\r
- // Only need to allocate once. There is only one copy of physical memory for\r
- // the private data of each FV instance. But in virtual mode or in physical\r
- // mode, the address of the the physical memory may be different.\r
- //\r
- mFvbModuleGlobal->FvInstance[FVB_PHYSICAL] = (EFI_FW_VOL_INSTANCE *) AllocateRuntimeZeroPool (BufferSize);\r
- ASSERT(mFvbModuleGlobal->FvInstance[FVB_PHYSICAL]);\r
- //\r
- // Make a virtual copy of the FvInstance pointer.\r
- //\r
- FwhInstance = mFvbModuleGlobal->FvInstance[FVB_PHYSICAL];\r
- mFvbModuleGlobal->FvInstance[FVB_VIRTUAL] = FwhInstance;\r
-\r
- mFvbModuleGlobal->NumFv = 0;\r
- FirmwareVolumeHobList = HobList;\r
- TempFwVolHeader = NULL;\r
-\r
- MaxLbaSize = 0;\r
-\r
- //\r
- // Fill in the private data of each firmware volume block instance\r
- //\r
- // Foreach Fv HOB in the FirmwareVolumeHobList, loop\r
- //\r
- do {\r
- Status = GetFvbHeader (&FirmwareVolumeHobList, &TempFwVolHeader, &BaseAddress, &WriteBack);\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- FwVolHeader = TempFwVolHeader;\r
-\r
- if (!FwVolHeader) {\r
- continue;\r
- }\r
-\r
-\r
- CopyMem ((UINTN *) &(FwhInstance->VolumeHeader), (UINTN *) FwVolHeader, FwVolHeader->HeaderLength);\r
- FwVolHeader = &(FwhInstance->VolumeHeader);\r
-\r
- FwhInstance->FvBase[FVB_PHYSICAL] = (UINTN) BaseAddress;\r
- FwhInstance->FvBase[FVB_VIRTUAL] = (UINTN) BaseAddress;\r
-\r
- //\r
- // FwhInstance->FvWriteBase may not be the same as FwhInstance->FvBase\r
- //\r
- FwhInstance->FvWriteBase[FVB_PHYSICAL] = (UINTN) BaseAddress;\r
- WriteEnabled = TRUE;\r
-\r
- //\r
- // Every pointer should have a virtual copy.\r
- //\r
- FwhInstance->FvWriteBase[FVB_VIRTUAL] = FwhInstance->FvWriteBase[FVB_PHYSICAL];\r
-\r
- FwhInstance->WriteEnabled = WriteEnabled;\r
- EfiInitializeLock (&(FwhInstance->FvbDevLock), TPL_HIGH_LEVEL);\r
-\r
- NumOfBlocks = 0;\r
- WriteLocked = FALSE;\r
-\r
- if (WriteEnabled) {\r
- for (PtrBlockMapEntry = FwVolHeader->BlockMap; PtrBlockMapEntry->NumBlocks != 0; PtrBlockMapEntry++) {\r
- //\r
- // Get the maximum size of a block. The size will be used to allocate\r
- // buffer for Scratch space, the intermediate buffer for FVB extension\r
- // protocol\r
- //\r
- if (MaxLbaSize < PtrBlockMapEntry->Length) {\r
- MaxLbaSize = PtrBlockMapEntry->Length;\r
- }\r
-\r
- NumOfBlocks = NumOfBlocks + PtrBlockMapEntry->NumBlocks;\r
- }\r
- //\r
- // Write back a healthy FV header\r
- //\r
- if (WriteBack && (!WriteLocked)) {\r
-\r
- Status = FlashFdErase (\r
- (UINTN) FwhInstance->FvWriteBase[0],\r
- (UINTN) BaseAddress,\r
- FwVolHeader->BlockMap->Length\r
- );\r
-\r
- HeaderLength = (UINTN) FwVolHeader->HeaderLength;\r
- Status = FlashFdWrite (\r
- (UINTN) FwhInstance->FvWriteBase[0],\r
- (UINTN) BaseAddress,\r
- &HeaderLength,\r
- (UINT8 *) FwVolHeader,\r
- FwVolHeader->BlockMap->Length\r
- );\r
-\r
- }\r
- }\r
- //\r
- // The total number of blocks in the FV.\r
- //\r
- FwhInstance->NumOfBlocks = NumOfBlocks;\r
-\r
- //\r
- // If the FV is write locked, set the appropriate attributes\r
- //\r
- if (WriteLocked) {\r
- //\r
- // write disabled\r
- //\r
- FwhInstance->VolumeHeader.Attributes &= ~EFI_FVB2_WRITE_STATUS;\r
- //\r
- // lock enabled\r
- //\r
- FwhInstance->VolumeHeader.Attributes |= EFI_FVB2_LOCK_STATUS;\r
- }\r
-\r
- //\r
- // Allocate and initialize FVB Device in a runtime data buffer\r
- //\r
- FvbDevice = AllocateRuntimeCopyPool (sizeof (EFI_FW_VOL_BLOCK_DEVICE), &mFvbDeviceTemplate);\r
- ASSERT (FvbDevice);\r
-\r
- FvbDevice->Instance = mFvbModuleGlobal->NumFv;\r
- mFvbModuleGlobal->NumFv++;\r
-\r
- //\r
- // FV does not contains extension header, then produce MEMMAP_DEVICE_PATH\r
- //\r
- if (FwVolHeader->ExtHeaderOffset == 0) {\r
- FvbDevice->FvDevicePath.MemMapDevPath.StartingAddress = BaseAddress;\r
- FvbDevice->FvDevicePath.MemMapDevPath.EndingAddress = BaseAddress + (FwVolHeader->FvLength - 1);\r
- FwbDevicePath = (EFI_DEVICE_PATH_PROTOCOL *)&FvbDevice->FvDevicePath;\r
- } else {\r
- CopyGuid (\r
- &FvbDevice->UefiFvDevicePath.FvDevPath.FvName,\r
- (EFI_GUID *)(UINTN)(BaseAddress + FwVolHeader->ExtHeaderOffset)\r
- );\r
- FwbDevicePath = (EFI_DEVICE_PATH_PROTOCOL *)&FvbDevice->UefiFvDevicePath;\r
- }\r
-\r
- if (!InSmm) {\r
- //\r
- // Find a handle with a matching device path that has supports FW Block protocol\r
- //\r
- TempFwbDevicePath = FwbDevicePath;\r
- Status = gBS->LocateDevicePath (&gEfiFirmwareVolumeBlockProtocolGuid, &TempFwbDevicePath, &FwbHandle);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // LocateDevicePath fails so install a new interface and device path\r
- //\r
- FwbHandle = NULL;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &FwbHandle,\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- &FvbDevice->FwVolBlockInstance,\r
- &gEfiDevicePathProtocolGuid,\r
- FwbDevicePath,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } else if (EfiIsDevicePathEnd (TempFwbDevicePath)) {\r
- //\r
- // Device already exists, so reinstall the FVB protocol\r
- //\r
- Status = gBS->HandleProtocol (\r
- FwbHandle,\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- (VOID **) &OldFwbInterface\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->ReinstallProtocolInterface (\r
- FwbHandle,\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- OldFwbInterface,\r
- &FvbDevice->FwVolBlockInstance\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- } else {\r
- //\r
- // There was a FVB protocol on an End Device Path node\r
- //\r
- ASSERT (FALSE);\r
- }\r
- } else {\r
- FwbHandle = NULL;\r
- Status = mSmst->SmmInstallProtocolInterface (\r
- &FwbHandle,\r
- &gEfiSmmFirmwareVolumeBlockProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &FvbDevice->FwVolBlockInstance\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- FwhInstance = (EFI_FW_VOL_INSTANCE *)\r
- (\r
- (UINTN) ((UINT8 *) FwhInstance) + FwVolHeader->HeaderLength +\r
- (sizeof (EFI_FW_VOL_INSTANCE) - sizeof (EFI_FIRMWARE_VOLUME_HEADER))\r
- );\r
- } while (TRUE);\r
-\r
- //\r
- // Allocate for scratch space, an intermediate buffer for FVB extention\r
- //\r
-\r
- mFvbModuleGlobal->FvbScratchSpace[FVB_PHYSICAL] = AllocateRuntimeZeroPool (MaxLbaSize);\r
-\r
- ASSERT (mFvbModuleGlobal->FvbScratchSpace[FVB_PHYSICAL]);\r
-\r
- mFvbModuleGlobal->FvbScratchSpace[FVB_VIRTUAL] = mFvbModuleGlobal->FvbScratchSpace[FVB_PHYSICAL];\r
-\r
- if (!InSmm) {\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- FvbVirtualddressChangeEvent,\r
- NULL,\r
- &gEfiEventVirtualAddressChangeGuid,\r
- &Event\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } else {\r
- //\r
- // Inform other platform drivers that SPI device discovered and\r
- // SPI interface ready for use.\r
- //\r
- Handle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gEfiSmmSpiReadyProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- NULL\r
- );\r
- }\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-Firmware volume block driver for SPI device\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _FW_BLOCK_SERVICE_H\r
-#define _FW_BLOCK_SERVICE_H\r
-\r
-\r
-#include "SpiFlashDevice.h"\r
-\r
-//\r
-// Statements that include other header files\r
-\r
-#include <Library/IoLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/UefiRuntimeLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-\r
-#include <Guid/EventGroup.h>\r
-#include <Guid/HobList.h>\r
-#include <Guid/FirmwareFileSystem2.h>\r
-#include <Guid/SystemNvDataGuid.h>\r
-\r
-#include <Protocol/SmmBase2.h>\r
-#include <Protocol/LoadedImage.h>\r
-#include <Protocol/PlatformSmmSpiReady.h>\r
-\r
-//\r
-// Define two helper macro to extract the Capability field or Status field in FVB\r
-// bit fields\r
-//\r
-#define EFI_FVB2_CAPABILITIES (EFI_FVB2_READ_DISABLED_CAP | \\r
- EFI_FVB2_READ_ENABLED_CAP | \\r
- EFI_FVB2_WRITE_DISABLED_CAP | \\r
- EFI_FVB2_WRITE_ENABLED_CAP | \\r
- EFI_FVB2_LOCK_CAP \\r
- )\r
-\r
-#define EFI_FVB2_STATUS (EFI_FVB2_READ_STATUS | EFI_FVB2_WRITE_STATUS | EFI_FVB2_LOCK_STATUS)\r
-\r
-#define EFI_INTERNAL_POINTER 0x00000004\r
-#define FVB_PHYSICAL 0\r
-#define FVB_VIRTUAL 1\r
-\r
-typedef struct {\r
- EFI_LOCK FvbDevLock;\r
- UINTN FvBase[2];\r
- UINTN FvWriteBase[2];\r
- UINTN NumOfBlocks;\r
- BOOLEAN WriteEnabled;\r
- EFI_FIRMWARE_VOLUME_HEADER VolumeHeader;\r
-} EFI_FW_VOL_INSTANCE;\r
-\r
-typedef struct {\r
- UINT32 NumFv;\r
- EFI_FW_VOL_INSTANCE *FvInstance[2];\r
- UINT8 *FvbScratchSpace[2];\r
- EFI_SPI_PROTOCOL *SpiProtocol;\r
- EFI_SPI_PROTOCOL *SmmSpiProtocol;\r
-} ESAL_FWB_GLOBAL;\r
-\r
-//\r
-// SPI default opcode slots\r
-//\r
-#define SPI_OPCODE_JEDEC_ID_INDEX 0\r
-#define SPI_OPCODE_READ_ID_INDEX 1\r
-#define SPI_OPCODE_WRITE_S_INDEX 2\r
-#define SPI_OPCODE_WRITE_INDEX 3\r
-#define SPI_OPCODE_READ_INDEX 4\r
-#define SPI_OPCODE_ERASE_INDEX 5\r
-#define SPI_OPCODE_READ_S_INDEX 6\r
-#define SPI_OPCODE_CHIP_ERASE_INDEX 7\r
-\r
-#define SPI_ERASE_SECTOR_SIZE SIZE_4KB //This is the chipset requirement\r
-\r
-//\r
-// Fvb Protocol instance data\r
-//\r
-#define FVB_DEVICE_FROM_THIS(a) CR (a, EFI_FW_VOL_BLOCK_DEVICE, FwVolBlockInstance, FVB_DEVICE_SIGNATURE)\r
-#define FVB_EXTEND_DEVICE_FROM_THIS(a) CR (a, EFI_FW_VOL_BLOCK_DEVICE, FvbExtension, FVB_DEVICE_SIGNATURE)\r
-#define FVB_DEVICE_SIGNATURE SIGNATURE_32 ('F', 'V', 'B', 'C')\r
-//\r
-// Device Path\r
-//\r
-#define EFI_END_ENTIRE_DEVICE_PATH_SUBTYPE 0xff\r
-#define EfiDevicePathType(a) (((a)->Type) & 0x7f)\r
-#define EfiIsDevicePathEndType(a) (EfiDevicePathType (a) == 0x7f)\r
-#define EfiIsDevicePathEndSubType(a) ((a)->SubType == EFI_END_ENTIRE_DEVICE_PATH_SUBTYPE)\r
-#define EfiIsDevicePathEnd(a) (EfiIsDevicePathEndType (a) && EfiIsDevicePathEndSubType (a))\r
-\r
-typedef struct {\r
- MEMMAP_DEVICE_PATH MemMapDevPath;\r
- EFI_DEVICE_PATH_PROTOCOL EndDevPath;\r
-} FV_DEVICE_PATH;\r
-\r
-//\r
-// UEFI Specification define FV device path format if FV provide name GUID in extension header\r
-//\r
-typedef struct {\r
- MEDIA_FW_VOL_DEVICE_PATH FvDevPath;\r
- EFI_DEVICE_PATH_PROTOCOL EndDevPath;\r
-} UEFI_FV_DEVICE_PATH;\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- FV_DEVICE_PATH FvDevicePath;\r
- UEFI_FV_DEVICE_PATH UefiFvDevicePath;\r
- UINTN Instance;\r
- EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL FwVolBlockInstance;\r
-} EFI_FW_VOL_BLOCK_DEVICE;\r
-\r
-typedef struct {\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- EFI_FIRMWARE_VOLUME_HEADER FvbInfo;\r
- //\r
- // EFI_FV_BLOCK_MAP_ENTRY ExtraBlockMap[n];//n=0\r
- //\r
- EFI_FV_BLOCK_MAP_ENTRY End[1];\r
-} EFI_FVB_MEDIA_INFO;\r
-\r
-VOID\r
-FvbVirtualddressChangeEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- );\r
-\r
-EFI_STATUS\r
-GetFvbInfo (\r
- IN EFI_PHYSICAL_ADDRESS FvBaseAddress,\r
- OUT EFI_FIRMWARE_VOLUME_HEADER **FvbInfo\r
- );\r
-\r
-BOOLEAN\r
-SetPlatformFvbLock (\r
- IN UINTN LbaAddress\r
- );\r
-\r
-EFI_STATUS\r
-FvbReadBlock (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- IN UINTN BlockOffset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- );\r
-\r
-EFI_STATUS\r
-FvbWriteBlock (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- IN UINTN BlockOffset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- );\r
-\r
-EFI_STATUS\r
-FvbEraseBlock (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- );\r
-\r
-EFI_STATUS\r
-FvbSetVolumeAttributes (\r
- IN UINTN Instance,\r
- IN OUT EFI_FVB_ATTRIBUTES_2 *Attributes,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- );\r
-\r
-EFI_STATUS\r
-FvbGetVolumeAttributes (\r
- IN UINTN Instance,\r
- OUT EFI_FVB_ATTRIBUTES_2 *Attributes,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- );\r
-\r
-EFI_STATUS\r
-FvbGetPhysicalAddress (\r
- IN UINTN Instance,\r
- OUT EFI_PHYSICAL_ADDRESS *Address,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- );\r
-\r
-EFI_STATUS\r
-FvbInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-VOID\r
-FvbClassAddressChangeEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- );\r
-\r
-EFI_STATUS\r
-FvbSpecificInitialize (\r
- IN ESAL_FWB_GLOBAL *mFvbModuleGlobal\r
- );\r
-\r
-EFI_STATUS\r
-FvbGetLbaAddress (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- OUT UINTN *LbaAddress,\r
- OUT UINTN *LbaWriteAddress,\r
- OUT UINTN *LbaLength,\r
- OUT UINTN *NumOfBlocks,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- );\r
-\r
-EFI_STATUS\r
-FvbEraseCustomBlockRange (\r
- IN UINTN Instance,\r
- IN EFI_LBA StartLba,\r
- IN UINTN OffsetStartLba,\r
- IN EFI_LBA LastLba,\r
- IN UINTN OffsetLastLba,\r
- IN ESAL_FWB_GLOBAL *Global,\r
- IN BOOLEAN Virtual\r
- );\r
-\r
-//\r
-// Protocol APIs\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolSetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetPhysicalAddress (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_PHYSICAL_ADDRESS *Address\r
- );\r
-\r
-EFI_STATUS\r
-FvbProtocolGetBlockSize (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- OUT UINTN *BlockSize,\r
- OUT UINTN *NumOfBlocks\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolRead (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolWrite (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolEraseBlocks (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- ...\r
- );\r
-\r
-extern SPI_INIT_TABLE mSpiInitTable[];\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "FwBlockService.h"\r
-\r
-\r
-/**\r
- This function allows the caller to determine if UEFI SetVirtualAddressMap() has been called.\r
-\r
- This function returns TRUE after all the EVT_SIGNAL_VIRTUAL_ADDRESS_CHANGE functions have\r
- executed as a result of the OS calling SetVirtualAddressMap(). Prior to this time FALSE\r
- is returned. This function is used by runtime code to decide it is legal to access services\r
- that go away after SetVirtualAddressMap().\r
-\r
- @retval TRUE The system has finished executing the EVT_SIGNAL_VIRTUAL_ADDRESS_CHANGE event.\r
- @retval FALSE The system has not finished executing the EVT_SIGNAL_VIRTUAL_ADDRESS_CHANGE event.\r
-\r
-**/\r
-BOOLEAN\r
-EfiGoneVirtual (\r
- VOID\r
- )\r
-{\r
- return FALSE; //Hard coded to FALSE for SMM driver.\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for SpiFvbServices Module\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FwBlockServiceSmm\r
- FILE_GUID = A469DDBD-16D0-4535-BAE3-77274BD70B4C\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
- ENTRY_POINT = FvbInitialize\r
-\r
-[Sources]\r
- FwBlockService.c\r
- FwBlockService.h\r
- FvbInfo.c\r
- SpiFlashDevice.c\r
- SpiFlashDevice.h\r
- PlatformSmmSpi.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- PcdLib\r
- HobLib\r
- UefiLib\r
- BaseMemoryLib\r
- UefiDriverEntryPoint\r
- MemoryAllocationLib\r
- UefiRuntimeServicesTableLib\r
- UefiBootServicesTableLib\r
- DxeServicesTableLib\r
-\r
-[Guids]\r
- gEfiEventVirtualAddressChangeGuid\r
- gEfiHobListGuid\r
-\r
- [Protocols]\r
- gEfiFirmwareVolumeBlockProtocolGuid ##Produces\r
- gEfiSpiProtocolGuid\r
- gEfiDevicePathProtocolGuid\r
- gEfiLoadedImageProtocolGuid\r
- gEfiSmmBase2ProtocolGuid\r
- gEfiSmmSpiProtocolGuid\r
- gEfiSmmFirmwareVolumeBlockProtocolGuid\r
- gEfiSmmSpiReadyProtocolGuid\r
-\r
-[FixedPcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize\r
-\r
-[Pcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainSize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainBase\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoveryBase\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoverySize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadBase\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadSize\r
- gQuarkPlatformTokenSpaceGuid.PcdSpiFlashDeviceSize\r
-\r
-[Depex]\r
- gEfiSpiProtocolGuid\r
+++ /dev/null
-## @file\r
-# Component description file for SpiFvbServices Module\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FwBlockService\r
- FILE_GUID = 4D35A5A7-622E-4955-A5D2-CDA812940D74\r
- MODULE_TYPE = DXE_RUNTIME_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = FvbInitialize\r
-\r
-[Sources]\r
- FwBlockService.c\r
- FwBlockService.h\r
- FvbInfo.c\r
- SpiFlashDevice.c\r
- SpiFlashDevice.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- QuarkPlatformPkg/QuarkPlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- PcdLib\r
- HobLib\r
- UefiLib\r
- BaseMemoryLib\r
- UefiDriverEntryPoint\r
- MemoryAllocationLib\r
- UefiRuntimeLib\r
- UefiRuntimeServicesTableLib\r
- UefiBootServicesTableLib\r
- DxeServicesTableLib\r
-\r
-[Guids]\r
- gEfiEventVirtualAddressChangeGuid\r
- gEfiHobListGuid\r
-\r
- [Protocols]\r
- gEfiFirmwareVolumeBlockProtocolGuid ##Produces\r
- gEfiSpiProtocolGuid\r
- gEfiDevicePathProtocolGuid\r
- gEfiLoadedImageProtocolGuid\r
- gEfiSmmBase2ProtocolGuid\r
- gEfiSmmSpiProtocolGuid\r
- gEfiSmmFirmwareVolumeBlockProtocolGuid\r
- gEfiSmmSpiReadyProtocolGuid\r
-\r
-[FixedPcd]\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize\r
-\r
-[Pcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainSize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainBase\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoveryBase\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoverySize\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadBase\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadSize\r
- gQuarkPlatformTokenSpaceGuid.PcdSpiFlashDeviceSize\r
-\r
-[Depex]\r
- gEfiSpiProtocolGuid\r
+++ /dev/null
-/** @file\r
-Initializes Platform Specific Drivers.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#include "SpiFlashDevice.h"\r
-\r
-#define FLASH_SIZE (FixedPcdGet32 (PcdFlashAreaSize))\r
-\r
-SPI_INIT_TABLE mSpiInitTable[] = {\r
- //\r
- // Macronix 32Mbit part\r
- //\r
- {\r
- SPI_MX25L3205_ID1,\r
- SPI_MX25L3205_ID2,\r
- SPI_MX25L3205_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle20MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x400000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Winbond 32Mbit part\r
- //\r
- {\r
- SPI_W25X32_ID1,\r
- SF_DEVICE_ID0_W25QXX,\r
- SF_DEVICE_ID1_W25Q32,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x400000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Winbond 32Mbit part\r
- //\r
- {\r
- SPI_W25X32_ID1,\r
- SPI_W25X32_ID2,\r
- SPI_W25X32_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x400000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Atmel 32Mbit part\r
- //\r
- {\r
- SPI_AT26DF321_ID1,\r
- SPI_AT26DF321_ID2, // issue: byte 2 identifies family/density for Atmel\r
- SPI_AT26DF321_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x400000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
-\r
- //\r
- // Intel 32Mbit part bottom boot\r
- //\r
- {\r
- SPI_QH25F320_ID1,\r
- SPI_QH25F320_ID2,\r
- SPI_QH25F320_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_ENABLE\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // SST 64Mbit part\r
- //\r
- {\r
- SPI_SST25VF080B_ID1, // VendorId\r
- SF_DEVICE_ID0_25VF064C, // DeviceId 0\r
- SF_DEVICE_ID1_25VF064C, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // NUMONYX 64Mbit part\r
- //\r
- {\r
- SF_VENDOR_ID_NUMONYX, // VendorId\r
- SF_DEVICE_ID0_M25PX64, // DeviceId 0\r
- SF_DEVICE_ID1_M25PX64, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Atmel 64Mbit part\r
- //\r
- {\r
- SF_VENDOR_ID_ATMEL, // VendorId\r
- SF_DEVICE_ID0_AT25DF641, // DeviceId 0\r
- SF_DEVICE_ID1_AT25DF641, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
-\r
- //\r
- // Spansion 64Mbit part\r
- //\r
- {\r
- SF_VENDOR_ID_SPANSION, // VendorId\r
- SF_DEVICE_ID0_S25FL064K, // DeviceId 0\r
- SF_DEVICE_ID1_S25FL064K, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
-\r
- //\r
- // Macronix 64Mbit part bottom boot\r
- //\r
- {\r
- SF_VENDOR_ID_MX, // VendorId\r
- SF_DEVICE_ID0_25L6405D, // DeviceId 0\r
- SF_DEVICE_ID1_25L6405D, // DeviceId 1\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Winbond 64Mbit part bottom boot\r
- //\r
- {\r
- SPI_W25X64_ID1,\r
- SF_DEVICE_ID0_W25QXX,\r
- SF_DEVICE_ID1_W25Q64,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Winbond 64Mbit part bottom boot\r
- //\r
- {\r
- SPI_W25X64_ID1,\r
- SPI_W25X64_ID2,\r
- SPI_W25X64_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle50MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle50MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- },\r
- //\r
- // Intel 64Mbit part bottom boot\r
- //\r
- {\r
- SPI_QH25F640_ID1,\r
- SPI_QH25F640_ID2,\r
- SPI_QH25F640_ID3,\r
- {\r
- SPI_COMMAND_WRITE_ENABLE,\r
- SPI_COMMAND_WRITE_S_EN\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_JEDEC_ID, EnumSpiCycle33MHz, EnumSpiOperationJedecId},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ_ID, EnumSpiCycle33MHz, EnumSpiOperationOther},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_WRITE_S, EnumSpiCycle33MHz, EnumSpiOperationWriteStatus},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_WRITE, EnumSpiCycle33MHz, EnumSpiOperationProgramData_1_Byte},\r
- {EnumSpiOpcodeRead, SPI_COMMAND_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData},\r
- {EnumSpiOpcodeWrite, SPI_COMMAND_BLOCK_ERASE, EnumSpiCycle33MHz, EnumSpiOperationErase_64K_Byte},\r
- {EnumSpiOpcodeReadNoAddr, SPI_COMMAND_READ_S, EnumSpiCycle33MHz, EnumSpiOperationReadStatus},\r
- {EnumSpiOpcodeWriteNoAddr, SPI_COMMAND_CHIP_ERASE, EnumSpiCycle33MHz, EnumSpiOperationFullChipErase}\r
- },\r
- 0x800000 - FLASH_SIZE, // BIOS Start Offset\r
- FLASH_SIZE // BIOS image size in flash\r
- }\r
-};\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _SPI_FLASH_DEVICE_H_\r
-#define _SPI_FLASH_DEVICE_H_\r
-\r
-#include <PiDxe.h>\r
-#include <Protocol/Spi.h>\r
-#include <Protocol/FirmwareVolumeBlock.h>\r
-\r
-//\r
-// Supported SPI Flash Devices\r
-//\r
-typedef enum {\r
- EnumSpiFlash25L3205D, // Macronix 32Mbit part\r
- EnumSpiFlashW25Q32, // Winbond 32Mbit part\r
- EnumSpiFlashW25X32, // Winbond 32Mbit part\r
- EnumSpiFlashAT25DF321, // Atmel 32Mbit part\r
- EnumSpiFlashQH25F320, // Intel 32Mbit part\r
- EnumSpiFlash25VF064C, // SST 64Mbit part\r
- EnumSpiFlashM25PX64, // NUMONYX 64Mbit part\r
- EnumSpiFlashAT25DF641, // Atmel 64Mbit part\r
- EnumSpiFlashS25FL064K, // Spansion 64Mbit part\r
- EnumSpiFlash25L6405D, // Macronix 64Mbit part\r
- EnumSpiFlashW25Q64, // Winbond 64Mbit part\r
- EnumSpiFlashW25X64, // Winbond 64Mbit part\r
- EnumSpiFlashQH25F640, // Intel 64Mbit part\r
- EnumSpiFlashMax\r
-} SPI_FLASH_TYPES_SUPPORTED;\r
-\r
-//\r
-// Flash Device commands\r
-//\r
-// If a supported device uses a command different from the list below, a device specific command\r
-// will be defined just below it's JEDEC id section.\r
-//\r
-#define SPI_COMMAND_WRITE 0x02\r
-#define SPI_COMMAND_WRITE_AAI 0xAD\r
-#define SPI_COMMAND_READ 0x03\r
-#define SPI_COMMAND_ERASE 0x20\r
-#define SPI_COMMAND_WRITE_DISABLE 0x04\r
-#define SPI_COMMAND_READ_S 0x05\r
-#define SPI_COMMAND_WRITE_ENABLE 0x06\r
-#define SPI_COMMAND_READ_ID 0xAB\r
-#define SPI_COMMAND_JEDEC_ID 0x9F\r
-#define SPI_COMMAND_WRITE_S_EN 0x50\r
-#define SPI_COMMAND_WRITE_S 0x01\r
-#define SPI_COMMAND_CHIP_ERASE 0xC7\r
-#define SPI_COMMAND_BLOCK_ERASE 0xD8\r
-\r
-//\r
-// Flash JEDEC device ids\r
-//\r
-// SST 8Mbit part\r
-//\r
-#define SPI_SST25VF080B_ID1 0xBF\r
-#define SPI_SST25VF080B_ID2 0x25\r
-#define SPI_SST25VF080B_ID3 0x8E\r
-//\r
-// SST 16Mbit part\r
-//\r
-#define SPI_SST25VF016B_ID1 0xBF\r
-#define SPI_SST25VF016B_ID2 0x25\r
-#define SPI_SST25V016BF_ID3 0x41\r
-//\r
-// Macronix 32Mbit part\r
-//\r
-// MX25 part does not support WRITE_AAI comand (0xAD)\r
-//\r
-#define SPI_MX25L3205_ID1 0xC2\r
-#define SPI_MX25L3205_ID2 0x20\r
-#define SPI_MX25L3205_ID3 0x16\r
-//\r
-// Intel 32Mbit part bottom boot\r
-//\r
-#define SPI_QH25F320_ID1 0x89\r
-#define SPI_QH25F320_ID2 0x89\r
-#define SPI_QH25F320_ID3 0x12 // 32Mbit bottom boot\r
-//\r
-// Intel 64Mbit part bottom boot\r
-//\r
-#define SPI_QH25F640_ID1 0x89\r
-#define SPI_QH25F640_ID2 0x89\r
-#define SPI_QH25F640_ID3 0x13 // 64Mbit bottom boot\r
-//\r
-// QH part does not support command 0x20 for erase; only 0xD8 (sector erase)\r
-// QH part has 0x40 command for erase of parameter block (8 x 8K blocks at bottom of part)\r
-// 0x40 command ignored if address outside of parameter block range\r
-//\r
-#define SPI_QH25F320_COMMAND_PBLOCK_ERASE 0x40\r
-//\r
-// Winbond 32Mbit part\r
-//\r
-#define SPI_W25X32_ID1 0xEF\r
-#define SPI_W25X32_ID2 0x30 // Memory Type\r
-#define SPI_W25X32_ID3 0x16 // Capacity\r
-#define SF_DEVICE_ID1_W25Q32 0x16\r
-\r
-//\r
-// Winbond 64Mbit part\r
-//\r
-#define SPI_W25X64_ID1 0xEF\r
-#define SPI_W25X64_ID2 0x30 // Memory Type\r
-#define SPI_W25X64_ID3 0x17 // Capacity\r
-#define SF_DEVICE_ID0_W25QXX 0x40\r
-#define SF_DEVICE_ID1_W25Q64 0x17\r
-//\r
-// Winbond 128Mbit part\r
-//\r
-#define SF_DEVICE_ID0_W25Q128 0x40\r
-#define SF_DEVICE_ID1_W25Q128 0x18\r
-\r
-//\r
-// Atmel 32Mbit part\r
-//\r
-#define SPI_AT26DF321_ID1 0x1F\r
-#define SPI_AT26DF321_ID2 0x47 // [7:5]=Family, [4:0]=Density\r
-#define SPI_AT26DF321_ID3 0x00\r
-\r
-#define SF_VENDOR_ID_ATMEL 0x1F\r
-#define SF_DEVICE_ID0_AT25DF641 0x48\r
-#define SF_DEVICE_ID1_AT25DF641 0x00\r
-\r
-//\r
-// SST 8Mbit part\r
-//\r
-#define SPI_SST25VF080B_ID1 0xBF\r
-#define SPI_SST25VF080B_ID2 0x25\r
-#define SPI_SST25VF080B_ID3 0x8E\r
-#define SF_DEVICE_ID0_25VF064C 0x25\r
-#define SF_DEVICE_ID1_25VF064C 0x4B\r
-\r
-//\r
-// SST 16Mbit part\r
-//\r
-#define SPI_SST25VF016B_ID1 0xBF\r
-#define SPI_SST25VF016B_ID2 0x25\r
-#define SPI_SST25V016BF_ID3 0x41\r
-\r
-//\r
-// Winbond 32Mbit part\r
-//\r
-#define SPI_W25X32_ID1 0xEF\r
-#define SPI_W25X32_ID2 0x30 // Memory Type\r
-#define SPI_W25X32_ID3 0x16 // Capacity\r
-\r
-#define SF_VENDOR_ID_MX 0xC2\r
-#define SF_DEVICE_ID0_25L6405D 0x20\r
-#define SF_DEVICE_ID1_25L6405D 0x17\r
-\r
-#define SF_VENDOR_ID_NUMONYX 0x20\r
-#define SF_DEVICE_ID0_M25PX64 0x71\r
-#define SF_DEVICE_ID1_M25PX64 0x17\r
-\r
-//\r
-// Spansion 64Mbit part\r
-//\r
-#define SF_VENDOR_ID_SPANSION 0xEF\r
-#define SF_DEVICE_ID0_S25FL064K 0x40\r
-#define SF_DEVICE_ID1_S25FL064K 0x00\r
-\r
-//\r
-// index for prefix opcodes\r
-//\r
-#define SPI_WREN_INDEX 0 // Prefix Opcode 0: SPI_COMMAND_WRITE_ENABLE\r
-#define SPI_EWSR_INDEX 1 // Prefix Opcode 1: SPI_COMMAND_WRITE_S_EN\r
-#define BIOS_CTRL 0xDC\r
-\r
-#define PFAB_CARD_DEVICE_ID 0x5150\r
-#define PFAB_CARD_VENDOR_ID 0x8086\r
-#define PFAB_CARD_SETUP_REGISTER 0x40\r
-#define PFAB_CARD_SETUP_BYTE 0x0d\r
-\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Clanton Peak CRB platform with 32-bit DXE for 4MB/8MB flash devices.\r
-#\r
-# This package provides Clanton Peak CRB platform specific modules.\r
-# Copyright (c) 2013 - 2019 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- DSC_SPECIFICATION = 0x00010005\r
- PLATFORM_NAME = Quark\r
- PLATFORM_GUID = F6E7730E-0C7A-4741-9DFC-6BC8B86CD865\r
- PLATFORM_VERSION = 0.1\r
- FLASH_DEFINITION = QuarkPlatformPkg/Quark.fdf\r
- OUTPUT_DIRECTORY = Build/Quark\r
- SUPPORTED_ARCHITECTURES = IA32\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
- VPD_TOOL_GUID = 8C3D856A-9BE6-468E-850A-24F7A8D38E08\r
-\r
- #\r
- # Platform On/Off features are defined here\r
- #\r
- DEFINE SECURE_BOOT_ENABLE = FALSE\r
- DEFINE MEASURED_BOOT_ENABLE = FALSE\r
- DEFINE SOURCE_DEBUG_ENABLE = FALSE\r
- DEFINE PERFORMANCE_ENABLE = FALSE\r
- DEFINE LOGGING = FALSE\r
- DEFINE CAPSULE_ENABLE = FALSE\r
- DEFINE RECOVERY_ENABLE = FALSE\r
-\r
- #\r
- # Galileo board. Options are [GEN1, GEN2]\r
- #\r
- DEFINE GALILEO = GEN2\r
-\r
- #\r
- # TPM 1.2 Hardware. Options are [NONE, LPC, ATMEL_I2C, INFINEON_I2C]\r
- #\r
- DEFINE TPM_12_HARDWARE = NONE\r
-\r
- !if $(TARGET) == "DEBUG"\r
- DEFINE LOGGING = TRUE\r
- !endif\r
-\r
- !if $(PERFORMANCE_ENABLE)\r
- DEFINE SOURCE_DEBUG_ENABLE = FALSE\r
- DEFINE LOGGING = FALSE\r
- !endif\r
-\r
-################################################################################\r
-#\r
-# SKU Identification section - list of all SKU IDs supported by this\r
-# Platform.\r
-#\r
-################################################################################\r
-[SkuIds]\r
- 0|DEFAULT # The entry: 0|DEFAULT is reserved and always required.\r
-\r
-################################################################################\r
-#\r
-# Library Class section - list of all Library Classes needed by this Platform.\r
-#\r
-################################################################################\r
-[LibraryClasses]\r
- #\r
- # Entry point\r
- #\r
- PeiCoreEntryPoint|MdePkg/Library/PeiCoreEntryPoint/PeiCoreEntryPoint.inf\r
- PeimEntryPoint|MdePkg/Library/PeimEntryPoint/PeimEntryPoint.inf\r
- DxeCoreEntryPoint|MdePkg/Library/DxeCoreEntryPoint/DxeCoreEntryPoint.inf\r
- UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf\r
- UefiApplicationEntryPoint|MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf\r
-\r
- #\r
- # Basic\r
- #\r
- BaseLib|MdePkg/Library/BaseLib/BaseLib.inf\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLibRepStr/BaseMemoryLibRepStr.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- CpuLib|MdePkg/Library/BaseCpuLib/BaseCpuLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf\r
- IoLib|MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf\r
- PciLib|MdePkg/Library/BasePciLibPciExpress/BasePciLibPciExpress.inf\r
- PciSegmentLib|MdePkg/Library/BasePciSegmentLibPci/BasePciSegmentLibPci.inf\r
- PciCf8Lib|MdePkg/Library/BasePciCf8Lib/BasePciCf8Lib.inf\r
- PciExpressLib|MdePkg/Library/BasePciExpressLib/BasePciExpressLib.inf\r
- CacheMaintenanceLib|MdePkg/Library/BaseCacheMaintenanceLib/BaseCacheMaintenanceLib.inf\r
- PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- PeCoffExtraActionLib|SourceLevelDebugPkg/Library/PeCoffExtraActionLibDebug/PeCoffExtraActionLibDebug.inf\r
- DebugCommunicationLib|SourceLevelDebugPkg/Library/DebugCommunicationLibSerialPort/DebugCommunicationLibSerialPort.inf\r
-!else\r
- PeCoffExtraActionLib|MdePkg/Library/BasePeCoffExtraActionLibNull/BasePeCoffExtraActionLibNull.inf\r
-!endif\r
- DebugAgentLib|MdeModulePkg/Library/DebugAgentLibNull/DebugAgentLibNull.inf\r
- PeCoffGetEntryPointLib|MdePkg/Library/BasePeCoffGetEntryPointLib/BasePeCoffGetEntryPointLib.inf\r
-\r
- #\r
- # UEFI & PI\r
- #\r
- UefiBootServicesTableLib|MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf\r
- UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf\r
- UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntimeLib.inf\r
- UefiLib|MdePkg/Library/UefiLib/UefiLib.inf\r
- HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf\r
- UefiHiiServicesLib|MdeModulePkg/Library/UefiHiiServicesLib/UefiHiiServicesLib.inf\r
- DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf\r
- UefiDecompressLib|MdeModulePkg/Library/BaseUefiTianoCustomDecompressLib/BaseUefiTianoCustomDecompressLib.inf\r
- PeiServicesTablePointerLib|MdePkg/Library/PeiServicesTablePointerLibIdt/PeiServicesTablePointerLibIdt.inf\r
- PeiServicesLib|MdePkg/Library/PeiServicesLib/PeiServicesLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
- DxeServicesTableLib|MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf\r
- UefiCpuLib|UefiCpuPkg/Library/BaseUefiCpuLib/BaseUefiCpuLib.inf\r
- SortLib|MdeModulePkg/Library/UefiSortLib/UefiSortLib.inf\r
- UefiBootManagerLib|MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf\r
-\r
- #\r
- # Generic Modules\r
- #\r
- S3BootScriptLib|MdeModulePkg/Library/PiDxeS3BootScriptLib/DxeS3BootScriptLib.inf\r
- S3IoLib|MdePkg/Library/BaseS3IoLib/BaseS3IoLib.inf\r
- S3PciLib|MdePkg/Library/BaseS3PciLib/BaseS3PciLib.inf\r
- UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf\r
- UefiScsiLib|MdePkg/Library/UefiScsiLib/UefiScsiLib.inf\r
- NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf\r
- IpIoLib|MdeModulePkg/Library/DxeIpIoLib/DxeIpIoLib.inf\r
- UdpIoLib|MdeModulePkg/Library/DxeUdpIoLib/DxeUdpIoLib.inf\r
- DpcLib|MdeModulePkg/Library/DxeDpcLib/DxeDpcLib.inf\r
- OemHookStatusCodeLib|MdeModulePkg/Library/OemHookStatusCodeLibNull/OemHookStatusCodeLibNull.inf\r
- SynchronizationLib|MdePkg/Library/BaseSynchronizationLib/BaseSynchronizationLib.inf\r
- SecurityManagementLib|MdeModulePkg/Library/DxeSecurityManagementLib/DxeSecurityManagementLib.inf\r
- SmmCorePlatformHookLib|MdeModulePkg/Library/SmmCorePlatformHookLibNull/SmmCorePlatformHookLibNull.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatusCodeLib/DxeReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/DxeExtractGuidedSectionLib/DxeExtractGuidedSectionLib.inf\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxDxeLib.inf\r
- VarCheckLib|MdeModulePkg/Library/VarCheckLib/VarCheckLib.inf\r
- DebugPrintErrorLevelLib|MdePkg/Library/BaseDebugPrintErrorLevelLib/BaseDebugPrintErrorLevelLib.inf\r
-!if $(LOGGING)\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!else\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
-!endif\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/DxePerformanceLib.inf\r
-!else\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
-!endif\r
-\r
- ShellLib|ShellPkg/Library/UefiShellLib/UefiShellLib.inf\r
- FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFileHandleLib.inf\r
-\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
-\r
-!if $(SECURE_BOOT_ENABLE)\r
- PlatformSecureLib|QuarkPlatformPkg/Library/PlatformSecureLib/PlatformSecureLib.inf\r
- AuthVariableLib|SecurityPkg/Library/AuthVariableLib/AuthVariableLib.inf\r
-!else\r
- AuthVariableLib|MdeModulePkg/Library/AuthVariableLibNull/AuthVariableLibNull.inf\r
-!endif\r
-\r
-!if $(MEASURED_BOOT_ENABLE)\r
- TpmMeasurementLib|SecurityPkg/Library/DxeTpmMeasurementLib/DxeTpmMeasurementLib.inf\r
- Tpm12CommandLib|SecurityPkg/Library/Tpm12CommandLib/Tpm12CommandLib.inf\r
-!if $(TPM_12_HARDWARE) == LPC\r
- Tpm12DeviceLib|SecurityPkg/Library/Tpm12DeviceLibDTpm/Tpm12DeviceLibDTpm.inf\r
-!endif\r
-!if $(TPM_12_HARDWARE) == ATMEL_I2C\r
- Tpm12DeviceLib|QuarkPlatformPkg/Library/Tpm12DeviceLibAtmelI2c/Tpm12DeviceLibAtmelI2c.inf\r
-!endif\r
-!if $(TPM_12_HARDWARE) == INFINEON_I2C\r
- Tpm12DeviceLib|QuarkPlatformPkg/Library/Tpm12DeviceLibInfineonI2c/Tpm12DeviceLibInfineonI2c.inf\r
-!endif\r
- TcgPpVendorLib|SecurityPkg/Library/TcgPpVendorLibNull/TcgPpVendorLibNull.inf\r
-!else\r
- TpmMeasurementLib|MdeModulePkg/Library/TpmMeasurementLibNull/TpmMeasurementLibNull.inf\r
-!endif\r
-\r
- FileExplorerLib|MdeModulePkg/Library/FileExplorerLib/FileExplorerLib.inf\r
-\r
- #\r
- # CPU\r
- #\r
- MtrrLib|QuarkSocPkg/QuarkNorthCluster/Library/MtrrLib/MtrrLib.inf\r
- LocalApicLib|UefiCpuPkg/Library/BaseXApicLib/BaseXApicLib.inf\r
- MpInitLib|UefiCpuPkg/Library/MpInitLibUp/MpInitLibUp.inf\r
-\r
- #\r
- # Quark North Cluster\r
- #\r
- SmmLib|QuarkSocPkg/QuarkNorthCluster/Library/QNCSmmLib/QNCSmmLib.inf\r
- SmbusLib|QuarkSocPkg/QuarkNorthCluster/Library/SmbusLib/SmbusLib.inf\r
- TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/DxeAcpiTimerLib.inf\r
- ResetSystemLib|QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ResetSystemLib.inf\r
- IntelQNCLib|QuarkSocPkg/QuarkNorthCluster/Library/IntelQNCLib/IntelQNCLib.inf\r
- QNCAccessLib|QuarkSocPkg/QuarkNorthCluster/Library/QNCAccessLib/QNCAccessLib.inf\r
- IoApicLib|PcAtChipsetPkg/Library/BaseIoApicLib/BaseIoApicLib.inf\r
-\r
- #\r
- # Quark South Cluster\r
- #\r
- IohLib|QuarkSocPkg/QuarkSouthCluster/Library/IohLib/IohLib.inf\r
- I2cLib|QuarkSocPkg/QuarkSouthCluster/Library/I2cLib/I2cLib.inf\r
- SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib16550/BaseSerialPortLib16550.inf\r
- PlatformHookLib|MdeModulePkg/Library/BasePlatformHookLibNull/BasePlatformHookLibNull.inf\r
-\r
- #\r
- # Quark Platform\r
- #\r
- PlatformSecLib|QuarkPlatformPkg/Library/PlatformSecLib/PlatformSecLib.inf\r
- PlatformPcieHelperLib|QuarkPlatformPkg/Library/PlatformPcieHelperLib/PlatformPcieHelperLib.inf\r
- PlatformHelperLib|QuarkPlatformPkg/Library/PlatformHelperLib/DxePlatformHelperLib.inf\r
-\r
-!if $(CAPSULE_ENABLE)\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibFmp/DxeCapsuleLib.inf\r
- BmpSupportLib|MdeModulePkg/Library/BaseBmpSupportLib/BaseBmpSupportLib.inf\r
- SafeIntLib|MdePkg/Library/BaseSafeIntLib/BaseSafeIntLib.inf\r
-!else\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCapsuleLibNull.inf\r
-!endif\r
-\r
- EdkiiSystemCapsuleLib|SignedCapsulePkg/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.inf\r
- FmpAuthenticationLib|MdeModulePkg/Library/FmpAuthenticationLibNull/FmpAuthenticationLibNull.inf\r
- IniParsingLib|SignedCapsulePkg/Library/IniParsingLib/IniParsingLib.inf\r
- PlatformFlashAccessLib|QuarkPlatformPkg/Feature/Capsule/Library/PlatformFlashAccessLib/PlatformFlashAccessLibDxe.inf\r
- DisplayUpdateProgressLib|MdeModulePkg/Library/DisplayUpdateProgressLibText/DisplayUpdateProgressLibText.inf\r
-\r
-[LibraryClasses.common.SEC]\r
- #\r
- # SEC specific phase\r
- #\r
- ReportStatusCodeLib|MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf\r
-\r
-[LibraryClasses.IA32.PEIM,LibraryClasses.IA32.PEI_CORE]\r
- #\r
- # PEI phase common\r
- #\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/PeiReportStatusCodeLib/PeiReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/PeiExtractGuidedSectionLib/PeiExtractGuidedSectionLib.inf\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxPeiLib.inf\r
- TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.inf\r
- PlatformHelperLib|QuarkPlatformPkg/Library/PlatformHelperLib/PeiPlatformHelperLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/PeiPerformanceLib/PeiPerformanceLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.DXE_CORE]\r
- HobLib|MdePkg/Library/DxeCoreHobLib/DxeCoreHobLib.inf\r
- MemoryAllocationLib|MdeModulePkg/Library/DxeCoreMemoryAllocationLib/DxeCoreMemoryAllocationLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/DxeCorePerformanceLib/DxeCorePerformanceLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.DXE_SMM_DRIVER]\r
- MmServicesTableLib|MdePkg/Library/MmServicesTableLib/MmServicesTableLib.inf\r
- SmmServicesTableLib|MdePkg/Library/SmmServicesTableLib/SmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
- MemoryAllocationLib|MdePkg/Library/SmmMemoryAllocationLib/SmmMemoryAllocationLib.inf\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxSmmLib.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/SmmPerformanceLib/SmmPerformanceLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.SMM_CORE]\r
- SmmServicesTableLib|MdeModulePkg/Library/PiSmmCoreSmmServicesTableLib/PiSmmCoreSmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
- MemoryAllocationLib|MdeModulePkg/Library/PiSmmCoreMemoryAllocationLib/PiSmmCoreMemoryAllocationLib.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
-!if $(SECURE_BOOT_ENABLE) || $(MEASURED_BOOT_ENABLE)\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
-!endif\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/SmmCorePerformanceLib/SmmCorePerformanceLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.DXE_RUNTIME_DRIVER]\r
- ReportStatusCodeLib|MdeModulePkg/Library/RuntimeDxeReportStatusCodeLib/RuntimeDxeReportStatusCodeLib.inf\r
- QNCAccessLib|QuarkSocPkg/QuarkNorthCluster/Library/QNCAccessLib/RuntimeQNCAccessLib.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
-!if $(SECURE_BOOT_ENABLE) || $(MEASURED_BOOT_ENABLE)\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE)\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibFmp/DxeRuntimeCapsuleLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.UEFI_DRIVER,LibraryClasses.IA32.UEFI_APPLICATION]\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
-################################################################################\r
-#\r
-# Pcd Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-[PcdsFeatureFlag]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDevicePathSupportDevicePathToText|TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDevicePathSupportDevicePathFromText|TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSupportUpdateCapsuleReset|TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDxeIplSwitchToLongMode|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPciBusHotplugDeviceSupport|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdInstallAcpiSdtProtocol|TRUE\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmDebug|TRUE\r
-!endif\r
-\r
-!if $(TARGET) == "RELEASE"\r
- gQuarkPlatformTokenSpaceGuid.WaitIfResetDueToError|FALSE\r
-!else\r
- gQuarkPlatformTokenSpaceGuid.WaitIfResetDueToError|TRUE\r
-!endif\r
-\r
-[PcdsFixedAtBuild]\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuMaxLogicalProcessorNumber|1\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdS3AcpiReservedMemorySize|0x20000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|TRUE\r
-!if $(LOGGING)\r
- !if $(SOURCE_DEBUG_ENABLE)\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x17\r
- !else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x27\r
- !endif\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdPostCodePropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x3\r
-!endif\r
- gEfiMdePkgTokenSpaceGuid.PcdPostCodePropertyMask|0x18\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0xE0000000\r
-!if $(GALILEO) == GEN1\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultBaudRate|460800\r
-!endif\r
-!if $(GALILEO) == GEN2\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultBaudRate|921600\r
-!endif\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultDataBits|8\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultParity|1\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultStopBits|1\r
- gEfiMdePkgTokenSpaceGuid.PcdDefaultTerminalType|0\r
-!if $(PERFORMANCE_ENABLE)\r
- gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyMask|0x1\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxPeiPerformanceLogEntries|80\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyMask|0x00\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdLoadModuleAtFixAddressEnable|0\r
-!if $(SECURE_BOOT_ENABLE)\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x2000\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdHwErrStorageSize|0x00002000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxHardwareErrorVariableSize|0x1000\r
- ## RTC Update Timeout Value, need to increase timeout since also\r
- # waiting for RTC to be busy.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRealTimeClockUpdateTimeout|500000\r
-\r
-!if $(SECURE_BOOT_ENABLE)\r
- # override the default values from SecurityPkg to ensure images from all sources are verified in secure boot\r
- gEfiSecurityPkgTokenSpaceGuid.PcdOptionRomImageVerificationPolicy|0x04\r
- gEfiSecurityPkgTokenSpaceGuid.PcdFixedMediaImageVerificationPolicy|0x04\r
- gEfiSecurityPkgTokenSpaceGuid.PcdRemovableMediaImageVerificationPolicy|0x04\r
-!endif\r
- gQuarkPlatformTokenSpaceGuid.PcdEsramStage1Base|0x80000000\r
-\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- gEfiSourceLevelDebugPkgTokenSpaceGuid.PcdDebugLoadImageMethod|0x2\r
-!endif\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseMmio|TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterBase|0x9000B000\r
-!if $(GALILEO) == GEN1\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialBaudRate|460800\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseHardwareFlowControl|FALSE\r
-!endif\r
-!if $(GALILEO) == GEN2\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialBaudRate|921600\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseHardwareFlowControl|FALSE\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialLineControl|0x03\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialFifoControl|0x07\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialDetectCable|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialClockRate|44236800\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialPciDeviceInfo|{0x14, 0x05, 0x84, 0x00, 0xFF}\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterStride|4\r
-\r
- #\r
- # typedef struct {\r
- # UINT16 VendorId; ///< Vendor ID to match the PCI device. The value 0xFFFF terminates the list of entries.\r
- # UINT16 DeviceId; ///< Device ID to match the PCI device\r
- # UINT32 ClockRate; ///< UART clock rate. Set to 0 for default clock rate of 1843200 Hz\r
- # UINT64 Offset; ///< The byte offset into to the BAR\r
- # UINT8 BarIndex; ///< Which BAR to get the UART base address\r
- # UINT8 RegisterStride; ///< UART register stride in bytes. Set to 0 for default register stride of 1 byte.\r
- # UINT16 ReceiveFifoDepth; ///< UART receive FIFO depth in bytes. Set to 0 for a default FIFO depth of 16 bytes.\r
- # UINT16 TransmitFifoDepth; ///< UART transmit FIFO depth in bytes. Set to 0 for a default FIFO depth of 16 bytes.\r
- # UINT8 Reserved[2];\r
- # } PCI_SERIAL_PARAMETER;\r
- #\r
- # Vendor 8086 Device 0936 Prog Interface 2, BAR #0, Offset 0, Stride = 4, Clock 44236800 (0x2a300000)\r
- # Vendor 8086 Device 0936 Prog Interface 2, BAR #0, Offset 0, Stride = 4, Clock 44236800 (0x2a300000)\r
- #\r
- # [Vendor] [Device] [---ClockRate---] [------------Offset-----------] [Bar] [Stride] [RxFifo] [TxFifo] [Rsvd] [Vendor]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPciSerialParameters|{0x86,0x80, 0x36,0x09, 0x0,0x0,0xA3,0x02, 0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, 0x00, 0x04, 0x0,0x0, 0x0,0x0, 0x0,0x0, 0xff,0xff}\r
-\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciBusNumber |0\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciDeviceNumber |31\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciFunctionNumber |0\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciEnableRegisterOffset|0x4b\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoBarEnableMask |0x80\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciBarRegisterOffset |0x48\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPortBaseAddress |0x1000\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiPm1TmrOffset |0x0008\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBootManagerMenuFile|{ 0x21, 0xaa, 0x2c, 0x46, 0x14, 0x76, 0x03, 0x45, 0x83, 0x6e, 0x8a, 0xb6, 0xf4, 0x66, 0x23, 0x31 }\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConInConnectOnDemand|FALSE\r
-\r
-!if $(RECOVERY_ENABLE)\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRecoveryFileName|L"QUARKREC.Cap"\r
-!endif\r
-\r
- #\r
- # Quark does not support LFENCE. Use CPUID as speculation barrier\r
- #\r
- gEfiMdePkgTokenSpaceGuid.PcdSpeculationBarrierType|0x02\r
-\r
-[PcdsPatchableInModule]\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x803000C7\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVpdBaseAddress|0x0\r
-\r
-[PcdsDynamicExHii.common.DEFAULT]\r
-!if $(PERFORMANCE_ENABLE)\r
- gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|L"Timeout"|gEfiGlobalVariableGuid|0x0|0\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|L"Timeout"|gEfiGlobalVariableGuid|0x0|5\r
-!endif\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBootState|L"BootState"|gQuarkPlatformTokenSpaceGuid|0x0|TRUE\r
-\r
-[PcdsDynamicExDefault.common.DEFAULT]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateDataPtr|0x0\r
- gQuarkPlatformTokenSpaceGuid.PcdEnableFastBoot|TRUE\r
- gQuarkPlatformTokenSpaceGuid.PcdUserIsPhysicallyPresent|FALSE\r
- gQuarkPlatformTokenSpaceGuid.PcdSpiFlashDeviceSize|0\r
-\r
-!if $(CAPSULE_ENABLE) || $(RECOVERY_ENABLE)\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiSystemFirmwareImageDescriptor|{0x0}|VOID*|0x100\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSystemFmpCapsuleImageTypeIdGuid|{0xc0, 0x20, 0xaf, 0x62, 0x16, 0x70, 0x4a, 0x42, 0x9b, 0xf8, 0x9c, 0xcc, 0x86, 0x58, 0x40, 0x90}\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiSystemFirmwareFileGuid|{0x59, 0x3A, 0xD8, 0x14, 0x10, 0xA8, 0x56, 0x45, 0x81, 0x92, 0x1C, 0x0A, 0x59, 0x3C, 0x06, 0x5C}\r
-!endif\r
-\r
-!if $(MEASURED_BOOT_ENABLE)\r
- #\r
- # TPM1.2 { 0x8b01e5b6, 0x4f19, 0x46e8, { 0xab, 0x93, 0x1c, 0x53, 0x67, 0x1b, 0x90, 0xcc } }\r
- # TPM2.0 DTPM { 0x286bf25a, 0xc2c3, 0x408c, { 0xb3, 0xb4, 0x25, 0xe6, 0x75, 0x8b, 0x73, 0x17 } }\r
- #\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmInstanceGuid|{0xb6, 0xe5, 0x01, 0x8b, 0x19, 0x4f, 0xe8, 0x46, 0xab, 0x93, 0x1c, 0x53, 0x67, 0x1b, 0x90, 0xcc}\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmInitializationPolicy|1\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmScrtmPolicy|1\r
-!endif\r
-\r
-[PcdsDynamicExVpd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVendor|*|32|L"EDK II"\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareRevision|*|0x01000400\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVersionString|*|64|L"Galileo 1.0.4"\r
-\r
-#\r
-# ClantonPeakSVP\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0002\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"ClantonPeakSVP"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x03, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# KipsBay\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0003\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"KipsBay"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# CrossHill\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0004\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"CrossHill"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x03, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# ClantonHill\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0005\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"ClantonHill"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x02, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# Galileo\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0006\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"Galileo"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# GalileoGen2\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0008\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"GalileoGen2"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-!if $(GALILEO) == GEN1\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0006\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"Galileo"\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-!endif\r
-!if $(GALILEO) == GEN2\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0008\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"GalileoGen2"\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-!endif\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohEthernetMac0|*|8|{0xff, 0xff, 0xff, 0xff, 0xff, 0xff}\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohEthernetMac1|*|8|{0xff, 0xff, 0xff, 0xff, 0xff, 0xff}\r
-\r
-###################################################################################################\r
-#\r
-# Components Section - list of the modules and components that will be processed by compilation\r
-# tools and the EDK II tools to generate PE32/PE32+/Coff image files.\r
-#\r
-# Note: The EDK II DSC file is not used to specify how compiled binary images get placed\r
-# into firmware volume images. This section is just a list of modules to compile from\r
-# source into UEFI-compliant binaries.\r
-# It is the FDF file that contains information on combining binary files into firmware\r
-# volume images, whose concept is beyond UEFI and is described in PI specification.\r
-# Binary modules do not need to be listed in this section, as they should be\r
-# specified in the FDF file. For example: Shell binary, FAT binary (Fat.efi),\r
-# Logo (Logo.bmp), and etc.\r
-# There may also be modules listed in this section that are not required in the FDF file,\r
-# When a module listed here is excluded from FDF file, then UEFI-compliant binary will be\r
-# generated for it, but the binary will not be put into any firmware volume.\r
-#\r
-###################################################################################################\r
-\r
-[Components.IA32]\r
- #\r
- # SEC Core\r
- #\r
- UefiCpuPkg/SecCore/SecCore.inf {\r
- !if $(SOURCE_DEBUG_ENABLE)\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
- ResetSystemLib|QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ResetSystemLib.inf\r
- !endif\r
- }\r
-\r
-!if $(CAPSULE_ENABLE) || $(RECOVERY_ENABLE)\r
- # FMP image decriptor\r
- QuarkPlatformPkg/Feature/Capsule/SystemFirmwareDescriptor/SystemFirmwareDescriptor.inf\r
-!endif\r
-\r
- #\r
- # PEI Core\r
- #\r
- MdeModulePkg/Core/Pei/PeiMain.inf\r
-\r
- #\r
- # PEIM\r
- #\r
- MdeModulePkg/Universal/PCD/Pei/Pcd.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- }\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf\r
- MdeModulePkg/Universal/StatusCodeHandler/Pei/StatusCodeHandlerPei.inf {\r
- <LibraryClasses>\r
- !if $(LOGGING)\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !else\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
- !endif\r
- }\r
-\r
- MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf\r
- MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
- MdeModulePkg/Universal/PcatSingleSegmentPciCfg2Pei/PcatSingleSegmentPciCfg2Pei.inf\r
- UefiCpuPkg/CpuMpPei/CpuMpPei.inf\r
- MdeModulePkg/Universal/CapsulePei/CapsulePei.inf\r
-\r
- QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/MemoryInitPei.inf\r
- QuarkPlatformPkg/Platform/Pei/PlatformInit/PlatformEarlyInit.inf\r
- QuarkPlatformPkg/Platform/Pei/PlatformConfig/PlatformConfigPei.inf\r
-\r
- UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf\r
-\r
- MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
-\r
- #\r
- # S3\r
- #\r
- QuarkSocPkg/QuarkNorthCluster/Smm/Pei/SmmAccessPei/SmmAccessPei.inf\r
- QuarkSocPkg/QuarkNorthCluster/Smm/Pei/SmmControlPei/SmmControlPei.inf\r
- UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf\r
-\r
- #\r
- # Trusted Platform Module\r
- #\r
-!if $(MEASURED_BOOT_ENABLE)\r
- SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf\r
- SecurityPkg/Tcg/TcgPei/TcgPei.inf\r
-!endif\r
-\r
- #\r
- # Recovery\r
- #\r
-!if $(RECOVERY_ENABLE)\r
- QuarkSocPkg/QuarkSouthCluster/Usb/Common/Pei/UsbPei.inf\r
- MdeModulePkg/Bus/Pci/EhciPei/EhciPei.inf\r
- QuarkSocPkg/QuarkSouthCluster/Usb/Ohci/Pei/OhciPei.inf\r
- MdeModulePkg/Bus/Usb/UsbBotPei/UsbBotPei.inf\r
- MdeModulePkg/Bus/Usb/UsbBusPei/UsbBusPei.inf\r
- FatPkg/FatPei/FatPei.inf\r
- MdeModulePkg/Universal/Disk/CdExpressPei/CdExpressPei.inf\r
- SignedCapsulePkg/Universal/RecoveryModuleLoadPei/RecoveryModuleLoadPei.inf {\r
- <LibraryClasses>\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibRsa2048Sha256/FmpAuthenticationLibRsa2048Sha256.inf\r
- }\r
-!endif\r
-\r
-[Components.IA32]\r
- #\r
- # DXE Core\r
- #\r
- MdeModulePkg/Core/Dxe/DxeMain.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- SourceLevelDebugPkg/DebugAgentDxe/DebugAgentDxe.inf {\r
- <LibraryClasses>\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
- ResetSystemLib|QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ResetSystemLib.inf\r
- }\r
-!endif\r
-\r
-\r
- QuarkPlatformPkg/Platform/Dxe/PlatformInit/PlatformInitDxe.inf\r
-\r
- #\r
- # Components that produce the architectural protocols\r
- #\r
- MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf {\r
- <LibraryClasses>\r
-!if $(SECURE_BOOT_ENABLE)\r
- NULL|SecurityPkg/Library/DxeImageVerificationLib/DxeImageVerificationLib.inf\r
-!endif\r
- NULL|SecurityPkg/Library/DxeImageAuthenticationStatusLib/DxeImageAuthenticationStatusLib.inf\r
- }\r
- UefiCpuPkg/CpuDxe/CpuDxe.inf\r
- MdeModulePkg/Universal/Metronome/Metronome.inf\r
- MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
- MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
- MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf\r
-!if $(SECURE_BOOT_ENABLE)\r
- SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf\r
-!endif\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf {\r
- <LibraryClasses>\r
- NULL|MdeModulePkg/Library/VarCheckUefiLib/VarCheckUefiLib.inf\r
- NULL|MdeModulePkg/Library/VarCheckHiiLib/VarCheckHiiLib.inf\r
- NULL|MdeModulePkg/Library/VarCheckPcdLib/VarCheckPcdLib.inf\r
- }\r
-\r
- MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
- MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
- MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf\r
- PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
-\r
- #\r
- # Following are the DXE drivers (alphabetical order)\r
- #\r
- MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
- MdeModulePkg/Universal/PCD/Dxe/Pcd.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- }\r
-\r
- QuarkPlatformPkg/Pci/Dxe/PciHostBridge/PciHostBridge.inf\r
- QuarkPlatformPkg/Platform/SpiFvbServices/PlatformSpi.inf\r
- QuarkPlatformPkg/Platform/SpiFvbServices/PlatformSmmSpi.inf\r
- UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
-\r
- #\r
- # Platform\r
- #\r
- MdeModulePkg/Universal/BdsDxe/BdsDxe.inf {\r
- <LibraryClasses>\r
- PlatformBootManagerLib|QuarkPlatformPkg/Library/PlatformBootManagerLib/PlatformBootManagerLib.inf\r
-!if $(CAPSULE_ENABLE)\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibPkcs7/FmpAuthenticationLibPkcs7.inf\r
-!else\r
- FmpAuthenticationLib|MdeModulePkg/Library/FmpAuthenticationLibNull/FmpAuthenticationLibNull.inf\r
-!endif\r
- }\r
- MdeModulePkg/Application/UiApp/UiApp.inf {\r
- <LibraryClasses>\r
- NULL|MdeModulePkg/Library/DeviceManagerUiLib/DeviceManagerUiLib.inf\r
- NULL|MdeModulePkg/Library/BootManagerUiLib/BootManagerUiLib.inf\r
- NULL|MdeModulePkg/Library/BootMaintenanceManagerUiLib/BootMaintenanceManagerUiLib.inf\r
-\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
-\r
- QuarkSocPkg/QuarkNorthCluster/QNCInit/Dxe/QNCInitDxe.inf\r
- PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf\r
- QuarkSocPkg/QuarkNorthCluster/Smm/Dxe/SmmAccessDxe/SmmAccess.inf\r
- QuarkPlatformPkg/Platform/Dxe/Setup/DxePlatform.inf\r
- QuarkSocPkg/QuarkNorthCluster/Spi/PchSpiRuntime.inf {\r
- <LibraryClasses>\r
- PciExpressLib|MdePkg/Library/DxeRuntimePciExpressLib/DxeRuntimePciExpressLib.inf\r
- }\r
- QuarkSocPkg/QuarkNorthCluster/Spi/PchSpiSmm.inf\r
- QuarkSocPkg/QuarkNorthCluster/S3Support/Dxe/QncS3Support.inf\r
- MdeModulePkg/Universal/SectionExtractionDxe/SectionExtractionDxe.inf\r
- MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf\r
- MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf {\r
- <LibraryClasses>\r
- !if $(LOGGING)\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !else\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
- !endif\r
- }\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/Smm/ReportStatusCodeRouterSmm.inf\r
- MdeModulePkg/Universal/StatusCodeHandler/Smm/StatusCodeHandlerSmm.inf {\r
- <LibraryClasses>\r
- !if $(LOGGING)\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !else\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
- !endif\r
- }\r
- #\r
- # ACPI\r
- #\r
- QuarkPlatformPkg/Platform/Dxe/SaveMemoryConfig/SaveMemoryConfig.inf\r
- MdeModulePkg/Universal/Acpi/S3SaveStateDxe/S3SaveStateDxe.inf\r
-# MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf {\r
- QuarkPlatformPkg/Acpi/Dxe/BootScriptExecutorDxe/BootScriptExecutorDxe.inf {\r
- <LibraryClasses>\r
- !if $(LOGGING)\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !else\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
- !endif\r
- !if $(SOURCE_DEBUG_ENABLE)\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
- ResetSystemLib|QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ResetSystemLib.inf\r
- !endif\r
- }\r
- MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf\r
- IntelFrameworkModulePkg/Universal/Acpi/AcpiS3SaveDxe/AcpiS3SaveDxe.inf\r
- QuarkPlatformPkg/Acpi/AcpiTables/AcpiTables.inf\r
- QuarkPlatformPkg/Acpi/Dxe/AcpiPlatform/AcpiPlatform.inf\r
-\r
- #\r
- # SMM\r
- #\r
- MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf\r
- MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf\r
- UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf {\r
- <LibraryClasses>\r
- SmmCpuFeaturesLib|QuarkSocPkg/QuarkNorthCluster/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf\r
- SmmCpuPlatformHookLib|UefiCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf\r
-\r
- !if $(LOGGING)\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !else\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
- !endif\r
- !if $(SOURCE_DEBUG_ENABLE)\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SmmDebugAgentLib.inf\r
- ResetSystemLib|QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ResetSystemLib.inf\r
- !endif\r
- <PcdsPatchableInModule>\r
- #\r
- # Disable DEBUG_CACHE because SMI entry/exit may change MTRRs\r
- #\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x801000C7\r
- }\r
-\r
- UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf\r
- QuarkSocPkg/QuarkNorthCluster/Smm/Dxe/SmmControlDxe/SmmControlDxe.inf\r
- QuarkSocPkg/QuarkNorthCluster/Smm/DxeSmm/QncSmmDispatcher/QNCSmmDispatcher.inf\r
- QuarkPlatformPkg/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.inf\r
- QuarkPlatformPkg/Acpi/DxeSmm/SmmPowerManagement/SmmPowerManagement.inf\r
- MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf\r
- UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf\r
-\r
- #\r
- # SMBIOS\r
- #\r
- MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r
- QuarkPlatformPkg/Platform/Dxe/SmbiosMiscDxe/SmbiosMiscDxe.inf\r
- QuarkPlatformPkg/Platform/Dxe/MemorySubClass/MemorySubClass.inf\r
- #\r
- # PCI\r
- #\r
- QuarkPlatformPkg/Pci/Dxe/PciPlatform/PciPlatform.inf\r
- MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
- QuarkSocPkg/QuarkSouthCluster/IohInit/Dxe/IohInitDxe.inf\r
- MdeModulePkg/Bus/Pci/PciSioSerialDxe/PciSioSerialDxe.inf\r
-\r
- #\r
- # USB\r
- #\r
- MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r
- QuarkSocPkg/QuarkSouthCluster/Usb/Ohci/Dxe/OhciDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
-\r
- #\r
- # SDIO\r
- #\r
- QuarkSocPkg/QuarkSouthCluster/Sdio/Dxe/SDControllerDxe/SDControllerDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80300087\r
- }\r
- QuarkSocPkg/QuarkSouthCluster/Sdio/Dxe/SDMediaDeviceDxe/SDMediaDeviceDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80300087\r
- }\r
-\r
- #\r
- # Console\r
- #\r
- MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
- MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
- MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
- MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
- MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf {\r
- <LibraryClasses>\r
- CustomizedDisplayLib|MdeModulePkg/Library/CustomizedDisplayLib/CustomizedDisplayLib.inf\r
- }\r
- MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
- MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
-\r
- #\r
- # File System Modules\r
- #\r
- MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
- MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
- FatPkg/EnhancedFatDxe/Fat.inf\r
-\r
- #\r
- # Capsule update\r
- #\r
- IntelFrameworkModulePkg/Universal/FirmwareVolume/FwVolDxe/FwVolDxe.inf\r
- IntelFrameworkModulePkg/Universal/FirmwareVolume/UpdateDriverDxe/UpdateDriverDxe.inf\r
-\r
- #\r
- # Trusted Platform Module\r
- #\r
-!if $(MEASURED_BOOT_ENABLE)\r
- SecurityPkg/Tcg/MemoryOverwriteControl/TcgMor.inf\r
- SecurityPkg/Tcg/TcgDxe/TcgDxe.inf\r
- SecurityPkg/Tcg/TcgSmm/TcgSmm.inf\r
-!endif\r
-\r
- #\r
- # Performance Application\r
- #\r
-!if $(PERFORMANCE_ENABLE)\r
- ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- }\r
-!endif\r
-\r
- #\r
- # Force Recovery Application\r
- #\r
- QuarkPlatformPkg/Application/ForceRecovery/ForceRecovery.inf\r
-\r
- ShellPkg/Application/Shell/Shell.inf {\r
- <LibraryClasses>\r
- ShellCommandLib|ShellPkg/Library/UefiShellCommandLib/UefiShellCommandLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel2CommandsLib/UefiShellLevel2CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel1CommandsLib/UefiShellLevel1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel3CommandsLib/UefiShellLevel3CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDriver1CommandsLib/UefiShellDriver1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellInstall1CommandsLib/UefiShellInstall1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.inf\r
- HandleParsingLib|ShellPkg/Library/UefiHandleParsingLib/UefiHandleParsingLib.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- BcfgCommandLib|ShellPkg/Library/UefiShellBcfgCommandLib/UefiShellBcfgCommandLib.inf\r
-\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0xFF\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|8000\r
- }\r
-\r
-!if $(CAPSULE_ENABLE)\r
- MdeModulePkg/Universal/EsrtFmpDxe/EsrtFmpDxe.inf\r
-\r
- SignedCapsulePkg/Universal/SystemFirmwareUpdate/SystemFirmwareReportDxe.inf {\r
- <LibraryClasses>\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibPkcs7/FmpAuthenticationLibPkcs7.inf\r
- }\r
- SignedCapsulePkg/Universal/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf {\r
- <LibraryClasses>\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibPkcs7/FmpAuthenticationLibPkcs7.inf\r
- }\r
-\r
- MdeModulePkg/Application/CapsuleApp/CapsuleApp.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
-!endif\r
-\r
-[BuildOptions.common.EDKII.DXE_RUNTIME_DRIVER]\r
- MSFT:*_*_*_DLINK_FLAGS = /ALIGN:4096\r
-\r
-# Force PE/COFF sections to be aligned at 4KB boundaries to support page level protection of DXE_SMM_DRIVER/SMM_CORE modules\r
-[BuildOptions.common.EDKII.DXE_SMM_DRIVER, BuildOptions.common.EDKII.SMM_CORE]\r
- MSFT:*_*_*_DLINK_FLAGS = /ALIGN:4096\r
- GCC:*_*_*_DLINK_FLAGS = -z common-page-size=0x1000\r
-\r
+++ /dev/null
-## @file\r
-# FDF file of Clanton Peak CRB platform with 32-bit DXE\r
-#\r
-# This package provides QuarkNcSocId platform specific modules.\r
-# Copyright (c) 2013 - 2018 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
-# Address 0x100000000 (4 GB reset address)\r
-# Base Size\r
-# +---------------------------+\r
-# FLASH_BASE | FD.Quark: | 0x800000 (8 MB)\r
-# 0xFF800000 | BaseAddress |\r
-# +---------------------------+\r
-#\r
-# Flash offsets are 0 based, but are relative to FD.Quark BaseAddress, e.g. Payload Base is at 0x400000, Flash Base is at 0xFF800000 for 8 MB SPI part.\r
-# 0xFF800000 + 0x400000 = 0xFFC00000.\r
-#\r
-# Address 0x0 (0xFF800000 for 8 MB SPI part)\r
-# +---------------------------+\r
-# FLASH_FV_PAYLOAD_BASE | Payload Image | FLASH_FV_PAYLOAD_SIZE\r
-# 0x00400000 | | 0x00100000\r
-# +---------------------------+\r
-# FLASH_FV_MAIN_BASE | FvMain Image (Compressed) | FLASH_FV_MAIN_SIZE\r
-# 0x00500000 | | 0x001E0000\r
-# +---------------------------+\r
-# NVRAM_AREA_BASE | NVRAM Area= | NVRAM_AREA_SIZE\r
-# 0x006E0000 | Variable + FTW Working + |\r
-# | FTW Spare |\r
-# +---+-------------------+---+\r
-# NVRAM_AREA_VARIABLE_BASE | | NVRAM_AREA_VARIABLE_SIZE\r
-# | |\r
-# +-------------------+\r
-# FTW_WORKING_BASE | | FTW_WORKING_SIZE\r
-# | |\r
-# +-------------------+\r
-# FTW_SPARE_BASE | | FTW_SPARE_SIZE\r
-# | |\r
-# +---+-------------------+---+\r
-# RMU_BINARY_BASE | RMU Binary | RMU_BINARY_SIZE\r
-# 0x00700000 | | 0x00008000\r
-# +---------------------------+\r
-# PLATFORM_DATA_BASE | PlatformData Binary | PLATFORM_DATA_SIZE\r
-# 0x00710000 | | 0x00001000\r
-# +---------------------------+\r
-# FVRECOVERY_IMAGE_BASE | FVRECOVERY Image | FVRECOVERY_IMAGE_SIZE\r
-# 0x720000 | | 0x000E0000\r
-# +---------------------------+\r
-\r
- #\r
- # Define value used to compute FLASH regions below reset vector location just below 4GB\r
- #\r
- DEFINE RESET_ADDRESS = 0x100000000 # 4 GB\r
-\r
- #\r
- # Set size of FLASH to 8MB\r
- #\r
- DEFINE FLASH_SIZE = 0x800000\r
- DEFINE FLASH_BASE = $(RESET_ADDRESS) - $(FLASH_SIZE) # The base address of the Flash Device\r
-\r
- #\r
- # Set FLASH block size to 4KB\r
- #\r
- DEFINE FLASH_BLOCKSIZE = 0x1000 # 4 KB\r
-\r
- #\r
- # Misc settings\r
- #\r
- DEFINE FLASH_BLOCKSIZE_DATA = 0x00, 0x10, 0x00, 0x00 # equivalent for DATA blocks\r
-\r
- #\r
- # Start PAYLOAD at 4MB into 8MB FLASH\r
- #\r
- DEFINE FLASH_FV_PAYLOAD_BASE = 0x00400000\r
- DEFINE FLASH_FV_PAYLOAD_SIZE = 0x00100000\r
-\r
- #\r
- # Put FVMAIN between PAYLOAD and RMU Binary\r
- #\r
- DEFINE FLASH_FV_MAIN_BASE = 0x00500000\r
- DEFINE FLASH_FV_MAIN_SIZE = 0x001E0000\r
-\r
- #\r
- # Place NV Storage just above Platform Data Base\r
- #\r
- DEFINE NVRAM_AREA_VARIABLE_BASE = 0x006E0000\r
- DEFINE NVRAM_AREA_SIZE = 0x00020000\r
-\r
- DEFINE NVRAM_AREA_VARIABLE_SIZE = 0x0000E000\r
- DEFINE FTW_WORKING_BASE = $(NVRAM_AREA_VARIABLE_BASE) + $(NVRAM_AREA_VARIABLE_SIZE)\r
- DEFINE FTW_WORKING_SIZE = 0x00002000\r
- DEFINE FTW_SPARE_BASE = $(FTW_WORKING_BASE) + $(FTW_WORKING_SIZE)\r
- DEFINE FTW_SPARE_SIZE = $(NVRAM_AREA_SIZE) - $(NVRAM_AREA_VARIABLE_SIZE) - $(FTW_WORKING_SIZE)\r
-\r
- #\r
- # RMU Binary must be at fixed address 1MB below 4GB (0xFFF00000)\r
- #\r
- DEFINE RMU_BINARY_BASE = 0x00700000 # HW fixed address\r
- DEFINE RMU_BINARY_SIZE = 0x00008000 # HW fixed address, so fixed size\r
-\r
- #\r
- # Platform Data Base must be 64KB above RMU\r
- #\r
- DEFINE VPD_BASE = 0x00708000\r
- DEFINE VPD_SIZE = 0x00001000\r
-\r
- #\r
- # Place FV Recovery above NV Storage\r
- #\r
- DEFINE FVRECOVERY_IMAGE_SIZE = 0x000F0000\r
- DEFINE FVRECOVERY_IMAGE_BASE = $(FLASH_SIZE) - $(FVRECOVERY_IMAGE_SIZE)\r
-\r
-################################################################################\r
-#\r
-# FD Section\r
-# The [FD] Section is made up of the definition statements and a\r
-# description of what goes into the Flash Device Image. Each FD section\r
-# defines one flash "device" image. A flash device image may be one of\r
-# the following: Removable media bootable image (like a boot floppy\r
-# image,) an Option ROM image (that would be "flashed" into an add-in\r
-# card,) a System "Flash" image (that would be burned into a system's\r
-# flash) or an Update ("Capsule") image that will be used to update and\r
-# existing system flash.\r
-#\r
-################################################################################\r
-[FD.Quark]\r
-BaseAddress = 0xFF800000 #The base address of the Flash Device; set to same value as FLASH_BASE.\r
-Size = 0x800000 #The size in bytes of the Flash Device; set to same value as FLASH_SIZE.\r
-ErasePolarity = 1\r
-BlockSize = $(FLASH_BLOCKSIZE)\r
-NumBlocks = 0x800 #The number of blocks for the Flash Device.\r
-\r
-SET gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress = $(FLASH_BASE)\r
-SET gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize = $(FLASH_SIZE)\r
-\r
-################################################################################\r
-#\r
-# Following are lists of FD Region layout which correspond to the locations of different\r
-# images within the flash device.\r
-#\r
-# Regions must be defined in ascending order and may not overlap.\r
-#\r
-# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by\r
-# the pipe "|" character, followed by the size of the region, also in hex with the leading\r
-# "0x" characters. Like:\r
-# Offset|Size\r
-# PcdOffsetCName|PcdSizeCName\r
-# RegionType <FV, DATA, or FILE>\r
-#\r
-################################################################################\r
-\r
-########################################################\r
-# Quark Payload Image\r
-########################################################\r
-$(FLASH_FV_PAYLOAD_BASE)|$(FLASH_FV_PAYLOAD_SIZE)\r
-gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadBase|gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadSize\r
-FV = PAYLOAD\r
-\r
-########################################################\r
-# Quark FVMAIN Image (Compressed)\r
-########################################################\r
-$(FLASH_FV_MAIN_BASE)|$(FLASH_FV_MAIN_SIZE)\r
-gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainBase|gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainSize\r
-FV = FVMAIN_COMPACT\r
-\r
-#############################################################################\r
-# Quark NVRAM Area\r
-# Quark NVRAM Area contains: Variable + FTW Working + FTW Spare\r
-#############################################################################\r
-$(NVRAM_AREA_VARIABLE_BASE)|$(NVRAM_AREA_VARIABLE_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
-#NV_VARIABLE_STORE\r
-DATA = {\r
- ## This is the EFI_FIRMWARE_VOLUME_HEADER\r
- # ZeroVector []\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- # FileSystemGuid: gEfiSystemNvDataFvGuid =\r
- # { 0xFFF12B8D, 0x7696, 0x4C8B, { 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50 }}\r
- 0x8D, 0x2B, 0xF1, 0xFF, 0x96, 0x76, 0x8B, 0x4C,\r
- 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50,\r
- # FvLength: 0x20000\r
- 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- #Signature "_FVH" #Attributes\r
- 0x5f, 0x46, 0x56, 0x48, 0xff, 0xfe, 0x04, 0x00,\r
- #HeaderLength #CheckSum #ExtHeaderOffset #Reserved #Revision\r
- 0x48, 0x00, 0x19, 0xF9, 0x00, 0x00, 0x00, 0x02,\r
- #Blockmap[0]: 32 Blocks * 0x1000 Bytes / Block\r
- 0x20, 0x00, 0x00, 0x00, $(FLASH_BLOCKSIZE_DATA),\r
- #Blockmap[1]: End\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- ## This is the VARIABLE_STORE_HEADER\r
- !if $(SECURE_BOOT_ENABLE)\r
- # Signature: gEfiAuthenticatedVariableGuid = { 0xaaf32c78, 0x947b, 0x439a, { 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92 } }\r
- 0x78, 0x2c, 0xf3, 0xaa, 0x7b, 0x94, 0x9a, 0x43,\r
- 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92,\r
- !else\r
- # Signature: gEfiVariableGuid = { 0xddcf3616, 0x3275, 0x4164, { 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d }}\r
- 0x16, 0x36, 0xcf, 0xdd, 0x75, 0x32, 0x64, 0x41,\r
- 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d,\r
- !endif\r
- #Size: 0x0E000 (gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize) - 0x48 (size of EFI_FIRMWARE_VOLUME_HEADER) = 0x0DFB8\r
- # This can speed up the Variable Dispatch a bit.\r
- 0xB8, 0xDF, 0x00, 0x00,\r
- #FORMATTED: 0x5A #HEALTHY: 0xFE #Reserved: UINT16 #Reserved1: UINT32\r
- 0x5A, 0xFE, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00\r
-}\r
-\r
-$(FTW_WORKING_BASE)|$(FTW_WORKING_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize\r
-#NV_FTW_WORKING\r
-DATA = {\r
- # EFI_FAULT_TOLERANT_WORKING_BLOCK_HEADER->Signature = gEdkiiWorkingBlockSignatureGuid =\r
- # { 0x9e58292b, 0x7c68, 0x497d, { 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95 }}\r
- 0x2b, 0x29, 0x58, 0x9e, 0x68, 0x7c, 0x7d, 0x49,\r
- 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95,\r
- # Crc:UINT32 #WorkingBlockValid:1, WorkingBlockInvalid:1, Reserved\r
- 0xE2, 0x33, 0xF2, 0x03, 0xFE, 0xFF, 0xFF, 0xFF,\r
- # WriteQueueSize: UINT64 #Size: 0x2000 - 0x20 (FTW_WORKING_HEADER) = 0x1FE0\r
- 0xE0, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00\r
-}\r
-\r
-$(FTW_SPARE_BASE)|$(FTW_SPARE_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize\r
-#NV_FTW_SPARE\r
-\r
-#########################################################\r
-# Quark Remote Management Unit Binary\r
-#########################################################\r
-$(RMU_BINARY_BASE)|$(RMU_BINARY_SIZE)\r
-INF QuarkSocBinPkg/QuarkNorthCluster/Binary/QuarkMicrocode/QuarkMicrocode.inf\r
-\r
-#########################################################\r
-# PlatformData Binary, default for standalone is none built-in so user selects.\r
-#########################################################\r
-$(VPD_BASE)|$(VPD_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdVpdBaseAddress\r
-FILE = $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/FV/8C3D856A-9BE6-468E-850A-24F7A8D38E08.bin\r
-\r
-#######################\r
-# Quark FVRECOVERY Image\r
-#######################\r
-$(FVRECOVERY_IMAGE_BASE)|$(FVRECOVERY_IMAGE_SIZE)\r
-gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoveryBase|gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoverySize\r
-FV = FVRECOVERY\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.FVRECOVERY]\r
-BlockSize = $(FLASH_BLOCKSIZE)\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = 18D6D9F4-2EEF-4913-AEE6-BE61C6DA6CC8\r
-\r
-################################################################################\r
-#\r
-# The INF statements point to EDK component and EDK II module INF files, which will be placed into this FV image.\r
-# Parsing tools will scan the INF file to determine the type of component or module.\r
-# The component or module type is used to reference the standard rules\r
-# defined elsewhere in the FDF file.\r
-#\r
-# The format for INF statements is:\r
-# INF $(PathAndInfFileName)\r
-#\r
-################################################################################\r
-\r
-##\r
-# PEI Apriori file example, more PEIM module added later.\r
-##\r
-APRIORI PEI {\r
- INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
- # PlatformConfigPei should be immediately after Pcd driver.\r
- INF QuarkPlatformPkg/Platform/Pei/PlatformConfig/PlatformConfigPei.inf\r
- INF MdeModulePkg/Universal/PcatSingleSegmentPciCfg2Pei/PcatSingleSegmentPciCfg2Pei.inf\r
- INF MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf\r
- INF MdeModulePkg/Universal/StatusCodeHandler/Pei/StatusCodeHandlerPei.inf\r
-}\r
-\r
-##\r
-# SEC Phase modules\r
-##\r
-INF UefiCpuPkg/SecCore/SecCore.inf\r
-\r
-!if $(CAPSULE_ENABLE) || $(RECOVERY_ENABLE)\r
- # FMP image decriptor\r
-INF RuleOverride = FMP_IMAGE_DESC QuarkPlatformPkg/Feature/Capsule/SystemFirmwareDescriptor/SystemFirmwareDescriptor.inf\r
-!endif\r
-\r
-INF MdeModulePkg/Core/Pei/PeiMain.inf\r
-\r
-##\r
-# PEI Phase RAW Data files.\r
-##\r
-FILE FREEFORM = PCD(gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkMicrocodeFile) {\r
- SECTION RAW = QuarkSocBinPkg/QuarkNorthCluster/Binary/QuarkMicrocode/RMU.bin\r
-}\r
-\r
-INF RuleOverride = NORELOC MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
-INF QuarkPlatformPkg/Platform/Pei/PlatformConfig/PlatformConfigPei.inf\r
-INF RuleOverride = NORELOC MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf\r
-INF RuleOverride = NORELOC MdeModulePkg/Universal/StatusCodeHandler/Pei/StatusCodeHandlerPei.inf\r
-INF RuleOverride = NORELOC MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf\r
-INF RuleOverride = NORELOC MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
-INF RuleOverride = NORELOC UefiCpuPkg/CpuMpPei/CpuMpPei.inf\r
-INF RuleOverride = NORELOC MdeModulePkg/Universal/CapsulePei/CapsulePei.inf\r
-INF RuleOverride = NORELOC QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/MemoryInitPei.inf\r
-INF RuleOverride = NORELOC QuarkSocPkg/QuarkNorthCluster/Smm/Pei/SmmAccessPei/SmmAccessPei.inf\r
-INF RuleOverride = NORELOC QuarkSocPkg/QuarkNorthCluster/Smm/Pei/SmmControlPei/SmmControlPei.inf\r
-INF QuarkPlatformPkg/Platform/Pei/PlatformInit/PlatformEarlyInit.inf\r
-INF MdeModulePkg/Universal/PcatSingleSegmentPciCfg2Pei/PcatSingleSegmentPciCfg2Pei.inf\r
-INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
-INF UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf\r
-INF UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf\r
-!if $(MEASURED_BOOT_ENABLE)\r
-INF SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf\r
-INF SecurityPkg/Tcg/TcgPei/TcgPei.inf\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
-FILE FV_IMAGE = 1E9D7604-EF45-46a0-BD8A-71AC78C17AC1 {\r
- SECTION PEI_DEPEX_EXP = {gEfiPeiMemoryDiscoveredPpiGuid AND gEfiPeiBootInRecoveryModePpiGuid}\r
- SECTION GUIDED A31280AD-481E-41B6-95E8-127F4C984779 { # TIANO COMPRESS GUID\r
- SECTION FV_IMAGE = FVRECOVERY_COMPONENTS\r
- }\r
-}\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.FVRECOVERY_COMPONENTS]\r
-BlockSize = $(FLASH_BLOCKSIZE)\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-INF QuarkSocPkg/QuarkSouthCluster/Usb/Common/Pei/UsbPei.inf\r
-INF MdeModulePkg/Bus/Pci/EhciPei/EhciPei.inf\r
-INF QuarkSocPkg/QuarkSouthCluster/Usb/Ohci/Pei/OhciPei.inf\r
-INF MdeModulePkg/Bus/Usb/UsbBusPei/UsbBusPei.inf\r
-INF MdeModulePkg/Bus/Usb/UsbBotPei/UsbBotPei.inf\r
-INF FatPkg/FatPei/FatPei.inf\r
-INF MdeModulePkg/Universal/Disk/CdExpressPei/CdExpressPei.inf\r
-INF SignedCapsulePkg/Universal/RecoveryModuleLoadPei/RecoveryModuleLoadPei.inf\r
-\r
-!endif\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.FVMAIN]\r
-BlockSize = $(FLASH_BLOCKSIZE)\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = 30D9ED01-38D2-418a-90D5-C561750BF80F\r
-\r
-##\r
-# DXE Phase modules\r
-##\r
-INF MdeModulePkg/Core/Dxe/DxeMain.inf\r
-INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- INF SourceLevelDebugPkg/DebugAgentDxe/DebugAgentDxe.inf\r
-!endif\r
-\r
-#\r
-# Early SoC / Platform modules\r
-#\r
-INF QuarkPlatformPkg/Platform/Dxe/PlatformInit/PlatformInitDxe.inf\r
-\r
-##\r
-# EDK Core modules\r
-##\r
-INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
-INF MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/ReportStatusCodeRouter/Smm/ReportStatusCodeRouterSmm.inf\r
-INF MdeModulePkg/Universal/StatusCodeHandler/Smm/StatusCodeHandlerSmm.inf\r
-INF MdeModulePkg/Universal/SectionExtractionDxe/SectionExtractionDxe.inf\r
-\r
-INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
-INF UefiCpuPkg/CpuDxe/CpuDxe.inf\r
-INF MdeModulePkg/Universal/Metronome/Metronome.inf\r
-INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
-INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
-INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf\r
-!if $(SECURE_BOOT_ENABLE)\r
- INF SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf\r
-!endif\r
-INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf\r
-INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf\r
-INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
-INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
-\r
-#\r
-# Platform\r
-#\r
-INF MdeModulePkg/Universal/BdsDxe/BdsDxe.inf\r
-INF MdeModulePkg/Application/UiApp/UiApp.inf\r
-\r
-INF QuarkPlatformPkg/Pci/Dxe/PciHostBridge/PciHostBridge.inf\r
-INF QuarkPlatformPkg/Platform/SpiFvbServices/PlatformSpi.inf\r
-INF QuarkPlatformPkg/Platform/SpiFvbServices/PlatformSmmSpi.inf\r
-INF QuarkSocPkg/QuarkNorthCluster/QNCInit/Dxe/QNCInitDxe.inf\r
-INF PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf\r
-INF QuarkSocPkg/QuarkNorthCluster/Smm/Dxe/SmmAccessDxe/SmmAccess.inf\r
-INF QuarkSocPkg/QuarkNorthCluster/S3Support/Dxe/QncS3Support.inf\r
-INF QuarkSocPkg/QuarkNorthCluster/Spi/PchSpiRuntime.inf\r
-INF QuarkSocPkg/QuarkNorthCluster/Spi/PchSpiSmm.inf\r
-INF QuarkPlatformPkg/Platform/Dxe/Setup/DxePlatform.inf\r
-\r
-#\r
-# ACPI\r
-#\r
-INF QuarkPlatformPkg/Platform/Dxe/SaveMemoryConfig/SaveMemoryConfig.inf\r
-INF MdeModulePkg/Universal/Acpi/S3SaveStateDxe/S3SaveStateDxe.inf\r
-#INF MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf\r
-INF QuarkPlatformPkg/Acpi/Dxe/BootScriptExecutorDxe/BootScriptExecutorDxe.inf\r
-INF MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf\r
-INF IntelFrameworkModulePkg/Universal/Acpi/AcpiS3SaveDxe/AcpiS3SaveDxe.inf\r
-INF QuarkPlatformPkg/Acpi/Dxe/AcpiPlatform/AcpiPlatform.inf\r
-INF RuleOverride = ACPITABLE QuarkPlatformPkg/Acpi/AcpiTables/AcpiTables.inf\r
-\r
-#\r
-# SMM\r
-#\r
-INF MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf\r
-INF MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf\r
-INF UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf\r
-INF UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf\r
-INF QuarkSocPkg/QuarkNorthCluster/Smm/Dxe/SmmControlDxe/SmmControlDxe.inf\r
-INF QuarkSocPkg/QuarkNorthCluster/Smm/DxeSmm/QncSmmDispatcher/QNCSmmDispatcher.inf\r
-INF QuarkPlatformPkg/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.inf\r
-INF QuarkPlatformPkg/Acpi/DxeSmm/SmmPowerManagement/SmmPowerManagement.inf\r
-INF MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf\r
-INF UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf\r
-\r
-#\r
-# SMBIOS\r
-#\r
-INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r
-INF QuarkPlatformPkg/Platform/Dxe/SmbiosMiscDxe/SmbiosMiscDxe.inf\r
-INF QuarkPlatformPkg/Platform/Dxe/MemorySubClass/MemorySubClass.inf\r
-\r
-#\r
-# PCI\r
-#\r
-INF QuarkPlatformPkg/Pci/Dxe/PciPlatform/PciPlatform.inf\r
-INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
-INF QuarkSocPkg/QuarkSouthCluster/IohInit/Dxe/IohInitDxe.inf\r
-!if $(SOURCE_DEBUG_ENABLE)\r
-!else\r
-INF MdeModulePkg/Bus/Pci/PciSioSerialDxe/PciSioSerialDxe.inf\r
-!endif\r
-\r
-#\r
-# USB\r
-#\r
-!if $(PERFORMANCE_ENABLE)\r
-!else\r
-INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r
-INF QuarkSocPkg/QuarkSouthCluster/Usb/Ohci/Dxe/OhciDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
-!endif\r
-\r
-#\r
-# SDIO\r
-#\r
-!if $(PERFORMANCE_ENABLE)\r
-!else\r
-INF QuarkSocPkg/QuarkSouthCluster/Sdio/Dxe/SDControllerDxe/SDControllerDxe.inf\r
-INF QuarkSocPkg/QuarkSouthCluster/Sdio/Dxe/SDMediaDeviceDxe/SDMediaDeviceDxe.inf\r
-!endif\r
-\r
-#\r
-# Console\r
-#\r
-INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
-INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
-INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
-\r
-INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
-INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
-INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
-INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
-\r
-#\r
-# File System Modules\r
-#\r
-!if $(PERFORMANCE_ENABLE)\r
-!else\r
-INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
-INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
-INF FatPkg/EnhancedFatDxe/Fat.inf\r
-!endif\r
-\r
-#\r
-# Performance Application\r
-#\r
-!if $(PERFORMANCE_ENABLE)\r
-INF ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf\r
-!endif\r
-\r
-#\r
-# Trusted Platform Module\r
-#\r
-!if $(MEASURED_BOOT_ENABLE)\r
-INF SecurityPkg/Tcg/MemoryOverwriteControl/TcgMor.inf\r
-INF SecurityPkg/Tcg/TcgDxe/TcgDxe.inf\r
-INF RuleOverride = DRIVER_ACPITABLE SecurityPkg/Tcg/TcgSmm/TcgSmm.inf\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE)\r
-INF MdeModulePkg/Universal/EsrtFmpDxe/EsrtFmpDxe.inf\r
-INF SignedCapsulePkg/Universal/SystemFirmwareUpdate/SystemFirmwareReportDxe.inf\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
-FILE FREEFORM = PCD(gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiRsa2048Sha256TestPublicKeyFileGuid) {\r
- SECTION RAW = BaseTools/Source/Python/Rsa2048Sha256Sign/TestSigningPublicKey.bin\r
- SECTION UI = "Rsa2048Sha256TestSigningPublicKey"\r
- }\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE)\r
-FILE FREEFORM = PCD(gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiPkcs7TestPublicKeyFileGuid) {\r
- SECTION RAW = BaseTools/Source/Python/Pkcs7Sign/TestRoot.cer\r
- SECTION UI = "Pkcs7TestRoot"\r
- }\r
-!endif\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.FVMAIN_COMPACT]\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r
- SECTION GUIDED A31280AD-481E-41B6-95E8-127F4C984779 { # TIANO COMPRESS GUID\r
- SECTION FV_IMAGE = FVMAIN\r
- }\r
-}\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.PAYLOAD]\r
-BlockSize = $(FLASH_BLOCKSIZE)\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-#\r
-# Shell and Applications\r
-#\r
-INF RuleOverride = TIANOCOMPRESSED ShellPkg/Application/Shell/Shell.inf\r
-\r
-!if $(CAPSULE_ENABLE) || $(RECOVERY_ENABLE)\r
-\r
-[FV.CapsuleDispatchFv]\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-!if $(CAPSULE_ENABLE)\r
-INF SignedCapsulePkg/Universal/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf\r
-!endif\r
-\r
-[FV.SystemFirmwareUpdateCargo]\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-FILE RAW = 14D83A59-A810-4556-8192-1C0A593C065C { # PcdEdkiiSystemFirmwareFileGuid\r
- FD = Quark\r
- }\r
-\r
-FILE RAW = ce57b167-b0e4-41e8-a897-5f4feb781d40 { # gEdkiiSystemFmpCapsuleDriverFvFileGuid\r
- FV = CapsuleDispatchFv\r
- }\r
-\r
-FILE RAW = 812136D3-4D3A-433A-9418-29BB9BF78F6E { # gEdkiiSystemFmpCapsuleConfigFileGuid\r
- QuarkPlatformPkg/Feature/Capsule/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfig.ini\r
- }\r
-\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE)\r
-[FmpPayload.FmpPayloadSystemFirmwarePkcs7]\r
-IMAGE_HEADER_INIT_VERSION = 0x02\r
-IMAGE_TYPE_ID = 62af20c0-7016-424a-9bf8-9ccc86584090 # PcdSystemFmpCapsuleImageTypeIdGuid\r
-IMAGE_INDEX = 0x1\r
-HARDWARE_INSTANCE = 0x0\r
-MONOTONIC_COUNT = 0x2\r
-CERTIFICATE_GUID = 4AAFD29D-68DF-49EE-8AA9-347D375665A7 # PKCS7\r
-\r
-FV = SystemFirmwareUpdateCargo\r
-\r
-[Capsule.QuarkFirmwareUpdateCapsuleFmpPkcs7]\r
-CAPSULE_GUID = 6dcbd5ed-e82d-4c44-bda1-7194199ad92a # gEfiFmpCapsuleGuid\r
-CAPSULE_FLAGS = PersistAcrossReset,InitiateReset\r
-CAPSULE_HEADER_SIZE = 0x20\r
-CAPSULE_HEADER_INIT_VERSION = 0x1\r
-\r
-FMP_PAYLOAD = FmpPayloadSystemFirmwarePkcs7\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
-[FmpPayload.FmpPayloadSystemFirmwareRsa2048]\r
-IMAGE_HEADER_INIT_VERSION = 0x02\r
-IMAGE_TYPE_ID = 62af20c0-7016-424a-9bf8-9ccc86584090 # PcdSystemFmpCapsuleImageTypeIdGuid\r
-IMAGE_INDEX = 0x1\r
-HARDWARE_INSTANCE = 0x0\r
-MONOTONIC_COUNT = 0x2\r
-CERTIFICATE_GUID = A7717414-C616-4977-9420-844712A735BF # RSA2048SHA256\r
-\r
-FV = SystemFirmwareUpdateCargo\r
-\r
-[Capsule.QuarkRec]\r
-CAPSULE_GUID = 6dcbd5ed-e82d-4c44-bda1-7194199ad92a # gEfiFmpCapsuleGuid\r
-CAPSULE_FLAGS = PersistAcrossReset,InitiateReset\r
-CAPSULE_HEADER_SIZE = 0x20\r
-CAPSULE_HEADER_INIT_VERSION = 0x1\r
-\r
-FMP_PAYLOAD = FmpPayloadSystemFirmwareRsa2048\r
-!endif\r
-\r
-################################################################################\r
-#\r
-# Rules are use with the [FV] section's module INF type to define\r
-# how an FFS file is created for a given INF file. The following Rule are the default\r
-# rules for the different module type. User can add the customized rules to define the\r
-# content of the FFS file.\r
-#\r
-################################################################################\r
-[Rule.Common.SEC]\r
- FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r
- TE TE Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- RAW BIN Align = 16 |.com\r
- }\r
-\r
-[Rule.Common.PEI_CORE]\r
- FILE PEI_CORE = $(NAMED_GUID) {\r
- TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM.NORELOC]\r
- FILE PEIM = $(NAMED_GUID) RELOCS_STRIPPED {\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM]\r
- FILE PEIM = $(NAMED_GUID) {\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_CORE]\r
- FILE DXE_CORE = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_RUNTIME_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_SMM_DRIVER]\r
- FILE SMM = $(NAMED_GUID) {\r
- SMM_DEPEX SMM_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_SMM_DRIVER.DRIVER_ACPITABLE]\r
- FILE SMM = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- RAW ACPI Optional |.acpi\r
- RAW ASL Optional |.aml\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.SMM_CORE]\r
- FILE SMM_CORE = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION.TIANOCOMPRESSED]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- SECTION GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE { # TIANO COMPRESS GUID\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- }\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION.UI]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="Enter Setup"\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.ACPITABLE]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- RAW ACPI |.acpi\r
- RAW ASL |.aml\r
- }\r
-\r
-[Rule.Common.PEIM.FMP_IMAGE_DESC]\r
- FILE PEIM = $(NAMED_GUID) {\r
- RAW BIN |.acpi\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 Align=4K $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
+++ /dev/null
-## @file\r
-# Clanton Peak CRB platform with 32-bit DXE for 4MB/8MB flash devices.\r
-#\r
-# This package provides Clanton Peak CRB platform specific modules.\r
-# Copyright (c) 2013 - 2019 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- DSC_SPECIFICATION = 0x00010005\r
- PLATFORM_NAME = QuarkMin\r
- PLATFORM_GUID = 2655F3CF-4CC7-4e17-A62D-77FE3F10AE7F\r
- PLATFORM_VERSION = 0.1\r
- FLASH_DEFINITION = QuarkPlatformPkg/QuarkMin.fdf\r
- OUTPUT_DIRECTORY = Build/QuarkMin\r
- SUPPORTED_ARCHITECTURES = IA32\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
- VPD_TOOL_GUID = 8C3D856A-9BE6-468E-850A-24F7A8D38E08\r
-\r
- #\r
- # Platform On/Off features are defined here\r
- #\r
- DEFINE GALILEO = GEN2\r
- DEFINE SECURE_BOOT_ENABLE = FALSE\r
- DEFINE SOURCE_DEBUG_ENABLE = FALSE\r
- DEFINE PERFORMANCE_ENABLE = FALSE\r
- DEFINE LOGGING = FALSE\r
-\r
- !if $(TARGET) == "DEBUG"\r
- DEFINE LOGGING = TRUE\r
- !endif\r
-\r
- !if $(PERFORMANCE_ENABLE)\r
- DEFINE SOURCE_DEBUG_ENABLE = FALSE\r
- DEFINE LOGGING = FALSE\r
- !endif\r
-\r
-################################################################################\r
-#\r
-# SKU Identification section - list of all SKU IDs supported by this\r
-# Platform.\r
-#\r
-################################################################################\r
-[SkuIds]\r
- 0|DEFAULT # The entry: 0|DEFAULT is reserved and always required.\r
-\r
-################################################################################\r
-#\r
-# Library Class section - list of all Library Classes needed by this Platform.\r
-#\r
-################################################################################\r
-[LibraryClasses]\r
- #\r
- # Entry point\r
- #\r
- PeiCoreEntryPoint|MdePkg/Library/PeiCoreEntryPoint/PeiCoreEntryPoint.inf\r
- PeimEntryPoint|MdePkg/Library/PeimEntryPoint/PeimEntryPoint.inf\r
- DxeCoreEntryPoint|MdePkg/Library/DxeCoreEntryPoint/DxeCoreEntryPoint.inf\r
- UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf\r
- UefiApplicationEntryPoint|MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf\r
-\r
- #\r
- # Basic\r
- #\r
- BaseLib|MdePkg/Library/BaseLib/BaseLib.inf\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLibRepStr/BaseMemoryLibRepStr.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- CpuLib|MdePkg/Library/BaseCpuLib/BaseCpuLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf\r
- IoLib|MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf\r
- PciLib|MdePkg/Library/BasePciLibPciExpress/BasePciLibPciExpress.inf\r
- PciSegmentLib|MdePkg/Library/BasePciSegmentLibPci/BasePciSegmentLibPci.inf\r
- PciCf8Lib|MdePkg/Library/BasePciCf8Lib/BasePciCf8Lib.inf\r
- PciExpressLib|MdePkg/Library/BasePciExpressLib/BasePciExpressLib.inf\r
- CacheMaintenanceLib|MdePkg/Library/BaseCacheMaintenanceLib/BaseCacheMaintenanceLib.inf\r
- PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- PeCoffExtraActionLib|SourceLevelDebugPkg/Library/PeCoffExtraActionLibDebug/PeCoffExtraActionLibDebug.inf\r
- DebugCommunicationLib|SourceLevelDebugPkg/Library/DebugCommunicationLibSerialPort/DebugCommunicationLibSerialPort.inf\r
-!else\r
- PeCoffExtraActionLib|MdePkg/Library/BasePeCoffExtraActionLibNull/BasePeCoffExtraActionLibNull.inf\r
-!endif\r
- DebugAgentLib|MdeModulePkg/Library/DebugAgentLibNull/DebugAgentLibNull.inf\r
- PeCoffGetEntryPointLib|MdePkg/Library/BasePeCoffGetEntryPointLib/BasePeCoffGetEntryPointLib.inf\r
-\r
- #\r
- # UEFI & PI\r
- #\r
- UefiBootServicesTableLib|MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf\r
- UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf\r
- UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntimeLib.inf\r
- UefiLib|MdePkg/Library/UefiLib/UefiLib.inf\r
- HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf\r
- UefiHiiServicesLib|MdeModulePkg/Library/UefiHiiServicesLib/UefiHiiServicesLib.inf\r
- DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf\r
- UefiDecompressLib|MdeModulePkg/Library/BaseUefiTianoCustomDecompressLib/BaseUefiTianoCustomDecompressLib.inf\r
- PeiServicesTablePointerLib|MdePkg/Library/PeiServicesTablePointerLibIdt/PeiServicesTablePointerLibIdt.inf\r
- PeiServicesLib|MdePkg/Library/PeiServicesLib/PeiServicesLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
- DxeServicesTableLib|MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf\r
- UefiCpuLib|UefiCpuPkg/Library/BaseUefiCpuLib/BaseUefiCpuLib.inf\r
- SortLib|MdeModulePkg/Library/UefiSortLib/UefiSortLib.inf\r
- UefiBootManagerLib|MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf\r
-\r
- #\r
- # Generic Modules\r
- #\r
- S3BootScriptLib|MdeModulePkg/Library/PiDxeS3BootScriptLib/DxeS3BootScriptLib.inf\r
- S3IoLib|MdePkg/Library/BaseS3IoLib/BaseS3IoLib.inf\r
- S3PciLib|MdePkg/Library/BaseS3PciLib/BaseS3PciLib.inf\r
- UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf\r
- UefiScsiLib|MdePkg/Library/UefiScsiLib/UefiScsiLib.inf\r
- NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf\r
- IpIoLib|MdeModulePkg/Library/DxeIpIoLib/DxeIpIoLib.inf\r
- UdpIoLib|MdeModulePkg/Library/DxeUdpIoLib/DxeUdpIoLib.inf\r
- DpcLib|MdeModulePkg/Library/DxeDpcLib/DxeDpcLib.inf\r
- OemHookStatusCodeLib|MdeModulePkg/Library/OemHookStatusCodeLibNull/OemHookStatusCodeLibNull.inf\r
- SynchronizationLib|MdePkg/Library/BaseSynchronizationLib/BaseSynchronizationLib.inf\r
- SecurityManagementLib|MdeModulePkg/Library/DxeSecurityManagementLib/DxeSecurityManagementLib.inf\r
- SmmCorePlatformHookLib|MdeModulePkg/Library/SmmCorePlatformHookLibNull/SmmCorePlatformHookLibNull.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/DxeExtractGuidedSectionLib/DxeExtractGuidedSectionLib.inf\r
- LockBoxLib|MdeModulePkg/Library/LockBoxNullLib/LockBoxNullLib.inf\r
- VarCheckLib|MdeModulePkg/Library/VarCheckLib/VarCheckLib.inf\r
- DebugPrintErrorLevelLib|MdePkg/Library/BaseDebugPrintErrorLevelLib/BaseDebugPrintErrorLevelLib.inf\r
-!if $(LOGGING)\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!else\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
-!endif\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/DxePerformanceLib.inf\r
-!else\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
-!endif\r
-\r
- ShellLib|ShellPkg/Library/UefiShellLib/UefiShellLib.inf\r
- FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFileHandleLib.inf\r
-\r
-!if $(SECURE_BOOT_ENABLE)\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
- PlatformSecureLib|QuarkPlatformPkg/Library/PlatformSecureLib/PlatformSecureLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- TpmMeasurementLib|SecurityPkg/Library/DxeTpmMeasurementLib/DxeTpmMeasurementLib.inf\r
- AuthVariableLib|SecurityPkg/Library/AuthVariableLib/AuthVariableLib.inf\r
-!else\r
- TpmMeasurementLib|MdeModulePkg/Library/TpmMeasurementLibNull/TpmMeasurementLibNull.inf\r
- AuthVariableLib|MdeModulePkg/Library/AuthVariableLibNull/AuthVariableLibNull.inf\r
-!endif\r
-\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCapsuleLibNull.inf\r
-\r
- #\r
- # CPU\r
- #\r
- MtrrLib|QuarkSocPkg/QuarkNorthCluster/Library/MtrrLib/MtrrLib.inf\r
- LocalApicLib|UefiCpuPkg/Library/BaseXApicLib/BaseXApicLib.inf\r
- MpInitLib|UefiCpuPkg/Library/MpInitLibUp/MpInitLibUp.inf\r
-\r
- #\r
- # Quark North Cluster\r
- #\r
- SmmLib|QuarkSocPkg/QuarkNorthCluster/Library/QNCSmmLib/QNCSmmLib.inf\r
- SmbusLib|QuarkSocPkg/QuarkNorthCluster/Library/SmbusLib/SmbusLib.inf\r
- TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/DxeAcpiTimerLib.inf\r
- ResetSystemLib|QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ResetSystemLib.inf\r
- IntelQNCLib|QuarkSocPkg/QuarkNorthCluster/Library/IntelQNCLib/IntelQNCLib.inf\r
- QNCAccessLib|QuarkSocPkg/QuarkNorthCluster/Library/QNCAccessLib/QNCAccessLib.inf\r
- IoApicLib|PcAtChipsetPkg/Library/BaseIoApicLib/BaseIoApicLib.inf\r
-\r
- #\r
- # Quark South Cluster\r
- #\r
- IohLib|QuarkSocPkg/QuarkSouthCluster/Library/IohLib/IohLib.inf\r
- I2cLib|QuarkSocPkg/QuarkSouthCluster/Library/I2cLib/I2cLib.inf\r
- SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib16550/BaseSerialPortLib16550.inf\r
- PlatformHookLib|MdeModulePkg/Library/BasePlatformHookLibNull/BasePlatformHookLibNull.inf\r
-\r
- #\r
- # Quark Platform\r
- #\r
- PlatformSecLib|QuarkPlatformPkg/Library/PlatformSecLib/PlatformSecLib.inf\r
- PlatformPcieHelperLib|QuarkPlatformPkg/Library/PlatformPcieHelperLib/PlatformPcieHelperLib.inf\r
- PlatformHelperLib|QuarkPlatformPkg/Library/PlatformHelperLib/DxePlatformHelperLib.inf\r
-\r
-[LibraryClasses.common.SEC]\r
- #\r
- # SEC specific phase\r
- #\r
- ReportStatusCodeLib|MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf\r
-\r
-[LibraryClasses.IA32.PEIM,LibraryClasses.IA32.PEI_CORE]\r
- #\r
- # PEI phase common\r
- #\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/PeiExtractGuidedSectionLib/PeiExtractGuidedSectionLib.inf\r
- LockBoxLib|MdeModulePkg/Library/LockBoxNullLib/LockBoxNullLib.inf\r
- TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.inf\r
- PlatformHelperLib|QuarkPlatformPkg/Library/PlatformHelperLib/PeiPlatformHelperLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf\r
-!if $(SECURE_BOOT_ENABLE)\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf\r
-!endif\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/PeiPerformanceLib/PeiPerformanceLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.DXE_CORE]\r
- HobLib|MdePkg/Library/DxeCoreHobLib/DxeCoreHobLib.inf\r
- MemoryAllocationLib|MdeModulePkg/Library/DxeCoreMemoryAllocationLib/DxeCoreMemoryAllocationLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/DxeCorePerformanceLib/DxeCorePerformanceLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.DXE_SMM_DRIVER]\r
- MmServicesTableLib|MdePkg/Library/MmServicesTableLib/MmServicesTableLib.inf\r
- SmmServicesTableLib|MdePkg/Library/SmmServicesTableLib/SmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf\r
- MemoryAllocationLib|MdePkg/Library/SmmMemoryAllocationLib/SmmMemoryAllocationLib.inf\r
- LockBoxLib|MdeModulePkg/Library/LockBoxNullLib/LockBoxNullLib.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
-!if $(SECURE_BOOT_ENABLE)\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
-!endif\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/SmmPerformanceLib/SmmPerformanceLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.SMM_CORE]\r
- SmmServicesTableLib|MdeModulePkg/Library/PiSmmCoreSmmServicesTableLib/PiSmmCoreSmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf\r
- MemoryAllocationLib|MdeModulePkg/Library/PiSmmCoreMemoryAllocationLib/PiSmmCoreMemoryAllocationLib.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
-!if $(SECURE_BOOT_ENABLE)\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
-!endif\r
-!if $(PERFORMANCE_ENABLE)\r
- PerformanceLib|MdeModulePkg/Library/SmmCorePerformanceLib/SmmCorePerformanceLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.DXE_RUNTIME_DRIVER]\r
- ReportStatusCodeLib|MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf\r
- QNCAccessLib|QuarkSocPkg/QuarkNorthCluster/Library/QNCAccessLib/RuntimeQNCAccessLib.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
-!if $(SECURE_BOOT_ENABLE)\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.UEFI_DRIVER,LibraryClasses.IA32.UEFI_APPLICATION]\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
-################################################################################\r
-#\r
-# Pcd Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-[PcdsFeatureFlag]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDevicePathSupportDevicePathToText|TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDevicePathSupportDevicePathFromText|TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSupportUpdateCapsuleReset|TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDxeIplSwitchToLongMode|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPciBusHotplugDeviceSupport|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdInstallAcpiSdtProtocol|TRUE\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmDebug|TRUE\r
-!endif\r
-\r
-!if $(TARGET) == "RELEASE"\r
- gQuarkPlatformTokenSpaceGuid.WaitIfResetDueToError|FALSE\r
-!else\r
- gQuarkPlatformTokenSpaceGuid.WaitIfResetDueToError|TRUE\r
-!endif\r
-\r
-[PcdsFixedAtBuild]\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuMaxLogicalProcessorNumber|1\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdS3AcpiReservedMemorySize|0x20000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|FALSE\r
-!if $(LOGGING)\r
- !if $(SOURCE_DEBUG_ENABLE)\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x17\r
- !else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x27\r
- !endif\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdPostCodePropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x3\r
-!endif\r
- gEfiMdePkgTokenSpaceGuid.PcdPostCodePropertyMask|0x18\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0xE0000000\r
-!if $(GALILEO) == GEN1\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultBaudRate|460800\r
-!endif\r
-!if $(GALILEO) == GEN2\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultBaudRate|921600\r
-!endif\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultDataBits|8\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultParity|1\r
- gEfiMdePkgTokenSpaceGuid.PcdUartDefaultStopBits|1\r
- gEfiMdePkgTokenSpaceGuid.PcdDefaultTerminalType|0\r
-!if $(PERFORMANCE_ENABLE)\r
- gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyMask|0x1\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxPeiPerformanceLogEntries|80\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyMask|0x00\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdLoadModuleAtFixAddressEnable|0\r
-!if $(SECURE_BOOT_ENABLE)\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x2000\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdHwErrStorageSize|0x00002000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxHardwareErrorVariableSize|0x1000\r
- #\r
- # Make VariableRuntimeDxe work at emulated non-volatile variable mode.\r
- #\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdEmuVariableNvModeEnable|TRUE\r
- ## RTC Update Timeout Value, need to increase timeout since also\r
- # waiting for RTC to be busy.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRealTimeClockUpdateTimeout|500000\r
-\r
-!if $(SECURE_BOOT_ENABLE)\r
- # override the default values from SecurityPkg to ensure images from all sources are verified in secure boot\r
- gEfiSecurityPkgTokenSpaceGuid.PcdOptionRomImageVerificationPolicy|0x04\r
- gEfiSecurityPkgTokenSpaceGuid.PcdFixedMediaImageVerificationPolicy|0x04\r
- gEfiSecurityPkgTokenSpaceGuid.PcdRemovableMediaImageVerificationPolicy|0x04\r
-!endif\r
- gQuarkPlatformTokenSpaceGuid.PcdEsramStage1Base|0x80000000\r
-\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- gEfiSourceLevelDebugPkgTokenSpaceGuid.PcdDebugLoadImageMethod|0x2\r
-!endif\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseMmio|TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterBase|0x9000B000\r
-!if $(GALILEO) == GEN1\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialBaudRate|460800\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseHardwareFlowControl|FALSE\r
-!endif\r
-!if $(GALILEO) == GEN2\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialBaudRate|921600\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseHardwareFlowControl|FALSE\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialLineControl|0x03\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialFifoControl|0x07\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialDetectCable|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialClockRate|44236800\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialPciDeviceInfo|{0x14, 0x05, 0x84, 0x00, 0xFF}\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterStride|4\r
-\r
- #\r
- # typedef struct {\r
- # UINT16 VendorId; ///< Vendor ID to match the PCI device. The value 0xFFFF terminates the list of entries.\r
- # UINT16 DeviceId; ///< Device ID to match the PCI device\r
- # UINT32 ClockRate; ///< UART clock rate. Set to 0 for default clock rate of 1843200 Hz\r
- # UINT64 Offset; ///< The byte offset into to the BAR\r
- # UINT8 BarIndex; ///< Which BAR to get the UART base address\r
- # UINT8 RegisterStride; ///< UART register stride in bytes. Set to 0 for default register stride of 1 byte.\r
- # UINT16 ReceiveFifoDepth; ///< UART receive FIFO depth in bytes. Set to 0 for a default FIFO depth of 16 bytes.\r
- # UINT16 TransmitFifoDepth; ///< UART transmit FIFO depth in bytes. Set to 0 for a default FIFO depth of 16 bytes.\r
- # UINT8 Reserved[2];\r
- # } PCI_SERIAL_PARAMETER;\r
- #\r
- # Vendor 8086 Device 0936 Prog Interface 2, BAR #0, Offset 0, Stride = 4, Clock 44236800 (0x2a300000)\r
- # Vendor 8086 Device 0936 Prog Interface 2, BAR #0, Offset 0, Stride = 4, Clock 44236800 (0x2a300000)\r
- #\r
- # [Vendor] [Device] [---ClockRate---] [------------Offset-----------] [Bar] [Stride] [RxFifo] [TxFifo] [Rsvd] [Vendor]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPciSerialParameters|{0x86,0x80, 0x36,0x09, 0x0,0x0,0xA3,0x02, 0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, 0x00, 0x04, 0x0,0x0, 0x0,0x0, 0x0,0x0, 0xff,0xff}\r
-\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciBusNumber |0\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciDeviceNumber |31\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciFunctionNumber |0\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciEnableRegisterOffset|0x4b\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoBarEnableMask |0x80\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciBarRegisterOffset |0x48\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPortBaseAddress |0x1000\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiPm1TmrOffset |0x0008\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBootManagerMenuFile|{ 0x21, 0xaa, 0x2c, 0x46, 0x14, 0x76, 0x03, 0x45, 0x83, 0x6e, 0x8a, 0xb6, 0xf4, 0x66, 0x23, 0x31 }\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConInConnectOnDemand|FALSE\r
-\r
- #\r
- # Quark does not support LFENCE. Use CPUID as speculation barrier\r
- #\r
- gEfiMdePkgTokenSpaceGuid.PcdSpeculationBarrierType|0x02\r
-\r
-[PcdsPatchableInModule]\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x803000C7\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVpdBaseAddress|0x0\r
-\r
-[PcdsDynamicExHii.common.DEFAULT]\r
-!if $(PERFORMANCE_ENABLE)\r
- gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|L"Timeout"|gEfiGlobalVariableGuid|0x0|0\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|L"Timeout"|gEfiGlobalVariableGuid|0x0|5\r
-!endif\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBootState|L"BootState"|gQuarkPlatformTokenSpaceGuid|0x0|TRUE\r
-\r
-[PcdsDynamicExDefault.common.DEFAULT]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateDataPtr|0x0\r
- gQuarkPlatformTokenSpaceGuid.PcdEnableFastBoot|TRUE\r
- gQuarkPlatformTokenSpaceGuid.PcdUserIsPhysicallyPresent|FALSE\r
- gQuarkPlatformTokenSpaceGuid.PcdSpiFlashDeviceSize|0\r
-\r
-[PcdsDynamicExVpd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVendor|*|32|L"EDK II"\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareRevision|*|0x01000400\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVersionString|*|64|L"Galileo 1.0.4"\r
-\r
-#\r
-# ClantonPeakSVP\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0002\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"ClantonPeakSVP"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x03, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# KipsBay\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0003\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"KipsBay"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# CrossHill\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0004\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"CrossHill"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x03, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# ClantonHill\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0005\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"ClantonHill"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x02, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# Galileo\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0006\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"Galileo"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-# GalileoGen2\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0008\r
-# gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"GalileoGen2"\r
-# gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-#\r
-!if $(GALILEO) == GEN1\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0006\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"Galileo"\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-!endif\r
-!if $(GALILEO) == GEN2\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType|*|0x0008\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|*|64|L"GalileoGen2"\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|*|40|{0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}\r
-!endif\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohEthernetMac0|*|8|{0xff, 0xff, 0xff, 0xff, 0xff, 0xff}\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohEthernetMac1|*|8|{0xff, 0xff, 0xff, 0xff, 0xff, 0xff}\r
-\r
-###################################################################################################\r
-#\r
-# Components Section - list of the modules and components that will be processed by compilation\r
-# tools and the EDK II tools to generate PE32/PE32+/Coff image files.\r
-#\r
-# Note: The EDK II DSC file is not used to specify how compiled binary images get placed\r
-# into firmware volume images. This section is just a list of modules to compile from\r
-# source into UEFI-compliant binaries.\r
-# It is the FDF file that contains information on combining binary files into firmware\r
-# volume images, whose concept is beyond UEFI and is described in PI specification.\r
-# Binary modules do not need to be listed in this section, as they should be\r
-# specified in the FDF file. For example: Shell binary, FAT binary (Fat.efi),\r
-# Logo (Logo.bmp), and etc.\r
-# There may also be modules listed in this section that are not required in the FDF file,\r
-# When a module listed here is excluded from FDF file, then UEFI-compliant binary will be\r
-# generated for it, but the binary will not be put into any firmware volume.\r
-#\r
-###################################################################################################\r
-\r
-[Components.IA32]\r
- #\r
- # SEC Core\r
- #\r
- UefiCpuPkg/SecCore/SecCore.inf {\r
- !if $(SOURCE_DEBUG_ENABLE)\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
- ResetSystemLib|QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ResetSystemLib.inf\r
- !endif\r
- }\r
-\r
- #\r
- # PEI Core\r
- #\r
- MdeModulePkg/Core/Pei/PeiMain.inf\r
-\r
- #\r
- # PEIM\r
- #\r
- MdeModulePkg/Universal/PCD/Pei/Pcd.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- }\r
- MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf\r
- MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
- MdeModulePkg/Universal/PcatSingleSegmentPciCfg2Pei/PcatSingleSegmentPciCfg2Pei.inf\r
-\r
- QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/MemoryInitPei.inf\r
- QuarkPlatformPkg/Platform/Pei/PlatformInit/PlatformEarlyInit.inf\r
- QuarkPlatformPkg/Platform/Pei/PlatformConfig/PlatformConfigPei.inf\r
-\r
- MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
-\r
-[Components.IA32]\r
- #\r
- # DXE Core\r
- #\r
- MdeModulePkg/Core/Dxe/DxeMain.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- SourceLevelDebugPkg/DebugAgentDxe/DebugAgentDxe.inf {\r
- <LibraryClasses>\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
- ResetSystemLib|QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ResetSystemLib.inf\r
- }\r
-!endif\r
-\r
-\r
- QuarkPlatformPkg/Platform/Dxe/PlatformInit/PlatformInitDxe.inf\r
-\r
- #\r
- # Components that produce the architectural protocols\r
- #\r
- MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
- UefiCpuPkg/CpuDxe/CpuDxe.inf\r
- MdeModulePkg/Universal/Metronome/Metronome.inf\r
- MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
- MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r
- MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
- MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
- MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf\r
- PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
-\r
- #\r
- # Following are the DXE drivers (alphabetical order)\r
- #\r
- MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
- MdeModulePkg/Universal/PCD/Dxe/Pcd.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- }\r
-\r
- QuarkPlatformPkg/Pci/Dxe/PciHostBridge/PciHostBridge.inf\r
- UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
-\r
- #\r
- # Platform\r
- #\r
- MdeModulePkg/Universal/BdsDxe/BdsDxe.inf {\r
- <LibraryClasses>\r
- PlatformBootManagerLib|QuarkPlatformPkg/Library/PlatformBootManagerLib/PlatformBootManagerLib.inf\r
- }\r
-\r
- QuarkSocPkg/QuarkNorthCluster/QNCInit/Dxe/QNCInitDxe.inf\r
- PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf\r
- QuarkPlatformPkg/Platform/Dxe/Setup/DxePlatform.inf\r
- MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
-\r
- #\r
- # PCI\r
- #\r
- QuarkPlatformPkg/Pci/Dxe/PciPlatform/PciPlatform.inf\r
- MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
- QuarkSocPkg/QuarkSouthCluster/IohInit/Dxe/IohInitDxe.inf\r
- MdeModulePkg/Bus/Pci/PciSioSerialDxe/PciSioSerialDxe.inf\r
-\r
- #\r
- # Console\r
- #\r
- MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
- MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
- MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
- MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
- MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf {\r
- <LibraryClasses>\r
- CustomizedDisplayLib|MdeModulePkg/Library/CustomizedDisplayLib/CustomizedDisplayLib.inf\r
- }\r
- MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
- MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
-\r
- #\r
- # File System Modules\r
- #\r
- MdeModulePkg/Universal/FvSimpleFileSystemDxe/FvSimpleFileSystemDxe.inf\r
-\r
- #\r
- # Performance Application\r
- #\r
-!if $(PERFORMANCE_ENABLE)\r
- ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- }\r
-!endif\r
-\r
- ShellPkg/Application/Shell/Shell.inf {\r
- <LibraryClasses>\r
- ShellCommandLib|ShellPkg/Library/UefiShellCommandLib/UefiShellCommandLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel2CommandsLib/UefiShellLevel2CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel1CommandsLib/UefiShellLevel1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel3CommandsLib/UefiShellLevel3CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDriver1CommandsLib/UefiShellDriver1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellInstall1CommandsLib/UefiShellInstall1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.inf\r
- HandleParsingLib|ShellPkg/Library/UefiHandleParsingLib/UefiHandleParsingLib.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- BcfgCommandLib|ShellPkg/Library/UefiShellBcfgCommandLib/UefiShellBcfgCommandLib.inf\r
-\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0xFF\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|8000\r
- }\r
+++ /dev/null
-## @file\r
-# FDF file of Clanton Peak CRB platform with 32-bit DXE\r
-#\r
-# This package provides QuarkNcSocId platform specific modules.\r
-# Copyright (c) 2013 - 2019 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
-# Address 0x100000000 (4 GB reset address)\r
-# Base Size\r
-# +---------------------------+\r
-# FLASH_BASE | FD.Quark: | 0x800000 (8 MB)\r
-# 0xFF800000 | BaseAddress |\r
-# +---------------------------+\r
-#\r
-# Flash offsets are 0 based, but are relative to FD.Quark BaseAddress, e.g. Payload Base is at 0x400000, Flash Base is at 0xFF800000 for 8 MB SPI part.\r
-# 0xFF800000 + 0x400000 = 0xFFC00000.\r
-#\r
-# Address 0x0 (0xFF800000 for 8 MB SPI part)\r
-# +---------------------------+\r
-# FLASH_FV_PAYLOAD_BASE | Payload Image | FLASH_FV_PAYLOAD_SIZE\r
-# 0x00400000 | | 0x00100000\r
-# +---------------------------+\r
-# FLASH_FV_MAIN_BASE | FvMain Image (Compressed) | FLASH_FV_MAIN_SIZE\r
-# 0x00500000 | | 0x001E0000\r
-# +---------------------------+\r
-# NVRAM_AREA_BASE | NVRAM Area= | NVRAM_AREA_SIZE\r
-# 0x006E0000 | Variable + FTW Working + |\r
-# | FTW Spare |\r
-# +---+-------------------+---+\r
-# NVRAM_AREA_VARIABLE_BASE | | NVRAM_AREA_VARIABLE_SIZE\r
-# | |\r
-# +-------------------+\r
-# FTW_WORKING_BASE | | FTW_WORKING_SIZE\r
-# | |\r
-# +-------------------+\r
-# FTW_SPARE_BASE | | FTW_SPARE_SIZE\r
-# | |\r
-# +---+-------------------+---+\r
-# RMU_BINARY_BASE | RMU Binary | RMU_BINARY_SIZE\r
-# 0x00700000 | | 0x00008000\r
-# +---------------------------+\r
-# PLATFORM_DATA_BASE | PlatformData Binary | PLATFORM_DATA_SIZE\r
-# 0x00710000 | | 0x00001000\r
-# +---------------------------+\r
-# FVRECOVERY_IMAGE_BASE | FVRECOVERY Image | FVRECOVERY_IMAGE_SIZE\r
-# 0x720000 | | 0x000E0000\r
-# +---------------------------+\r
-\r
- #\r
- # Define value used to compute FLASH regions below reset vector location just below 4GB\r
- #\r
- DEFINE RESET_ADDRESS = 0x100000000 # 4 GB\r
-\r
- #\r
- # Set size of FLASH to 8MB\r
- #\r
- DEFINE FLASH_SIZE = 0x800000\r
- DEFINE FLASH_BASE = $(RESET_ADDRESS) - $(FLASH_SIZE) # The base address of the Flash Device\r
-\r
- #\r
- # Set FLASH block size to 4KB\r
- #\r
- DEFINE FLASH_BLOCKSIZE = 0x1000 # 4 KB\r
-\r
- #\r
- # Misc settings\r
- #\r
- DEFINE FLASH_BLOCKSIZE_DATA = 0x00, 0x10, 0x00, 0x00 # equivalent for DATA blocks\r
-\r
- #\r
- # Start PAYLOAD at 4MB into 8MB FLASH\r
- #\r
- DEFINE FLASH_FV_PAYLOAD_BASE = 0x00400000\r
- DEFINE FLASH_FV_PAYLOAD_SIZE = 0x00100000\r
-\r
- #\r
- # Put FVMAIN between PAYLOAD and RMU Binary\r
- #\r
- DEFINE FLASH_FV_MAIN_BASE = 0x00500000\r
- DEFINE FLASH_FV_MAIN_SIZE = 0x001E0000\r
-\r
- #\r
- # Place NV Storage just above Platform Data Base\r
- #\r
- DEFINE NVRAM_AREA_VARIABLE_BASE = 0x006E0000\r
- DEFINE NVRAM_AREA_SIZE = 0x00020000\r
-\r
- DEFINE NVRAM_AREA_VARIABLE_SIZE = 0x0000E000\r
- DEFINE FTW_WORKING_BASE = $(NVRAM_AREA_VARIABLE_BASE) + $(NVRAM_AREA_VARIABLE_SIZE)\r
- DEFINE FTW_WORKING_SIZE = 0x00002000\r
- DEFINE FTW_SPARE_BASE = $(FTW_WORKING_BASE) + $(FTW_WORKING_SIZE)\r
- DEFINE FTW_SPARE_SIZE = $(NVRAM_AREA_SIZE) - $(NVRAM_AREA_VARIABLE_SIZE) - $(FTW_WORKING_SIZE)\r
-\r
- #\r
- # RMU Binary must be at fixed address 1MB below 4GB (0xFFF00000)\r
- #\r
- DEFINE RMU_BINARY_BASE = 0x00700000 # HW fixed address\r
- DEFINE RMU_BINARY_SIZE = 0x00008000 # HW fixed address, so fixed size\r
-\r
- #\r
- # Platform Data Base must be 64KB above RMU\r
- #\r
- DEFINE VPD_BASE = 0x00708000\r
- DEFINE VPD_SIZE = 0x00001000\r
-\r
- #\r
- # Place FV Recovery above NV Storage\r
- #\r
- DEFINE FVRECOVERY_IMAGE_SIZE = 0x000F0000\r
- DEFINE FVRECOVERY_IMAGE_BASE = $(FLASH_SIZE) - $(FVRECOVERY_IMAGE_SIZE)\r
-\r
-################################################################################\r
-#\r
-# FD Section\r
-# The [FD] Section is made up of the definition statements and a\r
-# description of what goes into the Flash Device Image. Each FD section\r
-# defines one flash "device" image. A flash device image may be one of\r
-# the following: Removable media bootable image (like a boot floppy\r
-# image,) an Option ROM image (that would be "flashed" into an add-in\r
-# card,) a System "Flash" image (that would be burned into a system's\r
-# flash) or an Update ("Capsule") image that will be used to update and\r
-# existing system flash.\r
-#\r
-################################################################################\r
-[FD.Quark]\r
-BaseAddress = 0xFF800000 #The base address of the Flash Device; set to same value as FLASH_BASE.\r
-Size = 0x800000 #The size in bytes of the Flash Device; set to same value as FLASH_SIZE.\r
-ErasePolarity = 1\r
-BlockSize = $(FLASH_BLOCKSIZE)\r
-NumBlocks = 0x800 #The number of blocks for the Flash Device.\r
-\r
-SET gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress = $(FLASH_BASE)\r
-SET gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize = $(FLASH_SIZE)\r
-\r
-################################################################################\r
-#\r
-# Following are lists of FD Region layout which correspond to the locations of different\r
-# images within the flash device.\r
-#\r
-# Regions must be defined in ascending order and may not overlap.\r
-#\r
-# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by\r
-# the pipe "|" character, followed by the size of the region, also in hex with the leading\r
-# "0x" characters. Like:\r
-# Offset|Size\r
-# PcdOffsetCName|PcdSizeCName\r
-# RegionType <FV, DATA, or FILE>\r
-#\r
-################################################################################\r
-\r
-########################################################\r
-# Quark Payload Image\r
-########################################################\r
-$(FLASH_FV_PAYLOAD_BASE)|$(FLASH_FV_PAYLOAD_SIZE)\r
-gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadBase|gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadSize\r
-FV = PAYLOAD\r
-\r
-########################################################\r
-# Quark FVMAIN Image (Compressed)\r
-########################################################\r
-$(FLASH_FV_MAIN_BASE)|$(FLASH_FV_MAIN_SIZE)\r
-gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainBase|gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainSize\r
-FV = FVMAIN_COMPACT\r
-\r
-#############################################################################\r
-# Quark NVRAM Area\r
-# Quark NVRAM Area contains: Variable + FTW Working + FTW Spare\r
-#############################################################################\r
-$(NVRAM_AREA_VARIABLE_BASE)|$(NVRAM_AREA_VARIABLE_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
-#NV_VARIABLE_STORE\r
-DATA = {\r
- ## This is the EFI_FIRMWARE_VOLUME_HEADER\r
- # ZeroVector []\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- # FileSystemGuid: gEfiSystemNvDataFvGuid =\r
- # { 0xFFF12B8D, 0x7696, 0x4C8B, { 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50 }}\r
- 0x8D, 0x2B, 0xF1, 0xFF, 0x96, 0x76, 0x8B, 0x4C,\r
- 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50,\r
- # FvLength: 0x20000\r
- 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- #Signature "_FVH" #Attributes\r
- 0x5f, 0x46, 0x56, 0x48, 0xff, 0xfe, 0x04, 0x00,\r
- #HeaderLength #CheckSum #ExtHeaderOffset #Reserved #Revision\r
- 0x48, 0x00, 0x19, 0xF9, 0x00, 0x00, 0x00, 0x02,\r
- #Blockmap[0]: 32 Blocks * 0x1000 Bytes / Block\r
- 0x20, 0x00, 0x00, 0x00, $(FLASH_BLOCKSIZE_DATA),\r
- #Blockmap[1]: End\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- ## This is the VARIABLE_STORE_HEADER\r
- !if $(SECURE_BOOT_ENABLE)\r
- # Signature: gEfiAuthenticatedVariableGuid = { 0xaaf32c78, 0x947b, 0x439a, { 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92 } }\r
- 0x78, 0x2c, 0xf3, 0xaa, 0x7b, 0x94, 0x9a, 0x43,\r
- 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92,\r
- !else\r
- # Signature: gEfiVariableGuid = { 0xddcf3616, 0x3275, 0x4164, { 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d }}\r
- 0x16, 0x36, 0xcf, 0xdd, 0x75, 0x32, 0x64, 0x41,\r
- 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d,\r
- !endif\r
- #Size: 0x0E000 (gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize) - 0x48 (size of EFI_FIRMWARE_VOLUME_HEADER) = 0x0DFB8\r
- # This can speed up the Variable Dispatch a bit.\r
- 0xB8, 0xDF, 0x00, 0x00,\r
- #FORMATTED: 0x5A #HEALTHY: 0xFE #Reserved: UINT16 #Reserved1: UINT32\r
- 0x5A, 0xFE, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00\r
-}\r
-\r
-$(FTW_WORKING_BASE)|$(FTW_WORKING_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize\r
-#NV_FTW_WORKING\r
-DATA = {\r
- # EFI_FAULT_TOLERANT_WORKING_BLOCK_HEADER->Signature = gEdkiiWorkingBlockSignatureGuid =\r
- # { 0x9e58292b, 0x7c68, 0x497d, { 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95 }}\r
- 0x2b, 0x29, 0x58, 0x9e, 0x68, 0x7c, 0x7d, 0x49,\r
- 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95,\r
- # Crc:UINT32 #WorkingBlockValid:1, WorkingBlockInvalid:1, Reserved\r
- 0xE2, 0x33, 0xF2, 0x03, 0xFE, 0xFF, 0xFF, 0xFF,\r
- # WriteQueueSize: UINT64 #Size: 0x2000 - 0x20 (FTW_WORKING_HEADER) = 0x1FE0\r
- 0xE0, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00\r
-}\r
-\r
-$(FTW_SPARE_BASE)|$(FTW_SPARE_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize\r
-#NV_FTW_SPARE\r
-\r
-#########################################################\r
-# Quark Remote Management Unit Binary\r
-#########################################################\r
-$(RMU_BINARY_BASE)|$(RMU_BINARY_SIZE)\r
-INF QuarkSocBinPkg/QuarkNorthCluster/Binary/QuarkMicrocode/QuarkMicrocode.inf\r
-\r
-#########################################################\r
-# PlatformData Binary, default for standalone is none built-in so user selects.\r
-#########################################################\r
-$(VPD_BASE)|$(VPD_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdVpdBaseAddress\r
-FILE = $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/FV/8C3D856A-9BE6-468E-850A-24F7A8D38E08.bin\r
-\r
-#######################\r
-# Quark FVRECOVERY Image\r
-#######################\r
-$(FVRECOVERY_IMAGE_BASE)|$(FVRECOVERY_IMAGE_SIZE)\r
-gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoveryBase|gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoverySize\r
-FV = FVRECOVERY\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.FVRECOVERY]\r
-BlockSize = $(FLASH_BLOCKSIZE)\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = 18D6D9F4-2EEF-4913-AEE6-BE61C6DA6CC8\r
-\r
-################################################################################\r
-#\r
-# The INF statements point to EDK component and EDK II module INF files, which will be placed into this FV image.\r
-# Parsing tools will scan the INF file to determine the type of component or module.\r
-# The component or module type is used to reference the standard rules\r
-# defined elsewhere in the FDF file.\r
-#\r
-# The format for INF statements is:\r
-# INF $(PathAndInfFileName)\r
-#\r
-################################################################################\r
-\r
-##\r
-# PEI Apriori file example, more PEIM module added later.\r
-##\r
-APRIORI PEI {\r
- INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
- # PlatformConfigPei should be immediately after Pcd driver.\r
- INF QuarkPlatformPkg/Platform/Pei/PlatformConfig/PlatformConfigPei.inf\r
- INF MdeModulePkg/Universal/PcatSingleSegmentPciCfg2Pei/PcatSingleSegmentPciCfg2Pei.inf\r
-}\r
-\r
-##\r
-# SEC Phase modules\r
-##\r
-INF UefiCpuPkg/SecCore/SecCore.inf\r
-\r
-INF MdeModulePkg/Core/Pei/PeiMain.inf\r
-\r
-##\r
-# PEI Phase RAW Data files.\r
-##\r
-FILE FREEFORM = PCD(gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkMicrocodeFile) {\r
- SECTION RAW = QuarkSocBinPkg/QuarkNorthCluster/Binary/QuarkMicrocode/RMU.bin\r
-}\r
-\r
-INF RuleOverride = NORELOC MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
-INF QuarkPlatformPkg/Platform/Pei/PlatformConfig/PlatformConfigPei.inf\r
-INF RuleOverride = NORELOC MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf\r
-INF RuleOverride = NORELOC MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
-INF RuleOverride = NORELOC QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/MemoryInitPei.inf\r
-INF QuarkPlatformPkg/Platform/Pei/PlatformInit/PlatformEarlyInit.inf\r
-INF MdeModulePkg/Universal/PcatSingleSegmentPciCfg2Pei/PcatSingleSegmentPciCfg2Pei.inf\r
-INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.FVMAIN]\r
-BlockSize = $(FLASH_BLOCKSIZE)\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = 30D9ED01-38D2-418a-90D5-C561750BF80F\r
-\r
-##\r
-# DXE Phase modules\r
-##\r
-INF MdeModulePkg/Core/Dxe/DxeMain.inf\r
-INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- INF SourceLevelDebugPkg/DebugAgentDxe/DebugAgentDxe.inf\r
-!endif\r
-\r
-#\r
-# Early SoC / Platform modules\r
-#\r
-INF QuarkPlatformPkg/Platform/Dxe/PlatformInit/PlatformInitDxe.inf\r
-\r
-##\r
-# EDK Core modules\r
-##\r
-INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
-\r
-INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
-INF UefiCpuPkg/CpuDxe/CpuDxe.inf\r
-INF MdeModulePkg/Universal/Metronome/Metronome.inf\r
-INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
-INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
-INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf\r
-INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
-INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
-\r
-#\r
-# Platform\r
-#\r
-INF MdeModulePkg/Universal/BdsDxe/BdsDxe.inf\r
-#INF MdeModulePkg/Application/UiApp/UiApp.inf\r
-\r
-INF QuarkPlatformPkg/Pci/Dxe/PciHostBridge/PciHostBridge.inf\r
-INF QuarkSocPkg/QuarkNorthCluster/QNCInit/Dxe/QNCInitDxe.inf\r
-INF PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf\r
-INF QuarkPlatformPkg/Platform/Dxe/Setup/DxePlatform.inf\r
-\r
-#\r
-# PCI\r
-#\r
-INF QuarkPlatformPkg/Pci/Dxe/PciPlatform/PciPlatform.inf\r
-INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
-INF QuarkSocPkg/QuarkSouthCluster/IohInit/Dxe/IohInitDxe.inf\r
-!if $(SOURCE_DEBUG_ENABLE)\r
-!else\r
-INF MdeModulePkg/Bus/Pci/PciSioSerialDxe/PciSioSerialDxe.inf\r
-!endif\r
-\r
-#\r
-# Console\r
-#\r
-INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
-INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
-INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
-\r
-INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
-INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
-INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
-INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
-\r
-#\r
-# File System Modules\r
-#\r
-INF MdeModulePkg/Universal/FvSimpleFileSystemDxe/FvSimpleFileSystemDxe.inf\r
-\r
-#\r
-# Performance Application\r
-#\r
-!if $(PERFORMANCE_ENABLE)\r
-INF ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf\r
-!endif\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.FVMAIN_COMPACT]\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r
- SECTION GUIDED A31280AD-481E-41B6-95E8-127F4C984779 { # TIANO COMPRESS GUID\r
- SECTION FV_IMAGE = FVMAIN\r
- }\r
-}\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.PAYLOAD]\r
-BlockSize = $(FLASH_BLOCKSIZE)\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-#\r
-# Shell and Applications\r
-#\r
-INF ShellPkg/Application/Shell/Shell.inf\r
-\r
-################################################################################\r
-#\r
-# Rules are use with the [FV] section's module INF type to define\r
-# how an FFS file is created for a given INF file. The following Rule are the default\r
-# rules for the different module type. User can add the customized rules to define the\r
-# content of the FFS file.\r
-#\r
-################################################################################\r
-[Rule.Common.SEC]\r
- FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r
- TE TE Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- RAW BIN Align = 16 |.com\r
- }\r
-\r
-[Rule.Common.PEI_CORE]\r
- FILE PEI_CORE = $(NAMED_GUID) {\r
- TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM.NORELOC]\r
- FILE PEIM = $(NAMED_GUID) RELOCS_STRIPPED {\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM]\r
- FILE PEIM = $(NAMED_GUID) {\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_CORE]\r
- FILE DXE_CORE = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_RUNTIME_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_SMM_DRIVER]\r
- FILE SMM = $(NAMED_GUID) {\r
- SMM_DEPEX SMM_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.SMM_CORE]\r
- FILE SMM_CORE = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION.UI]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="Enter Setup"\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.ACPITABLE]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- RAW ACPI |.acpi\r
- RAW ASL |.aml\r
- }\r
+++ /dev/null
-## @file\r
-# Package for support of Clanton Peak CRB platform\r
-#\r
-# This package provides QuarkNcSocId platform specific modules.\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-\r
-[Defines]\r
- DEC_SPECIFICATION = 0x00010005\r
- PACKAGE_NAME = QuarkPlatformPkg\r
- PACKAGE_GUID = 46C1F476-A85E-49a8-B258-DD4396B87FEF\r
- PACKAGE_VERSION = 0.1\r
-\r
-\r
-################################################################################\r
-#\r
-# Include Section - list of Include Paths that are provided by this package.\r
-# Comments are used for Keywords and Module Types.\r
-#\r
-# Supported Module Types:\r
-# SEC PEIM DXE_DRIVER DXE_RUNTIME_DRIVER DXE_SMM_DRIVER DXE_SAL_DRIVER UEFI_DRIVER\r
-#\r
-################################################################################\r
-[Includes]\r
- Include\r
-\r
-################################################################################\r
-#\r
-# Library Class Header section - list of Library Class header files that are\r
-# provided by this package.\r
-#\r
-################################################################################\r
-[LibraryClasses]\r
-\r
-################################################################################\r
-#\r
-# Global Guid Definition section - list of Global Guid C Name Data Structures\r
-# that are provided by this package.\r
-#\r
-################################################################################\r
-[Guids]\r
- gQuarkPlatformTokenSpaceGuid = { 0x199c1ef0, 0x6400, 0x41c5, { 0xb0, 0xa4, 0xff, 0xbf, 0x21, 0x9d, 0xcb, 0xae }}\r
- gEfiMemoryConfigDataGuid = { 0x80dbd530, 0xb74c, 0x4f11, { 0x8c, 0x03, 0x41, 0x86, 0x65, 0x53, 0x28, 0x31 }}\r
- gPowerManagementAcpiTableStorageGuid = { 0xc0cc43bd, 0xc920, 0x4064, { 0x93, 0x5b, 0x93, 0xb4, 0x47, 0x37, 0x94, 0x70 }}\r
- gPeiCapsuleOnFatFloppyDiskGuid = {0x2e3d2e75, 0x9b2e, 0x412d, {0xb4, 0xb1, 0x70, 0x41, 0x6b, 0x87, 0x0, 0xff }}\r
- gPeiCapsuleOnFatIdeDiskGuid = {0xb38573b6, 0x6200, 0x4ac5, {0xb5, 0x1d, 0x82, 0xe6, 0x59, 0x38, 0xd7, 0x83 }}\r
- gPeiCapsuleOnFatUsbDiskGuid = {0x0ffbce19, 0x324c, 0x4690, {0xa0, 0x09, 0x98, 0xc6, 0xae, 0x2e, 0xb1, 0x86 }}\r
- gPeiCapsuleOnDataCDGuid = {0x5cac0099, 0x0dc9, 0x48e5, {0x80, 0x68, 0xbb, 0x95, 0xf5, 0x40, 0x0a, 0x9f }}\r
- gEfiQuarkCapsuleGuid = { 0xd400d1e4, 0xa314, 0x442b, { 0x89, 0xed, 0xa9, 0x2e, 0x4c, 0x81, 0x97, 0xcb } }\r
- gQuarkVariableLockGuid = { 0xeef749c2, 0xc047, 0x4d6e, { 0xb1, 0xbc, 0xd3, 0x6e, 0xb3, 0xa5, 0x55, 0x9c }}\r
-\r
-################################################################################\r
-#\r
-# Global Protocols Definition section - list of Global Protocols C Name Data\r
-# Structures that are provided by this package.\r
-#\r
-################################################################################\r
-[Protocols]\r
- gEfiGlobalNvsAreaProtocolGuid = { 0x074E1E48, 0x8132, 0x47A1, { 0x8C, 0x2C, 0x3F, 0x14, 0xAD, 0x9A, 0x66, 0xDC }}\r
- gEfiSmmSpiReadyProtocolGuid = { 0x7a5dbc75, 0x5b2b, 0x4e67, { 0xbd, 0xe1, 0xd4, 0x8e, 0xee, 0x76, 0x15, 0x62 }}\r
- gEfiIioUdsProtocolGuid = { 0xa7ced760, 0xc71c, 0x4e1a, { 0xac, 0xb1, 0x89, 0x60, 0x4d, 0x52, 0x16, 0xcb }}\r
-\r
-################################################################################\r
-#\r
-# PCD Declarations section - list of all PCDs Declared by this Package\r
-# Only this package should be providing the\r
-# declaration, other packages should not.\r
-#\r
-################################################################################\r
-\r
-[PcdsFeatureFlag]\r
- gQuarkPlatformTokenSpaceGuid.WaitIfResetDueToError|FALSE|BOOLEAN|0x2000000F\r
-\r
-[PcdsFixedAtBuild]\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaBaseAddress|0xFF800000|UINT32|0x20000001\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashAreaSize|0x800000|UINT32|0x20000002\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashNvStorageBase|0xFFF30000|UINT32|0x20000003\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashNvStorageSize|0x00020000|UINT32|0x20000004\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecovery2Base|0xFFEF0400|UINT32|0x2000001C\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecovery2Size|0x00007000|UINT32|0x2000001D\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashQNCMicrocodeSize|0x00004000|UINT32|0x2000000C\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformDataBaseAddress|0xFFF10000|UINT32|0x2000001E\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformDataMaxLen|0x20000|UINT32|0x2000001F\r
- gQuarkPlatformTokenSpaceGuid.PcdHpetEnable|TRUE|BOOLEAN|0x20000018\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvDefaultPayloadBase|0xFFC00400|UINT32|0x20000020\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvDefaultPayloadSize|0x000F0000|UINT32|0x20000021\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvDefaultMainBase|0xFFD00400|UINT32|0x20000022\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvDefaultMainSize|0x000D0000|UINT32|0x20000023\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdMemorySize|0x80000000|UINT32|0x20000032\r
- # ECC scrub interval in miliseconds 1..255 (0 works as feature disable)\r
- gQuarkPlatformTokenSpaceGuid.PcdEccScrubInterval|0x00|UINT8|0x20000037\r
- # Number of 32B blocks read for ECC scrub 2..16\r
- gQuarkPlatformTokenSpaceGuid.PcdEccScrubBlkSize|0x02|UINT8|0x20000038\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashNvMfh|0xFFF08000|UINT32|0x20000039\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvFixedStage1AreaBase|0xFFF90000|UINT32|0x2000003A\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvFixedStage1AreaSize|0x00040000|UINT32|0x2000003B\r
- gQuarkPlatformTokenSpaceGuid.PcdEsramStage1Base|0x80000000|UINT32|0x2000003C\r
-\r
- # Legacy Bridge protected BIOS range register configs, if == 0 then do nothing since register default.\r
- gQuarkPlatformTokenSpaceGuid.PcdLegacyProtectedBIOSRange0Pei|0x00000000|UINT32|0x2000003D\r
- gQuarkPlatformTokenSpaceGuid.PcdLegacyProtectedBIOSRange1Pei|0x00000000|UINT32|0x2000003E\r
- gQuarkPlatformTokenSpaceGuid.PcdLegacyProtectedBIOSRange2Pei|0x00000000|UINT32|0x2000004F\r
-\r
- # ACPI Power management settings.\r
-\r
- # Power Management flags.\r
- # PpmFlags[5] = PPM_C2 = C2 Capable, Enabled.\r
- gQuarkPlatformTokenSpaceGuid.PcdPpmFlags|0x00000020|UINT32|0xA00000CF\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table0,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table0\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0Enable|0x01|UINT8|0xA0000100\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0SourceIrq|0x00|UINT8|0xA0000101\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0Polarity|0x00|UINT8|0xA0000102\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0TrigerMode|0x00|UINT8|0xA0000103\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable0GlobalIrq|0x02|UINT32|0xA0000104\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table1,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table1\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1Enable|0x01|UINT8|0xA0000105\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1SourceIrq|0x09|UINT8|0xA0000106\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1Polarity|0x01|UINT8|0xA0000107\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1TrigerMode|0x03|UINT8|0xA0000108\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable1GlobalIrq|0x09|UINT32|0xA0000109\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table2,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table2\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2Enable|0x0|UINT8|0xA000010F\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2SourceIrq|0x0|UINT8|0xA0000110\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2Polarity|0x0|UINT8|0xA0000111\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2TrigerMode|0x0|UINT8|0xA0000112\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable2GlobalIrq|0x0|UINT32|0xA0000113\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table3,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table3\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3Enable|0x0|UINT8|0xA0000114\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3SourceIrq|0x0|UINT8|0xA0000115\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3Polarity|0x0|UINT8|0xA0000116\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3TrigerMode|0x0|UINT8|0xA0000117\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable3GlobalIrq|0x0|UINT32|0xA0000118\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table4,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table4\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4Enable|0x0|UINT8|0xA0000119\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4SourceIrq|0x0|UINT8|0xA000011A\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4Polarity|0x0|UINT8|0xA0000120\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4TrigerMode|0x0|UINT8|0xA0000121\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable4GlobalIrq|0x0|UINT32|0xA0000122\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table5,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table5\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5Enable|0x0|UINT8|0xA0000123\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5SourceIrq|0x0|UINT8|0xA0000124\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5Polarity|0x0|UINT8|0xA0000125\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5TrigerMode|0x0|UINT8|0xA0000126\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable5GlobalIrq|0x0|UINT32|0xA0000127\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table6,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table6\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6Enable|0x0|UINT8|0xA0000128\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6SourceIrq|0x0|UINT8|0xA0000129\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6Polarity|0x0|UINT8|0xA000012A\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6TrigerMode|0x0|UINT8|0xA000012B\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable6GlobalIrq|0x0|UINT32|0xA000012C\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table7,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table7\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7Enable|0x0|UINT8|0xA000012D\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7SourceIrq|0x0|UINT8|0xA000012E\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7Polarity|0x0|UINT8|0xA000012F\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7TrigerMode|0x0|UINT8|0xA0000130\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable7GlobalIrq|0x0|UINT32|0xA0000131\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table8,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table8\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8Enable|0x0|UINT8|0xA0000132\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8SourceIrq|0x0|UINT8|0xA0000133\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8Polarity|0x0|UINT8|0xA0000134\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8TrigerMode|0x0|UINT8|0xA0000135\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable8GlobalIrq|0x0|UINT32|0xA0000136\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table9,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table9\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9Enable|0x0|UINT8|0xA0000137\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9SourceIrq|0x0|UINT8|0xA0000138\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9Polarity|0x0|UINT8|0xA0000139\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9TrigerMode|0x0|UINT8|0xA000013A\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable9GlobalIrq|0x0|UINT32|0xA000013B\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table10,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table10\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10Enable|0x0|UINT8|0xA000013C\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10SourceIrq|0x0|UINT8|0xA000013D\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10Polarity|0x0|UINT8|0xA000013E\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10TrigerMode|0x0|UINT8|0xA000013F\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable10GlobalIrq|0x0|UINT32|0xA0000140\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table11,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table11\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11Enable|0x0|UINT8|0xA0000141\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11SourceIrq|0x0|UINT8|0xA0000142\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11Polarity|0x0|UINT8|0xA0000143\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11TrigerMode|0x0|UINT8|0xA0000144\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable11GlobalIrq|0x0|UINT32|0xA0000145\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table12,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table12\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12Enable|0x0|UINT8|0xA0000146\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12SourceIrq|0x0|UINT8|0xA0000147\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12Polarity|0x0|UINT8|0xA0000148\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12TrigerMode|0x0|UINT8|0xA0000149\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable12GlobalIrq|0x0|UINT32|0xA000014A\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table13,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table13\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13Enable|0x0|UINT8|0xA000014B\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13SourceIrq|0x0|UINT8|0xA000014C\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13Polarity|0x0|UINT8|0xA000014D\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13TrigerMode|0x0|UINT8|0xA000014E\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable13GlobalIrq|0x0|UINT32|0xA000014F\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table14,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table14\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14Enable|0x0|UINT8|0xA0000150\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14SourceIrq|0x0|UINT8|0xA0000151\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14Polarity|0x0|UINT8|0xA0000152\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14TrigerMode|0x0|UINT8|0xA0000153\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable14GlobalIrq|0x0|UINT32|0xA0000154\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a flag to Enable/Disable interrupt override setting table15,\r
- # and the source Irq, Polarity, Triger Mode and global Irq of interrupt override setting table15\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15Enable|0x0|UINT8|0xA0000155\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15SourceIrq|0x0|UINT8|0xA0000156\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15Polarity|0x0|UINT8|0xA0000157\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15TrigerMode|0x0|UINT8|0xA0000158\r
- gQuarkPlatformTokenSpaceGuid.PcdInterruptOverrideSettingTable15GlobalIrq|0x0|UINT32|0xA0000159\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a bunch of Pcds for IO APIC setting:\r
- # IoApicAddress, GlobalInterruptBase, IoApicId, NmiEnable, NmiSource, Polarity and TrigerMode\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingIoApicAddress|0xFEC00000|UINT32|0xA0000170\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingGlobalInterruptBase|0x0|UINT32|0xA0000171\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingIoApicId|0x01|UINT8|0xA0000172\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingNmiEnable|0x0|UINT8|0xA0000173\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingNmiSource|0x0|UINT8|0xA0000174\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingPolarity|0x0|UINT8|0xA0000175\r
- gQuarkPlatformTokenSpaceGuid.PcdIoApicSettingTrigerMode|0x0|UINT8|0xA0000176\r
-\r
- # Madt Table Initialize settings.\r
- # Defines a bunch of Pcds for Local APIC setting:\r
- # NmiEnabelApicIdMask, AddressOverrideEnable, Polarity, TrigerMode, LocalApicLint, LocalApicAddress and LocalApicAddressOverride\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingNmiEnabelApicIdMask|0x03|UINT8|0xA0000177\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingAddressOverrideEnable|0x00|UINT8|0xA0000178\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingPolarity|0x01|UINT8|0xA0000179\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingTrigerMode|0x01|UINT8|0xA000017A\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicSettingLocalApicLint|0x01|UINT8|0xA000017B\r
- gQuarkPlatformTokenSpaceGuid.PcdLocalApicAddressOverride|0x00|UINT64|0xA000017C\r
-\r
- # PCDs for auto provisioning of UEFI SecureBoot.\r
- gQuarkPlatformTokenSpaceGuid.PcdPkX509File |{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }|VOID*|0xA0000180\r
- gQuarkPlatformTokenSpaceGuid.PcdKekX509File |{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }|VOID*|0xA0000181\r
- gQuarkPlatformTokenSpaceGuid.PcdKekRsa2048File |{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }|VOID*|0xA0000182\r
- gQuarkPlatformTokenSpaceGuid.PcdDbX509File |{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }|VOID*|0xA0000183\r
- gQuarkPlatformTokenSpaceGuid.PcdDbxX509File |{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }|VOID*|0xA0000184\r
-\r
-[PcdsFixedAtBuild, PcdsPatchableInModule]\r
- ## This PCD points to the file name GUID of the BootManagerMenuApp\r
- # Platform can customize the PCD to point to different application for Boot Manager Menu\r
- gQuarkPlatformTokenSpaceGuid.PcdBootManagerMenuFile|{ 0xdc, 0x5b, 0xc2, 0xee, 0xf2, 0x67, 0x95, 0x4d, 0xb1, 0xd5, 0xf8, 0x1b, 0x20, 0x39, 0xd1, 0x1d }|VOID*|0x00000003\r
-\r
- #BIOS Information (Type 0), please refer spec SMBIOS 2.4, section 3.3.1 ,for following SMBIOS relates comments.\r
-\r
- # String number of the BIOS Vendors Name\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosVendor|"Intel Corp."|VOID*|0xA0000033\r
- # String number of the BIOS Release Data\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosReleaseDate|"01/01/2014"|VOID*|0xA0000035\r
- # Segment location of BIOS starting address.\r
- # Note: The size of the runtime BIOS image can be computed by subtracting the Starting Address Segment from 10000h and multiplying the result by 16.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosStartAddress|0xE000|UINT16|0xA0000036\r
- #Defines which functions the BIOS supports. PCI, PCMCIA, Flash, etc. See 3.3.1.1.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosChar|0x03037C099880|UINT64|0xA0000037\r
- #Defines which functions the BIOS supports. etc.See 3.3.1.2.1.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosCharEx1|0x03|UINT8|0xA0000038\r
- #Defines which functions the BIOS supports. etc.See 3.3.1.2.2.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBiosCharEx2|0x03|UINT8|0xA0000039\r
-\r
- # System Information (Type 1), Section 3.3.2\r
- # System Manufacturer String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemManufacturer|"Intel Corp."|VOID*|0xA000003A\r
- # System Product String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemProductName|"QUARK"|VOID*|0xA000003B\r
- # System Version\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemVersion|"1.0"|VOID*|0xA000003C\r
- # System SerialNumber String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSerialNumber|"Unknown"|VOID*|0xA000003D\r
- # System UUID\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemUuid|{0x23, 0xef, 0xff, 0x13,0x54, 0x86, 0xda, 0x46, 0xa4, 0x7, 0x39, 0xc9, 0x12, 0x2, 0xd3, 0x56}|VOID*|0xA000003E\r
- # Manufacturer String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSKUNumber|"System SKUNumber"|VOID*|0xA000003F\r
- # System Family String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemFamily|"X1000"|VOID*|0xA0000040\r
-\r
- # Base Board (or Module) Information (Type 2), Section 3.3.3\r
- # Board Manufacturer String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBoardManufacturer|"Intel Corp."|VOID*|0xA0000041\r
- # Board Product Name| String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBoardProductName|"QUARK"|VOID*|0xA0000042\r
- # Board Version String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBoardVersion|"FAB-D"|VOID*|0xA0000043\r
- # Board Serial Number\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSBoardSerialNumber|"3"|VOID*|0xA0000044\r
- # System Enclosure or Chassis(Type 3) Section 3.3.4\r
- # Chassis Manufacturer String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisManufacturer|"Chassis Manufacturer"|VOID*|0xA0000045\r
- # ChassisVersion\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisVersion|"Chassis Version"|VOID*|0xA0000046\r
- # Chassis SerialNumber String\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisSerialNumber|"Chassis Serial Number"|VOID*|0xA0000047\r
- # Chassis Asset Tag\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisAssetTag|"Chassis Asset Tag"|VOID*|0xA0000051\r
- # Chassis Type\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisType|0x00000003|UINT8|0xA0000048\r
- # Identifies the state of the enclosure when it was last booted. See 3.3.4.2 for definitions.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisBootupState|0x03|UINT8|0xA0000049\r
- # Identifies the state of the enclosures power supply (or supplies) when last booted. See 3.3.4.2 for definitions.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisPowerSupplyState|0x03|UINT8|0xA000004A\r
- # Identifies the enclosures physical security status when last booted. See 3.3.4.3 for definitions.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisSecurityState|0x01|UINT8|0xA000004B\r
- # Contains OEM- or BIOS vendor-specific information.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisOemDefined|0x0|UINT32|0xA000004C\r
- # The height of the enclosure, in 'U's. A U is a standard unit of measure for the height of a rack or rack-mountable component\r
- # and is equal to 1.75 inches or 4.445 cm. A value of 00h indicates that the enclosure height is unspecified.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisHeight|0x0|UINT8|0xA000004D\r
- # Identifies the number of power cords associated with the enclosure or chassis. A value of 00h indicates that the number is unspecified.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisNumberPowerCords|0x0|UINT8|0xA000004E\r
- # Identifies the number of Contained Element records that follow, in the range 0 to 255.\r
- # Each Contained Element group comprises m bytes, as specified by the Contained Element Record Length field that follows.\r
- # If no Contained Elements are included, this field is set to 0.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisElementCount|0x0|UINT8|0xA000004F\r
- # Identifies the byte length of each Contained Element record that follow, in the range 0 to 255.\r
- # If no Contained Elements are included, this field is set to 0. For v2.3.2 and later of this specification,\r
- # this field is set to at least 03h when Contained Elements are specified.\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSChassisElementRecordLength|0x0|UINT8|0xA0000050\r
-\r
- # Defines the number of connectors existent on the board\r
- # The valid range is between 0 and 16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSConnectorNumber|16|UINT8|0xA0000060\r
-\r
- # Defines the designator of port1 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1InternalConnectorDesignator|"X14 "|VOID*|0xA0000061\r
- # Defines the designator of port1 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1ExternalConnectorDesignator|"Keyboard"|VOID*|0xA0000062\r
- # Defines the type of port1 internal connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1InternalConnectorType|0x0F|UINT8|0xA0000063\r
- # Defines the type of port1 external connector\r
- # The valid range is between 0 to 0xFF, and 0x0F here means EfiPortConnectorTypePS2\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1ExternalConnectorType|0x0F|UINT8|0xA0000064\r
- # Defines the type of port1\r
- # The valid range is between 0 to 0xFF, and 0x0D here means EfiPortTypeKeyboard\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort1Type|0x0D|UINT8|0xA0000065\r
-\r
- # Defines the designator of port2 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2InternalConnectorDesignator|"X15 "|VOID*|0xA0000066\r
- # Defines the designator of port2 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2ExternalConnectorDesignator|"Mouse"|VOID*|0xA0000067\r
- # Defines the type of port2 internal connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2InternalConnectorType|0x0F|UINT8|0xA0000068\r
- # Defines the type of port2 external connector\r
- # The valid range is between 0 to 0xFF, and 0x0F here means EfiPortConnectorTypePS2\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2ExternalConnectorType|0x0F|UINT8|0xA0000069\r
- # Defines the type of port2\r
- # The valid range is between 0 to 0xFF, and 0x0E here means EfiPortTypeMouse\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort2Type|0x0E|UINT8|0xA000006A\r
-\r
- # Defines the designator of port3 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3InternalConnectorDesignator|"X16 "|VOID*|0xA000006B\r
- # Defines the designator of port3 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3ExternalConnectorDesignator|"COM 1"|VOID*|0xA000006C\r
- # Defines the type of port3 internal connector\r
- # The valid range is between 0 to 0xFF, and 0xFF here means EfiPortConnectorTypeOther\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3InternalConnectorType|0xFF|UINT8|0xA000006D\r
- # Defines the type of port3 external connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3ExternalConnectorType|0x0|UINT8|0xA000006E\r
- # Defines the type of port3\r
- # The valid range is between 0 to 0xFF, and 0x09 here means EfiPortTypeSerial16550ACompatible\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort3Type|0x09|UINT8|0xA000006F\r
-\r
- # Defines the designator of port4 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4InternalConnectorDesignator|"X17 "|VOID*|0xA0000070\r
- # Defines the designator of port4 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4ExternalConnectorDesignator|"COM 2"|VOID*|0xA0000071\r
- # Defines the type of port4 internal connector\r
- # The valid range is between 0 to 0xFF, and 0xFF here means EfiPortConnectorTypeOther\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4InternalConnectorType|0xFF|UINT8|0xA0000072\r
- # Defines the type of port4 external connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4ExternalConnectorType|0x0|UINT8|0xA0000073\r
- # Defines the type of port4\r
- # The valid range is between 0 to 0xFF, and 0x09 here means EfiPortTypeSerial16550ACompatible\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort4Type|0x09|UINT8|0xA0000074\r
-\r
- # Defines the designator of port5 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5InternalConnectorDesignator|"X18 "|VOID*|0xA0000075\r
- # Defines the designator of port5 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5ExternalConnectorDesignator|"COM 3"|VOID*|0xA0000076\r
- # Defines the type of port5 internal connector\r
- # The valid range is between 0 to 0xFF, and 0xFF here means EfiPortConnectorTypeOther\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5InternalConnectorType|0xFF|UINT8|0xA0000077\r
- # Defines the type of port5 external connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5ExternalConnectorType|0x0|UINT8|0xA0000078\r
- # Defines the type of port5\r
- # The valid range is between 0 to 0xFF, and 0x09 here means EfiPortTypeSerial16550ACompatible\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort5Type|0x09|UINT8|0xA0000079\r
-\r
- # Defines the designator of port6 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6InternalConnectorDesignator|"X19 "|VOID*|0xA000007A\r
- # Defines the designator of port6 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6ExternalConnectorDesignator|"COM 4"|VOID*|0xA000007B\r
- # Defines the type of port6 internal connector\r
- # The valid range is between 0 to 0xFF, and 0xFF here means EfiPortConnectorTypeOther\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6InternalConnectorType|0xFF|UINT8|0xA000007C\r
- # Defines the type of port6 external connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6ExternalConnectorType|0x0|UINT8|0xA000007D\r
- # Defines the type of port6\r
- # The valid range is between 0 to 0xFF, and 0x09 here means EfiPortTypeSerial16550ACompatible\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort6Type|0x09|UINT8|0xA000007E\r
-\r
- # Defines the designator of port7 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7InternalConnectorDesignator|"J4A2"|VOID*|0xA000007F\r
- # Defines the designator of port7 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7ExternalConnectorDesignator|"LPT 1"|VOID*|0xA0000080\r
- # Defines the type of port7 internal connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7InternalConnectorType|0x0|UINT8|0xA0000081\r
- # Defines the type of port7 external connector\r
- # The valid range is between 0 to 0xFF, and 0x12 here means EfiPortConnectorTypeDB25Male\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7ExternalConnectorType|0x04|UINT8|0xA0000082\r
- # Defines the type of port7\r
- # The valid range is between 0 to 0xFF, and 0x10 here means EfiPortTypeEcpEpp\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort7Type|0x05|UINT8|0xA0000083\r
-\r
- # Defines the designator of port8 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8InternalConnectorDesignator|"X20 "|VOID*|0xA0000084\r
- # Defines the designator of port8 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8ExternalConnectorDesignator|"USB1"|VOID*|0xA0000085\r
- # Defines the type of port8 internal connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8InternalConnectorType|0x0|UINT8|0xA0000086\r
- # Defines the type of port8 external connector\r
- # The valid range is between 0 to 0xFF, and 0x12 here means EfiPortConnectorTypeUsb\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8ExternalConnectorType|0x12|UINT8|0xA0000087\r
- # Defines the type of port8\r
- # The valid range is between 0 to 0xFF, and 0x10 here means EfiPortTypeUsb\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort8Type|0x10|UINT8|0xA0000088\r
-\r
- # Defines the designator of port9 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9InternalConnectorDesignator|"X21 "|VOID*|0xA0000089\r
- # Defines the designator of port9 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9ExternalConnectorDesignator|"USB2"|VOID*|0xA000008A\r
- # Defines the type of port9 internal connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9InternalConnectorType|0x0|UINT8|0xA000008B\r
- # Defines the type of port9 external connector\r
- # The valid range is between 0 to 0xFF, and 0x12 here means EfiPortConnectorTypeUsb\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9ExternalConnectorType|0x12|UINT8|0xA000008C\r
- # Defines the type of port9\r
- # The valid range is between 0 to 0xFF, and 0x10 here means EfiPortTypeUsb\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort9Type|0x10|UINT8|0xA000008D\r
-\r
- # Defines the designator of port10 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10InternalConnectorDesignator|"X22 "|VOID*|0xA000008E\r
- # Defines the designator of port10 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10ExternalConnectorDesignator|"USB3"|VOID*|0xA000008F\r
- # Defines the type of port10 internal connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10InternalConnectorType|0x0|UINT8|0xA0000090\r
- # Defines the type of port10 external connector\r
- # The valid range is between 0 to 0xFF, and 0x12 here means EfiPortConnectorTypeUsb\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10ExternalConnectorType|0x12|UINT8|0xA0000091\r
- # Defines the type of port10\r
- # The valid range is between 0 to 0xFF, and 0x10 here means EfiPortTypeUsb\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort10Type|0x10|UINT8|0xA0000092\r
-\r
- # Defines the designator of port11 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11InternalConnectorDesignator|"X23 "|VOID*|0xA0000093\r
- # Defines the designator of port11 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11ExternalConnectorDesignator|"USB4"|VOID*|0xA0000094\r
- # Defines the type of port11 internal connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11InternalConnectorType|0x0|UINT8|0xA0000095\r
- # Defines the type of port11 external connector\r
- # The valid range is between 0 to 0xFF, and 0x12 here means EfiPortConnectorTypeUsb\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11ExternalConnectorType|0x12|UINT8|0xA0000096\r
- # Defines the type of port11\r
- # The valid range is between 0 to 0xFF, and 0x10 here means EfiPortTypeUsb\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort11Type|0x10|UINT8|0xA0000097\r
-\r
- # Defines the designator of port12 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12InternalConnectorDesignator|"X28 "|VOID*|0xA0000098\r
- # Defines the designator of port12 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12ExternalConnectorDesignator|"RJ-45 Type"|VOID*|0xA0000099\r
- # Defines the type of port12 internal connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12InternalConnectorType|0x0|UINT8|0xA000009A\r
- # Defines the type of port12 external connector\r
- # The valid range is between 0 to 0xFF, and 0x0B here means EfiPortConnectorTypeRJ45\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12ExternalConnectorType|0x0B|UINT8|0xA000009B\r
- # Defines the type of port12\r
- # The valid range is between 0 to 0xFF, and 0x1F here means EfiPortTypeNetworkPort\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort12Type|0x1F|UINT8|0xA000009C\r
-\r
- # Defines the designator of port13 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13InternalConnectorDesignator|"J1G1"|VOID*|0xA000009D\r
- # Defines the designator of port13 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13ExternalConnectorDesignator|"Floppy"|VOID*|0xA000009E\r
- # Defines the type of port13 internal connector\r
- # The valid range is between 0 to 0xFF, and 0x16 here means EfiPortConnectorTypeOnboardFloppy\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13InternalConnectorType|0x17|UINT8|0xA000009F\r
- # Defines the type of port13 external connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13ExternalConnectorType|0x0|UINT8|0xA00000A0\r
- # Defines the type of port13\r
- # The valid range is between 0 to 0xFF, and 0xFF here means EfiPortTypeOther\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort13Type|0xFF|UINT8|0xA00000A1\r
-\r
- # Defines the designator of port14 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14InternalConnectorDesignator|"J2H2"|VOID*|0xA00000A2\r
- # Defines the designator of port14 external connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14ExternalConnectorDesignator|"IDE"|VOID*|0xA00000A3\r
- # Defines the type of port14 internal connector\r
- # The valid range is between 0 to 0xFF, and 0x16 here means EfiPortConnectorTypeOnboardIde\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14InternalConnectorType|0x16|UINT8|0xA00000A4\r
- # Defines the type of port14 external connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14ExternalConnectorType|0x0|UINT8|0xA00000A5\r
- # Defines the type of port14\r
- # The valid range is between 0 to 0xFF, and 0xFF here means EfiPortTypeOther\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort14Type|0xFF|UINT8|0xA00000A6\r
-\r
- # Defines the designator of port15 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort15InternalConnectorDesignator|"X29 "|VOID*|0xA00000A7\r
- # Defines the designator of port15 external connector\r
-\r
- # Defines the type of port15 internal connector\r
- # The valid range is between 0 to 0xFF, and 0x16 here means EfiPortConnectorTypeOnboardIde\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort15InternalConnectorType|0x16|UINT8|0xA00000A9\r
- # Defines the type of port15 external connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort15ExternalConnectorType|0x0|UINT8|0xA00000AA\r
- # Defines the type of port15\r
- # The valid range is between 0 to 0xFF, and 0xFF here means EfiPortTypeOther\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort15Type|0xFF|UINT8|0xA00000AB\r
-\r
- # Defines the designator of port16 internal connector\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort16InternalConnectorDesignator|"X30 "|VOID*|0xA00000AC\r
- # Defines the designator of port16 external connector\r
-\r
- # Defines the type of port16 internal connector\r
- # The valid range is between 0 to 0xFF, and 0x16 here means EfiPortConnectorTypeOnboardIde\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort16InternalConnectorType|0x16|UINT8|0xA00000AE\r
- # Defines the type of port16 external connector\r
- # The valid range is between 0 to 0xFF, and 0 here means EfiPortConnectorTypeNone\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort16ExternalConnectorType|0x0|UINT8|0xA00000AF\r
- # Defines the type of port16\r
- # The valid range is between 0 to 0xFF, and 0xFF here means EfiPortTypeOther\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSPort16Type|0xFF|UINT8|0xA00000B0\r
-\r
- # Defines the number of the slots existent on board\r
- # The valid range is between 0 and 14\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlotNumber|5|UINT8|0xA000023F\r
- # Defines the designation of system slot1\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Designation|"PCI SLOT1"|VOID*|0xA0000240\r
- # Defines the type of system slot1\r
- # The valid range is between 0x01 to 0xA5, and 0x06 here means EfiSlotTypePci\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Type|0x6|UINT8|0xA0000241\r
- # Defines the data bus width of system slot1\r
- # The valid range is between 0x01 to 0x07, and 0x05 here means EfiSlotDataBusWidth32Bit\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1DataBusWidth|0x5|UINT8|0xA0000242\r
- # Defines the usage of system slot1\r
- # The valid range is between 0x01 to 0x04, and 0x03 here means EfiSlotUsageAvailable\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Usage|0x3|UINT8|0xA0000243\r
- # Defines the length of system slot1\r
- # The valid range is between 0x01 to 0x04, and 0x04 here means EfiSlotLengthLong\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Length|0x4|UINT8|0xA0000244\r
- # Defines the ID of system slot1, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Id|0x01|UINT16|0xA0000245\r
- # Defines the characteristics of system slot1 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- # typedef struct {\r
- # UINT32 CharacteristicsUnknown :1;\r
- # UINT32 Provides50Volts :1;\r
- # UINT32 Provides33Volts :1;\r
- # UINT32 SharedSlot :1;\r
- # UINT32 PcCard16Supported :1;\r
- # UINT32 CardBusSupported :1;\r
- # UINT32 ZoomVideoSupported :1;\r
- # UINT32 ModemRingResumeSupported:1;\r
- # UINT32 PmeSignalSupported :1;\r
- # UINT32 HotPlugDevicesSupported :1;\r
- # UINT32 SmbusSignalSupported :1;\r
- # UINT32 Reserved :21;\r
- # } EFI_MISC_SLOT_CHARACTERISTICS;\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot1Characteristics|0x504|UINT32|0xA0000246\r
-\r
- # Defines the designation of system slot2\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Designation|"PCI-Express 1"|VOID*|0xA0000247\r
-\r
- # Defines the type of system slot2\r
- # The valid range is between 0x01 to 0xA5, and 0x06 here means EfiSlotTypePci\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Type|0xA5|UINT8|0xA0000248\r
- # Defines the data bus width of system slot2\r
- # The valid range is between 0x01 to 0x07, and 0x05 here means EfiSlotDataBusWidth32Bit\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2DataBusWidth|0x5|UINT8|0xA0000249\r
- # Defines the usage of system slot2\r
- # The valid range is between 0x01 to 0x04, and 0x03 here means EfiSlotUsageAvailable\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Usage|0x3|UINT8|0xA000024A\r
- # Defines the length of system slot2\r
- # The valid range is between 0x01 to 0x04, and 0x04 here means EfiSlotLengthLong\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Length|0x4|UINT8|0xA000024B\r
- # Defines the ID of system slot2, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Id|0x02|UINT16|0xA000024C\r
- # Defines the characteristics of system slot2 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot2Characteristics|0x504|UINT32|0xA000024D\r
-\r
- # Defines the designation of system slot3\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Designation|"PCI-Express 2"|VOID*|0xA000024E\r
- # Defines the type of system slot3\r
- # The valid range is between 0x01 to 0xA5, and 0x06 here means EfiSlotTypePci\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Type|0xA5|UINT8|0xA000024F\r
- # Defines the data bus width of system slot3\r
- # The valid range is between 0x01 to 0x07, and 0x05 here means EfiSlotDataBusWidth32Bit\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3DataBusWidth|0x5|UINT8|0xA0000250\r
- # Defines the usage of system slot3\r
- # The valid range is between 0x01 to 0x04, and 0x03 here means EfiSlotUsageAvailable\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Usage|0x3|UINT8|0xA0000251\r
- # Defines the length of system slot3\r
- # The valid range is between 0x01 to 0x04, and 0x04 here means EfiSlotLengthLong\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Length|0x4|UINT8|0xA0000252\r
- # Defines the ID of system slot3, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Id|0x03|UINT16|0xA0000253\r
- # Defines the characteristics of system slot3 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot3Characteristics|0x504|UINT32|0xA000254\r
-\r
- # Defines the designation of system slot4\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Designation|"PCI-Express 3"|VOID*|0xA0000255\r
- # Defines the type of system slot4\r
- # The valid range is between 0x01 to 0xA5, and 0xA5 here means EfiSlotTypePciExpress\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Type|0xA5|UINT8|0xA0000256\r
- # Defines the data bus width of system slot4\r
- # The valid range is between 0x01 to 0x07, and 0x05 here means EfiSlotDataBusWidth32Bit\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4DataBusWidth|0x5|UINT8|0xA0000257\r
- # Defines the usage of system slot4\r
- # The valid range is between 0x01 to 0x04, and 0x03 here means EfiSlotUsageAvailable\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Usage|0x3|UINT8|0xA0000258\r
- # Defines the length of system slot4\r
- # The valid range is between 0x01 to 0x04, and 0x04 here means EfiSlotLengthLong\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Length|0x4|UINT8|0xA0000259\r
- # Defines the ID of system slot4, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Id|0x04|UINT16|0xA0000260\r
- # Defines the characteristics of system slot4 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot4Characteristics|0x504|UINT32|0xA0000261\r
-\r
- # Defines the designation of system slot5\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Designation|"Mini PCI-E"|VOID*|0xA0000262\r
- # Defines the type of system slot5\r
- # The valid range is between 0x01 to 0xA5, and 0xA5 here means EfiSlotTypePciExpress\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Type|0xA5|UINT8|0xA0000263\r
- # Defines the data bus width of system slot5\r
- # The valid range is between 0x01 to 0x07, and 0x05 here means EfiSlotDataBusWidth32Bit\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5DataBusWidth|0x5|UINT8|0xA0000264\r
- # Defines the usage of system slot5\r
- # The valid range is between 0x01 to 0x04, and 0x03 here means EfiSlotUsageAvailable\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Usage|0x3|UINT8|0xA0000265\r
- # Defines the length of system slot5\r
- # The valid range is between 0x01 to 0x04, and 0x04 here means EfiSlotLengthLong\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Length|0x4|UINT8|0xA0000266\r
- # Defines the ID of system slot5, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Id|0x05|UINT16|0xA0000267\r
- # Defines the characteristics of system slot5 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot5Characteristics|0x504|UINT32|0xA0000268\r
-\r
- # Defines the designation of system slot6\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Designation|"NONE"|VOID*|0xA0000269\r
- # Defines the type of system slot6\r
- # The valid range is between 0x01 to 0xA5, and 0x02 here means EfiSlotTypeUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Type|0x2|UINT8|0xA000026A\r
- # Defines the data bus width of system slot6\r
- # The valid range is between 0x01 to 0x07, and 0x02 here means EfiSlotDataBusWidthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6DataBusWidth|0x2|UINT8|0xA000026B\r
- # Defines the usage of system slot6\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotUsageUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Usage|0x2|UINT8|0xA000026C\r
- # Defines the length of system slot6\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotLengthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Length|0x2|UINT8|0xA000026D\r
- # Defines the ID of system slot6, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Id|0x0|UINT16|0xA000026E\r
- # Defines the characteristics of system slot6 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot6Characteristics|0x0|UINT32|0xA000026F\r
-\r
- # Defines the designation of system slot7\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Designation|"NONE"|VOID*|0xA0000270\r
- # Defines the type of system slot7\r
- # The valid range is between 0x01 to 0xA5, and 0x02 here means EfiSlotTypeUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Type|0x2|UINT8|0xA0000271\r
- # Defines the data bus width of system slot7\r
- # The valid range is between 0x01 to 0x07, and 0x02 here means EfiSlotDataBusWidthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7DataBusWidth|0x2|UINT8|0xA0000272\r
- # Defines the usage of system slot7\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotUsageUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Usage|0x2|UINT8|0xA0000273\r
- # Defines the length of system slot7\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotLengthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Length|0x2|UINT8|0xA0000274\r
- # Defines the ID of system slot7, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Id|0x0|UINT16|0xA0000275\r
- # Defines the characteristics of system slot7 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot7Characteristics|0x0|UINT32|0xA0000276\r
-\r
- # Defines the designation of system slot8\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Designation|"NONE"|VOID*|0xA0000277\r
- # Defines the type of system slot8\r
- # The valid range is between 0x01 to 0xA5, and 0x02 here means EfiSlotTypeUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Type|0x2|UINT8|0xA0000278\r
- # Defines the data bus width of system slot8\r
- # The valid range is between 0x01 to 0x07, and 0x02 here means EfiSlotDataBusWidthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8DataBusWidth|0x2|UINT8|0xA0000279\r
- # Defines the usage of system slot8\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotUsageUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Usage|0x2|UINT8|0xA000027A\r
- # Defines the length of system slot8\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotLengthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Length|0x2|UINT8|0xA000027B\r
- # Defines the ID of system slot8, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Id|0x0|UINT16|0xA000027C\r
- # Defines the characteristics of system slot8 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot8Characteristics|0x0|UINT32|0xA000027D\r
-\r
- # Defines the designation of system slot9\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Designation|"NONE"|VOID*|0xA000027E\r
- # Defines the type of system slot9\r
- # The valid range is between 0x01 to 0xA5, and 0x02 here means EfiSlotTypeUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Type|0x2|UINT8|0xA000027F\r
- # Defines the data bus width of system slot9\r
- # The valid range is between 0x01 to 0x07, and 0x02 here means EfiSlotDataBusWidthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9DataBusWidth|0x2|UINT8|0xA0000280\r
- # Defines the usage of system slot9\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotUsageUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Usage|0x2|UINT8|0xA0000281\r
- # Defines the length of system slot9\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotLengthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Length|0x2|UINT8|0xA0000282\r
- # Defines the ID of system slot9, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Id|0x0|UINT16|0xA0000283\r
- # Defines the characteristics of system slot9 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot9Characteristics|0x0|UINT32|0xA0000284\r
-\r
- # Defines the designation of system slot10\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Designation|"None"|VOID*|0xA0000285\r
- # Defines the type of system slot10\r
- # The valid range is between 0x01 to 0xA5, and 0x02 here means EfiSlotTypeUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Type|0x2|UINT8|0xA0000286\r
- # Defines the data bus width of system slot10\r
- # The valid range is between 0x01 to 0x07, and 0x02 here means EfiSlotDataBusWidthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10DataBusWidth|0x2|UINT8|0xA0000287\r
- # Defines the usage of system slot10\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotUsageUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Usage|0x2|UINT8|0xA0000288\r
- # Defines the length of system slot10\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotLengthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Length|0x2|UINT8|0xA0000289\r
- # Defines the ID of system slot10, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Id|0x0|UINT16|0xA000028A\r
- # Defines the characteristics of system slot10 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot10Characteristics|0x0|UINT32|0xA000028B\r
-\r
- # Defines the designation of system slot11\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Designation|"None"|VOID*|0xA000028C\r
- # Defines the type of system slot11\r
- # The valid range is between 0x01 to 0xA5, and 0x02 here means EfiSlotTypeUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Type|0x2|UINT8|0xA000028D\r
- # Defines the data bus width of system slot11\r
- # The valid range is between 0x01 to 0x07, and 0x02 here means EfiSlotDataBusWidthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11DataBusWidth|0x2|UINT8|0xA000028E\r
- # Defines the usage of system slot11\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotUsageUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Usage|0x2|UINT8|0xA000028F\r
- # Defines the length of system slot11\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotLengthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Length|0x2|UINT8|0xA0000290\r
- # Defines the ID of system slot11, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Id|0x0|UINT16|0xA00000EE\r
- # Defines the characteristics of system slot11 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot11Characteristics|0x0|UINT32|0xA0000291\r
-\r
- # Defines the designation of system slot12\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Designation|"None"|VOID*|0xA0000292\r
- # Defines the type of system slot12\r
- # The valid range is between 0x01 to 0xA5, and 0x02 here means EfiSlotTypeUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Type|0x2|UINT8|0xA0000293\r
- # Defines the data bus width of system slot12\r
- # The valid range is between 0x01 to 0x07, and 0x02 here means EfiSlotDataBusWidthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12DataBusWidth|0x2|UINT8|0xA0000294\r
- # Defines the usage of system slot12\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotUsageUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Usage|0x2|UINT8|0xA0000295\r
- # Defines the length of system slot12\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotLengthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Length|0x2|UINT8|0xA0000296\r
- # Defines the ID of system slot12, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Id|0x0|UINT16|0xA0000297\r
- # Defines the characteristics of system slot12 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot12Characteristics|0x0|UINT32|0xA0000298\r
-\r
- # Defines the designation of system slot13\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Designation|"None"|VOID*|0xA0000299\r
- # Defines the type of system slot13\r
- # The valid range is between 0x01 to 0xA5, and 0x02 here means EfiSlotTypeUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Type|0x2|UINT8|0xA000029A\r
- # Defines the data bus width of system slot13\r
- # The valid range is between 0x01 to 0x07, and 0x02 here means EfiSlotDataBusWidthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13DataBusWidth|0x2|UINT8|0xA000029B\r
- # Defines the usage of system slot13\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotUsageUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Usage|0x2|UINT8|0xA000029C\r
- # Defines the length of system slot13\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotLengthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Length|0x2|UINT8|0xA000029D\r
- # Defines the ID of system slot13, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Id|0x0|UINT16|0xA000029E\r
- # Defines the characteristics of system slot13 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot13Characteristics|0x0|UINT32|0xA000029F\r
-\r
- # Defines the designation of system slot14\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Designation|"None"|VOID*|0xA00002A0\r
- # Defines the type of system slot14\r
- # The valid range is between 0x01 to 0xA5, and 0x02 here means EfiSlotTypeUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Type|0x2|UINT8|0xA00002A1\r
- # Defines the data bus width of system slot14\r
- # The valid range is between 0x01 to 0x07, and 0x02 here means EfiSlotDataBusWidthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14DataBusWidth|0x2|UINT8|0xA00002A2\r
- # Defines the usage of system slot14\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotUsageUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Usage|0x2|UINT8|0xA00002A3\r
- # Defines the length of system slot14\r
- # The valid range is between 0x01 to 0x04, and 0x02 here means EfiSlotLengthUnknown\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Length|0x2|UINT8|0xA00002A4\r
- # Defines the ID of system slot14, a number of UINT16\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Id|0x0|UINT16|0xA00002A5\r
- # Defines the characteristics of system slot14 , a bit mask of EFI_MISC_SLOT_CHARACTERISTICS\r
- gQuarkPlatformTokenSpaceGuid.PcdSMBIOSSystemSlot14Characteristics|0x0|UINT32|0xA00002A6\r
-\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadBase|0xFFC00400|UINT32|0xA00002A7\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvPayloadSize|0x000F0000|UINT32|0xA00002A8\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainBase|0xFFD00400|UINT32|0xA00002A9\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvMainSize|0x000D0000|UINT32|0xA00002AA\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoveryBase|0xFFEC0400|UINT32|0xA00002AB\r
- gQuarkPlatformTokenSpaceGuid.PcdFlashFvRecoverySize|0x0003F000|UINT32|0xA00002AC\r
-\r
-[PcdsDynamic, PcdsDynamicEx]\r
- ## Provides the ability to enable the Fast Boot feature of the BIOS. This\r
- # enables the system to boot faster but may only enumerate the hardware\r
- # that is required to boot the system.<BR>\r
- #\r
- # @Prompt Fast Boot Support\r
- #\r
- gQuarkPlatformTokenSpaceGuid.PcdEnableFastBoot|FALSE|BOOLEAN|0xB000004\r
-\r
- ## Determines if the user is physically present. This information is collected and shared\r
- # with all other modules using a dynamic PCD.<BR>\r
- #\r
- # @Prompt The User is Physically Present\r
- #\r
- gQuarkPlatformTokenSpaceGuid.PcdUserIsPhysicallyPresent|FALSE|BOOLEAN|0xB000006\r
-\r
- ## The Quark SOC X1000 Based Platform Type.<BR>\r
- # 0x0000 - Unknown<BR>\r
- # 0x0001 - Quark Emulation<BR>\r
- # 0x0002 - ClantonPeak SVP<BR>\r
- # 0x0003 - KipsBay<BR>\r
- # 0x0004 - CrossHill<BR>\r
- # 0x0005 - ClantonHill<BR>\r
- # 0x0006 - Galileo Gen 1<BR>\r
- # 0x0007 - Reserved<BR>\r
- # 0x0008 - Galileo Gen 2<BR>\r
- #\r
- # @Prompt The Quark SOC X1000 Based Platform Type\r
- #\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformType|0x0008|UINT16|0xB000007\r
-\r
- ## The Quark SOC X1000 Based Platform Type Name.<BR>\r
- #\r
- # @Prompt The Quark SOC X1000 Based Platform Type Name\r
- #\r
- gQuarkPlatformTokenSpaceGuid.PcdPlatformTypeName|L"GalileoGen2"|VOID*|0xB000008\r
-\r
- ## The size, in bytes, of the SPI FLASH part attached to Quark SOC X1000\r
- #\r
- # @Prompt The SPI FALSH Part Size\r
- #\r
- gQuarkPlatformTokenSpaceGuid.PcdSpiFlashDeviceSize|0|UINT32|0xB000009\r
+++ /dev/null
-# **EDK II firmware for Intel(R) Quark SoC X1000 based platforms**\r
-\r
-## **Features**\r
-* UEFI firmware image with ability to enable/disable major features such as\r
- - Logging\r
- - Source level debug using [Intel(R) UEFI Development Kit Debugger Tool](\r
- https://firmware.intel.com/develop/intel-uefi-tools-and-utilities/intel-uefi-development-kit-debugger-tool)\r
- - Boot Performance Measurements\r
- - UEFI Secure Boot with Physical Presence\r
- - TCG Measured Boot using TPM 1.2 hardware devices on I2C bus\r
-* Minimal firmware image for initial power-on and debug\r
-* UEFI Shell built into FLASH image\r
-* UEFI Linux operating system boot support from Micro SD FLASH\r
-* Hardware Support\r
- - [Intel(R) Quark SoC X1000 CPU](\r
- http://www.intel.com/content/www/us/en/embedded/products/quark/quark-x1000-datasheet.html)\r
- - [Intel(R) Galileo Development Board](\r
- http://www.intel.com/content/www/us/en/embedded/products/galileo/galileo-g1-datasheet.html)\r
- - [Intel(R) Galileo Gen 2 Development Board](\r
- http://www.intel.com/content/www/us/en/embedded/products/galileo/galileo-overview.html)\r
- - HPET Timer\r
- - Real Time Clock\r
-* Major I/O Subsystems\r
- - PCI including support for Mini PCI Express Cards\r
- - USB using EHCI and OHCI host controllers\r
- - Micro SD FLASH with FAT file system support\r
- - Serial UART up to 921600 baud for console, logging, and debug\r
-* ACPI Tables with ACPI S3 sleep state support\r
-* SMBIOS Tables\r
-\r
-## **Windows Build Instructions**\r
-\r
-### Pre-requisites\r
-\r
-* GIT client: Available from https://git-scm.com/downloads\r
-* Microsoft Visual Studio.\r
- - Visual Studio 2015 recommended and is used in the examples below.\r
-* Microsoft Windows Driver Development Kit 3790.1830\r
- - http://download.microsoft.com/download/9/0/f/90f019ac-8243-48d3-91cf-81fc4093ecfd/1830_usa_ddk.iso\r
- - Mount ISO image\r
- - Right click on ```x86\kitsetup.exe``` & choose **Run as administrator**\r
- - Install to C:\WINDDK\3790.1830\r
- - Uncheck all Component Groups\r
- - Expand Build Environment Component\r
- - Check Windows Driver Development Kit 16-bit Additional Build Tools\r
- - Install\r
-* ASL compiler: Available from http://www.acpica.org\r
- - Install into ```C:\ASL``` to match default tools_def.txt configuration.\r
-* Python 2.7: Available from http://www.python.org\r
-\r
-Create a new directory for an EDK II WORKSPACE.\r
-\r
-The code block below shows the GIT clone operations required to pull the EDK II\r
-source tree and the edk2-non-osi repository that provides a binary file for the\r
-Quark Remote Management Unit (RMU).\r
-\r
-Next it sets environment variables that must be set before running\r
-```edksetup.bat```. Since content is being pulled from multiple repositories,\r
-the EDK II [Multiple Workspace](\r
-https://github.com/tianocore/tianocore.github.io/wiki/Multiple_Workspace)\r
-feature is used.\r
-\r
-Next, the EDK II BaseTools required to build firmware images are built.\r
-\r
-Next, the ```edksetup.bat``` file is run to complete the initialization of an\r
-EDK II build environment. Two example build commands are shown. The first one\r
-in ```QuarkPlatformPlg/Quark.dsc``` builds a full UEFI firmware image that is\r
-able to boot the built-in UEFI Shell and Linux from a micro SD FLASH card. The\r
-second one in ```QuarkPlatformPkg/QuarkMin.dsc``` builds a minimal firmware\r
-image that is useful for initial power-on and debug of new features.\r
-\r
-```cmd\r
-git clone https://github.com/tianocore/edk2.git\r
-git clone https://github.com/tianocore/edk2-non-osi.git\r
-\r
-set PYTHON_HOME=c:\Python27\r
-set WORKSPACE=%CD%\r
-set PACKAGES_PATH=%WORKSPACE%\edk2;%WORKSPACE%\edk2-non-osi\Silicon\Intel\r
-set EDK_TOOLS_PATH=%WORKSPACE%\edk2\BaseTools\r
-cd %WORKSPACE%\edk2\r
-\r
-BaseTools\toolsetup.bat Rebuild\r
-\r
-edksetup.bat Rebuild\r
-\r
-build -a IA32 -t VS2015x86 -p QuarkPlatformPkg/Quark.dsc\r
-build -a IA32 -t VS2015x86 -p QuarkPlatformPkg/QuarkMin.dsc\r
-```\r
-\r
-## **Linux Build Instructions**\r
-\r
-### Pre-requisites\r
-\r
-* GIT client\r
-* GCC 4.9 compiler\r
-* ASL compiler: Available from http://www.acpica.org.\r
-* Python 2.7\r
-\r
-Create a new directory for an EDK II WORKSPACE.\r
-\r
-The code block below shows the GIT clone operations required to pull the EDK II\r
-source tree and the edk2-non-osi repository that provides a binary file for the\r
-Quark Remote Management Unit (RMU).\r
-\r
-Next it sets environment variables that must be set before running\r
-```edksetup.bat```. Since content is being pulled from multiple repositories,\r
-the EDK II [Multiple Workspace](\r
-https://github.com/tianocore/tianocore.github.io/wiki/Multiple_Workspace)\r
-feature is used.\r
-\r
-Next, the EDK II BaseTools required to build firmware images are built.\r
-\r
-Next, the ```edksetup.sh``` file is run to complete the initialization of an\r
-EDK II build environment. Two example build commands are shown. The first one\r
-in ```QuarkPlatformPlg/Quark.dsc``` builds a full UEFI firmware image that is\r
-able to boot the built-in UEFI Shell and Linux from a micro SD FLASH card. The\r
-second one in ```QuarkPlatformPkg/QuarkMin.dsc``` builds a minimal firmware\r
-image that is useful for initial power-on and debug of new features.\r
-\r
-```sh\r
-git clone https://github.com/tianocore/edk2.git\r
-git clone https://github.com/tianocore/edk2-non-osi.git\r
-\r
-export WORKSPACE=$PWD\r
-export PACKAGES_PATH=$WORKSPACE/edk2:$WORKSPACE/edk2-non-osi/Silicon/Intel\r
-export EDK_TOOLS_PATH=$WORKSPACE/edk2/BaseTools\r
-cd $WORKSPACE/edk2\r
-\r
-make -C BaseTools\r
-\r
-. edksetup.sh BaseTools\r
-\r
-build -a IA32 -t GCC49 -p QuarkPlatformPkg/Quark.dsc\r
-build -a IA32 -t GCC49 -p QuarkPlatformPkg/QuarkMin.dsc\r
-```\r
-\r
-## **Build Features**\r
-\r
-The table below contains a summary of the build flags to enable or disable\r
-features on the build command line using ```-D``` flags.\r
-\r
-| **Define Name** | **Default Value** | **Supported Values** |\r
-| -------------------------- | ----------------- | -------------------- |\r
-| ```GALILEO``` | GEN2 | GEN1, GEN2 |\r
-| ```LOGGING``` | TRUE | TRUE, FALSE |\r
-| ```SOURCE_DEBUG_ENABLE``` | FALSE | TRUE, FALSE |\r
-| ```PERFORMANCE_ENABLE``` | FALSE | TRUE, FALSE |\r
-| ```SECURE_BOOT_ENABLE``` | FALSE | TRUE, FALSE |\r
-| ```MEASURED_BOOT_ENABLE``` | FALSE | TRUE, FALSE |\r
-| ```TPM_12_HARDWARE``` | NONE | NONE, LPC, ATMEL_I2C, INFINEON_I2C |\r
-| ```CAPSULE_ENABLE``` | FALSE | TRUE, FALSE |\r
-| ```RECOVERY_ENABLE``` | FALSE | TRUE, FALSE |\r
-\r
-* ```GALILEO``` - Used to specify the type of Intel(R) Galileo board type. The\r
- default is ```GEN2``` for the [Intel(R) Galileo Gen 2 Development Board](\r
- http://www.intel.com/content/www/us/en/embedded/products/galileo/galileo-overview.html).\r
- The other supported value is ```GEN1``` for the [Intel(R) Galileo Development Board](\r
- http://www.intel.com/content/www/us/en/embedded/products/galileo/galileo-g1-datasheet.html).\r
- Add ```-D GALILEO=GEN1``` to the build command for [Intel(R) Galileo Development Board](\r
- http://www.intel.com/content/www/us/en/embedded/products/galileo/galileo-g1-datasheet.html).\r
-\r
-* ```LOGGING``` - Used to enable/disable logging messages from DEBUG() macros to\r
- a serial UART. The default is TRUE for enabled when the BUILDTARGET is DEBUG\r
- (```-b DEBUG```). The default is FALSE for disabled when the BUILDTARGET is\r
- not DEBUG (e.g. ```-b RELEASE```). Add ```-D LOGGING``` to the build command\r
- to force logging enabled. Add ```-D LOGGING=FALSE``` to force logging\r
- disabled.\r
-\r
-* ```SOURCE_DEBUG_ENABLE``` - Used to enable/disable source level debug using the\r
- [Intel(R) UEFI Development Kit Debugger Tool](\r
- https://firmware.intel.com/develop/intel-uefi-tools-and-utilities/intel-uefi-development-kit-debugger-tool).\r
- The default is FALSE for disabled. Add ```-D SOURCE_DEBUG_ENABLE``` to the\r
- build command line to enable source level debug.\r
-\r
-* ```PERFORMANCE_ENABLE``` - Used to enable/disable boot performance measurement.\r
- The default is FALSE for disabled. Add ```-D PERFORMANCE_ENABLE``` to the\r
- build command line to enable boot performance measurement. When this feature\r
- is enabled, both ```LOGGING``` and ```SOURCE_DEBUG_ENABLE``` are automatically\r
- disabled so there is not boot time overhead from the serial UART for logging\r
- messages or the debug agent.\r
-\r
-* ```SECURE_BOOT_ENABLE``` - Used to enable/disable UEFI Secure Boot features.\r
- The default is FALSE for disabled. Add ```-D SECURE_BOOT_ENABLE``` to the\r
- build command line to enable UEFI Secure Boot features.\r
-\r
-* ```MEASURED_BOOT_ENABLE``` - Used to enable/disable measurement of firmware\r
- code and data into a TPM 1.2 hardware device. The default is FALSE for\r
- disabled. Add ```-D MEASURED_BOOT_ENABLE``` to the build command line to\r
- enable UEFI Secure Boot features.\r
-\r
-* ```TPM_12_HARDWARE``` - Used to specify the type of TPM 1.2 hardware device\r
- that is connected to the Galileo board. This define is valid if the measure\r
- boot feature is enabled using ```-D MEASURED_BOOT_ENABLE```. The default is\r
- NONE for no TPM 1.2 hardware device connected. Add ```-D TPM_12_HARDWARE=LPC```\r
- for a TPM hardware device attached to an LPC bus (not supported on on Intel(R)\r
- Quark SoC X1000). Add ```-D TPM_12_HARDWARE=ATMEL_I2C``` for an\r
- [Atmel AT97SC3204T](http://www.atmel.com/devices/AT97SC3204T.aspx) or\r
- [Atmel AT97SC3205T](http://www.atmel.com/images/atmel-8883s-tpm-at97sc3205t-datasheet-summary.pdf)\r
- attached to the I2C bus of the Galileo Arduino header. Add\r
- ```-D TPM_12_HARDWARE=INFINION_I2C``` for an [Infineon SLB9645](\r
- http://www.infineon.com/dgdl/Infineon-TPM+SLB+9645-DS-v01_00-EN.pdf?fileId=5546d4625185e0e201518b83d0c63d7c)\r
- attached to the I2C bus of the Galileo Arduino header. The ATMEL_I2C setting\r
- has been tested with the [CryptoShield](https://www.sparkfun.com/products/13183)\r
- available from [SparkFun](https://www.sparkfun.com/).\r
-\r
-* ```CAPSULE_ENABLE``` - Used to enable/disable capsule update features.\r
- The default is FALSE for disabled. Add ```-D CAPSULE_ENABLE``` to the\r
- build command line to enable capsule update features.\r
- The build process generate capsule update image - QUARKFIRMWAREUPDATECAPSULEFMPPKCS7.Cap.\r
- The user need copy QUARKFIRMWAREUPDATECAPSULEFMPPKCS7.Cap and CapsuleApp.efi\r
- to a storage media attached to the Quark Board.\r
- Then the user can boot to shell and run ```CapsuleApp QUARKFIRMWAREUPDATECAPSULEFMPPKCS7.Cap```.\r
- In next reboot, the system firmware is updated.\r
-\r
-* ```RECOVERY_ENABLE``` - Used to enable/disable recovery features.\r
- The default is FALSE for disabled. Add ```-D RECOVERY_ENABLE``` to the\r
- build command line to enable recovery features.\r
- The build process generates the recovery capsule image - QUARKREC.Cap.\r
- Then the user need copy QUARKREC.Cap to a USB KEY, plug the USB KEY to the Quark Board.\r
- In next boot, if a user runs ForceRecovery.efi in shell, or if a user presses the RESET button during power on, warm reset or REBOOT,\r
- or if the FvMain is corrupted in flash, the system will boot into recovery mode.\r
-\r
-### **Example Build Commands**\r
-\r
-Default build with logging enabled:\r
-\r
-```build -a IA32 -t VS2015x86 -p QuarkPlatformPkg/Quark.dsc```\r
-\r
-Release build with logging disabled:\r
-\r
-```build -a IA32 -t VS2015x86 -p QuarkPlatformPkg/Quark.dsc -b RELEASE```\r
-\r
-Enable source level debugging:\r
-\r
-```build -a IA32 -t VS2015x86 -p QuarkPlatformPkg/Quark.dsc -D SOURCE_DEBUG_ENABLE```\r
-\r
-Enable boot performance metrics:\r
-\r
-```build -a IA32 -t VS2015x86 -p QuarkPlatformPkg/Quark.dsc -D PERFORMANCE_ENABLE```\r
-\r
-Enable UEFI Secure Boot features:\r
-\r
-```build -a IA32 -t VS2015x86 -p QuarkPlatformPkg/Quark.dsc -D UEFI_SECURE_BOOT```\r
-\r
-Enable UEFI Secure Boot and Measured Boot using Atmel I2C TPM hardware device:\r
-\r
-```build -a IA32 -t VS2015x86 -p QuarkPlatformPkg/Quark.dsc -D UEFI_SECURE_BOOT -D MEASURED_BOOT_ENABLE -D TPM_12_HARDWARE=ATMEL_I2C```\r
-\r
-## **FLASH Update using DediProg SF100**\r
-\r
-Once the sources have been downloaded, an EDK II build environment established,\r
-and an EDK II firmware image has been built, the EDK II firmware image needs to\r
-installed into the FLASH device on the target Galileo development board. One\r
-way to do this is with the [Dediprog SF100 IC Programmer](\r
-http://www.dediprog.com/pd/spi-flash-solution/SF100).\r
-\r
-* Install the DediProg SF100 software.\r
-\r
-* Connect the DediProg SF100 to the Galileo development board.\r
-\r
- \r
-\r
-* Make sure ```dpcmd.exe``` is in ```PATH```\r
-\r
- ```PATH=%PATH%;"c:\Program Files (x86)\DediProg\SF100"```\r
-\r
-* **NOTE**: It is recommended that the FLASH image that was shipped with the\r
- Galileo development board be read and saved before updating FLASH image. The\r
- command shown below read the FLASH image and saves it to the file\r
- called ```GalileoOriginalFirmware.bin```.\r
-\r
- ```dpcmd.exe -r GalileoOriginalFirmware.bin```\r
-\r
-* Update FLASH image using either the DediProg SF100 GUI or ```dpcmd.exe```.\r
- - Example update of Galileo firmware image when BUILDTARGET is DEBUG (default)\r
-\r
- ```dpcmd.exe -u%WORKSPACE%\Build\Quark\DEBUG_VS2015x86\FV\QUARK.fd ```\r
-\r
- - Example update of Galileo firmware image when BUILDTARGET is RELEASE\r
- (```-b RELEASE```)\r
-\r
- ```dpcmd.exe -u%WORKSPACE%\Build\Quark\RELEASE_VS2015x86\FV\QUARK.fd ```\r
-\r
-## **Setting up a Serial Console and Booting to UEFI Shell**\r
-\r
-After the FLASH is updated on Galileo, a serial cable is connected between the\r
-host system and the Galileo target. A serial terminal emulator (such as\r
-[Tera Term](https://en.osdn.jp/projects/ttssh2/releases/)) can be used to see\r
-the logging messages from DEBUG() macros and the serial console for the UEFI\r
-Boot Manager, UEFI Shell, and operating system.\r
-\r
-The default serial communication parameters for the Intel(R) Galileo Gen 2\r
-Development Board is 921600,n,8,1 with no hardware flow control.\r
-\r
-\r
-\r
-The default serial communication parameters for the Intel(R) Galileo Development\r
-Board is 461800,n,8,1 with no hardware flow control.\r
-\r
-The following changes to the [Tera Term](https://en.osdn.jp/projects/ttssh2/releases/)\r
-configuration files are recommended for UEFI serial console compatibility.\r
-Some of the later use cases involve using the TCPIP mode, so some of these\r
-recommendation apply to the TCPIP use cases.\r
-\r
-* TERATERM.INI - Set terminal size to 80 x 25 and terminal settings to UTF8.\r
-\r
-\r
-\r
-* TERATERM.INI - Set font type to Terminal to support box drawing glyphs.\r
-\r
-\r
-\r
-* TERATERM.INI - Disable line mode to make TCPIP mode work like COM port mode.\r
-\r
-```ini\r
-; Line at a time mode\r
-EnableLineMode=off\r
-```\r
-\r
-* KEYBOARD.CNF - Disable VT function keys for F5..F10\r
-\r
-```ini\r
-[VT function keys]\r
-;F6 key\r
-;F6=64\r
-;F7 key\r
-;F7=65\r
-;F8 key\r
-;F8=66\r
-;F9 key\r
-;F9=67\r
-;F10 key\r
-;F10=68\r
-```\r
-\r
-* KEYBOARD.CNF - Disable X function keys for F1..F4\r
-\r
-```ini\r
-[X function keys]\r
-; F1 key\r
-XF1=off\r
-; F2 key\r
-;XF2=60\r
-XF2=off\r
-; F3 key\r
-;XF3=61\r
-XF3=off\r
-; F4 key\r
-;XF4=62\r
-XF4=off\r
-; F5 key\r
-;XF5=63\r
-```\r
-\r
-* KEYBOARD.CNF - Add UEFI serial console sequences for F1..F10\r
-\r
-```ini\r
-[User keys]\r
-User1=59,0,$1B[M\r
-User2=60,0,$1B[N\r
-User3=61,0,$1B[O\r
-User4=62,0,$1B[P\r
-User5=63,0,$1B[Q\r
-User6=64,0,$1B[R\r
-User7=65,0,$1B[S\r
-User8=66,0,$1B[T\r
-User9=67,0,$1B[U\r
-User10=68,0,$1B[V\r
-```\r
-\r
-Connect power adapter to Galileo development board, and the logging messages\r
-should be seen, followed by 5 second countdown, followed by an automatic boot to\r
-the built-in UEFI Shell.\r
-\r
-\r
-\r
-## **Source Level Debug Using Intel(R) UEFI Development Kit Debugger Tool**\r
-\r
-### Pre-requisites\r
-\r
-* Intel(R) UEFI Development Kit Debugger Tool User Manual for Ver 1.5 or higher:\r
- Available from https://firmware.intel.com/develop/intel-uefi-tools-and-utilities/intel-uefi-development-kit-debugger-tool\r
-* Intel(R) UEFI Development Kit Debugger Tool Ver 1.5 or higher: Available from\r
- https://firmware.intel.com/develop/intel-uefi-tools-and-utilities/intel-uefi-development-kit-debugger-tool\r
-* [Tera Term](https://en.osdn.jp/projects/ttssh2/releases/) or other serial\r
- terminal emulator with TCPIP support\r
-\r
-Follow instructions in Intel(R) UEFI Development Kit Debugger Tool User manual\r
-to setup host system.\r
-\r
-Build a firmware image with SOURCE_DEBUG_ENABLE enabled\r
-(```-D SOURCE_DEBUG_ENABLE```). This will select the appropriate libraries,\r
-debug agent, and PCDs for Galileo. Galileo does not support a USB 2.0 debug\r
-port, so only the UART based communications library is used.\r
-\r
-Use Dediprog SF100 to update the Galileo development board FLASH image.\r
-\r
-Update the ```[Debug Port]``` section of the SoftDebugger.ini file with the host\r
-side UART configuration settings. The following example uses COM5, which must\r
-be updated with the COM port the Galileo target is attached. The following\r
-example also shows a baud rate of 921600 which is correct for a Galileo Gen 2.\r
-If a Galileo Gen 1 is being used, set the baud rate to 460800. By default, the\r
-Galileo console is redirected to TCPIP port 20715.\r
-\r
-```ini\r
-[Debug Port]\r
-Channel = Serial\r
-Port = COM5\r
-FlowControl = 0\r
-BaudRate = 921600\r
-Server =\r
-```\r
-\r
-Connect power adapter to Galileo development board and run a command script with\r
-the contents below to start a Tera Term session on TCPIP port 20715 and start\r
-the Intel(R) UEFI Development Kit Debugger Tool using UART connection between\r
-the host and target and WinDbg. The REBOOT button on the Galileo development\r
-board may need to be pressed for the debugger to perform the initial connect.\r
-\r
-```cmd\r
-start "Console" /B "c:\Program Files (x86)\teraterm\ttermpro.exe" localhost:20715 /nossh\r
-start "Debugger" /B "C:\Program Files (x86)\Intel\Intel(R) UEFI Development Kit Debugger Tool\eXdi.exe" /LaunchWinDbg\r
-```\r
-\r
-The figure below should be seen when a connection is made. The SoftDebugger\r
-Debug Console window shows the status of the connection between the host and the\r
-target. The Tera Term window shows the console output from the SEC phase until\r
-the debug agent is initialized. The WinDbg window shows that the debugger is\r
-connected and the WinDbg application can be used for run control, breakpoint\r
-management, and viewing call stacks, local variables, global variables, etc.\r
-\r
-\r
-\r
-## **Debug Using Intel(R) System Debugger using OpenOCD**\r
-\r
-Setup hardware and software components following the instructions in the article at:\r
-https://software.intel.com/en-us/articles/using-intel-system-debugger-with-openocd\r
-\r
-Connect power adapter to Galileo development board.\r
-\r
-The following batch file starts Tera Term serial console on COM5 at 921600 baud,\r
-starts OpenOCD using a Flyswatter2, and starts Intel(R) System Studio Debugger.\r
-Select the **Connect** button to complete the host to target connection.\r
-\r
-```cmd\r
-set OPENOCD="C:\Program Files (x86)\IntelSWTools\system_studio_for_windows_2016.0.023\debugger\openocd"\r
-start "Console" /B "c:\Program Files (x86)\teraterm\ttermpro.exe" /C=5 /BAUD=921600\r
-start "OpenOcd" /B %OPENOCD%\bin\openocd.exe -f ..\scripts\interface\ftdi\flyswatter2.cfg -f ..\scripts\board\quark_x10xx_board.cfg\r
-call "C:\Program Files (x86)\IntelSWTools\System Debugger 2016\system_debugger\start_xdb_gdb_remote.bat"\r
-```\r
-\r
-When **Reset Target** is selected, the Galileo development board does not always\r
-halt at the first instruction at the reset vector. If debug is required from\r
-the first instruction of the reset vector, then update the file\r
-```UefiCpuPkg/SecCore/Ia32/ResetVector.asm``` and change the two NOP\r
-instructions at the label ```ResetHandler:``` to ```JMP $```. This puts the CPU\r
-into a wait loop until the debugger is connected and the debugger is used to set\r
-instruction pointer to the next instruction.\r
-\r
-```\r
-;\r
-; For IA32, the reset vector must be at 0xFFFFFFF0, i.e., 4G-16 byte\r
-; Execution starts here upon power-on/platform-reset.\r
-;\r
-ResetHandler:\r
-; nop\r
-; nop\r
- jmp $\r
-ApStartup:\r
- ;\r
- ; Jmp Rel16 instruction\r
- ; Use machine code directly in case of the assembler optimization\r
- ; SEC entry point relative address will be fixed up by some build tool.\r
- ;\r
- ; Typically, SEC entry point is the function _ModuleEntryPoint() defined in\r
- ; SecEntry.asm\r
- ;\r
- DB 0e9h\r
- DW -3\r
-```\r
-\r
-## **Install, Configure, and Boot Linux**\r
-\r
-* Download SD Card Linux Image: Available at\r
- http://www.intel.com/content/www/us/en/support/boards-and-kits/intel-galileo-boards/000005614.html\r
-* Extract the SD Card Linux Image to a FAT formatted Micro SD FLASH device\r
-* Install Micro SD FLASH device into Galileo development board\r
-\r
-Connect power adapter to Galileo development board and boot to the UEFI Shell.\r
-\r
-From the UEFI Shell execute the following commands to copy the GRUB EFI boot\r
-loader to ```\efi\boot\bootia32.efi```. This allows the UEFI Boot Manager, on\r
-all future boots, to auto detect that the Micro SD FLASH device is bootable.\r
-\r
-```\r
-Shell> connect -r\r
-Shell> map -r\r
-Shell> fs0:\r
-FS0:> mkdir efi\r
-FS0:> mkdir efi\boot\r
-FS0:> cp grub.efi efi\boot\bootia32.efi\r
-```\r
-\r
-The GRUB boot loader is set to a UART baud rate of 115200. A couple changes are\r
-required to change the baud rate to 460800 for Galileo Gen 1 or 921600 for\r
-Galileo Gen 2. From the UEFI Shell, execute the following commands to make a\r
-backup copy and edit the GRUB configuration file.\r
-\r
-```\r
-FS0:> cp boot\grub\grub.conf boot\grub\grub.conf.org\r
-FS0:> edit boot\grub\grub.conf\r
-```\r
-\r
-* Delete the lines associated with the boot option with the following title.\r
-\r
-```\r
-title Clanton SVP kernel-SPI initrd-SPI IMR-On IO-APIC/HPET NoEMU\r
-```\r
-\r
-* Replace the two instances of 115200 in the following line to 460800 for\r
- Galileo Gen 1 or 921600 for Galileo Gen 2.\r
-\r
-```\r
-kernel /bzImage root=/dev/ram0 console=ttyS1,115200n8 earlycon=uart8250,mmio32,$EARLY_CON_ADDR_REPLACE,115200n8 reboot=efi,warm apic=debug rw LABEL=boot debugshell=5 rootimage=image-full-galileo-clanton.ext3\r
-```\r
-* Press F3 to save the file\r
-* Run the ```exit``` command to exit from the UEFI Shell and return to the\r
- UEFI Boot Manager\r
-* Select **Boot Manager**\r
-* Select **UEFI Misc Device** for the Micro SD FLASH device.\r
-* GRUB should run and Linux should boot with serial log messages.\r
-* When the serial log messages stop, change the Tera Term baud rate to 115200\r
-* Login as ```root```. No password is required.\r
-* Use ```vi``` to edit ```/etc/inittab```\r
-* Change the baud rate of ttyS1 from 115200 to 460800 for Galileo Gen 1 or\r
- 921600 for Galileo Gen 2. The line that need to be updated is shown below\r
-\r
-```\r
-S:2345:respawn:/sbin/getty 115200 ttyS1\r
-```\r
-\r
-* Save the updated ```/etc/inittab```\r
-* Run ```reboot -f``` to shutdown Linux and reboot the platform.\r
-* Set the Tera Term baud rate back to 460800 for Galileo Gen 1 or 921600 for\r
- Galileo Gen 2.\r
-\r
-After these changes both the EDK II firmware and the Linux operating system use\r
-the same baud rate.\r
-\r
-### **Testing ACPI S3 Sleep**\r
-\r
-The ACPI S3 Sleep and Resume feature can be tested on a Galileo development\r
-board using the Real Time Clock (RTC) for a wake event. The shell script shown\r
-below arms the RTC wake alarm 10 seconds in the future and puts the system to\r
-sleep. A shorter time in seconds can be passed in as the first argument to the\r
-script, but do not use times shorter than 2 or 3 seconds.\r
-\r
-**NOTE**: The stmmac module is unloaded because the module is not compatible\r
-with S3 resume.\r
-\r
-```sh\r
-#\r
-# Unload NIC driver that causes S3 to fail\r
-#\r
-rmmod stmmac\r
-\r
-#\r
-# Disable RTC wake alarm\r
-#\r
-echo 0 > /sys/class/rtc/rtc0/wakealarm\r
-\r
-#\r
-# Compute wake time that is $1 seconds in the future\r
-#\r
-let WakeTime=`date '+%s'`\r
-echo $WakeTime\r
-if ["$1" = ""]; then\r
- let WakeTime=$WakeTime+10\r
-else\r
- let WakeTime=$WakeTime+$1\r
-fi\r
-echo $WakeTime\r
-\r
-#\r
-# Enable RTC wake alarm $1 seconds in the future\r
-#\r
-echo $WakeTime > /sys/class/rtc/rtc0/wakealarm\r
-\r
-#\r
-# Put systems into ACPI S3 sleep state\r
-#\r
-echo mem > /sys/power/state\r
-```\r
-\r
-## **UEFI Secure Boot Feature and Physical Presence**\r
-\r
-Build a firmware image with SECURE_BOOT_ENABLE enabled\r
-(```-D SECURE_BOOT_ENABLE```). This builds in support for UEFI authenticated\r
-variables, UEFI image verification, and UEFI Secure Boot configuration screens\r
-in the Device Manager. In order to change the UEFI Secure Boot configuration,\r
-the user must assert physical presence. The Galileo development board only has\r
-two push buttons (REBOOT and RESET). The REBOOT button unconditionally reboots\r
-the platform. The RESET button asserts the reset signal on the Arduino header\r
-and is also connected to a GPIO pin, so the state of the RESET button can be\r
-read. The user asserts physical presence by holding the RESET button while the\r
-Galileo development board boots, or by holding the RESET button while selecting\r
-the **Secure Boot Configuration** option in the Device Manager.\r
-\r
-Use Dediprog SF100 to update the Galileo development board FLASH image.\r
-\r
-Connect power adapter to Galileo development board and boot to the UEFI Boot\r
-Manager by pressing F2 or running the ```exit``` command from the UEFI Shell.\r
-Select **Device Manager** and then**Secure Boot Configuration**. Change\r
-**Customize Secure Boot** to **Customized** and then select **Custom Secure Boot\r
-Options**. If **Custom Secure Boot Options** can not be selected, then physical\r
-presence was not asserted using one of two methods listed above. Assert\r
-physical presence and try again.\r
-\r
-The **Custom Secure Boot Options** screen allows the Galileo development board\r
-to be enrolled into UEFI Secure Boot. See [How to Sign UEFI Drivers & Application V1.31](\r
-http://sourceforge.net/projects/edk2/files/General%20Documentation/SigningUefiImages%20-v1dot31.pdf/download)\r
-in the [SecurityPkg Wiki](https://github.com/tianocore/tianocore.github.io/wiki/SecurityPkg)\r
-for details on how to complete the UEFI Secure Boot enrollment.\r
-\r
-## **Enable Measured Boot Feature using Atmel I2C TPM on CryptoShield**\r
-\r
-Build a firmware image with MEASURED_BOOT_ENABLE enabled\r
-(```-D MEASURED_BOOT_ENABLE```) and TPM_12_HARDWARE set to ATMEL_I2C\r
-(```-D TMP_12_HARDWARE=ATMEL_I2C```). This builds in the TCG PEIM and DXE\r
-modules and uses the library for the Atmel I2C TPM hardware device.\r
-\r
-Use Dediprog SF100 to update the Galileo development board FLASH image.\r
-\r
-Attach the CryptoShield to the Arduino header of the Galileo development board\r
-as shown below.\r
-\r
-\r
-\r
-Connect power adapter to Galileo development board and boot to the UEFI Shell.\r
-In the boot logging messages, messages similar to the following should be seen\r
-as the Atmel I2C TPM hardware device is detected and used to measure the\r
-contents of firmware volumes and firmware tables.\r
-\r
-```\r
-Loading PEIM at 0x0000FC75188 EntryPoint=0x0000FC75260 TrEEConfigPei.efi\r
-PROGRESS CODE: V03020002 I0\r
-TrEEConfiguration.TpmDevice from Setup: 1\r
-DetectTpmDevice:\r
-TpmDevice final: 1\r
-TpmDevice PCD: 8B01E5B6-4F19-46E8-AB93-1C53671B90CC\r
-. . .\r
-Loading PEIM at 0x0000FC70190 EntryPoint=0x0000FC70260 TcgPei.efi\r
-PROGRESS CODE: V03020002 I0\r
-Install PPI: E9DB0D58-D48D-47F6-9C6E-6F40E86C7B41\r
-Install PPI: A030D115-54DD-447B-9064-F206883D7CCC\r
-PROGRESS CODE: V03020003 I0\r
-The FV which is measured by TcgPei starts at: 0xFFF10000\r
-The FV which is measured by TcgPei has the size: 0xF0000\r
-The FV which is measured by TcgPei starts at: 0xFFD00000\r
-The FV which is measured by TcgPei has the size: 0x1E0000\r
-. . .\r
-Loading driver at 0x0000F620000 EntryPoint=0x0000F620260 TcgDxe.efi\r
-. . .\r
-TPM TcgDxe Measure Data when ReadyToBoot\r
-```\r
-See the [SecurityPkg Wiki](https://github.com/tianocore/tianocore.github.io/wiki/SecurityPkg)\r
-for additional details on EDK II TPM support\r
-\r
-## **Measuring Boot Performance**\r
-\r
-Build a firmware image with PERFORMANCE_ENABLE enabled\r
-(```-D PERFORMANCE_ENABLE```). This builds in the UEFI Shell and the DP.EFI\r
-(Dump Performance) into a firmware volume and also includes a simple file system\r
-driver for firmware volumes so the DP.EFI command can be run out of the FLASH.\r
-\r
-Use Dediprog SF100 to update the Galileo development board FLASH image.\r
-\r
-Connect power adapter to Galileo development board and let it boot to the UEFI\r
-Shell. Then use the REBOOT button or the ```reset``` UEFI Shell command to\r
-reboot the Galileo development board. The first boot after a FLASH update does\r
-extra work that is only performed one time. In order to get correct performance\r
-measurements, use the 2nd or later boots. After the 2nd boot, run the\r
-```dp -s``` command. The output should look similar to the figure below.\r
-\r
-\r
+++ /dev/null
-/** @file\r
-Memory controller configuration.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#ifndef __DDR_MEMORY_CONTROLLER_H__\r
-#define __DDR_MEMORY_CONTROLLER_H__\r
-\r
-//\r
-// DDR timing data definitions.\r
-// These are used to create bitmaps of valid timing configurations.\r
-//\r
-\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_FREQUENCY_UNKNOWN 0xFF\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_REFRESH_RATE_UNKNOWN 0xFF\r
-\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TCL_20 0x01\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TCL_25 0x00\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TCL_30 0x02\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TCL_ALL 0x03\r
-\r
-\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRCD_02 0x02\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRCD_03 0x01\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRCD_04 0x00\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRCD_ALL 0x03\r
-\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRP_02 0x02\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRP_03 0x01\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRP_04 0x00\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRP_ALL 0x03\r
-\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRAS_05 0x05\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRAS_06 0x04\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRAS_07 0x03\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRAS_08 0x02\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRAS_09 0x01\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRAS_10 0x00\r
-#define DUAL_CHANNEL_DDR_TIMING_DATA_TRAS_ALL 0x07\r
-\r
-#define DUAL_CHANNEL_DDR_DATA_TYPE_REGISTERED 0x01\r
-#define DUAL_CHANNEL_DDR_DATA_TYPE_UNREGISTERED 0x02\r
-#define DUAL_CHANNEL_DDR_DATA_TYPE_BUFFERED 0x04\r
-#define DUAL_CHANNEL_DDR_DATA_TYPE_UNBUFFERED 0x08\r
-#define DUAL_CHANNEL_DDR_DATA_TYPE_SDR 0x10\r
-#define DUAL_CHANNEL_DDR_DATA_TYPE_DDR 0x20\r
-\r
-\r
-//\r
-// Maximum number of SDRAM channels supported by the memory controller\r
-//\r
-#define MAX_CHANNELS 1\r
-\r
-//\r
-// Maximum number of DIMM sockets supported by the memory controller\r
-//\r
-#define MAX_SOCKETS 1\r
-\r
-//\r
-// Maximum number of sides supported per DIMM\r
-//\r
-#define MAX_SIDES 2\r
-\r
-//\r
-// Maximum number of "Socket Sets", where a "Socket Set is a set of matching\r
-// DIMM's from the various channels\r
-//\r
-#define MAX_SOCKET_SETS 2\r
-\r
-//\r
-// Maximum number of rows supported by the memory controller\r
-//\r
-#define MAX_ROWS (MAX_SIDES * MAX_SOCKETS)\r
-\r
-//\r
-// Maximum number of memory ranges supported by the memory controller\r
-//\r
-#define MAX_RANGES (MAX_ROWS + 5)\r
-\r
-//\r
-// Maximum Number of Log entries\r
-//\r
-#define MEMORY_LOG_MAX_INDEX 16\r
-\r
-\r
-typedef struct _MEMORY_LOG_ENTRY {\r
- EFI_STATUS_CODE_VALUE Event;\r
- EFI_STATUS_CODE_TYPE Severity;\r
- UINT8 Data;\r
-} MEMORY_LOG_ENTRY;\r
-\r
-typedef struct _MEMORY_LOG {\r
- UINT8 Index;\r
- MEMORY_LOG_ENTRY Entry[MEMORY_LOG_MAX_INDEX];\r
-} MEMORY_LOG;\r
-\r
-\r
-\r
-//\r
-// Defined ECC types\r
-//\r
-#define DUAL_CHANNEL_DDR_ECC_TYPE_NONE 0x01 // No error checking\r
-#define DUAL_CHANNEL_DDR_ECC_TYPE_EC 0x02 // Error checking only\r
-#define DUAL_CHANNEL_DDR_ECC_TYPE_SECC 0x04 // Software Scrubbing ECC\r
-#define DUAL_CHANNEL_DDR_ECC_TYPE_HECC 0x08 // Hardware Scrubbing ECC\r
-#define DUAL_CHANNEL_DDR_ECC_TYPE_CKECC 0x10 // Chip Kill ECC\r
-\r
-//\r
-// Row configuration status values\r
-//\r
-#define DUAL_CHANNEL_DDR_ROW_CONFIG_SUCCESS 0x00 // No error\r
-#define DUAL_CHANNEL_DDR_ROW_CONFIG_UNKNOWN 0x01 // Pattern mismatch, no memory\r
-#define DUAL_CHANNEL_DDR_ROW_CONFIG_UNSUPPORTED 0x02 // Memory type not supported\r
-#define DUAL_CHANNEL_DDR_ROW_CONFIG_ADDRESS_ERROR 0x03 // Row/Col/Bnk mismatch\r
-#define DUAL_CHANNEL_DDR_ROW_CONFIG_ECC_ERROR 0x04 // Received ECC error\r
-#define DUAL_CHANNEL_DDR_ROW_CONFIG_NOT_PRESENT 0x05 // Row is not present\r
-#define DUAL_CHANNEL_DDR_ROW_CONFIG_DISABLED 0x06 // Row is disabled\r
-\r
-\r
-//\r
-// Memory range types\r
-//\r
-typedef enum {\r
- DualChannelDdrMainMemory,\r
- DualChannelDdrSmramCacheable,\r
- DualChannelDdrSmramNonCacheable,\r
- DualChannelDdrGraphicsMemoryCacheable,\r
- DualChannelDdrGraphicsMemoryNonCacheable,\r
- DualChannelDdrReservedMemory,\r
- DualChannelDdrMaxMemoryRangeType\r
-} DUAL_CHANNEL_DDR_MEMORY_RANGE_TYPE;\r
-\r
-//\r
-// Memory map range information\r
-//\r
-typedef struct {\r
- EFI_PHYSICAL_ADDRESS PhysicalAddress;\r
- EFI_PHYSICAL_ADDRESS CpuAddress;\r
- EFI_PHYSICAL_ADDRESS RangeLength;\r
- DUAL_CHANNEL_DDR_MEMORY_RANGE_TYPE Type;\r
-} DUAL_CHANNEL_DDR_MEMORY_MAP_RANGE;\r
-typedef struct {\r
- unsigned dramType :1; /**< Type: 0 = RESERVED; 1 = DDR2 */\r
- unsigned dramWidth :1; /**< Width: 0 = x8; 1 = x16 */\r
- unsigned dramDensity :2; /**< Density: 00b = 2Gb; 01b = 1Gb; 10b = 512Mb; 11b = 256Mb */\r
- unsigned dramSpeed :1; /**< Speed Grade: 0 = RESERVED; 1 = 800MT/s;*/\r
- unsigned dramTimings :3; /**< Timings: 4-4-4, 5-5-5, 6-6-6 */\r
- unsigned dramRanks :1; /**< Ranks: 0 = Single Rank; 1 = Dual Rank */\r
-} DramGeometry; /**< DRAM Geometry Descriptor */\r
-\r
-typedef union _RegDRP {\r
- UINT32 raw;\r
- struct {\r
- unsigned rank0Enabled :1; /**< Rank 0 Enable */\r
- unsigned rank0DevWidth :2; /**< DRAM Device Width (x8,x16) */\r
- unsigned rank0DevDensity :2; /**< DRAM Device Density (256Mb,512Mb,1Gb,2Gb) */\r
- unsigned reserved2 :1;\r
- unsigned rank1Enabled :1; /**< Rank 1 Enable */\r
- unsigned reserved3 :5;\r
- unsigned dramType :1; /**< DRAM Type (0=DDR2) */\r
- unsigned reserved4 :5;\r
- unsigned reserved5 :14;\r
- } field;\r
-} RegDRP; /**< DRAM Rank Population and Interface Register */\r
-\r
-\r
-typedef union {\r
- UINT32 raw;\r
- struct {\r
- unsigned dramFrequency :3; /**< DRAM Frequency (000=RESERVED,010=667,011=800) */\r
- unsigned tRP :2; /**< Precharge to Activate Delay (3,4,5,6) */\r
- unsigned reserved1 :1;\r
- unsigned tRCD :2; /**< Activate to CAS Delay (3,4,5,6) */\r
- unsigned reserved2 :1;\r
- unsigned tCL :2; /**< CAS Latency (3,4,5,6) */\r
- unsigned reserved3 :21;\r
- } field;\r
-} RegDTR0; /**< DRAM Timing Register 0 */\r
-\r
-typedef union {\r
- UINT32 raw;\r
- struct {\r
- unsigned tWRRD_dly :2; /**< Additional Write to Read Delay (0,1,2,3) */\r
- unsigned reserved1 :1;\r
- unsigned tRDWR_dly :2; /**< Additional Read to Write Delay (0,1,2,3) */\r
- unsigned reserved2 :1;\r
- unsigned tRDRD_dr_dly :1; /**< Additional Read to Read Delay (1,2) */\r
- unsigned reserved3 :1;\r
- unsigned tRD_dly :3; /**< Additional Read Data Sampling Delay (0-7) */\r
- unsigned reserved4 :1;\r
- unsigned tRCVEN_halfclk_dly :4; /**< Additional RCVEN Half Clock Delay Control */\r
- unsigned reserved5 :1;\r
- unsigned readDqDelay :2; /**< Read DQ Delay */\r
- unsigned reserved6 :13;\r
- } field;\r
-} RegDTR1; /**< DRAM Timing Register 1 */\r
-\r
-typedef union {\r
- UINT32 raw;\r
- struct {\r
- unsigned ckStaticDisable :1; /**< CK/CK# Static Disable */\r
- unsigned reserved1 :3;\r
- unsigned ckeStaticDisable :2; /**< CKE Static Disable */\r
- unsigned reserved2 :8;\r
- unsigned refreshPeriod :2; /**< Refresh Period (disabled,128clks,3.9us,7.8us) */\r
- unsigned refreshQueueDepth :2; /**< Refresh Queue Depth (1,2,4,8) */\r
- unsigned reserved5 :13;\r
- unsigned initComplete :1; /**< Initialization Complete */\r
- } field;\r
-} RegDCO;\r
-\r
-//\r
-// MRC Data Structure\r
-//\r
-typedef struct {\r
- RegDRP drp;\r
- RegDTR0 dtr0;\r
- RegDTR1 dtr1;\r
- RegDCO dco;\r
- UINT32 reg0104;\r
- UINT32 reg0120;\r
- UINT32 reg0121;\r
- UINT32 reg0123;\r
- UINT32 reg0111;\r
- UINT32 reg0130;\r
- UINT8 refreshPeriod; /**< Placeholder for the chosen refresh\r
- * period. This value will NOT be\r
- * programmed into DCO until all\r
- * initialization is done.\r
- */\r
- UINT8 ddr2Odt; /**< 0 = Disabled, 1 = 75 ohm, 2 = 150ohm, 3 = 50ohm */\r
- UINT8 sku; /**< Detected QuarkNcSocId SKU */\r
- UINT8 capabilities; /**< Capabilities Available on this part */\r
- UINT8 state; /**< NORMAL_BOOT, S3_RESUME */\r
- UINT32 memSize; /**< Memory size */\r
- UINT16 pmBase; /**< PM Base */\r
- UINT16 mrcVersion; /**< MRC Version */\r
- UINT32 hecbase; /**< HECBASE shifted left 16 bits */\r
- DramGeometry geometry; /**< DRAM Geometry */\r
-} MRC_DATA_STRUCTURE; /**< QuarkNcSocId Memory Parameters for MRC */\r
-\r
-typedef struct _EFI_MEMINIT_CONFIG_DATA {\r
- MRC_DATA_STRUCTURE MrcData;\r
-} EFI_MEMINIT_CONFIG_DATA;\r
-\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Public include file for the QNC Base\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __INTEL_QNC_BASE_H__\r
-#define __INTEL_QNC_BASE_H__\r
-\r
-#include <IntelQNCRegs.h>\r
-#include <IntelQNCConfig.h>\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-Some configuration of QNC Package\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __INTEL_QNC_CONFIG_H__\r
-#define __INTEL_QNC_CONFIG_H__\r
-\r
-//\r
-// QNC Fixed configurations.\r
-//\r
-\r
-//\r
-// Memory arbiter fixed config values.\r
-//\r
-#define QNC_FIXED_CONFIG_ASTATUS ((UINT32) (\\r
- (ASTATUS_PRI_NORMAL << ASTATUS0_DEFAULT_BP) | \\r
- (ASTATUS_PRI_NORMAL << ASTATUS1_DEFAULT_BP) | \\r
- (ASTATUS_PRI_URGENT << ASTATUS0_RASISED_BP) | \\r
- (ASTATUS_PRI_URGENT << ASTATUS1_RASISED_BP) \\r
- ))\r
-\r
-//\r
-// Memory Manager fixed config values.\r
-//\r
-#define V_DRAM_NON_HOST_RQ_LIMIT 2\r
-\r
-//\r
-// RMU Thermal config fixed config values for TS in Vref Mode.\r
-//\r
-#define V_TSCGF1_CONFIG_ISNSCURRENTSEL_VREF_MODE 0x04\r
-#define V_TSCGF2_CONFIG2_ISPARECTRL_VREF_MODE 0x01\r
-#define V_TSCGF1_CONFIG_IBGEN_VREF_MODE 1\r
-#define V_TSCGF2_CONFIG_IDSCONTROL_VREF_MODE 0x011b\r
-#define V_TSCGF2_CONFIG2_ICALCOARSETUNE_VREF_MODE 0x34\r
-\r
-//\r
-// RMU Thermal config fixed config values for TS in Ratiometric mode.\r
-//\r
-#define V_TSCGF1_CONFIG_ISNSCURRENTSEL_RATIO_MODE 0x04\r
-#define V_TSCGF1_CONFIG_ISNSCHOPSEL_RATIO_MODE 0x02\r
-#define V_TSCGF1_CONFIG_ISNSINTERNALVREFEN_RATIO_MODE 1\r
-#define V_TSCGF2_CONFIG_IDSCONTROL_RATIO_MODE 0x011f\r
-#define V_TSCGF2_CONFIG_IDSTIMING_RATIO_MODE 0x0001\r
-#define V_TSCGF2_CONFIG2_ICALCONFIGSEL_RATIO_MODE 0x01\r
-#define V_TSCGF2_CONFIG2_ISPARECTRL_RATIO_MODE 0x00\r
-#define V_TSCGF1_CONFIG_IBGEN_RATIO_MODE 0\r
-#define V_TSCGF1_CONFIG_IBGCHOPEN_RATIO_MODE 0\r
-#define V_TSCGF3_CONFIG_ITSGAMMACOEFF_RATIO_MODE 0xC8\r
-#define V_TSCGF2_CONFIG2_ICALCOARSETUNE_RATIO_MODE 0x17\r
-\r
-//\r
-// iCLK fixed config values.\r
-//\r
-#define V_MUXTOP_FLEX2 3\r
-#define V_MUXTOP_FLEX1 1\r
-\r
-//\r
-// PCIe Root Port fixed config values.\r
-//\r
-#define V_PCIE_ROOT_PORT_SBIC_VALUE (B_QNC_PCIE_IOSFSBCTL_SBIC_IDLE_NEVER)\r
-\r
-//\r
-// QNC structures for configuration.\r
-//\r
-\r
-typedef union {\r
- struct {\r
- UINT32 PortErrorMask :8;\r
- UINT32 SlotImplemented :1;\r
- UINT32 Reserved1 :1;\r
- UINT32 AspmEnable :1;\r
- UINT32 AspmAutoEnable :1;\r
- UINT32 AspmL0sEnable :2;\r
- UINT32 AspmL1Enable :1;\r
- UINT32 PmeInterruptEnable :1;\r
- UINT32 PhysicalSlotNumber :13;\r
- UINT32 Reserved2 :1;\r
- UINT32 PmSciEnable :1;\r
- UINT32 HotplugSciEnable :1;\r
- } Bits;\r
- UINT32 Uint32;\r
-} PCIEXP_ROOT_PORT_CONFIGURATION;\r
-\r
-typedef union {\r
- UINT32 Uint32;\r
- struct {\r
- UINT32 Pcie_0 :1; // 0: Disabled; 1: Enabled*\r
- UINT32 Pcie_1 :1; // 0: Disabled; 1: Enabled*\r
- UINT32 Smbus :1; // 0: Disabled; 1: Enabled*\r
- UINT32 Rsvd :29; // 0\r
- } Bits;\r
-} QNC_DEVICE_ENABLES;\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-Public include file for the QNC Dxe\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __INTEL_QNC_DXE_H__\r
-#define __INTEL_QNC_DXE_H__\r
-\r
-#include <IntelQNCRegs.h>\r
-#include <IntelQNCConfig.h>\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-Public include file for the QNC Pei\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __INTEL_QNC_PEIM_H__\r
-#define __INTEL_QNC_PEIM_H__\r
-\r
-#include <IntelQNCRegs.h>\r
-#include <IntelQNCConfig.h>\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-Registers definition for Intel QuarkNcSocId.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __INTEL_QNC_REGS_H__\r
-#define __INTEL_QNC_REGS_H__\r
-\r
-#include <QNCAccess.h>\r
-\r
-//\r
-// PCI HostBridge Segment number\r
-//\r
-#define QNC_PCI_HOST_BRIDGE_SEGMENT_NUMBER 0\r
-\r
-//\r
-// PCI RootBridge resource allocation's attribute\r
-//\r
-#define QNC_PCI_ROOT_BRIDGE_RESOURCE_ALLOCATION_ATTRIBUTE \\r
- EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM\r
-\r
-//\r
-// PCI HostBridge resource appeture\r
-//\r
-#define QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_BUSBASE 0x0\r
-#define QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_BUSLIMIT 0xff\r
-#define QNC_PCI_HOST_BRIDGE_RESOURCE_APPETURE_TSEG_SIZE 0x10000000\r
-\r
-//\r
-// PCI RootBridge configure port\r
-//\r
-#define QNC_PCI_ROOT_BRIDGE_CONFIGURATION_ADDRESS_PORT 0xCF8\r
-#define QNC_PCI_ROOT_BRIDGE_CONFIGURATION_DATA_PORT 0xCFC\r
-\r
-//\r
-// PCI Rootbridge's support feature\r
-//\r
-#define QNC_PCI_ROOT_BRIDGE_SUPPORTED (EFI_PCI_ATTRIBUTE_IDE_PRIMARY_IO | \\r
- EFI_PCI_ATTRIBUTE_ISA_IO | \\r
- EFI_PCI_ATTRIBUTE_VGA_PALETTE_IO | \\r
- EFI_PCI_ATTRIBUTE_VGA_MEMORY | \\r
- EFI_PCI_ATTRIBUTE_VGA_IO)\r
-\r
-#endif // __INTEL_QNC_REGS_H__\r
+++ /dev/null
-/** @file\r
-Library that provides QNC specific library services in PEI phase\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __INTEL_QNC_LIB_H__\r
-#define __INTEL_QNC_LIB_H__\r
-\r
-/**\r
- This function initializes the QNC register before MRC.\r
- It sets RCBA, PMBASE, disable Watchdog timer and initialize QNC GPIO.\r
- If the function cannot complete it'll ASSERT().\r
-**/\r
-VOID\r
-EFIAPI\r
-PeiQNCPreMemInit (\r
- VOID\r
- );\r
-\r
-\r
-/**\r
- Used to check SCH if it's S3 state. Clear the register state after query.\r
-\r
- @retval TRUE if it's S3 state.\r
- @retval FALSE if it's not S3 state.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QNCCheckS3AndClearState (\r
- VOID\r
- );\r
-\r
-/**\r
- Used to check SCH if system wakes up from power on reset. Clear the register state after query.\r
-\r
- @retval TRUE if system wakes up from power on reset\r
- @retval FALSE if system does not wake up from power on reset\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QNCCheckPowerOnResetAndClearState (\r
- VOID\r
- );\r
-\r
-/**\r
- This function is used to clear SMI and wake status.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCClearSmiAndWake (\r
- VOID\r
- );\r
-\r
-/**\r
- Used to initialize the QNC register after MRC.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PeiQNCPostMemInit (\r
- VOID\r
- );\r
-\r
-/** Send DRAM Ready opcode.\r
-\r
- @param[in] OpcodeParam Parameter to DRAM ready opcode.\r
-\r
- @retval VOID\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCSendOpcodeDramReady (\r
- IN UINT32 OpcodeParam\r
- );\r
-\r
-/**\r
-\r
- Relocate RMU Main binary to memory after MRC to improve performance.\r
-\r
- @param[in] DestBaseAddress - Specify the new memory address for the RMU Main binary.\r
- @param[in] SrcBaseAddress - Specify the current memory address for the RMU Main binary.\r
- @param[in] Size - Specify size of the RMU Main binary.\r
-\r
- @retval VOID\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-RmuMainRelocation (\r
- IN CONST UINT32 DestBaseAddress,\r
- IN CONST UINT32 SrcBaseAddress,\r
- IN CONST UINTN Size\r
- );\r
-\r
-/**\r
- Get the total memory size\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-QNCGetTotalMemorysize (\r
- VOID\r
- );\r
-\r
-/**\r
- Get the memory range of TSEG.\r
- The TSEG's memory is below TOLM.\r
-\r
- @param[out] BaseAddress The base address of TSEG's memory range\r
- @param[out] MemorySize The size of TSEG's memory range\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCGetTSEGMemoryRange (\r
- OUT UINT64 *BaseAddress,\r
- OUT UINT64 *MemorySize\r
- );\r
-\r
-/**\r
- Updates the PAM registers in the MCH for the requested range and mode.\r
-\r
- @param Start The start address of the memory region\r
- @param Length The length, in bytes, of the memory region\r
- @param ReadEnable Pointer to the boolean variable on whether to enable read for legacy memory section.\r
- If NULL, then read attribute will not be touched by this call.\r
- @param ReadEnable Pointer to the boolean variable on whether to enable write for legacy memory section.\r
- If NULL, then write attribute will not be touched by this call.\r
- @param Granularity A pointer to granularity, in bytes, that the PAM registers support\r
-\r
- @retval RETURN_SUCCESS The PAM registers in the MCH were updated\r
- @retval RETURN_INVALID_PARAMETER The memory range is not valid in legacy region.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-QNCLegacyRegionManipulation (\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- IN BOOLEAN *ReadEnable,\r
- IN BOOLEAN *WriteEnable,\r
- OUT UINT32 *Granularity\r
- );\r
-\r
-/**\r
- Do early init of pci express rootports on Soc.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PciExpressEarlyInit (\r
- VOID\r
- );\r
-\r
-/**\r
- Complete initialization of all the pci express rootports on Soc.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PciExpressInit (\r
- );\r
-\r
-/**\r
- Determine if QNC is supported.\r
-\r
- @retval FALSE QNC is not supported.\r
- @retval TRUE QNC is supported.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-IsQncSupported (\r
- VOID\r
- );\r
-\r
-/**\r
- Get the DeviceId of the SoC\r
-\r
- @retval PCI DeviceId of the SoC\r
-**/\r
-UINT16\r
-EFIAPI\r
-QncGetSocDeviceId (\r
- VOID\r
- );\r
-\r
-/**\r
- Enable SMI detection of legacy flash access violations.\r
-**/\r
-VOID\r
-EFIAPI\r
-QncEnableLegacyFlashAccessViolationSmi (\r
- VOID\r
- );\r
-\r
-/**\r
- Setup RMU Thermal sensor registers for Vref mode.\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCThermalSensorSetVRefMode (\r
- VOID\r
- );\r
-\r
-/**\r
- Setup RMU Thermal sensor registers for Ratiometric mode.\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCThermalSensorSetRatiometricMode (\r
- VOID\r
- );\r
-\r
-/**\r
- Setup RMU Thermal sensor trip point values.\r
-\r
- @param[in] CatastrophicTripOnDegreesCelsius - Catastrophic set trip point threshold.\r
- @param[in] HotTripOnDegreesCelsius - Hot set trip point threshold.\r
- @param[in] HotTripOffDegreesCelsius - Hot clear trip point threshold.\r
-\r
- @retval VOID\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-QNCThermalSensorSetTripValues (\r
- IN CONST UINTN CatastrophicTripOnDegreesCelsius,\r
- IN CONST UINTN HotTripOnDegreesCelsius,\r
- IN CONST UINTN HotTripOffDegreesCelsius\r
- );\r
-\r
-/**\r
- Enable RMU Thermal sensor with a Catastrophic Trip point.\r
-\r
- @retval EFI_SUCCESS Trip points setup.\r
- @retval EFI_INVALID_PARAMETER Invalid trip point value.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-QNCThermalSensorEnableWithCatastrophicTrip (\r
- IN CONST UINTN CatastrophicTripOnDegreesCelsius\r
- );\r
-\r
-/**\r
- Lock all RMU Thermal sensor control & trip point registers.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCThermalSensorLockAllRegisters (\r
- VOID\r
- );\r
-\r
-/**\r
- Set chipset policy for double bit ECC error.\r
-\r
- @param[in] PolicyValue Policy to config on double bit ECC error.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCPolicyDblEccBitErr (\r
- IN CONST UINT32 PolicyValue\r
- );\r
-\r
-/**\r
- Determine if running on secure Quark hardware Sku.\r
-\r
- @retval FALSE Base Quark Sku or unprovisioned Secure Sku running.\r
- @retval TRUE Provisioned SecureSku hardware running.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QncIsSecureProvisionedSku (\r
- VOID\r
- );\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-Library functions for Setting QNC internal network port\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __QNC_ACCESS_LIB_H__\r
-#define __QNC_ACCESS_LIB_H__\r
-\r
-#include <IntelQNCRegs.h>\r
-\r
-#define MESSAGE_READ_DW(Port, Reg) \\r
- (UINT32)((QUARK_OPCODE_READ << QNC_MCR_OP_OFFSET) | ((Port << QNC_MCR_PORT_OFFSET) & 0xFF0000) | ((Reg << QNC_MCR_REG_OFFSET) & 0xFF00) | 0xF0)\r
-\r
-#define MESSAGE_WRITE_DW(Port, Reg) \\r
- (UINT32)((QUARK_OPCODE_WRITE << QNC_MCR_OP_OFFSET) | ((Port << QNC_MCR_PORT_OFFSET) & 0xFF0000) | ((Reg << QNC_MCR_REG_OFFSET) & 0xFF00) | 0xF0)\r
-\r
-#define ALT_MESSAGE_READ_DW(Port, Reg) \\r
- (UINT32)((QUARK_ALT_OPCODE_READ << QNC_MCR_OP_OFFSET) | ((Port << QNC_MCR_PORT_OFFSET) & 0xFF0000) | ((Reg << QNC_MCR_REG_OFFSET) & 0xFF00) | 0xF0)\r
-\r
-#define ALT_MESSAGE_WRITE_DW(Port, Reg) \\r
- (UINT32)((QUARK_ALT_OPCODE_WRITE << QNC_MCR_OP_OFFSET) | ((Port << QNC_MCR_PORT_OFFSET) & 0xFF0000) | ((Reg << QNC_MCR_REG_OFFSET) & 0xFF00) | 0xF0)\r
-\r
-#define MESSAGE_IO_READ_DW(Port, Reg) \\r
- (UINT32)((QUARK_OPCODE_IO_READ << QNC_MCR_OP_OFFSET) | ((Port << QNC_MCR_PORT_OFFSET) & 0xFF0000) | ((Reg << QNC_MCR_REG_OFFSET) & 0xFF00) | 0xF0)\r
-\r
-#define MESSAGE_IO_WRITE_DW(Port, Reg) \\r
- (UINT32)((QUARK_OPCODE_IO_WRITE << QNC_MCR_OP_OFFSET) | ((Port << QNC_MCR_PORT_OFFSET) & 0xFF0000) | ((Reg << QNC_MCR_REG_OFFSET) & 0xFF00) | 0xF0)\r
-\r
-#define MESSAGE_SHADOW_DW(Port, Reg) \\r
- (UINT32)((QUARK_DRAM_BASE_ADDR_READY << QNC_MCR_OP_OFFSET) | ((Port << QNC_MCR_PORT_OFFSET) & 0xFF0000) | ((Reg << QNC_MCR_REG_OFFSET) & 0xFF00) | 0xF0)\r
-\r
-\r
-/**\r
- Read required data from QNC internal message network\r
-**/\r
-UINT32\r
-EFIAPI\r
-QNCPortRead(\r
- UINT8 Port,\r
- UINT32 RegAddress\r
- );\r
-\r
-/**\r
- Write prepared data into QNC internal message network.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCPortWrite (\r
- UINT8 Port,\r
- UINT32 RegAddress,\r
- UINT32 WriteValue\r
- );\r
-\r
-/**\r
- Read required data from QNC internal message network\r
-**/\r
-UINT32\r
-EFIAPI\r
-QNCAltPortRead(\r
- UINT8 Port,\r
- UINT32 RegAddress\r
- );\r
-\r
-/**\r
- Write prepared data into QNC internal message network.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCAltPortWrite (\r
- UINT8 Port,\r
- UINT32 RegAddress,\r
- UINT32 WriteValue\r
- );\r
-\r
-/**\r
- Read required data from QNC internal message network\r
-**/\r
-UINT32\r
-EFIAPI\r
-QNCPortIORead(\r
- UINT8 Port,\r
- UINT32 RegAddress\r
- );\r
-\r
-/**\r
- Write prepared data into QNC internal message network.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCPortIOWrite (\r
- UINT8 Port,\r
- UINT32 RegAddress,\r
- UINT32 WriteValue\r
- );\r
-\r
-/**\r
- This is for the special consideration for QNC MMIO write, as required by FWG,\r
- a reading must be performed after MMIO writing to ensure the expected write\r
- is processed and data is flushed into chipset\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-QNCMmIoWrite (\r
- UINT32 MmIoAddress,\r
- QNC_MEM_IO_WIDTH Width,\r
- UINT32 DataNumber,\r
- VOID *pData\r
- );\r
-\r
-UINT32\r
-EFIAPI\r
-QncHsmmcRead (\r
- VOID\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-QncHsmmcWrite (\r
- UINT32 WriteValue\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-QncImrWrite (\r
- UINT32 ImrBaseOffset,\r
- UINT32 ImrLow,\r
- UINT32 ImrHigh,\r
- UINT32 ImrReadMask,\r
- UINT32 ImrWriteMask\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-QncIClkAndThenOr (\r
- UINT32 RegAddress,\r
- UINT32 AndValue,\r
- UINT32 OrValue\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-QncIClkOr (\r
- UINT32 RegAddress,\r
- UINT32 OrValue\r
- );\r
-\r
-UINTN\r
-EFIAPI\r
-QncGetPciExpressBaseAddress (\r
- VOID\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-QNC Smm Library Services header file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __QNC_SMM_LIB_H__\r
-#define __QNC_SMM_LIB_H__\r
-\r
-/**\r
- This routine is the chipset code that accepts a request to "open" a region of SMRAM.\r
- The region could be legacy ABSEG, HSEG, or TSEG near top of physical memory.\r
- The use of "open" means that the memory is visible from all boot-service\r
- and SMM agents.\r
-\r
- @retval FALSE Cannot open a locked SMRAM region\r
- @retval TRUE Success to open SMRAM region.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QNCOpenSmramRegion (\r
- VOID\r
- );\r
-\r
-/**\r
- This routine is the chipset code that accepts a request to "close" a region of SMRAM.\r
- The region could be legacy AB or TSEG near top of physical memory.\r
- The use of "close" means that the memory is only visible from SMM agents,\r
- not from BS or RT code.\r
-\r
- @retval FALSE Cannot open a locked SMRAM region\r
- @retval TRUE Success to open SMRAM region.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QNCCloseSmramRegion (\r
- VOID\r
- );\r
-\r
-/**\r
- This routine is the chipset code that accepts a request to "lock" SMRAM.\r
- The region could be legacy AB or TSEG near top of physical memory.\r
- The use of "lock" means that the memory can no longer be opened\r
- to BS state.\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCLockSmramRegion (\r
- VOID\r
- );\r
-\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-Memory Initialization PPI used in EFI PEI interface\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __QNC_MEMORY_INIT_H__\r
-#define __QNC_MEMORY_INIT_H__\r
-\r
-#include "mrc.h"\r
-\r
-#define PEI_QNC_MEMORY_INIT_PPI_GUID \\r
- {0x21ff1fee, 0xd33a, 0x4fce, {0xa6, 0x5e, 0x95, 0x5e, 0xa3, 0xc4, 0x1f, 0x40}}\r
-\r
-\r
-\r
-\r
-//\r
-// PPI Function Declarations\r
-//\r
-typedef\r
-VOID\r
-(EFIAPI *PEI_QNC_MEMORY_INIT) (\r
- IN OUT MRCParams_t *MRCDATA\r
- );\r
-\r
-typedef struct _PEI_QNC_MEMORY_INIT_PPI {\r
- PEI_QNC_MEMORY_INIT MrcStart;\r
-}PEI_QNC_MEMORY_INIT_PPI;\r
-\r
-extern EFI_GUID gQNCMemoryInitPpiGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file defines the QNC Info Protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#ifndef _PCH_INFO_H_\r
-#define _PCH_INFO_H_\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gEfiQncInfoProtocolGuid;\r
-\r
-//\r
-// Forward reference for ANSI C compatibility\r
-//\r
-typedef struct _EFI_QNC_INFO_PROTOCOL EFI_QNC_INFO_PROTOCOL;\r
-\r
-//\r
-// Protocol revision number\r
-// Any backwards compatible changes to this protocol will result in an update in the revision number\r
-// Major changes will require publication of a new protocol\r
-//\r
-// Revision 1: Original version\r
-// Revision 2: Add RCVersion item to EFI_QNC_INFO_PROTOCOL\r
-//\r
-#define QNC_INFO_PROTOCOL_REVISION_1 1\r
-#define QNC_INFO_PROTOCOL_REVISION_2 2\r
-\r
-//\r
-// RCVersion[7:0] is the release number.\r
-//\r
-#define QNC_RC_VERSION 0x01020000\r
-\r
-//\r
-// Protocol definition\r
-//\r
-struct _EFI_QNC_INFO_PROTOCOL {\r
- UINT8 Revision;\r
- UINT8 BusNumber;\r
- UINT32 RCVersion;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Protocol used for Platform Policy definition.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _PLATFORM_POLICY_H_\r
-#define _PLATFORM_POLICY_H_\r
-\r
-typedef struct _EFI_PLATFORM_POLICY_PROTOCOL EFI_PLATFORM_POLICY_PROTOCOL;\r
-\r
-#define EFI_PLATFORM_POLICY_PROTOCOL_GUID \\r
- { \\r
- 0x2977064f, 0xab96, 0x4fa9, { 0x85, 0x45, 0xf9, 0xc4, 0x02, 0x51, 0xe0, 0x7f } \\r
- }\r
-\r
-//\r
-// Protocol to describe various platform information. Add to this as needed.\r
-//\r
-struct _EFI_PLATFORM_POLICY_PROTOCOL {\r
- UINT8 NumRsvdSmbusAddresses;\r
- UINT8 *RsvdSmbusAddresses;\r
-};\r
-\r
-extern EFI_GUID gEfiPlatformPolicyProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file defines the QNC S3 support Protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#ifndef _QNC_S3_SUPPORT_PROTOCOL_H_\r
-#define _QNC_S3_SUPPORT_PROTOCOL_H_\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gEfiQncS3SupportProtocolGuid;\r
-\r
-//\r
-// Forward reference for ANSI C compatibility\r
-//\r
-typedef struct _EFI_QNC_S3_SUPPORT_PROTOCOL EFI_QNC_S3_SUPPORT_PROTOCOL;\r
-\r
-typedef enum {\r
- QncS3ItemTypeInitPcieRootPortDownstream,\r
- QncS3ItemTypeMax\r
-} EFI_QNC_S3_DISPATCH_ITEM_TYPE;\r
-\r
-//\r
-// It's better not to use pointer here because the size of pointer in DXE is 8, but it's 4 in PEI\r
-// plug 4 to ParameterSize in PEIM if you really need it\r
-//\r
-typedef struct {\r
- UINT32 Reserved;\r
-} EFI_QNC_S3_PARAMETER_INIT_PCIE_ROOT_PORT_DOWNSTREAM;\r
-\r
-typedef union {\r
- EFI_QNC_S3_PARAMETER_INIT_PCIE_ROOT_PORT_DOWNSTREAM PcieRootPortData;\r
-} EFI_DISPATCH_CONTEXT_UNION;\r
-\r
-typedef struct {\r
- EFI_QNC_S3_DISPATCH_ITEM_TYPE Type;\r
- VOID *Parameter;\r
-} EFI_QNC_S3_DISPATCH_ITEM;\r
-\r
-//\r
-// Member functions\r
-//\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_QNC_S3_SUPPORT_SET_S3_DISPATCH_ITEM) (\r
- IN EFI_QNC_S3_SUPPORT_PROTOCOL * This,\r
- IN EFI_QNC_S3_DISPATCH_ITEM * DispatchItem,\r
- OUT VOID **S3DispatchEntryPoint,\r
- OUT VOID **Context\r
- );\r
-\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Set an item to be dispatched at S3 resume time. At the same time, the entry point\r
- of the QNC S3 support image is returned to be used in subsequent boot script save\r
- call\r
-\r
-Arguments:\r
-\r
- This - Pointer to the protocol instance.\r
- DispatchItem - The item to be dispatched.\r
- S3DispatchEntryPoint - The entry point of the QNC S3 support image.\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-\r
-//\r
-// Protocol definition\r
-//\r
-struct _EFI_QNC_S3_SUPPORT_PROTOCOL {\r
- EFI_QNC_S3_SUPPORT_SET_S3_DISPATCH_ITEM SetDispatchItem;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Intel-only SMM Child Dispatcher Protocol.\r
-\r
-This protocol provides a parent dispatch service for a collection of\r
-chipset-specific SMI source.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#ifndef __SMM_ICHN_DISPATCH2_H__\r
-#define __SMM_ICHN_DISPATCH2_H__\r
-\r
-//\r
-// Share some common definitions with Framework SMM\r
-//\r
-#include <Protocol/SmmIchnDispatch.h>\r
-\r
-#include <PiSmm.h>\r
-\r
-//\r
-// Global ID for the ICH SMI Protocol\r
-//\r
-#define EFI_SMM_ICHN_DISPATCH2_PROTOCOL_GUID \\r
- { \\r
- 0xadf3a128, 0x416d, 0x4060, {0x8d, 0xdf, 0x30, 0xa1, 0xd7, 0xaa, 0xb6, 0x99 } \\r
- }\r
-\r
-typedef struct _EFI_SMM_ICHN_DISPATCH2_PROTOCOL EFI_SMM_ICHN_DISPATCH2_PROTOCOL;\r
-\r
-typedef struct {\r
- EFI_SMM_ICHN_SMI_TYPE Type;\r
-} EFI_SMM_ICHN_REGISTER_CONTEXT;\r
-\r
-//\r
-// Member functions\r
-//\r
-/**\r
- Register a child SMI source dispatch function with a parent SMM driver\r
-\r
- @param This Protocol instance pointer.\r
- @param DispatchFunction Pointer to dispatch function to be invoked for\r
- this SMI source\r
- @param RegisterContext Pointer to the dispatch function's context.\r
- The caller fills this context in before calling\r
- the register function to indicate to the register\r
- function the ICHN SMI source for which the dispatch\r
- function should be invoked.\r
- @param DispatchHandle Handle generated by the dispatcher to track the\r
- function instance.\r
-\r
- @retval EFI_SUCCESS The dispatch function has been successfully\r
- registered and the SMI source has been enabled.\r
- @retval EFI_DEVICE_ERROR The driver was unable to enable the SMI source.\r
- @retval EFI_OUT_OF_RESOURCES Not enough memory (system or SMM) to manage this\r
- child.\r
- @retval EFI_INVALID_PARAMETER RegisterContext is invalid. The ICHN input value\r
- is not within valid range.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SMM_ICHN_DISPATCH2_REGISTER) (\r
- IN CONST EFI_SMM_ICHN_DISPATCH2_PROTOCOL *This,\r
- IN EFI_SMM_HANDLER_ENTRY_POINT2 DispatchFunction,\r
- IN OUT EFI_SMM_ICHN_REGISTER_CONTEXT *RegisterContext,\r
- OUT EFI_HANDLE *DispatchHandle\r
- );\r
-\r
-/**\r
- Unregister a child SMI source dispatch function with a parent SMM driver\r
-\r
- @param This Protocol instance pointer.\r
- @param DispatchHandle Handle of dispatch function to deregister.\r
-\r
- @retval EFI_SUCCESS The dispatch function has been successfully\r
- unregistered and the SMI source has been disabled\r
- if there are no other registered child dispatch\r
- functions for this SMI source.\r
- @retval EFI_INVALID_PARAMETER Handle is invalid.\r
- @retval other\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SMM_ICHN_DISPATCH2_UNREGISTER) (\r
- IN EFI_SMM_ICHN_DISPATCH2_PROTOCOL *This,\r
- IN EFI_HANDLE DispatchHandle\r
- );\r
-\r
-//\r
-// Interface structure for the SMM Ich n specific SMI Dispatch Protocol\r
-//\r
-/**\r
- @par Protocol Description:\r
- Provides a parent dispatch service for ICH SMI sources.\r
-\r
- @param Register\r
- Installs a child service to be dispatched by this protocol.\r
-\r
- @param UnRegister\r
- Removes a child service dispatched by this protocol.\r
-\r
-**/\r
-struct _EFI_SMM_ICHN_DISPATCH2_PROTOCOL {\r
- EFI_SMM_ICHN_DISPATCH2_REGISTER Register;\r
- EFI_SMM_ICHN_DISPATCH2_UNREGISTER UnRegister;\r
-};\r
-\r
-extern EFI_GUID gEfiSmmIchnDispatch2ProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file defines the EFI SPI Protocol which implements the\r
-Intel(R) ICH SPI Host Controller Compatibility Interface.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#ifndef _SPI_H_\r
-#define _SPI_H_\r
-\r
-//\r
-// Define the SPI protocol GUID\r
-//\r
-// EDK and EDKII have different GUID formats\r
-//\r
-#if !defined(EDK_RELEASE_VERSION) || (EDK_RELEASE_VERSION < 0x00020000)\r
-#define EFI_SPI_PROTOCOL_GUID \\r
- { \\r
- 0x1156efc6, 0xea32, 0x4396, 0xb5, 0xd5, 0x26, 0x93, 0x2e, 0x83, 0xc3, 0x13 \\r
- }\r
-#define EFI_SMM_SPI_PROTOCOL_GUID \\r
- { \\r
- 0xD9072C35, 0xEB8F, 0x43ad, 0xA2, 0x20, 0x34, 0xD4, 0x0E, 0x2A, 0x82, 0x85 \\r
- }\r
-#else\r
-#define EFI_SPI_PROTOCOL_GUID \\r
- { \\r
- 0x1156efc6, 0xea32, 0x4396, \\r
- { \\r
- 0xb5, 0xd5, 0x26, 0x93, 0x2e, 0x83, 0xc3, 0x13 \\r
- } \\r
- }\r
-#define EFI_SMM_SPI_PROTOCOL_GUID \\r
- { \\r
- 0xD9072C35, 0xEB8F, 0x43ad, \\r
- { \\r
- 0xA2, 0x20, 0x34, 0xD4, 0x0E, 0x2A, 0x82, 0x85 \\r
- } \\r
- }\r
-#endif\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gEfiSpiProtocolGuid;\r
-extern EFI_GUID gEfiSmmSpiProtocolGuid;\r
-\r
-//\r
-// Forward reference for ANSI C compatibility\r
-//\r
-typedef struct _EFI_SPI_PROTOCOL EFI_SPI_PROTOCOL;\r
-\r
-//\r
-// SPI protocol data structures and definitions\r
-//\r
-//\r
-// Number of Prefix Opcodes allowed on the SPI interface\r
-//\r
-#define SPI_NUM_PREFIX_OPCODE 2\r
-\r
-//\r
-// Number of Opcodes in the Opcode Menu\r
-//\r
-#define SPI_NUM_OPCODE 8\r
-\r
-#ifdef SERVER_BIOS_FLAG\r
-//\r
-// SPI default opcode slots\r
-//\r
-#define SPI_OPCODE_JEDEC_ID_INDEX 0\r
-#endif // SERVER_BIOS_FLAG\r
-\r
-//\r
-// Opcode Type\r
-// EnumSpiOpcodeCommand: Command without address\r
-// EnumSpiOpcodeRead: Read with address\r
-// EnumSpiOpcodeWrite: Write with address\r
-//\r
-typedef enum {\r
- EnumSpiOpcodeReadNoAddr,\r
- EnumSpiOpcodeWriteNoAddr,\r
- EnumSpiOpcodeRead,\r
- EnumSpiOpcodeWrite,\r
- EnumSpiOpcodeMax\r
-} SPI_OPCODE_TYPE;\r
-\r
-typedef enum {\r
- EnumSpiCycle20MHz,\r
- EnumSpiCycle33MHz,\r
- EnumSpiCycle66MHz, // not supported by PCH\r
- EnumSpiCycle50MHz,\r
- EnumSpiCycleMax\r
-} SPI_CYCLE_FREQUENCY;\r
-\r
-typedef enum {\r
- EnumSpiRegionAll,\r
- EnumSpiRegionBios,\r
- EnumSpiRegionMe,\r
- EnumSpiRegionGbE,\r
- EnumSpiRegionDescriptor,\r
- EnumSpiRegionPlatformData,\r
- EnumSpiRegionMax\r
-} SPI_REGION_TYPE;\r
-\r
-//\r
-// Hardware Sequencing required operations (as listed in CougarPoint EDS Table 5-55: "Hardware\r
-// Sequencing Commands and Opcode Requirements"\r
-//\r
-typedef enum {\r
- EnumSpiOperationWriteStatus,\r
- EnumSpiOperationProgramData_1_Byte,\r
- EnumSpiOperationProgramData_64_Byte,\r
- EnumSpiOperationReadData,\r
- EnumSpiOperationWriteDisable,\r
- EnumSpiOperationReadStatus,\r
- EnumSpiOperationWriteEnable,\r
- EnumSpiOperationFastRead,\r
- EnumSpiOperationEnableWriteStatus,\r
- EnumSpiOperationErase_256_Byte,\r
- EnumSpiOperationErase_4K_Byte,\r
- EnumSpiOperationErase_8K_Byte,\r
- EnumSpiOperationErase_64K_Byte,\r
- EnumSpiOperationFullChipErase,\r
- EnumSpiOperationJedecId,\r
- EnumSpiOperationDualOutputFastRead,\r
- EnumSpiOperationDiscoveryParameters,\r
- EnumSpiOperationOther,\r
- EnumSpiOperationMax\r
-} SPI_OPERATION;\r
-\r
-//\r
-// Opcode menu entries\r
-// Type Operation Type (value to be programmed to the OPTYPE register)\r
-// Code The opcode (value to be programmed to the OPMENU register)\r
-// Frequency The expected frequency to be used (value to be programmed to the SSFC\r
-// Register)\r
-// Operation Which Hardware Sequencing required operation this opcode respoinds to.\r
-// The required operations are listed in EDS Table 5-55: "Hardware\r
-// Sequencing Commands and Opcode Requirements"\r
-// If the opcode does not corresponds to any operation listed, use\r
-// EnumSpiOperationOther\r
-//\r
-typedef struct _SPI_OPCODE_MENU_ENTRY {\r
- SPI_OPCODE_TYPE Type;\r
- UINT8 Code;\r
- SPI_CYCLE_FREQUENCY Frequency;\r
- SPI_OPERATION Operation;\r
-} SPI_OPCODE_MENU_ENTRY;\r
-\r
-//\r
-// Initialization data table loaded to the SPI host controller\r
-// VendorId Vendor ID of the SPI device\r
-// DeviceId0 Device ID0 of the SPI device\r
-// DeviceId1 Device ID1 of the SPI device\r
-// PrefixOpcode Prefix opcodes which are loaded into the SPI host controller\r
-// OpcodeMenu Opcodes which are loaded into the SPI host controller Opcode Menu\r
-// BiosStartOffset The offset of the start of the BIOS image relative to the flash device.\r
-// Please note this is a Flash Linear Address, NOT a memory space address.\r
-// This value is platform specific and depends on the system flash map.\r
-// This value is only used on non Descriptor mode.\r
-// BiosSize The the BIOS Image size in flash. This value is platform specific\r
-// and depends on the system flash map. Please note BIOS Image size may\r
-// be smaller than BIOS Region size (in Descriptor Mode) or the flash size\r
-// (in Non Descriptor Mode), and in this case, BIOS Image is supposed to be\r
-// placed at the top end of the BIOS Region (in Descriptor Mode) or the flash\r
-// (in Non Descriptor Mode)\r
-//\r
-typedef struct _SPI_INIT_TABLE {\r
- UINT8 VendorId;\r
- UINT8 DeviceId0;\r
- UINT8 DeviceId1;\r
- UINT8 PrefixOpcode[SPI_NUM_PREFIX_OPCODE];\r
- SPI_OPCODE_MENU_ENTRY OpcodeMenu[SPI_NUM_OPCODE];\r
- UINTN BiosStartOffset;\r
- UINTN BiosSize;\r
-} SPI_INIT_TABLE;\r
-\r
-//\r
-// Public Info struct to show current initialized state of the spi interface.\r
-// OpcodeIndex must be less then SPI_NUM_OPCODE for operation to be supported.\r
-//\r
-typedef struct _SPI_INIT_INFO {\r
- SPI_INIT_TABLE *InitTable;\r
- UINT8 JedecIdOpcodeIndex;\r
- UINT8 OtherOpcodeIndex;\r
- UINT8 WriteStatusOpcodeIndex;\r
- UINT8 ProgramOpcodeIndex;\r
- UINT8 ReadOpcodeIndex;\r
- UINT8 EraseOpcodeIndex;\r
- UINT8 ReadStatusOpcodeIndex;\r
- UINT8 FullChipEraseOpcodeIndex;\r
-} SPI_INIT_INFO;\r
-\r
-//\r
-// Protocol member functions\r
-//\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPI_INIT) (\r
- IN EFI_SPI_PROTOCOL * This,\r
- IN SPI_INIT_TABLE * InitTable\r
- );\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initializes the host controller to execute SPI commands.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- InitTable Pointer to caller-allocated buffer containing the SPI\r
- interface initialization table.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Opcode initialization on the SPI host controller completed.\r
- EFI_ACCESS_DENIED The SPI configuration interface is locked.\r
- EFI_OUT_OF_RESOURCES Not enough resource available to initialize the device.\r
- EFI_DEVICE_ERROR Device error, operation failed.\r
-\r
---*/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPI_LOCK) (\r
- IN EFI_SPI_PROTOCOL * This\r
- );\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Lock the SPI Static Configuration Interface.\r
- Once locked, the interface is no longer open for configuration changes.\r
- The lock state automatically clears on next system reset.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Lock operation succeed.\r
- EFI_DEVICE_ERROR Device error, operation failed.\r
- EFI_ACCESS_DENIED The interface has already been locked.\r
-\r
---*/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPI_EXECUTE) (\r
- IN EFI_SPI_PROTOCOL * This,\r
- IN UINT8 OpcodeIndex,\r
- IN UINT8 PrefixOpcodeIndex,\r
- IN BOOLEAN DataCycle,\r
- IN BOOLEAN Atomic,\r
- IN BOOLEAN ShiftOut,\r
- IN UINTN Address,\r
- IN UINT32 DataByteCount,\r
- IN OUT UINT8 *Buffer,\r
- IN SPI_REGION_TYPE SpiRegionType\r
- );\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Execute SPI commands from the host controller.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- OpcodeIndex Index of the command in the OpCode Menu.\r
- PrefixOpcodeIndex Index of the first command to run when in an atomic cycle sequence.\r
- DataCycle TRUE if the SPI cycle contains data\r
- Atomic TRUE if the SPI cycle is atomic and interleave cycles are not allowed.\r
- ShiftOut If DataByteCount is not zero, TRUE to shift data out and FALSE to shift data in.\r
- Address In Descriptor Mode, for Descriptor Region, GbE Region, ME Region and Platform\r
- Region, this value specifies the offset from the Region Base; for BIOS Region,\r
- this value specifies the offset from the start of the BIOS Image. In Non\r
- Descriptor Mode, this value specifies the offset from the start of the BIOS Image.\r
- Please note BIOS Image size may be smaller than BIOS Region size (in Descriptor\r
- Mode) or the flash size (in Non Descriptor Mode), and in this case, BIOS Image is\r
- supposed to be placed at the top end of the BIOS Region (in Descriptor Mode) or\r
- the flash (in Non Descriptor Mode)\r
- DataByteCount Number of bytes in the data portion of the SPI cycle.\r
- Buffer Pointer to caller-allocated buffer containing the dada received or sent during the SPI cycle.\r
- SpiRegionType SPI Region type. Values EnumSpiRegionBios, EnumSpiRegionGbE, EnumSpiRegionMe,\r
- EnumSpiRegionDescriptor, and EnumSpiRegionPlatformData are only applicable in\r
- Descriptor mode. Value EnumSpiRegionAll is applicable to both Descriptor Mode\r
- and Non Descriptor Mode, which indicates "SpiRegionOffset" is actually relative\r
- to base of the 1st flash device (i.e., it is a Flash Linear Address).\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Command succeed.\r
- EFI_INVALID_PARAMETER The parameters specified are not valid.\r
- EFI_UNSUPPORTED Command not supported.\r
- EFI_DEVICE_ERROR Device error, command aborts abnormally.\r
-\r
---*/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPI_INFO) (\r
- IN EFI_SPI_PROTOCOL *This,\r
- OUT SPI_INIT_INFO **InitInfoPtr\r
- );\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Return info about SPI host controller, to help callers usage of Execute\r
- service.\r
-\r
- If 0xff is returned as an opcode index in init info struct\r
- then device does not support the operation.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- InitInfoPtr Pointer to init info written to this memory location.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Information returned.\r
- EFI_INVALID_PARAMETER Invalid parameter.\r
- EFI_NOT_READY Required resources not setup.\r
- Others Unexpected error happened.\r
-\r
---*/\r
-\r
-//\r
-// Protocol definition\r
-//\r
-struct _EFI_SPI_PROTOCOL {\r
- EFI_SPI_INIT Init;\r
- EFI_SPI_LOCK Lock;\r
- EFI_SPI_EXECUTE Execute;\r
- EFI_SPI_INFO Info;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Macros to simplify and abstract the interface to PCI configuration.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _QNC_ACCESS_H_\r
-#define _QNC_ACCESS_H_\r
-\r
-#include "QuarkNcSocId.h"\r
-#include "QNCCommonDefinitions.h"\r
-\r
-#define EFI_LPC_PCI_ADDRESS( Register ) \\r
- EFI_PCI_ADDRESS(PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, PCI_FUNCTION_NUMBER_QNC_LPC, Register)\r
-\r
-//\r
-// QNC Controller PCI access macros\r
-//\r
-#define QNC_RCRB_BASE (QNCMmio32 (PciDeviceMmBase (0, PCI_DEVICE_NUMBER_QNC_LPC, 0), R_QNC_LPC_RCBA) & B_QNC_LPC_RCBA_MASK)\r
-\r
-//\r
-// Device 0x1f, Function 0\r
-//\r
-\r
-#define LpcPciCfg32( Register ) \\r
- QNCMmPci32(0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register )\r
-\r
-#define LpcPciCfg32Or( Register, OrData ) \\r
- QNCMmPci32Or( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register, OrData )\r
-\r
-#define LpcPciCfg32And( Register, AndData ) \\r
- QNCMmPci32And( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register, AndData )\r
-\r
-#define LpcPciCfg32AndThenOr( Register, AndData, OrData ) \\r
- QNCMmPci32AndThenOr( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register, AndData, OrData )\r
-\r
-#define LpcPciCfg16( Register ) \\r
- QNCMmPci16( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register )\r
-\r
-#define LpcPciCfg16Or( Register, OrData ) \\r
- QNCMmPci16Or( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register, OrData )\r
-\r
-#define LpcPciCfg16And( Register, AndData ) \\r
- QNCMmPci16And( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register, AndData )\r
-\r
-#define LpcPciCfg16AndThenOr( Register, AndData, OrData ) \\r
- QNCMmPci16AndThenOr( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register, AndData, OrData )\r
-\r
-#define LpcPciCfg8( Register ) \\r
- QNCMmPci8( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register )\r
-\r
-#define LpcPciCfg8Or( Register, OrData ) \\r
- QNCMmPci8Or( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register, OrData )\r
-\r
-#define LpcPciCfg8And( Register, AndData ) \\r
- QNCMmPci8And( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register, AndData )\r
-\r
-#define LpcPciCfg8AndThenOr( Register, AndData, OrData ) \\r
- QNCMmPci8AndThenOr( 0,PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, 0, Register, AndData, OrData )\r
-\r
-//\r
-// Root Complex Register Block\r
-//\r
-\r
-#define MmRcrb32( Register ) \\r
- QNCMmio32( QNC_RCRB_BASE, Register )\r
-\r
-#define MmRcrb32Or( Register, OrData ) \\r
- QNCMmio32Or( QNC_RCRB_BASE, Register, OrData )\r
-\r
-#define MmRcrb32And( Register, AndData ) \\r
- QNCMmio32And( QNC_RCRB_BASE, Register, AndData )\r
-\r
-#define MmRcrb32AndThenOr( Register, AndData, OrData ) \\r
- QNCMmio32AndThenOr( QNC_RCRB_BASE, Register, AndData, OrData )\r
-\r
-#define MmRcrb16( Register ) \\r
- QNCMmio16( QNC_RCRB_BASE, Register )\r
-\r
-#define MmRcrb16Or( Register, OrData ) \\r
- QNCMmio16Or( QNC_RCRB_BASE, Register, OrData )\r
-\r
-#define MmRcrb16And( Register, AndData ) \\r
- QNCMmio16And( QNC_RCRB_BASE, Register, AndData )\r
-\r
-#define MmRcrb16AndThenOr( Register, AndData, OrData ) \\r
- QNCMmio16AndThenOr( QNC_RCRB_BASE, Register, AndData, OrData )\r
-\r
-#define MmRcrb8( Register ) \\r
- QNCMmio8( QNC_RCRB_BASE, Register )\r
-\r
-#define MmRcrb8Or( Register, OrData ) \\r
- QNCMmio8Or( QNC_RCRB_BASE, Register, OrData )\r
-\r
-#define MmRcrb8And( Register, AndData ) \\r
- QNCMmio8And( QNC_RCRB_BASE, Register, AndData )\r
-\r
-#define MmRcrb8AndThenOr( Register, AndData, OrData ) \\r
- QNCMmio8AndThenOr( QNC_RCRB_BASE, Register, AndData, OrData )\r
-\r
-//\r
-// Memory Controller PCI access macros\r
-//\r
-\r
-//\r
-// Device 0, Function 0\r
-//\r
-\r
-#define McD0PciCfg64(Register) QNCMmPci32 (0, MC_BUS, 0, 0, Register)\r
-#define McD0PciCfg64Or(Register, OrData) QNCMmPci32Or (0, MC_BUS, 0, 0, Register, OrData)\r
-#define McD0PciCfg64And(Register, AndData) QNCMmPci32And (0, MC_BUS, 0, 0, Register, AndData)\r
-#define McD0PciCfg64AndThenOr(Register, AndData, OrData) QNCMmPci32AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)\r
-\r
-#define McD0PciCfg32(Register) QNCMmPci32 (0, MC_BUS, 0, 0, Register)\r
-#define McD0PciCfg32Or(Register, OrData) QNCMmPci32Or (0, MC_BUS, 0, 0, Register, OrData)\r
-#define McD0PciCfg32And(Register, AndData) QNCMmPci32And (0, MC_BUS, 0, 0, Register, AndData)\r
-#define McD0PciCfg32AndThenOr(Register, AndData, OrData) QNCMmPci32AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)\r
-\r
-#define McD0PciCfg16(Register) QNCMmPci16 (0, MC_BUS, 0, 0, Register)\r
-#define McD0PciCfg16Or(Register, OrData) QNCMmPci16Or (0, MC_BUS, 0, 0, Register, OrData)\r
-#define McD0PciCfg16And(Register, AndData) QNCMmPci16And (0, MC_BUS, 0, 0, Register, AndData)\r
-#define McD0PciCfg16AndThenOr(Register, AndData, OrData) QNCMmPci16AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)\r
-\r
-#define McD0PciCfg8(Register) QNCMmPci8 (0, MC_BUS, 0, 0, Register)\r
-#define McD0PciCfg8Or(Register, OrData) QNCMmPci8Or (0, MC_BUS, 0, 0, Register, OrData)\r
-#define McD0PciCfg8And(Register, AndData) QNCMmPci8And (0, MC_BUS, 0, 0, Register, AndData)\r
-#define McD0PciCfg8AndThenOr( Register, AndData, OrData ) QNCMmPci8AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)\r
-\r
-\r
-//\r
-// Memory Controller Hub Memory Mapped IO register access ???\r
-//\r
-#define MCH_REGION_BASE (McD0PciCfg64 (MC_MCHBAR_OFFSET) & ~BIT0)\r
-#define McMmioAddress(Register) ((UINTN) MCH_REGION_BASE + (UINTN) (Register))\r
-\r
-#define McMmio32Ptr(Register) ((volatile UINT32*) McMmioAddress (Register))\r
-#define McMmio64Ptr(Register) ((volatile UINT64*) McMmioAddress (Register))\r
-\r
-#define McMmio64(Register) *McMmio64Ptr( Register )\r
-#define McMmio64Or(Register, OrData) (McMmio64 (Register) |= (UINT64)(OrData))\r
-#define McMmio64And(Register, AndData) (McMmio64 (Register) &= (UINT64)(AndData))\r
-#define McMmio64AndThenOr(Register, AndData, OrData) (McMmio64 ( Register ) = (McMmio64( Register ) & (UINT64)(AndData)) | (UINT64)(OrData))\r
-\r
-#define McMmio32(Register) *McMmio32Ptr (Register)\r
-#define McMmio32Or(Register, OrData) (McMmio32 (Register) |= (UINT32)(OrData))\r
-#define McMmio32And(Register, AndData) (McMmio32 (Register) &= (UINT32)(AndData))\r
-#define McMmio32AndThenOr(Register, AndData, OrData) (McMmio32 (Register) = (McMmio32 (Register) & (UINT32) (AndData)) | (UINT32) (OrData))\r
-\r
-#define McMmio16Ptr(Register) ((volatile UINT16*) McMmioAddress (Register))\r
-#define McMmio16(Register) *McMmio16Ptr (Register)\r
-#define McMmio16Or(Register, OrData) (McMmio16 (Register) |= (UINT16) (OrData))\r
-#define McMmio16And(Register, AndData) (McMmio16 (Register) &= (UINT16) (AndData))\r
-#define McMmio16AndThenOr(Register, AndData, OrData) (McMmio16 (Register) = (McMmio16 (Register) & (UINT16) (AndData)) | (UINT16) (OrData))\r
-\r
-#define McMmio8Ptr(Register) ((volatile UINT8 *)McMmioAddress (Register))\r
-#define McMmio8(Register) *McMmio8Ptr (Register)\r
-#define McMmio8Or(Register, OrData) (McMmio8 (Register) |= (UINT8) (OrData))\r
-#define McMmio8And(Register, AndData) (McMmio8 (Register) &= (UINT8) (AndData))\r
-#define McMmio8AndThenOr(Register, AndData, OrData) (McMmio8 (Register) = (McMmio8 (Register) & (UINT8) (AndData)) | (UINT8) (OrData))\r
-\r
-//\r
-// QNC memory mapped related data structure deifinition\r
-//\r
-typedef enum {\r
- QNCMmioWidthUint8 = 0,\r
- QNCMmioWidthUint16 = 1,\r
- QNCMmioWidthUint32 = 2,\r
- QNCMmioWidthUint64 = 3,\r
- QNCMmioWidthMaximum\r
-} QNC_MEM_IO_WIDTH;\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-This header file provides common definitions just for MCH using to avoid including extra module's file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _QNC_COMMON_DEFINITIONS_H_\r
-#define _QNC_COMMON_DEFINITIONS_H_\r
-\r
-//\r
-// PCI CONFIGURATION MAP REGISTER OFFSETS\r
-//\r
-#ifndef PCI_VID\r
-#define PCI_VID 0x0000 // Vendor ID Register\r
-#define PCI_DID 0x0002 // Device ID Register\r
-#define PCI_CMD 0x0004 // PCI Command Register\r
-#define PCI_STS 0x0006 // PCI Status Register\r
-#define PCI_RID 0x0008 // Revision ID Register\r
-#define PCI_IFT 0x0009 // Interface Type\r
-#define PCI_SCC 0x000A // Sub Class Code Register\r
-#define PCI_BCC 0x000B // Base Class Code Register\r
-#define PCI_CLS 0x000C // Cache Line Size\r
-#define PCI_PMLT 0x000D // Primary Master Latency Timer\r
-#define PCI_HDR 0x000E // Header Type Register\r
-#define PCI_BIST 0x000F // Built in Self Test Register\r
-#define PCI_BAR0 0x0010 // Base Address Register 0\r
-#define PCI_BAR1 0x0014 // Base Address Register 1\r
-#define PCI_BAR2 0x0018 // Base Address Register 2\r
-#define PCI_PBUS 0x0018 // Primary Bus Number Register\r
-#define PCI_SBUS 0x0019 // Secondary Bus Number Register\r
-#define PCI_SUBUS 0x001A // Subordinate Bus Number Register\r
-#define PCI_SMLT 0x001B // Secondary Master Latency Timer\r
-#define PCI_BAR3 0x001C // Base Address Register 3\r
-#define PCI_IOBASE 0x001C // I/O base Register\r
-#define PCI_IOLIMIT 0x001D // I/O Limit Register\r
-#define PCI_SECSTATUS 0x001E // Secondary Status Register\r
-#define PCI_BAR4 0x0020 // Base Address Register 4\r
-#define PCI_MEMBASE 0x0020 // Memory Base Register\r
-#define PCI_MEMLIMIT 0x0022 // Memory Limit Register\r
-#define PCI_BAR5 0x0024 // Base Address Register 5\r
-#define PCI_PRE_MEMBASE 0x0024 // Prefetchable memory Base register\r
-#define PCI_PRE_MEMLIMIT 0x0026 // Prefetchable memory Limit register\r
-#define PCI_PRE_MEMBASE_U 0x0028 // Prefetchable memory base upper 32 bits\r
-#define PCI_PRE_MEMLIMIT_U 0x002C // Prefetchable memory limit upper 32 bits\r
-#define PCI_SVID 0x002C // Subsystem Vendor ID\r
-#define PCI_SID 0x002E // Subsystem ID\r
-#define PCI_IOBASE_U 0x0030 // I/O base Upper Register\r
-#define PCI_IOLIMIT_U 0x0032 // I/O Limit Upper Register\r
-#define PCI_CAPP 0x0034 // Capabilities Pointer\r
-#define PCI_EROM 0x0038 // Expansion ROM Base Address\r
-#define PCI_INTLINE 0x003C // Interrupt Line Register\r
-#define PCI_INTPIN 0x003D // Interrupt Pin Register\r
-#define PCI_MAXGNT 0x003E // Max Grant Register\r
-#define PCI_BRIDGE_CNTL 0x003E // Bridge Control Register\r
-#define PCI_MAXLAT 0x003F // Max Latency Register\r
-#endif\r
-//\r
-// Bit Difinitions\r
-//\r
-#ifndef BIT0\r
-#define BIT0 0x0001\r
-#define BIT1 0x0002\r
-#define BIT2 0x0004\r
-#define BIT3 0x0008\r
-#define BIT4 0x0010\r
-#define BIT5 0x0020\r
-#define BIT6 0x0040\r
-#define BIT7 0x0080\r
-#define BIT8 0x0100\r
-#define BIT9 0x0200\r
-#define BIT10 0x0400\r
-#define BIT11 0x0800\r
-#define BIT12 0x1000\r
-#define BIT13 0x2000\r
-#define BIT14 0x4000\r
-#define BIT15 0x8000\r
-#define BIT16 0x00010000\r
-#define BIT17 0x00020000\r
-#define BIT18 0x00040000\r
-#define BIT19 0x00080000\r
-#define BIT20 0x00100000\r
-#define BIT21 0x00200000\r
-#define BIT22 0x00400000\r
-#define BIT23 0x00800000\r
-#define BIT24 0x01000000\r
-#define BIT25 0x02000000\r
-#define BIT26 0x04000000\r
-#define BIT27 0x08000000\r
-#define BIT28 0x10000000\r
-#define BIT29 0x20000000\r
-#define BIT30 0x40000000\r
-#define BIT31 0x80000000\r
-#endif\r
-\r
-\r
-//\r
-// Common Memory mapped Io access macros ------------------------------------------\r
-//\r
-#define QNCMmioAddress( BaseAddr, Register ) \\r
- ( (UINTN)BaseAddr + \\r
- (UINTN)(Register) \\r
- )\r
-\r
-//\r
-// UINT64\r
-//\r
-#define QNCMmio64Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT64 *)QNCMmioAddress( BaseAddr, Register ) )\r
-\r
-#define QNCMmio64( BaseAddr, Register ) \\r
- *QNCMmio64Ptr( BaseAddr, Register )\r
-\r
-#define QNCMmio64Or( BaseAddr, Register, OrData ) \\r
- QNCMmio64( BaseAddr, Register ) = \\r
- (UINT64) ( \\r
- QNCMmio64( BaseAddr, Register ) | \\r
- (UINT64)(OrData) \\r
- )\r
-\r
-#define QNCMmio64And( BaseAddr, Register, AndData ) \\r
- QNCMmio64( BaseAddr, Register ) = \\r
- (UINT64) ( \\r
- QNCMmio64( BaseAddr, Register ) & \\r
- (UINT64)(AndData) \\r
- )\r
-\r
-#define QNCMmio64AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- QNCMmio64( BaseAddr, Register ) = \\r
- (UINT64) ( \\r
- ( QNCMmio64( BaseAddr, Register ) & \\r
- (UINT64)(AndData) \\r
- ) | \\r
- (UINT64)(OrData) \\r
- )\r
-\r
-//\r
-// UINT32\r
-//\r
-#define QNCMmio32Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT32 *)QNCMmioAddress( BaseAddr, Register ) )\r
-\r
-#define QNCMmio32( BaseAddr, Register ) \\r
- *QNCMmio32Ptr( BaseAddr, Register )\r
-\r
-#define QNCMmio32Or( BaseAddr, Register, OrData ) \\r
- QNCMmio32( BaseAddr, Register ) = \\r
- (UINT32) ( \\r
- QNCMmio32( BaseAddr, Register ) | \\r
- (UINT32)(OrData) \\r
- )\r
-\r
-#define QNCMmio32And( BaseAddr, Register, AndData ) \\r
- QNCMmio32( BaseAddr, Register ) = \\r
- (UINT32) ( \\r
- QNCMmio32( BaseAddr, Register ) & \\r
- (UINT32)(AndData) \\r
- )\r
-\r
-#define QNCMmio32AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- QNCMmio32( BaseAddr, Register ) = \\r
- (UINT32) ( \\r
- ( QNCMmio32( BaseAddr, Register ) & \\r
- (UINT32)(AndData) \\r
- ) | \\r
- (UINT32)(OrData) \\r
- )\r
-//\r
-// UINT16\r
-//\r
-\r
-#define QNCMmio16Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT16 *)QNCMmioAddress( BaseAddr, Register ) )\r
-\r
-#define QNCMmio16( BaseAddr, Register ) \\r
- *QNCMmio16Ptr( BaseAddr, Register )\r
-\r
-#define QNCMmio16Or( BaseAddr, Register, OrData ) \\r
- QNCMmio16( BaseAddr, Register ) = \\r
- (UINT16) ( \\r
- QNCMmio16( BaseAddr, Register ) | \\r
- (UINT16)(OrData) \\r
- )\r
-\r
-#define QNCMmio16And( BaseAddr, Register, AndData ) \\r
- QNCMmio16( BaseAddr, Register ) = \\r
- (UINT16) ( \\r
- QNCMmio16( BaseAddr, Register ) & \\r
- (UINT16)(AndData) \\r
- )\r
-\r
-#define QNCMmio16AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- QNCMmio16( BaseAddr, Register ) = \\r
- (UINT16) ( \\r
- ( QNCMmio16( BaseAddr, Register ) & \\r
- (UINT16)(AndData) \\r
- ) | \\r
- (UINT16)(OrData) \\r
- )\r
-//\r
-// UINT8\r
-//\r
-#define QNCMmio8Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT8 *)QNCMmioAddress( BaseAddr, Register ) )\r
-\r
-#define QNCMmio8( BaseAddr, Register ) \\r
- *QNCMmio8Ptr( BaseAddr, Register )\r
-\r
-#define QNCMmio8Or( BaseAddr, Register, OrData ) \\r
- QNCMmio8( BaseAddr, Register ) = \\r
- (UINT8) ( \\r
- QNCMmio8( BaseAddr, Register ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-#define QNCMmio8And( BaseAddr, Register, AndData ) \\r
- QNCMmio8( BaseAddr, Register ) = \\r
- (UINT8) ( \\r
- QNCMmio8( BaseAddr, Register ) & \\r
- (UINT8)(AndData) \\r
- )\r
-\r
-#define QNCMmio8AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- QNCMmio8( BaseAddr, Register ) = \\r
- (UINT8) ( \\r
- ( QNCMmio8( BaseAddr, Register ) & \\r
- (UINT8)(AndData) \\r
- ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-//\r
-// Common Memory mapped Pci access macros ------------------------------------------\r
-//\r
-\r
-#define QNCMmPciAddress( Segment, Bus, Device, Function, Register ) \\r
- ( (UINTN) QncGetPciExpressBaseAddress() + \\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) + \\r
- (UINTN)(Register) \\r
- )\r
-\r
-//\r
-// Macro to calculate the Pci device's base memory mapped address\r
-//\r
-#define PciDeviceMmBase( Bus, Device, Function) \\r
- ( (UINTN) QncGetPciExpressBaseAddress () + \\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) \\r
- )\r
-\r
-//\r
-// UINT32\r
-//\r
-#define QNCMmPci32Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT32 *)QNCMmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define QNCMmPci32( Segment, Bus, Device, Function, Register ) \\r
- *QNCMmPci32Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define QNCMmPci32Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- QNCMmPci32( Segment, Bus, Device, Function, Register ) = \\r
- (UINT32) ( \\r
- QNCMmPci32( Segment, Bus, Device, Function, Register ) | \\r
- (UINT32)(OrData) \\r
- )\r
-\r
-#define QNCMmPci32And( Segment, Bus, Device, Function, Register, AndData ) \\r
- QNCMmPci32( Segment, Bus, Device, Function, Register ) = \\r
- (UINT32) ( \\r
- QNCMmPci32( Segment, Bus, Device, Function, Register ) & \\r
- (UINT32)(AndData) \\r
- )\r
-\r
-#define QNCMmPci32AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- QNCMmPci32( Segment, Bus, Device, Function, Register ) = \\r
- (UINT32) ( \\r
- ( QNCMmPci32( Segment, Bus, Device, Function, Register ) & \\r
- (UINT32)(AndData) \\r
- ) | \\r
- (UINT32)(OrData) \\r
- )\r
-//\r
-// UINT16\r
-//\r
-#define QNCMmPci16Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT16 *)QNCMmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define QNCMmPci16( Segment, Bus, Device, Function, Register ) \\r
- *QNCMmPci16Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define QNCMmPci16Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- QNCMmPci16( Segment, Bus, Device, Function, Register ) = \\r
- (UINT16) ( \\r
- QNCMmPci16( Segment, Bus, Device, Function, Register ) | \\r
- (UINT16)(OrData) \\r
- )\r
-\r
-#define QNCMmPci16And( Segment, Bus, Device, Function, Register, AndData ) \\r
- QNCMmPci16( Segment, Bus, Device, Function, Register ) = \\r
- (UINT16) ( \\r
- QNCMmPci16( Segment, Bus, Device, Function, Register ) & \\r
- (UINT16)(AndData) \\r
- )\r
-\r
-#define QNCMmPci16AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- QNCMmPci16( Segment, Bus, Device, Function, Register ) = \\r
- (UINT16) ( \\r
- ( QNCMmPci16( Segment, Bus, Device, Function, Register ) & \\r
- (UINT16)(AndData) \\r
- ) | \\r
- (UINT16)(OrData) \\r
- )\r
-//\r
-// UINT8\r
-//\r
-#define QNCMmPci8Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT8 *)QNCMmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define QNCMmPci8( Segment, Bus, Device, Function, Register ) \\r
- *QNCMmPci8Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define QNCMmPci8Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- QNCMmPci8( Segment, Bus, Device, Function, Register ) = \\r
- (UINT8) ( \\r
- QNCMmPci8( Segment, Bus, Device, Function, Register ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-#define QNCMmPci8And( Segment, Bus, Device, Function, Register, AndData ) \\r
- QNCMmPci8( Segment, Bus, Device, Function, Register ) = \\r
- (UINT8) ( \\r
- QNCMmPci8( Segment, Bus, Device, Function, Register ) & \\r
- (UINT8)(AndData) \\r
- )\r
-\r
-#define QNCMmPci8AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- QNCMmPci8( Segment, Bus, Device, Function, Register ) = \\r
- (UINT8) ( \\r
- ( QNCMmPci8( Segment, Bus, Device, Function, Register ) & \\r
- (UINT8)(AndData) \\r
- ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-QuarkNcSocId Register Definitions\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-Definitions beginning with "R_" are registers\r
-Definitions beginning with "B_" are bits within registers\r
-Definitions beginning with "V_" are meaningful values of bits within the registers\r
-Definitions beginning with "S_" are register sizes\r
-Definitions beginning with "N_" are the bit position\r
-\r
-**/\r
-\r
-#ifndef _QUARK_NC_SOC_ID_H_\r
-#define _QUARK_NC_SOC_ID_H_\r
-\r
-//\r
-// QNC GMCH Equates\r
-//\r
-\r
-//\r
-// DEVICE 0 (Memroy Controller Hub)\r
-//\r
-#define MC_BUS PCI_BUS_NUMBER_QNC\r
-#define MC_DEV 0x00\r
-#define MC_FUN 0x00\r
-\r
-#define QUARK_MC_VENDOR_ID V_INTEL_VENDOR_ID\r
-#define QUARK_MC_DEVICE_ID 0x0958\r
-#define QUARK2_MC_DEVICE_ID 0x12C0\r
-#define QNC_MC_REV_ID_A0 0x00\r
-\r
-\r
-//\r
-// MCR - B0:D0:F0:RD0h (WO)- Message control register\r
-// [31:24] Message opcode - D0 read; E0 write;\r
-// [23:16] Message port\r
-// [15:8 ] Message target register address\r
-// [ 7:4 ] Message write byte enable : F is enable\r
-// [ 3:0 ] Reserved\r
-//\r
-#define QNC_ACCESS_PORT_MCR 0xD0 // Message Control Register\r
-// Always Set to 0xF0\r
-\r
-//\r
-//MDR - B0:D0:F0:RD4h (RW)- Message data register\r
-//\r
-#define QNC_ACCESS_PORT_MDR 0xD4 // Message Data Register\r
-\r
-//\r
-//MEA - B0:D0:F0:RD8h (RW)- Message extended address register\r
-//\r
-#define QNC_ACCESS_PORT_MEA 0xD8 // Message Extended Address Register\r
-\r
-#define QNC_MCR_OP_OFFSET 24 // Offset of the opcode field in MCR\r
-#define QNC_MCR_PORT_OFFSET 16 // Offset of the port field in MCR\r
-#define QNC_MCR_REG_OFFSET 8 // Offset of the register field in MCR\r
-\r
-//\r
-// Misc Useful Macros\r
-//\r
-\r
-#define LShift16(value) (value << 16)\r
-\r
-//\r
-// QNC Message OpCodes and Attributes\r
-//\r
-#define QUARK_OPCODE_READ 0x10 // Quark message bus "read" opcode\r
-#define QUARK_OPCODE_WRITE 0x11 // Quark message bus "write" opcode\r
-\r
-//\r
-// Alternative opcodes for the SCSS block\r
-//\r
-#define QUARK_ALT_OPCODE_READ 0x06 // Quark message bus "read" opcode\r
-#define QUARK_ALT_OPCODE_WRITE 0x07 // Quark message bus "write" opcode\r
-\r
-//\r
-// QNC Message OpCodes and Attributes for IO\r
-//\r
-#define QUARK_OPCODE_IO_READ 0x02 // Quark message bus "IO read" opcode\r
-#define QUARK_OPCODE_IO_WRITE 0x03 // Quark message bus "IO write" opcode\r
-\r
-\r
-#define QUARK_DRAM_BASE_ADDR_READY 0x78 // Quark message bus "RMU Main binary shadow" opcode\r
-\r
-#define QUARK_ECC_SCRUB_RESUME 0xC2 // Quark Remote Management Unit "scrub resume" opcode\r
-#define QUARK_ECC_SCRUB_PAUSE 0xC3 // Quark Remote Management Unit "scrub pause" opcode\r
-\r
-//\r
-// QNC Message Ports and Registers\r
-//\r
-// Start of SB Port IDs\r
-#define QUARK_NC_MEMORY_ARBITER_SB_PORT_ID 0x00\r
-#define QUARK_NC_MEMORY_CONTROLLER_SB_PORT_ID 0x01\r
-#define QUARK_NC_HOST_BRIDGE_SB_PORT_ID 0x03\r
-#define QUARK_NC_RMU_SB_PORT_ID 0x04\r
-#define QUARK_NC_MEMORY_MANAGER_SB_PORT_ID 0x05\r
-#define QUARK_SC_USB_AFE_SB_PORT_ID 0x14\r
-#define QUARK_SC_PCIE_AFE_SB_PORT_ID 0x16\r
-#define QUARK_SCSS_SOC_UNIT_SB_PORT_ID 0x31\r
-#define QUARK_SCSS_FUSE_SB_PORT_ID 0x33\r
-#define QUARK_ICLK_SB_PORT_ID 0x32\r
-#define QUARK_SCSS_CRU_SB_PORT_ID 0x34\r
-\r
-//\r
-// Quark Memory Arbiter Registers.\r
-//\r
-#define QUARK_NC_MEMORY_ARBITER_REG_ASTATUS 0x21 // Memory Arbiter PRI Status encodings register.\r
-#define ASTATUS_PRI_CASUAL 0x0 // Serviced only if convenient\r
-#define ASTATUS_PRI_IMPENDING 0x1 // Serviced if the DRAM is in Self-Refresh.\r
-#define ASTATUS_PRI_NORMAL 0x2 // Normal request servicing.\r
-#define ASTATUS_PRI_URGENT 0x3 // Urgent request servicing.\r
-#define ASTATUS1_RASISED_BP (10)\r
-#define ASTATUS1_RASISED_BP_MASK (0x03 << ASTATUS1_RASISED_BP)\r
-#define ASTATUS0_RASISED_BP (8)\r
-#define ASTATUS0_RASISED_BP_MASK (0x03 << ASTATUS1_RASISED_BP)\r
-#define ASTATUS1_DEFAULT_BP (2)\r
-#define ASTATUS1_DEFAULT_BP_MASK (0x03 << ASTATUS1_RASISED_BP)\r
-#define ASTATUS0_DEFAULT_BP (0)\r
-#define ASTATUS0_DEFAULT_BP_MASK (0x03 << ASTATUS1_RASISED_BP)\r
-\r
-//\r
-// Quark Memory Controller Registers.\r
-//\r
-#define QUARK_NC_MEMORY_CONTROLLER_REG_DFUSESTAT 0x70 // Fuse status register.\r
-#define B_DFUSESTAT_ECC_DIS (BIT0) // Disable ECC.\r
-\r
-//\r
-// Quark Remote Management Unit Registers.\r
-//\r
-#define QNC_MSG_TMPM_REG_PMBA 0x70 // Power Management I/O Base Address\r
-\r
-#define QUARK_NC_RMU_REG_CONFIG 0x71 // Remote Management Unit configuration register.\r
-#define TS_LOCK_AUX_TRIP_PT_REGS_ENABLE (BIT6)\r
-#define TS_LOCK_THRM_CTRL_REGS_ENABLE (BIT5)\r
-\r
-#define QUARK_NC_RMU_REG_OPTIONS_1 0x72 // Remote Management Unit Options register 1.\r
-#define OPTIONS_1_DMA_DISABLE (BIT0)\r
-\r
-#define QUARK_NC_RMU_REG_WDT_CONTROL 0x74 // Remote Management Unit Watchdog control register.\r
-#define B_WDT_CONTROL_DBL_ECC_BIT_ERR_MASK (BIT19 | BIT18)\r
-#define B_WDT_CONTROL_DBL_ECC_BIT_ERR_BP 18\r
-#define V_WDT_CONTROL_DBL_ECC_BIT_ERR_NONE (0x0 << B_WDT_CONTROL_DBL_ECC_BIT_ERR_BP)\r
-#define V_WDT_CONTROL_DBL_ECC_BIT_ERR_CAT (0x1 << B_WDT_CONTROL_DBL_ECC_BIT_ERR_BP)\r
-#define V_WDT_CONTROL_DBL_ECC_BIT_ERR_WARM (0x2 << B_WDT_CONTROL_DBL_ECC_BIT_ERR_BP)\r
-#define V_WDT_CONTROL_DBL_ECC_BIT_ERR_SERR (0x3 << B_WDT_CONTROL_DBL_ECC_BIT_ERR_BP)\r
-\r
-#define QUARK_NC_RMU_REG_TS_MODE 0xB0 // Remote Management Unit Thermal sensor mode register.\r
-#define TS_ENABLE (BIT15)\r
-#define QUARK_NC_RMU_REG_TS_TRIP 0xB2 // Remote Management Unit Thermal sensor programmable trip point register.\r
-#define TS_HOT_TRIP_CLEAR_THOLD_BP 24\r
-#define TS_HOT_TRIP_CLEAR_THOLD_MASK (0xFF << TS_HOT_TRIP_CLEAR_THOLD_BP)\r
-#define TS_CAT_TRIP_CLEAR_THOLD_BP 16\r
-#define TS_CAT_TRIP_CLEAR_THOLD_MASK (0xFF << TS_CAT_TRIP_CLEAR_THOLD_BP)\r
-#define TS_HOT_TRIP_SET_THOLD_BP 8\r
-#define TS_HOT_TRIP_SET_THOLD_MASK (0xFF << TS_HOT_TRIP_SET_THOLD_BP)\r
-#define TS_CAT_TRIP_SET_THOLD_BP 0\r
-#define TS_CAT_TRIP_SET_THOLD_MASK (0xFF << TS_CAT_TRIP_SET_THOLD_BP)\r
-\r
-#define QUARK_NC_ECC_SCRUB_CONFIG_REG 0x50\r
-#define SCRUB_CFG_INTERVAL_SHIFT 0x00\r
-#define SCRUB_CFG_INTERVAL_MASK 0xFF\r
-#define SCRUB_CFG_BLOCKSIZE_SHIFT 0x08\r
-#define SCRUB_CFG_BLOCKSIZE_MASK 0x1F\r
-#define SCRUB_CFG_ACTIVE (BIT13)\r
-#define SCRUB_CFG_INVALID 0x00000FFF\r
-\r
-#define QUARK_NC_ECC_SCRUB_START_MEM_REG 0x76\r
-#define QUARK_NC_ECC_SCRUB_END_MEM_REG 0x77\r
-#define QUARK_NC_ECC_SCRUB_NEXT_READ_REG 0x7C\r
-\r
-#define SCRUB_RESUME_MSG() ((UINT32)( \\r
- (QUARK_ECC_SCRUB_RESUME << QNC_MCR_OP_OFFSET) | \\r
- (QUARK_NC_RMU_SB_PORT_ID << QNC_MCR_PORT_OFFSET) | \\r
- 0xF0))\r
-\r
-#define SCRUB_PAUSE_MSG() ((UINT32)( \\r
- (QUARK_ECC_SCRUB_PAUSE << QNC_MCR_OP_OFFSET) | \\r
- (QUARK_NC_RMU_SB_PORT_ID << QNC_MCR_PORT_OFFSET) | \\r
- 0xF0))\r
-\r
-//\r
-// Quark Memory Manager Registers\r
-//\r
-#define QUARK_NC_MEMORY_MANAGER_ESRAMPGCTRL_BLOCK 0x82\r
-#define BLOCK_ENABLE_PG (1 << 28)\r
-#define BLOCK_DISABLE_PG (1 << 29)\r
-#define QUARK_NC_MEMORY_MANAGER_BIMRVCTL 0x19\r
-#define EnableIMRInt BIT31\r
-#define QUARK_NC_MEMORY_MANAGER_BSMMVCTL 0x1C\r
-#define EnableSMMInt BIT31\r
-#define QUARK_NC_MEMORY_MANAGER_BTHCTRL 0x20\r
-#define DRAM_NON_HOST_RQ_LIMIT_BP 0\r
-#define DRAM_NON_HOST_RQ_LIMIT_MASK (0x3f << DRAM_NON_HOST_RQ_LIMIT_BP)\r
-\r
-#define QUARK_NC_TOTAL_IMR_SET 0x8\r
-#define QUARK_NC_MEMORY_MANAGER_IMR0 0x40\r
-#define QUARK_NC_MEMORY_MANAGER_IMR1 0x44\r
-#define QUARK_NC_MEMORY_MANAGER_IMR2 0x48\r
-#define QUARK_NC_MEMORY_MANAGER_IMR3 0x4C\r
-#define QUARK_NC_MEMORY_MANAGER_IMR4 0x50\r
-#define QUARK_NC_MEMORY_MANAGER_IMR5 0x54\r
-#define QUARK_NC_MEMORY_MANAGER_IMR6 0x58\r
-#define QUARK_NC_MEMORY_MANAGER_IMR7 0x5C\r
- #define QUARK_NC_MEMORY_MANAGER_IMRXL 0x00\r
- #define IMR_LOCK BIT31\r
- #define IMR_EN BIT30\r
- #define IMRL_MASK 0x00FFFFFC\r
- #define IMRL_RESET 0x00000000\r
- #define QUARK_NC_MEMORY_MANAGER_IMRXH 0x01\r
- #define IMRH_MASK 0x00FFFFFC\r
- #define IMRH_RESET 0x00000000\r
- #define QUARK_NC_MEMORY_MANAGER_IMRXRM 0x02\r
- #define QUARK_NC_MEMORY_MANAGER_IMRXWM 0x03\r
- #define IMRX_ALL_ACCESS 0xFFFFFFFF\r
- #define CPU_SNOOP BIT30\r
- #define RMU BIT29\r
- #define CPU0_NON_SMM BIT0\r
-\r
-//\r
-// Quark Host Bridge Registers\r
-//\r
-#define QNC_MSG_FSBIC_REG_HMISC 0x03 // Host Misellaneous Controls\r
-#define SMI_EN (BIT19) // SMI Global Enable (from Legacy Bridge)\r
-#define QNC_MSG_FSBIC_REG_HSMMC 0x04 // Host SMM Control\r
-#define NON_HOST_SMM_WR_OPEN (BIT18) // SMM Writes OPEN\r
-#define NON_HOST_SMM_RD_OPEN (BIT17) // SMM Writes OPEN\r
-#define SMM_CODE_RD_OPEN (BIT16) // SMM Code read OPEN\r
-#define SMM_CTL_EN (BIT3) // SMM enable\r
-#define SMM_WRITE_OPEN (BIT2) // SMM Writes OPEN\r
-#define SMM_READ_OPEN (BIT1) // SMM Reads OPEN\r
-#define SMM_LOCKED (BIT0) // SMM Locked\r
-#define SMM_START_MASK 0x0000FFF0\r
-#define SMM_END_MASK 0xFFF00000\r
-#define QUARK_NC_HOST_BRIDGE_HMBOUND_REG 0x08\r
-#define HMBOUND_MASK 0x0FFFFF000\r
-#define HMBOUND_LOCK BIT0\r
-#define QUARK_NC_HOST_BRIDGE_HLEGACY_REG 0x0A\r
-#define HLEGACY_SMI_PIN_VALUE BIT12\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_CAP 0x40\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_DEF_TYPE 0x41\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX64K_00000 0x42\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX16K_80000 0x44\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX16K_A0000 0x46\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_C0000 0x48\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_C8000 0x4A\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_D0000 0x4C\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_D8000 0x4E\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_E0000 0x50\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_E8000 0x52\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_F0000 0x54\r
-#define QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_F8000 0x56\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_SMRR_PHYSBASE 0x58\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_SMRR_PHYSMASK 0x59\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE0 0x5A\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSMASK0 0x5B\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE1 0x5C\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSMASK1 0x5D\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE2 0x5E\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSMASK2 0x5F\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE3 0x60\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSMASK3 0x61\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE4 0x62\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSMASK4 0x63\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE5 0x64\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSMASK5 0x65\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE6 0x66\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSMASK6 0x67\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE7 0x68\r
-#define QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSMASK7 0x69\r
-\r
-//\r
-// System On Chip Unit (SOCUnit) Registers.\r
-//\r
-#define QUARK_SCSS_SOC_UNIT_STPDDRCFG 0x00\r
-#define B_STPDDRCFG_FORCE_RECOVERY BIT0\r
-#define QUARK_SCSS_SOC_UNIT_SPI_ROM_FUSE 0x25\r
-#define B_ROM_FUSE_IN_SECURE_SKU BIT6\r
-\r
-#define QUARK_SCSS_SOC_UNIT_TSCGF1_CONFIG 0x31\r
-#define B_TSCGF1_CONFIG_ISNSCURRENTSEL_MASK (BIT5 | BIT4 | BIT3)\r
-#define B_TSCGF1_CONFIG_ISNSCURRENTSEL_BP 3\r
-#define B_TSCGF1_CONFIG_ISNSCHOPSEL_MASK (BIT12 | BIT11 | BIT10 | BIT9 | BIT8)\r
-#define B_TSCGF1_CONFIG_ISNSCHOPSEL_BP 8\r
-#define B_TSCGF1_CONFIG_IBGEN BIT17\r
-#define B_TSCGF1_CONFIG_IBGEN_BP 17\r
-#define B_TSCGF1_CONFIG_IBGCHOPEN BIT18\r
-#define B_TSCGF1_CONFIG_IBGCHOPEN_BP 18\r
-#define B_TSCGF1_CONFIG_ISNSINTERNALVREFEN BIT14\r
-#define B_TSCGF1_CONFIG_ISNSINTERNALVREFEN_BP 14\r
-\r
-#define QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG 0x32\r
-#define B_TSCGF2_CONFIG_IDSCONTROL_MASK 0x0000FFFF\r
-#define B_TSCGF2_CONFIG_IDSCONTROL_BP 0\r
-#define B_TSCGF2_CONFIG_IDSTIMING_MASK 0xFFFF0000\r
-#define B_TSCGF2_CONFIG_IDSTIMING_BP 16\r
-\r
-#define QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG2 0x33\r
-#define B_TSCGF2_CONFIG2_ISPARECTRL_MASK 0xFF000000\r
-#define B_TSCGF2_CONFIG2_ISPARECTRL_BP 24\r
-#define B_TSCGF2_CONFIG2_ICALCONFIGSEL_MASK (BIT9 | BIT8)\r
-#define B_TSCGF2_CONFIG2_ICALCONFIGSEL_BP 8\r
-#define B_TSCGF2_CONFIG2_ICALCOARSETUNE_MASK 0x000000FF\r
-#define B_TSCGF2_CONFIG2_ICALCOARSETUNE_BP 0\r
-\r
-#define QUARK_SCSS_SOC_UNIT_TSCGF3_CONFIG 0x34\r
-#define B_TSCGF3_CONFIG_ITSRST BIT0\r
-#define B_TSCGF3_CONFIG_ITSGAMMACOEFF_BP 11\r
-#define B_TSCGF3_CONFIG_ITSGAMMACOEFF_MASK (0xFFF << B_TSCGF3_CONFIG_ITSGAMMACOEFF_BP)\r
-\r
-#define QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG 0x36\r
-#define SOCCLKEN_CONFIG_PHY_I_SIDE_RST_L BIT20\r
-#define SOCCLKEN_CONFIG_PHY_I_CMNRESET_L BIT19\r
-#define SOCCLKEN_CONFIG_SBI_BB_RST_B BIT18\r
-#define SOCCLKEN_CONFIG_SBI_RST_100_CORE_B BIT17\r
-#define SOCCLKEN_CONFIG_BB_RST_B BIT16\r
-\r
-#define QUARK_SCSS_SOC_UNIT_SOCCLKEN_CONFIG 0x36\r
-\r
-#define QUARK_SCSS_SOC_UNIT_CFG_STICKY_RW 0x51\r
-#define B_CFG_STICKY_RW_SMM_VIOLATION BIT0\r
-#define B_CFG_STICKY_RW_HMB_VIOLATION BIT1\r
-#define B_CFG_STICKY_RW_IMR_VIOLATION BIT2\r
-#define B_CFG_STICKY_RW_DECC_VIOLATION BIT3\r
-#define B_CFG_STICKY_RW_WARM_RST BIT4\r
-#define B_CFG_STICKY_RW_FORCE_RECOVERY BIT9\r
-#define B_CFG_STICKY_RW_VIOLATION (B_CFG_STICKY_RW_SMM_VIOLATION | B_CFG_STICKY_RW_HMB_VIOLATION | B_CFG_STICKY_RW_IMR_VIOLATION | B_CFG_STICKY_RW_DECC_VIOLATION)\r
-#define B_CFG_STICKY_RW_ALL (B_CFG_STICKY_RW_VIOLATION | B_CFG_STICKY_RW_WARM_RST)\r
-\r
-//\r
-// iCLK Registers.\r
-//\r
-#define QUARK_ICLK_MUXTOP 0x0140\r
-#define B_MUXTOP_FLEX2_MASK (BIT25 | BIT24 | BIT23)\r
-#define B_MUXTOP_FLEX2_BP 23\r
-#define B_MUXTOP_FLEX1_MASK (BIT22 | BIT21 | BIT20)\r
-#define B_MUXTOP_FLEX1_BP 20\r
-\r
-#define QUARK_ICLK_SSC1 0x0314\r
-#define QUARK_ICLK_SSC2 0x0414\r
-#define QUARK_ICLK_SSC3 0x0514\r
-#define QUARK_ICLK_REF2_DBUFF0 0x2000\r
-\r
-//\r
-// PCIe AFE Unit Registers (QUARK_SC_PCIE_AFE_SB_PORT_ID).\r
-//\r
-#define QUARK_PCIE_AFE_PCIE_RXPICTRL0_L0 0x2080\r
-#define QUARK_PCIE_AFE_PCIE_RXPICTRL0_L1 0x2180\r
-#define OCFGPIMIXLOAD_1_0 BIT6\r
-#define OCFGPIMIXLOAD_1_0_MASK 0xFFFFFF3F\r
-\r
-//\r
-// QNC ICH Equates\r
-//\r
-#define V_INTEL_VENDOR_ID 0x8086\r
-\r
-#define PCI_BUS_NUMBER_QNC 0x00\r
-\r
-//\r
-// PCI to LPC Bridge Registers (D31:F0)\r
-//\r
-#define PCI_DEVICE_NUMBER_QNC_LPC 31\r
-#define PCI_FUNCTION_NUMBER_QNC_LPC 0\r
-\r
-#define R_QNC_LPC_VENDOR_ID 0x00\r
-#define V_LPC_VENDOR_ID V_INTEL_VENDOR_ID\r
-#define R_QNC_LPC_DEVICE_ID 0x02\r
-#define QUARK_V_LPC_DEVICE_ID_0 0x095E\r
-#define R_QNC_LPC_REV_ID 0x08\r
-\r
-#define R_QNC_LPC_SMBUS_BASE 0x40 //~0x43\r
-#define B_QNC_LPC_SMBUS_BASE_EN (BIT31)\r
-#define B_QNC_LPC_SMBUS_BASE_MASK 0x0000FFC0 //[15:6]\r
-//\r
-// SMBus register offsets from SMBA - "SMBA" (D31:F0:R40h)\r
-// Suggested Value for SMBA = 0x1040\r
-//\r
-#define R_QNC_SMBUS_HCTL 0x00 // Host Control Register R/W\r
-#define B_QNC_SMBUS_START (BIT4) // Start/Stop\r
-#define V_QNC_SMBUS_HCTL_CMD_QUICK 0\r
-#define V_QNC_SMBUS_HCTL_CMD_BYTE 1\r
-#define V_QNC_SMBUS_HCTL_CMD_BYTE_DATA 2\r
-#define V_QNC_SMBUS_HCTL_CMD_WORD_DATA 3\r
-#define V_QNC_SMBUS_HCTL_CMD_PROCESS_CALL 4\r
-#define V_QNC_SMBUS_HCTL_CMD_BLOCK 5\r
-\r
-#define R_QNC_SMBUS_HSTS 0x01 // Host Status Register R/W\r
-#define B_QNC_SMBUS_BERR (BIT2) // BUS Error\r
-#define B_QNC_SMBUS_DERR (BIT1) // Device Error\r
-#define B_QNC_SMBUS_BYTE_DONE_STS (BIT0) // Completion Status\r
-#define B_QNC_SMBUS_HSTS_ALL 0x07\r
-\r
-#define R_QNC_SMBUS_HCLK 0x02 // Host Clock Divider Register R/W\r
-#define V_QNC_SMBUS_HCLK_100KHZ 0x0054\r
-\r
-#define R_QNC_SMBUS_TSA 0x04 // Transmit Slave Address Register R/W\r
-#define V_QNC_SMBUS_RW_SEL_READ 1\r
-#define V_QNC_SMBUS_RW_SEL_WRITE 0\r
-\r
-#define R_QNC_SMBUS_HCMD 0x05 // Host Command Register R/W\r
-#define R_QNC_SMBUS_HD0 0x06 // Data 0 Register R/W\r
-#define R_QNC_SMBUS_HD1 0x07 // Data 1 Register R/W\r
-#define R_QNC_SMBUS_HBD 0x20 // Host Block Data Register R/W [255:0] ~ 3Fh\r
-\r
-#define R_QNC_LPC_GBA_BASE 0x44\r
-#define B_QNC_LPC_GPA_BASE_MASK 0x0000FFC0\r
-//\r
-// GPIO register offsets from GBA - "GPIO" (D31:F0:R44h)\r
-// Suggested Value for GBA = 0x1080\r
-//\r
-#define R_QNC_GPIO_CGEN_CORE_WELL 0x00\r
-#define R_QNC_GPIO_CGIO_CORE_WELL 0x04\r
-#define R_QNC_GPIO_CGLVL_CORE_WELL 0x08\r
-#define R_QNC_GPIO_CGTPE_CORE_WELL 0x0C // Core well GPIO Trigger Positive Edge Enable\r
-#define R_QNC_GPIO_CGTNE_CORE_WELL 0x10 // Core well GPIO Trigger Negative Edge Enable\r
-#define R_QNC_GPIO_CGGPE_CORE_WELL 0x14 // Core well GPIO GPE Enable\r
-#define R_QNC_GPIO_CGSMI_CORE_WELL 0x18 // Core well GPIO SMI Enable\r
-#define R_QNC_GPIO_CGTS_CORE_WELL 0x1C // Core well GPIO Trigger Status\r
-#define R_QNC_GPIO_RGEN_RESUME_WELL 0x20\r
-#define R_QNC_GPIO_RGIO_RESUME_WELL 0x24\r
-#define R_QNC_GPIO_RGLVL_RESUME_WELL 0x28\r
-#define R_QNC_GPIO_RGTPE_RESUME_WELL 0x2C // Resume well GPIO Trigger Positive Edge Enable\r
-#define R_QNC_GPIO_RGTNE_RESUME_WELL 0x30 // Resume well GPIO Trigger Negative Edge Enable\r
-#define R_QNC_GPIO_RGGPE_RESUME_WELL 0x34 // Resume well GPIO GPE Enable\r
-#define R_QNC_GPIO_RGSMI_RESUME_WELL 0x38 // Resume well GPIO SMI Enable\r
-#define R_QNC_GPIO_RGTS_RESUME_WELL 0x3C // Resume well GPIO Trigger Status\r
-#define R_QNC_GPIO_CNMIEN_CORE_WELL 0x40 // Core well GPIO NMI Enable\r
-#define R_QNC_GPIO_RNMIEN_RESUME_WELL 0x44 // Resume well GPIO NMI Enable\r
-\r
-#define R_QNC_LPC_PM1BLK 0x48\r
-#define B_QNC_LPC_PM1BLK_MASK 0x0000FFF0\r
-//\r
-// ACPI register offsets from PM1BLK - "ACPI PM1 Block" (D31:F0:R48h)\r
-// Suggested Value for PM1BLK = 0x1000\r
-//\r
-#define R_QNC_PM1BLK_PM1S 0x00\r
-#define S_QNC_PM1BLK_PM1S 2\r
-#define B_QNC_PM1BLK_PM1S_ALL (BIT15+BIT14+BIT10+BIT5+BIT0)\r
-#define B_QNC_PM1BLK_PM1S_WAKE (BIT15)\r
-#define B_QNC_PM1BLK_PM1S_PCIEWSTS (BIT14)\r
-#define B_QNC_PM1BLK_PM1S_RTC (BIT10)\r
-#define B_QNC_PM1BLK_PM1S_GLOB (BIT5)\r
-#define B_QNC_PM1BLK_PM1S_TO (BIT0)\r
-#define N_QNC_PM1BLK_PM1S_RTC 10\r
-\r
-\r
-#define R_QNC_PM1BLK_PM1E 0x02\r
-#define S_QNC_PM1BLK_PM1E 2\r
-#define B_QNC_PM1BLK_PM1E_PWAKED (BIT14)\r
-#define B_QNC_PM1BLK_PM1E_RTC (BIT10)\r
-#define B_QNC_PM1BLK_PM1E_GLOB (BIT5)\r
-#define N_QNC_PM1BLK_PM1E_RTC 10\r
-\r
-#define R_QNC_PM1BLK_PM1C 0x04\r
-#define B_QNC_PM1BLK_PM1C_SLPEN (BIT13)\r
-#define B_QNC_PM1BLK_PM1C_SLPTP (BIT12+BIT11+BIT10)\r
-#define V_S0 0x00000000\r
-#define V_S3 0x00001400\r
-#define V_S4 0x00001800\r
-#define V_S5 0x00001C00\r
-#define B_QNC_PM1BLK_PM1C_SCIEN (BIT0)\r
-\r
-#define R_QNC_PM1BLK_PM1T 0x08\r
-\r
-#define R_QNC_LPC_GPE0BLK 0x4C\r
-#define B_QNC_LPC_GPE0BLK_MASK 0x0000FFC0\r
-// Suggested Value for GPE0BLK = 0x10C0\r
-//\r
-#define R_QNC_GPE0BLK_GPE0S 0x00 // General Purpose Event 0 Status\r
-#define S_QNC_GPE0BLK_GPE0S 4\r
-#define B_QNC_GPE0BLK_GPE0S_ALL 0x00003F800 // used to clear the status reg\r
-#define B_QNC_GPE0BLK_GPE0S_PCIE (BIT17) // PCIE\r
-#define B_QNC_GPE0BLK_GPE0S_GPIO (BIT14) // GPIO\r
-#define B_QNC_GPE0BLK_GPE0S_EGPE (BIT13) // External GPE\r
-#define N_QNC_GPE0BLK_GPE0S_THRM 12\r
-\r
-#define R_QNC_GPE0BLK_GPE0E 0x04 // General Purpose Event 0 Enable\r
-#define S_QNC_GPE0BLK_GPE0E 4\r
-#define B_QNC_GPE0BLK_GPE0E_PCIE (BIT17) // PCIE\r
-#define B_QNC_GPE0BLK_GPE0E_GPIO (BIT14) // GPIO\r
-#define B_QNC_GPE0BLK_GPE0E_EGPE (BIT13) // External GPE\r
-#define N_QNC_GPE0BLK_GPE0E_THRM 12\r
-\r
-#define R_QNC_GPE0BLK_SMIE 0x10 // SMI_B Enable\r
-#define S_QNC_GPE0BLK_SMIE 4\r
-#define B_QNC_GPE0BLK_SMIE_ALL 0x0003871F\r
-#define B_QNC_GPE0BLK_SMIE_APM (BIT4) // APM\r
-#define B_QNC_GPE0BLK_SMIE_SLP (BIT2) // Sleep\r
-#define B_QNC_GPE0BLK_SMIE_SWT (BIT1) // Software Timer\r
-#define N_QNC_GPE0BLK_SMIE_GPIO 9\r
-#define N_QNC_GPE0BLK_SMIE_ESMI 8\r
-#define N_QNC_GPE0BLK_SMIE_APM 4\r
-#define N_QNC_GPE0BLK_SMIE_SPI 3\r
-#define N_QNC_GPE0BLK_SMIE_SLP 2\r
-#define N_QNC_GPE0BLK_SMIE_SWT 1\r
-\r
-#define R_QNC_GPE0BLK_SMIS 0x14 // SMI Status Register.\r
-#define S_QNC_GPE0BLK_SMIS 4\r
-#define B_QNC_GPE0BLK_SMIS_ALL 0x0003871F\r
-#define B_QNC_GPE0BLK_SMIS_EOS (BIT31) // End of SMI\r
-#define B_QNC_GPE0BLK_SMIS_APM (BIT4) // APM\r
-#define B_QNC_GPE0BLK_SMIS_SPI (BIT3) // SPI\r
-#define B_QNC_GPE0BLK_SMIS_SLP (BIT2) // Sleep\r
-#define B_QNC_GPE0BLK_SMIS_SWT (BIT1) // Software Timer\r
-#define B_QNC_GPE0BLK_SMIS_BIOS (BIT0) // BIOS\r
-#define N_QNC_GPE0BLK_SMIS_GPIO 9\r
-#define N_QNC_GPE0BLK_SMIS_APM 4\r
-#define N_QNC_GPE0BLK_SMIS_SPI 3\r
-#define N_QNC_GPE0BLK_SMIS_SLP 2\r
-#define N_QNC_GPE0BLK_SMIS_SWT 1\r
-\r
-#define R_QNC_GPE0BLK_PMCW 0x28 // Power Management Configuration Core Well\r
-#define B_QNC_GPE0BLK_PMCW_PSE (BIT31) // Periodic SMI Enable\r
-\r
-#define R_QNC_GPE0BLK_PMSW 0x2C // Power Management Configuration Suspend/Resume Well\r
-#define B_QNC_GPE0BLK_PMSW_DRAM_INIT (BIT0) // Dram Initialization Sctrachpad\r
-\r
-#define R_QNC_LPC_ACTL 0x58\r
-#define V_QNC_LPC_ACTL_SCIS_IRQ9 0x00\r
-\r
-//\r
-// Number of PIRQs supported. PIRQA~PIRQH\r
-//\r
-#define QNC_NUMBER_PIRQS 8\r
-#define R_QNC_LPC_PIRQA_ROUT 0x60\r
-#define R_QNC_LPC_PIRQB_ROUT 0x61\r
-#define R_QNC_LPC_PIRQC_ROUT 0x62\r
-#define R_QNC_LPC_PIRQD_ROUT 0x63\r
-#define R_QNC_LPC_PIRQE_ROUT 0x64\r
-#define R_QNC_LPC_PIRQF_ROUT 0x65\r
-#define R_QNC_LPC_PIRQG_ROUT 0x66\r
-#define R_QNC_LPC_PIRQH_ROUT 0x67\r
-\r
-//\r
-// Bit values are the same for R_TNC_LPC_PIRQA_ROUT to\r
-// R_TNC_LPC_PIRQH_ROUT\r
-#define B_QNC_LPC_PIRQX_ROUT (BIT3+BIT2+BIT1+BIT0)\r
-\r
-#define R_QNC_LPC_WDTBA 0x84\r
-// Watchdog Timer register offsets from WDTBASE (in R_QNC_LPC_WDTBA)------------BEGIN\r
-#define R_QNC_LPC_WDT_WDTCR 0x10\r
-#define R_QNC_LPC_WDT_WDTLR 0x18\r
-// Watchdog Timer register offsets from WDTBASE (in R_QNC_LPC_WDTBA)--------------END\r
-\r
-#define R_QNC_LPC_FWH_BIOS_DEC 0xD4\r
-#define B_QNC_LPC_FWH_BIOS_DEC_F8 (BIT31)\r
-#define B_QNC_LPC_FWH_BIOS_DEC_F0 (BIT30)\r
-#define B_QNC_LPC_FWH_BIOS_DEC_E8 (BIT29)\r
-#define B_QNC_LPC_FWH_BIOS_DEC_E0 (BIT28)\r
-#define B_QNC_LPC_FWH_BIOS_DEC_D8 (BIT27)\r
-#define B_QNC_LPC_FWH_BIOS_DEC_D0 (BIT26)\r
-#define B_QNC_LPC_FWH_BIOS_DEC_C8 (BIT25)\r
-#define B_QNC_LPC_FWH_BIOS_DEC_C0 (BIT24)\r
-\r
-#define R_QNC_LPC_BIOS_CNTL 0xD8\r
-#define S_QNC_LPC_BIOS_CNTL 4\r
-#define B_QNC_LPC_BIOS_CNTL_PFE (BIT8)\r
-#define B_QNC_LPC_BIOS_CNTL_SMM_BWP (BIT5)\r
-#define B_QNC_LPC_BIOS_CNTL_BCD (BIT2)\r
-#define B_QNC_LPC_BIOS_CNTL_BLE (BIT1)\r
-#define B_QNC_LPC_BIOS_CNTL_BIOSWE (BIT0)\r
-#define N_QNC_LPC_BIOS_CNTL_BLE 1\r
-#define N_QNC_LPC_BIOS_CNTL_BIOSWE 0\r
-\r
-#define R_QNC_LPC_RCBA 0xF0\r
-#define B_QNC_LPC_RCBA_MASK 0xFFFFC000\r
-#define B_QNC_LPC_RCBA_EN (BIT0)\r
-\r
-//---------------------------------------------------------------------------\r
-// Fixed IO Decode on QuarkNcSocId\r
-//\r
-// 20h(2B) 24h(2B) 28h(2B) 2Ch(2B) 30h(2B) 34h(2B) 38h(2B) 3Ch(2B) : R/W 8259 master\r
-// 40h(3B): R/W 8254\r
-// 43h(1B): W 8254\r
-// 50h(3B): R/W 8254\r
-// 53h(1B): W 8254\r
-// 61h(1B): R/W NMI Controller\r
-// 63h(1B): R/W NMI Controller - can be disabled\r
-// 65h(1B): R/W NMI Controller - can be disabled\r
-// 67h(1B): R/W NMI Controller - can be disabled\r
-// 70h(1B): W NMI & RTC\r
-// 71h(1B): R/W RTC\r
-// 72h(1B): R RTC; W NMI&RTC\r
-// 73h(1B): R/W RTC\r
-// 74h(1B): R RTC; W NMI&RTC\r
-// 75h(1B): R/W RTC\r
-// 76h(1B): R RTC; W NMI&RTC\r
-// 77h(1B): R/W RTC\r
-// 84h(3B): R/W Internal/LPC\r
-// 88h(1B): R/W Internal/LPC\r
-// 8Ch(3B): R/W Internal/LPC\r
-// A0h(2B) A4h(2B) A8h(2B) ACh(2B) B0h(2B) B4h(2B) B8h(2B) BCh(2B): R/W 8259 slave\r
-// B2h(1B) B3h(1B): R/W Power management\r
-// 3B0h-3BBh: R/W VGA\r
-// 3C0h-3DFh: R/W VGA\r
-// CF8h(4B): R/W Internal\r
-// CF9h(1B): R/W LPC\r
-// CFCh(4B): R/W Internal\r
-//---------------------------------------------------------------------------\r
-\r
-#define R_APM_CNT 0xB2\r
-\r
-//\r
-// Reset Generator I/O Port\r
-//\r
-#define RST_CNT 0xCF9\r
-#define B_RST_CNT_COLD_RST (BIT3) // Cold reset\r
-#define B_RST_CNT_WARM_RST (BIT1) // Warm reset\r
-\r
-//\r
-// Processor interface registers (NMI)\r
-//\r
-\r
-#define PCI_DEVICE_NUMBER_QNC_IOSF2AHB_0 20\r
-#define PCI_DEVICE_NUMBER_QNC_IOSF2AHB_1 21\r
-#define PCI_FUNCTION_NUMBER_QNC_IOSF2AHB 0\r
-\r
-//\r
-// Pci Express Root Ports (D23:F0/F1)\r
-//\r
-#define PCI_DEVICE_NUMBER_PCIE_ROOTPORT 23\r
-#define PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0 0\r
-#define PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_1 1\r
-\r
-#define MAX_PCI_EXPRESS_ROOT_PORTS 2\r
-\r
-#define R_QNC_PCIE_BNUM 0x18\r
-#define R_QNC_PCIE_CAP_PTR 0x34\r
-\r
-#define PCIE_CAPID 0x10 //PCIE Capability ID\r
-#define PCIE_CAP_EXT_HEARDER_OFFSET 0x100 //PCIE Capability ID\r
-#define PCIE_DEV_CAP_OFFSET 0x04 //PCIE Device Capability reg offset\r
-#define PCIE_LINK_CAP_OFFSET 0x0C //PCIE Link Capability reg offset\r
-#define PCIE_LINK_CNT_OFFSET 0x10 //PCIE Link control reg offset\r
-#define PCIE_LINK_STS_OFFSET 0x12 //PCIE Link status reg offset\r
-#define PCIE_SLOT_CAP_OFFSET 0x14 //PCIE Link Capability reg offset\r
-\r
-#define R_QNC_PCIE_XCAP 0x42 //~ 43h\r
-#define B_QNC_PCIE_XCAP_SI (BIT8) //slot implemented\r
-#define R_QNC_PCIE_DCAP 0x44 //~ 47h\r
-#define B_QNC_PCIE_DCAP_E1AL (BIT11 | BIT10 | BIT9) // L1 Acceptable exit latency\r
-#define B_QNC_PCIE_DCAP_E0AL (BIT8 | BIT7 | BIT6) // L0 Acceptable exit latency\r
-#define R_QNC_PCIE_DCTL 0x48 //~ 49h\r
-#define B_QNC_PCIE_DCTL_URE (BIT3) //Unsupported Request Reporting Enable\r
-#define B_QNC_PCIE_DCTL_FEE (BIT2) //Fatal error Reporting Enable\r
-#define B_QNC_PCIE_DCTL_NFE (BIT1) //Non Fatal error Reporting Enable\r
-#define B_QNC_PCIE_DCTL_CEE (BIT0) //Correctable error Reporting Enable\r
-#define R_QNC_PCIE_LCAP 0x4C //~ 4Fh\r
-#define B_QNC_PCIE_LCAP_CPM (BIT18) //clock power management supported\r
-#define B_QNC_PCIE_LCAP_EL1_MASK (BIT17 | BIT16 | BIT15) //L1 Exit latency mask\r
-#define B_QNC_PCIE_LCAP_EL0_MASK (BIT14 | BIT13 | BIT12) //L0 Exit latency mask\r
-#define B_QNC_PCIE_LCAP_APMS_MASK (BIT11 | BIT10) //Active state link PM support mask\r
-#define V_QNC_PCIE_LCAP_APMS_OFFSET 10 //Active state link PM support mask\r
-#define R_QNC_PCIE_LCTL 0x50 //~ 51h\r
-#define B_QNC_PCIE_LCTL_CCC (BIT6) // Clock clock configuration\r
-#define B_QNC_PCIE_LCTL_RL (BIT5) // Retrain link\r
-#define R_QNC_PCIE_LSTS 0x52 //~ 53h\r
-#define B_QNC_PCIE_LSTS_SCC (BIT12) //Slot clock configuration\r
-#define B_QNC_PCIE_LSTS_LT (BIT11) //Link training\r
-#define R_QNC_PCIE_SLCAP 0x54 //~ 57h\r
-#define B_QNC_PCIE_SLCAP_MASK_RSV_VALUE 0x0006007F\r
-#define V_QNC_PCIE_SLCAP_SLV 0x0A //Slot power limit value [14:7]\r
-#define V_QNC_PCIE_SLCAP_SLV_OFFSET 7 //Slot power limit value offset is 7 [14:7]\r
-#define V_QNC_PCIE_SLCAP_PSN_OFFSET 19 //Slot number offset is 19 [31:19]\r
-#define R_QNC_PCIE_SLCTL 0x58 //~ 59h\r
-#define B_QNC_PCIE_SLCTL_HPE (BIT5) // Hot plug interrupt enable\r
-#define B_QNC_PCIE_SLCTL_PDE (BIT3) // Presense detect change enable\r
-#define B_QNC_PCIE_SLCTL_ABE (BIT0) // Attention Button Pressed Enable\r
-#define R_QNC_PCIE_SLSTS 0x5A //~ 5Bh\r
-#define B_QNC_PCIE_SLSTS_PDS (BIT6) // Present Detect State = 1b : has device connected\r
-#define B_QNC_PCIE_SLSTS_PDC (BIT3) // Present Detect changed = 1b : PDS state has changed\r
-#define B_QNC_PCIE_SLSTS_ABP (BIT0) // Attention Button Pressed\r
-#define R_QNC_PCIE_RCTL 0x5C //~ 5Dh\r
-#define B_QNC_PCIE_RCTL_PIE (BIT3) //Root PCI-E PME Interrupt Enable\r
-#define B_QNC_PCIE_RCTL_SFE (BIT2) //Root PCI-E System Error on Fatal Error Enable\r
-#define B_QNC_PCIE_RCTL_SNE (BIT1) //Root PCI-E System Error on Non-Fatal Error Enable\r
-#define B_QNC_PCIE_RCTL_SCE (BIT0) //Root PCI-E System Error on Correctable Error Enable\r
-#define R_QNC_PCIE_SVID 0x94 //~ 97h\r
-#define R_QNC_PCIE_CCFG 0xD0 //~ D3h\r
-#define B_QNC_PCIE_CCFG_UPSD (BIT24) // Upstream Posted Split Disable\r
-#define B_QNC_PCIE_CCFG_UNRS (BIT15) // Upstream Non-Posted Request Size\r
-#define B_QNC_PCIE_CCFG_UPRS (BIT14) // Upstream Posted Request Size\r
-#define R_QNC_PCIE_MPC2 0xD4 //~ D7h\r
-#define B_QNC_PCIE_MPC2_IPF (BIT11) // ISOF Packet Fast Transmit Mode\r
-#define R_QNC_PCIE_MPC 0xD8 //~ DBh\r
-#define B_QNC_PCIE_MPC_PMCE (BIT31) // PM SCI Enable\r
-#define B_QNC_PCIE_MPC_HPCE (BIT30) // Hot plug SCI enable\r
-\r
-#define B_QNC_PCIE_MPC_HPME (BIT1) // Hot plug SMI enable\r
-#define B_QNC_PCIE_MPC_PMME (BIT0) // PM SMI Enable\r
-#define R_QNC_PCIE_IOSFSBCTL 0xF6\r
-#define B_QNC_PCIE_IOSFSBCTL_SBIC_MASK (BIT1 | BIT0) // IOSF Sideband ISM Idle Counter.\r
-#define B_QNC_PCIE_IOSFSBCTL_SBIC_IDLE_NEVER (BIT1 | BIT0) // Never transition to IDLE.\r
-\r
-#define V_PCIE_MAX_TRY_TIMES 200\r
-\r
-//\r
-// Misc PCI register offsets and sizes\r
-//\r
-#define R_EFI_PCI_SVID 0x2C\r
-\r
-//\r
-// IO_APIC\r
-//\r
-#define IOAPIC_BASE 0xFEC00000\r
-#define IOAPIC_SIZE 0x1000\r
-\r
-//\r
-// Chipset configuration registers RCBA - "Root Complex Base Address" (D31:F0:RF0h)\r
-// Suggested Value for RCBA = 0xFED1C000\r
-//\r
-\r
-#define R_QNC_RCRB_SPIBASE 0x3020 // SPI (Serial Peripheral Interface) in RCRB\r
-#define R_QNC_RCRB_SPIS (R_QNC_RCRB_SPIBASE + 0x00) // SPI Status\r
-#define B_QNC_RCRB_SPIS_SCL (BIT15) // SPI Configuration Lockdown\r
-#define B_QNC_RCRB_SPIS_BAS (BIT3) // Blocked Access Status\r
-#define B_QNC_RCRB_SPIS_CDS (BIT2) // Cycle Done Status\r
-#define B_QNC_RCRB_SPIS_SCIP (BIT0) // SPI Cycle in Progress\r
-\r
-#define R_QNC_RCRB_SPIC (R_QNC_RCRB_SPIBASE + 0x02) // SPI Control\r
-#define B_QNC_RCRB_SPIC_DC (BIT14) // SPI Data Cycle Enable\r
-#define B_QNC_RCRB_SPIC_DBC 0x3F00 // SPI Data Byte Count (1..8,16,24,32,40,48,56,64)\r
-#define B_QNC_RCRB_SPIC_COP (BIT6+BIT5+BIT4) // SPI Cycle Opcode Pointer\r
-#define B_QNC_RCRB_SPIC_SPOP (BIT3) // Sequence Prefix Opcode Pointer\r
-#define B_QNC_RCRB_SPIC_ACS (BIT2) // SPI Atomic Cycle Sequence\r
-#define B_QNC_RCRB_SPIC_SCGO (BIT1) // SPI Cycle Go\r
-\r
-#define R_QNC_RCRB_SPIA (R_QNC_RCRB_SPIBASE + 0x04) // SPI Address\r
-#define B_QNC_RCRB_SPIA_MASK 0x00FFFFFF // SPI Address mask\r
-#define R_QNC_RCRB_SPID0 (R_QNC_RCRB_SPIBASE + 0x08) // SPI Data 0\r
-#define R_QNC_RCRB_SPIPREOP (R_QNC_RCRB_SPIBASE + 0x54) // Prefix Opcode Configuration\r
-#define R_QNC_RCRB_SPIOPTYPE (R_QNC_RCRB_SPIBASE + 0x56) // Opcode Type Configuration\r
-#define B_QNC_RCRB_SPIOPTYPE_NOADD_READ 0\r
-#define B_QNC_RCRB_SPIOPTYPE_NOADD_WRITE (BIT0)\r
-#define B_QNC_RCRB_SPIOPTYPE_ADD_READ (BIT1)\r
-#define B_QNC_RCRB_SPIOPTYPE_ADD_WRITE (BIT0 + BIT1)\r
-#define R_QNC_RCRB_SPIOPMENU (R_QNC_RCRB_SPIBASE + 0x58) // Opcode Menu Configuration //R_OPMENU\r
-\r
-#define R_QNC_RCRB_SPIPBR0 (R_QNC_RCRB_SPIBASE + 0x60) // Protected BIOS Range 0.\r
-#define R_QNC_RCRB_SPIPBR1 (R_QNC_RCRB_SPIBASE + 0x64) // Protected BIOS Range 1.\r
-#define R_QNC_RCRB_SPIPBR2 (R_QNC_RCRB_SPIBASE + 0x68) // Protected BIOS Range 2.\r
-#define B_QNC_RCRB_SPIPBRn_WPE (BIT31) // Write Protection Enable for above 3 registers.\r
-\r
-#define R_QNC_RCRB_AGENT0IR 0x3140 // AGENT0 interrupt route\r
-#define R_QNC_RCRB_AGENT1IR 0x3142 // AGENT1 interrupt route\r
-#define R_QNC_RCRB_AGENT2IR 0x3144 // AGENT2 interrupt route\r
-#define R_QNC_RCRB_AGENT3IR 0x3146 // AGENT3 interrupt route\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-\r
-#include <PiPei.h>\r
-#include <IntelQNCBase.h>\r
-\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/CpuLib.h>\r
-#include <Library/PciCf8Lib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Lib function for Pei QNC.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "CommonHeader.h"\r
-\r
-/**\r
- This function provides the necessary SOC initialization\r
- before MRC running. It sets RCBA, GPIO, PMBASE\r
- and some parts of SOC through SOC message method.\r
- If the function cannot complete it'll ASSERT().\r
-**/\r
-VOID\r
-EFIAPI\r
-PeiQNCPreMemInit (\r
- VOID\r
- )\r
-{\r
- UINT32 RegValue;\r
-\r
- // QNCPortWrite(Port#, Offset, Value)\r
-\r
- //\r
- // Set the fixed PRI Status encodings config.\r
- //\r
- QNCPortWrite (\r
- QUARK_NC_MEMORY_ARBITER_SB_PORT_ID,\r
- QUARK_NC_MEMORY_ARBITER_REG_ASTATUS,\r
- QNC_FIXED_CONFIG_ASTATUS\r
- );\r
-\r
- // Sideband register write to Remote Management Unit\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QNC_MSG_TMPM_REG_PMBA, (BIT31 | PcdGet16 (PcdPmbaIoBaseAddress)));\r
-\r
- // Configurable I/O address in iLB (legacy block)\r
-\r
- LpcPciCfg32 (R_QNC_LPC_SMBUS_BASE) = BIT31 | PcdGet16 (PcdSmbaIoBaseAddress);\r
- LpcPciCfg32 (R_QNC_LPC_GBA_BASE) = BIT31 | PcdGet16 (PcdGbaIoBaseAddress);\r
- LpcPciCfg32 (R_QNC_LPC_PM1BLK) = BIT31 | PcdGet16 (PcdPm1blkIoBaseAddress);\r
- LpcPciCfg32 (R_QNC_LPC_GPE0BLK) = BIT31 | PcdGet16 (PcdGpe0blkIoBaseAddress);\r
- LpcPciCfg32 (R_QNC_LPC_WDTBA) = BIT31 | PcdGet16 (PcdWdtbaIoBaseAddress);\r
-\r
- //\r
- // Program RCBA Base Address\r
- //\r
- LpcPciCfg32AndThenOr (R_QNC_LPC_RCBA, (~B_QNC_LPC_RCBA_MASK), (((UINT32)(PcdGet64 (PcdRcbaMmioBaseAddress))) | B_QNC_LPC_RCBA_EN));\r
-\r
- //\r
- // Program Memory Manager fixed config values.\r
- //\r
-\r
- RegValue = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_BTHCTRL);\r
- RegValue &= ~(DRAM_NON_HOST_RQ_LIMIT_MASK);\r
- RegValue |= (V_DRAM_NON_HOST_RQ_LIMIT << DRAM_NON_HOST_RQ_LIMIT_BP);\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, QUARK_NC_MEMORY_MANAGER_BTHCTRL, RegValue);\r
-\r
- //\r
- // Program iCLK fixed config values.\r
- //\r
- QncIClkAndThenOr (\r
- QUARK_ICLK_MUXTOP,\r
- (UINT32) ~(B_MUXTOP_FLEX2_MASK | B_MUXTOP_FLEX1_MASK),\r
- (V_MUXTOP_FLEX2 << B_MUXTOP_FLEX2_BP) | (V_MUXTOP_FLEX1 << B_MUXTOP_FLEX1_BP)\r
- );\r
- QncIClkAndThenOr (\r
- QUARK_ICLK_REF2_DBUFF0,\r
- (UINT32) ~(BIT0), // bit[0] cleared\r
- 0\r
- );\r
- QncIClkOr (\r
- QUARK_ICLK_SSC1,\r
- BIT0 // bit[0] set\r
- );\r
- QncIClkOr (\r
- QUARK_ICLK_SSC2,\r
- BIT0 // bit[0] set\r
- );\r
- QncIClkOr (\r
- QUARK_ICLK_SSC3,\r
- BIT0 // bit[0] set\r
- );\r
-\r
- //\r
- // Set RMU DMA disable bit post boot.\r
- //\r
- RegValue = QNCPortRead (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_OPTIONS_1);\r
- RegValue |= OPTIONS_1_DMA_DISABLE;\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_OPTIONS_1, RegValue);\r
-}\r
-\r
-/**\r
- Do north cluster init which needs to be done AFTER MRC init.\r
-\r
- @param VOID\r
-\r
- @retval VOID\r
-**/\r
-\r
-VOID\r
-EFIAPI\r
-PeiQNCPostMemInit (\r
- VOID\r
- )\r
-{\r
- //\r
- // Program SVID/SID the same as VID/DID for all devices except root ports.\r
- //\r
- QNCMmPci32(0, MC_BUS, MC_DEV, MC_FUN, R_EFI_PCI_SVID) = QNCMmPci32(0, MC_BUS, MC_DEV, MC_FUN, PCI_VENDOR_ID_OFFSET);\r
- QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, PCI_FUNCTION_NUMBER_QNC_LPC, R_EFI_PCI_SVID) = QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, PCI_FUNCTION_NUMBER_QNC_LPC, PCI_VENDOR_ID_OFFSET);\r
- QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_IOSF2AHB_0, PCI_FUNCTION_NUMBER_QNC_IOSF2AHB, R_EFI_PCI_SVID) = QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_IOSF2AHB_0, PCI_FUNCTION_NUMBER_QNC_IOSF2AHB, PCI_VENDOR_ID_OFFSET);\r
- QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_IOSF2AHB_1, PCI_FUNCTION_NUMBER_QNC_IOSF2AHB, R_EFI_PCI_SVID) = QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_IOSF2AHB_1, PCI_FUNCTION_NUMBER_QNC_IOSF2AHB, PCI_VENDOR_ID_OFFSET);\r
- return;\r
-}\r
-\r
-/**\r
- Used to check QNC if it's S3 state. Clear the register state after query.\r
-\r
- @retval TRUE if it's S3 state.\r
- @retval FALSE if it's not S3 state.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QNCCheckS3AndClearState (\r
- VOID\r
- )\r
-{\r
- BOOLEAN S3WakeEventFound;\r
- UINT16 Pm1Sts;\r
- UINT16 Pm1En;\r
- UINT16 Pm1Cnt;\r
- UINT32 Gpe0Sts;\r
- UINT32 Gpe0En;\r
- UINT32 NewValue;\r
- CHAR8 *EventDescStr;\r
-\r
- S3WakeEventFound = FALSE;\r
- EventDescStr = NULL;\r
-\r
- //\r
- // Read the ACPI registers,\r
- //\r
- Pm1Sts = IoRead16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1S);\r
- Pm1En = IoRead16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1E);\r
- Pm1Cnt = IoRead16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C);\r
- Gpe0Sts = IoRead32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_GPE0S);\r
- Gpe0En = IoRead32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_GPE0E);\r
-\r
- //\r
- // Clear Power Management 1 Enable Register and\r
- // General Purpost Event 0 Enables Register\r
- //\r
- IoWrite16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1E, 0);\r
- IoWrite32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_GPE0E, 0);\r
-\r
- if ((Pm1Sts & B_QNC_PM1BLK_PM1S_WAKE) != 0 && (Pm1Cnt & B_QNC_PM1BLK_PM1C_SLPTP) == V_S3) {\r
-\r
- //\r
- // Detect the actual WAKE event\r
- //\r
- if ((Pm1Sts & B_QNC_PM1BLK_PM1S_RTC) && (Pm1En & B_QNC_PM1BLK_PM1E_RTC)) {\r
- EventDescStr = "RTC Alarm";\r
- S3WakeEventFound = TRUE;\r
- }\r
- if ((Pm1Sts & B_QNC_PM1BLK_PM1S_PCIEWSTS) && !(Pm1En & B_QNC_PM1BLK_PM1E_PWAKED)) {\r
- EventDescStr = "PCIe WAKE";\r
- S3WakeEventFound = TRUE;\r
- }\r
- if ((Gpe0Sts & B_QNC_GPE0BLK_GPE0S_PCIE) && (Gpe0En & B_QNC_GPE0BLK_GPE0E_PCIE)) {\r
- EventDescStr = "PCIe";\r
- S3WakeEventFound = TRUE;\r
- }\r
- if ((Gpe0Sts & B_QNC_GPE0BLK_GPE0S_GPIO) && (Gpe0En & B_QNC_GPE0BLK_GPE0E_GPIO)) {\r
- EventDescStr = "GPIO";\r
- S3WakeEventFound = TRUE;\r
- }\r
- if ((Gpe0Sts & B_QNC_GPE0BLK_GPE0S_EGPE) && (Gpe0En & B_QNC_GPE0BLK_GPE0E_EGPE)) {\r
- EventDescStr = "Ext. GPE";\r
- S3WakeEventFound = TRUE;\r
- }\r
- if (S3WakeEventFound == FALSE) {\r
- EventDescStr = "Unknown";\r
- }\r
- DEBUG ((EFI_D_INFO, "S3 Wake Event - %a\n", EventDescStr));\r
-\r
- //\r
- // If no Power Button Override event occurs and one enabled wake event occurs,\r
- // just do S3 resume and clear the state.\r
- //\r
- IoWrite16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C, (Pm1Cnt & (~B_QNC_PM1BLK_PM1C_SLPTP)));\r
-\r
- //\r
- // Set EOS to de Assert SMI\r
- //\r
- IoWrite32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_SMIS, B_QNC_GPE0BLK_SMIS_EOS);\r
-\r
- //\r
- // Enable SMI globally\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC);\r
- NewValue |= SMI_EN;\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, NewValue);\r
-\r
- return TRUE;\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-/**\r
- Used to check QNC if system wakes up from power on reset. Clear the register state after query.\r
-\r
- @retval TRUE if system wakes up from power on reset\r
- @retval FALSE if system does not wake up from power on reset\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QNCCheckPowerOnResetAndClearState (\r
- VOID\r
- )\r
-{\r
- UINT16 Pm1Sts;\r
- UINT16 Pm1Cnt;\r
-\r
- //\r
- // Read the ACPI registers,\r
- // PM1_STS information cannot be lost after power down, unless CMOS is cleared.\r
- //\r
- Pm1Sts = IoRead16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1S);\r
- Pm1Cnt = IoRead16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C);\r
-\r
- //\r
- // If B_SLP_TYP is S5\r
- //\r
- if ((Pm1Sts & B_QNC_PM1BLK_PM1S_WAKE) != 0 && (Pm1Cnt & B_QNC_PM1BLK_PM1C_SLPTP) == V_S5) {\r
- IoWrite16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C, (Pm1Cnt & (~B_QNC_PM1BLK_PM1C_SLPTP)));\r
- return TRUE;\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-/**\r
- This function is used to clear SMI and wake status.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCClearSmiAndWake (\r
- VOID\r
- )\r
-{\r
- UINT32 Gpe0Sts;\r
- UINT32 SmiSts;\r
-\r
- //\r
- // Read the ACPI registers\r
- //\r
- Gpe0Sts = IoRead32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_GPE0S);\r
- SmiSts = IoRead32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_SMIS);\r
-\r
- //\r
- // Clear any SMI or wake state from the boot\r
- //\r
- Gpe0Sts |= B_QNC_GPE0BLK_GPE0S_ALL;\r
- SmiSts |= B_QNC_GPE0BLK_SMIS_ALL;\r
-\r
- //\r
- // Write them back\r
- //\r
- IoWrite32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_GPE0S, Gpe0Sts);\r
- IoWrite32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_SMIS, SmiSts);\r
-}\r
-\r
-/** Send DRAM Ready opcode.\r
-\r
- @param[in] OpcodeParam Parameter to DRAM ready opcode.\r
-\r
- @retval VOID\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCSendOpcodeDramReady (\r
- IN UINT32 OpcodeParam\r
- )\r
-{\r
-\r
- //\r
- // Before sending DRAM ready place invalid value in Scrub Config.\r
- //\r
- QNCPortWrite (\r
- QUARK_NC_RMU_SB_PORT_ID,\r
- QUARK_NC_ECC_SCRUB_CONFIG_REG,\r
- SCRUB_CFG_INVALID\r
- );\r
-\r
- //\r
- // Send opcode and use param to notify HW of new RMU firmware location.\r
- //\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MDR) = OpcodeParam;\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MCR) = MESSAGE_SHADOW_DW (QUARK_NC_RMU_SB_PORT_ID, 0);\r
-\r
- //\r
- // HW completed tasks on DRAM ready when scrub config read back as zero.\r
- //\r
- while (QNCPortRead (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_ECC_SCRUB_CONFIG_REG) != 0) {\r
- MicroSecondDelay (10);\r
- }\r
-}\r
-\r
-/**\r
-\r
- Relocate RMU Main binary to memory after MRC to improve performance.\r
-\r
- @param[in] DestBaseAddress - Specify the new memory address for the RMU Main binary.\r
- @param[in] SrcBaseAddress - Specify the current memory address for the RMU Main binary.\r
- @param[in] Size - Specify size of the RMU Main binary.\r
-\r
- @retval VOID\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-RmuMainRelocation (\r
- IN CONST UINT32 DestBaseAddress,\r
- IN CONST UINT32 SrcBaseAddress,\r
- IN CONST UINTN Size\r
- )\r
-{\r
- //\r
- // Shadow RMU Main binary into main memory.\r
- //\r
- CopyMem ((VOID *)(UINTN)DestBaseAddress,(VOID *)(UINTN) SrcBaseAddress, Size);\r
-}\r
-\r
-\r
-/**\r
- Get the total memory size\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-QNCGetTotalMemorysize (\r
- VOID\r
- )\r
-{\r
- return QNCPortRead(QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QUARK_NC_HOST_BRIDGE_HMBOUND_REG) & HMBOUND_MASK;\r
-}\r
-\r
-\r
-/**\r
- Get the memory range of TSEG.\r
- The TSEG's memory is below TOLM.\r
-\r
- @param[out] BaseAddress The base address of TSEG's memory range\r
- @param[out] MemorySize The size of TSEG's memory range\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCGetTSEGMemoryRange (\r
- OUT UINT64 *BaseAddress,\r
- OUT UINT64 *MemorySize\r
- )\r
-{\r
- UINT64 Register = 0;\r
- UINT64 SMMAddress = 0;\r
-\r
- Register = QncHsmmcRead ();\r
-\r
- //\r
- // Get the SMRAM Base address\r
- //\r
- SMMAddress = Register & SMM_START_MASK;\r
- *BaseAddress = LShift16 (SMMAddress);\r
-\r
- //\r
- // Get the SMRAM size\r
- //\r
- SMMAddress = ((Register & SMM_END_MASK) | (~SMM_END_MASK)) + 1;\r
- *MemorySize = SMMAddress - (*BaseAddress);\r
-\r
- DEBUG ((\r
- EFI_D_INFO,\r
- "TSEG's memory range: BaseAddress = 0x%x, Size = 0x%x\n",\r
- (UINT32)*BaseAddress,\r
- (UINT32)*MemorySize\r
- ));\r
-}\r
-\r
-/**\r
- Updates the PAM registers in the MCH for the requested range and mode.\r
-\r
- @param Start The start address of the memory region\r
- @param Length The length, in bytes, of the memory region\r
- @param ReadEnable Pointer to the boolean variable on whether to enable read for legacy memory section.\r
- If NULL, then read attribute will not be touched by this call.\r
- @param ReadEnable Pointer to the boolean variable on whether to enable write for legacy memory section.\r
- If NULL, then write attribute will not be touched by this call.\r
- @param Granularity A pointer to granularity, in bytes, that the PAM registers support\r
-\r
- @retval RETURN_SUCCESS The PAM registers in the MCH were updated\r
- @retval RETURN_INVALID_PARAMETER The memory range is not valid in legacy region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-QNCLegacyRegionManipulation (\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- IN BOOLEAN *ReadEnable,\r
- IN BOOLEAN *WriteEnable,\r
- OUT UINT32 *Granularity\r
- )\r
-{\r
- //\r
- // Do nothing cos no such support on QNC\r
- //\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-/**\r
- Determine if QNC is supported.\r
-\r
- @retval FALSE QNC is not supported.\r
- @retval TRUE QNC is supported.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-IsQncSupported (\r
- VOID\r
- )\r
-{\r
- UINT16 SocVendorId;\r
- UINT16 SocDeviceId;\r
-\r
- SocVendorId = MmioRead16 (\r
- PciDeviceMmBase (MC_BUS,\r
- MC_DEV,\r
- MC_FUN) + PCI_VENDOR_ID_OFFSET\r
- );\r
-\r
- SocDeviceId = QncGetSocDeviceId();\r
-\r
- //\r
- // Verify that this is a supported chipset\r
- //\r
- if ((SocVendorId != QUARK_MC_VENDOR_ID) || ((SocDeviceId != QUARK_MC_DEVICE_ID) && (SocDeviceId != QUARK2_MC_DEVICE_ID))) {\r
- DEBUG ((DEBUG_ERROR, "QNC code doesn't support the Soc VendorId:0x%04x Soc DeviceId:0x%04x!\n", SocVendorId, SocDeviceId));\r
- return FALSE;\r
- }\r
- return TRUE;\r
-}\r
-\r
-/**\r
- Get the DeviceId of the SoC\r
-\r
- @retval PCI DeviceId of the SoC\r
-**/\r
-UINT16\r
-EFIAPI\r
-QncGetSocDeviceId (\r
- VOID\r
- )\r
-{\r
- UINT16 SocDeviceId;\r
-\r
- SocDeviceId = MmioRead16 (\r
- PciDeviceMmBase (\r
- MC_BUS,\r
- MC_DEV,\r
- MC_FUN\r
- ) + PCI_DEVICE_ID_OFFSET\r
- );\r
-\r
- return SocDeviceId;\r
-}\r
-\r
-/**\r
- Enable SMI detection of legacy flash access violations.\r
-**/\r
-VOID\r
-EFIAPI\r
-QncEnableLegacyFlashAccessViolationSmi (\r
- VOID\r
- )\r
-{\r
- UINT32 BcValue;\r
-\r
- BcValue = LpcPciCfg32 (R_QNC_LPC_BIOS_CNTL);\r
-\r
- //\r
- // Clear BIOSWE & set BLE.\r
- //\r
- BcValue &= (~B_QNC_LPC_BIOS_CNTL_BIOSWE);\r
- BcValue |= (B_QNC_LPC_BIOS_CNTL_BLE);\r
-\r
- LpcPciCfg32 (R_QNC_LPC_BIOS_CNTL) = BcValue;\r
-\r
- DEBUG ((EFI_D_INFO, "BIOS Control Lock Enabled!\n"));\r
-}\r
-\r
-/**\r
- Setup RMU Thermal sensor registers for Vref mode.\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCThermalSensorSetVRefMode (\r
- VOID\r
- )\r
-{\r
- UINT32 Tscgf1Config;\r
- UINT32 Tscgf2Config;\r
- UINT32 Tscgf2Config2;\r
-\r
- Tscgf1Config = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF1_CONFIG);\r
- Tscgf2Config = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG);\r
- Tscgf2Config2 = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG2);\r
-\r
- Tscgf1Config &= ~(B_TSCGF1_CONFIG_ISNSCURRENTSEL_MASK);\r
- Tscgf1Config |= (V_TSCGF1_CONFIG_ISNSCURRENTSEL_VREF_MODE << B_TSCGF1_CONFIG_ISNSCURRENTSEL_BP);\r
-\r
- Tscgf1Config &= ~(B_TSCGF1_CONFIG_IBGEN);\r
- Tscgf1Config |= (V_TSCGF1_CONFIG_IBGEN_VREF_MODE << B_TSCGF1_CONFIG_IBGEN_BP);\r
-\r
- Tscgf2Config2 &= ~(B_TSCGF2_CONFIG2_ISPARECTRL_MASK);\r
- Tscgf2Config2 |= (V_TSCGF2_CONFIG2_ISPARECTRL_VREF_MODE << B_TSCGF2_CONFIG2_ISPARECTRL_BP);\r
-\r
- Tscgf2Config2 &= ~(B_TSCGF2_CONFIG2_ICALCOARSETUNE_MASK);\r
- Tscgf2Config2 |= (V_TSCGF2_CONFIG2_ICALCOARSETUNE_VREF_MODE << B_TSCGF2_CONFIG2_ICALCOARSETUNE_BP);\r
-\r
- Tscgf2Config &= ~(B_TSCGF2_CONFIG_IDSCONTROL_MASK);\r
- Tscgf2Config |= (V_TSCGF2_CONFIG_IDSCONTROL_VREF_MODE << B_TSCGF2_CONFIG_IDSCONTROL_BP);\r
-\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF1_CONFIG, Tscgf1Config);\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG, Tscgf2Config);\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG2, Tscgf2Config2);\r
-}\r
-\r
-/**\r
- Setup RMU Thermal sensor registers for Ratiometric mode.\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCThermalSensorSetRatiometricMode (\r
- VOID\r
- )\r
-{\r
- UINT32 Tscgf1Config;\r
- UINT32 Tscgf2Config;\r
- UINT32 Tscgf2Config2;\r
- UINT32 Tscgf3Config;\r
-\r
- Tscgf1Config = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF1_CONFIG);\r
- Tscgf2Config = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG);\r
- Tscgf2Config2 = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG2);\r
- Tscgf3Config = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF3_CONFIG);\r
-\r
- Tscgf1Config &= ~(B_TSCGF1_CONFIG_ISNSCURRENTSEL_MASK);\r
- Tscgf1Config |= (V_TSCGF1_CONFIG_ISNSCURRENTSEL_RATIO_MODE << B_TSCGF1_CONFIG_ISNSCURRENTSEL_BP);\r
-\r
- Tscgf1Config &= ~(B_TSCGF1_CONFIG_ISNSCHOPSEL_MASK);\r
- Tscgf1Config |= (V_TSCGF1_CONFIG_ISNSCHOPSEL_RATIO_MODE << B_TSCGF1_CONFIG_ISNSCHOPSEL_BP);\r
-\r
- Tscgf1Config &= ~(B_TSCGF1_CONFIG_ISNSINTERNALVREFEN);\r
- Tscgf1Config |= (V_TSCGF1_CONFIG_ISNSINTERNALVREFEN_RATIO_MODE << B_TSCGF1_CONFIG_ISNSINTERNALVREFEN_BP);\r
-\r
- Tscgf1Config &= ~(B_TSCGF1_CONFIG_IBGEN);\r
- Tscgf1Config |= (V_TSCGF1_CONFIG_IBGEN_RATIO_MODE << B_TSCGF1_CONFIG_IBGEN_BP);\r
-\r
- Tscgf1Config &= ~(B_TSCGF1_CONFIG_IBGCHOPEN);\r
- Tscgf1Config |= (V_TSCGF1_CONFIG_IBGCHOPEN_RATIO_MODE << B_TSCGF1_CONFIG_IBGCHOPEN_BP);\r
-\r
- Tscgf2Config2 &= ~(B_TSCGF2_CONFIG2_ICALCONFIGSEL_MASK);\r
- Tscgf2Config2 |= (V_TSCGF2_CONFIG2_ICALCONFIGSEL_RATIO_MODE << B_TSCGF2_CONFIG2_ICALCONFIGSEL_BP);\r
-\r
- Tscgf2Config2 &= ~(B_TSCGF2_CONFIG2_ISPARECTRL_MASK);\r
- Tscgf2Config2 |= (V_TSCGF2_CONFIG2_ISPARECTRL_RATIO_MODE << B_TSCGF2_CONFIG2_ISPARECTRL_BP);\r
-\r
- Tscgf2Config2 &= ~(B_TSCGF2_CONFIG2_ICALCOARSETUNE_MASK);\r
- Tscgf2Config2 |= (V_TSCGF2_CONFIG2_ICALCOARSETUNE_RATIO_MODE << B_TSCGF2_CONFIG2_ICALCOARSETUNE_BP);\r
-\r
- Tscgf2Config &= ~(B_TSCGF2_CONFIG_IDSCONTROL_MASK);\r
- Tscgf2Config |= (V_TSCGF2_CONFIG_IDSCONTROL_RATIO_MODE << B_TSCGF2_CONFIG_IDSCONTROL_BP);\r
-\r
- Tscgf2Config &= ~(B_TSCGF2_CONFIG_IDSTIMING_MASK);\r
- Tscgf2Config |= (V_TSCGF2_CONFIG_IDSTIMING_RATIO_MODE << B_TSCGF2_CONFIG_IDSTIMING_BP);\r
-\r
- Tscgf3Config &= ~(B_TSCGF3_CONFIG_ITSGAMMACOEFF_MASK);\r
- Tscgf3Config |= (V_TSCGF3_CONFIG_ITSGAMMACOEFF_RATIO_MODE << B_TSCGF3_CONFIG_ITSGAMMACOEFF_BP);\r
-\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF1_CONFIG, Tscgf1Config);\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG, Tscgf2Config);\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF2_CONFIG2, Tscgf2Config2);\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF3_CONFIG, Tscgf3Config);\r
-}\r
-\r
-/**\r
- Setup RMU Thermal sensor trip point values.\r
-\r
- @param[in] CatastrophicTripOnDegreesCelsius - Catastrophic set trip point threshold.\r
- @param[in] HotTripOnDegreesCelsius - Hot set trip point threshold.\r
- @param[in] HotTripOffDegreesCelsius - Hot clear trip point threshold.\r
-\r
- @retval EFI_SUCCESS Trip points setup.\r
- @retval EFI_INVALID_PARAMETER Invalid trip point value.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-QNCThermalSensorSetTripValues (\r
- IN CONST UINTN CatastrophicTripOnDegreesCelsius,\r
- IN CONST UINTN HotTripOnDegreesCelsius,\r
- IN CONST UINTN HotTripOffDegreesCelsius\r
- )\r
-{\r
- UINT32 RegisterValue;\r
-\r
- //\r
- // Register fields are 8-bit temperature values of granularity 1 degree C\r
- // where 0x00 corresponds to -50 degrees C\r
- // and 0xFF corresponds to 205 degrees C.\r
- //\r
- // User passes unsigned values in degrees Celsius so trips < 0 not supported.\r
- //\r
- // Add 50 to user values to get values for register fields.\r
- //\r
-\r
- if ((CatastrophicTripOnDegreesCelsius > 205) || (HotTripOnDegreesCelsius > 205) || (HotTripOffDegreesCelsius > 205)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Set new values.\r
- //\r
- RegisterValue =\r
- ((0 + 50) << TS_CAT_TRIP_CLEAR_THOLD_BP) | // Cat Trip Clear value must be less than Cat Trip Set Value.\r
- ((CatastrophicTripOnDegreesCelsius + 50) << TS_CAT_TRIP_SET_THOLD_BP) |\r
- ((HotTripOnDegreesCelsius + 50) << TS_HOT_TRIP_SET_THOLD_BP) |\r
- ((HotTripOffDegreesCelsius + 50) << TS_HOT_TRIP_CLEAR_THOLD_BP)\r
- ;\r
-\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_TS_TRIP, RegisterValue);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Enable RMU Thermal sensor with a Catastrophic Trip point.\r
-\r
- @retval EFI_SUCCESS Trip points setup.\r
- @retval EFI_INVALID_PARAMETER Invalid trip point value.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-QNCThermalSensorEnableWithCatastrophicTrip (\r
- IN CONST UINTN CatastrophicTripOnDegreesCelsius\r
- )\r
-{\r
- UINT32 Tscgf3Config;\r
- UINT32 TsModeReg;\r
- UINT32 TsTripReg;\r
-\r
- //\r
- // Trip Register fields are 8-bit temperature values of granularity 1 degree C\r
- // where 0x00 corresponds to -50 degrees C\r
- // and 0xFF corresponds to 205 degrees C.\r
- //\r
- // User passes unsigned values in degrees Celsius so trips < 0 not supported.\r
- //\r
- // Add 50 to user values to get values for register fields.\r
- //\r
-\r
- if (CatastrophicTripOnDegreesCelsius > 205) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Tscgf3Config = QNCAltPortRead (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF3_CONFIG);\r
- TsModeReg = QNCPortRead (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_TS_MODE);\r
- TsTripReg = QNCPortRead (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_TS_TRIP);\r
-\r
- //\r
- // Setup Catastrophic Trip point.\r
- //\r
- TsTripReg &= ~(TS_CAT_TRIP_SET_THOLD_MASK);\r
- TsTripReg |= ((CatastrophicTripOnDegreesCelsius + 50) << TS_CAT_TRIP_SET_THOLD_BP);\r
- TsTripReg &= ~(TS_CAT_TRIP_CLEAR_THOLD_MASK);\r
- TsTripReg |= ((0 + 50) << TS_CAT_TRIP_CLEAR_THOLD_BP); // Cat Trip Clear value must be less than Cat Trip Set Value.\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_TS_TRIP, TsTripReg);\r
-\r
- //\r
- // To enable the TS do the following:\r
- // 1) Take the TS out of reset by setting itsrst to 0x0.\r
- // 2) Enable the TS using RMU Thermal sensor mode register.\r
- //\r
-\r
- Tscgf3Config &= ~(B_TSCGF3_CONFIG_ITSRST);\r
- TsModeReg |= TS_ENABLE;\r
-\r
- QNCAltPortWrite (QUARK_SCSS_SOC_UNIT_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_TSCGF3_CONFIG, Tscgf3Config);\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_TS_MODE, TsModeReg);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Lock all RMU Thermal sensor control & trip point registers.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCThermalSensorLockAllRegisters (\r
- VOID\r
- )\r
-{\r
- UINT32 RegValue;\r
- UINT32 LockMask;\r
-\r
- LockMask = TS_LOCK_THRM_CTRL_REGS_ENABLE | TS_LOCK_AUX_TRIP_PT_REGS_ENABLE;\r
-\r
- RegValue = QNCPortRead (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_CONFIG);\r
- RegValue |= LockMask;\r
- QNCPortWrite (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_CONFIG, RegValue);\r
-\r
- ASSERT ((LockMask == (QNCPortRead (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_CONFIG) & LockMask)));\r
-}\r
-\r
-/**\r
- Set chipset policy for double bit ECC error.\r
-\r
- @param[in] PolicyValue Policy to config on double bit ECC error.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCPolicyDblEccBitErr (\r
- IN CONST UINT32 PolicyValue\r
- )\r
-{\r
- UINT32 Register;\r
- Register = QNCPortRead (QUARK_NC_RMU_SB_PORT_ID, QUARK_NC_RMU_REG_WDT_CONTROL);\r
- Register &= ~(B_WDT_CONTROL_DBL_ECC_BIT_ERR_MASK);\r
- Register |= PolicyValue;\r
- QNCPortWrite (\r
- QUARK_NC_RMU_SB_PORT_ID,\r
- QUARK_NC_RMU_REG_WDT_CONTROL,\r
- Register\r
- );\r
-}\r
-\r
-/**\r
- Determine if running on secure Quark hardware Sku.\r
-\r
- @retval FALSE Base Quark Sku or unprovisioned Secure Sku running.\r
- @retval TRUE Provisioned SecureSku hardware running.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QncIsSecureProvisionedSku (\r
- VOID\r
- )\r
-{\r
- // Read QUARK Secure SKU Fuse\r
- return ((QNCAltPortRead (QUARK_SCSS_FUSE_SB_PORT_ID, QUARK_SCSS_SOC_UNIT_SPI_ROM_FUSE) & BIT6) == BIT6);\r
-}\r
+++ /dev/null
-## @file\r
-# Intel QNC Library Instance\r
-#\r
-# Intel QNC Library Instance\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = IntelQNCLib\r
- FILE_GUID = F5B2EA6C-8148-4a4e-88EA-38A4A51F389F\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = IntelQNCLib\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- PciExpress.c\r
- IntelQNCLib.c\r
- CommonHeader.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- TimerLib\r
- DebugLib\r
- PcdLib\r
- PciLib\r
- IoLib\r
- PciCf8Lib\r
- BaseLib\r
- CpuLib\r
- QNCAccessLib\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPm1blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGpe0blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPmbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdWdtbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdRcbaMmioBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdDeviceEnables\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPcieRootPortConfiguration\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
+++ /dev/null
-/** @file\r
-QNC PCI Express initialization entry\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-#define PCIEXP_ROOT_PORT_URE_ENABLE BIT0 // unsupported request reporting enable\r
-#define PCIEXP_ROOT_PORT_FEE_ENABLE BIT1 // Fatal Error Reporting Enable\r
-#define PCIEXP_ROOT_PORT_NFE_ENABLE BIT2 // Non-Fatal Error Reporting Enable\r
-#define PCIEXP_ROOT_PORT_CEE_ENABLE BIT3 // Correctable Error Reporting Enable\r
-#define PCIEXP_ROOT_PORT_SFE_ENABLE BIT4 // System Error on Fatal Error Enable\r
-#define PCIEXP_ROOT_PORT_SNE_ENABLE BIT5 // System Error on Non-Fatal Error Enable\r
-#define PCIEXP_ROOT_PORT_SCE_ENABLE BIT6 // System Error on Correctable Error Enable\r
-\r
-EFI_STATUS\r
-PcieStall (\r
- IN UINTN Microseconds\r
- )\r
-{\r
- MicroSecondDelay (Microseconds);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Find the Offset to a given Capabilities ID\r
- CAPID list:\r
- 0x01 = PCI Power Management Interface\r
- 0x04 = Slot Identification\r
- 0x05 = MSI Capability\r
- 0x10 = PCI Express Capability\r
-\r
- @param[in] Bus Bus number of the interested device\r
- @param[in] Device Device number of the interested device\r
- @param[in] Function Function number of the interested device\r
- @param[in] CapId Capability ID to be scanned\r
-\r
- @retval Offset of desired CAPID\r
-\r
-**/\r
-UINT32\r
-PcieFindCapId (\r
- UINT8 Bus,\r
- UINT8 Device,\r
- UINT8 Function,\r
- UINT8 CapId\r
- )\r
-{\r
- UINT8 CapHeader;\r
-\r
- //\r
- // Always start at Offset 0x34\r
- //\r
- CapHeader = QNCMmPci8 (0, Bus, Device, Function, R_QNC_PCIE_CAP_PTR);\r
-\r
- if (CapHeader == 0xFF) {\r
- return 0;\r
- }\r
-\r
- while (CapHeader != 0) {\r
- if (QNCMmPci8 (0, Bus, Device, Function, CapHeader) == CapId) {\r
- return CapHeader;\r
- }\r
- CapHeader = QNCMmPci8 (0, Bus, Device, Function, CapHeader + 1);\r
- }\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Search and return the offset of desired Pci Express Capability ID\r
- CAPID list:\r
- 0x0001 = Advanced Error Rreporting Capability\r
- 0x0002 = Virtual Channel Capability\r
- 0x0003 = Device Serial Number Capability\r
- 0x0004 = Power Budgeting Capability\r
-\r
- @param[in] Bus Bus number of the interested device\r
- @param[in] Device Device number of the interested device\r
- @param[in] Function Function number of the interested device\r
- @param[in] CapId Capability ID to be scanned\r
-\r
- @retval Offset of desired CAPID\r
-\r
-**/\r
-UINT32\r
-PcieFindExtendedCapId (\r
- UINT8 Bus,\r
- UINT8 Device,\r
- UINT8 Function,\r
- UINT16 CapId\r
- )\r
-{\r
- UINT16 CapHeaderOffset;\r
- UINT16 CapHeaderId;\r
-\r
- // Start to search at Offset 0x100\r
- // Get Capability Header\r
- CapHeaderId = 0;\r
- CapHeaderOffset = PCIE_CAP_EXT_HEARDER_OFFSET;\r
-\r
- while (CapHeaderOffset != 0 && CapHeaderId != 0xFFFF) {\r
- CapHeaderId = QNCMmPci16 (0, Bus, Device, Function, CapHeaderOffset);\r
- if (CapHeaderId == CapId) {\r
- return CapHeaderOffset;\r
- }\r
- CapHeaderOffset = (QNCMmPci16 (0, Bus, Device, Function, CapHeaderOffset + 2) >> 4);\r
- }\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Map Vc on both root port and downstream device\r
-\r
- @param[in] Bus1 Bus number of the root port\r
- @param[in] Device1 Device number of the root port\r
- @param[in] Function1 Function number of the root port\r
- @param[in] Bus2 Bus number of the downstream device\r
- @param[in] Device2 Device number of the downstream device\r
- @param[in] Function2 Function number of the downstream device\r
-\r
- @retval EFI_SUCCESS Map Vc successful\r
-\r
-**/\r
-EFI_STATUS\r
-PcieInitTcxVc0 (\r
- IN UINT8 Bus1,\r
- IN UINT8 Device1,\r
- IN UINT8 Function1,\r
- IN UINT8 Bus2,\r
- IN UINT8 Device2,\r
- IN UINT8 Function2\r
- )\r
-{\r
- UINT32 Offset;\r
-\r
- //\r
- // Initialize TCx-VC0 value on the port to only use TC0\r
- //\r
- Offset = PcieFindExtendedCapId (Bus1, Device1, Function1, 2);\r
- if (Offset == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- QNCMmPci8AndThenOr (0, Bus1, Device1, Function1, (Offset + PCIE_SLOT_CAP_OFFSET), ~0xF, 1);\r
-\r
- // Set TCx-VC0 value on the Endpoint\r
-\r
- Offset = PcieFindExtendedCapId (Bus2, Device2, Function2, 2);\r
- if (Offset == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- QNCMmPci8AndThenOr (0, Bus2, Device2, Function2, (Offset + PCIE_SLOT_CAP_OFFSET), ~0xF, 1);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Map Traffic Class x to Vc0 on both root port and downstream device\r
-\r
- @param[in] Bus1 Bus number of the root port\r
- @param[in] Device1 Device number of the root port\r
- @param[in] Function1 Function number of the root port\r
- @param[in] Bus2 Bus number of the downstream device\r
- @param[in] Device2 Device number of the downstream device\r
- @param[in] Function2 Function number of the downstream device\r
- @param[in] TCx Traffic Class to be mapped to vc0\r
-\r
- @retval EFI_SUCCESS Map Tcx to Vc0 successful\r
-\r
-**/\r
-EFI_STATUS\r
-PcieMapTcxVc0 (\r
- IN UINT8 Bus1,\r
- IN UINT8 Device1,\r
- IN UINT8 Function1,\r
- IN UINT8 Bus2,\r
- IN UINT8 Device2,\r
- IN UINT8 Function2,\r
- IN UINT8 TCx\r
- )\r
-{\r
- UINT32 Offset;\r
-\r
- //\r
- // Set TCx-VC0 value on the port\r
- //\r
-\r
- Offset = PcieFindExtendedCapId (Bus1, Device1, Function1, 2);\r
- if (Offset == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- QNCMmPci8 (0, Bus1, Device1, Function1, (Offset + PCIE_SLOT_CAP_OFFSET)) = (UINT8)(1 << TCx);\r
-\r
- // Set TCx-VC0 value on the Endpoint\r
-\r
- Offset = PcieFindExtendedCapId (Bus2, Device2, Function2, 2);\r
- if (Offset == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- QNCMmPci8 (0, Bus2, Device2, Function2, (Offset + PCIE_SLOT_CAP_OFFSET)) = (UINT8)(1 << TCx);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Set common clock for both root port and downstream device.\r
-\r
- @param[in] Bus1 Bus number of the root port\r
- @param[in] Device1 Device number of the root port\r
- @param[in] Function1 Function number of the root port\r
- @param[in] Bus2 Device number of the downstream device\r
- @param[in] Device2 Function number of the downstream device\r
-\r
- @retval EFI_SUCCESS Set common clock successful\r
-\r
-**/\r
-EFI_STATUS\r
-PcieSetCommonClock (\r
- IN UINT8 Bus1,\r
- IN UINT8 Device1,\r
- IN UINT8 Function1,\r
- IN UINT8 Bus2,\r
- IN UINT8 Device2\r
- )\r
-{\r
- UINT32 CapOffset1;\r
- UINT32 CapOffset2;\r
- UINT8 Function2;\r
- UINT8 CommonClock;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Get the pointer to the Port PCI Express Capability Structure.\r
- //\r
- CommonClock = 0;\r
- CapOffset1 = PcieFindCapId (Bus1, Device1, Function1, PCIE_CAPID);\r
- if (CapOffset1 == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Step 1\r
- // Read the Slot Clock Configuration bit of the Link status register of the root port and the endpoint device connected to the port\r
- // If both components have this bit set to 1, then System BIOS should set the "Common Clock Configuration" bit in the Link Control Registers\r
- // for both components at both sides of the link to indicate that components at both ends\r
- // of the link use a common clock source\r
- //\r
-\r
- //\r
- // Check the Port Slot Clock Configuration Bit.\r
- //\r
- if ((QNCMmPci16 (0, Bus1, Device1, Function1, (CapOffset1 + PCIE_LINK_STS_OFFSET)) & B_QNC_PCIE_LSTS_SCC) == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- for (Function2 = 0; Function2 < 8; Function2++) {\r
- //\r
- // Check the Endpoint Slot Clock Configuration Bit.\r
- //\r
- CapOffset2 = PcieFindCapId (Bus2, Device2, Function2, PCIE_CAPID);\r
- if ((CapOffset2 != 0) &&\r
- ((QNCMmPci16 (0, Bus2, Device2, Function2, (CapOffset2 + PCIE_LINK_STS_OFFSET)) & B_QNC_PCIE_LSTS_SCC) != 0)) {\r
-\r
- //\r
- // Common clock is supported, set common clock bit on root port\r
- // and the endpoint\r
- //\r
- if (CommonClock == 0) {\r
- QNCMmPci8Or (0, Bus1, Device1, Function1, (CapOffset1 + PCIE_LINK_CNT_OFFSET), B_QNC_PCIE_LCTL_CCC);\r
- CommonClock++;\r
- }\r
- QNCMmPci8Or (0, Bus2, Device2, Function2, (CapOffset2 + PCIE_LINK_CNT_OFFSET), B_QNC_PCIE_LCTL_CCC);\r
- }\r
- }\r
-\r
- //\r
- // Step 2 If the Common Clock Configuration bit was changed by BIOS in step 1,\r
- // System BIOS should initiate a link training by setting the Retrain Link bit\r
- // in the Link Control register of the root port (D28:F0/F1 offset\r
- // 50h [5]) to "1b" and then poll the Link Training bit in the Link Status\r
- // register of the root port (D28:F0/F1/F2/F3/F4/F5 offset 52h [11]) until it is\r
- // "0b".\r
- //\r
- if (CommonClock == 0) {\r
- Status = EFI_UNSUPPORTED;\r
- } else {\r
- //\r
- // Retrain the Link per PCI Express Specification.\r
- //\r
- QNCMmPci8Or (0, Bus1, Device1, Function1, (CapOffset1 + PCIE_LINK_CNT_OFFSET), B_QNC_PCIE_LCTL_RL);\r
-\r
- //\r
- // Wait until Re-Training has completed.\r
- //\r
- while ((QNCMmPci16 (0, Bus1, Device1, Function1, (CapOffset1 + PCIE_LINK_STS_OFFSET)) & B_QNC_PCIE_LSTS_LT) != 0);\r
- Status = EFI_SUCCESS;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Enables the CLKREQ# PM on all the end point functions\r
-\r
- @param[in] Bus Bus number of the downstream device\r
- @param[in] Device Device number of the downstream device\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-PcieSetClkreq (\r
- IN UINT8 Bus,\r
- IN UINT8 Device\r
- )\r
-{\r
- UINT8 Function;\r
- UINT32 CapOffset;\r
-\r
- //\r
- // Parse thro all the functions of the endpoint and find the PCIe Cap ID (offset 10h) and if\r
- // exists then enable the CLKREQ# bit (BIT8) on that function\r
- //\r
- for (Function = 0; Function < 8; Function++) {\r
- //\r
- // Find the PCIe Cap Id (offset 10h)\r
- //\r
- CapOffset = PcieFindCapId (Bus, Device, Function, PCIE_CAPID);\r
- if (CapOffset == 0) {\r
- continue;\r
- }\r
-\r
- //\r
- // Check if CLKREQ# is supported by the endpoints\r
- //\r
- if ((QNCMmPci32 (0, Bus, Device, Function, (CapOffset + PCIE_LINK_CAP_OFFSET))\r
- & B_QNC_PCIE_LCAP_CPM) != B_QNC_PCIE_LCAP_CPM) {\r
- //\r
- // CLKREQ# is not supported so dont do anything\r
- //\r
- return;\r
- }\r
- }\r
-\r
- //\r
- // Now enable the CLKREQ#\r
- //\r
- for (Function = 0; Function < 8; Function++) {\r
- //\r
- // Find the PCIe Cap Id (offset 10h)\r
- //\r
- CapOffset = PcieFindCapId (Bus, Device, Function, PCIE_CAPID);\r
- if (CapOffset == 0) {\r
- continue;\r
- }\r
-\r
- QNCMmPci16Or (0, Bus, Device, Function, (CapOffset + PCIE_LINK_CNT_OFFSET), BIT8);\r
- }\r
-}\r
-\r
-/**\r
-\r
- Configure ASPM automatically for both root port and downstream device.\r
-\r
- @param[in] RootBus Bus number of the root port\r
- @param[in] RootDevice Device number of the root port\r
- @param[in] RootFunction Function number of the root port\r
- @param[in] EndpointBus Bus number of the downstream device\r
- @param[in] EndpointDevice Device number of the downstream device\r
- @param[in] EndpointFunction Function number of the downstream device\r
- @param[in] LinkAspmVal Currently used ASPM setting\r
-\r
- @retval EFI_SUCCESS Configure ASPM successful\r
-\r
-**/\r
-EFI_STATUS\r
-PcieSetAspmAuto (\r
- IN UINT8 RootBus,\r
- IN UINT8 RootDevice,\r
- IN UINT8 RootFunction,\r
- IN UINT8 EndpointBus,\r
- IN UINT8 EndpointDevice,\r
- IN UINT8 EndpointFunction,\r
- OUT UINT16 *LinkAspmVal\r
- )\r
-{\r
- UINT32 RootPcieCapOffset;\r
- UINT32 EndpointPcieCapOffset;\r
- UINT16 RootPortAspm;\r
- UINT16 EndPointAspm;\r
- UINT16 AspmVal;\r
- UINT32 PortLxLat;\r
- UINT32 EndPointLxLat;\r
- UINT32 LxLat;\r
-\r
- //\r
- // Get the pointer to the Port PCI Express Capability Structure.\r
- //\r
- RootPcieCapOffset = PcieFindCapId (RootBus, RootDevice, RootFunction, PCIE_CAPID);\r
- if (RootPcieCapOffset == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Get the pointer to the Endpoint PCI Express Capability Structure.\r
- //\r
- EndpointPcieCapOffset = PcieFindCapId (EndpointBus, EndpointDevice, EndpointFunction, PCIE_CAPID);\r
- if (EndpointPcieCapOffset == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Obtain initial ASPM settings from respective port capability registers.\r
- //\r
- RootPortAspm = (QNCMmPci16 (0, RootBus, RootDevice, RootFunction, (RootPcieCapOffset + PCIE_LINK_CAP_OFFSET)) & B_QNC_PCIE_LCAP_APMS_MASK) >> V_QNC_PCIE_LCAP_APMS_OFFSET;\r
-\r
- //\r
- // Configure downstream device if present.\r
- //\r
- EndPointAspm = (QNCMmPci16 (0, EndpointBus, EndpointDevice, EndpointFunction, (EndpointPcieCapOffset + PCIE_LINK_CAP_OFFSET)) & B_QNC_PCIE_LCAP_APMS_MASK) >> V_QNC_PCIE_LCAP_APMS_OFFSET;\r
-\r
- //\r
- // TODO: Mask APMC with values from lookup table.\r
- // RevID of 0xFF applies to all steppings.\r
- //\r
-\r
- // TODO: Mask with latency/acceptable latency comparison results.\r
-\r
- AspmVal = RootPortAspm;\r
- if (RootPortAspm > EndPointAspm) {\r
- AspmVal = EndPointAspm;\r
- }\r
-\r
- //\r
- // Check if L1 should be enabled based on port and endpoint L1 exit latency.\r
- //\r
- if(AspmVal & BIT1) {\r
- PortLxLat = QNCMmPci32 (0, RootBus, RootDevice, RootFunction, (RootPcieCapOffset + PCIE_LINK_CAP_OFFSET)) & B_QNC_PCIE_LCAP_EL1_MASK;\r
- EndPointLxLat = QNCMmPci32 (0, EndpointBus, EndpointDevice, EndpointFunction, (EndpointPcieCapOffset + PCIE_LINK_CAP_OFFSET)) & B_QNC_PCIE_LCAP_EL1_MASK;\r
-\r
- LxLat = PortLxLat;\r
- if(PortLxLat < EndPointLxLat) {\r
- LxLat = EndPointLxLat;\r
- }\r
-\r
- //\r
- // check if the value is bigger than endpoint L1 acceptable exit latency, if it is\r
- // larger than accepted value, then we should disable L1\r
- //\r
- LxLat >>= 6;\r
- if(LxLat > (QNCMmPci32 (0, EndpointBus, EndpointDevice, EndpointFunction, (EndpointPcieCapOffset + PCIE_DEV_CAP_OFFSET)) & B_QNC_PCIE_DCAP_E1AL)) {\r
- AspmVal &= ~BIT1;\r
- }\r
- }\r
-\r
- //\r
- // Check if L0s should be enabled based on port and endpoint L0s exit latency.\r
- //\r
- if(AspmVal & BIT0) {\r
- PortLxLat = QNCMmPci32 (0, RootBus, RootDevice, RootFunction, (RootPcieCapOffset+ PCIE_LINK_CAP_OFFSET)) & B_QNC_PCIE_LCAP_EL0_MASK;\r
- EndPointLxLat = QNCMmPci32 (0, EndpointBus, EndpointDevice, EndpointFunction, (EndpointPcieCapOffset + PCIE_LINK_CAP_OFFSET)) & B_QNC_PCIE_LCAP_EL0_MASK;\r
-\r
- LxLat = PortLxLat;\r
- if(PortLxLat < EndPointLxLat) {\r
- LxLat = EndPointLxLat;\r
- }\r
-\r
- //\r
- // check if the value is bigger than endpoint L0s acceptable exit latency, if it is\r
- // larger than accepted value, then we should disable L0s\r
- //\r
- LxLat >>= 6;\r
- if(LxLat > (QNCMmPci32 (0, EndpointBus, EndpointDevice, EndpointFunction, (EndpointPcieCapOffset + PCIE_DEV_CAP_OFFSET)) & B_QNC_PCIE_DCAP_E0AL)) {\r
- AspmVal &= ~BIT0;\r
- }\r
- }\r
-\r
- RootPortAspm = AspmVal;\r
-\r
- *LinkAspmVal = AspmVal;\r
- //\r
- // Set Endpoint Aspm\r
- //\r
- QNCMmPci16AndThenOr (0, EndpointBus, EndpointDevice, EndpointFunction, (EndpointPcieCapOffset + PCIE_LINK_CNT_OFFSET), 0xFFFC, AspmVal);\r
-\r
-\r
- //\r
- // Set Root Port Aspm\r
- //\r
- QNCMmPci16AndThenOr (0, RootBus, RootDevice, RootFunction, (RootPcieCapOffset + PCIE_LINK_CNT_OFFSET), 0xFFFC, RootPortAspm);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Configure ASPM based on the given setting for the interested device.\r
-\r
- @param[in] Bus Bus number of the interested device\r
- @param[in] Device Device number of the interested device\r
- @param[in] Function Function number of the interested device\r
- @param[in] AspmSetting Aspm setting\r
- @param[in] LinkAspmVal Currently used ASPM setting\r
-\r
- @retval EFI_SUCCESS Configure ASPM successful\r
-\r
-**/\r
-EFI_STATUS\r
-PcieSetAspmManual (\r
- IN UINT8 Bus,\r
- IN UINT8 Device,\r
- IN UINT8 Function,\r
- IN UINT8 AspmSetting,\r
- OUT UINT16 *LinkAspmVal\r
- )\r
-{\r
- UINT32 PcieCapOffset;\r
- UINT16 PortAspm;\r
-\r
- //\r
- // Get the pointer to the Port PCI Express Capability Structure.\r
- //\r
- PcieCapOffset = PcieFindCapId (Bus, Device, Function, PCIE_CAPID);\r
- if (PcieCapOffset == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- // Read the Link Capability register's ASPM setting\r
- PortAspm = (QNCMmPci16 (0, Bus, Device, Function, (PcieCapOffset + PCIE_LINK_CAP_OFFSET)) & B_QNC_PCIE_LCAP_APMS_MASK) >> V_QNC_PCIE_LCAP_APMS_OFFSET;\r
- // Mask it with the Setup selection\r
- PortAspm &= AspmSetting;\r
-\r
- *LinkAspmVal = PortAspm;\r
- // Write it to the Link Control register\r
- QNCMmPci16AndThenOr (0, Bus, Device, Function, (PcieCapOffset + PCIE_LINK_CNT_OFFSET), 0xFFFC, PortAspm);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Perform Initialization on one PCI Express root port.\r
-\r
- @param[in] RootPortIndex Index of PCI Express root port\r
- @param[in] RootPortConfig Pointer to the given pcie root port configuration\r
- @param[in] PciExpressBar Base address of pcie space\r
- @param[in] QNCRootComplexBar Base address of root complex\r
- @param[in] QNCPmioBase Base address of PM IO space\r
- @param[in] QNCGpeBase Base address of gpe IO space\r
-\r
- @retval EFI_SUCCESS Initialization successful\r
-\r
-**/\r
-EFI_STATUS\r
-QNCRootPortInit (\r
- IN UINT32 RootPortIndex,\r
- IN PCIEXP_ROOT_PORT_CONFIGURATION *RootPortConfig,\r
- IN UINT64 PciExpressBar,\r
- IN UINT32 QNCRootComplexBar,\r
- IN UINT32 QNCPmioBase,\r
- IN UINT32 QNCGpeBase\r
- )\r
-{\r
- UINT64 RPBase;\r
- UINT64 EndPointBase;\r
- UINT16 AspmVal;\r
- UINT16 SlotStatus;\r
- UINTN Index;\r
- UINT32 CapOffset;\r
- UINT32 DwordReg;\r
-\r
- RPBase = PciExpressBar + (((PCI_BUS_NUMBER_QNC << 8) + ((PCI_DEVICE_NUMBER_PCIE_ROOTPORT) << 3) + ((PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0 + RootPortIndex) << 0)) << 12);\r
- CapOffset = PcieFindCapId (PCI_BUS_NUMBER_QNC, (UINT8)(PCI_DEVICE_NUMBER_PCIE_ROOTPORT), (UINT8)(PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0 + RootPortIndex), PCIE_CAPID);\r
-\r
- if (CapOffset == 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Initialize "Slot Implmemented Bit" for this root port\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.SlotImplemented) {\r
- QNCMmio16Or (RPBase, R_QNC_PCIE_XCAP, B_QNC_PCIE_XCAP_SI);\r
- }\r
-\r
- //\r
- // For Root Port Slots Numbering on the CRBs.\r
- // Root Port 0 = Slot 1\r
- // Root Port 1 = Slot 2\r
- // Root Port 2 = Slot 3\r
- // Root Port 3 = Slot 4\r
- //\r
- DwordReg = QNCMmio32 (RPBase, R_QNC_PCIE_SLCAP);\r
- DwordReg &= B_QNC_PCIE_SLCAP_MASK_RSV_VALUE;\r
- DwordReg |= (V_QNC_PCIE_SLCAP_SLV << V_QNC_PCIE_SLCAP_SLV_OFFSET);\r
- DwordReg |= ((RootPortConfig[RootPortIndex].Bits.PhysicalSlotNumber) << V_QNC_PCIE_SLCAP_PSN_OFFSET) ;\r
- QNCMmio32 (RPBase, R_QNC_PCIE_SLCAP) = DwordReg;\r
-\r
- //\r
- // Check for a Presence Detect Change.\r
- //\r
- SlotStatus = QNCMmio16 (RPBase, R_QNC_PCIE_SLSTS);\r
- if ((SlotStatus & (B_QNC_PCIE_SLSTS_PDS + B_QNC_PCIE_SLSTS_PDC)) == 0) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- //\r
- // Temporarily Hardcode the Root Port Bridge Number to 2.\r
- //\r
- // This Endpoint check should immediately pass. Howerver, a 900ms delay\r
- // has been added to match the timing requirements of the PCI Express Base\r
- // Specification, Revision 1.0A, Section 6.6 ("...software must allow 1.0s\r
- // after a reset of a device, before it may determine that a device which\r
- // fails to return a Successful Completion status for a valid Configuration\r
- // Request is a broken device"). Note that a 100ms delay was already added\r
- // after the Root Ports were first taken out of reset.\r
- //\r
- QNCMmio32AndThenOr (RPBase, R_QNC_PCIE_BNUM, 0xFF0000FF, 0x00020200);\r
- //\r
- // Only do this when a downstream device is present\r
- //\r
- EndPointBase = PciExpressBar + (((2 << 8) + (0 << 3) + (0 << 0)) << 12);\r
- if ((SlotStatus & B_QNC_PCIE_SLSTS_PDS) != 0) {\r
- for (Index = 0; Index < V_PCIE_MAX_TRY_TIMES; Index++){\r
- if (QNCMmio16 (EndPointBase, 0x0) != 0xFFFF) {\r
- break;\r
- }\r
- PcieStall (15);\r
- }\r
- if (Index >= V_PCIE_MAX_TRY_TIMES) {\r
- //\r
- // Clear Bus Numbers.\r
- //\r
- QNCMmio32And (RPBase, R_QNC_PCIE_BNUM, 0xFF0000FF);\r
- return EFI_NOT_FOUND;\r
- }\r
- }\r
-\r
- //\r
- // PCI Express* Virtual Channels\r
- // Clear TC1-7 Traffic classes.\r
- // Map TC0-VC0\r
- //\r
- PcieInitTcxVc0 (PCI_BUS_NUMBER_QNC, (UINT8)(PCI_DEVICE_NUMBER_PCIE_ROOTPORT), (UINT8)(PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0 + RootPortIndex), 2, 0, 0);\r
- PcieMapTcxVc0 (PCI_BUS_NUMBER_QNC, (UINT8)(PCI_DEVICE_NUMBER_PCIE_ROOTPORT), (UINT8)(PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0 + RootPortIndex), 2, 0, 0, 0x0);\r
-\r
- //\r
- // Set Common Clock for inserted cards\r
- //\r
- if ((SlotStatus & B_QNC_PCIE_SLSTS_PDS) != 0) {\r
- PcieSetCommonClock (PCI_BUS_NUMBER_QNC, (UINT8)(PCI_DEVICE_NUMBER_PCIE_ROOTPORT), (UINT8)(PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0 + RootPortIndex), 2, 0);\r
- }\r
-\r
- //\r
- // Flow for Enabling ASPM\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.AspmEnable) {\r
- if (RootPortConfig[RootPortIndex].Bits.AspmAutoEnable) {\r
- PcieSetAspmAuto (PCI_BUS_NUMBER_QNC, (UINT8)(PCI_DEVICE_NUMBER_PCIE_ROOTPORT), (UINT8)(PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0 + RootPortIndex), 2, 0, 0, &AspmVal);\r
- } else {\r
- //\r
- // Set ASPM values according to setup selections, masked by capabilities\r
- //\r
- PcieSetAspmManual (\r
- PCI_BUS_NUMBER_QNC,\r
- (UINT8) (PCI_DEVICE_NUMBER_PCIE_ROOTPORT),\r
- (UINT8) (PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0 + RootPortIndex),\r
- (UINT8) ((RootPortConfig[RootPortIndex].Bits.AspmL0sEnable & 0x01) | (RootPortConfig[RootPortIndex].Bits.AspmL1Enable << 1)),\r
- &AspmVal\r
- );\r
- }\r
- }\r
-\r
- //\r
- // Enable the PCIe CLKREQ#\r
- //\r
- if ((SlotStatus & B_QNC_PCIE_SLSTS_PDS) != 0) {\r
- PcieSetClkreq (2, 0);\r
- }\r
-\r
- //\r
- // Clear Bus Numbers\r
- //\r
- QNCMmio32And (RPBase, R_QNC_PCIE_BNUM, 0xFF0000FF);\r
-\r
- //\r
- // Additional configurations\r
- //\r
-\r
- //\r
- // PCI-E Unsupported Request Reporting Enable\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.PortErrorMask & PCIEXP_ROOT_PORT_URE_ENABLE) {\r
- QNCMmio16Or (RPBase, R_QNC_PCIE_DCTL, B_QNC_PCIE_DCTL_URE);\r
- }\r
-\r
- //\r
- // Device Fatal Error Reporting Enable\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.PortErrorMask & PCIEXP_ROOT_PORT_FEE_ENABLE) {\r
- QNCMmio16Or (RPBase, R_QNC_PCIE_DCTL, B_QNC_PCIE_DCTL_FEE);\r
- }\r
-\r
- //\r
- // Device Non Fatal Error Reporting Enable\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.PortErrorMask & PCIEXP_ROOT_PORT_NFE_ENABLE) {\r
- QNCMmio16Or (RPBase, R_QNC_PCIE_DCTL, B_QNC_PCIE_DCTL_NFE);\r
- }\r
-\r
- //\r
- // Device Correctable Error Reporting Enable\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.PortErrorMask & PCIEXP_ROOT_PORT_CEE_ENABLE) {\r
- QNCMmio16Or (RPBase, R_QNC_PCIE_DCTL, B_QNC_PCIE_DCTL_CEE);\r
- }\r
- //\r
- // Root PCI-E PME Interrupt Enable\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.PmeInterruptEnable) {\r
- QNCMmio16Or (RPBase, R_QNC_PCIE_RCTL, B_QNC_PCIE_RCTL_PIE);\r
- }\r
- //\r
- // Root PCI-E System Error on Fatal Error Enable\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.PortErrorMask & PCIEXP_ROOT_PORT_SFE_ENABLE) {\r
- QNCMmio16Or (RPBase, R_QNC_PCIE_RCTL, B_QNC_PCIE_RCTL_SFE);\r
- }\r
-\r
- //\r
- // Root PCI-E System Error on Non-Fatal Error Enable\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.PortErrorMask & PCIEXP_ROOT_PORT_SNE_ENABLE) {\r
- QNCMmio16Or (RPBase, R_QNC_PCIE_RCTL, B_QNC_PCIE_RCTL_SNE);\r
- }\r
-\r
- //\r
- // Root PCI-E System Error on Correctable Error Enable\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.PortErrorMask & PCIEXP_ROOT_PORT_SCE_ENABLE) {\r
- QNCMmio16Or (RPBase, R_QNC_PCIE_RCTL, B_QNC_PCIE_RCTL_SCE);\r
- }\r
-\r
- //\r
- // Root PCI-E Powermanagement SCI Enabled\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.PmSciEnable) {\r
- //\r
- // Make sure that PME Interrupt Enable bit of Root Control register\r
- // of PCI Express Capability struceture is cleared\r
- //\r
- QNCMmio32And (RPBase, R_QNC_PCIE_RCTL, (~B_QNC_PCIE_RCTL_PIE));\r
- QNCMmio32AndThenOr (RPBase, R_QNC_PCIE_MPC, (~B_QNC_PCIE_MPC_PMME), B_QNC_PCIE_MPC_PMCE);\r
-\r
- //\r
- // Make sure GPE0 Stutus RW1C Bit is clear.\r
- //\r
- DwordReg = IoRead32 (QNCGpeBase + R_QNC_GPE0BLK_GPE0S);\r
- if ((DwordReg & B_QNC_GPE0BLK_GPE0S_PCIE) != 0) {\r
- IoWrite32 (QNCGpeBase + R_QNC_GPE0BLK_GPE0S, B_QNC_GPE0BLK_GPE0S_PCIE);\r
- }\r
- }\r
-\r
- //\r
- // PCIe Hot Plug SCI Enable\r
- //\r
- if (RootPortConfig[RootPortIndex].Bits.HotplugSciEnable) {\r
- //\r
- // Write clear for :\r
- // Attention Button Pressed (bit0)\r
- // Presence Detect Changed (bit3)\r
- //\r
- QNCMmio32Or (RPBase, R_QNC_PCIE_SLSTS, (B_QNC_PCIE_SLSTS_PDC | B_QNC_PCIE_SLSTS_ABP));\r
-\r
- //\r
- // Sequence 2: Program the following bits in Slot Control register at offset 18h\r
- // of PCI Express* Capability structure:\r
- // Attention Button Pressed Enable (bit0) = 1b\r
- // Presence Detect Changed Enable (bit3) = 1b\r
- // Hot Plug Interrupt Enable (bit5) = 0b\r
- //\r
- QNCMmio32AndThenOr (RPBase, R_QNC_PCIE_SLCTL, (~B_QNC_PCIE_SLCTL_HPE), (B_QNC_PCIE_SLCTL_PDE | B_QNC_PCIE_SLCTL_ABE));\r
-\r
- //\r
- // Sequence 3: Program Misc Port Config (MPC) register at PCI config space offset\r
- // D8h as follows:\r
- // Hot Plug SCI Enable (HPCE, bit30) = 1b\r
- // Hot Plug SMI Enable (HPME, bit1) = 0b\r
- //\r
- QNCMmio32AndThenOr (RPBase, R_QNC_PCIE_MPC, (~B_QNC_PCIE_MPC_HPME), B_QNC_PCIE_MPC_HPCE);\r
- }\r
-\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Perform Initialization of the Downstream Root Ports\r
-**/\r
-VOID\r
-QNCDownStreamPortsInit (\r
- IN PCIEXP_ROOT_PORT_CONFIGURATION *RootPortConfig,\r
- IN QNC_DEVICE_ENABLES *QNCDeviceEnables,\r
- IN UINT64 PciExpressBar,\r
- IN UINT32 QNCRootComplexBar,\r
- IN UINT32 QNCPmioBase,\r
- IN UINT32 QNCGpeBase,\r
- OUT UINTN *RpEnableMask\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Index;\r
-\r
- //\r
- // Initialize every root port and downstream device\r
- //\r
- for (Index = 0;Index < MAX_PCI_EXPRESS_ROOT_PORTS;Index++) {\r
- if ((QNCDeviceEnables->Uint32 & (1 << Index)) != 0) {\r
- Status = QNCRootPortInit (\r
- Index,\r
- RootPortConfig,\r
- PciExpressBar,\r
- QNCRootComplexBar,\r
- QNCPmioBase,\r
- QNCGpeBase\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- (*RpEnableMask) |= LShiftU64(1, Index);\r
- DEBUG ((EFI_D_INFO, " Root Port %x device found, enabled. RpEnableMask: 0x%x\n", Index + 1, *RpEnableMask));\r
- }\r
- }\r
- }\r
-}\r
-\r
-/**\r
- Do early init of pci express rootports on Soc.\r
-\r
-**/\r
-\r
-VOID\r
-EFIAPI\r
-PciExpressEarlyInit (\r
- VOID\r
- )\r
-{\r
- //\r
- // Setup Message Bus Idle Counter (SBIC) values.\r
- //\r
- QNCMmPci8(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0, R_QNC_PCIE_IOSFSBCTL) = QNCMmPci8AndThenOr(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0, R_QNC_PCIE_IOSFSBCTL, (~B_QNC_PCIE_IOSFSBCTL_SBIC_MASK), V_PCIE_ROOT_PORT_SBIC_VALUE);\r
- QNCMmPci8(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_1, R_QNC_PCIE_IOSFSBCTL) = QNCMmPci8AndThenOr(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_1, R_QNC_PCIE_IOSFSBCTL, (~B_QNC_PCIE_IOSFSBCTL_SBIC_MASK), V_PCIE_ROOT_PORT_SBIC_VALUE);\r
-\r
- //\r
- // Program SVID/SID the same as VID/DID for Root ports.\r
- //\r
- QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0, R_QNC_PCIE_SVID) = QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0, PCI_VENDOR_ID_OFFSET);\r
- QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_1, R_QNC_PCIE_SVID) = QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_1, PCI_VENDOR_ID_OFFSET);\r
-\r
- //\r
- // Set the IPF bit in MCR2\r
- //\r
- QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0, R_QNC_PCIE_MPC2) = QNCMmPci32Or(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0, R_QNC_PCIE_MPC2, B_QNC_PCIE_MPC2_IPF);\r
- QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_1, R_QNC_PCIE_MPC2) = QNCMmPci32Or(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_1, R_QNC_PCIE_MPC2, B_QNC_PCIE_MPC2_IPF);\r
-\r
- //\r
- // Set up the Posted and Non Posted Request sizes for PCIe\r
- //\r
- QNCMmPci32(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0, R_QNC_PCIE_CCFG) = QNCMmPci32AndThenOr(0, PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_PCIE_ROOTPORT, PCI_FUNCTION_NUMBER_PCIE_ROOTPORT_0, R_QNC_PCIE_CCFG, ~B_QNC_PCIE_CCFG_UPSD, (B_QNC_PCIE_CCFG_UNRS | B_QNC_PCIE_CCFG_UPRS));\r
-\r
- return;\r
-}\r
-\r
-\r
-/**\r
- Complete initialization all the pci express rootports on Soc.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PciExpressInit (\r
- )\r
-{\r
- UINT64 PciExpressBar;\r
- UINT32 QNCRootComplexBar;\r
- UINT32 QNCPmioBase;\r
- UINT32 QNCGpeBase;\r
- UINTN RpEnableMask;\r
- PCIEXP_ROOT_PORT_CONFIGURATION *mRootPortConfig;\r
- QNC_DEVICE_ENABLES mQNCDeviceEnables;\r
-\r
- //\r
- // Get BAR registers\r
- //\r
- QNCRootComplexBar = QNC_RCRB_BASE;\r
- QNCPmioBase = LpcPciCfg32 (R_QNC_LPC_PM1BLK) & B_QNC_LPC_PM1BLK_MASK;\r
- QNCGpeBase = LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & B_QNC_LPC_GPE0BLK_MASK;\r
- RpEnableMask = 0; // assume all root ports are disabled\r
-\r
- PciExpressBar = PcdGet64 (PcdPciExpressBaseAddress);\r
-\r
- //\r
- // Get platform information from PCD entries\r
- //\r
- mQNCDeviceEnables.Uint32 = PcdGet32 (PcdDeviceEnables);\r
- mRootPortConfig = (PCIEXP_ROOT_PORT_CONFIGURATION*) PcdGetPtr (PcdPcieRootPortConfiguration);\r
-\r
- DEBUG ((EFI_D_INFO, " mRootPortConfig: 0x%x, value1: 0x%x, value2: 0x%x, value3: 0x%x, value4: 0x%x\n",\r
- mRootPortConfig, mRootPortConfig[0].Uint32, mRootPortConfig[1].Uint32,\r
- mRootPortConfig[2].Uint32, mRootPortConfig[3].Uint32));\r
-\r
- QNCDownStreamPortsInit (\r
- mRootPortConfig,\r
- &mQNCDeviceEnables,\r
- PciExpressBar,\r
- QNCRootComplexBar,\r
- QNCPmioBase,\r
- QNCGpeBase,\r
- &RpEnableMask\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-MTRR setting library\r
-\r
-Copyright (c) 2008 - 2016, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Base.h>\r
-\r
-#include <Library/MtrrLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/CpuLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-#define QUARK_SOC_CPUID_FAMILY_MODEL_STEPPING 0x590\r
-\r
-#define CACHE_MTRR_ENABLED 0x800\r
-#define CACHE_FIXED_MTRR_ENABLED 0x400\r
-#define IA32_MTRR_CAP_VCNT_MASK 0xFF\r
-\r
-//\r
-// Context to save and restore when MTRRs are programmed\r
-//\r
-typedef struct {\r
- UINTN Cr4;\r
- BOOLEAN InterruptState;\r
-} MTRR_CONTEXT;\r
-\r
-//\r
-// This table defines the offset, base and length of the fixed MTRRs\r
-//\r
-CONST FIXED_MTRR mMtrrLibFixedMtrrTable[] = {\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX64K_00000, 0, SIZE_64KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX16K_80000, 0x80000, SIZE_16KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX16K_A0000, 0xA0000, SIZE_16KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_C0000, 0xC0000, SIZE_4KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_C8000, 0xC8000, SIZE_4KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_D0000, 0xD0000, SIZE_4KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_D8000, 0xD8000, SIZE_4KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_E0000, 0xE0000, SIZE_4KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_E8000, 0xE8000, SIZE_4KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_F0000, 0xF0000, SIZE_4KB },\r
- { QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_F8000, 0xF8000, SIZE_4KB }\r
-};\r
-\r
-//\r
-// Lookup table used to print MTRRs\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED CONST CHAR8 *mMtrrMemoryCacheTypeShortName[] = {\r
- "UC", // CacheUncacheable\r
- "WC", // CacheWriteCombining\r
- "R*", // Invalid\r
- "R*", // Invalid\r
- "WT", // CacheWriteThrough\r
- "WP", // CacheWriteProtected\r
- "WB", // CacheWriteBack\r
- "R*" // Invalid\r
-};\r
-\r
-UINT64\r
-MtrrRegisterRead (\r
- IN UINT32 MtrrRegister\r
- )\r
-{\r
- UINT64 Result;\r
-\r
- Result = (UINT64)QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, MtrrRegister);\r
- if (MtrrRegister >= QUARK_NC_HOST_BRIDGE_MTRR_FIX64K_00000 && MtrrRegister <= QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_F8000) {\r
- Result = Result | LShiftU64 ((UINT64)QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, MtrrRegister + 1), 32);\r
- }\r
- return Result;\r
-}\r
-\r
-UINT64\r
-MtrrRegisterWrite (\r
- IN UINT32 MtrrRegister,\r
- IN UINT64 Value\r
- )\r
-{\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, MtrrRegister, (UINT32)Value);\r
- if (MtrrRegister >= QUARK_NC_HOST_BRIDGE_MTRR_FIX64K_00000 && MtrrRegister <= QUARK_NC_HOST_BRIDGE_MTRR_FIX4K_F8000) {\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, MtrrRegister + 1, (UINT32)RShiftU64 (Value, 32));\r
- }\r
- return Value;\r
-}\r
-\r
-UINT64\r
-MtrrRegisterBitFieldWrite (\r
- IN UINT32 MtrrRegister,\r
- IN UINTN StartBit,\r
- IN UINTN EndBit,\r
- IN UINT64 Value\r
- )\r
-{\r
- return MtrrRegisterWrite (\r
- MtrrRegister,\r
- BitFieldWrite64 (\r
- MtrrRegisterRead (MtrrRegister),\r
- StartBit,\r
- EndBit,\r
- Value\r
- )\r
- );\r
-}\r
-\r
-/**\r
- Worker function returns the variable MTRR count for the CPU.\r
-\r
- @return Variable MTRR count\r
-\r
-**/\r
-UINT32\r
-GetVariableMtrrCountWorker (\r
- VOID\r
- )\r
-{\r
- UINT32 VariableMtrrCount;\r
-\r
- VariableMtrrCount = (UINT32)(MtrrRegisterRead (QUARK_NC_HOST_BRIDGE_IA32_MTRR_CAP) & IA32_MTRR_CAP_VCNT_MASK);\r
- ASSERT (VariableMtrrCount <= MTRR_NUMBER_OF_VARIABLE_MTRR);\r
- return VariableMtrrCount;\r
-}\r
-\r
-/**\r
- Returns the variable MTRR count for the CPU.\r
-\r
- @return Variable MTRR count\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-GetVariableMtrrCount (\r
- VOID\r
- )\r
-{\r
- if (!IsMtrrSupported ()) {\r
- return 0;\r
- }\r
- return GetVariableMtrrCountWorker ();\r
-}\r
-\r
-/**\r
- Worker function returns the firmware usable variable MTRR count for the CPU.\r
-\r
- @return Firmware usable variable MTRR count\r
-\r
-**/\r
-UINT32\r
-GetFirmwareVariableMtrrCountWorker (\r
- VOID\r
- )\r
-{\r
- UINT32 VariableMtrrCount;\r
- UINT32 ReservedMtrrNumber;\r
-\r
- VariableMtrrCount = GetVariableMtrrCountWorker ();\r
- ReservedMtrrNumber = PcdGet32 (PcdCpuNumberOfReservedVariableMtrrs);\r
- if (VariableMtrrCount < ReservedMtrrNumber) {\r
- return 0;\r
- }\r
-\r
- return VariableMtrrCount - ReservedMtrrNumber;\r
-}\r
-\r
-/**\r
- Returns the firmware usable variable MTRR count for the CPU.\r
-\r
- @return Firmware usable variable MTRR count\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-GetFirmwareVariableMtrrCount (\r
- VOID\r
- )\r
-{\r
- if (!IsMtrrSupported ()) {\r
- return 0;\r
- }\r
- return GetFirmwareVariableMtrrCountWorker ();\r
-}\r
-\r
-/**\r
- Worker function returns the default MTRR cache type for the system.\r
-\r
- If MtrrSetting is not NULL, returns the default MTRR cache type from input\r
- MTRR settings buffer.\r
- If MtrrSetting is NULL, returns the default MTRR cache type from MSR.\r
-\r
- @param[in] MtrrSetting A buffer holding all MTRRs content.\r
-\r
- @return The default MTRR cache type.\r
-\r
-**/\r
-MTRR_MEMORY_CACHE_TYPE\r
-MtrrGetDefaultMemoryTypeWorker (\r
- IN MTRR_SETTINGS *MtrrSetting\r
- )\r
-{\r
- if (MtrrSetting == NULL) {\r
- return (MTRR_MEMORY_CACHE_TYPE) (MtrrRegisterRead (QUARK_NC_HOST_BRIDGE_IA32_MTRR_DEF_TYPE) & 0x7);\r
- } else {\r
- return (MTRR_MEMORY_CACHE_TYPE) (MtrrSetting->MtrrDefType & 0x7);\r
- }\r
-}\r
-\r
-\r
-/**\r
- Returns the default MTRR cache type for the system.\r
-\r
- @return The default MTRR cache type.\r
-\r
-**/\r
-MTRR_MEMORY_CACHE_TYPE\r
-EFIAPI\r
-MtrrGetDefaultMemoryType (\r
- VOID\r
- )\r
-{\r
- if (!IsMtrrSupported ()) {\r
- return CacheUncacheable;\r
- }\r
- return MtrrGetDefaultMemoryTypeWorker (NULL);\r
-}\r
-\r
-/**\r
- Preparation before programming MTRR.\r
-\r
- This function will do some preparation for programming MTRRs:\r
- disable cache, invalid cache and disable MTRR caching functionality\r
-\r
- @param[out] MtrrContext Pointer to context to save\r
-\r
-**/\r
-VOID\r
-PreMtrrChange (\r
- OUT MTRR_CONTEXT *MtrrContext\r
- )\r
-{\r
- //\r
- // Disable interrupts and save current interrupt state\r
- //\r
- MtrrContext->InterruptState = SaveAndDisableInterrupts();\r
-\r
- //\r
- // Enter no fill cache mode, CD=1(Bit30), NW=0 (Bit29)\r
- //\r
- AsmDisableCache ();\r
-\r
- //\r
- // Save original CR4 value and clear PGE flag (Bit 7)\r
- //\r
- MtrrContext->Cr4 = AsmReadCr4 ();\r
- AsmWriteCr4 (MtrrContext->Cr4 & (~BIT7));\r
-\r
- //\r
- // Flush all TLBs\r
- //\r
- CpuFlushTlb ();\r
-\r
- //\r
- // Disable MTRRs\r
- //\r
- MtrrRegisterBitFieldWrite (QUARK_NC_HOST_BRIDGE_IA32_MTRR_DEF_TYPE, 10, 11, 0);\r
-}\r
-\r
-/**\r
- Cleaning up after programming MTRRs.\r
-\r
- This function will do some clean up after programming MTRRs:\r
- Flush all TLBs, re-enable caching, restore CR4.\r
-\r
- @param[in] MtrrContext Pointer to context to restore\r
-\r
-**/\r
-VOID\r
-PostMtrrChangeEnableCache (\r
- IN MTRR_CONTEXT *MtrrContext\r
- )\r
-{\r
- //\r
- // Flush all TLBs\r
- //\r
- CpuFlushTlb ();\r
-\r
- //\r
- // Enable Normal Mode caching CD=NW=0, CD(Bit30), NW(Bit29)\r
- //\r
- AsmEnableCache ();\r
-\r
- //\r
- // Restore original CR4 value\r
- //\r
- AsmWriteCr4 (MtrrContext->Cr4);\r
-\r
- //\r
- // Restore original interrupt state\r
- //\r
- SetInterruptState (MtrrContext->InterruptState);\r
-}\r
-\r
-/**\r
- Cleaning up after programming MTRRs.\r
-\r
- This function will do some clean up after programming MTRRs:\r
- enable MTRR caching functionality, and enable cache\r
-\r
- @param[in] MtrrContext Pointer to context to restore\r
-\r
-**/\r
-VOID\r
-PostMtrrChange (\r
- IN MTRR_CONTEXT *MtrrContext\r
- )\r
-{\r
- //\r
- // Enable Cache MTRR\r
- //\r
- MtrrRegisterBitFieldWrite (QUARK_NC_HOST_BRIDGE_IA32_MTRR_DEF_TYPE, 10, 11, 3);\r
-\r
- PostMtrrChangeEnableCache (MtrrContext);\r
-}\r
-\r
-/**\r
- Worker function gets the content in fixed MTRRs\r
-\r
- @param[out] FixedSettings A buffer to hold fixed MTRRs content.\r
-\r
- @retval The pointer of FixedSettings\r
-\r
-**/\r
-MTRR_FIXED_SETTINGS*\r
-MtrrGetFixedMtrrWorker (\r
- OUT MTRR_FIXED_SETTINGS *FixedSettings\r
- )\r
-{\r
- UINT32 Index;\r
-\r
- for (Index = 0; Index < MTRR_NUMBER_OF_FIXED_MTRR; Index++) {\r
- FixedSettings->Mtrr[Index] =\r
- MtrrRegisterRead (mMtrrLibFixedMtrrTable[Index].Msr);\r
- }\r
-\r
- return FixedSettings;\r
-}\r
-\r
-\r
-/**\r
- This function gets the content in fixed MTRRs\r
-\r
- @param[out] FixedSettings A buffer to hold fixed MTRRs content.\r
-\r
- @retval The pointer of FixedSettings\r
-\r
-**/\r
-MTRR_FIXED_SETTINGS*\r
-EFIAPI\r
-MtrrGetFixedMtrr (\r
- OUT MTRR_FIXED_SETTINGS *FixedSettings\r
- )\r
-{\r
- if (!IsMtrrSupported ()) {\r
- return FixedSettings;\r
- }\r
-\r
- return MtrrGetFixedMtrrWorker (FixedSettings);\r
-}\r
-\r
-\r
-/**\r
- Worker function will get the raw value in variable MTRRs\r
-\r
- If MtrrSetting is not NULL, gets the variable MTRRs raw value from input\r
- MTRR settings buffer.\r
- If MtrrSetting is NULL, gets the variable MTRRs raw value from MTRRs.\r
-\r
- @param[in] MtrrSetting A buffer holding all MTRRs content.\r
- @param[in] VariableMtrrCount Number of variable MTRRs.\r
- @param[out] VariableSettings A buffer to hold variable MTRRs content.\r
-\r
- @return The VariableSettings input pointer\r
-\r
-**/\r
-MTRR_VARIABLE_SETTINGS*\r
-MtrrGetVariableMtrrWorker (\r
- IN MTRR_SETTINGS *MtrrSetting,\r
- IN UINT32 VariableMtrrCount,\r
- OUT MTRR_VARIABLE_SETTINGS *VariableSettings\r
- )\r
-{\r
- UINT32 Index;\r
-\r
- ASSERT (VariableMtrrCount <= MTRR_NUMBER_OF_VARIABLE_MTRR);\r
-\r
- for (Index = 0; Index < VariableMtrrCount; Index++) {\r
- if (MtrrSetting == NULL) {\r
- VariableSettings->Mtrr[Index].Base =\r
- MtrrRegisterRead (QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE0 + (Index << 1));\r
- VariableSettings->Mtrr[Index].Mask =\r
- MtrrRegisterRead (QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE0 + (Index << 1) + 1);\r
- } else {\r
- VariableSettings->Mtrr[Index].Base = MtrrSetting->Variables.Mtrr[Index].Base;\r
- VariableSettings->Mtrr[Index].Mask = MtrrSetting->Variables.Mtrr[Index].Mask;\r
- }\r
- }\r
-\r
- return VariableSettings;\r
-}\r
-\r
-/**\r
- This function will get the raw value in variable MTRRs\r
-\r
- @param[out] VariableSettings A buffer to hold variable MTRRs content.\r
-\r
- @return The VariableSettings input pointer\r
-\r
-**/\r
-MTRR_VARIABLE_SETTINGS*\r
-EFIAPI\r
-MtrrGetVariableMtrr (\r
- OUT MTRR_VARIABLE_SETTINGS *VariableSettings\r
- )\r
-{\r
- if (!IsMtrrSupported ()) {\r
- return VariableSettings;\r
- }\r
-\r
- return MtrrGetVariableMtrrWorker (\r
- NULL,\r
- GetVariableMtrrCountWorker (),\r
- VariableSettings\r
- );\r
-}\r
-\r
-/**\r
- Programs fixed MTRRs registers.\r
-\r
- @param[in] MemoryCacheType The memory type to set.\r
- @param[in, out] Base The base address of memory range.\r
- @param[in, out] Length The length of memory range.\r
- @param[out] ReturnMsrNum The index of the fixed MTRR MSR to program.\r
- @param[out] ReturnClearMask The bits to clear in the fixed MTRR MSR.\r
- @param[out] ReturnOrMask The bits to set in the fixed MTRR MSR.\r
-\r
- @retval RETURN_SUCCESS The cache type was updated successfully\r
- @retval RETURN_UNSUPPORTED The requested range or cache type was invalid\r
- for the fixed MTRRs.\r
-\r
-**/\r
-RETURN_STATUS\r
-ProgramFixedMtrr (\r
- IN UINT64 MemoryCacheType,\r
- IN OUT UINT64 *Base,\r
- IN OUT UINT64 *Length,\r
- OUT UINT32 *ReturnMsrNum,\r
- OUT UINT64 *ReturnClearMask,\r
- OUT UINT64 *ReturnOrMask\r
- )\r
-{\r
- UINT32 MsrNum;\r
- UINT32 ByteShift;\r
- UINT64 OrMask;\r
- UINT64 ClearMask;\r
-\r
- OrMask = 0;\r
- ClearMask = 0;\r
-\r
- for (MsrNum = 0; MsrNum < MTRR_NUMBER_OF_FIXED_MTRR; MsrNum++) {\r
- if ((*Base >= mMtrrLibFixedMtrrTable[MsrNum].BaseAddress) &&\r
- (*Base <\r
- (\r
- mMtrrLibFixedMtrrTable[MsrNum].BaseAddress +\r
- (8 * mMtrrLibFixedMtrrTable[MsrNum].Length)\r
- )\r
- )\r
- ) {\r
- break;\r
- }\r
- }\r
-\r
- if (MsrNum == MTRR_NUMBER_OF_FIXED_MTRR) {\r
- return RETURN_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // We found the fixed MTRR to be programmed\r
- //\r
- for (ByteShift = 0; ByteShift < 8; ByteShift++) {\r
- if (*Base ==\r
- (\r
- mMtrrLibFixedMtrrTable[MsrNum].BaseAddress +\r
- (ByteShift * mMtrrLibFixedMtrrTable[MsrNum].Length)\r
- )\r
- ) {\r
- break;\r
- }\r
- }\r
-\r
- if (ByteShift == 8) {\r
- return RETURN_UNSUPPORTED;\r
- }\r
-\r
- for (\r
- ;\r
- ((ByteShift < 8) && (*Length >= mMtrrLibFixedMtrrTable[MsrNum].Length));\r
- ByteShift++\r
- ) {\r
- OrMask |= LShiftU64 ((UINT64) MemoryCacheType, (UINT32) (ByteShift * 8));\r
- ClearMask |= LShiftU64 ((UINT64) 0xFF, (UINT32) (ByteShift * 8));\r
- *Length -= mMtrrLibFixedMtrrTable[MsrNum].Length;\r
- *Base += mMtrrLibFixedMtrrTable[MsrNum].Length;\r
- }\r
-\r
- if (ByteShift < 8 && (*Length != 0)) {\r
- return RETURN_UNSUPPORTED;\r
- }\r
-\r
- *ReturnMsrNum = MsrNum;\r
- *ReturnClearMask = ClearMask;\r
- *ReturnOrMask = OrMask;\r
-\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Worker function gets the attribute of variable MTRRs.\r
-\r
- This function shadows the content of variable MTRRs into an\r
- internal array: VariableMtrr.\r
-\r
- @param[in] VariableSettings The variable MTRR values to shadow\r
- @param[in] FirmwareVariableMtrrCount The number of variable MTRRs available to firmware\r
- @param[in] MtrrValidBitsMask The mask for the valid bit of the MTRR\r
- @param[in] MtrrValidAddressMask The valid address mask for MTRR\r
- @param[out] VariableMtrr The array to shadow variable MTRRs content\r
-\r
- @return The return value of this parameter indicates the\r
- number of MTRRs which has been used.\r
-\r
-**/\r
-UINT32\r
-MtrrGetMemoryAttributeInVariableMtrrWorker (\r
- IN MTRR_VARIABLE_SETTINGS *VariableSettings,\r
- IN UINTN FirmwareVariableMtrrCount,\r
- IN UINT64 MtrrValidBitsMask,\r
- IN UINT64 MtrrValidAddressMask,\r
- OUT VARIABLE_MTRR *VariableMtrr\r
- )\r
-{\r
- UINTN Index;\r
- UINT32 UsedMtrr;\r
-\r
- ZeroMem (VariableMtrr, sizeof (VARIABLE_MTRR) * MTRR_NUMBER_OF_VARIABLE_MTRR);\r
- for (Index = 0, UsedMtrr = 0; Index < FirmwareVariableMtrrCount; Index++) {\r
- if ((VariableSettings->Mtrr[Index].Mask & CACHE_MTRR_ENABLED) != 0) {\r
- VariableMtrr[Index].Msr = (UINT32)Index;\r
- VariableMtrr[Index].BaseAddress = (VariableSettings->Mtrr[Index].Base & MtrrValidAddressMask);\r
- VariableMtrr[Index].Length = ((~(VariableSettings->Mtrr[Index].Mask & MtrrValidAddressMask)) & MtrrValidBitsMask) + 1;\r
- VariableMtrr[Index].Type = (VariableSettings->Mtrr[Index].Base & 0x0ff);\r
- VariableMtrr[Index].Valid = TRUE;\r
- VariableMtrr[Index].Used = TRUE;\r
- UsedMtrr++;\r
- }\r
- }\r
- return UsedMtrr;\r
-}\r
-\r
-\r
-/**\r
- Gets the attribute of variable MTRRs.\r
-\r
- This function shadows the content of variable MTRRs into an\r
- internal array: VariableMtrr.\r
-\r
- @param[in] MtrrValidBitsMask The mask for the valid bit of the MTRR\r
- @param[in] MtrrValidAddressMask The valid address mask for MTRR\r
- @param[out] VariableMtrr The array to shadow variable MTRRs content\r
-\r
- @return The return value of this parameter indicates the\r
- number of MTRRs which has been used.\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-MtrrGetMemoryAttributeInVariableMtrr (\r
- IN UINT64 MtrrValidBitsMask,\r
- IN UINT64 MtrrValidAddressMask,\r
- OUT VARIABLE_MTRR *VariableMtrr\r
- )\r
-{\r
- MTRR_VARIABLE_SETTINGS VariableSettings;\r
-\r
- if (!IsMtrrSupported ()) {\r
- return 0;\r
- }\r
-\r
- MtrrGetVariableMtrrWorker (\r
- NULL,\r
- GetVariableMtrrCountWorker (),\r
- &VariableSettings\r
- );\r
-\r
- return MtrrGetMemoryAttributeInVariableMtrrWorker (\r
- &VariableSettings,\r
- GetFirmwareVariableMtrrCountWorker (),\r
- MtrrValidBitsMask,\r
- MtrrValidAddressMask,\r
- VariableMtrr\r
- );\r
-}\r
-\r
-\r
-/**\r
- Checks overlap between given memory range and MTRRs.\r
-\r
- @param[in] FirmwareVariableMtrrCount The number of variable MTRRs available\r
- to firmware.\r
- @param[in] Start The start address of memory range.\r
- @param[in] End The end address of memory range.\r
- @param[in] VariableMtrr The array to shadow variable MTRRs content\r
-\r
- @retval TRUE Overlap exists.\r
- @retval FALSE No overlap.\r
-\r
-**/\r
-BOOLEAN\r
-CheckMemoryAttributeOverlap (\r
- IN UINTN FirmwareVariableMtrrCount,\r
- IN PHYSICAL_ADDRESS Start,\r
- IN PHYSICAL_ADDRESS End,\r
- IN VARIABLE_MTRR *VariableMtrr\r
- )\r
-{\r
- UINT32 Index;\r
-\r
- for (Index = 0; Index < FirmwareVariableMtrrCount; Index++) {\r
- if (\r
- VariableMtrr[Index].Valid &&\r
- !(\r
- (Start > (VariableMtrr[Index].BaseAddress +\r
- VariableMtrr[Index].Length - 1)\r
- ) ||\r
- (End < VariableMtrr[Index].BaseAddress)\r
- )\r
- ) {\r
- return TRUE;\r
- }\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-\r
-/**\r
- Marks a variable MTRR as non-valid.\r
-\r
- @param[in] Index The index of the array VariableMtrr to be invalidated\r
- @param[in] VariableMtrr The array to shadow variable MTRRs content\r
- @param[out] UsedMtrr The number of MTRRs which has already been used\r
-\r
-**/\r
-VOID\r
-InvalidateShadowMtrr (\r
- IN UINTN Index,\r
- IN VARIABLE_MTRR *VariableMtrr,\r
- OUT UINT32 *UsedMtrr\r
- )\r
-{\r
- VariableMtrr[Index].Valid = FALSE;\r
- *UsedMtrr = *UsedMtrr - 1;\r
-}\r
-\r
-\r
-/**\r
- Combines memory attributes.\r
-\r
- If overlap exists between given memory range and MTRRs, try to combine them.\r
-\r
- @param[in] FirmwareVariableMtrrCount The number of variable MTRRs\r
- available to firmware.\r
- @param[in] Attributes The memory type to set.\r
- @param[in, out] Base The base address of memory range.\r
- @param[in, out] Length The length of memory range.\r
- @param[in] VariableMtrr The array to shadow variable MTRRs content\r
- @param[in, out] UsedMtrr The number of MTRRs which has already been used\r
- @param[out] OverwriteExistingMtrr Returns whether an existing MTRR was used\r
-\r
- @retval EFI_SUCCESS Memory region successfully combined.\r
- @retval EFI_ACCESS_DENIED Memory region cannot be combined.\r
-\r
-**/\r
-RETURN_STATUS\r
-CombineMemoryAttribute (\r
- IN UINT32 FirmwareVariableMtrrCount,\r
- IN UINT64 Attributes,\r
- IN OUT UINT64 *Base,\r
- IN OUT UINT64 *Length,\r
- IN VARIABLE_MTRR *VariableMtrr,\r
- IN OUT UINT32 *UsedMtrr,\r
- OUT BOOLEAN *OverwriteExistingMtrr\r
- )\r
-{\r
- UINT32 Index;\r
- UINT64 CombineStart;\r
- UINT64 CombineEnd;\r
- UINT64 MtrrEnd;\r
- UINT64 EndAddress;\r
- BOOLEAN CoveredByExistingMtrr;\r
-\r
- *OverwriteExistingMtrr = FALSE;\r
- CoveredByExistingMtrr = FALSE;\r
- EndAddress = *Base +*Length - 1;\r
-\r
- for (Index = 0; Index < FirmwareVariableMtrrCount; Index++) {\r
-\r
- MtrrEnd = VariableMtrr[Index].BaseAddress + VariableMtrr[Index].Length - 1;\r
- if (\r
- !VariableMtrr[Index].Valid ||\r
- (\r
- *Base > (MtrrEnd) ||\r
- (EndAddress < VariableMtrr[Index].BaseAddress)\r
- )\r
- ) {\r
- continue;\r
- }\r
-\r
- //\r
- // Combine same attribute MTRR range\r
- //\r
- if (Attributes == VariableMtrr[Index].Type) {\r
- //\r
- // if the MTRR range contain the request range, set a flag, then continue to\r
- // invalidate any MTRR of the same request range with higher priority cache type.\r
- //\r
- if (VariableMtrr[Index].BaseAddress <= *Base && MtrrEnd >= EndAddress) {\r
- CoveredByExistingMtrr = TRUE;\r
- continue;\r
- }\r
- //\r
- // invalid this MTRR, and program the combine range\r
- //\r
- CombineStart =\r
- (*Base) < VariableMtrr[Index].BaseAddress ?\r
- (*Base) :\r
- VariableMtrr[Index].BaseAddress;\r
- CombineEnd = EndAddress > MtrrEnd ? EndAddress : MtrrEnd;\r
-\r
- //\r
- // Record the MTRR usage status in VariableMtrr array.\r
- //\r
- InvalidateShadowMtrr (Index, VariableMtrr, UsedMtrr);\r
- *Base = CombineStart;\r
- *Length = CombineEnd - CombineStart + 1;\r
- EndAddress = CombineEnd;\r
- *OverwriteExistingMtrr = TRUE;\r
- continue;\r
- } else {\r
- //\r
- // The cache type is different, but the range is convered by one MTRR\r
- //\r
- if (VariableMtrr[Index].BaseAddress == *Base && MtrrEnd == EndAddress) {\r
- InvalidateShadowMtrr (Index, VariableMtrr, UsedMtrr);\r
- continue;\r
- }\r
-\r
- }\r
-\r
- if ((Attributes== MTRR_CACHE_WRITE_THROUGH &&\r
- VariableMtrr[Index].Type == MTRR_CACHE_WRITE_BACK) ||\r
- (Attributes == MTRR_CACHE_WRITE_BACK &&\r
- VariableMtrr[Index].Type == MTRR_CACHE_WRITE_THROUGH) ||\r
- (Attributes == MTRR_CACHE_UNCACHEABLE) ||\r
- (VariableMtrr[Index].Type == MTRR_CACHE_UNCACHEABLE)\r
- ) {\r
- *OverwriteExistingMtrr = TRUE;\r
- continue;\r
- }\r
- //\r
- // Other type memory overlap is invalid\r
- //\r
- return RETURN_ACCESS_DENIED;\r
- }\r
-\r
- if (CoveredByExistingMtrr) {\r
- *Length = 0;\r
- }\r
-\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Calculates the maximum value which is a power of 2, but less the MemoryLength.\r
-\r
- @param[in] MemoryLength The number to pass in.\r
-\r
- @return The maximum value which is align to power of 2 and less the MemoryLength\r
-\r
-**/\r
-UINT64\r
-Power2MaxMemory (\r
- IN UINT64 MemoryLength\r
- )\r
-{\r
- UINT64 Result;\r
-\r
- if (RShiftU64 (MemoryLength, 32) != 0) {\r
- Result = LShiftU64 (\r
- (UINT64) GetPowerOfTwo32 (\r
- (UINT32) RShiftU64 (MemoryLength, 32)\r
- ),\r
- 32\r
- );\r
- } else {\r
- Result = (UINT64) GetPowerOfTwo32 ((UINT32) MemoryLength);\r
- }\r
-\r
- return Result;\r
-}\r
-\r
-\r
-/**\r
- Determines the MTRR numbers used to program a memory range.\r
-\r
- This function first checks the alignment of the base address.\r
- If the alignment of the base address <= Length, cover the memory range\r
- (BaseAddress, alignment) by a MTRR, then BaseAddress += alignment and\r
- Length -= alignment. Repeat the step until alignment > Length.\r
-\r
- Then this function determines which direction of programming the variable\r
- MTRRs for the remaining length will use fewer MTRRs.\r
-\r
- @param[in] BaseAddress Length of Memory to program MTRR\r
- @param[in] Length Length of Memory to program MTRR\r
- @param[in] MtrrNumber Pointer to the number of necessary MTRRs\r
-\r
- @retval TRUE Positive direction is better.\r
- FALSE Negative direction is better.\r
-\r
-**/\r
-BOOLEAN\r
-GetMtrrNumberAndDirection (\r
- IN UINT64 BaseAddress,\r
- IN UINT64 Length,\r
- IN UINTN *MtrrNumber\r
- )\r
-{\r
- UINT64 TempQword;\r
- UINT64 Alignment;\r
- UINT32 Positive;\r
- UINT32 Subtractive;\r
-\r
- *MtrrNumber = 0;\r
-\r
- if (BaseAddress != 0) {\r
- do {\r
- //\r
- // Calculate the alignment of the base address.\r
- //\r
- Alignment = LShiftU64 (1, (UINTN)LowBitSet64 (BaseAddress));\r
-\r
- if (Alignment > Length) {\r
- break;\r
- }\r
-\r
- (*MtrrNumber)++;\r
- BaseAddress += Alignment;\r
- Length -= Alignment;\r
- } while (TRUE);\r
-\r
- if (Length == 0) {\r
- return TRUE;\r
- }\r
- }\r
-\r
- TempQword = Length;\r
- Positive = 0;\r
- Subtractive = 0;\r
-\r
- do {\r
- TempQword -= Power2MaxMemory (TempQword);\r
- Positive++;\r
- } while (TempQword != 0);\r
-\r
- TempQword = Power2MaxMemory (LShiftU64 (Length, 1)) - Length;\r
- Subtractive++;\r
- do {\r
- TempQword -= Power2MaxMemory (TempQword);\r
- Subtractive++;\r
- } while (TempQword != 0);\r
-\r
- if (Positive <= Subtractive) {\r
- *MtrrNumber += Positive;\r
- return TRUE;\r
- } else {\r
- *MtrrNumber += Subtractive;\r
- return FALSE;\r
- }\r
-}\r
-\r
-/**\r
- Invalid variable MTRRs according to the value in the shadow array.\r
-\r
- This function programs MTRRs according to the values specified\r
- in the shadow array.\r
-\r
- @param[in, out] VariableSettings Variable MTRR settings\r
- @param[in] VariableMtrrCount Number of variable MTRRs\r
- @param[in, out] VariableMtrr Shadow of variable MTRR contents\r
-\r
-**/\r
-VOID\r
-InvalidateMtrr (\r
- IN OUT MTRR_VARIABLE_SETTINGS *VariableSettings,\r
- IN UINTN VariableMtrrCount,\r
- IN OUT VARIABLE_MTRR *VariableMtrr\r
- )\r
-{\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < VariableMtrrCount; Index++) {\r
- if (!VariableMtrr[Index].Valid && VariableMtrr[Index].Used) {\r
- VariableSettings->Mtrr[Index].Base = 0;\r
- VariableSettings->Mtrr[Index].Mask = 0;\r
- VariableMtrr[Index].Used = FALSE;\r
- }\r
- }\r
-}\r
-\r
-\r
-/**\r
- Programs variable MTRRs\r
-\r
- This function programs variable MTRRs\r
-\r
- @param[in, out] VariableSettings Variable MTRR settings.\r
- @param[in] MtrrNumber Index of MTRR to program.\r
- @param[in] BaseAddress Base address of memory region.\r
- @param[in] Length Length of memory region.\r
- @param[in] MemoryCacheType Memory type to set.\r
- @param[in] MtrrValidAddressMask The valid address mask for MTRR\r
-\r
-**/\r
-VOID\r
-ProgramVariableMtrr (\r
- IN OUT MTRR_VARIABLE_SETTINGS *VariableSettings,\r
- IN UINTN MtrrNumber,\r
- IN PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT64 Length,\r
- IN UINT64 MemoryCacheType,\r
- IN UINT64 MtrrValidAddressMask\r
- )\r
-{\r
- UINT64 TempQword;\r
-\r
- //\r
- // MTRR Physical Base\r
- //\r
- TempQword = (BaseAddress & MtrrValidAddressMask) | MemoryCacheType;\r
- VariableSettings->Mtrr[MtrrNumber].Base = TempQword;\r
-\r
- //\r
- // MTRR Physical Mask\r
- //\r
- TempQword = ~(Length - 1);\r
- VariableSettings->Mtrr[MtrrNumber].Mask = (TempQword & MtrrValidAddressMask) | CACHE_MTRR_ENABLED;\r
-}\r
-\r
-\r
-/**\r
- Converts the Memory attribute value to MTRR_MEMORY_CACHE_TYPE.\r
-\r
- If MtrrSetting is not NULL, gets the default memory attribute from input\r
- MTRR settings buffer.\r
- If MtrrSetting is NULL, gets the default memory attribute from MSR.\r
-\r
- @param[in] MtrrSetting A buffer holding all MTRRs content.\r
- @param[in] MtrrType MTRR memory type\r
-\r
- @return The enum item in MTRR_MEMORY_CACHE_TYPE\r
-\r
-**/\r
-MTRR_MEMORY_CACHE_TYPE\r
-GetMemoryCacheTypeFromMtrrType (\r
- IN MTRR_SETTINGS *MtrrSetting,\r
- IN UINT64 MtrrType\r
- )\r
-{\r
- switch (MtrrType) {\r
- case MTRR_CACHE_UNCACHEABLE:\r
- return CacheUncacheable;\r
- case MTRR_CACHE_WRITE_COMBINING:\r
- return CacheWriteCombining;\r
- case MTRR_CACHE_WRITE_THROUGH:\r
- return CacheWriteThrough;\r
- case MTRR_CACHE_WRITE_PROTECTED:\r
- return CacheWriteProtected;\r
- case MTRR_CACHE_WRITE_BACK:\r
- return CacheWriteBack;\r
- default:\r
- //\r
- // MtrrType is MTRR_CACHE_INVALID_TYPE, that means\r
- // no MTRR covers the range\r
- //\r
- return MtrrGetDefaultMemoryTypeWorker (MtrrSetting);\r
- }\r
-}\r
-\r
-/**\r
- Initializes the valid bits mask and valid address mask for MTRRs.\r
-\r
- This function initializes the valid bits mask and valid address mask for MTRRs.\r
-\r
- @param[out] MtrrValidBitsMask The mask for the valid bit of the MTRR\r
- @param[out] MtrrValidAddressMask The valid address mask for the MTRR\r
-\r
-**/\r
-VOID\r
-MtrrLibInitializeMtrrMask (\r
- OUT UINT64 *MtrrValidBitsMask,\r
- OUT UINT64 *MtrrValidAddressMask\r
- )\r
-{\r
- UINT32 RegEax;\r
- UINT8 PhysicalAddressBits;\r
-\r
- AsmCpuid (0x80000000, &RegEax, NULL, NULL, NULL);\r
-\r
- if (RegEax >= 0x80000008) {\r
- AsmCpuid (0x80000008, &RegEax, NULL, NULL, NULL);\r
-\r
- PhysicalAddressBits = (UINT8) RegEax;\r
- } else {\r
- PhysicalAddressBits = 36;\r
- }\r
-\r
- *MtrrValidBitsMask = LShiftU64 (1, PhysicalAddressBits) - 1;\r
- *MtrrValidAddressMask = *MtrrValidBitsMask & 0xfffffffffffff000ULL;\r
-}\r
-\r
-\r
-/**\r
- Determines the real attribute of a memory range.\r
-\r
- This function is to arbitrate the real attribute of the memory when\r
- there are 2 MTRRs covers the same memory range. For further details,\r
- please refer the IA32 Software Developer's Manual, Volume 3,\r
- Section 10.11.4.1.\r
-\r
- @param[in] MtrrType1 The first kind of Memory type\r
- @param[in] MtrrType2 The second kind of memory type\r
-\r
-**/\r
-UINT64\r
-MtrrPrecedence (\r
- IN UINT64 MtrrType1,\r
- IN UINT64 MtrrType2\r
- )\r
-{\r
- UINT64 MtrrType;\r
-\r
- MtrrType = MTRR_CACHE_INVALID_TYPE;\r
- switch (MtrrType1) {\r
- case MTRR_CACHE_UNCACHEABLE:\r
- MtrrType = MTRR_CACHE_UNCACHEABLE;\r
- break;\r
- case MTRR_CACHE_WRITE_COMBINING:\r
- if (\r
- MtrrType2==MTRR_CACHE_WRITE_COMBINING ||\r
- MtrrType2==MTRR_CACHE_UNCACHEABLE\r
- ) {\r
- MtrrType = MtrrType2;\r
- }\r
- break;\r
- case MTRR_CACHE_WRITE_THROUGH:\r
- if (\r
- MtrrType2==MTRR_CACHE_WRITE_THROUGH ||\r
- MtrrType2==MTRR_CACHE_WRITE_BACK\r
- ) {\r
- MtrrType = MTRR_CACHE_WRITE_THROUGH;\r
- } else if(MtrrType2==MTRR_CACHE_UNCACHEABLE) {\r
- MtrrType = MTRR_CACHE_UNCACHEABLE;\r
- }\r
- break;\r
- case MTRR_CACHE_WRITE_PROTECTED:\r
- if (MtrrType2 == MTRR_CACHE_WRITE_PROTECTED ||\r
- MtrrType2 == MTRR_CACHE_UNCACHEABLE) {\r
- MtrrType = MtrrType2;\r
- }\r
- break;\r
- case MTRR_CACHE_WRITE_BACK:\r
- if (\r
- MtrrType2== MTRR_CACHE_UNCACHEABLE ||\r
- MtrrType2==MTRR_CACHE_WRITE_THROUGH ||\r
- MtrrType2== MTRR_CACHE_WRITE_BACK\r
- ) {\r
- MtrrType = MtrrType2;\r
- }\r
- break;\r
- case MTRR_CACHE_INVALID_TYPE:\r
- MtrrType = MtrrType2;\r
- break;\r
- default:\r
- break;\r
- }\r
-\r
- if (MtrrType2 == MTRR_CACHE_INVALID_TYPE) {\r
- MtrrType = MtrrType1;\r
- }\r
- return MtrrType;\r
-}\r
-\r
-/**\r
- Worker function will get the memory cache type of the specific address.\r
-\r
- If MtrrSetting is not NULL, gets the memory cache type from input\r
- MTRR settings buffer.\r
- If MtrrSetting is NULL, gets the memory cache type from MTRRs.\r
-\r
- @param[in] MtrrSetting A buffer holding all MTRRs content.\r
- @param[in] Address The specific address\r
-\r
- @return Memory cache type of the specific address\r
-\r
-**/\r
-MTRR_MEMORY_CACHE_TYPE\r
-MtrrGetMemoryAttributeByAddressWorker (\r
- IN MTRR_SETTINGS *MtrrSetting,\r
- IN PHYSICAL_ADDRESS Address\r
- )\r
-{\r
- UINT64 TempQword;\r
- UINTN Index;\r
- UINTN SubIndex;\r
- UINT64 MtrrType;\r
- UINT64 TempMtrrType;\r
- MTRR_MEMORY_CACHE_TYPE CacheType;\r
- VARIABLE_MTRR VariableMtrr[MTRR_NUMBER_OF_VARIABLE_MTRR];\r
- UINT64 MtrrValidBitsMask;\r
- UINT64 MtrrValidAddressMask;\r
- UINTN VariableMtrrCount;\r
- MTRR_VARIABLE_SETTINGS VariableSettings;\r
-\r
- //\r
- // Check if MTRR is enabled, if not, return UC as attribute\r
- //\r
- if (MtrrSetting == NULL) {\r
- TempQword = MtrrRegisterRead (QUARK_NC_HOST_BRIDGE_IA32_MTRR_DEF_TYPE);\r
- } else {\r
- TempQword = MtrrSetting->MtrrDefType;\r
- }\r
- MtrrType = MTRR_CACHE_INVALID_TYPE;\r
-\r
- if ((TempQword & CACHE_MTRR_ENABLED) == 0) {\r
- return CacheUncacheable;\r
- }\r
-\r
- //\r
- // If address is less than 1M, then try to go through the fixed MTRR\r
- //\r
- if (Address < BASE_1MB) {\r
- if ((TempQword & CACHE_FIXED_MTRR_ENABLED) != 0) {\r
- //\r
- // Go through the fixed MTRR\r
- //\r
- for (Index = 0; Index < MTRR_NUMBER_OF_FIXED_MTRR; Index++) {\r
- if (Address >= mMtrrLibFixedMtrrTable[Index].BaseAddress &&\r
- Address < (\r
- mMtrrLibFixedMtrrTable[Index].BaseAddress +\r
- (mMtrrLibFixedMtrrTable[Index].Length * 8)\r
- )\r
- ) {\r
- SubIndex =\r
- ((UINTN)Address - mMtrrLibFixedMtrrTable[Index].BaseAddress) /\r
- mMtrrLibFixedMtrrTable[Index].Length;\r
- if (MtrrSetting == NULL) {\r
- TempQword = MtrrRegisterRead (mMtrrLibFixedMtrrTable[Index].Msr);\r
- } else {\r
- TempQword = MtrrSetting->Fixed.Mtrr[Index];\r
- }\r
- MtrrType = RShiftU64 (TempQword, SubIndex * 8) & 0xFF;\r
- return GetMemoryCacheTypeFromMtrrType (MtrrSetting, MtrrType);\r
- }\r
- }\r
- }\r
- }\r
- MtrrLibInitializeMtrrMask(&MtrrValidBitsMask, &MtrrValidAddressMask);\r
-\r
- MtrrGetVariableMtrrWorker (\r
- MtrrSetting,\r
- GetVariableMtrrCountWorker (),\r
- &VariableSettings\r
- );\r
-\r
- MtrrGetMemoryAttributeInVariableMtrrWorker (\r
- &VariableSettings,\r
- GetFirmwareVariableMtrrCountWorker (),\r
- MtrrValidBitsMask,\r
- MtrrValidAddressMask,\r
- VariableMtrr\r
- );\r
-\r
- //\r
- // Go through the variable MTRR\r
- //\r
- VariableMtrrCount = GetVariableMtrrCountWorker ();\r
- ASSERT (VariableMtrrCount <= MTRR_NUMBER_OF_VARIABLE_MTRR);\r
-\r
- for (Index = 0; Index < VariableMtrrCount; Index++) {\r
- if (VariableMtrr[Index].Valid) {\r
- if (Address >= VariableMtrr[Index].BaseAddress &&\r
- Address < VariableMtrr[Index].BaseAddress+VariableMtrr[Index].Length) {\r
- TempMtrrType = VariableMtrr[Index].Type;\r
- MtrrType = MtrrPrecedence (MtrrType, TempMtrrType);\r
- }\r
- }\r
- }\r
- CacheType = GetMemoryCacheTypeFromMtrrType (MtrrSetting, MtrrType);\r
-\r
- return CacheType;\r
-}\r
-\r
-\r
-/**\r
- This function will get the memory cache type of the specific address.\r
-\r
- This function is mainly for debug purpose.\r
-\r
- @param[in] Address The specific address\r
-\r
- @return Memory cache type of the specific address\r
-\r
-**/\r
-MTRR_MEMORY_CACHE_TYPE\r
-EFIAPI\r
-MtrrGetMemoryAttribute (\r
- IN PHYSICAL_ADDRESS Address\r
- )\r
-{\r
- if (!IsMtrrSupported ()) {\r
- return CacheUncacheable;\r
- }\r
-\r
- return MtrrGetMemoryAttributeByAddressWorker (NULL, Address);\r
-}\r
-\r
-/**\r
- Worker function prints all MTRRs for debugging.\r
-\r
- If MtrrSetting is not NULL, print MTRR settings from from input MTRR\r
- settings buffer.\r
- If MtrrSetting is NULL, print MTRR settings from MTRRs.\r
-\r
- @param MtrrSetting A buffer holding all MTRRs content.\r
-**/\r
-VOID\r
-MtrrDebugPrintAllMtrrsWorker (\r
- IN MTRR_SETTINGS *MtrrSetting\r
- )\r
-{\r
- DEBUG_CODE (\r
- MTRR_SETTINGS LocalMtrrs;\r
- MTRR_SETTINGS *Mtrrs;\r
- UINTN Index;\r
- UINTN Index1;\r
- UINTN VariableMtrrCount;\r
- UINT64 Base;\r
- UINT64 Limit;\r
- UINT64 MtrrBase;\r
- UINT64 MtrrLimit;\r
- UINT64 RangeBase;\r
- UINT64 RangeLimit;\r
- UINT64 NoRangeBase;\r
- UINT64 NoRangeLimit;\r
- UINT32 RegEax;\r
- UINTN MemoryType;\r
- UINTN PreviousMemoryType;\r
- BOOLEAN Found;\r
-\r
- if (!IsMtrrSupported ()) {\r
- return;\r
- }\r
-\r
- DEBUG((DEBUG_CACHE, "MTRR Settings\n"));\r
- DEBUG((DEBUG_CACHE, "=============\n"));\r
-\r
- if (MtrrSetting != NULL) {\r
- Mtrrs = MtrrSetting;\r
- } else {\r
- MtrrGetAllMtrrs (&LocalMtrrs);\r
- Mtrrs = &LocalMtrrs;\r
- }\r
-\r
- DEBUG((DEBUG_CACHE, "MTRR Default Type: %016lx\n", Mtrrs->MtrrDefType));\r
- for (Index = 0; Index < MTRR_NUMBER_OF_FIXED_MTRR; Index++) {\r
- DEBUG((DEBUG_CACHE, "Fixed MTRR[%02d] : %016lx\n", Index, Mtrrs->Fixed.Mtrr[Index]));\r
- }\r
-\r
- VariableMtrrCount = GetVariableMtrrCount ();\r
- for (Index = 0; Index < VariableMtrrCount; Index++) {\r
- DEBUG((DEBUG_CACHE, "Variable MTRR[%02d]: Base=%016lx Mask=%016lx\n",\r
- Index,\r
- Mtrrs->Variables.Mtrr[Index].Base,\r
- Mtrrs->Variables.Mtrr[Index].Mask\r
- ));\r
- }\r
- DEBUG((DEBUG_CACHE, "\n"));\r
- DEBUG((DEBUG_CACHE, "MTRR Ranges\n"));\r
- DEBUG((DEBUG_CACHE, "====================================\n"));\r
-\r
- Base = 0;\r
- PreviousMemoryType = MTRR_CACHE_INVALID_TYPE;\r
- for (Index = 0; Index < MTRR_NUMBER_OF_FIXED_MTRR; Index++) {\r
- Base = mMtrrLibFixedMtrrTable[Index].BaseAddress;\r
- for (Index1 = 0; Index1 < 8; Index1++) {\r
- MemoryType = (UINTN)(RShiftU64 (Mtrrs->Fixed.Mtrr[Index], Index1 * 8) & 0xff);\r
- if (MemoryType > CacheWriteBack) {\r
- MemoryType = MTRR_CACHE_INVALID_TYPE;\r
- }\r
- if (MemoryType != PreviousMemoryType) {\r
- if (PreviousMemoryType != MTRR_CACHE_INVALID_TYPE) {\r
- DEBUG((DEBUG_CACHE, "%016lx\n", Base - 1));\r
- }\r
- PreviousMemoryType = MemoryType;\r
- DEBUG((DEBUG_CACHE, "%a:%016lx-", mMtrrMemoryCacheTypeShortName[MemoryType], Base));\r
- }\r
- Base += mMtrrLibFixedMtrrTable[Index].Length;\r
- }\r
- }\r
- DEBUG((DEBUG_CACHE, "%016lx\n", Base - 1));\r
-\r
- VariableMtrrCount = GetVariableMtrrCount ();\r
-\r
- Limit = BIT36 - 1;\r
- AsmCpuid (0x80000000, &RegEax, NULL, NULL, NULL);\r
- if (RegEax >= 0x80000008) {\r
- AsmCpuid (0x80000008, &RegEax, NULL, NULL, NULL);\r
- Limit = LShiftU64 (1, RegEax & 0xff) - 1;\r
- }\r
- Base = BASE_1MB;\r
- PreviousMemoryType = MTRR_CACHE_INVALID_TYPE;\r
- do {\r
- MemoryType = MtrrGetMemoryAttributeByAddressWorker (Mtrrs, Base);\r
- if (MemoryType > CacheWriteBack) {\r
- MemoryType = MTRR_CACHE_INVALID_TYPE;\r
- }\r
-\r
- if (MemoryType != PreviousMemoryType) {\r
- if (PreviousMemoryType != MTRR_CACHE_INVALID_TYPE) {\r
- DEBUG((DEBUG_CACHE, "%016lx\n", Base - 1));\r
- }\r
- PreviousMemoryType = MemoryType;\r
- DEBUG((DEBUG_CACHE, "%a:%016lx-", mMtrrMemoryCacheTypeShortName[MemoryType], Base));\r
- }\r
-\r
- RangeBase = BASE_1MB;\r
- NoRangeBase = BASE_1MB;\r
- RangeLimit = Limit;\r
- NoRangeLimit = Limit;\r
-\r
- for (Index = 0, Found = FALSE; Index < VariableMtrrCount; Index++) {\r
- if ((Mtrrs->Variables.Mtrr[Index].Mask & BIT11) == 0) {\r
- //\r
- // If mask is not valid, then do not display range\r
- //\r
- continue;\r
- }\r
- MtrrBase = (Mtrrs->Variables.Mtrr[Index].Base & (~(SIZE_4KB - 1)));\r
- MtrrLimit = MtrrBase + ((~(Mtrrs->Variables.Mtrr[Index].Mask & (~(SIZE_4KB - 1)))) & Limit);\r
-\r
- if (Base >= MtrrBase && Base < MtrrLimit) {\r
- Found = TRUE;\r
- }\r
-\r
- if (Base >= MtrrBase && MtrrBase > RangeBase) {\r
- RangeBase = MtrrBase;\r
- }\r
- if (Base > MtrrLimit && MtrrLimit > RangeBase) {\r
- RangeBase = MtrrLimit + 1;\r
- }\r
- if (Base < MtrrBase && MtrrBase < RangeLimit) {\r
- RangeLimit = MtrrBase - 1;\r
- }\r
- if (Base < MtrrLimit && MtrrLimit <= RangeLimit) {\r
- RangeLimit = MtrrLimit;\r
- }\r
-\r
- if (Base > MtrrLimit && NoRangeBase < MtrrLimit) {\r
- NoRangeBase = MtrrLimit + 1;\r
- }\r
- if (Base < MtrrBase && NoRangeLimit > MtrrBase) {\r
- NoRangeLimit = MtrrBase - 1;\r
- }\r
- }\r
-\r
- if (Found) {\r
- Base = RangeLimit + 1;\r
- } else {\r
- Base = NoRangeLimit + 1;\r
- }\r
- } while (Base < Limit);\r
- DEBUG((DEBUG_CACHE, "%016lx\n\n", Base - 1));\r
- );\r
-}\r
-\r
-\r
-/**\r
- This function prints all MTRRs for debugging.\r
-**/\r
-VOID\r
-EFIAPI\r
-MtrrDebugPrintAllMtrrs (\r
- VOID\r
- )\r
-{\r
- MtrrDebugPrintAllMtrrsWorker (NULL);\r
-}\r
-\r
-\r
-/**\r
- Worker function attempts to set the attributes for a memory range.\r
-\r
- If MtrrSettings is not NULL, set the attributes into the input MTRR\r
- settings buffer.\r
- If MtrrSettings is NULL, set the attributes into MTRRs registers.\r
-\r
- @param[in, out] MtrrSetting A buffer holding all MTRRs content.\r
- @param[in] BaseAddress The physical address that is the start\r
- address of a memory region.\r
- @param[in] Length The size in bytes of the memory region.\r
- @param[in] Attribute The bit mask of attributes to set for the\r
- memory region.\r
-\r
- @retval RETURN_SUCCESS The attributes were set for the memory\r
- region.\r
- @retval RETURN_INVALID_PARAMETER Length is zero.\r
- @retval RETURN_UNSUPPORTED The processor does not support one or\r
- more bytes of the memory resource range\r
- specified by BaseAddress and Length.\r
- @retval RETURN_UNSUPPORTED The bit mask of attributes is not support\r
- for the memory resource range specified\r
- by BaseAddress and Length.\r
- @retval RETURN_ACCESS_DENIED The attributes for the memory resource\r
- range specified by BaseAddress and Length\r
- cannot be modified.\r
- @retval RETURN_OUT_OF_RESOURCES There are not enough system resources to\r
- modify the attributes of the memory\r
- resource range.\r
-\r
-**/\r
-RETURN_STATUS\r
-MtrrSetMemoryAttributeWorker (\r
- IN OUT MTRR_SETTINGS *MtrrSetting,\r
- IN PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT64 Length,\r
- IN MTRR_MEMORY_CACHE_TYPE Attribute\r
- )\r
-{\r
- UINT64 TempQword;\r
- RETURN_STATUS Status;\r
- UINT64 MemoryType;\r
- UINT64 Alignment;\r
- BOOLEAN OverLap;\r
- BOOLEAN Positive;\r
- UINT32 MsrNum;\r
- UINTN MtrrNumber;\r
- VARIABLE_MTRR VariableMtrr[MTRR_NUMBER_OF_VARIABLE_MTRR];\r
- UINT32 UsedMtrr;\r
- UINT64 MtrrValidBitsMask;\r
- UINT64 MtrrValidAddressMask;\r
- BOOLEAN OverwriteExistingMtrr;\r
- UINT32 FirmwareVariableMtrrCount;\r
- MTRR_CONTEXT MtrrContext;\r
- BOOLEAN MtrrContextValid;\r
- BOOLEAN FixedSettingsValid[MTRR_NUMBER_OF_FIXED_MTRR];\r
- BOOLEAN FixedSettingsModified[MTRR_NUMBER_OF_FIXED_MTRR];\r
- MTRR_FIXED_SETTINGS WorkingFixedSettings;\r
- UINT32 VariableMtrrCount;\r
- MTRR_VARIABLE_SETTINGS OriginalVariableSettings;\r
- BOOLEAN ProgramVariableSettings;\r
- MTRR_VARIABLE_SETTINGS WorkingVariableSettings;\r
- UINT32 Index;\r
- UINT64 ClearMask;\r
- UINT64 OrMask;\r
- UINT64 NewValue;\r
- MTRR_VARIABLE_SETTINGS *VariableSettings;\r
-\r
- MtrrContextValid = FALSE;\r
- VariableMtrrCount = 0;\r
- ZeroMem (&WorkingFixedSettings, sizeof (WorkingFixedSettings));\r
- for (Index = 0; Index < MTRR_NUMBER_OF_FIXED_MTRR; Index++) {\r
- FixedSettingsValid[Index] = FALSE;\r
- FixedSettingsModified[Index] = FALSE;\r
- }\r
- ProgramVariableSettings = FALSE;\r
-\r
- if (!IsMtrrSupported ()) {\r
- Status = RETURN_UNSUPPORTED;\r
- goto Done;\r
- }\r
-\r
- MtrrLibInitializeMtrrMask (&MtrrValidBitsMask, &MtrrValidAddressMask);\r
-\r
- TempQword = 0;\r
- MemoryType = (UINT64)Attribute;\r
- OverwriteExistingMtrr = FALSE;\r
-\r
- //\r
- // Check for an invalid parameter\r
- //\r
- if (Length == 0) {\r
- Status = RETURN_INVALID_PARAMETER;\r
- goto Done;\r
- }\r
-\r
- if (\r
- (BaseAddress & ~MtrrValidAddressMask) != 0 ||\r
- (Length & ~MtrrValidAddressMask) != 0\r
- ) {\r
- Status = RETURN_UNSUPPORTED;\r
- goto Done;\r
- }\r
-\r
- //\r
- // Check if Fixed MTRR\r
- //\r
- Status = RETURN_SUCCESS;\r
- if (BaseAddress < BASE_1MB) {\r
- while ((BaseAddress < BASE_1MB) && (Length > 0) && Status == RETURN_SUCCESS) {\r
- Status = ProgramFixedMtrr (MemoryType, &BaseAddress, &Length, &MsrNum, &ClearMask, &OrMask);\r
- if (RETURN_ERROR (Status)) {\r
- goto Done;\r
- }\r
- if (MtrrSetting != NULL) {\r
- MtrrSetting->Fixed.Mtrr[MsrNum] = (MtrrSetting->Fixed.Mtrr[MsrNum] & ~ClearMask) | OrMask;\r
- MtrrSetting->MtrrDefType |= CACHE_FIXED_MTRR_ENABLED;\r
- } else {\r
- if (!FixedSettingsValid[MsrNum]) {\r
- WorkingFixedSettings.Mtrr[MsrNum] = MtrrRegisterRead (mMtrrLibFixedMtrrTable[MsrNum].Msr);\r
- FixedSettingsValid[MsrNum] = TRUE;\r
- }\r
- NewValue = (WorkingFixedSettings.Mtrr[MsrNum] & ~ClearMask) | OrMask;\r
- if (WorkingFixedSettings.Mtrr[MsrNum] != NewValue) {\r
- WorkingFixedSettings.Mtrr[MsrNum] = NewValue;\r
- FixedSettingsModified[MsrNum] = TRUE;\r
- }\r
- }\r
- }\r
-\r
- if (Length == 0) {\r
- //\r
- // A Length of 0 can only make sense for fixed MTTR ranges.\r
- // Since we just handled the fixed MTRRs, we can skip the\r
- // variable MTRR section.\r
- //\r
- goto Done;\r
- }\r
- }\r
-\r
- //\r
- // Since memory ranges below 1MB will be overridden by the fixed MTRRs,\r
- // we can set the base to 0 to save variable MTRRs.\r
- //\r
- if (BaseAddress == BASE_1MB) {\r
- BaseAddress = 0;\r
- Length += SIZE_1MB;\r
- }\r
-\r
- //\r
- // Read all variable MTRRs\r
- //\r
- VariableMtrrCount = GetVariableMtrrCountWorker ();\r
- FirmwareVariableMtrrCount = GetFirmwareVariableMtrrCountWorker ();\r
- if (MtrrSetting != NULL) {\r
- VariableSettings = &MtrrSetting->Variables;\r
- } else {\r
- MtrrGetVariableMtrrWorker (NULL, VariableMtrrCount, &OriginalVariableSettings);\r
- CopyMem (&WorkingVariableSettings, &OriginalVariableSettings, sizeof (WorkingVariableSettings));\r
- ProgramVariableSettings = TRUE;\r
- VariableSettings = &WorkingVariableSettings;\r
- }\r
-\r
- //\r
- // Check for overlap\r
- //\r
- UsedMtrr = MtrrGetMemoryAttributeInVariableMtrrWorker (\r
- VariableSettings,\r
- FirmwareVariableMtrrCount,\r
- MtrrValidBitsMask,\r
- MtrrValidAddressMask,\r
- VariableMtrr\r
- );\r
- OverLap = CheckMemoryAttributeOverlap (\r
- FirmwareVariableMtrrCount,\r
- BaseAddress,\r
- BaseAddress + Length - 1,\r
- VariableMtrr\r
- );\r
- if (OverLap) {\r
- Status = CombineMemoryAttribute (\r
- FirmwareVariableMtrrCount,\r
- MemoryType,\r
- &BaseAddress,\r
- &Length,\r
- VariableMtrr,\r
- &UsedMtrr,\r
- &OverwriteExistingMtrr\r
- );\r
- if (RETURN_ERROR (Status)) {\r
- goto Done;\r
- }\r
-\r
- if (Length == 0) {\r
- //\r
- // Combined successfully, invalidate the now-unused MTRRs\r
- //\r
- InvalidateMtrr (VariableSettings, VariableMtrrCount, VariableMtrr);\r
- Status = RETURN_SUCCESS;\r
- goto Done;\r
- }\r
- }\r
-\r
- //\r
- // The memory type is the same with the type specified by\r
- // MTRR_LIB_IA32_MTRR_DEF_TYPE.\r
- //\r
- if ((!OverwriteExistingMtrr) && (Attribute == MtrrGetDefaultMemoryType ())) {\r
- //\r
- // Invalidate the now-unused MTRRs\r
- //\r
- InvalidateMtrr (VariableSettings, VariableMtrrCount, VariableMtrr);\r
- goto Done;\r
- }\r
-\r
- Positive = GetMtrrNumberAndDirection (BaseAddress, Length, &MtrrNumber);\r
-\r
- if ((UsedMtrr + MtrrNumber) > FirmwareVariableMtrrCount) {\r
- Status = RETURN_OUT_OF_RESOURCES;\r
- goto Done;\r
- }\r
-\r
- //\r
- // Invalidate the now-unused MTRRs\r
- //\r
- InvalidateMtrr (VariableSettings, VariableMtrrCount, VariableMtrr);\r
-\r
- //\r
- // Find first unused MTRR\r
- //\r
- for (MsrNum = 0; MsrNum < VariableMtrrCount; MsrNum++) {\r
- if ((VariableSettings->Mtrr[MsrNum].Mask & CACHE_MTRR_ENABLED) == 0) {\r
- break;\r
- }\r
- }\r
-\r
- if (BaseAddress != 0) {\r
- do {\r
- //\r
- // Calculate the alignment of the base address.\r
- //\r
- Alignment = LShiftU64 (1, (UINTN)LowBitSet64 (BaseAddress));\r
-\r
- if (Alignment > Length) {\r
- break;\r
- }\r
-\r
- //\r
- // Find unused MTRR\r
- //\r
- for (; MsrNum < VariableMtrrCount; MsrNum++) {\r
- if ((VariableSettings->Mtrr[MsrNum].Mask & CACHE_MTRR_ENABLED) == 0) {\r
- break;\r
- }\r
- }\r
-\r
- ProgramVariableMtrr (\r
- VariableSettings,\r
- MsrNum,\r
- BaseAddress,\r
- Alignment,\r
- MemoryType,\r
- MtrrValidAddressMask\r
- );\r
- BaseAddress += Alignment;\r
- Length -= Alignment;\r
- } while (TRUE);\r
-\r
- if (Length == 0) {\r
- goto Done;\r
- }\r
- }\r
-\r
- TempQword = Length;\r
-\r
- if (!Positive) {\r
- Length = Power2MaxMemory (LShiftU64 (TempQword, 1));\r
-\r
- //\r
- // Find unused MTRR\r
- //\r
- for (; MsrNum < VariableMtrrCount; MsrNum++) {\r
- if ((VariableSettings->Mtrr[MsrNum].Mask & CACHE_MTRR_ENABLED) == 0) {\r
- break;\r
- }\r
- }\r
-\r
- ProgramVariableMtrr (\r
- VariableSettings,\r
- MsrNum,\r
- BaseAddress,\r
- Length,\r
- MemoryType,\r
- MtrrValidAddressMask\r
- );\r
- BaseAddress += Length;\r
- TempQword = Length - TempQword;\r
- MemoryType = MTRR_CACHE_UNCACHEABLE;\r
- }\r
-\r
- do {\r
- //\r
- // Find unused MTRR\r
- //\r
- for (; MsrNum < VariableMtrrCount; MsrNum++) {\r
- if ((VariableSettings->Mtrr[MsrNum].Mask & CACHE_MTRR_ENABLED) == 0) {\r
- break;\r
- }\r
- }\r
-\r
- Length = Power2MaxMemory (TempQword);\r
- if (!Positive) {\r
- BaseAddress -= Length;\r
- }\r
-\r
- ProgramVariableMtrr (\r
- VariableSettings,\r
- MsrNum,\r
- BaseAddress,\r
- Length,\r
- MemoryType,\r
- MtrrValidAddressMask\r
- );\r
-\r
- if (Positive) {\r
- BaseAddress += Length;\r
- }\r
- TempQword -= Length;\r
-\r
- } while (TempQword > 0);\r
-\r
-Done:\r
-\r
- //\r
- // Write fixed MTRRs that have been modified\r
- //\r
- for (Index = 0; Index < MTRR_NUMBER_OF_FIXED_MTRR; Index++) {\r
- if (FixedSettingsModified[Index]) {\r
- if (!MtrrContextValid) {\r
- PreMtrrChange (&MtrrContext);\r
- MtrrContextValid = TRUE;\r
- }\r
- MtrrRegisterWrite (\r
- mMtrrLibFixedMtrrTable[Index].Msr,\r
- WorkingFixedSettings.Mtrr[Index]\r
- );\r
- }\r
- }\r
-\r
- //\r
- // Write variable MTRRs\r
- //\r
- if (ProgramVariableSettings) {\r
- for (Index = 0; Index < VariableMtrrCount; Index++) {\r
- if (WorkingVariableSettings.Mtrr[Index].Base != OriginalVariableSettings.Mtrr[Index].Base ||\r
- WorkingVariableSettings.Mtrr[Index].Mask != OriginalVariableSettings.Mtrr[Index].Mask ) {\r
- if (!MtrrContextValid) {\r
- PreMtrrChange (&MtrrContext);\r
- MtrrContextValid = TRUE;\r
- }\r
- MtrrRegisterWrite (\r
- QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE0 + (Index << 1),\r
- WorkingVariableSettings.Mtrr[Index].Base\r
- );\r
- MtrrRegisterWrite (\r
- QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE0 + (Index << 1) + 1,\r
- WorkingVariableSettings.Mtrr[Index].Mask\r
- );\r
- }\r
- }\r
- }\r
- if (MtrrContextValid) {\r
- PostMtrrChange (&MtrrContext);\r
- }\r
-\r
- DEBUG((DEBUG_CACHE, " Status = %r\n", Status));\r
- if (!RETURN_ERROR (Status)) {\r
- if (MtrrSetting != NULL) {\r
- MtrrSetting->MtrrDefType |= CACHE_MTRR_ENABLED;\r
- }\r
- MtrrDebugPrintAllMtrrsWorker (MtrrSetting);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- This function attempts to set the attributes for a memory range.\r
-\r
- @param[in] BaseAddress The physical address that is the start\r
- address of a memory region.\r
- @param[in] Length The size in bytes of the memory region.\r
- @param[in] Attributes The bit mask of attributes to set for the\r
- memory region.\r
-\r
- @retval RETURN_SUCCESS The attributes were set for the memory\r
- region.\r
- @retval RETURN_INVALID_PARAMETER Length is zero.\r
- @retval RETURN_UNSUPPORTED The processor does not support one or\r
- more bytes of the memory resource range\r
- specified by BaseAddress and Length.\r
- @retval RETURN_UNSUPPORTED The bit mask of attributes is not support\r
- for the memory resource range specified\r
- by BaseAddress and Length.\r
- @retval RETURN_ACCESS_DENIED The attributes for the memory resource\r
- range specified by BaseAddress and Length\r
- cannot be modified.\r
- @retval RETURN_OUT_OF_RESOURCES There are not enough system resources to\r
- modify the attributes of the memory\r
- resource range.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-MtrrSetMemoryAttribute (\r
- IN PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT64 Length,\r
- IN MTRR_MEMORY_CACHE_TYPE Attribute\r
- )\r
-{\r
- DEBUG((DEBUG_CACHE, "MtrrSetMemoryAttribute() %a:%016lx-%016lx\n", mMtrrMemoryCacheTypeShortName[Attribute], BaseAddress, Length));\r
- return MtrrSetMemoryAttributeWorker (\r
- NULL,\r
- BaseAddress,\r
- Length,\r
- Attribute\r
- );\r
-}\r
-\r
-/**\r
- This function attempts to set the attributes into MTRR setting buffer for a memory range.\r
-\r
- @param[in, out] MtrrSetting MTRR setting buffer to be set.\r
- @param[in] BaseAddress The physical address that is the start address\r
- of a memory region.\r
- @param[in] Length The size in bytes of the memory region.\r
- @param[in] Attribute The bit mask of attributes to set for the\r
- memory region.\r
-\r
- @retval RETURN_SUCCESS The attributes were set for the memory region.\r
- @retval RETURN_INVALID_PARAMETER Length is zero.\r
- @retval RETURN_UNSUPPORTED The processor does not support one or more bytes of the\r
- memory resource range specified by BaseAddress and Length.\r
- @retval RETURN_UNSUPPORTED The bit mask of attributes is not support for the memory resource\r
- range specified by BaseAddress and Length.\r
- @retval RETURN_ACCESS_DENIED The attributes for the memory resource range specified by\r
- BaseAddress and Length cannot be modified.\r
- @retval RETURN_OUT_OF_RESOURCES There are not enough system resources to modify the attributes of\r
- the memory resource range.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-MtrrSetMemoryAttributeInMtrrSettings (\r
- IN OUT MTRR_SETTINGS *MtrrSetting,\r
- IN PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT64 Length,\r
- IN MTRR_MEMORY_CACHE_TYPE Attribute\r
- )\r
-{\r
- DEBUG((DEBUG_CACHE, "MtrrSetMemoryAttributeMtrrSettings(%p) %a:%016lx-%016lx\n", MtrrSetting, mMtrrMemoryCacheTypeShortName[Attribute], BaseAddress, Length));\r
- return MtrrSetMemoryAttributeWorker (\r
- MtrrSetting,\r
- BaseAddress,\r
- Length,\r
- Attribute\r
- );\r
-}\r
-\r
-/**\r
- Worker function setting variable MTRRs\r
-\r
- @param[in] VariableSettings A buffer to hold variable MTRRs content.\r
-\r
-**/\r
-VOID\r
-MtrrSetVariableMtrrWorker (\r
- IN MTRR_VARIABLE_SETTINGS *VariableSettings\r
- )\r
-{\r
- UINT32 Index;\r
- UINT32 VariableMtrrCount;\r
-\r
- VariableMtrrCount = GetVariableMtrrCountWorker ();\r
- ASSERT (VariableMtrrCount <= MTRR_NUMBER_OF_VARIABLE_MTRR);\r
-\r
- for (Index = 0; Index < VariableMtrrCount; Index++) {\r
- MtrrRegisterWrite (\r
- QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE0 + (Index << 1),\r
- VariableSettings->Mtrr[Index].Base\r
- );\r
- MtrrRegisterWrite (\r
- QUARK_NC_HOST_BRIDGE_IA32_MTRR_PHYSBASE0 + (Index << 1) + 1,\r
- VariableSettings->Mtrr[Index].Mask\r
- );\r
- }\r
-}\r
-\r
-\r
-/**\r
- This function sets variable MTRRs\r
-\r
- @param[in] VariableSettings A buffer to hold variable MTRRs content.\r
-\r
- @return The pointer of VariableSettings\r
-\r
-**/\r
-MTRR_VARIABLE_SETTINGS*\r
-EFIAPI\r
-MtrrSetVariableMtrr (\r
- IN MTRR_VARIABLE_SETTINGS *VariableSettings\r
- )\r
-{\r
- MTRR_CONTEXT MtrrContext;\r
-\r
- if (!IsMtrrSupported ()) {\r
- return VariableSettings;\r
- }\r
-\r
- PreMtrrChange (&MtrrContext);\r
- MtrrSetVariableMtrrWorker (VariableSettings);\r
- PostMtrrChange (&MtrrContext);\r
- MtrrDebugPrintAllMtrrs ();\r
-\r
- return VariableSettings;\r
-}\r
-\r
-/**\r
- Worker function setting fixed MTRRs\r
-\r
- @param[in] FixedSettings A buffer to hold fixed MTRRs content.\r
-\r
-**/\r
-VOID\r
-MtrrSetFixedMtrrWorker (\r
- IN MTRR_FIXED_SETTINGS *FixedSettings\r
- )\r
-{\r
- UINT32 Index;\r
-\r
- for (Index = 0; Index < MTRR_NUMBER_OF_FIXED_MTRR; Index++) {\r
- MtrrRegisterWrite (\r
- mMtrrLibFixedMtrrTable[Index].Msr,\r
- FixedSettings->Mtrr[Index]\r
- );\r
- }\r
-}\r
-\r
-\r
-/**\r
- This function sets fixed MTRRs\r
-\r
- @param[in] FixedSettings A buffer to hold fixed MTRRs content.\r
-\r
- @retval The pointer of FixedSettings\r
-\r
-**/\r
-MTRR_FIXED_SETTINGS*\r
-EFIAPI\r
-MtrrSetFixedMtrr (\r
- IN MTRR_FIXED_SETTINGS *FixedSettings\r
- )\r
-{\r
- MTRR_CONTEXT MtrrContext;\r
-\r
- if (!IsMtrrSupported ()) {\r
- return FixedSettings;\r
- }\r
-\r
- PreMtrrChange (&MtrrContext);\r
- MtrrSetFixedMtrrWorker (FixedSettings);\r
- PostMtrrChange (&MtrrContext);\r
- MtrrDebugPrintAllMtrrs ();\r
-\r
- return FixedSettings;\r
-}\r
-\r
-\r
-/**\r
- This function gets the content in all MTRRs (variable and fixed)\r
-\r
- @param[out] MtrrSetting A buffer to hold all MTRRs content.\r
-\r
- @retval the pointer of MtrrSetting\r
-\r
-**/\r
-MTRR_SETTINGS *\r
-EFIAPI\r
-MtrrGetAllMtrrs (\r
- OUT MTRR_SETTINGS *MtrrSetting\r
- )\r
-{\r
- if (!IsMtrrSupported ()) {\r
- return MtrrSetting;\r
- }\r
-\r
- //\r
- // Get fixed MTRRs\r
- //\r
- MtrrGetFixedMtrrWorker (&MtrrSetting->Fixed);\r
-\r
- //\r
- // Get variable MTRRs\r
- //\r
- MtrrGetVariableMtrrWorker (\r
- NULL,\r
- GetVariableMtrrCountWorker (),\r
- &MtrrSetting->Variables\r
- );\r
-\r
- //\r
- // Get MTRR_DEF_TYPE value\r
- //\r
- MtrrSetting->MtrrDefType = MtrrRegisterRead (QUARK_NC_HOST_BRIDGE_IA32_MTRR_DEF_TYPE);\r
-\r
- return MtrrSetting;\r
-}\r
-\r
-\r
-/**\r
- This function sets all MTRRs (variable and fixed)\r
-\r
- @param[in] MtrrSetting A buffer holding all MTRRs content.\r
-\r
- @retval The pointer of MtrrSetting\r
-\r
-**/\r
-MTRR_SETTINGS *\r
-EFIAPI\r
-MtrrSetAllMtrrs (\r
- IN MTRR_SETTINGS *MtrrSetting\r
- )\r
-{\r
- MTRR_CONTEXT MtrrContext;\r
-\r
- if (!IsMtrrSupported ()) {\r
- return MtrrSetting;\r
- }\r
-\r
- PreMtrrChange (&MtrrContext);\r
-\r
- //\r
- // Set fixed MTRRs\r
- //\r
- MtrrSetFixedMtrrWorker (&MtrrSetting->Fixed);\r
-\r
- //\r
- // Set variable MTRRs\r
- //\r
- MtrrSetVariableMtrrWorker (&MtrrSetting->Variables);\r
-\r
- //\r
- // Set MTRR_DEF_TYPE value\r
- //\r
- MtrrRegisterWrite (QUARK_NC_HOST_BRIDGE_IA32_MTRR_DEF_TYPE, MtrrSetting->MtrrDefType);\r
-\r
- PostMtrrChangeEnableCache (&MtrrContext);\r
-\r
- MtrrDebugPrintAllMtrrs ();\r
-\r
- return MtrrSetting;\r
-}\r
-\r
-\r
-/**\r
- Checks if MTRR is supported.\r
-\r
- @retval TRUE MTRR is supported.\r
- @retval FALSE MTRR is not supported.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-IsMtrrSupported (\r
- VOID\r
- )\r
-{\r
- UINT32 RegEax;\r
-\r
- //\r
- // Check CPUID(1).EAX[0..11] for Quark SoC\r
- //\r
- AsmCpuid (1, &RegEax, NULL, NULL, NULL);\r
- if ((RegEax & 0xfff) == QUARK_SOC_CPUID_FAMILY_MODEL_STEPPING) {\r
- return TRUE;\r
- }\r
-\r
- return FALSE;\r
-}\r
+++ /dev/null
-## @file\r
-# MTRR library provides APIs for MTRR operation.\r
-#\r
-# Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = MtrrLib\r
- MODULE_UNI_FILE = MtrrLib.uni\r
- FILE_GUID = 6826b408-f4f3-47ee-917f-af7047f9d937\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = MtrrLib\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- MtrrLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- UefiCpuPkg/UefiCpuPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseMemoryLib\r
- BaseLib\r
- CpuLib\r
- DebugLib\r
- QNCAccessLib\r
-\r
-[Pcd]\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuNumberOfReservedVariableMtrrs ## SOMETIMES_CONSUMES\r
-\r
+++ /dev/null
-// /** @file\r
-// MtrrLib Module Localized Abstract and Description Content\r
-//\r
-// Copyright (c) 2012 - 2013, Intel Corporation. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// **/\r
-\r
-\r
-#string STR_MODULE_ABSTRACT\r
-#language en-US\r
-"MTRR library provides APIs for MTRR operation"\r
-\r
-#string STR_MODULE_DESCRIPTION\r
-#language en-US\r
-"MTRR library provides APIs for MTRR operation."\r
-\r
+++ /dev/null
-/** @file\r
-Base Lib function for QNC internal network access.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// The package level header files this module uses\r
-//\r
-#include <Uefi.h>\r
-\r
-/**\r
- Gets the base address of PCI Express for Quark North Cluster.\r
-\r
- @return The base address of PCI Express for Quark North Cluster.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-QncGetPciExpressBaseAddress (\r
- VOID\r
- )\r
-{\r
- return (UINTN) PcdGet64(PcdPciExpressBaseAddress);\r
-}\r
+++ /dev/null
-/** @file\r
-Common Lib function for QNC internal network access.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// The package level header files this module uses\r
-//\r
-#include <Uefi.h>\r
-\r
-#include <IntelQNCRegs.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-UINT32\r
-EFIAPI\r
-QNCPortRead(\r
- UINT8 Port,\r
- UINT32 RegAddress\r
- )\r
-{\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MEA) = (RegAddress & 0xFFFFFF00);\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MCR) = MESSAGE_READ_DW (Port, RegAddress);\r
- return McD0PciCfg32 (QNC_ACCESS_PORT_MDR);\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-QNCPortWrite (\r
- UINT8 Port,\r
- UINT32 RegAddress,\r
- UINT32 WriteValue\r
- )\r
-{\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MDR) = WriteValue;\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MEA) = (RegAddress & 0xFFFFFF00);\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MCR) = MESSAGE_WRITE_DW (Port, RegAddress);\r
-}\r
-\r
-UINT32\r
-EFIAPI\r
-QNCAltPortRead (\r
- UINT8 Port,\r
- UINT32 RegAddress\r
- )\r
-{\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MEA) = (RegAddress & 0xFFFFFF00);\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MCR) = ALT_MESSAGE_READ_DW (Port, RegAddress);\r
- return McD0PciCfg32 (QNC_ACCESS_PORT_MDR);\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-QNCAltPortWrite (\r
- UINT8 Port,\r
- UINT32 RegAddress,\r
- UINT32 WriteValue\r
- )\r
-{\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MDR) = WriteValue;\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MEA) = (RegAddress & 0xFFFFFF00);\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MCR) = ALT_MESSAGE_WRITE_DW (Port, RegAddress);\r
-}\r
-\r
-UINT32\r
-EFIAPI\r
-QNCPortIORead(\r
- UINT8 Port,\r
- UINT32 RegAddress\r
- )\r
-{\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MEA) = (RegAddress & 0xFFFFFF00);\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MCR) = MESSAGE_IO_READ_DW (Port, RegAddress);\r
- return McD0PciCfg32 (QNC_ACCESS_PORT_MDR);\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-QNCPortIOWrite (\r
- UINT8 Port,\r
- UINT32 RegAddress,\r
- UINT32 WriteValue\r
- )\r
-{\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MDR) = WriteValue;\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MEA) = (RegAddress & 0xFFFFFF00);\r
- McD0PciCfg32 (QNC_ACCESS_PORT_MCR) = MESSAGE_IO_WRITE_DW (Port, RegAddress);\r
-}\r
-\r
-RETURN_STATUS\r
-EFIAPI\r
-QNCMmIoWrite (\r
- UINT32 MmIoAddress,\r
- QNC_MEM_IO_WIDTH Width,\r
- UINT32 DataNumber,\r
- VOID *pData\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This is for the special consideration for QNC MMIO write, as required by FWG, a reading must be performed after MMIO writing\r
-to ensure the expected write is processed and data is flushed into chipset\r
-\r
-Arguments:\r
-\r
- Row -- row number to be cleared ( start from 1 )\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS\r
-\r
---*/\r
-{\r
- RETURN_STATUS Status;\r
- UINTN Index;\r
-\r
- Status = RETURN_SUCCESS;\r
-\r
- for (Index =0; Index < DataNumber; Index++) {\r
- switch (Width) {\r
- case QNCMmioWidthUint8:\r
- QNCMmio8 (MmIoAddress, 0) = ((UINT8 *)pData)[Index];\r
- if (QNCMmio8 (MmIoAddress, 0) != ((UINT8*)pData)[Index]) {\r
- Status = RETURN_DEVICE_ERROR;\r
- break;\r
- }\r
- break;\r
-\r
- case QNCMmioWidthUint16:\r
- QNCMmio16 (MmIoAddress, 0) = ((UINT16 *)pData)[Index];\r
- if (QNCMmio16 (MmIoAddress, 0) != ((UINT16 *)pData)[Index]) {\r
- Status = RETURN_DEVICE_ERROR;\r
- break;\r
- }\r
- break;\r
-\r
- case QNCMmioWidthUint32:\r
- QNCMmio32 (MmIoAddress, 0) = ((UINT32 *)pData)[Index];\r
- if (QNCMmio32 (MmIoAddress, 0) != ((UINT32 *)pData)[Index]) {\r
- Status = RETURN_DEVICE_ERROR;\r
- break;\r
- }\r
- break;\r
-\r
- case QNCMmioWidthUint64:\r
- QNCMmio64 (MmIoAddress, 0) = ((UINT64 *)pData)[Index];\r
- if (QNCMmio64 (MmIoAddress, 0) != ((UINT64 *)pData)[Index]) {\r
- Status = RETURN_DEVICE_ERROR;\r
- break;\r
- }\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-UINT32\r
-EFIAPI\r
-QncHsmmcRead (\r
- VOID\r
- )\r
-{\r
- return QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HSMMC);\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-QncHsmmcWrite (\r
- UINT32 WriteValue\r
- )\r
-{\r
- UINT16 DeviceId;\r
- UINT32 Data32;\r
-\r
- //\r
- // Check what Soc we are running on (read Host bridge DeviceId)\r
- //\r
- DeviceId = QNCMmPci16(0, MC_BUS, MC_DEV, MC_FUN, PCI_DEVICE_ID_OFFSET);\r
-\r
- if (DeviceId == QUARK2_MC_DEVICE_ID) {\r
- //\r
- // Disable HSMMC configuration\r
- //\r
- Data32 = QncHsmmcRead ();\r
- Data32 &= ~SMM_CTL_EN;\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HSMMC, Data32);\r
-\r
- //\r
- // Validate HSMMC configuration is disabled\r
- //\r
- Data32 = QncHsmmcRead ();\r
- ASSERT((Data32 & SMM_CTL_EN) == 0);\r
-\r
- //\r
- // Enable HSMMC configuration\r
- //\r
- WriteValue |= SMM_CTL_EN;\r
- }\r
-\r
- //\r
- // Write the register value\r
- //\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HSMMC, WriteValue);\r
-\r
- if (DeviceId == QUARK2_MC_DEVICE_ID) {\r
- //\r
- // Validate HSMMC configuration is enabled\r
- //\r
- Data32 = QncHsmmcRead ();\r
- ASSERT((Data32 & SMM_CTL_EN) != 0);\r
- }\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-QncImrWrite (\r
- UINT32 ImrBaseOffset,\r
- UINT32 ImrLow,\r
- UINT32 ImrHigh,\r
- UINT32 ImrReadMask,\r
- UINT32 ImrWriteMask\r
- )\r
-{\r
- UINT16 DeviceId;\r
- UINT32 Data32;\r
-\r
- //\r
- // Check what Soc we are running on (read Host bridge DeviceId)\r
- //\r
- DeviceId = QNCMmPci16(0, MC_BUS, MC_DEV, MC_FUN, PCI_DEVICE_ID_OFFSET);\r
-\r
- //\r
- // Disable IMR protection\r
- //\r
- if (DeviceId == QUARK2_MC_DEVICE_ID) {\r
- //\r
- // Disable IMR protection\r
- //\r
- Data32 = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXL);\r
- Data32 &= ~IMR_EN;\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXL, Data32);\r
-\r
- //\r
- // Validate IMR protection is disabled\r
- //\r
- Data32 = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXL);\r
- ASSERT((Data32 & IMR_EN) == 0);\r
-\r
- //\r
- // Update the IMR (IMRXL must be last as it may enable IMR violation checking)\r
- //\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXRM, ImrReadMask);\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXWM, ImrWriteMask);\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXH, ImrHigh);\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXL, ImrLow);\r
-\r
- //\r
- // Validate IMR protection is enabled/disabled\r
- //\r
- Data32 = QNCPortRead (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXL);\r
- ASSERT((Data32 & IMR_EN) == (ImrLow & IMR_EN));\r
- } else {\r
- //\r
- // Disable IMR protection (allow all access)\r
- //\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXRM, (UINT32)IMRX_ALL_ACCESS);\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXWM, (UINT32)IMRX_ALL_ACCESS);\r
-\r
- //\r
- // Update the IMR (IMRXRM/IMRXWM must be last as they restrict IMR access)\r
- //\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXL, (ImrLow & ~IMR_EN));\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXH, ImrHigh);\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXRM, ImrReadMask);\r
- QNCPortWrite (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID, ImrBaseOffset+QUARK_NC_MEMORY_MANAGER_IMRXWM, ImrWriteMask);\r
- }\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-QncIClkAndThenOr (\r
- UINT32 RegAddress,\r
- UINT32 AndValue,\r
- UINT32 OrValue\r
- )\r
-{\r
- UINT32 RegValue;\r
- //\r
- // Whenever an iCLK SB register (Endpoint 32h) is being programmed the access\r
- // should always consist of a READ from the address followed by 2 identical\r
- // WRITEs to that address.\r
- //\r
- RegValue = QNCAltPortRead (QUARK_ICLK_SB_PORT_ID, RegAddress);\r
- RegValue &= AndValue;\r
- RegValue |= OrValue;\r
- QNCAltPortWrite (QUARK_ICLK_SB_PORT_ID, RegAddress, RegValue);\r
- QNCAltPortWrite (QUARK_ICLK_SB_PORT_ID, RegAddress, RegValue);\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-QncIClkOr (\r
- UINT32 RegAddress,\r
- UINT32 OrValue\r
- )\r
-{\r
- UINT32 RegValue;\r
- //\r
- // Whenever an iCLK SB register (Endpoint 32h) is being programmed the access\r
- // should always consist of a READ from the address followed by 2 identical\r
- // WRITEs to that address.\r
- //\r
- RegValue = QNCAltPortRead (QUARK_ICLK_SB_PORT_ID, RegAddress);\r
- RegValue |= OrValue;\r
- QNCAltPortWrite (QUARK_ICLK_SB_PORT_ID, RegAddress, RegValue);\r
- QNCAltPortWrite (QUARK_ICLK_SB_PORT_ID, RegAddress, RegValue);\r
-}\r
+++ /dev/null
-## @file\r
-# Base Intel QNC Library Instance\r
-#\r
-# Intel QNC internal network access Library Instance\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = QNCAccessLib\r
- FILE_GUID = CC13B9FB-DAF5-4b42-907F-122216787C05\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = QNCAccessLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- QNCAccessLib.c\r
- BaseAccess.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
-\r
-[Pcd]\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
+++ /dev/null
-/** @file\r
-Runtime Lib function for QNC internal network access.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Guid/EventGroup.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-///\r
-/// Set Virtual Address Map Event\r
-///\r
-EFI_EVENT mDxeRuntimeQncAccessLibVirtualNotifyEvent = NULL;\r
-\r
-///\r
-/// Module global that contains the base physical address of the PCI Express MMIO range.\r
-///\r
-UINTN mDxeRuntimeQncAccessLibPciExpressBaseAddress = 0;\r
-\r
-/**\r
- Convert the physical PCI Express MMIO address to a virtual address.\r
-\r
- @param[in] Event The event that is being processed.\r
- @param[in] Context The Event Context.\r
-**/\r
-VOID\r
-EFIAPI\r
-DxeRuntimeQncAccessLibVirtualNotify (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Convert the physical PCI Express MMIO address to a virtual address.\r
- //\r
- Status = EfiConvertPointer (0, (VOID **) &mDxeRuntimeQncAccessLibPciExpressBaseAddress);\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
-\r
-/**\r
- The constructor function to setup globals and goto virtual mode notify.\r
-\r
- @param ImageHandle The firmware allocated handle for the EFI image.\r
- @param SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The constructor completed successfully.\r
- @retval Other value The constructor did not complete successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DxeRuntimeQncAccessLibConstructor (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Cache the physical address of the PCI Express MMIO range into a module global variable\r
- //\r
- mDxeRuntimeQncAccessLibPciExpressBaseAddress = (UINTN) PcdGet64(PcdPciExpressBaseAddress);\r
-\r
- //\r
- // Register SetVirtualAddressMap () notify function\r
- //\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- DxeRuntimeQncAccessLibVirtualNotify,\r
- NULL,\r
- &gEfiEventVirtualAddressChangeGuid,\r
- &mDxeRuntimeQncAccessLibVirtualNotifyEvent\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- The destructor function frees any allocated buffers and closes the Set Virtual\r
- Address Map event.\r
-\r
- @param ImageHandle The firmware allocated handle for the EFI image.\r
- @param SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The destructor completed successfully.\r
- @retval Other value The destructor did not complete successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DxeRuntimeQncAccessLibDestructor (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Close the Set Virtual Address Map event\r
- //\r
- Status = gBS->CloseEvent (mDxeRuntimeQncAccessLibVirtualNotifyEvent);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Gets the base address of PCI Express for Quark North Cluster.\r
-\r
- @return The base address of PCI Express for Quark North Cluster.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-QncGetPciExpressBaseAddress (\r
- VOID\r
- )\r
-{\r
- //\r
- // If system goes to virtual mode then virtual notify callback will update\r
- // mDxeRuntimeQncAccessLibPciExpressBaseAddress with virtual address of\r
- // PCIe memory base.\r
- //\r
- return mDxeRuntimeQncAccessLibPciExpressBaseAddress;\r
-}\r
-\r
+++ /dev/null
-## @file\r
-# DXE Runtime Intel QNC Library Instance\r
-#\r
-# Intel QNC internal network access Library Instance.\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = RuntimeQNCAccessLib\r
- FILE_GUID = E6B51D93-E4C8-4425-9FA9-9DED814220F9\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = QNCAccessLib|DXE_RUNTIME_DRIVER\r
- CONSTRUCTOR = DxeRuntimeQncAccessLibConstructor\r
- DESTRUCTOR = DxeRuntimeQncAccessLibDestructor\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources]\r
- QNCAccessLib.c\r
- RuntimeAccess.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- DebugLib\r
- PcdLib\r
- UefiBootServicesTableLib\r
- UefiRuntimeLib\r
-\r
-[Pcd]\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
+++ /dev/null
-/** @file\r
-QNC Smm Library Services that implements SMM Region access, S/W SMI generation and detection.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include <Base.h>\r
-#include <IntelQNCRegs.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-#define BOOT_SERVICE_SOFTWARE_SMI_DATA 0\r
-#define RUNTIME_SOFTWARE_SMI_DATA 1\r
-\r
-/**\r
- Triggers a run time or boot time SMI.\r
-\r
- This function triggers a software SMM interrupt and set the APMC status with an 8-bit Data.\r
-\r
- @param Data The value to set the APMC status.\r
-\r
-**/\r
-VOID\r
-InternalTriggerSmi (\r
- IN UINT8 Data\r
- )\r
-{\r
- UINT16 GPE0BLK_Base;\r
- UINT32 NewValue;\r
-\r
- //\r
- // Get GPE0BLK_Base\r
- //\r
- GPE0BLK_Base = (UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF);\r
-\r
-\r
- //\r
- // Enable APM SMI\r
- //\r
- IoOr32 ((GPE0BLK_Base + R_QNC_GPE0BLK_SMIE), B_QNC_GPE0BLK_SMIE_APM);\r
-\r
- //\r
- // Enable SMI globally\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC);\r
- NewValue |= SMI_EN;\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, NewValue);\r
-\r
- //\r
- // Set APM_STS\r
- //\r
- IoWrite8 (PcdGet16 (PcdSmmDataPort), Data);\r
-\r
- //\r
- // Generate the APM SMI\r
- //\r
- IoWrite8 (PcdGet16 (PcdSmmActivationPort), PcdGet8 (PcdSmmActivationData));\r
-\r
- //\r
- // Clear the APM SMI Status Bit\r
- //\r
- IoWrite32 ((GPE0BLK_Base + R_QNC_GPE0BLK_SMIS), B_QNC_GPE0BLK_SMIS_APM);\r
-\r
- //\r
- // Set the EOS Bit\r
- //\r
- IoOr32 ((GPE0BLK_Base + R_QNC_GPE0BLK_SMIS), B_QNC_GPE0BLK_SMIS_EOS);\r
-}\r
-\r
-\r
-/**\r
- Triggers an SMI at boot time.\r
-\r
- This function triggers a software SMM interrupt at boot time.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-TriggerBootServiceSoftwareSmi (\r
- VOID\r
- )\r
-{\r
- InternalTriggerSmi (BOOT_SERVICE_SOFTWARE_SMI_DATA);\r
-}\r
-\r
-\r
-/**\r
- Triggers an SMI at run time.\r
-\r
- This function triggers a software SMM interrupt at run time.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-TriggerRuntimeSoftwareSmi (\r
- VOID\r
- )\r
-{\r
- InternalTriggerSmi (RUNTIME_SOFTWARE_SMI_DATA);\r
-}\r
-\r
-\r
-/**\r
- Gets the software SMI data.\r
-\r
- This function tests if a software SMM interrupt happens. If a software SMI happens,\r
- it retrieves the SMM data and returns it as a non-negative value; otherwise a negative\r
- value is returned.\r
-\r
- @return Data The data retrieved from SMM data port in case of a software SMI;\r
- otherwise a negative value.\r
-\r
-**/\r
-INTN\r
-InternalGetSwSmiData (\r
- VOID\r
- )\r
-{\r
- UINT8 SmiStatus;\r
- UINT8 Data;\r
-\r
- SmiStatus = IoRead8 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_SMIS);\r
- if (((SmiStatus & B_QNC_GPE0BLK_SMIS_APM) != 0) &&\r
- (IoRead8 (PcdGet16 (PcdSmmActivationPort)) == PcdGet8 (PcdSmmActivationData))) {\r
- Data = IoRead8 (PcdGet16 (PcdSmmDataPort));\r
- return (INTN)(UINTN)Data;\r
- }\r
-\r
- return -1;\r
-}\r
-\r
-\r
-/**\r
- Test if a boot time software SMI happened.\r
-\r
- This function tests if a software SMM interrupt happened. If a software SMM interrupt happened and\r
- it was triggered at boot time, it returns TRUE. Otherwise, it returns FALSE.\r
-\r
- @retval TRUE A software SMI triggered at boot time happened.\r
- @retval FLASE No software SMI happened or the software SMI was triggered at run time.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-IsBootServiceSoftwareSmi (\r
- VOID\r
- )\r
-{\r
- return (BOOLEAN) (InternalGetSwSmiData () == BOOT_SERVICE_SOFTWARE_SMI_DATA);\r
-}\r
-\r
-\r
-/**\r
- Test if a run time software SMI happened.\r
-\r
- This function tests if a software SMM interrupt happened. If a software SMM interrupt happened and\r
- it was triggered at run time, it returns TRUE. Otherwise, it returns FALSE.\r
-\r
- @retval TRUE A software SMI triggered at run time happened.\r
- @retval FLASE No software SMI happened or the software SMI was triggered at boot time.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-IsRuntimeSoftwareSmi (\r
- VOID\r
- )\r
-{\r
- return (BOOLEAN) (InternalGetSwSmiData () == RUNTIME_SOFTWARE_SMI_DATA);\r
-}\r
-\r
-\r
-\r
-/**\r
-\r
- Clear APM SMI Status Bit; Set the EOS bit.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-ClearSmi (\r
- VOID\r
- )\r
-{\r
-\r
- UINT16 GPE0BLK_Base;\r
-\r
- //\r
- // Get GpeBase\r
- //\r
- GPE0BLK_Base = (UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF);\r
-\r
- //\r
- // Clear the APM SMI Status Bit\r
- //\r
- IoOr16 (GPE0BLK_Base + R_QNC_GPE0BLK_SMIS, B_QNC_GPE0BLK_SMIS_APM);\r
-\r
- //\r
- // Set the EOS Bit\r
- //\r
- IoOr32 (GPE0BLK_Base + R_QNC_GPE0BLK_SMIS, B_QNC_GPE0BLK_SMIS_EOS);\r
-}\r
-\r
-/**\r
- This routine is the chipset code that accepts a request to "open" a region of SMRAM.\r
- The region could be legacy ABSEG, HSEG, or TSEG near top of physical memory.\r
- The use of "open" means that the memory is visible from all boot-service\r
- and SMM agents.\r
-\r
- @retval FALSE Cannot open a locked SMRAM region\r
- @retval TRUE Success to open SMRAM region.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QNCOpenSmramRegion (\r
- VOID\r
- )\r
-{\r
- UINT32 Smram;\r
-\r
- // Read the SMRAM register\r
- Smram = QncHsmmcRead ();\r
-\r
- //\r
- // Is the platform locked?\r
- //\r
- if (Smram & SMM_LOCKED) {\r
- // Cannot Open a locked region\r
- DEBUG ((EFI_D_WARN, "Cannot open a locked SMRAM region\n"));\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Open all SMRAM regions for Host access only\r
- //\r
- Smram |= (SMM_WRITE_OPEN | SMM_READ_OPEN); // Open for Host.\r
- Smram &= ~(NON_HOST_SMM_WR_OPEN | NON_HOST_SMM_RD_OPEN); // Not for others.\r
-\r
- //\r
- // Write the SMRAM register\r
- //\r
- QncHsmmcWrite (Smram);\r
-\r
- return TRUE;\r
-}\r
-\r
-/**\r
- This routine is the chipset code that accepts a request to "close" a region of SMRAM.\r
- The region could be legacy AB or TSEG near top of physical memory.\r
- The use of "close" means that the memory is only visible from SMM agents,\r
- not from BS or RT code.\r
-\r
- @retval FALSE Cannot open a locked SMRAM region\r
- @retval TRUE Success to open SMRAM region.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-QNCCloseSmramRegion (\r
- VOID\r
- )\r
-{\r
- UINT32 Smram;\r
-\r
- // Read the SMRAM register.\r
- Smram = QncHsmmcRead ();\r
-\r
- //\r
- // Is the platform locked?\r
- //\r
- if(Smram & SMM_LOCKED) {\r
- // Cannot Open a locked region\r
- DEBUG ((EFI_D_WARN, "Cannot close a locked SMRAM region\n"));\r
- return FALSE;\r
- }\r
-\r
- Smram &= (~(SMM_WRITE_OPEN | SMM_READ_OPEN | NON_HOST_SMM_WR_OPEN | NON_HOST_SMM_RD_OPEN));\r
-\r
- QncHsmmcWrite (Smram);\r
-\r
- return TRUE;\r
-}\r
-\r
-/**\r
- This routine is the chipset code that accepts a request to "lock" SMRAM.\r
- The region could be legacy AB or TSEG near top of physical memory.\r
- The use of "lock" means that the memory can no longer be opened\r
- to BS state.\r
-**/\r
-VOID\r
-EFIAPI\r
-QNCLockSmramRegion (\r
- VOID\r
- )\r
-{\r
- UINT32 Smram;\r
-\r
- // Read the SMRAM register.\r
- Smram = QncHsmmcRead ();\r
- if(Smram & SMM_LOCKED) {\r
- DEBUG ((EFI_D_WARN, "SMRAM region already locked!\n"));\r
- }\r
- Smram |= SMM_LOCKED;\r
-\r
- QncHsmmcWrite (Smram);\r
-\r
- return;\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for Intel QNC SMM Library.\r
-#\r
-# QNC SMM Library that layers on top of the I/O Library to directly\r
-# access SMM power management registers.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = QNCSmmLib\r
- FILE_GUID = 8A9A62F5-758B-4965-A28B-0AAC292FBD89\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = SmmLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- QNCSmmLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- IoLib\r
- DebugLib\r
- QNCAccessLib\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGpe0blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmDataPort\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmActivationPort\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmActivationData\r
+++ /dev/null
-/** @file\r
-System reset Library Services. This library class provides a set of\r
-methods to reset whole system with manipulate QNC.\r
-\r
-Copyright (c) 2013-2019 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Base.h>\r
-#include <IntelQNCBase.h>\r
-#include <QNCAccess.h>\r
-\r
-#include <Uefi/UefiBaseType.h>\r
-\r
-#include <Library/ResetSystemLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/CpuLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-//\r
-// Amount of time (seconds) before RTC alarm fires\r
-// This must be < BCD_BASE\r
-//\r
-#define PLATFORM_WAKE_SECONDS_BUFFER 0x06\r
-\r
-//\r
-// RTC 'seconds' above which we will not read to avoid potential rollover\r
-//\r
-#define PLATFORM_RTC_ROLLOVER_LIMIT 0x47\r
-\r
-//\r
-// BCD is base 10\r
-//\r
-#define BCD_BASE 0x0A\r
-\r
-#define PCAT_RTC_ADDRESS_REGISTER 0x70\r
-#define PCAT_RTC_DATA_REGISTER 0x71\r
-\r
-//\r
-// Dallas DS12C887 Real Time Clock\r
-//\r
-#define RTC_ADDRESS_SECONDS 0 // R/W Range 0..59\r
-#define RTC_ADDRESS_SECONDS_ALARM 1 // R/W Range 0..59\r
-#define RTC_ADDRESS_MINUTES 2 // R/W Range 0..59\r
-#define RTC_ADDRESS_MINUTES_ALARM 3 // R/W Range 0..59\r
-#define RTC_ADDRESS_HOURS 4 // R/W Range 1..12 or 0..23 Bit 7 is AM/PM\r
-#define RTC_ADDRESS_HOURS_ALARM 5 // R/W Range 1..12 or 0..23 Bit 7 is AM/PM\r
-#define RTC_ADDRESS_DAY_OF_THE_WEEK 6 // R/W Range 1..7\r
-#define RTC_ADDRESS_DAY_OF_THE_MONTH 7 // R/W Range 1..31\r
-#define RTC_ADDRESS_MONTH 8 // R/W Range 1..12\r
-#define RTC_ADDRESS_YEAR 9 // R/W Range 0..99\r
-#define RTC_ADDRESS_REGISTER_A 10 // R/W[0..6] R0[7]\r
-#define RTC_ADDRESS_REGISTER_B 11 // R/W\r
-#define RTC_ADDRESS_REGISTER_C 12 // RO\r
-#define RTC_ADDRESS_REGISTER_D 13 // RO\r
-#define RTC_ADDRESS_CENTURY 50 // R/W Range 19..20 Bit 8 is R/W\r
-\r
-/**\r
- Wait for an RTC update to happen\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-WaitForRTCUpdate (\r
-VOID\r
-)\r
-{\r
- UINT8 Data8;\r
-\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_A);\r
- Data8 = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
- if ((Data8 & BIT7) == BIT7) {\r
- while ((Data8 & BIT7) == BIT7) {\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_A);\r
- Data8 = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
- }\r
-\r
- } else {\r
- while ((Data8 & BIT7) == 0) {\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_A);\r
- Data8 = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
- }\r
-\r
- while ((Data8 & BIT7) == BIT7) {\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_A);\r
- Data8 = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
- }\r
- }\r
-}\r
-\r
-/**\r
- Calling this function causes a system-wide reset. This sets\r
- all circuitry within the system to its initial state. This type of reset\r
- is asynchronous to system operation and operates without regard to\r
- cycle boundaries.\r
-\r
- System reset should not return, if it returns, it means the system does\r
- not support cold reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetCold (\r
-VOID\r
-)\r
-{\r
- //\r
- // Reference to QuarkNcSocId BWG\r
- // Setting bit 1 will generate a warm reset, driving only RSTRDY# low\r
- //\r
- IoWrite8 (RST_CNT, B_RST_CNT_COLD_RST);\r
-}\r
-\r
-/**\r
- Calling this function causes a system-wide initialization. The processors\r
- are set to their initial state, and pending cycles are not corrupted.\r
-\r
- System reset should not return, if it returns, it means the system does\r
- not support warm reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetWarm (\r
-VOID\r
-)\r
-{\r
- //\r
- // Reference to QuarkNcSocId BWG\r
- // Setting bit 1 will generate a warm reset, driving only RSTRDY# low\r
- //\r
- IoWrite8 (RST_CNT, B_RST_CNT_WARM_RST);\r
-}\r
-\r
-/**\r
- Calling this function causes the system to enter a power state equivalent\r
- to the ACPI G2/S5 or G3 states.\r
-\r
- System shutdown should not return, if it returns, it means the system does\r
- not support shut down reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetShutdown (\r
-VOID\r
-)\r
-{\r
- //\r
- // Reference to QuarkNcSocId BWG\r
- // Disable RTC Alarm : (RTC Enable at PM1BLK + 02h[10]))\r
- //\r
- IoWrite16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1E, 0);\r
-\r
- //\r
- // Firstly, GPE0_EN should be disabled to\r
- // avoid any GPI waking up the system from S5\r
- //\r
- IoWrite32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_GPE0E, 0);\r
-\r
- //\r
- // Reference to QuarkNcSocId BWG\r
- // Disable Resume Well GPIO : (GPIO bits in GPIOBASE + 34h[8:0])\r
- //\r
- IoWrite32 (PcdGet16 (PcdGbaIoBaseAddress) + R_QNC_GPIO_RGGPE_RESUME_WELL, 0);\r
-\r
- //\r
- // No power button status bit to clear for our platform, go to next step.\r
- //\r
-\r
- //\r
- // Finally, transform system into S5 sleep state\r
- //\r
- IoAndThenOr32 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C, 0xffffc3ff, B_QNC_PM1BLK_PM1C_SLPEN | V_S5);\r
-}\r
-\r
-/**\r
- Calling this function causes the system to enter a power state for capsule\r
- update.\r
-\r
- Reset update should not return, if it returns, it means the system does\r
- not support capsule update.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EnterS3WithImmediateWake (\r
-VOID\r
-)\r
-{\r
- UINT8 Data8;\r
- UINT16 Data16;\r
- UINT32 Data32;\r
- UINTN Eflags;\r
- UINTN RegCr0;\r
- EFI_TIME EfiTime;\r
- UINT32 SmiEnSave;\r
-\r
- Eflags = AsmReadEflags ();\r
- if ( (Eflags & 0x200) ) {\r
- DisableInterrupts ();\r
- }\r
-\r
- //\r
- // Write all cache data to memory because processor will lost power\r
- //\r
- AsmWbinvd();\r
- RegCr0 = AsmReadCr0();\r
- AsmWriteCr0 (RegCr0 | 0x060000000);\r
-\r
- SmiEnSave = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC);\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, (SmiEnSave & ~SMI_EN));\r
-\r
- //\r
- // Pogram RTC alarm for immediate WAKE\r
- //\r
-\r
- //\r
- // Disable SMI sources\r
- //\r
- IoWrite16 (PcdGet16 (PcdGpe0blkIoBaseAddress) + R_QNC_GPE0BLK_SMIE, 0);\r
-\r
- //\r
- // Disable RTC alarm interrupt\r
- //\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_B);\r
- Data8 = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
- IoWrite8 (PCAT_RTC_DATA_REGISTER, (Data8 & ~BIT5));\r
-\r
- //\r
- // Clear RTC alarm if already set\r
- //\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_C);\r
- Data8 = IoRead8 (PCAT_RTC_DATA_REGISTER); // Read clears alarm status\r
-\r
- //\r
- // Disable all WAKE events\r
- //\r
- IoWrite16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1E, B_QNC_PM1BLK_PM1E_PWAKED);\r
-\r
- //\r
- // Clear all WAKE status bits\r
- //\r
- IoWrite16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1S, B_QNC_PM1BLK_PM1S_ALL);\r
-\r
- //\r
- // Avoid RTC rollover\r
- //\r
- do {\r
- WaitForRTCUpdate();\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_SECONDS);\r
- EfiTime.Second = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
- } while (EfiTime.Second > PLATFORM_RTC_ROLLOVER_LIMIT);\r
-\r
- //\r
- // Read RTC time\r
- //\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_HOURS);\r
- EfiTime.Hour = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_MINUTES);\r
- EfiTime.Minute = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_SECONDS);\r
- EfiTime.Second = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
-\r
- //\r
- // Set RTC alarm\r
- //\r
-\r
- //\r
- // Add PLATFORM_WAKE_SECONDS_BUFFER to current EfiTime.Second\r
- // The maths is to allow for the fact we are adding to a BCD number and require the answer to be BCD (EfiTime.Second)\r
- //\r
- if ((BCD_BASE - (EfiTime.Second & 0x0F)) <= PLATFORM_WAKE_SECONDS_BUFFER) {\r
- Data8 = (((EfiTime.Second & 0xF0) + 0x10) + (PLATFORM_WAKE_SECONDS_BUFFER - (BCD_BASE - (EfiTime.Second & 0x0F))));\r
- } else {\r
- Data8 = EfiTime.Second + PLATFORM_WAKE_SECONDS_BUFFER;\r
- }\r
-\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_HOURS_ALARM);\r
- IoWrite8 (PCAT_RTC_DATA_REGISTER, EfiTime.Hour);\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_MINUTES_ALARM);\r
- IoWrite8 (PCAT_RTC_DATA_REGISTER, EfiTime.Minute);\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_SECONDS_ALARM);\r
- IoWrite8 (PCAT_RTC_DATA_REGISTER, Data8);\r
-\r
- //\r
- // Enable RTC alarm interrupt\r
- //\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_B);\r
- Data8 = IoRead8 (PCAT_RTC_DATA_REGISTER);\r
- IoWrite8 (PCAT_RTC_DATA_REGISTER, (Data8 | BIT5));\r
-\r
- //\r
- // Enable RTC alarm as WAKE event\r
- //\r
- Data16 = IoRead16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1E);\r
- IoWrite16 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1E, (Data16 | B_QNC_PM1BLK_PM1E_RTC));\r
-\r
- //\r
- // Enter S3\r
- //\r
- Data32 = IoRead32 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C);\r
- Data32 = (UINT32) ((Data32 & 0xffffc3fe) | V_S3 | B_QNC_PM1BLK_PM1C_SCIEN);\r
- IoWrite32 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C, Data32);\r
- Data32 = Data32 | B_QNC_PM1BLK_PM1C_SLPEN;\r
- IoWrite32 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C, Data32);\r
-\r
- //\r
- // Enable Interrupt if it's enabled before\r
- //\r
- if ( (Eflags & 0x200) ) {\r
- EnableInterrupts ();\r
- }\r
-}\r
-\r
-/**\r
- This function causes a systemwide reset. The exact type of the reset is\r
- defined by the EFI_GUID that follows the Null-terminated Unicode string passed\r
- into ResetData. If the platform does not recognize the EFI_GUID in ResetData\r
- the platform must pick a supported reset type to perform.The platform may\r
- optionally log the parameters from any non-normal reset that occurs.\r
-\r
- @param[in] DataSize The size, in bytes, of ResetData.\r
- @param[in] ResetData The data buffer starts with a Null-terminated string,\r
- followed by the EFI_GUID.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetPlatformSpecific (\r
- IN UINTN DataSize,\r
- IN VOID *ResetData\r
- )\r
-{\r
- ResetCold ();\r
-}\r
-\r
-/**\r
- The ResetSystem function resets the entire platform.\r
-\r
- @param[in] ResetType The type of reset to perform.\r
- @param[in] ResetStatus The status code for the reset.\r
- @param[in] DataSize The size, in bytes, of ResetData.\r
- @param[in] ResetData For a ResetType of EfiResetCold, EfiResetWarm, or EfiResetShutdown\r
- the data buffer starts with a Null-terminated string, optionally\r
- followed by additional binary data. The string is a description\r
- that the caller may use to further indicate the reason for the\r
- system reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetSystem (\r
- IN EFI_RESET_TYPE ResetType,\r
- IN EFI_STATUS ResetStatus,\r
- IN UINTN DataSize,\r
- IN VOID *ResetData OPTIONAL\r
- )\r
-{\r
- switch (ResetType) {\r
- case EfiResetWarm:\r
- ResetWarm ();\r
- break;\r
-\r
- case EfiResetCold:\r
- ResetCold ();\r
- break;\r
-\r
- case EfiResetShutdown:\r
- ResetShutdown ();\r
- return;\r
-\r
- case EfiResetPlatformSpecific:\r
- ResetPlatformSpecific (DataSize, ResetData);\r
- return;\r
-\r
- default:\r
- return;\r
- }\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for Intel QuarkNcSocId Reset System Library.\r
-#\r
-# Reset System Library implementation that bases on QNC.\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = ResetSystemLib\r
- FILE_GUID = AD33A56E-3AAD-40ac-91B1-FA861E8D9D85\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = ResetSystemLib\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- ResetSystemLib.c\r
-\r
-\r
-[Packages]\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- IoLib\r
- BaseLib\r
- CpuLib\r
- QNCAccessLib\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPm1blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGpe0blkIoBaseAddress\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-#include <Uefi.h>\r
-#include <Base.h>\r
-\r
-#include <Library/SmbusLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Intel QNC SMBUS library implementation built upon I/O library.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-/**\r
- Gets Io port base address of Smbus Host Controller.\r
-\r
- This internal function depends on a feature flag named PcdIchSmbusFixedIoPortBaseAddress\r
- to retrieve Smbus Io port base. If that feature flag is true, it will get Smbus Io port base\r
- address from a preset Pcd entry named PcdIchSmbusIoPortBaseAddress; otherwise, it will always\r
- read Pci configuration space to get that value in each Smbus bus transaction.\r
-\r
- @return The Io port base address of Smbus host controller.\r
-\r
-**/\r
-UINTN\r
-InternalGetSmbusIoPortBaseAddress (\r
- VOID\r
- )\r
-{\r
- UINTN IoPortBaseAddress;\r
-\r
- if (FeaturePcdGet (PcdSmbaIoBaseAddressFixed)) {\r
- IoPortBaseAddress = (UINTN) PcdGet16 (PcdSmbaIoBaseAddress);\r
- } else {\r
- IoPortBaseAddress = (UINTN) LpcPciCfg32 (R_QNC_LPC_SMBUS_BASE) & B_QNC_LPC_SMBUS_BASE_MASK;\r
- }\r
-\r
- //\r
- // Make sure that the IO port base address has been properly set.\r
- //\r
- ASSERT (IoPortBaseAddress != 0);\r
-\r
- return IoPortBaseAddress;\r
-}\r
-\r
-\r
-/**\r
- Acquires the ownership of SMBUS.\r
-\r
- This internal function reads the host state register.\r
- If the SMBUS is not available, RETURN_TIMEOUT is returned;\r
- Otherwise, it performs some basic initializations and returns\r
- RETURN_SUCCESS.\r
-\r
- @param IoPortBaseAddress The Io port base address of Smbus Host controller.\r
-\r
- @retval RETURN_SUCCESS The SMBUS command was executed successfully.\r
- @retval RETURN_TIMEOUT A timeout occurred while executing the SMBUS command.\r
-\r
-**/\r
-RETURN_STATUS\r
-InternalSmBusAcquire (\r
- UINTN IoPortBaseAddress\r
- )\r
-{\r
-\r
- //\r
- // Clear host status register and exit.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HCTL, 0);\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HD0, 0);\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HD1, 0);\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HSTS, B_QNC_SMBUS_HSTS_ALL);\r
-\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-/**\r
- Starts the SMBUS transaction and waits until the end.\r
-\r
- This internal function start the SMBUS transaction and waits until the transaction\r
- of SMBUS is over by polling the INTR bit of Host status register.\r
- If the SMBUS is not available, RETURN_TIMEOUT is returned;\r
- Otherwise, it performs some basic initializations and returns\r
- RETURN_SUCCESS.\r
-\r
- @param IoPortBaseAddress The Io port base address of Smbus Host controller.\r
- @param HostControl The Host control command to start SMBUS transaction.\r
-\r
- @retval RETURN_SUCCESS The SMBUS command was executed successfully.\r
- @retval RETURN_CRC_ERROR The checksum is not correct (PEC is incorrect).\r
- @retval RETURN_DEVICE_ERROR The request was not completed because a failure reflected\r
- in the Host Status Register bit. Device errors are\r
- a result of a transaction collision, illegal command field,\r
- unclaimed cycle (host initiated), or bus errors (collisions).\r
-\r
-**/\r
-RETURN_STATUS\r
-InternalSmBusStart (\r
- IN UINTN IoPortBaseAddress,\r
- IN UINT8 HostControl\r
- )\r
-{\r
- UINT8 HostStatus;\r
-\r
- //\r
- // Set Host Control Register (Initiate Operation, Interrupt disabled).\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HCTL, HostControl + B_QNC_SMBUS_START);\r
-\r
- do {\r
- //\r
- // Poll INTR bit of Host Status Register.\r
- //\r
- HostStatus = IoRead8 (IoPortBaseAddress + R_QNC_SMBUS_HSTS);\r
- } while ((HostStatus & (B_QNC_SMBUS_BYTE_DONE_STS | B_QNC_SMBUS_DERR | B_QNC_SMBUS_BERR)) == 0);\r
-\r
- if ((HostStatus & (B_QNC_SMBUS_DERR | B_QNC_SMBUS_BERR)) == 0) {\r
- return RETURN_SUCCESS;\r
- }\r
- //\r
- // Clear error bits of Host Status Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HSTS, (B_QNC_SMBUS_DERR | B_QNC_SMBUS_BERR));\r
-\r
- return RETURN_DEVICE_ERROR;\r
-}\r
-\r
-/**\r
- Executes an SMBUS quick, byte or word command.\r
-\r
- This internal function executes an SMBUS quick, byte or word commond.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
-\r
- @param HostControl The value of Host Control Register to set.\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The byte/word write to the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The byte/word read from the SMBUS.\r
-\r
-**/\r
-UINT16\r
-InternalSmBusNonBlock (\r
- IN UINT8 HostControl,\r
- IN UINTN SmBusAddress,\r
- IN UINT16 Value,\r
- OUT RETURN_STATUS *Status\r
- )\r
-{\r
- RETURN_STATUS ReturnStatus;\r
- UINTN IoPortBaseAddress;\r
-\r
- IoPortBaseAddress = InternalGetSmbusIoPortBaseAddress ();\r
-\r
- //\r
- // Try to acquire the ownership of QNC SMBUS.\r
- //\r
- ReturnStatus = InternalSmBusAcquire (IoPortBaseAddress);\r
- if (RETURN_ERROR (ReturnStatus)) {\r
- goto Done;\r
- }\r
-\r
- //\r
- // Set Host Commond Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HCMD, (UINT8) SMBUS_LIB_COMMAND (SmBusAddress));\r
- //\r
- // Write value to Host Data 0 and Host Data 1 Registers.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HD0, (UINT8) Value);\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HD1, (UINT8) (Value >> 8));\r
-\r
-\r
- //\r
- // Set SMBUS slave address for the device to send/receive from.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_TSA, (UINT8) SmBusAddress);\r
- //\r
- // Start the SMBUS transaction and wait for the end.\r
- //\r
- ReturnStatus = InternalSmBusStart (IoPortBaseAddress, HostControl);\r
- //\r
- // Read value from Host Data 0 and Host Data 1 Registers.\r
- //\r
- Value = (UINT16)(IoRead8 (IoPortBaseAddress + R_QNC_SMBUS_HD1) << 8);\r
- Value = (UINT16)(Value | IoRead8 (IoPortBaseAddress + R_QNC_SMBUS_HD0));\r
-\r
- //\r
- // Clear Host Status Register and Auxiliary Status Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HSTS, B_QNC_SMBUS_HSTS_ALL);\r
-\r
-Done:\r
- if (Status != NULL) {\r
- *Status = ReturnStatus;\r
- }\r
-\r
- return Value;\r
-}\r
-\r
-/**\r
- Executes an SMBUS quick read command.\r
-\r
- Executes an SMBUS quick read command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address field of SmBusAddress is required.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If PEC is set in SmBusAddress, then ASSERT().\r
- If Command in SmBusAddress is not zero, then ASSERT().\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-SmBusQuickRead (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (!SMBUS_LIB_PEC (SmBusAddress));\r
- ASSERT (SMBUS_LIB_COMMAND (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- InternalSmBusNonBlock (\r
- V_QNC_SMBUS_HCTL_CMD_QUICK,\r
- SmBusAddress | V_QNC_SMBUS_RW_SEL_READ,\r
- 0,\r
- Status\r
- );\r
-\r
-}\r
-\r
-/**\r
- Executes an SMBUS quick write command.\r
-\r
- Executes an SMBUS quick write command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address field of SmBusAddress is required.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If PEC is set in SmBusAddress, then ASSERT().\r
- If Command in SmBusAddress is not zero, then ASSERT().\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-SmBusQuickWrite (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (!SMBUS_LIB_PEC (SmBusAddress));\r
- ASSERT (SMBUS_LIB_COMMAND (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- InternalSmBusNonBlock (\r
- V_QNC_SMBUS_HCTL_CMD_QUICK,\r
- SmBusAddress & V_QNC_SMBUS_RW_SEL_WRITE,\r
- 0,\r
- Status\r
- );\r
-\r
-}\r
-\r
-/**\r
- Executes an SMBUS receive byte command.\r
-\r
- Executes an SMBUS receive byte command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address field of SmBusAddress is required.\r
- The byte received from the SMBUS is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Command in SmBusAddress is not zero, then ASSERT().\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The byte received from the SMBUS.\r
-\r
-**/\r
-UINT8\r
-EFIAPI\r
-SmBusReceiveByte (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (SMBUS_LIB_COMMAND (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- return (UINT8) InternalSmBusNonBlock (\r
- V_QNC_SMBUS_HCTL_CMD_BYTE,\r
- SmBusAddress | V_QNC_SMBUS_RW_SEL_READ,\r
- 0,\r
- Status\r
- );\r
-\r
-}\r
-\r
-/**\r
- Executes an SMBUS send byte command.\r
-\r
- Executes an SMBUS send byte command on the SMBUS device specified by SmBusAddress.\r
- The byte specified by Value is sent.\r
- Only the SMBUS slave address field of SmBusAddress is required. Value is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Command in SmBusAddress is not zero, then ASSERT().\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The 8-bit value to send.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The parameter of Value.\r
-\r
-**/\r
-UINT8\r
-EFIAPI\r
-SmBusSendByte (\r
- IN UINTN SmBusAddress,\r
- IN UINT8 Value,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (SMBUS_LIB_COMMAND (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- return (UINT8) InternalSmBusNonBlock (\r
- V_QNC_SMBUS_HCTL_CMD_BYTE,\r
- SmBusAddress & V_QNC_SMBUS_RW_SEL_WRITE,\r
- Value,\r
- Status\r
- );\r
-\r
-}\r
-\r
-/**\r
- Executes an SMBUS read data byte command.\r
-\r
- Executes an SMBUS read data byte command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- The 8-bit value read from the SMBUS is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The byte read from the SMBUS.\r
-\r
-**/\r
-UINT8\r
-EFIAPI\r
-SmBusReadDataByte (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- return (UINT8) InternalSmBusNonBlock (\r
- V_QNC_SMBUS_HCTL_CMD_BYTE_DATA,\r
- SmBusAddress | V_QNC_SMBUS_RW_SEL_READ,\r
- 0,\r
- Status\r
- );\r
-}\r
-\r
-/**\r
- Executes an SMBUS write data byte command.\r
-\r
- Executes an SMBUS write data byte command on the SMBUS device specified by SmBusAddress.\r
- The 8-bit value specified by Value is written.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- Value is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The 8-bit value to write.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The parameter of Value.\r
-\r
-**/\r
-UINT8\r
-EFIAPI\r
-SmBusWriteDataByte (\r
- IN UINTN SmBusAddress,\r
- IN UINT8 Value,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- return (UINT8) InternalSmBusNonBlock (\r
- V_QNC_SMBUS_HCTL_CMD_BYTE_DATA,\r
- SmBusAddress | V_QNC_SMBUS_RW_SEL_WRITE,\r
- Value,\r
- Status\r
- );\r
-}\r
-\r
-/**\r
- Executes an SMBUS read data word command.\r
-\r
- Executes an SMBUS read data word command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- The 16-bit value read from the SMBUS is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The byte read from the SMBUS.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-SmBusReadDataWord (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 2);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- return InternalSmBusNonBlock (\r
- V_QNC_SMBUS_HCTL_CMD_WORD_DATA,\r
- SmBusAddress | V_QNC_SMBUS_RW_SEL_READ,\r
- 0,\r
- Status\r
- );\r
-\r
-}\r
-\r
-/**\r
- Executes an SMBUS write data word command.\r
-\r
- Executes an SMBUS write data word command on the SMBUS device specified by SmBusAddress.\r
- The 16-bit value specified by Value is written.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- Value is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The 16-bit value to write.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The parameter of Value.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-SmBusWriteDataWord (\r
- IN UINTN SmBusAddress,\r
- IN UINT16 Value,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 2);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- return InternalSmBusNonBlock (\r
- V_QNC_SMBUS_HCTL_CMD_WORD_DATA,\r
- SmBusAddress | V_QNC_SMBUS_RW_SEL_WRITE,\r
- Value,\r
- Status\r
- );\r
-}\r
-\r
-/**\r
- Executes an SMBUS process call command.\r
-\r
- Executes an SMBUS process call command on the SMBUS device specified by SmBusAddress.\r
- The 16-bit value specified by Value is written.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- The 16-bit value returned by the process call command is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The 16-bit value to write.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The 16-bit value returned by the process call command.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-SmBusProcessCall (\r
- IN UINTN SmBusAddress,\r
- IN UINT16 Value,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- return InternalSmBusNonBlock (\r
- V_QNC_SMBUS_HCTL_CMD_PROCESS_CALL,\r
- SmBusAddress & V_QNC_SMBUS_RW_SEL_WRITE,\r
- Value,\r
- Status\r
- );\r
-\r
-}\r
-\r
-/**\r
- Executes an SMBUS block command.\r
-\r
- Executes an SMBUS block read, block write and block write-block read command\r
- on the SMBUS device specified by SmBusAddress.\r
- Bytes are read from the SMBUS and stored in Buffer.\r
- The number of bytes read is returned, and will never return a value larger than 32-bytes.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- It is the caller's responsibility to make sure Buffer is large enough for the total number of bytes read.\r
- SMBUS supports a maximum transfer size of 32 bytes, so Buffer does not need to be any larger than 32 bytes.\r
-\r
- @param HostControl The value of Host Control Register to set.\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param WriteBuffer Pointer to the buffer of bytes to write to the SMBUS.\r
- @param ReadBuffer Pointer to the buffer of bytes to read from the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The number of bytes read from the SMBUS.\r
-\r
-**/\r
-UINTN\r
-InternalSmBusBlock (\r
- IN UINT8 HostControl,\r
- IN UINTN SmBusAddress,\r
- IN UINT8 *WriteBuffer,\r
- OUT UINT8 *ReadBuffer,\r
- OUT RETURN_STATUS *Status\r
- )\r
-{\r
- RETURN_STATUS ReturnStatus;\r
- UINTN Index;\r
- UINTN BytesCount;\r
- UINTN IoPortBaseAddress;\r
-\r
- IoPortBaseAddress = InternalGetSmbusIoPortBaseAddress ();\r
-\r
- BytesCount = SMBUS_LIB_LENGTH (SmBusAddress);\r
-\r
- //\r
- // Try to acquire the ownership of ICH SMBUS.\r
- //\r
- ReturnStatus = InternalSmBusAcquire (IoPortBaseAddress);\r
- if (RETURN_ERROR (ReturnStatus)) {\r
- goto Done;\r
- }\r
-\r
- //\r
- // Set Host Command Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HCMD, (UINT8) SMBUS_LIB_COMMAND (SmBusAddress));\r
-\r
- //\r
- // Clear byte pointer of 32-byte buffer.\r
- //\r
- IoRead8 (IoPortBaseAddress + R_QNC_SMBUS_HCTL);\r
-\r
- if (WriteBuffer != NULL) {\r
- //\r
- // Write the number of block to Host Block Data Byte Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HD0, (UINT8) BytesCount);\r
- //\r
- // Write data block to Host Block Data Register.\r
- //\r
- for (Index = 0; Index < BytesCount; Index++) {\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HBD + (UINT8)Index, WriteBuffer[Index]);\r
- }\r
- }\r
- //\r
- // Set SMBUS slave address for the device to send/receive from.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_TSA, (UINT8) SmBusAddress);\r
- //\r
- // Start the SMBUS transaction and wait for the end.\r
- //\r
- ReturnStatus = InternalSmBusStart (IoPortBaseAddress, HostControl);\r
- if (RETURN_ERROR (ReturnStatus)) {\r
- goto Done;\r
- }\r
-\r
- if (ReadBuffer != NULL) {\r
- //\r
- // Read the number of block from host block data byte register.\r
- //\r
- BytesCount = IoRead8 (IoPortBaseAddress + R_QNC_SMBUS_HD0);\r
- //\r
- // Write data block from Host Block Data Register.\r
- //\r
- for (Index = 0; Index < BytesCount; Index++) {\r
- ReadBuffer[Index] = IoRead8 (IoPortBaseAddress + R_QNC_SMBUS_HBD + (UINT8)Index);\r
- }\r
- }\r
-\r
-Done:\r
- //\r
- // Clear Host Status Register and Auxiliary Status Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HSTS, B_QNC_SMBUS_HSTS_ALL);\r
-\r
- if (Status != NULL) {\r
- *Status = ReturnStatus;\r
- }\r
-\r
- return BytesCount;\r
-}\r
-\r
-/**\r
- Executes an SMBUS read block command.\r
-\r
- Executes an SMBUS read block command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- Bytes are read from the SMBUS and stored in Buffer.\r
- The number of bytes read is returned, and will never return a value larger than 32-bytes.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- It is the caller's responsibility to make sure Buffer is large enough for the total number of bytes read.\r
- SMBUS supports a maximum transfer size of 32 bytes, so Buffer does not need to be any larger than 32 bytes.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If Buffer is NULL, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Buffer Pointer to the buffer to store the bytes read from the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The number of bytes read.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-SmBusReadBlock (\r
- IN UINTN SmBusAddress,\r
- OUT VOID *Buffer,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (Buffer != NULL);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) >= 1);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) <= 32);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- return InternalSmBusBlock (\r
- V_QNC_SMBUS_HCTL_CMD_BLOCK,\r
- SmBusAddress | V_QNC_SMBUS_RW_SEL_READ,\r
- NULL,\r
- Buffer,\r
- Status\r
- );\r
-}\r
-\r
-/**\r
- Executes an SMBUS write block command.\r
-\r
- Executes an SMBUS write block command on the SMBUS device specified by SmBusAddress.\r
- The SMBUS slave address, SMBUS command, and SMBUS length fields of SmBusAddress are required.\r
- Bytes are written to the SMBUS from Buffer.\r
- The number of bytes written is returned, and will never return a value larger than 32-bytes.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is zero or greater than 32, then ASSERT().\r
- If Buffer is NULL, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Buffer Pointer to the buffer to store the bytes read from the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The number of bytes written.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-SmBusWriteBlock (\r
- IN UINTN SmBusAddress,\r
- OUT VOID *Buffer,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (Buffer != NULL);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) >= 1);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) <= 32);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- return InternalSmBusBlock (\r
- V_QNC_SMBUS_HCTL_CMD_BLOCK,\r
- SmBusAddress | V_QNC_SMBUS_RW_SEL_WRITE,\r
- Buffer,\r
- NULL,\r
- Status\r
- );\r
-}\r
-\r
-/**\r
- Executes an SMBUS block process call command.\r
-\r
- Executes an SMBUS block process call command on the SMBUS device specified by SmBusAddress.\r
- The SMBUS slave address, SMBUS command, and SMBUS length fields of SmBusAddress are required.\r
- Bytes are written to the SMBUS from WriteBuffer. Bytes are then read from the SMBUS into ReadBuffer.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- It is the caller's responsibility to make sure ReadBuffer is large enough for the total number of bytes read.\r
- SMBUS supports a maximum transfer size of 32 bytes, so Buffer does not need to be any larger than 32 bytes.\r
- If Length in SmBusAddress is zero or greater than 32, then ASSERT().\r
- If WriteBuffer is NULL, then ASSERT().\r
- If ReadBuffer is NULL, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param WriteBuffer Pointer to the buffer of bytes to write to the SMBUS.\r
- @param ReadBuffer Pointer to the buffer of bytes to read from the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
- RETURN_TIMEOUT A timeout occurred while executing the SMBUS command.\r
- RETURN_DEVICE_ERROR The request was not completed because a failure\r
- reflected in the Host Status Register bit. Device errors are a result\r
- of a transaction collision, illegal command field, unclaimed cycle\r
- (host initiated), or bus errors (collisions).\r
- RETURN_CRC_ERROR The checksum is not correct (PEC is incorrect)\r
- RETURN_UNSUPPORTED The SMBus operation is not supported.\r
-\r
- @return The number of bytes written.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-SmBusBlockProcessCall (\r
- IN UINTN SmBusAddress,\r
- IN VOID *WriteBuffer,\r
- OUT VOID *ReadBuffer,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (WriteBuffer != NULL);\r
- ASSERT (ReadBuffer != NULL);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) >= 1);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) <= 32);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
- if (Status != NULL) {\r
- *Status = RETURN_UNSUPPORTED;\r
- }\r
- return 0;\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for Intel QNC Smbus Library.\r
-#\r
-# SMBUS Library that layers on top of the I/O Library to directly\r
-# access a standard SMBUS host controller.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmbusLib\r
- FILE_GUID = 6F2F36B3-936B-4eb2-83C7-2987B4F9D4EB\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = SmbusLib\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- SmbusLib.c\r
- CommonHeader.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- DebugLib\r
- PciLib\r
- IoLib\r
- QNCAccessLib\r
-\r
-[FeaturePcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddressFixed\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddress\r
+++ /dev/null
-/** @file\r
-The Quark CPU specific programming for PiSmmCpuDxeSmm module.\r
-\r
-Copyright (c) 2010 - 2016, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiSmm.h>\r
-#include <Library/SmmCpuFeaturesLib.h>\r
-#include <Register/SmramSaveStateMap.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-#define EFI_MSR_SMRR_PHYS_MASK_VALID BIT11\r
-#define EFI_MSR_SMRR_MASK 0xFFFFF000\r
-\r
-/**\r
- Called during the very first SMI into System Management Mode to initialize\r
- CPU features, including SMBASE, for the currently executing CPU. Since this\r
- is the first SMI, the SMRAM Save State Map is at the default address of\r
- SMM_DEFAULT_SMBASE + SMRAM_SAVE_STATE_MAP_OFFSET. The currently executing\r
- CPU is specified by CpuIndex and CpuIndex can be used to access information\r
- about the currently executing CPU in the ProcessorInfo array and the\r
- HotPlugCpuData data structure.\r
-\r
- @param[in] CpuIndex The index of the CPU to initialize. The value\r
- must be between 0 and the NumberOfCpus field in\r
- the System Management System Table (SMST).\r
- @param[in] IsMonarch TRUE if the CpuIndex is the index of the CPU that\r
- was elected as monarch during System Management\r
- Mode initialization.\r
- FALSE if the CpuIndex is not the index of the CPU\r
- that was elected as monarch during System\r
- Management Mode initialization.\r
- @param[in] ProcessorInfo Pointer to an array of EFI_PROCESSOR_INFORMATION\r
- structures. ProcessorInfo[CpuIndex] contains the\r
- information for the currently executing CPU.\r
- @param[in] CpuHotPlugData Pointer to the CPU_HOT_PLUG_DATA structure that\r
- contains the ApidId and SmBase arrays.\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmCpuFeaturesInitializeProcessor (\r
- IN UINTN CpuIndex,\r
- IN BOOLEAN IsMonarch,\r
- IN EFI_PROCESSOR_INFORMATION *ProcessorInfo,\r
- IN CPU_HOT_PLUG_DATA *CpuHotPlugData\r
- )\r
-{\r
- SMRAM_SAVE_STATE_MAP *CpuState;\r
-\r
- //\r
- // Configure SMBASE.\r
- //\r
- CpuState = (SMRAM_SAVE_STATE_MAP *)(UINTN)(SMM_DEFAULT_SMBASE + SMRAM_SAVE_STATE_MAP_OFFSET);\r
- CpuState->x86.SMBASE = CpuHotPlugData->SmBase[CpuIndex];\r
-\r
- //\r
- // SMRR size cannot be less than 4-KBytes\r
- // SMRR size must be of length 2^n\r
- // SMRR base alignment cannot be less than SMRR length\r
- //\r
- if ((CpuHotPlugData->SmrrSize < SIZE_4KB) ||\r
- (CpuHotPlugData->SmrrSize != GetPowerOfTwo32 (CpuHotPlugData->SmrrSize)) ||\r
- ((CpuHotPlugData->SmrrBase & ~(CpuHotPlugData->SmrrSize - 1)) != CpuHotPlugData->SmrrBase)) {\r
- DEBUG ((EFI_D_ERROR, "SMM Base/Size does not meet alignment/size requirement!\n"));\r
- CpuDeadLoop ();\r
- }\r
-\r
- //\r
- // Use QNC to initialize SMRR on Quark\r
- //\r
- QNCPortWrite(QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QUARK_NC_HOST_BRIDGE_IA32_MTRR_SMRR_PHYSBASE, CpuHotPlugData->SmrrBase);\r
- QNCPortWrite(QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QUARK_NC_HOST_BRIDGE_IA32_MTRR_SMRR_PHYSMASK, (~(CpuHotPlugData->SmrrSize - 1) & EFI_MSR_SMRR_MASK) | EFI_MSR_SMRR_PHYS_MASK_VALID);\r
-}\r
-\r
-/**\r
- This function updates the SMRAM save state on the currently executing CPU\r
- to resume execution at a specific address after an RSM instruction. This\r
- function must evaluate the SMRAM save state to determine the execution mode\r
- the RSM instruction resumes and update the resume execution address with\r
- either NewInstructionPointer32 or NewInstructionPoint. The auto HALT restart\r
- flag in the SMRAM save state must always be cleared. This function returns\r
- the value of the instruction pointer from the SMRAM save state that was\r
- replaced. If this function returns 0, then the SMRAM save state was not\r
- modified.\r
-\r
- This function is called during the very first SMI on each CPU after\r
- SmmCpuFeaturesInitializeProcessor() to set a flag in normal execution mode\r
- to signal that the SMBASE of each CPU has been updated before the default\r
- SMBASE address is used for the first SMI to the next CPU.\r
-\r
- @param[in] CpuIndex The index of the CPU to hook. The value\r
- must be between 0 and the NumberOfCpus\r
- field in the System Management System Table\r
- (SMST).\r
- @param[in] CpuState Pointer to SMRAM Save State Map for the\r
- currently executing CPU.\r
- @param[in] NewInstructionPointer32 Instruction pointer to use if resuming to\r
- 32-bit execution mode from 64-bit SMM.\r
- @param[in] NewInstructionPointer Instruction pointer to use if resuming to\r
- same execution mode as SMM.\r
-\r
- @retval 0 This function did modify the SMRAM save state.\r
- @retval > 0 The original instruction pointer value from the SMRAM save state\r
- before it was replaced.\r
-**/\r
-UINT64\r
-EFIAPI\r
-SmmCpuFeaturesHookReturnFromSmm (\r
- IN UINTN CpuIndex,\r
- IN SMRAM_SAVE_STATE_MAP *CpuState,\r
- IN UINT64 NewInstructionPointer32,\r
- IN UINT64 NewInstructionPointer\r
- )\r
-{\r
- return 0;\r
-}\r
-\r
-/**\r
- Hook point in normal execution mode that allows the one CPU that was elected\r
- as monarch during System Management Mode initialization to perform additional\r
- initialization actions immediately after all of the CPUs have processed their\r
- first SMI and called SmmCpuFeaturesInitializeProcessor() relocating SMBASE\r
- into a buffer in SMRAM and called SmmCpuFeaturesHookReturnFromSmm().\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmCpuFeaturesSmmRelocationComplete (\r
- VOID\r
- )\r
-{\r
-}\r
-\r
-/**\r
- Return the size, in bytes, of a custom SMI Handler in bytes. If 0 is\r
- returned, then a custom SMI handler is not provided by this library,\r
- and the default SMI handler must be used.\r
-\r
- @retval 0 Use the default SMI handler.\r
- @retval > 0 Use the SMI handler installed by SmmCpuFeaturesInstallSmiHandler()\r
- The caller is required to allocate enough SMRAM for each CPU to\r
- support the size of the custom SMI handler.\r
-**/\r
-UINTN\r
-EFIAPI\r
-SmmCpuFeaturesGetSmiHandlerSize (\r
- VOID\r
- )\r
-{\r
- return 0;\r
-}\r
-\r
-/**\r
- Install a custom SMI handler for the CPU specified by CpuIndex. This function\r
- is only called if SmmCpuFeaturesGetSmiHandlerSize() returns a size is greater\r
- than zero and is called by the CPU that was elected as monarch during System\r
- Management Mode initialization.\r
-\r
- @param[in] CpuIndex The index of the CPU to install the custom SMI handler.\r
- The value must be between 0 and the NumberOfCpus field\r
- in the System Management System Table (SMST).\r
- @param[in] SmBase The SMBASE address for the CPU specified by CpuIndex.\r
- @param[in] SmiStack The stack to use when an SMI is processed by the\r
- the CPU specified by CpuIndex.\r
- @param[in] StackSize The size, in bytes, if the stack used when an SMI is\r
- processed by the CPU specified by CpuIndex.\r
- @param[in] GdtBase The base address of the GDT to use when an SMI is\r
- processed by the CPU specified by CpuIndex.\r
- @param[in] GdtSize The size, in bytes, of the GDT used when an SMI is\r
- processed by the CPU specified by CpuIndex.\r
- @param[in] IdtBase The base address of the IDT to use when an SMI is\r
- processed by the CPU specified by CpuIndex.\r
- @param[in] IdtSize The size, in bytes, of the IDT used when an SMI is\r
- processed by the CPU specified by CpuIndex.\r
- @param[in] Cr3 The base address of the page tables to use when an SMI\r
- is processed by the CPU specified by CpuIndex.\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmCpuFeaturesInstallSmiHandler (\r
- IN UINTN CpuIndex,\r
- IN UINT32 SmBase,\r
- IN VOID *SmiStack,\r
- IN UINTN StackSize,\r
- IN UINTN GdtBase,\r
- IN UINTN GdtSize,\r
- IN UINTN IdtBase,\r
- IN UINTN IdtSize,\r
- IN UINT32 Cr3\r
- )\r
-{\r
-}\r
-\r
-/**\r
- Determines if MTRR registers must be configured to set SMRAM cache-ability\r
- when executing in System Management Mode.\r
-\r
- @retval TRUE MTRR registers must be configured to set SMRAM cache-ability.\r
- @retval FALSE MTRR registers do not need to be configured to set SMRAM\r
- cache-ability.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-SmmCpuFeaturesNeedConfigureMtrrs (\r
- VOID\r
- )\r
-{\r
- return TRUE;\r
-}\r
-\r
-/**\r
- Disable SMRR register if SMRR is supported and SmmCpuFeaturesNeedConfigureMtrrs()\r
- returns TRUE.\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmCpuFeaturesDisableSmrr (\r
- VOID\r
- )\r
-{\r
- //\r
- // Use QNC to disable SMRR on Quark\r
- //\r
- QNCPortWrite(\r
- QUARK_NC_HOST_BRIDGE_SB_PORT_ID,\r
- QUARK_NC_HOST_BRIDGE_IA32_MTRR_SMRR_PHYSMASK,\r
- QNCPortRead(QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QUARK_NC_HOST_BRIDGE_IA32_MTRR_SMRR_PHYSMASK) & ~EFI_MSR_SMRR_PHYS_MASK_VALID\r
- );\r
-}\r
-\r
-/**\r
- Enable SMRR register if SMRR is supported and SmmCpuFeaturesNeedConfigureMtrrs()\r
- returns TRUE.\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmCpuFeaturesReenableSmrr (\r
- VOID\r
- )\r
-{\r
- //\r
- // Use QNC to enable SMRR on Quark\r
- //\r
- QNCPortWrite(\r
- QUARK_NC_HOST_BRIDGE_SB_PORT_ID,\r
- QUARK_NC_HOST_BRIDGE_IA32_MTRR_SMRR_PHYSMASK,\r
- QNCPortRead(QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QUARK_NC_HOST_BRIDGE_IA32_MTRR_SMRR_PHYSMASK) | EFI_MSR_SMRR_PHYS_MASK_VALID\r
- );\r
-}\r
-\r
-/**\r
- Processor specific hook point each time a CPU enters System Management Mode.\r
-\r
- @param[in] CpuIndex The index of the CPU that has entered SMM. The value\r
- must be between 0 and the NumberOfCpus field in the\r
- System Management System Table (SMST).\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmCpuFeaturesRendezvousEntry (\r
- IN UINTN CpuIndex\r
- )\r
-{\r
-}\r
-\r
-/**\r
- Processor specific hook point each time a CPU exits System Management Mode.\r
-\r
- @param[in] CpuIndex The index of the CPU that is exiting SMM. The value must\r
- be between 0 and the NumberOfCpus field in the System\r
- Management System Table (SMST).\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmCpuFeaturesRendezvousExit (\r
- IN UINTN CpuIndex\r
- )\r
-{\r
-}\r
-\r
-/**\r
- Check to see if an SMM register is supported by a specified CPU.\r
-\r
- @param[in] CpuIndex The index of the CPU to check for SMM register support.\r
- The value must be between 0 and the NumberOfCpus field\r
- in the System Management System Table (SMST).\r
- @param[in] RegName Identifies the SMM register to check for support.\r
-\r
- @retval TRUE The SMM register specified by RegName is supported by the CPU\r
- specified by CpuIndex.\r
- @retval FALSE The SMM register specified by RegName is not supported by the\r
- CPU specified by CpuIndex.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-SmmCpuFeaturesIsSmmRegisterSupported (\r
- IN UINTN CpuIndex,\r
- IN SMM_REG_NAME RegName\r
- )\r
-{\r
- return FALSE;\r
-}\r
-\r
-/**\r
- Returns the current value of the SMM register for the specified CPU.\r
- If the SMM register is not supported, then 0 is returned.\r
-\r
- @param[in] CpuIndex The index of the CPU to read the SMM register. The\r
- value must be between 0 and the NumberOfCpus field in\r
- the System Management System Table (SMST).\r
- @param[in] RegName Identifies the SMM register to read.\r
-\r
- @return The value of the SMM register specified by RegName from the CPU\r
- specified by CpuIndex.\r
-**/\r
-UINT64\r
-EFIAPI\r
-SmmCpuFeaturesGetSmmRegister (\r
- IN UINTN CpuIndex,\r
- IN SMM_REG_NAME RegName\r
- )\r
-{\r
- return 0;\r
-}\r
-\r
-/**\r
- Sets the value of an SMM register on a specified CPU.\r
- If the SMM register is not supported, then no action is performed.\r
-\r
- @param[in] CpuIndex The index of the CPU to write the SMM register. The\r
- value must be between 0 and the NumberOfCpus field in\r
- the System Management System Table (SMST).\r
- @param[in] RegName Identifies the SMM register to write.\r
- registers are read-only.\r
- @param[in] Value The value to write to the SMM register.\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmCpuFeaturesSetSmmRegister (\r
- IN UINTN CpuIndex,\r
- IN SMM_REG_NAME RegName,\r
- IN UINT64 Value\r
- )\r
-{\r
-}\r
-\r
-/**\r
- Read an SMM Save State register on the target processor. If this function\r
- returns EFI_UNSUPPORTED, then the caller is responsible for reading the\r
- SMM Save Sate register.\r
-\r
- @param[in] CpuIndex The index of the CPU to read the SMM Save State. The\r
- value must be between 0 and the NumberOfCpus field in\r
- the System Management System Table (SMST).\r
- @param[in] Register The SMM Save State register to read.\r
- @param[in] Width The number of bytes to read from the CPU save state.\r
- @param[out] Buffer Upon return, this holds the CPU register value read\r
- from the save state.\r
-\r
- @retval EFI_SUCCESS The register was read from Save State.\r
- @retval EFI_INVALID_PARAMTER Buffer is NULL.\r
- @retval EFI_UNSUPPORTED This function does not support reading Register.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmmCpuFeaturesReadSaveStateRegister (\r
- IN UINTN CpuIndex,\r
- IN EFI_SMM_SAVE_STATE_REGISTER Register,\r
- IN UINTN Width,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- Writes an SMM Save State register on the target processor. If this function\r
- returns EFI_UNSUPPORTED, then the caller is responsible for writing the\r
- SMM Save Sate register.\r
-\r
- @param[in] CpuIndex The index of the CPU to write the SMM Save State. The\r
- value must be between 0 and the NumberOfCpus field in\r
- the System Management System Table (SMST).\r
- @param[in] Register The SMM Save State register to write.\r
- @param[in] Width The number of bytes to write to the CPU save state.\r
- @param[in] Buffer Upon entry, this holds the new CPU register value.\r
-\r
- @retval EFI_SUCCESS The register was written to Save State.\r
- @retval EFI_INVALID_PARAMTER Buffer is NULL.\r
- @retval EFI_UNSUPPORTED This function does not support writing Register.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmmCpuFeaturesWriteSaveStateRegister (\r
- IN UINTN CpuIndex,\r
- IN EFI_SMM_SAVE_STATE_REGISTER Register,\r
- IN UINTN Width,\r
- IN CONST VOID *Buffer\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- This function is hook point called after the gEfiSmmReadyToLockProtocolGuid\r
- notification is completely processed.\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmCpuFeaturesCompleteSmmReadyToLock (\r
- VOID\r
- )\r
-{\r
-}\r
-\r
-/**\r
- This API provides a method for a CPU to allocate a specific region for storing page tables.\r
-\r
- This API can be called more once to allocate memory for page tables.\r
-\r
- Allocates the number of 4KB pages of type EfiRuntimeServicesData and returns a pointer to the\r
- allocated buffer. The buffer returned is aligned on a 4KB boundary. If Pages is 0, then NULL\r
- is returned. If there is not enough memory remaining to satisfy the request, then NULL is\r
- returned.\r
-\r
- This function can also return NULL if there is no preference on where the page tables are allocated in SMRAM.\r
-\r
- @param Pages The number of 4 KB pages to allocate.\r
-\r
- @return A pointer to the allocated buffer for page tables.\r
- @retval NULL Fail to allocate a specific region for storing page tables,\r
- Or there is no preference on where the page tables are allocated in SMRAM.\r
-\r
-**/\r
-VOID *\r
-EFIAPI\r
-SmmCpuFeaturesAllocatePageTableMemory (\r
- IN UINTN Pages\r
- )\r
-{\r
- return NULL;\r
-}\r
+++ /dev/null
-## @file\r
-# The CPU specific programming for PiSmmCpuDxeSmm module.\r
-#\r
-# Copyright (c) 2009 - 2016, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmmCpuFeaturesLib\r
- MODULE_UNI_FILE = SmmCpuFeaturesLib.uni\r
- FILE_GUID = 34001BF4-1E93-4e08-B90E-52F2418A5026\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = SmmCpuFeaturesLib\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- UefiCpuPkg/UefiCpuPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[Sources]\r
- SmmCpuFeaturesLib.c\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- DebugLib\r
- QNCAccessLib\r
-\r
+++ /dev/null
-// /** @file\r
-// The CPU specific programming for PiSmmCpuDxeSmm module.\r
-//\r
-// Copyright (c) 2009 - 2015, Intel Corporation. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// **/\r
-\r
-#string STR_MODULE_ABSTRACT #language en-US "The CPU specific programming for PiSmmCpuDxeSmm module."\r
-\r
-#string STR_MODULE_DESCRIPTION #language en-US "The CPU specific programming for PiSmmCpuDxeSmm module."\r
+++ /dev/null
-/** @file\r
-Framework PEIM to initialize memory on a QuarkNcSocId Memory Controller.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "MemoryInit.h"\r
-\r
-static PEI_QNC_MEMORY_INIT_PPI mPeiQNCMemoryInitPpi =\r
-{ MrcStart };\r
-\r
-static EFI_PEI_PPI_DESCRIPTOR PpiListPeiQNCMemoryInit =\r
-{\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gQNCMemoryInitPpiGuid,\r
- &mPeiQNCMemoryInitPpi\r
-};\r
-\r
-void Mrc( MRCParams_t *MrcData);\r
-\r
-/**\r
-\r
- Do memory initialization for QuarkNcSocId DDR3 SDRAM Controller\r
-\r
- @param FfsHeader Not used.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @return EFI_SUCCESS Memory initialization completed successfully.\r
- All other error conditions encountered result in an ASSERT.\r
-\r
- **/\r
-EFI_STATUS\r
-PeimMemoryInit(\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = (**PeiServices).InstallPpi(PeiServices, &PpiListPeiQNCMemoryInit);\r
-\r
- return Status;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-MrcStart(\r
- IN OUT MRCParams_t *MrcData\r
- )\r
-{\r
-\r
- Mrc(MrcData);\r
-}\r
+++ /dev/null
-/** @file\r
-Framework PEIM to initialize memory on an DDR2 SDRAM Memory Controller.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#ifndef _PEI_QNC_MEMORY_INIT_H_\r
-#define _PEI_QNC_MEMORY_INIT_H_\r
-\r
-//\r
-// The package level header files this module uses\r
-//\r
-#include <PiPei.h>\r
-#include <IntelQNCPeim.h>\r
-//\r
-// The protocols, PPI and GUID defintions for this module\r
-//\r
-#include <Ppi/QNCMemoryInit.h>\r
-//\r
-// The Library classes this module consumes\r
-//\r
-#include <Library/DebugLib.h>\r
-#include <Library/PeimEntryPoint.h>\r
-#include <Library/BaseMemoryLib.h>\r
-\r
-\r
-VOID\r
-EFIAPI\r
-MrcStart (\r
- IN OUT MRCParams_t *MrcData\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# This is the Memory Initialization Driver for Quark\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = MemoryInitPei\r
- FILE_GUID = D2C69B26-82E1-4a1b-AD35-ED0261B9F347\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = PeimMemoryInit\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[BuildOptions]\r
- GCC:DEBUG_*_*_CC_FLAGS = -DGCC -Wno-unused-function\r
- GCC:RELEASE_*_*_CC_FLAGS = -DNDEBUG -DGCC -Wno-unused-function\r
- INTEL:RELEASE_*_*_CC_FLAGS = /D NDEBUG\r
- MSFT:RELEASE_*_*_CC_FLAGS = /D NDEBUG\r
-\r
-[Sources]\r
- memory_options.h\r
- platform.c\r
- lprint.c\r
- meminit.h\r
- meminit.c\r
- meminit_utils.h\r
- meminit_utils.c\r
- gen5_iosf_sb_definitions.h\r
- general_definitions.h\r
- io.h\r
- core_types.h\r
- prememinit.h\r
- prememinit.c\r
- mrc.h\r
- mrc.c\r
- hte.c\r
- hte.h\r
- MemoryInit.h\r
- MemoryInit.c\r
-\r
-[Packages]\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- MdePkg/MdePkg.dec\r
-\r
-[LibraryClasses]\r
- PeimEntryPoint\r
- DebugLib\r
- BaseMemoryLib\r
-\r
-[Ppis]\r
- gQNCMemoryInitPpiGuid # PPI ALWAYS_PRODUCED\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-Core types used in Mrc.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#ifndef __MRC_CORE_TYPES_H\r
-#define __MRC_CORE_TYPES_H\r
-\r
-typedef char char_t;\r
-typedef unsigned char uint8_t;\r
-typedef short int16_t;\r
-typedef unsigned short uint16_t;\r
-typedef int int32_t;\r
-typedef unsigned int uint32_t;\r
-typedef unsigned char bool;\r
-typedef unsigned int size_t;\r
-\r
-#ifdef ASM_INC\r
-// Unfortunately h2inc has issue with long long\r
-typedef struct uint64_s\r
-{\r
- uint32_t lo;\r
- uint32_t hi;\r
-}uint64_t;\r
-#else\r
-typedef unsigned long long uint64_t;\r
-#endif\r
-\r
-#ifdef SIM\r
-// Native word length is 64bit in simulation environment\r
-typedef uint64_t uintn_t;\r
-#else\r
-// Quark is 32bit\r
-typedef uint32_t uintn_t;\r
-#endif\r
-\r
-#define PTR32(a) ((volatile uint32_t*)(uintn_t)(a))\r
-\r
-#endif\r
-\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2015 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- * MCU register definition\r
- *\r
- ************************************************************************/\r
-#ifndef __IOSF_DEFINITIONS_H\r
-#define __IOSF_DEFINITIONS_H\r
-\r
-// Define each of the IOSF-SB register offsets used by MRC.\r
-\r
-\r
-// MCU registers (DUNIT):\r
-// ====\r
-#define DRP 0x0000\r
-#define DTR0 0x0001\r
-#define DTR1 0x0002\r
-#define DTR2 0x0003\r
-#define DTR3 0x0004\r
-#define DTR4 0x0005\r
-#define DPMC0 0x0006\r
-#define DPMC1 0x0007\r
-#define DRFC 0x0008\r
-#define DSCH 0x0009\r
-#define DCAL 0x000A\r
-#define DRMC 0x000B\r
-#define PMSTS 0x000C\r
-#define DCO 0x000F\r
-#define DSTAT 0x0020\r
-#define DECCCTRL 0x0060\r
-#define DFUSESTAT 0x0070\r
-#define SCRMSEED 0x0080\r
-#define SCRMLO 0x0081\r
-#define SCRMHI 0x0082\r
-\r
-#define MCU_CH_OFFSET 0x0040\r
-#define MCU_RK_OFFSET 0x0020\r
-\r
-////\r
-//\r
-// BEGIN DUnit register definition\r
-//\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t rank0Enabled :1; /**< BIT [0] Rank 0 Enable */\r
- uint32_t rank1Enabled :1; /**< BIT [1] Rank 1 Enable */\r
- uint32_t reserved0 :2;\r
- uint32_t dimm0DevWidth :2; /**< BIT [5:4] DIMM 0 Device Width (Rank0&1) */\r
- uint32_t dimm0DevDensity :2; /**< BIT [7:6] DIMM 0 Device Density */\r
- uint32_t reserved1 :1;\r
- uint32_t dimm1DevWidth :2; /**< BIT [10:9] DIMM 1 Device Width (Rank2&3) */\r
- uint32_t dimm1DevDensity :2; /**< BIT [12:11] DIMM 1 Device Density */\r
- uint32_t split64 :1; /**< BIT [13] split 64B transactions */\r
- uint32_t addressMap :2; /**< BIT [15:14] Address Map select */\r
- uint32_t reserved3 :14;\r
- uint32_t mode32 :1; /**< BIT [30] Select 32bit data interface*/\r
- uint32_t reserved4 :1;\r
- } field;\r
-} RegDRP; /**< DRAM Rank Population and Interface Register */\r
-#pragma pack()\r
-\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t dramFrequency :2; /**< DRAM Frequency (000=800,001=1033,010=1333) */\r
- uint32_t reserved1 :2;\r
- uint32_t tRP :4; /**< bit [7:4] Precharge to Activate Delay */\r
- uint32_t tRCD :4; /**< bit [11:8] Activate to CAS Delay */\r
- uint32_t tCL :3; /**< bit [14:12] CAS Latency */\r
- uint32_t reserved4 :1;\r
- uint32_t tXS :1; /**< SRX Delay */\r
- uint32_t reserved5 :1;\r
- uint32_t tXSDLL :1; /**< SRX To DLL Delay */\r
- uint32_t reserved6 :1;\r
- uint32_t tZQCS :1; /**< bit [20] ZQTS recovery Latncy */\r
- uint32_t reserved7 :1;\r
- uint32_t tZQCL :1; /**< bit [22] ZQCL recovery Latncy */\r
- uint32_t reserved8 :1;\r
- uint32_t pmeDelay :2; /**< bit [25:24] Power mode entry delay */\r
- uint32_t reserved9 :2;\r
- uint32_t CKEDLY :4; /**< bit [31:28] */\r
- } field;\r
-} RegDTR0; /**< DRAM Timing Register 0 */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t tWCL :3; /**< bit [2:0] CAS Write Latency */\r
- uint32_t reserved1 :1;\r
- uint32_t tCMD :2; /**< bit [5:4] Command transport duration */\r
- uint32_t reserved2 :2;\r
- uint32_t tWTP :4; /**< Write to Precharge */\r
- uint32_t tCCD :2; /**< CAS to CAS delay */\r
- uint32_t reserved4 :2;\r
- uint32_t tFAW :4; /**< Four bank Activation Window*/\r
- uint32_t tRAS :4; /**< Row Activation Period: */\r
- uint32_t tRRD :2; /**<Row activation to Row activation Delay */\r
- uint32_t reserved5 :2;\r
- uint32_t tRTP :3; /**<Read to Precharge Delay */\r
- uint32_t reserved6 :1;\r
- } field;\r
-} RegDTR1; /**< DRAM Timing Register 1 */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t tRRDR :3; /**< RD to RD from different ranks, same DIMM */\r
- uint32_t reserved1 :5;\r
- uint32_t tWWDR :3; /**< WR to WR from different ranks, same DIMM. */\r
- uint32_t reserved3 :5;\r
- uint32_t tRWDR :4; /**< bit [19:16] RD to WR from different ranks, same DIMM. */\r
- uint32_t reserved5 :12;\r
- } field;\r
-} RegDTR2; /**< DRAM Timing Register 2 */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t tWRDR :3; /**< WR to RD from different ranks, same DIMM. */\r
- uint32_t reserved1 :1;\r
- uint32_t tWRDD :3; /**< WR to RD from different DIMM. */\r
- uint32_t reserved2 :1;\r
- uint32_t tRWSR :4; /**< RD to WR Same Rank. */\r
- uint32_t reserved3 :1;\r
- uint32_t tWRSR :4; /**< WR to RD Same Rank. */\r
- uint32_t reserved4 :5;\r
- uint32_t tXP :2; /**< Time from CKE set on to any command. */\r
- uint32_t PWD_DLY :4; /**< Extended Power-Down Delay. */\r
- uint32_t EnDeRate :1;\r
- uint32_t DeRateOvr :1;\r
- uint32_t DeRateStat :1;\r
- uint32_t reserved5 :1;\r
- } field;\r
-} RegDTR3; /**< DRAM Timing Register 3 */\r
-#pragma pack()\r
-\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t WRODTSTRT :2; /**< WR command to ODT assert delay */\r
- uint32_t reserved1 :2;\r
- uint32_t WRODTSTOP :3; /**< Write command to ODT de-assert delay. */\r
- uint32_t reserved2 :1;\r
- uint32_t RDODTSTRT :3; /**< Read command to ODT assert delay */\r
- uint32_t reserved3 :1;\r
- uint32_t RDODTSTOP :3; /**< Read command to ODT de-assert delay */\r
- uint32_t ODTDIS :1; /**< ODT disable */\r
- uint32_t TRGSTRDIS :1; /**< Write target rank is not stretched */\r
- uint32_t RDODTDIS :1; /**< Disable Read ODT */\r
- uint32_t WRBODTDIS :1; /**< Disable Write ODT */\r
- uint32_t reserved5 :13;\r
- } field;\r
-} RegDTR4; /**< DRAM Timing Register 3 */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t SREntryDelay :8; /**< Self-Refresh Entry Delay: */\r
- uint32_t powerModeOpCode :5; /**< SPID Power Mode Opcode */\r
- uint32_t reserved1 :3;\r
- uint32_t PCLSTO :3; /**< Page Close Timeout Period */\r
- uint32_t reserved2 :1;\r
- uint32_t PCLSWKOK :1; /**< Wake Allowed For Page Close Timeout */\r
- uint32_t PREAPWDEN :1; /**< Send Precharge All to rank before entering Power-Down mode. */\r
- uint32_t reserved3 :1;\r
- uint32_t DYNSREN :1; /**< Dynamic Self-Refresh */\r
- uint32_t CLKGTDIS :1; /**< Clock Gating Disabled*/\r
- uint32_t DISPWRDN :1; /**< Disable Power Down*/\r
- uint32_t reserved4 :2;\r
- uint32_t REUTCLKGTDIS :1;\r
- uint32_t ENPHYCLKGATE :1;\r
- uint32_t reserved5 :2;\r
- } field;\r
-} RegDPMC0; /**< DRAM Power Management Control Register 0 */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t REFWMLO :4; /**< Refresh Opportunistic Watermark */\r
- uint32_t REFWMHI :4; /**< Refresh High Watermark*/\r
- uint32_t REFWMPNC :4; /**< Refresh Panic Watermark */\r
- uint32_t tREFI :3; /**< bit [14:12] Refresh Period */\r
- uint32_t reserved1 :1;\r
- uint32_t REFCNTMAX :2; /**< Refresh Max tREFI Interval */\r
- uint32_t reserved2 :2;\r
- uint32_t REFSKEWDIS :1; /**< tREFI counters */\r
- uint32_t REFDBTCLR :1;\r
- uint32_t reserved3 :2;\r
- uint32_t CuRefRate :3;\r
- uint32_t DisRefBW :1;\r
- uint32_t reserved4 :4;\r
- } field;\r
-} RegDRCF; /**< DRAM Refresh Control Register*/\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t reserved1 :8;\r
- uint32_t ZQCINT :3; /**< ZQ Calibration Short Interval: */\r
- uint32_t reserved2 :1;\r
- uint32_t SRXZQCL :2; /** < ZQ Calibration Length */\r
- uint32_t ZQCalType :1;\r
- uint32_t ZQCalStart :1;\r
- uint32_t TQPollStart :1;\r
- uint32_t TQPollRS :2;\r
- uint32_t reserved3 :5;\r
- uint32_t MRRData :8; /**< bit[31:24] */\r
- } field;\r
-} RegDCAL; /**< DRAM Calibration Control*/\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t OOOAGETRH :5; /**< Out-of-Order Aging Threshold */\r
- uint32_t reserved1 :3;\r
- uint32_t OOODIS :1; /**< Out-of-Order Disable */\r
- uint32_t OOOST3DIS :1; /**< Out-of-Order Disabled when RequestBD_Status is 3. */\r
- uint32_t reserved2 :2;\r
- uint32_t NEWBYPDIS :1;\r
- uint32_t reserved3 :3;\r
- uint32_t IPREQMAX :3; /** < Max In-Progress Requests stored in MC */\r
- uint32_t reserved4 :13;\r
- } field;\r
-} RegDSCH; /**< DRAM Scheduler Control Register */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t DRPLOCK :1; /**< DRP lock bit */\r
- uint32_t reserved1 :7;\r
- uint32_t REUTLOCK :1; /**< REUT lock bit */\r
- uint32_t reserved2 :19;\r
- uint32_t PMICTL :1; /**< PRI Control Select: 0-memory_manager, 1-hte */\r
- uint32_t PMIDIS :1; /**< PMIDIS Should be set is using IOSF-SB RW */\r
- uint32_t DIOIC :1; /**< DDRIO initialization is complete */\r
- uint32_t IC :1; /**< D-unit Initialization Complete */\r
- } field;\r
-} RegDCO; /**< DRAM Controller Operation Register*/\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t SBEEN :1; /**< Enable Single Bit Error Detection and Correction */\r
- uint32_t DBEEN :1; /**< Enable Double Bit Error Detection */\r
- uint32_t CBOEN :3; /**< Enable ECC Check Bits Override */\r
- uint32_t SYNSEL :2; /**< ECC Syndrome Bits Select for Observation */\r
- uint32_t CLRSBECNT :1; /**< Clear ECC Single Bit Error Count */\r
- uint32_t CBOV :8; /**< ECC Check Bits Override Value */\r
- uint32_t reserved1 :1; /**< */\r
- uint32_t ENCBGEN :1; /**< Enable Generation of ECC Check Bits */\r
- uint32_t ENCBGESWIZ :1; /**< Enable Same Chip ECC Byte Lane Swizzle */\r
-\r
- } field;\r
-} RegDECCCTRL; /**< DRAM ECC Control Register */\r
-#pragma pack()\r
-\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t FUS_DUN_ECC_DIS :1;\r
- uint32_t FUS_DUN_MAX_SUPPORTED_MEMORY :3;\r
- uint32_t FUS_DUN_MAX_DEVDEN :2;\r
- uint32_t RESERVED1 :1;\r
- uint32_t FUS_DUN_RANK2_DIS :1;\r
- uint32_t FUS_DUN_OOO_DIS :1;\r
- uint32_t FUS_DUN_MEMX8_DIS :1;\r
- uint32_t FUS_DUN_MEMX16_DIS :1;\r
- uint32_t RESERVED2 :1;\r
- uint32_t FUS_DUN_1N_DIS :1;\r
- uint32_t FUS_DUN_DQ_SCRAMBLER_DIS :1;\r
- uint32_t RESERVED3 :1;\r
- uint32_t FUS_DUN_32BIT_DRAM_IFC :1;\r
- } field;\r
-} RegDFUSESTAT;\r
-#pragma pack()\r
-\r
-//\r
-// END DUnit register definition\r
-//\r
-////\r
-\r
-\r
-\r
-////\r
-//\r
-// DRAM Initialization Structures used in JEDEC Message Bus Commands\r
-//\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- unsigned command :3; /**< Command: 000-MRS,001-Refresh,010-Pre-charge,011-Activate,110-ZQ,111-NOP */\r
- unsigned bankAddress :3; /**< Bank Address (BA[2:0]) */\r
- unsigned BL :2; /**< Burst Length, CDV:1*/\r
- unsigned CL :1; /**< CL Reserved CDV:0 */\r
- unsigned RBT :1; /**< Read Burst Type */\r
- unsigned casLatency :3; /**< cas Latency */\r
- unsigned TM :1; /**< Test mode */\r
- unsigned dllReset :1; /**< DLL Reset */\r
- unsigned writeRecovery :3; /**< Write Recovery for Auto Pre-Charge: 001=2,010=3,011=4,100=5,101=6 */\r
- unsigned PPD :1; /**< DLL Control for Precharge Power-Down CDV:1 */\r
- unsigned reserved1 :3;\r
- unsigned rankSelect :4; /**< Rank Select */\r
- unsigned reserved2 :6;\r
- } field;\r
-} DramInitDDR3MRS0; /**< DDR3 Mode Register Set (MRS) Command */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- unsigned command :3; /**< Command: 000-MRS,001-Refresh,010-Pre-charge,011-Activate,110-ZQ,111-NOP */\r
- unsigned bankAddress :3; /**< Bank Address (BA[2:0]) */\r
- unsigned dllEnabled :1; /**< CDV=0 */\r
- unsigned DIC0 :1; /**< Output Driver Impedance Control */\r
- unsigned rttNom0 :1; /**< RTT_nom[0] */\r
- unsigned MRC_AL :2; /**< Additive Latency = 0 */\r
- unsigned DIC1 :1; /**< Reserved */\r
- unsigned rttNom1 :1; /**< RTT_nom[1] */\r
- unsigned wlEnabled :1; /**< Write Leveling Enable */\r
- unsigned reserved1 :1;\r
- unsigned rttNom2 :1; /** < RTT_nom[2] */\r
- unsigned reserved2 :1;\r
- unsigned TDQS :1; /**< TDQS Enable */\r
- unsigned Qoff :1; /**< Output Buffers Disabled */\r
- unsigned reserved3 :3;\r
- unsigned rankSelect :4; /**< Rank Select */\r
- unsigned reserved4 :6;\r
- } field;\r
-} DramInitDDR3EMR1; /**< DDR3 Extended Mode Register 1 Set (EMRS1) Command */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t command :3; /**< Command: 000-MRS,001-Refresh,010-Pre-charge,011-Activate,110-ZQ,111-NOP */\r
- uint32_t bankAddress :3; /**< Bank Address (BA[2:0]) */\r
- uint32_t PASR :3; /**< Partial Array Self-Refresh */\r
- uint32_t CWL :3; /**< CAS Write Latency */\r
- uint32_t ASR :1; /**< Auto Self-Refresh */\r
- uint32_t SRT :1; /**< SR Temperature Range = 0*/\r
- uint32_t reserved1 :1;\r
- uint32_t rtt_WR :2; /**< Rtt_WR */\r
- uint32_t reserved2 :5;\r
- uint32_t rankSelect :4; /**< Rank Select */\r
- uint32_t reserved3 :6;\r
- } field;\r
-} DramInitDDR3EMR2; /**< DDR3 Extended Mode Register 2 Set (EMRS2) Command */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t command :3; /**< Command: 000-MRS,001-Refresh,010-Pre-charge,011-Activate,110-ZQ,111-NOP */\r
- uint32_t bankAddress :3; /**< Bank Address (BA[2:0]) */\r
- uint32_t MPR_Location :2; /**< MPR Location */\r
- uint32_t MPR :1; /**< MPR: Multi Purpose Register */\r
- uint32_t reserved1 :13;\r
- uint32_t rankSelect :4; /**< Rank Select */\r
- uint32_t reserved2 :6;\r
- } field;\r
-} DramInitDDR3EMR3; /**< DDR3 Extended Mode Register 2 Set (EMRS2) Command */\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef union {\r
- uint32_t raw;\r
- struct {\r
- uint32_t command :3; /**< Command: 000-MRS,001-Refresh,010-Pre-charge,011-Activate,110 - ZQ Calibration,111-NOP */\r
- uint32_t bankAddress :3; /**< Bank Address (BA[2:0]) */\r
- uint32_t multAddress :16; /**< Multiplexed Address (MA[14:0]) */\r
- uint32_t rankSelect :2; /**< Rank Select */\r
- uint32_t reserved3 :8;\r
- } field;\r
-} DramInitMisc; /**< Miscellaneous DDRx Initialization Command */\r
-#pragma pack()\r
-\r
-//\r
-// Construct DRAM init command using DramInitXxxx pattern\r
-//\r
-#define DCMD_MRS1(rnk,dat) (0 | ((rnk)<<22) | (1<<3) | ((dat)<<6))\r
-#define DCMD_REF(rnk) (1 | ((rnk)<<22))\r
-#define DCMD_PRE(rnk) (2 | ((rnk)<<22))\r
-#define DCMD_PREA(rnk) (2 | ((rnk)<<22) | (BIT10<<6))\r
-#define DCMD_ACT(rnk,row) (3 | ((rnk)<<22) | ((row)<<6))\r
-#define DCMD_WR(rnk,col) (4 | ((rnk)<<22) | ((col)<<6))\r
-#define DCMD_RD(rnk,col) (5 | ((rnk)<<22) | ((col)<<6))\r
-#define DCMD_ZQCS(rnk) (6 | ((rnk)<<22))\r
-#define DCMD_ZQCL(rnk) (6 | ((rnk)<<22) | (BIT10<<6))\r
-#define DCMD_NOP(rnk) (7 | ((rnk)<<22))\r
-\r
-\r
-\r
-\r
-#define DDR3_EMRS1_DIC_40 (0)\r
-#define DDR3_EMRS1_DIC_34 (1)\r
-\r
-#define DDR3_EMRS2_RTTWR_60 (BIT9)\r
-#define DDR3_EMRS2_RTTWR_120 (BIT10)\r
-\r
-#define DDR3_EMRS1_RTTNOM_0 (0)\r
-#define DDR3_EMRS1_RTTNOM_60 (BIT2)\r
-#define DDR3_EMRS1_RTTNOM_120 (BIT6)\r
-#define DDR3_EMRS1_RTTNOM_40 (BIT6|BIT2)\r
-#define DDR3_EMRS1_RTTNOM_20 (BIT9)\r
-#define DDR3_EMRS1_RTTNOM_30 (BIT9|BIT2)\r
-\r
-\r
-//\r
-// END DRAM Init...\r
-//\r
-////\r
-\r
-\r
-// HOST_BRIDGE registers:\r
-#define HMBOUND 0x0020 //ok\r
-\r
-// MEMORY_MANAGER registers:\r
-#define BCTRL 0x0004\r
-#define BWFLUSH 0x0008\r
-#define BDEBUG1 0x00C4\r
-\r
-////\r
-//\r
-// BEGIN DDRIO registers\r
-//\r
-\r
-// DDR IOs & COMPs:\r
-#define DDRIODQ_BL_OFFSET 0x0800\r
-#define DDRIODQ_CH_OFFSET ((NUM_BYTE_LANES/2) * DDRIODQ_BL_OFFSET)\r
-#define DDRIOCCC_CH_OFFSET 0x0800\r
-#define DDRCOMP_CH_OFFSET 0x0100\r
-\r
-// CH0-BL01-DQ\r
-#define DQOBSCKEBBCTL 0x0000\r
-#define DQDLLTXCTL 0x0004\r
-#define DQDLLRXCTL 0x0008\r
-#define DQMDLLCTL 0x000C\r
-#define B0RXIOBUFCTL 0x0010\r
-#define B0VREFCTL 0x0014\r
-#define B0RXOFFSET1 0x0018\r
-#define B0RXOFFSET0 0x001C\r
-#define B1RXIOBUFCTL 0x0020\r
-#define B1VREFCTL 0x0024\r
-#define B1RXOFFSET1 0x0028\r
-#define B1RXOFFSET0 0x002C\r
-#define DQDFTCTL 0x0030\r
-#define DQTRAINSTS 0x0034\r
-#define B1DLLPICODER0 0x0038\r
-#define B0DLLPICODER0 0x003C\r
-#define B1DLLPICODER1 0x0040\r
-#define B0DLLPICODER1 0x0044\r
-#define B1DLLPICODER2 0x0048\r
-#define B0DLLPICODER2 0x004C\r
-#define B1DLLPICODER3 0x0050\r
-#define B0DLLPICODER3 0x0054\r
-#define B1RXDQSPICODE 0x0058\r
-#define B0RXDQSPICODE 0x005C\r
-#define B1RXDQPICODER32 0x0060\r
-#define B1RXDQPICODER10 0x0064\r
-#define B0RXDQPICODER32 0x0068\r
-#define B0RXDQPICODER10 0x006C\r
-#define B01PTRCTL0 0x0070\r
-#define B01PTRCTL1 0x0074\r
-#define B01DBCTL0 0x0078\r
-#define B01DBCTL1 0x007C\r
-#define B0LATCTL0 0x0080\r
-#define B1LATCTL0 0x0084\r
-#define B01LATCTL1 0x0088\r
-#define B0ONDURCTL 0x008C\r
-#define B1ONDURCTL 0x0090\r
-#define B0OVRCTL 0x0094\r
-#define B1OVRCTL 0x0098\r
-#define DQCTL 0x009C\r
-#define B0RK2RKCHGPTRCTRL 0x00A0\r
-#define B1RK2RKCHGPTRCTRL 0x00A4\r
-#define DQRK2RKCTL 0x00A8\r
-#define DQRK2RKPTRCTL 0x00AC\r
-#define B0RK2RKLAT 0x00B0\r
-#define B1RK2RKLAT 0x00B4\r
-#define DQCLKALIGNREG0 0x00B8\r
-#define DQCLKALIGNREG1 0x00BC\r
-#define DQCLKALIGNREG2 0x00C0\r
-#define DQCLKALIGNSTS0 0x00C4\r
-#define DQCLKALIGNSTS1 0x00C8\r
-#define DQCLKGATE 0x00CC\r
-#define B0COMPSLV1 0x00D0\r
-#define B1COMPSLV1 0x00D4\r
-#define B0COMPSLV2 0x00D8\r
-#define B1COMPSLV2 0x00DC\r
-#define B0COMPSLV3 0x00E0\r
-#define B1COMPSLV3 0x00E4\r
-#define DQVISALANECR0TOP 0x00E8\r
-#define DQVISALANECR1TOP 0x00EC\r
-#define DQVISACONTROLCRTOP 0x00F0\r
-#define DQVISALANECR0BL 0x00F4\r
-#define DQVISALANECR1BL 0x00F8\r
-#define DQVISACONTROLCRBL 0x00FC\r
-#define DQTIMINGCTRL 0x010C\r
-// CH0-ECC\r
-#define ECCDLLTXCTL 0x2004\r
-#define ECCDLLRXCTL 0x2008\r
-#define ECCMDLLCTL 0x200C\r
-#define ECCB1DLLPICODER0 0x2038\r
-#define ECCB1DLLPICODER1 0x2040\r
-#define ECCB1DLLPICODER2 0x2048\r
-#define ECCB1DLLPICODER3 0x2050\r
-#define ECCB01DBCTL0 0x2078\r
-#define ECCB01DBCTL1 0x207C\r
-#define ECCCLKALIGNREG0 0x20B8\r
-#define ECCCLKALIGNREG1 0x20BC\r
-#define ECCCLKALIGNREG2 0x20C0\r
-// CH0-CMD\r
-#define CMDOBSCKEBBCTL 0x4800\r
-#define CMDDLLTXCTL 0x4808\r
-#define CMDDLLRXCTL 0x480C\r
-#define CMDMDLLCTL 0x4810\r
-#define CMDRCOMPODT 0x4814\r
-#define CMDDLLPICODER0 0x4820\r
-#define CMDDLLPICODER1 0x4824\r
-#define CMDCFGREG0 0x4840\r
-#define CMDPTRREG 0x4844\r
-#define CMDCLKALIGNREG0 0x4850\r
-#define CMDCLKALIGNREG1 0x4854\r
-#define CMDCLKALIGNREG2 0x4858\r
-#define CMDPMCONFIG0 0x485C\r
-#define CMDPMDLYREG0 0x4860\r
-#define CMDPMDLYREG1 0x4864\r
-#define CMDPMDLYREG2 0x4868\r
-#define CMDPMDLYREG3 0x486C\r
-#define CMDPMDLYREG4 0x4870\r
-#define CMDCLKALIGNSTS0 0x4874\r
-#define CMDCLKALIGNSTS1 0x4878\r
-#define CMDPMSTS0 0x487C\r
-#define CMDPMSTS1 0x4880\r
-#define CMDCOMPSLV 0x4884\r
-#define CMDBONUS0 0x488C\r
-#define CMDBONUS1 0x4890\r
-#define CMDVISALANECR0 0x4894\r
-#define CMDVISALANECR1 0x4898\r
-#define CMDVISACONTROLCR 0x489C\r
-#define CMDCLKGATE 0x48A0\r
-#define CMDTIMINGCTRL 0x48A4\r
-// CH0-CLK-CTL\r
-#define CCOBSCKEBBCTL 0x5800\r
-#define CCRCOMPIO 0x5804\r
-#define CCDLLTXCTL 0x5808\r
-#define CCDLLRXCTL 0x580C\r
-#define CCMDLLCTL 0x5810\r
-#define CCRCOMPODT 0x5814\r
-#define CCDLLPICODER0 0x5820\r
-#define CCDLLPICODER1 0x5824\r
-#define CCDDR3RESETCTL 0x5830\r
-#define CCCFGREG0 0x5838\r
-#define CCCFGREG1 0x5840\r
-#define CCPTRREG 0x5844\r
-#define CCCLKALIGNREG0 0x5850\r
-#define CCCLKALIGNREG1 0x5854\r
-#define CCCLKALIGNREG2 0x5858\r
-#define CCPMCONFIG0 0x585C\r
-#define CCPMDLYREG0 0x5860\r
-#define CCPMDLYREG1 0x5864\r
-#define CCPMDLYREG2 0x5868\r
-#define CCPMDLYREG3 0x586C\r
-#define CCPMDLYREG4 0x5870\r
-#define CCCLKALIGNSTS0 0x5874\r
-#define CCCLKALIGNSTS1 0x5878\r
-#define CCPMSTS0 0x587C\r
-#define CCPMSTS1 0x5880\r
-#define CCCOMPSLV1 0x5884\r
-#define CCCOMPSLV2 0x5888\r
-#define CCCOMPSLV3 0x588C\r
-#define CCBONUS0 0x5894\r
-#define CCBONUS1 0x5898\r
-#define CCVISALANECR0 0x589C\r
-#define CCVISALANECR1 0x58A0\r
-#define CCVISACONTROLCR 0x58A4\r
-#define CCCLKGATE 0x58A8\r
-#define CCTIMINGCTL 0x58AC\r
-// COMP\r
-#define CMPCTRL 0x6800\r
-#define SOFTRSTCNTL 0x6804\r
-#define MSCNTR 0x6808\r
-#define NMSCNTRL 0x680C\r
-#define LATCH1CTL 0x6814\r
-#define COMPVISALANECR0 0x681C\r
-#define COMPVISALANECR1 0x6820\r
-#define COMPVISACONTROLCR 0x6824\r
-#define COMPBONUS0 0x6830\r
-#define TCOCNTCTRL 0x683C\r
-#define DQANAODTPUCTL 0x6840\r
-#define DQANAODTPDCTL 0x6844\r
-#define DQANADRVPUCTL 0x6848\r
-#define DQANADRVPDCTL 0x684C\r
-#define DQANADLYPUCTL 0x6850\r
-#define DQANADLYPDCTL 0x6854\r
-#define DQANATCOPUCTL 0x6858\r
-#define DQANATCOPDCTL 0x685C\r
-#define CMDANADRVPUCTL 0x6868\r
-#define CMDANADRVPDCTL 0x686C\r
-#define CMDANADLYPUCTL 0x6870\r
-#define CMDANADLYPDCTL 0x6874\r
-#define CLKANAODTPUCTL 0x6880\r
-#define CLKANAODTPDCTL 0x6884\r
-#define CLKANADRVPUCTL 0x6888\r
-#define CLKANADRVPDCTL 0x688C\r
-#define CLKANADLYPUCTL 0x6890\r
-#define CLKANADLYPDCTL 0x6894\r
-#define CLKANATCOPUCTL 0x6898\r
-#define CLKANATCOPDCTL 0x689C\r
-#define DQSANAODTPUCTL 0x68A0\r
-#define DQSANAODTPDCTL 0x68A4\r
-#define DQSANADRVPUCTL 0x68A8\r
-#define DQSANADRVPDCTL 0x68AC\r
-#define DQSANADLYPUCTL 0x68B0\r
-#define DQSANADLYPDCTL 0x68B4\r
-#define DQSANATCOPUCTL 0x68B8\r
-#define DQSANATCOPDCTL 0x68BC\r
-#define CTLANADRVPUCTL 0x68C8\r
-#define CTLANADRVPDCTL 0x68CC\r
-#define CTLANADLYPUCTL 0x68D0\r
-#define CTLANADLYPDCTL 0x68D4\r
-#define CHNLBUFSTATIC 0x68F0\r
-#define COMPOBSCNTRL 0x68F4\r
-#define COMPBUFFDBG0 0x68F8\r
-#define COMPBUFFDBG1 0x68FC\r
-#define CFGMISCCH0 0x6900\r
-#define COMPEN0CH0 0x6904\r
-#define COMPEN1CH0 0x6908\r
-#define COMPEN2CH0 0x690C\r
-#define STATLEGEN0CH0 0x6910\r
-#define STATLEGEN1CH0 0x6914\r
-#define DQVREFCH0 0x6918\r
-#define CMDVREFCH0 0x691C\r
-#define CLKVREFCH0 0x6920\r
-#define DQSVREFCH0 0x6924\r
-#define CTLVREFCH0 0x6928\r
-#define TCOVREFCH0 0x692C\r
-#define DLYSELCH0 0x6930\r
-#define TCODRAMBUFODTCH0 0x6934\r
-#define CCBUFODTCH0 0x6938\r
-#define RXOFFSETCH0 0x693C\r
-#define DQODTPUCTLCH0 0x6940\r
-#define DQODTPDCTLCH0 0x6944\r
-#define DQDRVPUCTLCH0 0x6948\r
-#define DQDRVPDCTLCH0 0x694C\r
-#define DQDLYPUCTLCH0 0x6950\r
-#define DQDLYPDCTLCH0 0x6954\r
-#define DQTCOPUCTLCH0 0x6958\r
-#define DQTCOPDCTLCH0 0x695C\r
-#define CMDDRVPUCTLCH0 0x6968\r
-#define CMDDRVPDCTLCH0 0x696C\r
-#define CMDDLYPUCTLCH0 0x6970\r
-#define CMDDLYPDCTLCH0 0x6974\r
-#define CLKODTPUCTLCH0 0x6980\r
-#define CLKODTPDCTLCH0 0x6984\r
-#define CLKDRVPUCTLCH0 0x6988\r
-#define CLKDRVPDCTLCH0 0x698C\r
-#define CLKDLYPUCTLCH0 0x6990\r
-#define CLKDLYPDCTLCH0 0x6994\r
-#define CLKTCOPUCTLCH0 0x6998\r
-#define CLKTCOPDCTLCH0 0x699C\r
-#define DQSODTPUCTLCH0 0x69A0\r
-#define DQSODTPDCTLCH0 0x69A4\r
-#define DQSDRVPUCTLCH0 0x69A8\r
-#define DQSDRVPDCTLCH0 0x69AC\r
-#define DQSDLYPUCTLCH0 0x69B0\r
-#define DQSDLYPDCTLCH0 0x69B4\r
-#define DQSTCOPUCTLCH0 0x69B8\r
-#define DQSTCOPDCTLCH0 0x69BC\r
-#define CTLDRVPUCTLCH0 0x69C8\r
-#define CTLDRVPDCTLCH0 0x69CC\r
-#define CTLDLYPUCTLCH0 0x69D0\r
-#define CTLDLYPDCTLCH0 0x69D4\r
-#define FNLUPDTCTLCH0 0x69F0\r
-// PLL\r
-#define MPLLCTRL0 0x7800\r
-#define MPLLCTRL1 0x7808\r
-#define MPLLCSR0 0x7810\r
-#define MPLLCSR1 0x7814\r
-#define MPLLCSR2 0x7820\r
-#define MPLLDFT 0x7828\r
-#define MPLLMON0CTL 0x7830\r
-#define MPLLMON1CTL 0x7838\r
-#define MPLLMON2CTL 0x783C\r
-#define SFRTRIM 0x7850\r
-#define MPLLDFTOUT0 0x7858\r
-#define MPLLDFTOUT1 0x785C\r
-#define MASTERRSTN 0x7880\r
-#define PLLLOCKDEL 0x7884\r
-#define SFRDEL 0x7888\r
-#define CRUVISALANECR0 0x78F0\r
-#define CRUVISALANECR1 0x78F4\r
-#define CRUVISACONTROLCR 0x78F8\r
-#define IOSFVISALANECR0 0x78FC\r
-#define IOSFVISALANECR1 0x7900\r
-#define IOSFVISACONTROLCR 0x7904\r
-\r
-//\r
-// END DDRIO registers\r
-//\r
-////\r
-\r
-\r
-#endif\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2015 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- ************************************************************************/\r
-#ifndef __GENERAL_DEFINITIONS_H\r
-#define __GENERAL_DEFINITIONS_H\r
-\r
-#undef BIT0\r
-#undef BIT1\r
-#undef BIT2\r
-#undef BIT3\r
-#undef BIT4\r
-#undef BIT5\r
-#undef BIT6\r
-#undef BIT7\r
-#undef BIT8\r
-#undef BIT9\r
-#undef BIT10\r
-#undef BIT11\r
-#undef BIT12\r
-#undef BIT13\r
-#undef BIT14\r
-#undef BIT15\r
-#undef BIT16\r
-#undef BIT17\r
-#undef BIT18\r
-#undef BIT19\r
-#undef BIT20\r
-#undef BIT21\r
-#undef BIT22\r
-#undef BIT23\r
-#undef BIT24\r
-#undef BIT25\r
-#undef BIT26\r
-#undef BIT27\r
-#undef BIT28\r
-#undef BIT29\r
-#undef BIT30\r
-#undef BIT31\r
-\r
-\r
-\r
-// defines\r
-#define BIT0 0x00000001U\r
-#define BIT1 0x00000002U\r
-#define BIT2 0x00000004U\r
-#define BIT3 0x00000008U\r
-#define BIT4 0x00000010U\r
-#define BIT5 0x00000020U\r
-#define BIT6 0x00000040U\r
-#define BIT7 0x00000080U\r
-#define BIT8 0x00000100U\r
-#define BIT9 0x00000200U\r
-#define BIT10 0x00000400U\r
-#define BIT11 0x00000800U\r
-#define BIT12 0x00001000U\r
-#define BIT13 0x00002000U\r
-#define BIT14 0x00004000U\r
-#define BIT15 0x00008000U\r
-#define BIT16 0x00010000U\r
-#define BIT17 0x00020000U\r
-#define BIT18 0x00040000U\r
-#define BIT19 0x00080000U\r
-#define BIT20 0x00100000U\r
-#define BIT21 0x00200000U\r
-#define BIT22 0x00400000U\r
-#define BIT23 0x00800000U\r
-#define BIT24 0x01000000U\r
-#define BIT25 0x02000000U\r
-#define BIT26 0x04000000U\r
-#define BIT27 0x08000000U\r
-#define BIT28 0x10000000U\r
-#define BIT29 0x20000000U\r
-#define BIT30 0x40000000U\r
-#define BIT31 0x80000000U\r
-\r
-\r
-#define true 0x01\r
-#define false 0x00\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-HTE handling routines for MRC use.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "mrc.h"\r
-#include "memory_options.h"\r
-#include "io.h"\r
-\r
-#include "hte.h"\r
-\r
-\r
-#ifdef SIM\r
-VOID delay_n(UINT32 nanoseconds);\r
-#define MySimStall(a) delay_n(a/1000)\r
-#endif\r
-\r
-STATIC VOID EnableAllHteErrors(\r
- UINT8 Mask)\r
-/*++\r
-\r
- Routine Description:\r
-\r
- This function enables to HTE to detect all possible errors for\r
- the given training parameters (per-bit or full byte lane).\r
-\r
- Returns:\r
-\r
- None\r
-\r
- --*/\r
-{\r
- isbW32m(HTE, 0x000200A2, 0xFFFFFFFF);\r
- isbW32m(HTE, 0x000200A3, 0x000000FF);\r
- isbW32m(HTE, 0x000200A4, 0x00000000);\r
-}\r
-\r
-STATIC UINT32 CheckHteErrors(\r
- VOID)\r
-/*++\r
-\r
- Routine Description:\r
-\r
- This function goes and reads the HTE register in order to find any error\r
-\r
- Returns:\r
-\r
- The errors detected in the HTE status register\r
-\r
- --*/\r
-{\r
- return isbR32m(HTE, 0x000200A7);\r
-}\r
-\r
-STATIC VOID WaitForHteComplete(\r
- VOID)\r
-/*++\r
-\r
- Routine Description:\r
-\r
- This function waits until HTE finishes\r
-\r
- Returns:\r
-\r
- None\r
-\r
- --*/\r
-{\r
- UINT32 Tmp;\r
-\r
- ENTERFN();\r
-\r
- //\r
- // Is the test done?\r
- //\r
- do\r
- {\r
-#ifdef SIM\r
- MySimStall (35000); // 35 ns delay\r
-#endif\r
- } while (0 != (isbR32m(HTE, 0x00020012) & BIT30));\r
-\r
- Tmp = isbR32m(HTE, 0x00020011);\r
- Tmp = Tmp | BIT9;\r
- Tmp = Tmp & ~(BIT13 | BIT12);\r
- isbW32m(HTE, 0x00020011, Tmp);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-STATIC VOID ClearHteErrorRegisters(\r
- VOID)\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Clears registers related with errors in the HTE.\r
-\r
- Returns:\r
-\r
- None\r
-\r
- --*/\r
-{\r
- UINT32 Tmp;\r
-\r
- //\r
- // Clear all HTE errors and enable error checking\r
- // for burst and chunk.\r
- //\r
- Tmp = isbR32m(HTE, 0x000200A1);\r
- Tmp |= BIT8;\r
- isbW32m(HTE, 0x000200A1, Tmp);\r
-}\r
-\r
-UINT32 HteMemInit(\r
- MRC_PARAMS *CurrentMrcData,\r
- UINT8 MemInitFlag,\r
- UINT8 HaltHteEngineOnError)\r
-\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Uses HW HTE engine to initialize or test all memory attached to a given DUNIT.\r
- If MemInitFlag is 1, this routine writes 0s to all memory locations to initialize\r
- ECC.\r
- If MemInitFlag is 0, this routine will send an 5AA55AA5 pattern to all memory\r
- locations on the RankMask and then read it back. Then it sends an A55AA55A\r
- pattern to all memory locations on the RankMask and reads it back.\r
-\r
- Arguments:\r
-\r
- CurrentMrcData: Host struture for all MRC global data.\r
- MemInitFlag: 0 for memtest, 1 for meminit.\r
- HaltHteEngineOnError: Halt the HTE engine on first error observed, or keep\r
- running to see how many errors are found.\r
-\r
- Returns:\r
- Errors register showing HTE failures.\r
- Also prints out which rank failed the HTE test if failure occurs.\r
- For rank detection to work, the address map must be left in its default\r
- state. If MRC changes the address map, this function must be modified\r
- to change it back to default at the beginning, then restore it at the end.\r
-\r
- --*/\r
-{\r
- UINT32 Offset;\r
- UINT8 TestNum;\r
- UINT8 i;\r
-\r
- //\r
- // Clear out the error registers at the start of each memory\r
- // init or memory test run.\r
- //\r
- ClearHteErrorRegisters();\r
-\r
- isbW32m(HTE, 0x00020062, 0x00000015);\r
-\r
- for (Offset = 0x80; Offset <= 0x8F; Offset++)\r
- {\r
- isbW32m(HTE, Offset, ((Offset & 1) ? 0xA55A : 0x5AA5));\r
- }\r
-\r
- isbW32m(HTE, 0x00020021, 0x00000000);\r
-#ifdef QUICKSIM\r
- // Just do 4 cache lines for simulation memtest to save time.\r
- isbW32m(HTE, 0x00020022, 4-1);\r
-#else\r
- isbW32m(HTE, 0x00020022, (CurrentMrcData->mem_size >> 6) - 1);\r
-#endif\r
-\r
- isbW32m(HTE, 0x00020063, 0xAAAAAAAA);\r
- isbW32m(HTE, 0x00020064, 0xCCCCCCCC);\r
- isbW32m(HTE, 0x00020065, 0xF0F0F0F0);\r
- isbW32m(HTE, 0x00020066, 0x03000000);\r
-\r
- switch (MemInitFlag)\r
- {\r
- case MrcMemInit:\r
- TestNum = 1; // Only 1 write pass through memory is needed to initialize ECC.\r
- break;\r
- case MrcMemTest:\r
- TestNum = 4; // Write/read then write/read with inverted pattern.\r
- break;\r
- default:\r
- DPF(D_INFO, "Unknown parameter for MemInitFlag: %d\n", MemInitFlag);\r
- return 0xFFFFFFFF;\r
- break;\r
- }\r
-\r
- DPF(D_INFO, "HteMemInit");\r
- for (i = 0; i < TestNum; i++)\r
- {\r
- DPF(D_INFO, ".");\r
-\r
- if (i == 0)\r
- {\r
- isbW32m(HTE, 0x00020061, 0x00000000);\r
- isbW32m(HTE, 0x00020020, 0x00110010);\r
- }\r
- else if (i == 1)\r
- {\r
- isbW32m(HTE, 0x00020061, 0x00000000);\r
- isbW32m(HTE, 0x00020020, 0x00010010);\r
- }\r
- else if (i == 2)\r
- {\r
- isbW32m(HTE, 0x00020061, 0x00010100);\r
- isbW32m(HTE, 0x00020020, 0x00110010);\r
- }\r
- else\r
- {\r
- isbW32m(HTE, 0x00020061, 0x00010100);\r
- isbW32m(HTE, 0x00020020, 0x00010010);\r
- }\r
-\r
- isbW32m(HTE, 0x00020011, 0x00111000);\r
- isbW32m(HTE, 0x00020011, 0x00111100);\r
-\r
- WaitForHteComplete();\r
-\r
- //\r
- // If this is a READ pass, check for errors at the end.\r
- //\r
- if ((i % 2) == 1)\r
- {\r
- //\r
- // Return immediately if error.\r
- //\r
- if (CheckHteErrors())\r
- {\r
- break;\r
- }\r
- }\r
- }\r
-\r
- DPF(D_INFO, "done\n", i);\r
- return CheckHteErrors();\r
-}\r
-\r
-STATIC UINT16 BasicDataCompareHte(\r
- MRC_PARAMS *CurrentMrcData,\r
- UINT32 Address,\r
- UINT8 FirstRun,\r
- UINT8 Mode)\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Execute basic single cache line memory write/read/verify test using simple constant\r
- pattern (different for READ_RAIN and WRITE_TRAIN modes.\r
- See BasicWriteReadHTE which is external visible wrapper.\r
-\r
- Arguments:\r
-\r
- CurrentMrcData: Host struture for all MRC global data.\r
- Address: memory adress being tested (must hit specific channel/rank)\r
- FirstRun: If set then hte registers are configured, otherwise\r
- it is assumed configuration is done and just re-run the test.\r
- Mode: READ_TRAIN or WRITE_TRAIN (the difference is in the pattern)\r
-\r
- Returns:\r
- Returns byte lane failure on each bit (for Quark only bit0 and bit1)\r
-\r
- --*/\r
-{\r
- UINT32 Pattern;\r
- UINT32 Offset;\r
-\r
- if (FirstRun)\r
- {\r
- isbW32m(HTE, 0x00020020, 0x01B10021);\r
- isbW32m(HTE, 0x00020021, 0x06000000);\r
- isbW32m(HTE, 0x00020022, Address >> 6);\r
- isbW32m(HTE, 0x00020062, 0x00800015);\r
- isbW32m(HTE, 0x00020063, 0xAAAAAAAA);\r
- isbW32m(HTE, 0x00020064, 0xCCCCCCCC);\r
- isbW32m(HTE, 0x00020065, 0xF0F0F0F0);\r
- isbW32m(HTE, 0x00020061, 0x00030008);\r
-\r
- if (Mode == WRITE_TRAIN)\r
- {\r
- Pattern = 0xC33C0000;\r
- }\r
- else // READ_TRAIN\r
- {\r
- Pattern = 0xAA5555AA;\r
- }\r
-\r
- for (Offset = 0x80; Offset <= 0x8F; Offset++)\r
- {\r
- isbW32m(HTE, Offset, Pattern);\r
- }\r
- }\r
-\r
- isbW32m(HTE, 0x000200A1, 0xFFFF1000);\r
-\r
- isbW32m(HTE, 0x00020011, 0x00011000);\r
- isbW32m(HTE, 0x00020011, 0x00011100);\r
-\r
- WaitForHteComplete();\r
-\r
- //\r
- // Return bits 15:8 of HTE_CH0_ERR_XSTAT to check for any bytelane errors.\r
- //\r
- return ((CheckHteErrors() >> 8) & 0xFF);\r
-}\r
-\r
-STATIC UINT16 ReadWriteDataCompareHte(\r
- MRC_PARAMS *CurrentMrcData,\r
- UINT32 Address,\r
- UINT8 LoopCount,\r
- UINT32 LfsrSeedVictim,\r
- UINT32 LfsrSeedAggressor,\r
- UINT8 VictimBit,\r
- UINT8 FirstRun)\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Examines single cache line memory with write/read/verify test using\r
- multiple data patterns (victim-aggressor algorithm).\r
- See WriteStressBitLanesHTE which is external visible wrapper.\r
-\r
- Arguments:\r
-\r
- CurrentMrcData: host struture for all MRC global data.\r
- Address: memory adress being tested (must hit specific channel/rank)\r
- LoopCount: number of test iterations\r
- LfsrSeedXxx: victim aggressor data pattern seed\r
- VictimBit: should be 0 as auto rotate feature is in use.\r
- FirstRun: If set then hte registers are configured, otherwise\r
- it is assumed configuration is done and just re-run the test.\r
-\r
- Returns:\r
- Returns byte lane failure on each bit (for Quark only bit0 and bit1)\r
-\r
- --*/\r
-{\r
- UINT32 Offset;\r
- UINT32 Tmp;\r
-\r
- if (FirstRun)\r
- {\r
- isbW32m(HTE, 0x00020020, 0x00910024);\r
- isbW32m(HTE, 0x00020023, 0x00810024);\r
- isbW32m(HTE, 0x00020021, 0x06070000);\r
- isbW32m(HTE, 0x00020024, 0x06070000);\r
- isbW32m(HTE, 0x00020022, Address >> 6);\r
- isbW32m(HTE, 0x00020025, Address >> 6);\r
- isbW32m(HTE, 0x00020062, 0x0000002A);\r
- isbW32m(HTE, 0x00020063, LfsrSeedVictim);\r
- isbW32m(HTE, 0x00020064, LfsrSeedAggressor);\r
- isbW32m(HTE, 0x00020065, LfsrSeedVictim);\r
-\r
- //\r
- // Write the pattern buffers to select the victim bit. Start with bit0.\r
- //\r
- for (Offset = 0x80; Offset <= 0x8F; Offset++)\r
- {\r
- if ((Offset % 8) == VictimBit)\r
- {\r
- isbW32m(HTE, Offset, 0x55555555);\r
- }\r
- else\r
- {\r
- isbW32m(HTE, Offset, 0xCCCCCCCC);\r
- }\r
- }\r
-\r
- isbW32m(HTE, 0x00020061, 0x00000000);\r
- isbW32m(HTE, 0x00020066, 0x03440000);\r
- isbW32m(HTE, 0x000200A1, 0xFFFF1000);\r
- }\r
-\r
- Tmp = 0x10001000 | (LoopCount << 16);\r
- isbW32m(HTE, 0x00020011, Tmp);\r
- isbW32m(HTE, 0x00020011, Tmp | BIT8);\r
-\r
- WaitForHteComplete();\r
-\r
- return (CheckHteErrors() >> 8) & 0xFF;\r
-}\r
-\r
-UINT16 BasicWriteReadHTE(\r
- MRC_PARAMS *CurrentMrcData,\r
- UINT32 Address,\r
- UINT8 FirstRun,\r
- UINT8 Mode)\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Execute basic single cache line memory write/read/verify test using simple constant\r
- pattern (different for READ_RAIN and WRITE_TRAIN modes.\r
-\r
- Arguments:\r
-\r
- CurrentMrcData: Host struture for all MRC global data.\r
- Address: memory adress being tested (must hit specific channel/rank)\r
- FirstRun: If set then hte registers are configured, otherwise\r
- it is assumed configuration is done and just re-run the test.\r
- Mode: READ_TRAIN or WRITE_TRAIN (the difference is in the pattern)\r
-\r
- Returns:\r
- Returns byte lane failure on each bit (for Quark only bit0 and bit1)\r
-\r
- --*/\r
-{\r
- UINT16 ByteLaneErrors;\r
-\r
- ENTERFN();\r
-\r
- //\r
- // Enable all error reporting in preparation for HTE test.\r
- //\r
- EnableAllHteErrors(0xFF);\r
- ClearHteErrorRegisters();\r
-\r
- ByteLaneErrors = BasicDataCompareHte(CurrentMrcData, Address, FirstRun,\r
- Mode);\r
-\r
- LEAVEFN();\r
- return ByteLaneErrors;\r
-}\r
-\r
-UINT16 WriteStressBitLanesHTE(\r
- MRC_PARAMS *CurrentMrcData,\r
- UINT32 Address,\r
- UINT8 FirstRun)\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Examines single cache line memory with write/read/verify test using\r
- multiple data patterns (victim-aggressor algorithm).\r
-\r
- Arguments:\r
-\r
- CurrentMrcData: host struture for all MRC global data.\r
- Address: memory adress being tested (must hit specific channel/rank)\r
- FirstRun: If set then hte registers are configured, otherwise\r
- it is assumed configuration is done and just re-run the test.\r
-\r
- Returns:\r
- Returns byte lane failure on each bit (for Quark only bit0 and bit1)\r
-\r
- --*/\r
-{\r
- UINT16 ByteLaneErrors;\r
- UINT8 VictimBit = 0;\r
-\r
- ENTERFN();\r
-\r
- //\r
- // Enable all error reporting in preparation for HTE test.\r
- //\r
- EnableAllHteErrors(0xFF);\r
- ClearHteErrorRegisters();\r
-\r
- //\r
- // Loop through each bit in the bytelane. Each pass creates a victim bit\r
- // while keeping all other bits the same - as aggressors.\r
- // AVN HTE adds an auto-rotate feature which allows us to program the entire victim/aggressor\r
- // sequence in 1 step. The victim bit rotates on each pass so no need to have software implement\r
- // a victim bit loop like on VLV.\r
- //\r
- ByteLaneErrors = ReadWriteDataCompareHte(CurrentMrcData, Address,\r
- HTE_LOOP_CNT, HTE_LFSR_VICTIM_SEED, HTE_LFSR_AGRESSOR_SEED, VictimBit,\r
- FirstRun);\r
-\r
- LEAVEFN();\r
- return ByteLaneErrors;\r
-}\r
-\r
-VOID HteMemOp(\r
- UINT32 Address,\r
- UINT8 FirstRun,\r
- UINT8 IsWrite)\r
-/*++\r
-\r
- Routine Description:\r
-\r
- Execute basic single cache line memory write or read.\r
- This is just for receive enable / fine write levelling purpose.\r
-\r
- Arguments:\r
-\r
- CurrentMrcData: Host structure for all MRC global data.\r
- Address: memory address used (must hit specific channel/rank)\r
- FirstRun: If set then hte registers are configured, otherwise\r
- it is assumed configuration is done and just re-run the test.\r
- IsWrite: When non-zero memory write operation executed, otherwise read\r
-\r
- Returns:\r
- None\r
-\r
- --*/\r
-{\r
- UINT32 Offset;\r
- UINT32 Tmp;\r
-\r
- EnableAllHteErrors(0xFF);\r
- ClearHteErrorRegisters();\r
-\r
- if (FirstRun)\r
- {\r
- Tmp = IsWrite ? 0x01110021 : 0x01010021;\r
- isbW32m(HTE, 0x00020020, Tmp);\r
-\r
- isbW32m(HTE, 0x00020021, 0x06000000);\r
- isbW32m(HTE, 0x00020022, Address >> 6);\r
- isbW32m(HTE, 0x00020062, 0x00800015);\r
- isbW32m(HTE, 0x00020063, 0xAAAAAAAA);\r
- isbW32m(HTE, 0x00020064, 0xCCCCCCCC);\r
- isbW32m(HTE, 0x00020065, 0xF0F0F0F0);\r
- isbW32m(HTE, 0x00020061, 0x00030008);\r
-\r
- for (Offset = 0x80; Offset <= 0x8F; Offset++)\r
- {\r
- isbW32m(HTE, Offset, 0xC33C0000);\r
- }\r
- }\r
-\r
- isbW32m(HTE, 0x000200A1, 0xFFFF1000);\r
- isbW32m(HTE, 0x00020011, 0x00011000);\r
- isbW32m(HTE, 0x00020011, 0x00011100);\r
-\r
- WaitForHteComplete();\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-HTE handling routines for MRC use.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#ifndef __HTE_H\r
-#define __HTE_H\r
-\r
-#define STATIC static\r
-#define VOID void\r
-\r
-#if !defined(__GNUC__) && (__STDC_VERSION__ < 199901L)\r
-typedef uint32_t UINT32;\r
-typedef uint16_t UINT16;\r
-typedef uint8_t UINT8;\r
-#endif\r
-\r
-typedef enum\r
-{\r
- MrcNoHaltSystemOnError,\r
- MrcHaltSystemOnError,\r
- MrcHaltHteEngineOnError,\r
- MrcNoHaltHteEngineOnError\r
-} HALT_TYPE;\r
-\r
-typedef enum\r
-{\r
- MrcMemInit, MrcMemTest\r
-} MEM_INIT_OR_TEST;\r
-\r
-#define READ_TRAIN 1\r
-#define WRITE_TRAIN 2\r
-\r
-#define HTE_MEMTEST_NUM 2\r
-#define HTE_LOOP_CNT 5 // EXP_LOOP_CNT field of HTE_CMD_CTL. This CANNOT be less than 4\r
-#define HTE_LFSR_VICTIM_SEED 0xF294BA21 // Random seed for victim.\r
-#define HTE_LFSR_AGRESSOR_SEED 0xEBA7492D // Random seed for aggressor.\r
-UINT32\r
-HteMemInit(\r
- MRC_PARAMS *CurrentMrcData,\r
- UINT8 MemInitFlag,\r
- UINT8 HaltHteEngineOnError);\r
-\r
-UINT16\r
-BasicWriteReadHTE(\r
- MRC_PARAMS *CurrentMrcData,\r
- UINT32 Address,\r
- UINT8 FirstRun,\r
- UINT8 Mode);\r
-\r
-UINT16\r
-WriteStressBitLanesHTE(\r
- MRC_PARAMS *CurrentMrcData,\r
- UINT32 Address,\r
- UINT8 FirstRun);\r
-\r
-VOID\r
-HteMemOp(\r
- UINT32 Address,\r
- UINT8 FirstRun,\r
- UINT8 IsWrite);\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Declaration of IO handling routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#ifndef __IO_H\r
-#define __IO_H\r
-\r
-#include "core_types.h"\r
-\r
-#include "general_definitions.h"\r
-#include "gen5_iosf_sb_definitions.h"\r
-\r
-// Instruction not present on Quark\r
-#define SFENCE()\r
-\r
-#define DEAD_LOOP() for(;;);\r
-\r
-////\r
-// Define each of the IOSF_SB ports used by MRC\r
-//\r
-\r
-//\r
-// Has to be 0 because of emulation static data\r
-// initialisation:\r
-// Space_t EmuSpace[ SPACE_COUNT] = {0};\r
-//\r
-#define FREE 0x000\r
-\r
-// Pseudo side-band ports for access abstraction\r
-// See Wr32/Rd32 functions\r
-#define MEM 0x101\r
-#define MMIO 0x102\r
-#define DCMD 0x0A0\r
-\r
-// Real side-band ports\r
-// See Wr32/Rd32 functions\r
-#define MCU 0x001\r
-#define HOST_BRIDGE 0x003\r
-#define MEMORY_MANAGER 0x005\r
-#define HTE 0x011\r
-#define DDRPHY 0x012\r
-#define FUSE 0x033\r
-\r
-// End of IOSF_SB ports\r
-////\r
-\r
-// Pciexbar address\r
-#define EC_BASE 0xE0000000\r
-\r
-#define PCIADDR(bus,dev,fn,reg) ( \\r
- (EC_BASE) + \\r
- ((bus) << 20) + \\r
- ((dev) << 15) + \\r
- ((fn) << 12) + \\r
- (reg))\r
-\r
-// Various offsets used in the building sideband commands.\r
-#define SB_OPCODE_OFFSET 24\r
-#define SB_PORT_OFFSET 16\r
-#define SB_REG_OFFEST 8\r
-\r
-// Sideband opcodes\r
-#define SB_REG_READ_OPCODE 0x10\r
-#define SB_REG_WRITE_OPCODE 0x11\r
-\r
-#define SB_FUSE_REG_READ_OPCODE 0x06\r
-#define SB_FUSE_REG_WRITE_OPCODE 0x07\r
-\r
-#define SB_DDRIO_REG_READ_OPCODE 0x06\r
-#define SB_DDRIO_REG_WRITE_OPCODE 0x07\r
-\r
-#define SB_DRAM_CMND_OPCODE 0x68\r
-#define SB_WAKE_CMND_OPCODE 0xCA\r
-#define SB_SUSPEND_CMND_OPCODE 0xCC\r
-\r
-// Register addresses for sideband command and data.\r
-#define SB_PACKET_REG 0x00D0\r
-#define SB_DATA_REG 0x00D4\r
-#define SB_HADR_REG 0x00D8\r
-\r
-// We always flag all 4 bytes in the register reads/writes as required.\r
-#define SB_ALL_BYTES_ENABLED 0xF0\r
-\r
-#define SB_COMMAND(Opcode, Port, Reg) \\r
- ((Opcode << SB_OPCODE_OFFSET) | \\r
- (Port << SB_PORT_OFFSET) | \\r
- (Reg << SB_REG_OFFEST) | \\r
- SB_ALL_BYTES_ENABLED)\r
-\r
-// iosf\r
-#define isbM32m WrMask32\r
-#define isbW32m Wr32\r
-#define isbR32m Rd32\r
-\r
-// pci\r
-\r
-void pciwrite32(\r
- uint32_t bus,\r
- uint32_t dev,\r
- uint32_t fn,\r
- uint32_t reg,\r
- uint32_t data);\r
-\r
-uint32_t pciread32(\r
- uint32_t bus,\r
- uint32_t dev,\r
- uint32_t fn,\r
- uint32_t reg);\r
-\r
-// general\r
-\r
-uint32_t Rd32(\r
- uint32_t unit,\r
- uint32_t addr);\r
-\r
-void Wr32(\r
- uint32_t unit,\r
- uint32_t addr,\r
- uint32_t data);\r
-\r
-void WrMask32(\r
- uint32_t unit,\r
- uint32_t addr,\r
- uint32_t data,\r
- uint32_t mask);\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Serial conole output and string formating.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "memory_options.h"\r
-#include "general_definitions.h"\r
-\r
-// Resource programmed to PCI bridge, 1MB bound alignment is needed.\r
-// The default value is overwritten by MRC parameter, assuming code\r
-// relocated to eSRAM.\r
-uint32_t UartMmioBase = 0;\r
-\r
-// Serial port registers based on SerialPortLib.c\r
-#define R_UART_BAUD_THR 0\r
-#define R_UART_LSR 20\r
-\r
-#define B_UART_LSR_RXRDY BIT0\r
-#define B_UART_LSR_TXRDY BIT5\r
-#define B_UART_LSR_TEMT BIT6\r
-\r
-// Print mask see DPF and D_Xxxx\r
-#define DPF_MASK DpfPrintMask\r
-\r
-// Select class of messages enabled for printing\r
-uint32_t DpfPrintMask =\r
- D_ERROR |\r
- D_INFO |\r
- // D_REGRD |\r
- // D_REGWR |\r
- // D_FCALL |\r
- // D_TRN |\r
- 0;\r
-\r
-#ifdef NDEBUG\r
-// Don't generate debug code\r
-void dpf( uint32_t mask, char_t* bla, ...)\r
-{\r
- return;\r
-}\r
-\r
-uint8_t mgetc(void)\r
-{\r
- return 0;\r
-}\r
-\r
-uint8_t mgetch(void)\r
-{\r
- return 0;\r
-}\r
-\r
-#else\r
-\r
-#ifdef SIM\r
-// Use Vpi console in simulation environment\r
-#include <vpi_user.h>\r
-\r
-void dpf( uint32_t mask, char_t* bla, ...)\r
-{\r
- va_list va;\r
-\r
- if( 0 == (mask & DPF_MASK)) return;\r
-\r
- va_start( va, bla);\r
- vpi_vprintf( bla, va);\r
- va_end(va);\r
-}\r
-\r
-#else\r
-\r
-#ifdef EMU\r
-// Use standard console in windows environment\r
-#include <stdio.h>\r
-#endif\r
-\r
-// Read character from serial port\r
-uint8_t mgetc(void)\r
-{\r
-#ifdef EMU\r
-\r
- // Emulation in Windows environment uses console\r
- getchar();\r
-\r
-#else\r
- uint8_t c;\r
-\r
- while ((*(volatile uint8_t*) (UartMmioBase + R_UART_LSR) & B_UART_LSR_RXRDY) == 0);\r
- c = *(volatile uint8_t*) (UartMmioBase + R_UART_BAUD_THR);\r
-\r
- return c;\r
-#endif\r
-}\r
-\r
-\r
-uint8_t mgetch(void)\r
-{\r
-#ifdef EMU\r
- return 0;\r
-#else\r
- uint8_t c = 0;\r
-\r
- if((*(volatile uint8_t*) (UartMmioBase + R_UART_LSR) & B_UART_LSR_RXRDY) != 0)\r
- {\r
- c = *(volatile uint8_t*) (UartMmioBase + R_UART_BAUD_THR);\r
- }\r
-\r
- return c;\r
-#endif\r
-}\r
-\r
-// Print single character\r
-static void printc(\r
- uint8_t c)\r
-{\r
-#ifdef EMU\r
-\r
- // Emulation in Windows environment uses console output\r
- putchar(c);\r
-\r
-#else\r
-\r
- //\r
- // Use MMIO access to serial port on PCI\r
- // while( 0 == (0x20 & inp(0x3f8 + 5)));\r
- // outp(0x3f8 + 0, c);\r
- //\r
- while (0\r
- == (B_UART_LSR_TEMT & *((volatile uint8_t*) (UartMmioBase + R_UART_LSR))))\r
- ;\r
- *((volatile uint8_t*) (UartMmioBase + R_UART_BAUD_THR)) = c;\r
-#endif\r
-}\r
-\r
-// Print 0 terminated string on serial console\r
-static void printstr(\r
- char_t *str)\r
-{\r
- while (*str)\r
- {\r
- printc(*str++);\r
- }\r
-}\r
-// Print 64bit number as hex string on serial console\r
-// the width parameters allows skipping leading zeros\r
-static void printhexx(\r
- uint64_t val,\r
- uint32_t width)\r
-{\r
- uint32_t i;\r
- uint8_t c;\r
- uint8_t empty = 1;\r
-\r
- // 64bit number has 16 characters in hex representation\r
- for (i = 16; i > 0; i--)\r
- {\r
- c = *(((uint8_t *)&val) + ((i - 1) >> 1));\r
- if (((i - 1) & 1) != 0)\r
- c = c >> 4;\r
- c = c & 0x0F;\r
-\r
- if (c > 9)\r
- c += 'A' - 10;\r
- else\r
- c += '0';\r
-\r
- if (c != '0')\r
- {\r
- // end of leading zeros\r
- empty = 0;\r
- }\r
-\r
- // don't print leading zero\r
- if (!empty || i <= width)\r
- {\r
- printc(c);\r
- }\r
- }\r
-}\r
-// Print 32bit number as hex string on serial console\r
-// the width parameters allows skipping leading zeros\r
-static void printhex(\r
- uint32_t val,\r
- uint32_t width)\r
-{\r
- uint32_t i;\r
- uint8_t c;\r
- uint8_t empty = 1;\r
-\r
- // 32bit number has 8 characters in hex representation\r
- for (i = 8; i > 0; i--)\r
- {\r
- c = (uint8_t) ((val >> 28) & 0x0F);\r
- if (c > 9)\r
- c += 'A' - 10;\r
- else\r
- c += '0';\r
-\r
- val = val << 4;\r
-\r
- if (c != '0')\r
- {\r
- // end of leading zeros\r
- empty = 0;\r
- }\r
-\r
- // don't print leading zero\r
- if (!empty || i <= width)\r
- {\r
- printc(c);\r
- }\r
- }\r
-}\r
-// Print 32bit number as decimal string on serial console\r
-// the width parameters allows skipping leading zeros\r
-static void printdec(\r
- uint32_t val,\r
- uint32_t width)\r
-{\r
- uint32_t i;\r
- uint8_t c = 0;\r
- uint8_t empty = 1;\r
-\r
- // Ten digits is enough for 32bit number in decimal\r
- uint8_t buf[10];\r
-\r
- for (i = 0; i < sizeof(buf); i++)\r
- {\r
- c = (uint8_t) (val % 10);\r
- buf[i] = c + '0';\r
- val = val / 10;\r
- }\r
-\r
- while (i > 0)\r
- {\r
- c = buf[--i];\r
-\r
- if (c != '0')\r
- {\r
- // end of leading zeros\r
- empty = 0;\r
- }\r
-\r
- // don't print leading zero\r
- if (!empty || i < width)\r
- {\r
- printc(c);\r
- }\r
- }\r
-}\r
-\r
-// Consume numeric substring leading the given string\r
-// Return pointer to the first non-numeric character\r
-// Buffer reference by width is updated with number\r
-// converted from the numeric substring.\r
-static char_t *getwidth(\r
- char_t *bla,\r
- uint32_t *width)\r
-{\r
- uint32_t val = 0;\r
-\r
- while (*bla >= '0' && *bla <= '9')\r
- {\r
- val = val * 10 + *bla - '0';\r
- bla += 1;\r
- }\r
-\r
- if (val > 0)\r
- {\r
- *width = val;\r
- }\r
- return bla;\r
-}\r
-\r
-// Consume print format designator from the head of given string\r
-// Return pointer to first character after format designator\r
-// input fmt\r
-// ----- ---\r
-// s -> s\r
-// d -> d\r
-// X -> X\r
-// llX -> L\r
-static char_t *getformat(\r
- char_t *bla,\r
- uint8_t *fmt)\r
-{\r
- if (bla[0] == 's')\r
- {\r
- bla += 1;\r
- *fmt = 's';\r
- }\r
- else if (bla[0] == 'd')\r
- {\r
- bla += 1;\r
- *fmt = 'd';\r
- }\r
- else if (bla[0] == 'X' || bla[0] == 'x')\r
- {\r
- bla += 1;\r
- *fmt = 'X';\r
- }\r
- else if (bla[0] == 'l' && bla[1] == 'l' && bla[2] == 'X')\r
- {\r
- bla += 3;\r
- *fmt = 'L';\r
- }\r
-\r
- return bla;\r
-}\r
-\r
-// Simplified implementation of standard printf function\r
-// The output is directed to serial console. Only selected\r
-// class of messages is printed (mask has to match DpfPrintMask)\r
-// Supported print formats: %[n]s,%[n]d,%[n]X,,%[n]llX\r
-// The width is ignored for %s format.\r
-void dpf(\r
- uint32_t mask,\r
- char_t* bla,\r
- ...)\r
-{\r
- uint32_t* arg = (uint32_t*) (&bla + 1);\r
-\r
- // Check UART MMIO base configured\r
- if (0 == UartMmioBase)\r
- return;\r
-\r
- // Check event not masked\r
- if (0 == (mask & DPF_MASK))\r
- return;\r
-\r
- for (;;)\r
- {\r
- uint8_t x = *bla++;\r
- if (x == 0)\r
- break;\r
-\r
- if (x == '\n')\r
- {\r
- printc('\r');\r
- printc('\n');\r
- }\r
- else if (x == '%')\r
- {\r
- uint8_t fmt = 0;\r
- uint32_t width = 1;\r
-\r
- bla = getwidth(bla, &width);\r
- bla = getformat(bla, &fmt);\r
-\r
- // Print value\r
- if (fmt == 'd')\r
- {\r
- printdec(*arg, width);\r
- arg += 1;\r
- }\r
- else if (fmt == 'X')\r
- {\r
- printhex(*arg, width);\r
- arg += 1;\r
- }\r
- else if (fmt == 'L')\r
- {\r
- printhexx(*(uint64_t*) arg, width);\r
- arg += 2;\r
- }\r
- else if (fmt == 's')\r
- {\r
- printstr(*(char**) arg);\r
- arg += 1;\r
- }\r
- }\r
- else\r
- {\r
- printc(x);\r
- }\r
- }\r
-}\r
-\r
-#endif //SIM\r
-#endif //NDEBUG\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2015 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- * This file contains all of the Cat Mountain Memory Reference Code (MRC).\r
- *\r
- * These functions are generic and should work for any Cat Mountain config.\r
- *\r
- * MRC requires two data structures to be passed in which are initialised by "PreMemInit()".\r
- *\r
- * The basic flow is as follows:\r
- * 01) Check for supported DDR speed configuration\r
- * 02) Set up MEMORY_MANAGER buffer as pass-through (POR)\r
- * 03) Set Channel Interleaving Mode and Channel Stride to the most aggressive setting possible\r
- * 04) Set up the MCU logic\r
- * 05) Set up the DDR_PHY logic\r
- * 06) Initialise the DRAMs (JEDEC)\r
- * 07) Perform the Receive Enable Calibration algorithm\r
- * 08) Perform the Write Leveling algorithm\r
- * 09) Perform the Read Training algorithm (includes internal Vref)\r
- * 10) Perform the Write Training algorithm\r
- * 11) Set Channel Interleaving Mode and Channel Stride to the desired settings\r
- *\r
- * Dunit configuration based on Valleyview MRC.\r
- *\r
- ***************************************************************************/\r
-\r
-#include "mrc.h"\r
-#include "memory_options.h"\r
-\r
-#include "meminit.h"\r
-#include "meminit_utils.h"\r
-#include "hte.h"\r
-#include "io.h"\r
-\r
-// Override ODT to off state if requested\r
-#define DRMC_DEFAULT (mrc_params->rd_odt_value==0?BIT12:0)\r
-\r
-\r
-// tRFC values (in picoseconds) per density\r
-const uint32_t tRFC[5] =\r
-{\r
- 90000, // 512Mb\r
- 110000, // 1Gb\r
- 160000, // 2Gb\r
- 300000, // 4Gb\r
- 350000, // 8Gb\r
- };\r
-\r
-// tCK clock period in picoseconds per speed index 800, 1066, 1333\r
-const uint32_t tCK[3] =\r
-{\r
- 2500,\r
- 1875,\r
- 1500\r
-};\r
-\r
-#ifdef SIM\r
-// Select static timings specific to simulation environment\r
-#define PLATFORM_ID 0\r
-#else\r
-// Select static timings specific to ClantonPeek platform\r
-#define PLATFORM_ID 1\r
-#endif\r
-\r
-\r
-// Global variables\r
-const uint16_t ddr_wclk[] =\r
- {193, 158};\r
-\r
-const uint16_t ddr_wctl[] =\r
- { 1, 217};\r
-\r
-const uint16_t ddr_wcmd[] =\r
- { 1, 220};\r
-\r
-\r
-#ifdef BACKUP_RCVN\r
-const uint16_t ddr_rcvn[] =\r
- {129, 498};\r
-#endif // BACKUP_RCVN\r
-\r
-#ifdef BACKUP_WDQS\r
-const uint16_t ddr_wdqs[] =\r
- { 65, 289};\r
-#endif // BACKUP_WDQS\r
-\r
-#ifdef BACKUP_RDQS\r
-const uint8_t ddr_rdqs[] =\r
- { 32, 24};\r
-#endif // BACKUP_RDQS\r
-\r
-#ifdef BACKUP_WDQ\r
-const uint16_t ddr_wdq[] =\r
- { 32, 257};\r
-#endif // BACKUP_WDQ\r
-\r
-\r
-\r
-// Select MEMORY_MANAGER as the source for PRI interface\r
-static void select_memory_manager(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDCO Dco;\r
-\r
- ENTERFN();\r
-\r
- Dco.raw = isbR32m(MCU, DCO);\r
- Dco.field.PMICTL = 0; //0 - PRI owned by MEMORY_MANAGER\r
- isbW32m(MCU, DCO, Dco.raw);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// Select HTE as the source for PRI interface\r
-void select_hte(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDCO Dco;\r
-\r
- ENTERFN();\r
-\r
- Dco.raw = isbR32m(MCU, DCO);\r
- Dco.field.PMICTL = 1; //1 - PRI owned by HTE\r
- isbW32m(MCU, DCO, Dco.raw);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// Send DRAM command, data should be formated\r
-// using DCMD_Xxxx macro or emrsXCommand structure.\r
-static void dram_init_command(\r
- uint32_t data)\r
-{\r
- Wr32(DCMD, 0, data);\r
-}\r
-\r
-// Send DRAM wake command using special MCU side-band WAKE opcode\r
-static void dram_wake_command(\r
- void)\r
-{\r
- ENTERFN();\r
-\r
- Wr32(MMIO, PCIADDR(0,0,0,SB_PACKET_REG),\r
- (uint32_t) SB_COMMAND(SB_WAKE_CMND_OPCODE, MCU, 0));\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// Stop self refresh driven by MCU\r
-static void clear_self_refresh(\r
- MRCParams_t *mrc_params)\r
-{\r
- ENTERFN();\r
-\r
- // clear the PMSTS Channel Self Refresh bits\r
- isbM32m(MCU, PMSTS, BIT0, BIT0);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// Configure MCU before jedec init sequence\r
-static void prog_decode_before_jedec(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDRP Drp;\r
- RegDRCF Drfc;\r
- RegDCAL Dcal;\r
- RegDSCH Dsch;\r
- RegDPMC0 Dpmc0;\r
-\r
- ENTERFN();\r
-\r
- // Disable power saving features\r
- Dpmc0.raw = isbR32m(MCU, DPMC0);\r
- Dpmc0.field.CLKGTDIS = 1;\r
- Dpmc0.field.DISPWRDN = 1;\r
- Dpmc0.field.DYNSREN = 0;\r
- Dpmc0.field.PCLSTO = 0;\r
- isbW32m(MCU, DPMC0, Dpmc0.raw);\r
-\r
- // Disable out of order transactions\r
- Dsch.raw = isbR32m(MCU, DSCH);\r
- Dsch.field.OOODIS = 1;\r
- Dsch.field.NEWBYPDIS = 1;\r
- isbW32m(MCU, DSCH, Dsch.raw);\r
-\r
- // Disable issuing the REF command\r
- Drfc.raw = isbR32m(MCU, DRFC);\r
- Drfc.field.tREFI = 0;\r
- isbW32m(MCU, DRFC, Drfc.raw);\r
-\r
- // Disable ZQ calibration short\r
- Dcal.raw = isbR32m(MCU, DCAL);\r
- Dcal.field.ZQCINT = 0;\r
- Dcal.field.SRXZQCL = 0;\r
- isbW32m(MCU, DCAL, Dcal.raw);\r
-\r
- // Training performed in address mode 0, rank population has limited impact, however\r
- // simulator complains if enabled non-existing rank.\r
- Drp.raw = 0;\r
- if (mrc_params->rank_enables & 1)\r
- Drp.field.rank0Enabled = 1;\r
- if (mrc_params->rank_enables & 2)\r
- Drp.field.rank1Enabled = 1;\r
- isbW32m(MCU, DRP, Drp.raw);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// After Cold Reset, BIOS should set COLDWAKE bit to 1 before\r
-// sending the WAKE message to the Dunit.\r
-// For Standby Exit, or any other mode in which the DRAM is in\r
-// SR, this bit must be set to 0.\r
-static void perform_ddr_reset(\r
- MRCParams_t *mrc_params)\r
-{\r
- ENTERFN();\r
-\r
- // Set COLDWAKE bit before sending the WAKE message\r
- isbM32m(MCU, DRMC, BIT16, BIT16);\r
-\r
- // Send wake command to DUNIT (MUST be done before JEDEC)\r
- dram_wake_command();\r
-\r
- // Set default value\r
- isbW32m(MCU, DRMC, DRMC_DEFAULT);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// Dunit Initialisation Complete.\r
-// Indicates that initialisation of the Dunit has completed.\r
-// Memory accesses are permitted and maintenance operation\r
-// begins. Until this bit is set to a 1, the memory controller will\r
-// not accept DRAM requests from the MEMORY_MANAGER or HTE.\r
-static void set_ddr_init_complete(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDCO Dco;\r
-\r
- ENTERFN();\r
-\r
- Dco.raw = isbR32m(MCU, DCO);\r
- Dco.field.PMICTL = 0; //0 - PRI owned by MEMORY_MANAGER\r
- Dco.field.IC = 1; //1 - initialisation complete\r
- isbW32m(MCU, DCO, Dco.raw);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-static void prog_page_ctrl(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDPMC0 Dpmc0;\r
-\r
- ENTERFN();\r
-\r
- Dpmc0.raw = isbR32m(MCU, DPMC0);\r
-\r
- Dpmc0.field.PCLSTO = 0x4;\r
- Dpmc0.field.PREAPWDEN = 1;\r
-\r
- isbW32m(MCU, DPMC0, Dpmc0.raw);\r
-}\r
-\r
-// Configure MCU Power Management Control Register\r
-// and Scheduler Control Register.\r
-static void prog_ddr_control(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDSCH Dsch;\r
- RegDPMC0 Dpmc0;\r
-\r
- ENTERFN();\r
-\r
- Dpmc0.raw = isbR32m(MCU, DPMC0);\r
- Dsch.raw = isbR32m(MCU, DSCH);\r
-\r
- Dpmc0.field.DISPWRDN = mrc_params->power_down_disable;\r
- Dpmc0.field.CLKGTDIS = 0;\r
- Dpmc0.field.PCLSTO = 4;\r
- Dpmc0.field.PREAPWDEN = 1;\r
-\r
- Dsch.field.OOODIS = 0;\r
- Dsch.field.OOOST3DIS = 0;\r
- Dsch.field.NEWBYPDIS = 0;\r
-\r
- isbW32m(MCU, DSCH, Dsch.raw);\r
- isbW32m(MCU, DPMC0, Dpmc0.raw);\r
-\r
- // CMDTRIST = 2h - CMD/ADDR are tristated when no valid command\r
- isbM32m(MCU, DPMC1, 2 << 4, BIT5|BIT4);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// After training complete configure MCU Rank Population Register\r
-// specifying: ranks enabled, device width, density, address mode.\r
-static void prog_dra_drb(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDRP Drp;\r
- RegDCO Dco;\r
-\r
- ENTERFN();\r
-\r
- Dco.raw = isbR32m(MCU, DCO);\r
- Dco.field.IC = 0;\r
- isbW32m(MCU, DCO, Dco.raw);\r
-\r
- Drp.raw = 0;\r
- if (mrc_params->rank_enables & 1)\r
- Drp.field.rank0Enabled = 1;\r
- if (mrc_params->rank_enables & 2)\r
- Drp.field.rank1Enabled = 1;\r
- if (mrc_params->dram_width == x16)\r
- {\r
- Drp.field.dimm0DevWidth = 1;\r
- Drp.field.dimm1DevWidth = 1;\r
- }\r
- // Density encoding in DRAMParams_t 0=512Mb, 1=Gb, 2=2Gb, 3=4Gb\r
- // has to be mapped RANKDENSx encoding (0=1Gb)\r
- Drp.field.dimm0DevDensity = mrc_params->params.DENSITY - 1;\r
- Drp.field.dimm1DevDensity = mrc_params->params.DENSITY - 1;\r
-\r
- // Address mode can be overwritten if ECC enabled\r
- Drp.field.addressMap = mrc_params->address_mode;\r
-\r
- isbW32m(MCU, DRP, Drp.raw);\r
-\r
- Dco.field.PMICTL = 0; //0 - PRI owned by MEMORY_MANAGER\r
- Dco.field.IC = 1; //1 - initialisation complete\r
- isbW32m(MCU, DCO, Dco.raw);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// Configure refresh rate and short ZQ calibration interval.\r
-// Activate dynamic self refresh.\r
-static void change_refresh_period(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDRCF Drfc;\r
- RegDCAL Dcal;\r
- RegDPMC0 Dpmc0;\r
-\r
- ENTERFN();\r
-\r
- Drfc.raw = isbR32m(MCU, DRFC);\r
- Drfc.field.tREFI = mrc_params->refresh_rate;\r
- Drfc.field.REFDBTCLR = 1;\r
- isbW32m(MCU, DRFC, Drfc.raw);\r
-\r
- Dcal.raw = isbR32m(MCU, DCAL);\r
- Dcal.field.ZQCINT = 3; // 63ms\r
- isbW32m(MCU, DCAL, Dcal.raw);\r
-\r
- Dpmc0.raw = isbR32m(MCU, DPMC0);\r
- Dpmc0.field.ENPHYCLKGATE = 1;\r
- Dpmc0.field.DYNSREN = 1;\r
- isbW32m(MCU, DPMC0, Dpmc0.raw);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// Send DRAM wake command\r
-static void perform_wake(\r
- MRCParams_t *mrc_params)\r
-{\r
- ENTERFN();\r
-\r
- dram_wake_command();\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// prog_ddr_timing_control (aka mcu_init):\r
-// POST_CODE[major] == 0x02\r
-//\r
-// It will initialise timing registers in the MCU (DTR0..DTR4).\r
-static void prog_ddr_timing_control(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint8_t TCL, WL;\r
- uint8_t TRP, TRCD, TRAS, TWR, TWTR, TRRD, TRTP, TFAW;\r
- uint32_t TCK;\r
-\r
- RegDTR0 Dtr0;\r
- RegDTR1 Dtr1;\r
- RegDTR2 Dtr2;\r
- RegDTR3 Dtr3;\r
- RegDTR4 Dtr4;\r
-\r
- ENTERFN();\r
-\r
- // mcu_init starts\r
- post_code(0x02, 0x00);\r
-\r
- Dtr0.raw = isbR32m(MCU, DTR0);\r
- Dtr1.raw = isbR32m(MCU, DTR1);\r
- Dtr2.raw = isbR32m(MCU, DTR2);\r
- Dtr3.raw = isbR32m(MCU, DTR3);\r
- Dtr4.raw = isbR32m(MCU, DTR4);\r
-\r
- TCK = tCK[mrc_params->ddr_speed]; // Clock in picoseconds\r
- TCL = mrc_params->params.tCL; // CAS latency in clocks\r
- TRP = TCL; // Per CAT MRC\r
- TRCD = TCL; // Per CAT MRC\r
- TRAS = MCEIL(mrc_params->params.tRAS, TCK);\r
- TWR = MCEIL(15000, TCK); // Per JEDEC: tWR=15000ps DDR2/3 from 800-1600\r
-\r
- TWTR = MCEIL(mrc_params->params.tWTR, TCK);\r
- TRRD = MCEIL(mrc_params->params.tRRD, TCK);\r
- TRTP = 4; // Valid for 800 and 1066, use 5 for 1333\r
- TFAW = MCEIL(mrc_params->params.tFAW, TCK);\r
-\r
- WL = 5 + mrc_params->ddr_speed;\r
-\r
- Dtr0.field.dramFrequency = mrc_params->ddr_speed;\r
-\r
- Dtr0.field.tCL = TCL - 5; //Convert from TCL (DRAM clocks) to VLV indx\r
- Dtr0.field.tRP = TRP - 5; //5 bit DRAM Clock\r
- Dtr0.field.tRCD = TRCD - 5; //5 bit DRAM Clock\r
-\r
- Dtr1.field.tWCL = WL - 3; //Convert from WL (DRAM clocks) to VLV indx\r
- Dtr1.field.tWTP = WL + 4 + TWR - 14; //Change to tWTP\r
- Dtr1.field.tRTP = MMAX(TRTP, 4) - 3; //4 bit DRAM Clock\r
- Dtr1.field.tRRD = TRRD - 4; //4 bit DRAM Clock\r
- Dtr1.field.tCMD = 1; //2N\r
- Dtr1.field.tRAS = TRAS - 14; //6 bit DRAM Clock\r
-\r
- Dtr1.field.tFAW = ((TFAW + 1) >> 1) - 5; //4 bit DRAM Clock\r
- Dtr1.field.tCCD = 0; //Set 4 Clock CAS to CAS delay (multi-burst)\r
- Dtr2.field.tRRDR = 1;\r
- Dtr2.field.tWWDR = 2;\r
- Dtr2.field.tRWDR = 2;\r
- Dtr3.field.tWRDR = 2;\r
- Dtr3.field.tWRDD = 2;\r
-\r
- if (mrc_params->ddr_speed == DDRFREQ_800)\r
- {\r
- // Extended RW delay (+1)\r
- Dtr3.field.tRWSR = TCL - 5 + 1;\r
- }\r
- else if(mrc_params->ddr_speed == DDRFREQ_1066)\r
- {\r
- // Extended RW delay (+1)\r
- Dtr3.field.tRWSR = TCL - 5 + 1;\r
- }\r
-\r
- Dtr3.field.tWRSR = 4 + WL + TWTR - 11;\r
-\r
- if (mrc_params->ddr_speed == DDRFREQ_800)\r
- {\r
- Dtr3.field.tXP = MMAX(0, 1 - Dtr1.field.tCMD);\r
- }\r
- else\r
- {\r
- Dtr3.field.tXP = MMAX(0, 2 - Dtr1.field.tCMD);\r
- }\r
-\r
- Dtr4.field.WRODTSTRT = Dtr1.field.tCMD;\r
- Dtr4.field.WRODTSTOP = Dtr1.field.tCMD;\r
- Dtr4.field.RDODTSTRT = Dtr1.field.tCMD + Dtr0.field.tCL - Dtr1.field.tWCL + 2; //Convert from WL (DRAM clocks) to VLV indx\r
- Dtr4.field.RDODTSTOP = Dtr1.field.tCMD + Dtr0.field.tCL - Dtr1.field.tWCL + 2;\r
- Dtr4.field.TRGSTRDIS = 0;\r
- Dtr4.field.ODTDIS = 0;\r
-\r
- isbW32m(MCU, DTR0, Dtr0.raw);\r
- isbW32m(MCU, DTR1, Dtr1.raw);\r
- isbW32m(MCU, DTR2, Dtr2.raw);\r
- isbW32m(MCU, DTR3, Dtr3.raw);\r
- isbW32m(MCU, DTR4, Dtr4.raw);\r
-\r
- LEAVEFN();\r
-}\r
-\r
-// ddrphy_init:\r
-// POST_CODE[major] == 0x03\r
-//\r
-// This function performs some initialisation on the DDRIO unit.\r
-// This function is dependent on BOARD_ID, DDR_SPEED, and CHANNEL_ENABLES.\r
-static void ddrphy_init(MRCParams_t *mrc_params)\r
-{\r
- uint32_t tempD; // temporary DWORD\r
- uint8_t channel_i; // channel counter\r
- uint8_t rank_i; // rank counter\r
- uint8_t bl_grp_i; // byte lane group counter (2 BLs per module)\r
-\r
- uint8_t bl_divisor = /*(mrc_params->channel_width==x16)?2:*/1; // byte lane divisor\r
- uint8_t speed = mrc_params->ddr_speed & (BIT1|BIT0); // For DDR3 --> 0 == 800, 1 == 1066, 2 == 1333\r
- uint8_t tCAS;\r
- uint8_t tCWL;\r
-\r
- ENTERFN();\r
-\r
- tCAS = mrc_params->params.tCL;\r
- tCWL = 5 + mrc_params->ddr_speed;\r
-\r
- // ddrphy_init starts\r
- post_code(0x03, 0x00);\r
-\r
- // HSD#231531\r
- // Make sure IOBUFACT is deasserted before initialising the DDR PHY.\r
- // HSD#234845\r
- // Make sure WRPTRENABLE is deasserted before initialising the DDR PHY.\r
- for (channel_i=0; channel_i<NUM_CHANNELS; channel_i++) {\r
- if (mrc_params->channel_enables & (1<<channel_i)) {\r
- // Deassert DDRPHY Initialisation Complete\r
- isbM32m(DDRPHY, (CMDPMCONFIG0 + (channel_i * DDRIOCCC_CH_OFFSET)), ~BIT20, BIT20); // SPID_INIT_COMPLETE=0\r
- // Deassert IOBUFACT\r
- isbM32m(DDRPHY, (CMDCFGREG0 + (channel_i * DDRIOCCC_CH_OFFSET)), ~BIT2, BIT2); // IOBUFACTRST_N=0\r
- // Disable WRPTR\r
- isbM32m(DDRPHY, (CMDPTRREG + (channel_i * DDRIOCCC_CH_OFFSET)), ~BIT0, BIT0); // WRPTRENABLE=0\r
- } // if channel enabled\r
- } // channel_i loop\r
-\r
- // Put PHY in reset\r
- isbM32m(DDRPHY, MASTERRSTN, 0, BIT0); // PHYRSTN=0\r
-\r
- // Initialise DQ01,DQ23,CMD,CLK-CTL,COMP modules\r
- // STEP0:\r
- post_code(0x03, 0x10);\r
- for (channel_i=0; channel_i<NUM_CHANNELS; channel_i++) {\r
- if (mrc_params->channel_enables & (1<<channel_i)) {\r
-\r
- // DQ01-DQ23\r
- for (bl_grp_i=0; bl_grp_i<((NUM_BYTE_LANES/bl_divisor)/2); bl_grp_i++) {\r
- isbM32m(DDRPHY, (DQOBSCKEBBCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), ((bl_grp_i) ? (0x00) : (BIT22)), (BIT22)); // Analog MUX select - IO2xCLKSEL\r
-\r
- // ODT Strength\r
- switch (mrc_params->rd_odt_value) {\r
- case 1: tempD = 0x3; break; // 60 ohm\r
- case 2: tempD = 0x3; break; // 120 ohm\r
- case 3: tempD = 0x3; break; // 180 ohm\r
- default: tempD = 0x3; break; // 120 ohm\r
- }\r
- isbM32m(DDRPHY, (B0RXIOBUFCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (tempD<<5), (BIT6|BIT5)); // ODT strength\r
- isbM32m(DDRPHY, (B1RXIOBUFCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (tempD<<5), (BIT6|BIT5)); // ODT strength\r
- // Dynamic ODT/DIFFAMP\r
- tempD = (((tCAS)<<24)|((tCAS)<<16)|((tCAS)<<8)|((tCAS)<<0));\r
- switch (speed) {\r
- case 0: tempD -= 0x01010101; break; // 800\r
- case 1: tempD -= 0x02020202; break; // 1066\r
- case 2: tempD -= 0x03030303; break; // 1333\r
- case 3: tempD -= 0x04040404; break; // 1600\r
- }\r
- isbM32m(DDRPHY, (B01LATCTL1 + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), tempD, ((BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT4|BIT3|BIT2|BIT1|BIT0))); // Launch Time: ODT, DIFFAMP, ODT, DIFFAMP\r
- switch (speed) {\r
- // HSD#234715\r
- case 0: tempD = ((0x06<<16)|(0x07<<8)); break; // 800\r
- case 1: tempD = ((0x07<<16)|(0x08<<8)); break; // 1066\r
- case 2: tempD = ((0x09<<16)|(0x0A<<8)); break; // 1333\r
- case 3: tempD = ((0x0A<<16)|(0x0B<<8)); break; // 1600\r
- }\r
- isbM32m(DDRPHY, (B0ONDURCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), tempD, ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT13|BIT12|BIT11|BIT10|BIT9|BIT8))); // On Duration: ODT, DIFFAMP\r
- isbM32m(DDRPHY, (B1ONDURCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), tempD, ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT13|BIT12|BIT11|BIT10|BIT9|BIT8))); // On Duration: ODT, DIFFAMP\r
-\r
- switch (mrc_params->rd_odt_value) {\r
- case 0: tempD = ((0x3F<<16)|(0x3f<<10)); break; // override DIFFAMP=on, ODT=off\r
- default: tempD = ((0x3F<<16)|(0x2A<<10)); break; // override DIFFAMP=on, ODT=on\r
- }\r
- isbM32m(DDRPHY, (B0OVRCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), tempD, ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12|BIT11|BIT10))); // Override: DIFFAMP, ODT\r
- isbM32m(DDRPHY, (B1OVRCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), tempD, ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12|BIT11|BIT10))); // Override: DIFFAMP, ODT\r
-\r
- // DLL Setup\r
- // 1xCLK Domain Timings: tEDP,RCVEN,WDQS (PO)\r
- isbM32m(DDRPHY, (B0LATCTL0 + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (((tCAS+7)<<16)|((tCAS-4)<<8)|((tCWL-2)<<0)), ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT4|BIT3|BIT2|BIT1|BIT0))); // 1xCLK: tEDP, RCVEN, WDQS\r
- isbM32m(DDRPHY, (B1LATCTL0 + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (((tCAS+7)<<16)|((tCAS-4)<<8)|((tCWL-2)<<0)), ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT4|BIT3|BIT2|BIT1|BIT0))); // 1xCLK: tEDP, RCVEN, WDQS\r
-\r
- // RCVEN Bypass (PO)\r
- isbM32m(DDRPHY, (B0RXIOBUFCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), ((0x0<<7)|(0x0<<0)), (BIT7|BIT0)); // AFE Bypass, RCVEN DIFFAMP\r
- isbM32m(DDRPHY, (B1RXIOBUFCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), ((0x0<<7)|(0x0<<0)), (BIT7|BIT0)); // AFE Bypass, RCVEN DIFFAMP\r
- // TX\r
- isbM32m(DDRPHY, (DQCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (BIT16), (BIT16)); // 0 means driving DQ during DQS-preamble\r
- isbM32m(DDRPHY, (B01PTRCTL1 + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (BIT8), (BIT8)); // WR_LVL mode disable\r
- // RX (PO)\r
- isbM32m(DDRPHY, (B0VREFCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), ((0x03<<2)|(0x0<<1)|(0x0<<0)), ((BIT7|BIT6|BIT5|BIT4|BIT3|BIT2)|BIT1|BIT0)); // Internal Vref Code, Enable#, Ext_or_Int (1=Ext)\r
- isbM32m(DDRPHY, (B1VREFCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), ((0x03<<2)|(0x0<<1)|(0x0<<0)), ((BIT7|BIT6|BIT5|BIT4|BIT3|BIT2)|BIT1|BIT0)); // Internal Vref Code, Enable#, Ext_or_Int (1=Ext)\r
- isbM32m(DDRPHY, (B0RXIOBUFCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (0), (BIT4)); // Per-Bit De-Skew Enable\r
- isbM32m(DDRPHY, (B1RXIOBUFCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (0), (BIT4)); // Per-Bit De-Skew Enable\r
- }\r
- // CLKEBB\r
- isbM32m(DDRPHY, (CMDOBSCKEBBCTL + (channel_i * DDRIOCCC_CH_OFFSET)), 0, (BIT23));\r
-\r
- // Enable tristate control of cmd/address bus\r
- isbM32m(DDRPHY, (CMDCFGREG0 + (channel_i * DDRIOCCC_CH_OFFSET)), 0, (BIT1|BIT0));\r
-\r
- // ODT RCOMP\r
- isbM32m(DDRPHY, (CMDRCOMPODT + (channel_i * DDRIOCCC_CH_OFFSET)), ((0x03<<5)|(0x03<<0)), ((BIT9|BIT8|BIT7|BIT6|BIT5)|(BIT4|BIT3|BIT2|BIT1|BIT0)));\r
-\r
- // CMDPM* registers must be programmed in this order...\r
- isbM32m(DDRPHY, (CMDPMDLYREG4 + (channel_i * DDRIOCCC_CH_OFFSET)), ((0xFFFFU<<16)|(0xFFFF<<0)), ((BIT31|BIT30|BIT29|BIT28|BIT27|BIT26|BIT25|BIT24|BIT23|BIT22|BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12|BIT11|BIT10|BIT9|BIT8|BIT7|BIT6|BIT5|BIT4|BIT3|BIT2|BIT1|BIT0))); // Turn On Delays: SFR (regulator), MPLL\r
- isbM32m(DDRPHY, (CMDPMDLYREG3 + (channel_i * DDRIOCCC_CH_OFFSET)), ((0xFU<<28)|(0xFFF<<16)|(0xF<<12)|(0x616<<0)), ((BIT31|BIT30|BIT29|BIT28)|(BIT27|BIT26|BIT25|BIT24|BIT23|BIT22|BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12)|(BIT11|BIT10|BIT9|BIT8|BIT7|BIT6|BIT5|BIT4|BIT3|BIT2|BIT1|BIT0))); // Delays: ASSERT_IOBUFACT_to_ALLON0_for_PM_MSG_3, VREG (MDLL) Turn On, ALLON0_to_DEASSERT_IOBUFACT_for_PM_MSG_gt0, MDLL Turn On\r
- isbM32m(DDRPHY, (CMDPMDLYREG2 + (channel_i * DDRIOCCC_CH_OFFSET)), ((0xFFU<<24)|(0xFF<<16)|(0xFF<<8)|(0xFF<<0)), ((BIT31|BIT30|BIT29|BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT23|BIT22|BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4|BIT3|BIT2|BIT1|BIT0))); // MPLL Divider Reset Delays\r
- isbM32m(DDRPHY, (CMDPMDLYREG1 + (channel_i * DDRIOCCC_CH_OFFSET)), ((0xFFU<<24)|(0xFF<<16)|(0xFF<<8)|(0xFF<<0)), ((BIT31|BIT30|BIT29|BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT23|BIT22|BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4|BIT3|BIT2|BIT1|BIT0))); // Turn Off Delays: VREG, Staggered MDLL, MDLL, PI\r
- isbM32m(DDRPHY, (CMDPMDLYREG0 + (channel_i * DDRIOCCC_CH_OFFSET)), ((0xFFU<<24)|(0xFF<<16)|(0xFF<<8)|(0xFF<<0)), ((BIT31|BIT30|BIT29|BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT23|BIT22|BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4|BIT3|BIT2|BIT1|BIT0))); // Turn On Delays: MPLL, Staggered MDLL, PI, IOBUFACT\r
- isbM32m(DDRPHY, (CMDPMCONFIG0 + (channel_i * DDRIOCCC_CH_OFFSET)), ((0x6<<8)|BIT6|(0x4<<0)), (BIT31|BIT30|BIT29|BIT28|BIT27|BIT26|BIT25|BIT24|BIT23|BIT22|BIT21|(BIT11|BIT10|BIT9|BIT8)|BIT6|(BIT3|BIT2|BIT1|BIT0))); // Allow PUnit signals\r
- isbM32m(DDRPHY, (CMDMDLLCTL + (channel_i * DDRIOCCC_CH_OFFSET)), ((0x3<<4)|(0x7<<0)), ((BIT6|BIT5|BIT4)|(BIT3|BIT2|BIT1|BIT0))); // DLL_VREG Bias Trim, VREF Tuning for DLL_VREG\r
- // CLK-CTL\r
- isbM32m(DDRPHY, (CCOBSCKEBBCTL + (channel_i * DDRIOCCC_CH_OFFSET)), 0, (BIT24)); // CLKEBB\r
- isbM32m(DDRPHY, (CCCFGREG0 + (channel_i * DDRIOCCC_CH_OFFSET)), ((0x0<<16)|(0x0<<12)|(0x0<<8)|(0xF<<4)|BIT0), ((BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12)|(BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4)|BIT0)); // Buffer Enable: CS,CKE,ODT,CLK\r
- isbM32m(DDRPHY, (CCRCOMPODT + (channel_i * DDRIOCCC_CH_OFFSET)), ((0x03<<8)|(0x03<<0)), ((BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT4|BIT3|BIT2|BIT1|BIT0))); // ODT RCOMP\r
- isbM32m(DDRPHY, (CCMDLLCTL + (channel_i * DDRIOCCC_CH_OFFSET)), ((0x3<<4)|(0x7<<0)), ((BIT6|BIT5|BIT4)|(BIT3|BIT2|BIT1|BIT0))); // DLL_VREG Bias Trim, VREF Tuning for DLL_VREG\r
-\r
- // COMP (RON channel specific)\r
- // - DQ/DQS/DM RON: 32 Ohm\r
- // - CTRL/CMD RON: 27 Ohm\r
- // - CLK RON: 26 Ohm\r
- isbM32m(DDRPHY, (DQVREFCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x08<<24)|(0x03<<16)), ((BIT29|BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT21|BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP Vref PU/PD\r
- isbM32m(DDRPHY, (CMDVREFCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x0C<<24)|(0x03<<16)), ((BIT29|BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT21|BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP Vref PU/PD\r
- isbM32m(DDRPHY, (CLKVREFCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x0F<<24)|(0x03<<16)), ((BIT29|BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT21|BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP Vref PU/PD\r
- isbM32m(DDRPHY, (DQSVREFCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x08<<24)|(0x03<<16)), ((BIT29|BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT21|BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP Vref PU/PD\r
- isbM32m(DDRPHY, (CTLVREFCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x0C<<24)|(0x03<<16)), ((BIT29|BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT21|BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP Vref PU/PD\r
-\r
- // DQS Swapped Input Enable\r
- isbM32m(DDRPHY, (COMPEN1CH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT19|BIT17), ((BIT31|BIT30)|BIT19|BIT17|(BIT15|BIT14)));\r
-\r
- // ODT VREF = 1.5 x 274/360+274 = 0.65V (code of ~50)\r
- isbM32m(DDRPHY, (DQVREFCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x32<<8)|(0x03<<0)), ((BIT13|BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT5|BIT4|BIT3|BIT2|BIT1|BIT0))); // ODT Vref PU/PD\r
- isbM32m(DDRPHY, (DQSVREFCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x32<<8)|(0x03<<0)), ((BIT13|BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT5|BIT4|BIT3|BIT2|BIT1|BIT0))); // ODT Vref PU/PD\r
- isbM32m(DDRPHY, (CLKVREFCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x0E<<8)|(0x05<<0)), ((BIT13|BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT5|BIT4|BIT3|BIT2|BIT1|BIT0))); // ODT Vref PU/PD\r
-\r
- // Slew rate settings are frequency specific, numbers below are for 800Mhz (speed == 0)\r
- // - DQ/DQS/DM/CLK SR: 4V/ns,\r
- // - CTRL/CMD SR: 1.5V/ns\r
- tempD = (0x0E<<16)|(0x0E<<12)|(0x08<<8)|(0x0B<<4)|(0x0B<<0);\r
- isbM32m(DDRPHY, (DLYSELCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (tempD), ((BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12)|(BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4)|(BIT3|BIT2|BIT1|BIT0))); // DCOMP Delay Select: CTL,CMD,CLK,DQS,DQ\r
- isbM32m(DDRPHY, (TCOVREFCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x05<<16)|(0x05<<8)|(0x05<<0)), ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT13|BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT5|BIT4|BIT3|BIT2|BIT1|BIT0))); // TCO Vref CLK,DQS,DQ\r
- isbM32m(DDRPHY, (CCBUFODTCH0 + (channel_i * DDRCOMP_CH_OFFSET)), ((0x03<<8)|(0x03<<0)), ((BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT4|BIT3|BIT2|BIT1|BIT0))); // ODTCOMP CMD/CTL PU/PD\r
- isbM32m(DDRPHY, (COMPEN0CH0 + (channel_i * DDRCOMP_CH_OFFSET)), (0), ((BIT31|BIT30)|BIT8)); // COMP\r
-\r
- #ifdef BACKUP_COMPS\r
- // DQ COMP Overrides\r
- isbM32m(DDRPHY, (DQDRVPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0A<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PU\r
- isbM32m(DDRPHY, (DQDRVPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0A<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PD\r
- isbM32m(DDRPHY, (DQDLYPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x10<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PU\r
- isbM32m(DDRPHY, (DQDLYPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x10<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PD\r
- isbM32m(DDRPHY, (DQODTPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0B<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // ODTCOMP PU\r
- isbM32m(DDRPHY, (DQODTPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0B<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // ODTCOMP PD\r
- isbM32m(DDRPHY, (DQTCOPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31), (BIT31)); // TCOCOMP PU\r
- isbM32m(DDRPHY, (DQTCOPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31), (BIT31)); // TCOCOMP PD\r
- // DQS COMP Overrides\r
- isbM32m(DDRPHY, (DQSDRVPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0A<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PU\r
- isbM32m(DDRPHY, (DQSDRVPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0A<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PD\r
- isbM32m(DDRPHY, (DQSDLYPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x10<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PU\r
- isbM32m(DDRPHY, (DQSDLYPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x10<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PD\r
- isbM32m(DDRPHY, (DQSODTPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0B<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // ODTCOMP PU\r
- isbM32m(DDRPHY, (DQSODTPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0B<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // ODTCOMP PD\r
- isbM32m(DDRPHY, (DQSTCOPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31), (BIT31)); // TCOCOMP PU\r
- isbM32m(DDRPHY, (DQSTCOPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31), (BIT31)); // TCOCOMP PD\r
- // CLK COMP Overrides\r
- isbM32m(DDRPHY, (CLKDRVPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0C<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PU\r
- isbM32m(DDRPHY, (CLKDRVPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0C<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PD\r
- isbM32m(DDRPHY, (CLKDLYPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x07<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PU\r
- isbM32m(DDRPHY, (CLKDLYPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x07<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PD\r
- isbM32m(DDRPHY, (CLKODTPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0B<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // ODTCOMP PU\r
- isbM32m(DDRPHY, (CLKODTPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0B<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // ODTCOMP PD\r
- isbM32m(DDRPHY, (CLKTCOPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31), (BIT31)); // TCOCOMP PU\r
- isbM32m(DDRPHY, (CLKTCOPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31), (BIT31)); // TCOCOMP PD\r
- // CMD COMP Overrides\r
- isbM32m(DDRPHY, (CMDDRVPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0D<<16)), (BIT31|(BIT21|BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PU\r
- isbM32m(DDRPHY, (CMDDRVPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0D<<16)), (BIT31|(BIT21|BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PD\r
- isbM32m(DDRPHY, (CMDDLYPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0A<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PU\r
- isbM32m(DDRPHY, (CMDDLYPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0A<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PD\r
- // CTL COMP Overrides\r
- isbM32m(DDRPHY, (CTLDRVPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0D<<16)), (BIT31|(BIT21|BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PU\r
- isbM32m(DDRPHY, (CTLDRVPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0D<<16)), (BIT31|(BIT21|BIT20|BIT19|BIT18|BIT17|BIT16))); // RCOMP PD\r
- isbM32m(DDRPHY, (CTLDLYPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0A<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PU\r
- isbM32m(DDRPHY, (CTLDLYPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x0A<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // DCOMP PD\r
- #else\r
- // DQ TCOCOMP Overrides\r
- isbM32m(DDRPHY, (DQTCOPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x1F<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // TCOCOMP PU\r
- isbM32m(DDRPHY, (DQTCOPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x1F<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // TCOCOMP PD\r
- // DQS TCOCOMP Overrides\r
- isbM32m(DDRPHY, (DQSTCOPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x1F<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // TCOCOMP PU\r
- isbM32m(DDRPHY, (DQSTCOPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x1F<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // TCOCOMP PD\r
- // CLK TCOCOMP Overrides\r
- isbM32m(DDRPHY, (CLKTCOPUCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x1F<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // TCOCOMP PU\r
- isbM32m(DDRPHY, (CLKTCOPDCTLCH0 + (channel_i * DDRCOMP_CH_OFFSET)), (BIT31|(0x1F<<16)), (BIT31|(BIT20|BIT19|BIT18|BIT17|BIT16))); // TCOCOMP PD\r
- #endif // BACKUP_COMPS\r
- // program STATIC delays\r
- #ifdef BACKUP_WCMD\r
- set_wcmd(channel_i, ddr_wcmd[PLATFORM_ID]);\r
- #else\r
- set_wcmd(channel_i, ddr_wclk[PLATFORM_ID] + HALF_CLK);\r
- #endif // BACKUP_WCMD\r
- for (rank_i=0; rank_i<NUM_RANKS; rank_i++) {\r
- if (mrc_params->rank_enables & (1<<rank_i)) {\r
- set_wclk(channel_i, rank_i, ddr_wclk[PLATFORM_ID]);\r
- #ifdef BACKUP_WCTL\r
- set_wctl(channel_i, rank_i, ddr_wctl[PLATFORM_ID]);\r
- #else\r
- set_wctl(channel_i, rank_i, ddr_wclk[PLATFORM_ID] + HALF_CLK);\r
- #endif // BACKUP_WCTL\r
- }\r
- }\r
- }\r
- }\r
- // COMP (non channel specific)\r
- //isbM32m(DDRPHY, (), (), ());\r
- isbM32m(DDRPHY, (DQANADRVPUCTL), (BIT30), (BIT30)); // RCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (DQANADRVPDCTL), (BIT30), (BIT30)); // RCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (CMDANADRVPUCTL), (BIT30), (BIT30)); // RCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (CMDANADRVPDCTL), (BIT30), (BIT30)); // RCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (CLKANADRVPUCTL), (BIT30), (BIT30)); // RCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (CLKANADRVPDCTL), (BIT30), (BIT30)); // RCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (DQSANADRVPUCTL), (BIT30), (BIT30)); // RCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (DQSANADRVPDCTL), (BIT30), (BIT30)); // RCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (CTLANADRVPUCTL), (BIT30), (BIT30)); // RCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (CTLANADRVPDCTL), (BIT30), (BIT30)); // RCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (DQANAODTPUCTL), (BIT30), (BIT30)); // ODT: Dither PU Enable\r
- isbM32m(DDRPHY, (DQANAODTPDCTL), (BIT30), (BIT30)); // ODT: Dither PD Enable\r
- isbM32m(DDRPHY, (CLKANAODTPUCTL), (BIT30), (BIT30)); // ODT: Dither PU Enable\r
- isbM32m(DDRPHY, (CLKANAODTPDCTL), (BIT30), (BIT30)); // ODT: Dither PD Enable\r
- isbM32m(DDRPHY, (DQSANAODTPUCTL), (BIT30), (BIT30)); // ODT: Dither PU Enable\r
- isbM32m(DDRPHY, (DQSANAODTPDCTL), (BIT30), (BIT30)); // ODT: Dither PD Enable\r
- isbM32m(DDRPHY, (DQANADLYPUCTL), (BIT30), (BIT30)); // DCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (DQANADLYPDCTL), (BIT30), (BIT30)); // DCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (CMDANADLYPUCTL), (BIT30), (BIT30)); // DCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (CMDANADLYPDCTL), (BIT30), (BIT30)); // DCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (CLKANADLYPUCTL), (BIT30), (BIT30)); // DCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (CLKANADLYPDCTL), (BIT30), (BIT30)); // DCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (DQSANADLYPUCTL), (BIT30), (BIT30)); // DCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (DQSANADLYPDCTL), (BIT30), (BIT30)); // DCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (CTLANADLYPUCTL), (BIT30), (BIT30)); // DCOMP: Dither PU Enable\r
- isbM32m(DDRPHY, (CTLANADLYPDCTL), (BIT30), (BIT30)); // DCOMP: Dither PD Enable\r
- isbM32m(DDRPHY, (DQANATCOPUCTL), (BIT30), (BIT30)); // TCO: Dither PU Enable\r
- isbM32m(DDRPHY, (DQANATCOPDCTL), (BIT30), (BIT30)); // TCO: Dither PD Enable\r
- isbM32m(DDRPHY, (CLKANATCOPUCTL), (BIT30), (BIT30)); // TCO: Dither PU Enable\r
- isbM32m(DDRPHY, (CLKANATCOPDCTL), (BIT30), (BIT30)); // TCO: Dither PD Enable\r
- isbM32m(DDRPHY, (DQSANATCOPUCTL), (BIT30), (BIT30)); // TCO: Dither PU Enable\r
- isbM32m(DDRPHY, (DQSANATCOPDCTL), (BIT30), (BIT30)); // TCO: Dither PD Enable\r
- isbM32m(DDRPHY, (TCOCNTCTRL), (0x1<<0), (BIT1|BIT0)); // TCOCOMP: Pulse Count\r
- isbM32m(DDRPHY, (CHNLBUFSTATIC), ((0x03<<24)|(0x03<<16)), ((BIT28|BIT27|BIT26|BIT25|BIT24)|(BIT20|BIT19|BIT18|BIT17|BIT16))); // ODT: CMD/CTL PD/PU\r
- isbM32m(DDRPHY, (MSCNTR), (0x64<<0), (BIT7|BIT6|BIT5|BIT4|BIT3|BIT2|BIT1|BIT0)); // Set 1us counter\r
- isbM32m(DDRPHY, (LATCH1CTL), (0x1<<28), (BIT30|BIT29|BIT28)); // ???\r
-\r
- // Release PHY from reset\r
- isbM32m(DDRPHY, MASTERRSTN, BIT0, BIT0); // PHYRSTN=1\r
-\r
- // STEP1:\r
- post_code(0x03, 0x11);\r
- for (channel_i=0; channel_i<NUM_CHANNELS; channel_i++) {\r
- if (mrc_params->channel_enables & (1<<channel_i)) {\r
- // DQ01-DQ23\r
- for (bl_grp_i=0; bl_grp_i<((NUM_BYTE_LANES/bl_divisor)/2); bl_grp_i++) {\r
- isbM32m(DDRPHY, (DQMDLLCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (BIT13), (BIT13)); // Enable VREG\r
- delay_n(3);\r
- }\r
- // ECC\r
- isbM32m(DDRPHY, (ECCMDLLCTL), (BIT13), (BIT13)); // Enable VREG\r
- delay_n(3);\r
- // CMD\r
- isbM32m(DDRPHY, (CMDMDLLCTL + (channel_i * DDRIOCCC_CH_OFFSET)), (BIT13), (BIT13)); // Enable VREG\r
- delay_n(3);\r
- // CLK-CTL\r
- isbM32m(DDRPHY, (CCMDLLCTL + (channel_i * DDRIOCCC_CH_OFFSET)), (BIT13), (BIT13)); // Enable VREG\r
- delay_n(3);\r
- }\r
- }\r
-\r
- // STEP2:\r
- post_code(0x03, 0x12);\r
- delay_n(200);\r
- for (channel_i=0; channel_i<NUM_CHANNELS; channel_i++) {\r
- if (mrc_params->channel_enables & (1<<channel_i)) {\r
- // DQ01-DQ23\r
- for (bl_grp_i=0; bl_grp_i<((NUM_BYTE_LANES/bl_divisor)/2); bl_grp_i++) {\r
- isbM32m(DDRPHY, (DQMDLLCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (BIT17), (BIT17)); // Enable MCDLL\r
- delay_n(50);\r
- }\r
- // ECC\r
- isbM32m(DDRPHY, (ECCMDLLCTL), (BIT17), (BIT17)); // Enable MCDLL\r
- delay_n(50);\r
- // CMD\r
- isbM32m(DDRPHY, (CMDMDLLCTL + (channel_i * DDRIOCCC_CH_OFFSET)), (BIT18), (BIT18)); // Enable MCDLL\r
- delay_n(50);\r
- // CLK-CTL\r
- isbM32m(DDRPHY, (CCMDLLCTL + (channel_i * DDRIOCCC_CH_OFFSET)), (BIT18), (BIT18)); // Enable MCDLL\r
- delay_n(50);\r
- }\r
- }\r
-\r
- // STEP3:\r
- post_code(0x03, 0x13);\r
- delay_n(100);\r
- for (channel_i=0; channel_i<NUM_CHANNELS; channel_i++) {\r
- if (mrc_params->channel_enables & (1<<channel_i)) {\r
- // DQ01-DQ23\r
- for (bl_grp_i=0; bl_grp_i<((NUM_BYTE_LANES/bl_divisor)/2); bl_grp_i++) {\r
-#ifdef FORCE_16BIT_DDRIO\r
- tempD = ((bl_grp_i) && (mrc_params->channel_width == x16)) ? ((0x1<<12)|(0x1<<8)|(0xF<<4)|(0xF<<0)) : ((0xF<<12)|(0xF<<8)|(0xF<<4)|(0xF<<0));\r
-#else\r
- tempD = ((0xF<<12)|(0xF<<8)|(0xF<<4)|(0xF<<0));\r
-#endif\r
- isbM32m(DDRPHY, (DQDLLTXCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (tempD), ((BIT15|BIT14|BIT13|BIT12)|(BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4)|(BIT3|BIT2|BIT1|BIT0))); // Enable TXDLL\r
- delay_n(3);\r
- isbM32m(DDRPHY, (DQDLLRXCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (BIT3|BIT2|BIT1|BIT0), (BIT3|BIT2|BIT1|BIT0)); // Enable RXDLL\r
- delay_n(3);\r
- isbM32m(DDRPHY, (B0OVRCTL + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (BIT3|BIT2|BIT1|BIT0), (BIT3|BIT2|BIT1|BIT0)); // Enable RXDLL Overrides BL0\r
- }\r
-\r
- // ECC\r
- tempD = ((0xF<<12)|(0xF<<8)|(0xF<<4)|(0xF<<0));\r
- isbM32m(DDRPHY, (ECCDLLTXCTL), (tempD), ((BIT15|BIT14|BIT13|BIT12)|(BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4)|(BIT3|BIT2|BIT1|BIT0))); // Enable TXDLL\r
- delay_n(3);\r
-\r
- // CMD (PO)\r
- isbM32m(DDRPHY, (CMDDLLTXCTL + (channel_i * DDRIOCCC_CH_OFFSET)), ((0xF<<12)|(0xF<<8)|(0xF<<4)|(0xF<<0)), ((BIT15|BIT14|BIT13|BIT12)|(BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4)|(BIT3|BIT2|BIT1|BIT0))); // Enable TXDLL\r
- delay_n(3);\r
- }\r
- }\r
-\r
-\r
- // STEP4:\r
- post_code(0x03, 0x14);\r
- for (channel_i=0; channel_i<NUM_CHANNELS; channel_i++) {\r
- if (mrc_params->channel_enables & (1<<channel_i)) {\r
- // Host To Memory Clock Alignment (HMC) for 800/1066\r
- for (bl_grp_i=0; bl_grp_i<((NUM_BYTE_LANES/bl_divisor)/2); bl_grp_i++) {\r
- isbM32m(DDRPHY, (DQCLKALIGNREG2 + (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), ((bl_grp_i)?(0x3):(0x1)), (BIT3|BIT2|BIT1|BIT0)); // CLK_ALIGN_MOD_ID\r
- }\r
- isbM32m(DDRPHY, (ECCCLKALIGNREG2 + (channel_i * DDRIODQ_CH_OFFSET)), 0x2, (BIT3|BIT2|BIT1|BIT0)); // CLK_ALIGN_MOD_ID\r
- isbM32m(DDRPHY, (CMDCLKALIGNREG2 + (channel_i * DDRIODQ_CH_OFFSET)), 0x0, (BIT3|BIT2|BIT1|BIT0)); // CLK_ALIGN_MOD_ID\r
- isbM32m(DDRPHY, (CCCLKALIGNREG2 + (channel_i * DDRIODQ_CH_OFFSET)), 0x2, (BIT3|BIT2|BIT1|BIT0)); // CLK_ALIGN_MOD_ID\r
- isbM32m(DDRPHY, (CMDCLKALIGNREG0 + (channel_i * DDRIOCCC_CH_OFFSET)), (0x2<<4), (BIT5|BIT4)); // CLK_ALIGN_MODE\r
- isbM32m(DDRPHY, (CMDCLKALIGNREG1 + (channel_i * DDRIOCCC_CH_OFFSET)), ((0x18<<16)|(0x10<<8)|(0x8<<2)|(0x1<<0)), ((BIT22|BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT14|BIT13|BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4|BIT3|BIT2)|(BIT1|BIT0))); // NUM_SAMPLES, MAX_SAMPLES, MACRO_PI_STEP, MICRO_PI_STEP\r
- isbM32m(DDRPHY, (CMDCLKALIGNREG2 + (channel_i * DDRIOCCC_CH_OFFSET)), ((0x10<<16)|(0x4<<8)|(0x2<<4)), ((BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4))); // ???, TOTAL_NUM_MODULES, FIRST_U_PARTITION\r
- #ifdef HMC_TEST\r
- isbM32m(DDRPHY, (CMDCLKALIGNREG0 + (channel_i * DDRIOCCC_CH_OFFSET)), BIT24, BIT24); // START_CLK_ALIGN=1\r
- while (isbR32m(DDRPHY, (CMDCLKALIGNREG0 + (channel_i * DDRIOCCC_CH_OFFSET))) & BIT24); // wait for START_CLK_ALIGN=0\r
- #endif // HMC_TEST\r
-\r
- // Set RD/WR Pointer Seperation & COUNTEN & FIFOPTREN\r
- isbM32m(DDRPHY, (CMDPTRREG + (channel_i * DDRIOCCC_CH_OFFSET)), BIT0, BIT0); // WRPTRENABLE=1\r
-\r
-\r
-#ifdef SIM\r
- // comp is not working on simulator\r
-#else\r
- // COMP initial\r
- isbM32m(DDRPHY, (COMPEN0CH0 + (channel_i * DDRCOMP_CH_OFFSET)), BIT5, BIT5); // enable bypass for CLK buffer (PO)\r
- isbM32m(DDRPHY, (CMPCTRL), (BIT0), (BIT0)); // Initial COMP Enable\r
- while (isbR32m(DDRPHY, (CMPCTRL)) & BIT0); // wait for Initial COMP Enable = 0\r
- isbM32m(DDRPHY, (COMPEN0CH0 + (channel_i * DDRCOMP_CH_OFFSET)), ~BIT5, BIT5); // disable bypass for CLK buffer (PO)\r
-#endif\r
-\r
- // IOBUFACT\r
- // STEP4a\r
- isbM32m(DDRPHY, (CMDCFGREG0 + (channel_i * DDRIOCCC_CH_OFFSET)), BIT2, BIT2); // IOBUFACTRST_N=1\r
-\r
- // DDRPHY initialisation complete\r
- isbM32m(DDRPHY, (CMDPMCONFIG0 + (channel_i * DDRIOCCC_CH_OFFSET)), BIT20, BIT20); // SPID_INIT_COMPLETE=1\r
- }\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// jedec_init (aka PerformJedecInit):\r
-// This function performs JEDEC initialisation on all enabled channels.\r
-static void jedec_init(\r
- MRCParams_t *mrc_params,\r
- uint32_t silent)\r
-{\r
- uint8_t TWR, WL, Rank;\r
- uint32_t TCK;\r
-\r
- RegDTR0 DTR0reg;\r
-\r
- DramInitDDR3MRS0 mrs0Command;\r
- DramInitDDR3EMR1 emrs1Command;\r
- DramInitDDR3EMR2 emrs2Command;\r
- DramInitDDR3EMR3 emrs3Command;\r
-\r
- ENTERFN();\r
-\r
- // jedec_init starts\r
- if (!silent)\r
- {\r
- post_code(0x04, 0x00);\r
- }\r
-\r
- // Assert RESET# for 200us\r
- isbM32m(DDRPHY, CCDDR3RESETCTL, BIT1, (BIT8|BIT1)); // DDR3_RESET_SET=0, DDR3_RESET_RESET=1\r
-#ifdef QUICKSIM\r
- // Don't waste time during simulation\r
- delay_u(2);\r
-#else\r
- delay_u(200);\r
-#endif\r
- isbM32m(DDRPHY, CCDDR3RESETCTL, BIT8, (BIT8|BIT1)); // DDR3_RESET_SET=1, DDR3_RESET_RESET=0\r
-\r
- DTR0reg.raw = isbR32m(MCU, DTR0);\r
-\r
- // Set CKEVAL for populated ranks\r
- // then send NOP to each rank (#4550197)\r
- {\r
- uint32_t DRPbuffer;\r
- uint32_t DRMCbuffer;\r
-\r
- DRPbuffer = isbR32m(MCU, DRP);\r
- DRPbuffer &= 0x3;\r
- DRMCbuffer = isbR32m(MCU, DRMC);\r
- DRMCbuffer &= 0xFFFFFFFC;\r
- DRMCbuffer |= (BIT4 | DRPbuffer);\r
-\r
- isbW32m(MCU, DRMC, DRMCbuffer);\r
-\r
- for (Rank = 0; Rank < NUM_RANKS; Rank++)\r
- {\r
- // Skip to next populated rank\r
- if ((mrc_params->rank_enables & (1 << Rank)) == 0)\r
- {\r
- continue;\r
- }\r
-\r
- dram_init_command(DCMD_NOP(Rank));\r
- }\r
-\r
- isbW32m(MCU, DRMC, DRMC_DEFAULT);\r
- }\r
-\r
- // setup for emrs 2\r
- // BIT[15:11] --> Always "0"\r
- // BIT[10:09] --> Rtt_WR: want "Dynamic ODT Off" (0)\r
- // BIT[08] --> Always "0"\r
- // BIT[07] --> SRT: use sr_temp_range\r
- // BIT[06] --> ASR: want "Manual SR Reference" (0)\r
- // BIT[05:03] --> CWL: use oem_tCWL\r
- // BIT[02:00] --> PASR: want "Full Array" (0)\r
- emrs2Command.raw = 0;\r
- emrs2Command.field.bankAddress = 2;\r
-\r
- WL = 5 + mrc_params->ddr_speed;\r
- emrs2Command.field.CWL = WL - 5;\r
- emrs2Command.field.SRT = mrc_params->sr_temp_range;\r
-\r
- // setup for emrs 3\r
- // BIT[15:03] --> Always "0"\r
- // BIT[02] --> MPR: want "Normal Operation" (0)\r
- // BIT[01:00] --> MPR_Loc: want "Predefined Pattern" (0)\r
- emrs3Command.raw = 0;\r
- emrs3Command.field.bankAddress = 3;\r
-\r
- // setup for emrs 1\r
- // BIT[15:13] --> Always "0"\r
- // BIT[12:12] --> Qoff: want "Output Buffer Enabled" (0)\r
- // BIT[11:11] --> TDQS: want "Disabled" (0)\r
- // BIT[10:10] --> Always "0"\r
- // BIT[09,06,02] --> Rtt_nom: use rtt_nom_value\r
- // BIT[08] --> Always "0"\r
- // BIT[07] --> WR_LVL: want "Disabled" (0)\r
- // BIT[05,01] --> DIC: use ron_value\r
- // BIT[04:03] --> AL: additive latency want "0" (0)\r
- // BIT[00] --> DLL: want "Enable" (0)\r
- //\r
- // (BIT5|BIT1) set Ron value\r
- // 00 --> RZQ/6 (40ohm)\r
- // 01 --> RZQ/7 (34ohm)\r
- // 1* --> RESERVED\r
- //\r
- // (BIT9|BIT6|BIT2) set Rtt_nom value\r
- // 000 --> Disabled\r
- // 001 --> RZQ/4 ( 60ohm)\r
- // 010 --> RZQ/2 (120ohm)\r
- // 011 --> RZQ/6 ( 40ohm)\r
- // 1** --> RESERVED\r
- emrs1Command.raw = 0;\r
- emrs1Command.field.bankAddress = 1;\r
- emrs1Command.field.dllEnabled = 0; // 0 = Enable , 1 = Disable\r
-\r
- if (mrc_params->ron_value == 0)\r
- {\r
- emrs1Command.field.DIC0 = DDR3_EMRS1_DIC_34;\r
- }\r
- else\r
- {\r
- emrs1Command.field.DIC0 = DDR3_EMRS1_DIC_40;\r
- }\r
-\r
-\r
- if (mrc_params->rtt_nom_value == 0)\r
- {\r
- emrs1Command.raw |= (DDR3_EMRS1_RTTNOM_40 << 6);\r
- }\r
- else if (mrc_params->rtt_nom_value == 1)\r
- {\r
- emrs1Command.raw |= (DDR3_EMRS1_RTTNOM_60 << 6);\r
- }\r
- else if (mrc_params->rtt_nom_value == 2)\r
- {\r
- emrs1Command.raw |= (DDR3_EMRS1_RTTNOM_120 << 6);\r
- }\r
-\r
- // save MRS1 value (excluding control fields)\r
- mrc_params->mrs1 = emrs1Command.raw >> 6;\r
-\r
- // setup for mrs 0\r
- // BIT[15:13] --> Always "0"\r
- // BIT[12] --> PPD: for Quark (1)\r
- // BIT[11:09] --> WR: use oem_tWR\r
- // BIT[08] --> DLL: want "Reset" (1, self clearing)\r
- // BIT[07] --> MODE: want "Normal" (0)\r
- // BIT[06:04,02] --> CL: use oem_tCAS\r
- // BIT[03] --> RD_BURST_TYPE: want "Interleave" (1)\r
- // BIT[01:00] --> BL: want "8 Fixed" (0)\r
- // WR:\r
- // 0 --> 16\r
- // 1 --> 5\r
- // 2 --> 6\r
- // 3 --> 7\r
- // 4 --> 8\r
- // 5 --> 10\r
- // 6 --> 12\r
- // 7 --> 14\r
- // CL:\r
- // BIT[02:02] "0" if oem_tCAS <= 11 (1866?)\r
- // BIT[06:04] use oem_tCAS-4\r
- mrs0Command.raw = 0;\r
- mrs0Command.field.bankAddress = 0;\r
- mrs0Command.field.dllReset = 1;\r
- mrs0Command.field.BL = 0;\r
- mrs0Command.field.PPD = 1;\r
- mrs0Command.field.casLatency = DTR0reg.field.tCL + 1;\r
-\r
- TCK = tCK[mrc_params->ddr_speed];\r
- TWR = MCEIL(15000, TCK); // Per JEDEC: tWR=15000ps DDR2/3 from 800-1600\r
- mrs0Command.field.writeRecovery = TWR - 4;\r
-\r
- for (Rank = 0; Rank < NUM_RANKS; Rank++)\r
- {\r
- // Skip to next populated rank\r
- if ((mrc_params->rank_enables & (1 << Rank)) == 0)\r
- {\r
- continue;\r
- }\r
-\r
- emrs2Command.field.rankSelect = Rank;\r
- dram_init_command(emrs2Command.raw);\r
-\r
- emrs3Command.field.rankSelect = Rank;\r
- dram_init_command(emrs3Command.raw);\r
-\r
- emrs1Command.field.rankSelect = Rank;\r
- dram_init_command(emrs1Command.raw);\r
-\r
- mrs0Command.field.rankSelect = Rank;\r
- dram_init_command(mrs0Command.raw);\r
-\r
- dram_init_command(DCMD_ZQCL(Rank));\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// rcvn_cal:\r
-// POST_CODE[major] == 0x05\r
-//\r
-// This function will perform our RCVEN Calibration Algorithm.\r
-// We will only use the 2xCLK domain timings to perform RCVEN Calibration.\r
-// All byte lanes will be calibrated "simultaneously" per channel per rank.\r
-static void rcvn_cal(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint8_t channel_i; // channel counter\r
- uint8_t rank_i; // rank counter\r
- uint8_t bl_i; // byte lane counter\r
- uint8_t bl_divisor = (mrc_params->channel_width == x16) ? 2 : 1; // byte lane divisor\r
-\r
-#ifdef R2R_SHARING\r
- uint32_t final_delay[NUM_CHANNELS][NUM_BYTE_LANES]; // used to find placement for rank2rank sharing configs\r
-#ifndef BACKUP_RCVN\r
- uint32_t num_ranks_enabled = 0; // used to find placement for rank2rank sharing configs\r
-#endif // BACKUP_RCVN\r
-#endif // R2R_SHARING\r
-\r
-#ifdef BACKUP_RCVN\r
-#else\r
- uint32_t tempD; // temporary DWORD\r
- uint32_t delay[NUM_BYTE_LANES]; // absolute PI value to be programmed on the byte lane\r
- RegDTR1 dtr1;\r
- RegDTR1 dtr1save;\r
-#endif // BACKUP_RCVN\r
- ENTERFN();\r
-\r
- // rcvn_cal starts\r
- post_code(0x05, 0x00);\r
-\r
-#ifndef BACKUP_RCVN\r
- // need separate burst to sample DQS preamble\r
- dtr1.raw = dtr1save.raw = isbR32m(MCU, DTR1);\r
- dtr1.field.tCCD = 1;\r
- isbW32m(MCU, DTR1, dtr1.raw);\r
-#endif\r
-\r
-#ifdef R2R_SHARING\r
- // need to set "final_delay[][]" elements to "0"\r
- memset((void *) (final_delay), 0x00, (size_t) sizeof(final_delay));\r
-#endif // R2R_SHARING\r
-\r
- // loop through each enabled channel\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- // perform RCVEN Calibration on a per rank basis\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
- // POST_CODE here indicates the current channel and rank being calibrated\r
- post_code(0x05, (0x10 + ((channel_i << 4) | rank_i)));\r
-\r
-#ifdef BACKUP_RCVN\r
- // set hard-coded timing values\r
- for (bl_i=0; bl_i<(NUM_BYTE_LANES/bl_divisor); bl_i++)\r
- {\r
- set_rcvn(channel_i, rank_i, bl_i, ddr_rcvn[PLATFORM_ID]);\r
- }\r
-#else\r
- // enable FIFORST\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i += 2)\r
- {\r
- isbM32m(DDRPHY, (B01PTRCTL1 + ((bl_i >> 1) * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), 0,\r
- BIT8); // 0 is enabled\r
- } // bl_i loop\r
- // initialise the starting delay to 128 PI (tCAS +1 CLK)\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
-#ifdef SIM\r
- // Original value was late at the end of DQS sequence\r
- delay[bl_i] = 3 * FULL_CLK;\r
-#else\r
- delay[bl_i] = (4 + 1) * FULL_CLK; // 1x CLK domain timing is tCAS-4\r
-#endif\r
-\r
- set_rcvn(channel_i, rank_i, bl_i, delay[bl_i]);\r
- } // bl_i loop\r
-\r
- // now find the rising edge\r
- find_rising_edge(mrc_params, delay, channel_i, rank_i, true);\r
- // Now increase delay by 32 PI (1/4 CLK) to place in center of high pulse.\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- delay[bl_i] += QRTR_CLK;\r
- set_rcvn(channel_i, rank_i, bl_i, delay[bl_i]);\r
- } // bl_i loop\r
- // Now decrement delay by 128 PI (1 CLK) until we sample a "0"\r
- do\r
- {\r
-\r
- tempD = sample_dqs(mrc_params, channel_i, rank_i, true);\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- if (tempD & (1 << bl_i))\r
- {\r
- if (delay[bl_i] >= FULL_CLK)\r
- {\r
- delay[bl_i] -= FULL_CLK;\r
- set_rcvn(channel_i, rank_i, bl_i, delay[bl_i]);\r
- }\r
- else\r
- {\r
- // not enough delay\r
- training_message(channel_i, rank_i, bl_i);\r
- post_code(0xEE, 0x50);\r
- }\r
- }\r
- } // bl_i loop\r
- } while (tempD & 0xFF);\r
-\r
-#ifdef R2R_SHARING\r
- // increment "num_ranks_enabled"\r
- num_ranks_enabled++;\r
- // Finally increment delay by 32 PI (1/4 CLK) to place in center of preamble.\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- delay[bl_i] += QRTR_CLK;\r
- // add "delay[]" values to "final_delay[][]" for rolling average\r
- final_delay[channel_i][bl_i] += delay[bl_i];\r
- // set timing based on rolling average values\r
- set_rcvn(channel_i, rank_i, bl_i, ((final_delay[channel_i][bl_i]) / num_ranks_enabled));\r
- } // bl_i loop\r
-#else\r
- // Finally increment delay by 32 PI (1/4 CLK) to place in center of preamble.\r
- for (bl_i=0; bl_i<(NUM_BYTE_LANES/bl_divisor); bl_i++)\r
- {\r
- delay[bl_i] += QRTR_CLK;\r
- set_rcvn(channel_i, rank_i, bl_i, delay[bl_i]);\r
- } // bl_i loop\r
-\r
-#endif // R2R_SHARING\r
-\r
- // disable FIFORST\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i += 2)\r
- {\r
- isbM32m(DDRPHY, (B01PTRCTL1 + ((bl_i >> 1) * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), BIT8,\r
- BIT8); // 1 is disabled\r
- } // bl_i loop\r
-\r
-#endif // BACKUP_RCVN\r
-\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-\r
-#ifndef BACKUP_RCVN\r
- // restore original\r
- isbW32m(MCU, DTR1, dtr1save.raw);\r
-#endif\r
-\r
-#ifdef MRC_SV\r
- if (mrc_params->tune_rcvn)\r
- {\r
- uint32_t rcven, val;\r
- uint32_t rdcmd2rcven;\r
-\r
- /*\r
- Formulas for RDCMD2DATAVALID & DIFFAMP dynamic timings\r
-\r
- 1. Set after RCVEN training\r
-\r
- //Tune RDCMD2DATAVALID\r
-\r
- x80/x84[21:16]\r
- MAX OF 2 RANKS : round up (rdcmd2rcven (rcven 1x) + 2x x 2 + PI/128) + 5\r
-\r
- //rdcmd2rcven x80/84[12:8]\r
- //rcven 2x x70[23:20] & [11:8]\r
-\r
- //Tune DIFFAMP Timings\r
-\r
- //diffampen launch x88[20:16] & [4:0] -- B01LATCTL1\r
- MIN OF 2 RANKS : round down (rcven 1x + 2x x 2 + PI/128) - 1\r
-\r
- //diffampen length x8C/x90 [13:8] -- B0ONDURCTL B1ONDURCTL\r
- MAX OF 2 RANKS : roundup (rcven 1x + 2x x 2 + PI/128) + 5\r
-\r
-\r
- 2. need to do a fiforst after settings these values\r
- */\r
-\r
- DPF(D_INFO, "BEFORE\n");\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B0LATCTL0));\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B01LATCTL1));\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B0ONDURCTL));\r
-\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B1LATCTL0));\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B1ONDURCTL));\r
-\r
- rcven = get_rcvn(0, 0, 0) / 128;\r
- rdcmd2rcven = (isbR32m(DDRPHY, B0LATCTL0) >> 8) & 0x1F;\r
- val = rdcmd2rcven + rcven + 6;\r
- isbM32m(DDRPHY, B0LATCTL0, val << 16, (BIT21|BIT20|BIT19|BIT18|BIT17|BIT16));\r
-\r
- val = rdcmd2rcven + rcven - 1;\r
- isbM32m(DDRPHY, B01LATCTL1, val << 0, (BIT4|BIT3|BIT2|BIT1|BIT0));\r
-\r
- val = rdcmd2rcven + rcven + 5;\r
- isbM32m(DDRPHY, B0ONDURCTL, val << 8, (BIT13|BIT12|BIT11|BIT10|BIT9|BIT8));\r
-\r
- rcven = get_rcvn(0, 0, 1) / 128;\r
- rdcmd2rcven = (isbR32m(DDRPHY, B1LATCTL0) >> 8) & 0x1F;\r
- val = rdcmd2rcven + rcven + 6;\r
- isbM32m(DDRPHY, B1LATCTL0, val << 16, (BIT21|BIT20|BIT19|BIT18|BIT17|BIT16));\r
-\r
- val = rdcmd2rcven + rcven - 1;\r
- isbM32m(DDRPHY, B01LATCTL1, val << 16, (BIT20|BIT19|BIT18|BIT17|BIT16));\r
-\r
- val = rdcmd2rcven + rcven + 5;\r
- isbM32m(DDRPHY, B1ONDURCTL, val << 8, (BIT13|BIT12|BIT11|BIT10|BIT9|BIT8));\r
-\r
- DPF(D_INFO, "AFTER\n");\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B0LATCTL0));\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B01LATCTL1));\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B0ONDURCTL));\r
-\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B1LATCTL0));\r
- DPF(D_INFO, "### %x\n", isbR32m(DDRPHY, B1ONDURCTL));\r
-\r
- DPF(D_INFO, "\nPress a key\n");\r
- mgetc();\r
-\r
- // fifo reset\r
- isbM32m(DDRPHY, B01PTRCTL1, 0, BIT8); // 0 is enabled\r
- delay_n(3);\r
- isbM32m(DDRPHY, B01PTRCTL1, BIT8, BIT8); // 1 is disabled\r
- }\r
-#endif\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// Check memory executing write/read/verify of many data patterns\r
-// at the specified address. Bits in the result indicate failure\r
-// on specific byte lane.\r
-static uint32_t check_bls_ex(\r
- MRCParams_t *mrc_params,\r
- uint32_t address)\r
-{\r
- uint32_t result;\r
- uint8_t first_run = 0;\r
-\r
- if (mrc_params->hte_setup)\r
- {\r
- mrc_params->hte_setup = 0;\r
-\r
- first_run = 1;\r
- select_hte(mrc_params);\r
- }\r
-\r
- result = WriteStressBitLanesHTE(mrc_params, address, first_run);\r
-\r
- DPF(D_TRN, "check_bls_ex result is %x\n", result);\r
- return result;\r
-}\r
-\r
-// Check memory executing simple write/read/verify at\r
-// the specified address. Bits in the result indicate failure\r
-// on specific byte lane.\r
-static uint32_t check_rw_coarse(\r
- MRCParams_t *mrc_params,\r
- uint32_t address)\r
-{\r
- uint32_t result = 0;\r
- uint8_t first_run = 0;\r
-\r
- if (mrc_params->hte_setup)\r
- {\r
- mrc_params->hte_setup = 0;\r
-\r
- first_run = 1;\r
- select_hte(mrc_params);\r
- }\r
-\r
- result = BasicWriteReadHTE(mrc_params, address, first_run, WRITE_TRAIN);\r
-\r
- DPF(D_TRN, "check_rw_coarse result is %x\n", result);\r
- return result;\r
-}\r
-\r
-// wr_level:\r
-// POST_CODE[major] == 0x06\r
-//\r
-// This function will perform the Write Levelling algorithm (align WCLK and WDQS).\r
-// This algorithm will act on each rank in each channel separately.\r
-static void wr_level(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint8_t channel_i; // channel counter\r
- uint8_t rank_i; // rank counter\r
- uint8_t bl_i; // byte lane counter\r
- uint8_t bl_divisor = (mrc_params->channel_width == x16) ? 2 : 1; // byte lane divisor\r
-\r
-#ifdef R2R_SHARING\r
- uint32_t final_delay[NUM_CHANNELS][NUM_BYTE_LANES]; // used to find placement for rank2rank sharing configs\r
-#ifndef BACKUP_WDQS\r
- uint32_t num_ranks_enabled = 0; // used to find placement for rank2rank sharing configs\r
-#endif // BACKUP_WDQS\r
-#endif // R2R_SHARING\r
-\r
-#ifdef BACKUP_WDQS\r
-#else\r
- bool all_edges_found; // determines stop condition for CRS_WR_LVL\r
- uint32_t delay[NUM_BYTE_LANES]; // absolute PI value to be programmed on the byte lane\r
- // static makes it so the data is loaded in the heap once by shadow(), where\r
- // non-static copies the data onto the stack every time this function is called.\r
-\r
- uint32_t address; // address to be checked during COARSE_WR_LVL\r
- RegDTR4 dtr4;\r
- RegDTR4 dtr4save;\r
-#endif // BACKUP_WDQS\r
-\r
- ENTERFN();\r
-\r
- // wr_level starts\r
- post_code(0x06, 0x00);\r
-\r
-#ifdef R2R_SHARING\r
- // need to set "final_delay[][]" elements to "0"\r
- memset((void *) (final_delay), 0x00, (size_t) sizeof(final_delay));\r
-#endif // R2R_SHARING\r
- // loop through each enabled channel\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- // perform WRITE LEVELING algorithm on a per rank basis\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
- // POST_CODE here indicates the current rank and channel being calibrated\r
- post_code(0x06, (0x10 + ((channel_i << 4) | rank_i)));\r
-\r
-#ifdef BACKUP_WDQS\r
- for (bl_i=0; bl_i<(NUM_BYTE_LANES/bl_divisor); bl_i++)\r
- {\r
- set_wdqs(channel_i, rank_i, bl_i, ddr_wdqs[PLATFORM_ID]);\r
- set_wdq(channel_i, rank_i, bl_i, (ddr_wdqs[PLATFORM_ID] - QRTR_CLK));\r
- }\r
-#else\r
-\r
- { // Begin product specific code\r
-\r
- // perform a single PRECHARGE_ALL command to make DRAM state machine go to IDLE state\r
- dram_init_command(DCMD_PREA(rank_i));\r
-\r
- // enable Write Levelling Mode (EMRS1 w/ Write Levelling Mode Enable)\r
- dram_init_command(DCMD_MRS1(rank_i,0x0082));\r
-\r
- // set ODT DRAM Full Time Termination disable in MCU\r
- dtr4.raw = dtr4save.raw = isbR32m(MCU, DTR4);\r
- dtr4.field.ODTDIS = 1;\r
- isbW32m(MCU, DTR4, dtr4.raw);\r
-\r
- for (bl_i = 0; bl_i < ((NUM_BYTE_LANES / bl_divisor) / 2); bl_i++)\r
- {\r
- isbM32m(DDRPHY, DQCTL + (DDRIODQ_BL_OFFSET * bl_i) + (DDRIODQ_CH_OFFSET * channel_i),\r
- (BIT28 | (0x1 << 8) | (0x1 << 6) | (0x1 << 4) | (0x1 << 2)),\r
- (BIT28 | (BIT9|BIT8) | (BIT7|BIT6) | (BIT5|BIT4) | (BIT3|BIT2))); // Enable Sandy Bridge Mode (WDQ Tri-State) & Ensure 5 WDQS pulses during Write Leveling\r
- }\r
-\r
- isbM32m(DDRPHY, CCDDR3RESETCTL + (DDRIOCCC_CH_OFFSET * channel_i), (BIT16), (BIT16)); // Write Leveling Mode enabled in IO\r
- } // End product specific code\r
- // Initialise the starting delay to WCLK\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- { // Begin product specific code\r
- // CLK0 --> RK0\r
- // CLK1 --> RK1\r
- delay[bl_i] = get_wclk(channel_i, rank_i);\r
- } // End product specific code\r
- set_wdqs(channel_i, rank_i, bl_i, delay[bl_i]);\r
- } // bl_i loop\r
- // now find the rising edge\r
- find_rising_edge(mrc_params, delay, channel_i, rank_i, false);\r
- { // Begin product specific code\r
- // disable Write Levelling Mode\r
- isbM32m(DDRPHY, CCDDR3RESETCTL + (DDRIOCCC_CH_OFFSET * channel_i), (0), (BIT16)); // Write Leveling Mode disabled in IO\r
-\r
- for (bl_i = 0; bl_i < ((NUM_BYTE_LANES / bl_divisor) / 2); bl_i++)\r
- {\r
- isbM32m(DDRPHY, DQCTL + (DDRIODQ_BL_OFFSET * bl_i) + (DDRIODQ_CH_OFFSET * channel_i),\r
- ((0x1 << 8) | (0x1 << 6) | (0x1 << 4) | (0x1 << 2)),\r
- (BIT28 | (BIT9|BIT8) | (BIT7|BIT6) | (BIT5|BIT4) | (BIT3|BIT2))); // Disable Sandy Bridge Mode & Ensure 4 WDQS pulses during normal operation\r
- } // bl_i loop\r
-\r
- // restore original DTR4\r
- isbW32m(MCU, DTR4, dtr4save.raw);\r
-\r
- // restore original value (Write Levelling Mode Disable)\r
- dram_init_command(DCMD_MRS1(rank_i, mrc_params->mrs1));\r
-\r
- // perform a single PRECHARGE_ALL command to make DRAM state machine go to IDLE state\r
- dram_init_command(DCMD_PREA(rank_i));\r
- } // End product specific code\r
-\r
- post_code(0x06, (0x30 + ((channel_i << 4) | rank_i)));\r
-\r
- // COARSE WRITE LEVEL:\r
- // check that we're on the correct clock edge\r
-\r
- // hte reconfiguration request\r
- mrc_params->hte_setup = 1;\r
-\r
- // start CRS_WR_LVL with WDQS = WDQS + 128 PI\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- delay[bl_i] = get_wdqs(channel_i, rank_i, bl_i) + FULL_CLK;\r
- set_wdqs(channel_i, rank_i, bl_i, delay[bl_i]);\r
- // program WDQ timings based on WDQS (WDQ = WDQS - 32 PI)\r
- set_wdq(channel_i, rank_i, bl_i, (delay[bl_i] - QRTR_CLK));\r
- } // bl_i loop\r
-\r
- // get an address in the targeted channel/rank\r
- address = get_addr(mrc_params, channel_i, rank_i);\r
- do\r
- {\r
- uint32_t coarse_result = 0x00;\r
- uint32_t coarse_result_mask = byte_lane_mask(mrc_params);\r
- all_edges_found = true; // assume pass\r
-\r
-#ifdef SIM\r
- // need restore memory to idle state as write can be in bad sync\r
- dram_init_command (DCMD_PREA(rank_i));\r
-#endif\r
-\r
- mrc_params->hte_setup = 1;\r
- coarse_result = check_rw_coarse(mrc_params, address);\r
-\r
- // check for failures and margin the byte lane back 128 PI (1 CLK)\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- if (coarse_result & (coarse_result_mask << bl_i))\r
- {\r
- all_edges_found = false;\r
- delay[bl_i] -= FULL_CLK;\r
- set_wdqs(channel_i, rank_i, bl_i, delay[bl_i]);\r
- // program WDQ timings based on WDQS (WDQ = WDQS - 32 PI)\r
- set_wdq(channel_i, rank_i, bl_i, (delay[bl_i] - QRTR_CLK));\r
- }\r
- } // bl_i loop\r
-\r
- } while (!all_edges_found);\r
-\r
-#ifdef R2R_SHARING\r
- // increment "num_ranks_enabled"\r
- num_ranks_enabled++;\r
- // accumulate "final_delay[][]" values from "delay[]" values for rolling average\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- final_delay[channel_i][bl_i] += delay[bl_i];\r
- set_wdqs(channel_i, rank_i, bl_i, ((final_delay[channel_i][bl_i]) / num_ranks_enabled));\r
- // program WDQ timings based on WDQS (WDQ = WDQS - 32 PI)\r
- set_wdq(channel_i, rank_i, bl_i, ((final_delay[channel_i][bl_i]) / num_ranks_enabled) - QRTR_CLK);\r
- } // bl_i loop\r
-#endif // R2R_SHARING\r
-#endif // BACKUP_WDQS\r
-\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// rd_train:\r
-// POST_CODE[major] == 0x07\r
-//\r
-// This function will perform the READ TRAINING Algorithm on all channels/ranks/byte_lanes simultaneously to minimize execution time.\r
-// The idea here is to train the VREF and RDQS (and eventually RDQ) values to achieve maximum READ margins.\r
-// The algorithm will first determine the X coordinate (RDQS setting).\r
-// This is done by collapsing the VREF eye until we find a minimum required RDQS eye for VREF_MIN and VREF_MAX.\r
-// Then we take the averages of the RDQS eye at VREF_MIN and VREF_MAX, then average those; this will be the final X coordinate.\r
-// The algorithm will then determine the Y coordinate (VREF setting).\r
-// This is done by collapsing the RDQS eye until we find a minimum required VREF eye for RDQS_MIN and RDQS_MAX.\r
-// Then we take the averages of the VREF eye at RDQS_MIN and RDQS_MAX, then average those; this will be the final Y coordinate.\r
-// NOTE: this algorithm assumes the eye curves have a one-to-one relationship, meaning for each X the curve has only one Y and vice-a-versa.\r
-static void rd_train(\r
- MRCParams_t *mrc_params)\r
-{\r
-\r
-#define MIN_RDQS_EYE 10 // in PI Codes\r
-#define MIN_VREF_EYE 10 // in VREF Codes\r
-#define RDQS_STEP 1 // how many RDQS codes to jump while margining\r
-#define VREF_STEP 1 // how many VREF codes to jump while margining\r
-#define VREF_MIN (0x00) // offset into "vref_codes[]" for minimum allowed VREF setting\r
-#define VREF_MAX (0x3F) // offset into "vref_codes[]" for maximum allowed VREF setting\r
-#define RDQS_MIN (0x00) // minimum RDQS delay value\r
-#define RDQS_MAX (0x3F) // maximum RDQS delay value\r
-#define B 0 // BOTTOM VREF\r
-#define T 1 // TOP VREF\r
-#define L 0 // LEFT RDQS\r
-#define R 1 // RIGHT RDQS\r
-\r
- uint8_t channel_i; // channel counter\r
- uint8_t rank_i; // rank counter\r
- uint8_t bl_i; // byte lane counter\r
- uint8_t bl_divisor = (mrc_params->channel_width == x16) ? 2 : 1; // byte lane divisor\r
-#ifdef BACKUP_RDQS\r
-#else\r
- uint8_t side_x; // tracks LEFT/RIGHT approach vectors\r
- uint8_t side_y; // tracks BOTTOM/TOP approach vectors\r
- uint8_t x_coordinate[2/*side_x*/][2/*side_y*/][NUM_CHANNELS][NUM_RANKS][NUM_BYTE_LANES]; // X coordinate data (passing RDQS values) for approach vectors\r
- uint8_t y_coordinate[2/*side_x*/][2/*side_y*/][NUM_CHANNELS][NUM_BYTE_LANES]; // Y coordinate data (passing VREF values) for approach vectors\r
- uint8_t x_center[NUM_CHANNELS][NUM_RANKS][NUM_BYTE_LANES]; // centered X (RDQS)\r
- uint8_t y_center[NUM_CHANNELS][NUM_BYTE_LANES]; // centered Y (VREF)\r
- uint32_t address; // target address for "check_bls_ex()"\r
- uint32_t result; // result of "check_bls_ex()"\r
- uint32_t bl_mask; // byte lane mask for "result" checking\r
-#ifdef R2R_SHARING\r
- uint32_t final_delay[NUM_CHANNELS][NUM_BYTE_LANES]; // used to find placement for rank2rank sharing configs\r
- uint32_t num_ranks_enabled = 0; // used to find placement for rank2rank sharing configs\r
-#endif // R2R_SHARING\r
-#endif // BACKUP_RDQS\r
- // rd_train starts\r
- post_code(0x07, 0x00);\r
-\r
- ENTERFN();\r
-\r
-#ifdef BACKUP_RDQS\r
- for (channel_i=0; channel_i<NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1<<channel_i))\r
- {\r
- for (rank_i=0; rank_i<NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1<<rank_i))\r
- {\r
- for (bl_i=0; bl_i<(NUM_BYTE_LANES/bl_divisor); bl_i++)\r
- {\r
- set_rdqs(channel_i, rank_i, bl_i, ddr_rdqs[PLATFORM_ID]);\r
- } // bl_i loop\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-#else\r
- // initialise x/y_coordinate arrays\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- // x_coordinate:\r
- x_coordinate[L][B][channel_i][rank_i][bl_i] = RDQS_MIN;\r
- x_coordinate[R][B][channel_i][rank_i][bl_i] = RDQS_MAX;\r
- x_coordinate[L][T][channel_i][rank_i][bl_i] = RDQS_MIN;\r
- x_coordinate[R][T][channel_i][rank_i][bl_i] = RDQS_MAX;\r
- // y_coordinate:\r
- y_coordinate[L][B][channel_i][bl_i] = VREF_MIN;\r
- y_coordinate[R][B][channel_i][bl_i] = VREF_MIN;\r
- y_coordinate[L][T][channel_i][bl_i] = VREF_MAX;\r
- y_coordinate[R][T][channel_i][bl_i] = VREF_MAX;\r
- } // bl_i loop\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-\r
- // initialise other variables\r
- bl_mask = byte_lane_mask(mrc_params);\r
- address = get_addr(mrc_params, 0, 0);\r
-\r
-#ifdef R2R_SHARING\r
- // need to set "final_delay[][]" elements to "0"\r
- memset((void *) (final_delay), 0x00, (size_t) sizeof(final_delay));\r
-#endif // R2R_SHARING\r
-\r
- // look for passing coordinates\r
- for (side_y = B; side_y <= T; side_y++)\r
- {\r
- for (side_x = L; side_x <= R; side_x++)\r
- {\r
-\r
- post_code(0x07, (0x10 + (side_y * 2) + (side_x)));\r
-\r
- // find passing values\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (0x1 << channel_i))\r
- {\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
-\r
- if (mrc_params->rank_enables & (0x1 << rank_i))\r
- {\r
- // set x/y_coordinate search starting settings\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- set_rdqs(channel_i, rank_i, bl_i, x_coordinate[side_x][side_y][channel_i][rank_i][bl_i]);\r
- set_vref(channel_i, bl_i, y_coordinate[side_x][side_y][channel_i][bl_i]);\r
- } // bl_i loop\r
- // get an address in the target channel/rank\r
- address = get_addr(mrc_params, channel_i, rank_i);\r
-\r
- // request HTE reconfiguration\r
- mrc_params->hte_setup = 1;\r
-\r
- // test the settings\r
- do\r
- {\r
-\r
- // result[07:00] == failing byte lane (MAX 8)\r
- result = check_bls_ex( mrc_params, address);\r
-\r
- // check for failures\r
- if (result & 0xFF)\r
- {\r
- // at least 1 byte lane failed\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- if (result & (bl_mask << bl_i))\r
- {\r
- // adjust the RDQS values accordingly\r
- if (side_x == L)\r
- {\r
- x_coordinate[L][side_y][channel_i][rank_i][bl_i] += RDQS_STEP;\r
- }\r
- else\r
- {\r
- x_coordinate[R][side_y][channel_i][rank_i][bl_i] -= RDQS_STEP;\r
- }\r
- // check that we haven't closed the RDQS_EYE too much\r
- if ((x_coordinate[L][side_y][channel_i][rank_i][bl_i] > (RDQS_MAX - MIN_RDQS_EYE)) ||\r
- (x_coordinate[R][side_y][channel_i][rank_i][bl_i] < (RDQS_MIN + MIN_RDQS_EYE))\r
- ||\r
- (x_coordinate[L][side_y][channel_i][rank_i][bl_i]\r
- == x_coordinate[R][side_y][channel_i][rank_i][bl_i]))\r
- {\r
- // not enough RDQS margin available at this VREF\r
- // update VREF values accordingly\r
- if (side_y == B)\r
- {\r
- y_coordinate[side_x][B][channel_i][bl_i] += VREF_STEP;\r
- }\r
- else\r
- {\r
- y_coordinate[side_x][T][channel_i][bl_i] -= VREF_STEP;\r
- }\r
- // check that we haven't closed the VREF_EYE too much\r
- if ((y_coordinate[side_x][B][channel_i][bl_i] > (VREF_MAX - MIN_VREF_EYE)) ||\r
- (y_coordinate[side_x][T][channel_i][bl_i] < (VREF_MIN + MIN_VREF_EYE)) ||\r
- (y_coordinate[side_x][B][channel_i][bl_i] == y_coordinate[side_x][T][channel_i][bl_i]))\r
- {\r
- // VREF_EYE collapsed below MIN_VREF_EYE\r
- training_message(channel_i, rank_i, bl_i);\r
- post_code(0xEE, (0x70 + (side_y * 2) + (side_x)));\r
- }\r
- else\r
- {\r
- // update the VREF setting\r
- set_vref(channel_i, bl_i, y_coordinate[side_x][side_y][channel_i][bl_i]);\r
- // reset the X coordinate to begin the search at the new VREF\r
- x_coordinate[side_x][side_y][channel_i][rank_i][bl_i] =\r
- (side_x == L) ? (RDQS_MIN) : (RDQS_MAX);\r
- }\r
- }\r
- // update the RDQS setting\r
- set_rdqs(channel_i, rank_i, bl_i, x_coordinate[side_x][side_y][channel_i][rank_i][bl_i]);\r
- } // if bl_i failed\r
- } // bl_i loop\r
- } // at least 1 byte lane failed\r
- } while (result & 0xFF);\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
- } // side_x loop\r
- } // side_y loop\r
-\r
- post_code(0x07, 0x20);\r
-\r
- // find final RDQS (X coordinate) & final VREF (Y coordinate)\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- uint32_t tempD1;\r
- uint32_t tempD2;\r
-\r
- // x_coordinate:\r
- DPF(D_INFO, "RDQS T/B eye rank%d lane%d : %d-%d %d-%d\n", rank_i, bl_i,\r
- x_coordinate[L][T][channel_i][rank_i][bl_i],\r
- x_coordinate[R][T][channel_i][rank_i][bl_i],\r
- x_coordinate[L][B][channel_i][rank_i][bl_i],\r
- x_coordinate[R][B][channel_i][rank_i][bl_i]);\r
-\r
- tempD1 = (x_coordinate[R][T][channel_i][rank_i][bl_i] + x_coordinate[L][T][channel_i][rank_i][bl_i]) / 2; // average the TOP side LEFT & RIGHT values\r
- tempD2 = (x_coordinate[R][B][channel_i][rank_i][bl_i] + x_coordinate[L][B][channel_i][rank_i][bl_i]) / 2; // average the BOTTOM side LEFT & RIGHT values\r
- x_center[channel_i][rank_i][bl_i] = (uint8_t) ((tempD1 + tempD2) / 2); // average the above averages\r
-\r
- // y_coordinate:\r
- DPF(D_INFO, "VREF R/L eye lane%d : %d-%d %d-%d\n", bl_i,\r
- y_coordinate[R][B][channel_i][bl_i],\r
- y_coordinate[R][T][channel_i][bl_i],\r
- y_coordinate[L][B][channel_i][bl_i],\r
- y_coordinate[L][T][channel_i][bl_i]);\r
-\r
- tempD1 = (y_coordinate[R][T][channel_i][bl_i] + y_coordinate[R][B][channel_i][bl_i]) / 2; // average the RIGHT side TOP & BOTTOM values\r
- tempD2 = (y_coordinate[L][T][channel_i][bl_i] + y_coordinate[L][B][channel_i][bl_i]) / 2; // average the LEFT side TOP & BOTTOM values\r
- y_center[channel_i][bl_i] = (uint8_t) ((tempD1 + tempD2) / 2); // average the above averages\r
- } // bl_i loop\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-\r
-#ifdef RX_EYE_CHECK\r
- // perform an eye check\r
- for (side_y=B; side_y<=T; side_y++)\r
- {\r
- for (side_x=L; side_x<=R; side_x++)\r
- {\r
-\r
- post_code(0x07, (0x30 + (side_y * 2) + (side_x)));\r
-\r
- // update the settings for the eye check\r
- for (channel_i=0; channel_i<NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1<<channel_i))\r
- {\r
- for (rank_i=0; rank_i<NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1<<rank_i))\r
- {\r
- for (bl_i=0; bl_i<(NUM_BYTE_LANES/bl_divisor); bl_i++)\r
- {\r
- if (side_x == L)\r
- {\r
- set_rdqs(channel_i, rank_i, bl_i, (x_center[channel_i][rank_i][bl_i] - (MIN_RDQS_EYE / 2)));\r
- }\r
- else\r
- {\r
- set_rdqs(channel_i, rank_i, bl_i, (x_center[channel_i][rank_i][bl_i] + (MIN_RDQS_EYE / 2)));\r
- }\r
- if (side_y == B)\r
- {\r
- set_vref(channel_i, bl_i, (y_center[channel_i][bl_i] - (MIN_VREF_EYE / 2)));\r
- }\r
- else\r
- {\r
- set_vref(channel_i, bl_i, (y_center[channel_i][bl_i] + (MIN_VREF_EYE / 2)));\r
- }\r
- } // bl_i loop\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-\r
- // request HTE reconfiguration\r
- mrc_params->hte_setup = 1;\r
-\r
- // check the eye\r
- if (check_bls_ex( mrc_params, address) & 0xFF)\r
- {\r
- // one or more byte lanes failed\r
- post_code(0xEE, (0x74 + (side_x * 2) + (side_y)));\r
- }\r
- } // side_x loop\r
- } // side_y loop\r
-#endif // RX_EYE_CHECK\r
-\r
- post_code(0x07, 0x40);\r
-\r
- // set final placements\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
-#ifdef R2R_SHARING\r
- // increment "num_ranks_enabled"\r
- num_ranks_enabled++;\r
-#endif // R2R_SHARING\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- // x_coordinate:\r
-#ifdef R2R_SHARING\r
- final_delay[channel_i][bl_i] += x_center[channel_i][rank_i][bl_i];\r
- set_rdqs(channel_i, rank_i, bl_i, ((final_delay[channel_i][bl_i]) / num_ranks_enabled));\r
-#else\r
- set_rdqs(channel_i, rank_i, bl_i, x_center[channel_i][rank_i][bl_i]);\r
-#endif // R2R_SHARING\r
- // y_coordinate:\r
- set_vref(channel_i, bl_i, y_center[channel_i][bl_i]);\r
- } // bl_i loop\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-#endif // BACKUP_RDQS\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// wr_train:\r
-// POST_CODE[major] == 0x08\r
-//\r
-// This function will perform the WRITE TRAINING Algorithm on all channels/ranks/byte_lanes simultaneously to minimize execution time.\r
-// The idea here is to train the WDQ timings to achieve maximum WRITE margins.\r
-// The algorithm will start with WDQ at the current WDQ setting (tracks WDQS in WR_LVL) +/- 32 PIs (+/- 1/4 CLK) and collapse the eye until all data patterns pass.\r
-// This is because WDQS will be aligned to WCLK by the Write Leveling algorithm and WDQ will only ever have a 1/2 CLK window of validity.\r
-static void wr_train(\r
- MRCParams_t *mrc_params)\r
-{\r
-\r
-#define WDQ_STEP 1 // how many WDQ codes to jump while margining\r
-#define L 0 // LEFT side loop value definition\r
-#define R 1 // RIGHT side loop value definition\r
-\r
- uint8_t channel_i; // channel counter\r
- uint8_t rank_i; // rank counter\r
- uint8_t bl_i; // byte lane counter\r
- uint8_t bl_divisor = (mrc_params->channel_width == x16) ? 2 : 1; // byte lane divisor\r
-#ifdef BACKUP_WDQ\r
-#else\r
- uint8_t side_i; // LEFT/RIGHT side indicator (0=L, 1=R)\r
- uint32_t tempD; // temporary DWORD\r
- uint32_t delay[2/*side_i*/][NUM_CHANNELS][NUM_RANKS][NUM_BYTE_LANES]; // 2 arrays, for L & R side passing delays\r
- uint32_t address; // target address for "check_bls_ex()"\r
- uint32_t result; // result of "check_bls_ex()"\r
- uint32_t bl_mask; // byte lane mask for "result" checking\r
-#ifdef R2R_SHARING\r
- uint32_t final_delay[NUM_CHANNELS][NUM_BYTE_LANES]; // used to find placement for rank2rank sharing configs\r
- uint32_t num_ranks_enabled = 0; // used to find placement for rank2rank sharing configs\r
-#endif // R2R_SHARING\r
-#endif // BACKUP_WDQ\r
-\r
- // wr_train starts\r
- post_code(0x08, 0x00);\r
-\r
- ENTERFN();\r
-\r
-#ifdef BACKUP_WDQ\r
- for (channel_i=0; channel_i<NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1<<channel_i))\r
- {\r
- for (rank_i=0; rank_i<NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1<<rank_i))\r
- {\r
- for (bl_i=0; bl_i<(NUM_BYTE_LANES/bl_divisor); bl_i++)\r
- {\r
- set_wdq(channel_i, rank_i, bl_i, ddr_wdq[PLATFORM_ID]);\r
- } // bl_i loop\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-#else\r
- // initialise "delay"\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- // want to start with WDQ = (WDQS - QRTR_CLK) +/- QRTR_CLK\r
- tempD = get_wdqs(channel_i, rank_i, bl_i) - QRTR_CLK;\r
- delay[L][channel_i][rank_i][bl_i] = tempD - QRTR_CLK;\r
- delay[R][channel_i][rank_i][bl_i] = tempD + QRTR_CLK;\r
- } // bl_i loop\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-\r
- // initialise other variables\r
- bl_mask = byte_lane_mask(mrc_params);\r
- address = get_addr(mrc_params, 0, 0);\r
-\r
-#ifdef R2R_SHARING\r
- // need to set "final_delay[][]" elements to "0"\r
- memset((void *) (final_delay), 0x00, (size_t) sizeof(final_delay));\r
-#endif // R2R_SHARING\r
-\r
- // start algorithm on the LEFT side and train each channel/bl until no failures are observed, then repeat for the RIGHT side.\r
- for (side_i = L; side_i <= R; side_i++)\r
- {\r
- post_code(0x08, (0x10 + (side_i)));\r
-\r
- // set starting values\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- set_wdq(channel_i, rank_i, bl_i, delay[side_i][channel_i][rank_i][bl_i]);\r
- } // bl_i loop\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-\r
- // find passing values\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (0x1 << channel_i))\r
- {\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (0x1 << rank_i))\r
- {\r
- // get an address in the target channel/rank\r
- address = get_addr(mrc_params, channel_i, rank_i);\r
-\r
- // request HTE reconfiguration\r
- mrc_params->hte_setup = 1;\r
-\r
- // check the settings\r
- do\r
- {\r
-\r
-#ifdef SIM\r
- // need restore memory to idle state as write can be in bad sync\r
- dram_init_command (DCMD_PREA(rank_i));\r
-#endif\r
-\r
- // result[07:00] == failing byte lane (MAX 8)\r
- result = check_bls_ex( mrc_params, address);\r
- // check for failures\r
- if (result & 0xFF)\r
- {\r
- // at least 1 byte lane failed\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- if (result & (bl_mask << bl_i))\r
- {\r
- if (side_i == L)\r
- {\r
- delay[L][channel_i][rank_i][bl_i] += WDQ_STEP;\r
- }\r
- else\r
- {\r
- delay[R][channel_i][rank_i][bl_i] -= WDQ_STEP;\r
- }\r
- // check for algorithm failure\r
- if (delay[L][channel_i][rank_i][bl_i] != delay[R][channel_i][rank_i][bl_i])\r
- {\r
- // margin available, update delay setting\r
- set_wdq(channel_i, rank_i, bl_i, delay[side_i][channel_i][rank_i][bl_i]);\r
- }\r
- else\r
- {\r
- // no margin available, notify the user and halt\r
- training_message(channel_i, rank_i, bl_i);\r
- post_code(0xEE, (0x80 + side_i));\r
- }\r
- } // if bl_i failed\r
- } // bl_i loop\r
- } // at least 1 byte lane failed\r
- } while (result & 0xFF); // stop when all byte lanes pass\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
- } // side_i loop\r
-\r
- // program WDQ to the middle of passing window\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
-#ifdef R2R_SHARING\r
- // increment "num_ranks_enabled"\r
- num_ranks_enabled++;\r
-#endif // R2R_SHARING\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
-\r
- DPF(D_INFO, "WDQ eye rank%d lane%d : %d-%d\n", rank_i, bl_i,\r
- delay[L][channel_i][rank_i][bl_i],\r
- delay[R][channel_i][rank_i][bl_i]);\r
-\r
- tempD = (delay[R][channel_i][rank_i][bl_i] + delay[L][channel_i][rank_i][bl_i]) / 2;\r
-\r
-#ifdef R2R_SHARING\r
- final_delay[channel_i][bl_i] += tempD;\r
- set_wdq(channel_i, rank_i, bl_i, ((final_delay[channel_i][bl_i]) / num_ranks_enabled));\r
-#else\r
- set_wdq(channel_i, rank_i, bl_i, tempD);\r
-#endif // R2R_SHARING\r
-\r
- } // bl_i loop\r
- } // if rank is enabled\r
- } // rank_i loop\r
- } // if channel is enabled\r
- } // channel_i loop\r
-#endif // BACKUP_WDQ\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// Wrapper for jedec initialisation routine\r
-static void perform_jedec_init(\r
- MRCParams_t *mrc_params)\r
-{\r
- jedec_init(mrc_params, 0);\r
-}\r
-\r
-// Configure DDRPHY for Auto-Refresh, Periodic Compensations,\r
-// Dynamic Diff-Amp, ZQSPERIOD, Auto-Precharge, CKE Power-Down\r
-static void set_auto_refresh(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint32_t channel_i;\r
- uint32_t rank_i;\r
- uint32_t bl_i;\r
- uint32_t bl_divisor = /*(mrc_params->channel_width==x16)?2:*/1;\r
- uint32_t tempD;\r
-\r
- ENTERFN();\r
-\r
- // enable Auto-Refresh, Periodic Compensations, Dynamic Diff-Amp, ZQSPERIOD, Auto-Precharge, CKE Power-Down\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- // Enable Periodic RCOMPS\r
- isbM32m(DDRPHY, CMPCTRL, (BIT1), (BIT1));\r
-\r
-\r
- // Enable Dynamic DiffAmp & Set Read ODT Value\r
- switch (mrc_params->rd_odt_value)\r
- {\r
- case 0: tempD = 0x3F; break; // OFF\r
- default: tempD = 0x00; break; // Auto\r
- } // rd_odt_value switch\r
-\r
- for (bl_i=0; bl_i<((NUM_BYTE_LANES/bl_divisor)/2); bl_i++)\r
- {\r
- isbM32m(DDRPHY, (B0OVRCTL + (bl_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)),\r
- ((0x00<<16)|(tempD<<10)),\r
- ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12|BIT11|BIT10))); // Override: DIFFAMP, ODT\r
-\r
- isbM32m(DDRPHY, (B1OVRCTL + (bl_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)),\r
- ((0x00<<16)|(tempD<<10)),\r
- ((BIT21|BIT20|BIT19|BIT18|BIT17|BIT16)|(BIT15|BIT14|BIT13|BIT12|BIT11|BIT10)));// Override: DIFFAMP, ODT\r
- } // bl_i loop\r
-\r
- // Issue ZQCS command\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
- dram_init_command(DCMD_ZQCS(rank_i));\r
- } // if rank_i enabled\r
- } // rank_i loop\r
-\r
- } // if channel_i enabled\r
- } // channel_i loop\r
-\r
- clear_pointers();\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// Depending on configuration enables ECC support.\r
-// Available memory size is decresed, and updated with 0s\r
-// in order to clear error status. Address mode 2 forced.\r
-static void ecc_enable(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDRP Drp;\r
- RegDSCH Dsch;\r
- RegDECCCTRL Ctr;\r
-\r
- if (mrc_params->ecc_enables == 0) return;\r
-\r
- ENTERFN();\r
-\r
- // Configuration required in ECC mode\r
- Drp.raw = isbR32m(MCU, DRP);\r
- Drp.field.addressMap = 2;\r
- Drp.field.split64 = 1;\r
- isbW32m(MCU, DRP, Drp.raw);\r
-\r
- // Disable new request bypass\r
- Dsch.raw = isbR32m(MCU, DSCH);\r
- Dsch.field.NEWBYPDIS = 1;\r
- isbW32m(MCU, DSCH, Dsch.raw);\r
-\r
- // Enable ECC\r
- Ctr.raw = 0;\r
- Ctr.field.SBEEN = 1;\r
- Ctr.field.DBEEN = 1;\r
- Ctr.field.ENCBGEN = 1;\r
- isbW32m(MCU, DECCCTRL, Ctr.raw);\r
-\r
-#ifdef SIM\r
- // Read back to be sure writing took place\r
- Ctr.raw = isbR32m(MCU, DECCCTRL);\r
-#endif\r
-\r
- // Assume 8 bank memory, one bank is gone for ECC\r
- mrc_params->mem_size -= mrc_params->mem_size / 8;\r
-\r
- // For S3 resume memory content has to be preserved\r
- if (mrc_params->boot_mode != bmS3)\r
- {\r
- select_hte(mrc_params);\r
- HteMemInit(mrc_params, MrcMemInit, MrcHaltHteEngineOnError);\r
- select_memory_manager(mrc_params);\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// Lock MCU registers at the end of initialisation sequence.\r
-static void lock_registers(\r
- MRCParams_t *mrc_params)\r
-{\r
- RegDCO Dco;\r
-\r
- ENTERFN();\r
-\r
- Dco.raw = isbR32m(MCU, DCO);\r
- Dco.field.PMIDIS = 0; //0 - PRI enabled\r
- Dco.field.PMICTL = 0; //0 - PRI owned by MEMORY_MANAGER\r
- Dco.field.DRPLOCK = 1;\r
- Dco.field.REUTLOCK = 1;\r
- isbW32m(MCU, DCO, Dco.raw);\r
-\r
- LEAVEFN();\r
-\r
-}\r
-\r
-#ifdef MRC_SV\r
-\r
-// cache write back invalidate\r
-static void asm_wbinvd(void)\r
-{\r
-#if defined (SIM) || defined (GCC)\r
- asm(\r
- "wbinvd;"\r
- );\r
-#else\r
- __asm wbinvd;\r
-#endif\r
-}\r
-\r
-// cache invalidate\r
-static void asm_invd(void)\r
-{\r
-#if defined (SIM) || defined (GCC)\r
- asm(\r
- "invd;"\r
- );\r
-#else\r
- __asm invd;\r
-#endif\r
-}\r
-\r
-\r
-static void cpu_read(void)\r
-{\r
- uint32_t adr, dat, limit;\r
-\r
- asm_invd();\r
-\r
- limit = 8 * 1024;\r
- for (adr = 0; adr < limit; adr += 4)\r
- {\r
- dat = *(uint32_t*) adr;\r
- if ((adr & 0x0F) == 0)\r
- {\r
- DPF(D_INFO, "\n%x : ", adr);\r
- }\r
- DPF(D_INFO, "%x ", dat);\r
- }\r
- DPF(D_INFO, "\n");\r
-\r
- DPF(D_INFO, "CPU read done\n");\r
-}\r
-\r
-\r
-static void cpu_write(void)\r
-{\r
- uint32_t adr, limit;\r
-\r
- limit = 8 * 1024;\r
- for (adr = 0; adr < limit; adr += 4)\r
- {\r
- *(uint32_t*) adr = 0xDEAD0000 + adr;\r
- }\r
-\r
- asm_wbinvd();\r
-\r
- DPF(D_INFO, "CPU write done\n");\r
-}\r
-\r
-\r
-static void cpu_memory_test(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint32_t result = 0;\r
- uint32_t val, dat, adr, adr0, step, limit;\r
- uint64_t my_tsc;\r
-\r
- ENTERFN();\r
-\r
- asm_invd();\r
-\r
- adr0 = 1 * 1024 * 1024;\r
- limit = 256 * 1024 * 1024;\r
-\r
- for (step = 0; step <= 4; step++)\r
- {\r
- DPF(D_INFO, "Mem test step %d starting from %xh\n", step, adr0);\r
-\r
- my_tsc = read_tsc();\r
- for (adr = adr0; adr < limit; adr += sizeof(uint32_t))\r
- {\r
- if (step == 0) dat = adr;\r
- else if (step == 1) dat = (1 << ((adr >> 2) & 0x1f));\r
- else if (step == 2) dat = ~(1 << ((adr >> 2) & 0x1f));\r
- else if (step == 3) dat = 0x5555AAAA;\r
- else if (step == 4) dat = 0xAAAA5555;\r
-\r
- *(uint32_t*) adr = dat;\r
- }\r
- DPF(D_INFO, "Write time %llXh\n", read_tsc() - my_tsc);\r
-\r
- my_tsc = read_tsc();\r
- for (adr = adr0; adr < limit; adr += sizeof(uint32_t))\r
- {\r
- if (step == 0) dat = adr;\r
- else if (step == 1) dat = (1 << ((adr >> 2) & 0x1f));\r
- else if (step == 2) dat = ~(1 << ((adr >> 2) & 0x1f));\r
- else if (step == 3) dat = 0x5555AAAA;\r
- else if (step == 4) dat = 0xAAAA5555;\r
-\r
- val = *(uint32_t*) adr;\r
-\r
- if (val != dat)\r
- {\r
- DPF(D_INFO, "%x vs. %x@%x\n", dat, val, adr);\r
- result = adr|BIT31;\r
- }\r
- }\r
- DPF(D_INFO, "Read time %llXh\n", read_tsc() - my_tsc);\r
- }\r
-\r
- DPF( D_INFO, "Memory test result %x\n", result);\r
- LEAVEFN();\r
-}\r
-#endif // MRC_SV\r
-\r
-\r
-// Execute memory test, if error dtected it is\r
-// indicated in mrc_params->status.\r
-static void memory_test(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint32_t result = 0;\r
-\r
- ENTERFN();\r
-\r
- select_hte(mrc_params);\r
- result = HteMemInit(mrc_params, MrcMemTest, MrcHaltHteEngineOnError);\r
- select_memory_manager(mrc_params);\r
-\r
- DPF(D_INFO, "Memory test result %x\n", result);\r
- mrc_params->status = ((result == 0) ? MRC_SUCCESS : MRC_E_MEMTEST);\r
- LEAVEFN();\r
-}\r
-\r
-\r
-// Force same timings as with backup settings\r
-static void static_timings(\r
- MRCParams_t *mrc_params)\r
-\r
-{\r
- uint8_t ch, rk, bl;\r
-\r
- for (ch = 0; ch < NUM_CHANNELS; ch++)\r
- {\r
- for (rk = 0; rk < NUM_RANKS; rk++)\r
- {\r
- for (bl = 0; bl < NUM_BYTE_LANES; bl++)\r
- {\r
- set_rcvn(ch, rk, bl, 498); // RCVN\r
- set_rdqs(ch, rk, bl, 24); // RDQS\r
- set_wdqs(ch, rk, bl, 292); // WDQS\r
- set_wdq( ch, rk, bl, 260); // WDQ\r
- if (rk == 0)\r
- {\r
- set_vref(ch, bl, 32); // VREF (RANK0 only)\r
- }\r
- }\r
- set_wctl(ch, rk, 217); // WCTL\r
- }\r
- set_wcmd(ch, 220); // WCMD\r
- }\r
-\r
- return;\r
-}\r
-\r
-//\r
-// Initialise system memory.\r
-//\r
-void MemInit(\r
- MRCParams_t *mrc_params)\r
-{\r
- static const MemInit_t init[] =\r
- {\r
- { 0x0101, bmCold|bmFast|bmWarm|bmS3, clear_self_refresh }, //0\r
- { 0x0200, bmCold|bmFast|bmWarm|bmS3, prog_ddr_timing_control }, //1 initialise the MCU\r
- { 0x0103, bmCold|bmFast , prog_decode_before_jedec }, //2\r
- { 0x0104, bmCold|bmFast , perform_ddr_reset }, //3\r
- { 0x0300, bmCold|bmFast |bmS3, ddrphy_init }, //4 initialise the DDRPHY\r
- { 0x0400, bmCold|bmFast , perform_jedec_init }, //5 perform JEDEC initialisation of DRAMs\r
- { 0x0105, bmCold|bmFast , set_ddr_init_complete }, //6\r
- { 0x0106, bmFast|bmWarm|bmS3, restore_timings }, //7\r
- { 0x0106, bmCold , default_timings }, //8\r
- { 0x0500, bmCold , rcvn_cal }, //9 perform RCVN_CAL algorithm\r
- { 0x0600, bmCold , wr_level }, //10 perform WR_LEVEL algorithm\r
- { 0x0120, bmCold , prog_page_ctrl }, //11\r
- { 0x0700, bmCold , rd_train }, //12 perform RD_TRAIN algorithm\r
- { 0x0800, bmCold , wr_train }, //13 perform WR_TRAIN algorithm\r
- { 0x010B, bmCold , store_timings }, //14\r
- { 0x010C, bmCold|bmFast|bmWarm|bmS3, enable_scrambling }, //15\r
- { 0x010D, bmCold|bmFast|bmWarm|bmS3, prog_ddr_control }, //16\r
- { 0x010E, bmCold|bmFast|bmWarm|bmS3, prog_dra_drb }, //17\r
- { 0x010F, bmWarm|bmS3, perform_wake }, //18\r
- { 0x0110, bmCold|bmFast|bmWarm|bmS3, change_refresh_period }, //19\r
- { 0x0111, bmCold|bmFast|bmWarm|bmS3, set_auto_refresh }, //20\r
- { 0x0112, bmCold|bmFast|bmWarm|bmS3, ecc_enable }, //21\r
- { 0x0113, bmCold|bmFast , memory_test }, //22\r
- { 0x0114, bmCold|bmFast|bmWarm|bmS3, lock_registers } //23 set init done\r
- };\r
-\r
- uint32_t i;\r
-\r
- ENTERFN();\r
-\r
- DPF(D_INFO, "Meminit build %s %s\n", __DATE__, __TIME__);\r
-\r
- // MRC started\r
- post_code(0x01, 0x00);\r
-\r
- if (mrc_params->boot_mode != bmCold)\r
- {\r
- if (mrc_params->ddr_speed != mrc_params->timings.ddr_speed)\r
- {\r
- // full training required as frequency changed\r
- mrc_params->boot_mode = bmCold;\r
- }\r
- }\r
-\r
- for (i = 0; i < MCOUNT(init); i++)\r
- {\r
- uint64_t my_tsc;\r
-\r
-#ifdef MRC_SV\r
- if (mrc_params->menu_after_mrc && i > 14)\r
- {\r
- uint8_t ch;\r
-\r
- mylop:\r
-\r
- DPF(D_INFO, "-- c - continue --\n");\r
- DPF(D_INFO, "-- j - move to jedec init --\n");\r
- DPF(D_INFO, "-- m - memory test --\n");\r
- DPF(D_INFO, "-- r - cpu read --\n");\r
- DPF(D_INFO, "-- w - cpu write --\n");\r
- DPF(D_INFO, "-- b - hte base test --\n");\r
- DPF(D_INFO, "-- g - hte extended test --\n");\r
-\r
- ch = mgetc();\r
- switch (ch)\r
- {\r
- case 'c':\r
- break;\r
- case 'j': //move to jedec init\r
- i = 5;\r
- break;\r
-\r
- case 'M':\r
- case 'N':\r
- {\r
- uint32_t n, res, cnt=0;\r
-\r
- for(n=0; mgetch()==0; n++)\r
- {\r
- if( ch == 'M' || n % 256 == 0)\r
- {\r
- DPF(D_INFO, "n=%d e=%d\n", n, cnt);\r
- }\r
-\r
- res = 0;\r
-\r
- if( ch == 'M')\r
- {\r
- memory_test(mrc_params);\r
- res |= mrc_params->status;\r
- }\r
-\r
- mrc_params->hte_setup = 1;\r
- res |= check_bls_ex(mrc_params, 0x00000000);\r
- res |= check_bls_ex(mrc_params, 0x00000000);\r
- res |= check_bls_ex(mrc_params, 0x00000000);\r
- res |= check_bls_ex(mrc_params, 0x00000000);\r
-\r
- if( mrc_params->rank_enables & 2)\r
- {\r
- mrc_params->hte_setup = 1;\r
- res |= check_bls_ex(mrc_params, 0x40000000);\r
- res |= check_bls_ex(mrc_params, 0x40000000);\r
- res |= check_bls_ex(mrc_params, 0x40000000);\r
- res |= check_bls_ex(mrc_params, 0x40000000);\r
- }\r
-\r
- if( res != 0)\r
- {\r
- DPF(D_INFO, "###########\n");\r
- DPF(D_INFO, "#\n");\r
- DPF(D_INFO, "# Error count %d\n", ++cnt);\r
- DPF(D_INFO, "#\n");\r
- DPF(D_INFO, "###########\n");\r
- }\r
-\r
- } // for\r
-\r
- select_memory_manager(mrc_params);\r
- }\r
- goto mylop;\r
- case 'm':\r
- memory_test(mrc_params);\r
- goto mylop;\r
- case 'n':\r
- cpu_memory_test(mrc_params);\r
- goto mylop;\r
-\r
- case 'l':\r
- ch = mgetc();\r
- if (ch <= '9') DpfPrintMask ^= (ch - '0') << 3;\r
- DPF(D_INFO, "Log mask %x\n", DpfPrintMask);\r
- goto mylop;\r
- case 'p':\r
- print_timings(mrc_params);\r
- goto mylop;\r
- case 'R':\r
- rd_train(mrc_params);\r
- goto mylop;\r
- case 'W':\r
- wr_train(mrc_params);\r
- goto mylop;\r
-\r
- case 'r':\r
- cpu_read();\r
- goto mylop;\r
- case 'w':\r
- cpu_write();\r
- goto mylop;\r
-\r
- case 'g':\r
- {\r
- uint32_t result;\r
- select_hte(mrc_params);\r
- mrc_params->hte_setup = 1;\r
- result = check_bls_ex(mrc_params, 0);\r
- DPF(D_INFO, "Extended test result %x\n", result);\r
- select_memory_manager(mrc_params);\r
- }\r
- goto mylop;\r
- case 'b':\r
- {\r
- uint32_t result;\r
- select_hte(mrc_params);\r
- mrc_params->hte_setup = 1;\r
- result = check_rw_coarse(mrc_params, 0);\r
- DPF(D_INFO, "Base test result %x\n", result);\r
- select_memory_manager(mrc_params);\r
- }\r
- goto mylop;\r
- case 'B':\r
- select_hte(mrc_params);\r
- HteMemOp(0x2340, 1, 1);\r
- select_memory_manager(mrc_params);\r
- goto mylop;\r
-\r
- case '3':\r
- {\r
- RegDPMC0 DPMC0reg;\r
-\r
- DPF( D_INFO, "===>> Start suspend\n");\r
- isbR32m(MCU, DSTAT);\r
-\r
- DPMC0reg.raw = isbR32m(MCU, DPMC0);\r
- DPMC0reg.field.DYNSREN = 0;\r
- DPMC0reg.field.powerModeOpCode = 0x05; // Disable Master DLL\r
- isbW32m(MCU, DPMC0, DPMC0reg.raw);\r
-\r
- // Should be off for negative test case verification\r
- #if 1\r
- Wr32(MMIO, PCIADDR(0,0,0,SB_PACKET_REG),\r
- (uint32_t)SB_COMMAND(SB_SUSPEND_CMND_OPCODE, MCU, 0));\r
- #endif\r
-\r
- DPF( D_INFO, "press key\n");\r
- mgetc();\r
- DPF( D_INFO, "===>> Start resume\n");\r
- isbR32m(MCU, DSTAT);\r
-\r
- mrc_params->boot_mode = bmS3;\r
- i = 0;\r
- }\r
-\r
- } // switch\r
-\r
- } // if( menu\r
-#endif //MRC_SV\r
-\r
- if (mrc_params->boot_mode & init[i].boot_path)\r
- {\r
- uint8_t major = init[i].post_code >> 8 & 0xFF;\r
- uint8_t minor = init[i].post_code >> 0 & 0xFF;\r
- post_code(major, minor);\r
-\r
- my_tsc = read_tsc();\r
- init[i].init_fn(mrc_params);\r
- DPF(D_TIME, "Execution time %llX", read_tsc() - my_tsc);\r
- }\r
- }\r
-\r
- // display the timings\r
- print_timings(mrc_params);\r
-\r
- // MRC is complete.\r
- post_code(0x01, 0xFF);\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2015 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- ************************************************************************/\r
-#ifndef _MEMINIT_H_\r
-#define _MEMINIT_H_\r
-\r
-// function prototypes\r
-void MemInit(MRCParams_t *mrc_params);\r
-\r
-typedef void (*MemInitFn_t)(MRCParams_t *mrc_params);\r
-\r
-typedef struct MemInit_s {\r
- uint16_t post_code;\r
- uint16_t boot_path;\r
- MemInitFn_t init_fn;\r
-} MemInit_t;\r
-\r
-#endif // _MEMINIT_H_\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2015 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- ***************************************************************************/\r
-\r
-#include "mrc.h"\r
-#include "memory_options.h"\r
-\r
-#include "meminit_utils.h"\r
-#include "hte.h"\r
-#include "io.h"\r
-\r
-void select_hte(\r
- MRCParams_t *mrc_params);\r
-\r
-static uint8_t first_run = 0;\r
-\r
-const uint8_t vref_codes[64] =\r
-{ // lowest to highest\r
- 0x3F, 0x3E, 0x3D, 0x3C, 0x3B, 0x3A, 0x39, 0x38, 0x37, 0x36, 0x35, 0x34, 0x33, 0x32, 0x31, 0x30, // 00 - 15\r
- 0x2F, 0x2E, 0x2D, 0x2C, 0x2B, 0x2A, 0x29, 0x28, 0x27, 0x26, 0x25, 0x24, 0x23, 0x22, 0x21, 0x20, // 16 - 31\r
- 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F, // 32 - 47\r
- 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x1A, 0x1B, 0x1C, 0x1D, 0x1E, 0x1F // 48 - 63\r
-};\r
-\r
-#ifdef EMU\r
-// Track current post code for debugging purpose\r
-uint32_t PostCode;\r
-#endif\r
-\r
-// set_rcvn:\r
-//\r
-// This function will program the RCVEN delays.\r
-// (currently doesn't comprehend rank)\r
-void set_rcvn(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint8_t byte_lane,\r
- uint32_t pi_count)\r
-{\r
- uint32_t reg;\r
- uint32_t msk;\r
- uint32_t tempD;\r
-\r
- ENTERFN();\r
- DPF(D_TRN, "Rcvn ch%d rnk%d ln%d : pi=%03X\n", channel, rank, byte_lane, pi_count);\r
-\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // BL0 -> B01PTRCTL0[11:08] (0x0-0xF)\r
- // BL1 -> B01PTRCTL0[23:20] (0x0-0xF)\r
- reg = B01PTRCTL0 + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET);\r
- msk = (byte_lane & BIT0) ? (BIT23 | BIT22 | BIT21 | BIT20) : (BIT11 | BIT10 | BIT9 | BIT8);\r
- tempD = (byte_lane & BIT0) ? ((pi_count / HALF_CLK) << 20) : ((pi_count / HALF_CLK) << 8);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // Adjust PI_COUNT\r
- pi_count -= ((pi_count / HALF_CLK) & 0xF) * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // BL0 -> B0DLLPICODER0[29:24] (0x00-0x3F)\r
- // BL1 -> B1DLLPICODER0[29:24] (0x00-0x3F)\r
- reg = (byte_lane & BIT0) ? (B1DLLPICODER0) : (B0DLLPICODER0);\r
- reg += (((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET));\r
- msk = (BIT29 | BIT28 | BIT27 | BIT26 | BIT25 | BIT24);\r
- tempD = pi_count << 24;\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // DEADBAND\r
- // BL0/1 -> B01DBCTL1[08/11] (+1 select)\r
- // BL0/1 -> B01DBCTL1[02/05] (enable)\r
- reg = B01DBCTL1 + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET);\r
- msk = 0x00;\r
- tempD = 0x00;\r
- // enable\r
- msk |= (byte_lane & BIT0) ? (BIT5) : (BIT2);\r
- if ((pi_count < EARLY_DB) || (pi_count > LATE_DB))\r
- {\r
- tempD |= msk;\r
- }\r
- // select\r
- msk |= (byte_lane & BIT0) ? (BIT11) : (BIT8);\r
- if (pi_count < EARLY_DB)\r
- {\r
- tempD |= msk;\r
- }\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // error check\r
- if (pi_count > 0x3F)\r
- {\r
- training_message(channel, rank, byte_lane);\r
- post_code(0xEE, 0xE0);\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// get_rcvn:\r
-//\r
-// This function will return the current RCVEN delay on the given channel, rank, byte_lane as an absolute PI count.\r
-// (currently doesn't comprehend rank)\r
-uint32_t get_rcvn(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint8_t byte_lane)\r
-{\r
- uint32_t reg;\r
- uint32_t tempD;\r
- uint32_t pi_count;\r
-\r
- ENTERFN();\r
-\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // BL0 -> B01PTRCTL0[11:08] (0x0-0xF)\r
- // BL1 -> B01PTRCTL0[23:20] (0x0-0xF)\r
- reg = B01PTRCTL0 + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET);\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= (byte_lane & BIT0) ? (20) : (8);\r
- tempD &= 0xF;\r
-\r
- // Adjust PI_COUNT\r
- pi_count = tempD * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // BL0 -> B0DLLPICODER0[29:24] (0x00-0x3F)\r
- // BL1 -> B1DLLPICODER0[29:24] (0x00-0x3F)\r
- reg = (byte_lane & BIT0) ? (B1DLLPICODER0) : (B0DLLPICODER0);\r
- reg += (((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET));\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= 24;\r
- tempD &= 0x3F;\r
-\r
- // Adjust PI_COUNT\r
- pi_count += tempD;\r
-\r
- LEAVEFN();\r
- return pi_count;\r
-}\r
-\r
-// set_rdqs:\r
-//\r
-// This function will program the RDQS delays based on an absolute amount of PIs.\r
-// (currently doesn't comprehend rank)\r
-void set_rdqs(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint8_t byte_lane,\r
- uint32_t pi_count)\r
-{\r
- uint32_t reg;\r
- uint32_t msk;\r
- uint32_t tempD;\r
-\r
- ENTERFN();\r
- DPF(D_TRN, "Rdqs ch%d rnk%d ln%d : pi=%03X\n", channel, rank, byte_lane, pi_count);\r
-\r
- // PI (1/128 MCLK)\r
- // BL0 -> B0RXDQSPICODE[06:00] (0x00-0x47)\r
- // BL1 -> B1RXDQSPICODE[06:00] (0x00-0x47)\r
- reg = (byte_lane & BIT0) ? (B1RXDQSPICODE) : (B0RXDQSPICODE);\r
- reg += (((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET));\r
- msk = (BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0);\r
- tempD = pi_count << 0;\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // error check (shouldn't go above 0x3F)\r
- if (pi_count > 0x47)\r
- {\r
- training_message(channel, rank, byte_lane);\r
- post_code(0xEE, 0xE1);\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// get_rdqs:\r
-//\r
-// This function will return the current RDQS delay on the given channel, rank, byte_lane as an absolute PI count.\r
-// (currently doesn't comprehend rank)\r
-uint32_t get_rdqs(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint8_t byte_lane)\r
-{\r
- uint32_t reg;\r
- uint32_t tempD;\r
- uint32_t pi_count;\r
-\r
- ENTERFN();\r
-\r
- // PI (1/128 MCLK)\r
- // BL0 -> B0RXDQSPICODE[06:00] (0x00-0x47)\r
- // BL1 -> B1RXDQSPICODE[06:00] (0x00-0x47)\r
- reg = (byte_lane & BIT0) ? (B1RXDQSPICODE) : (B0RXDQSPICODE);\r
- reg += (((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET));\r
- tempD = isbR32m(DDRPHY, reg);\r
-\r
- // Adjust PI_COUNT\r
- pi_count = tempD & 0x7F;\r
-\r
- LEAVEFN();\r
- return pi_count;\r
-}\r
-\r
-// set_wdqs:\r
-//\r
-// This function will program the WDQS delays based on an absolute amount of PIs.\r
-// (currently doesn't comprehend rank)\r
-void set_wdqs(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint8_t byte_lane,\r
- uint32_t pi_count)\r
-{\r
- uint32_t reg;\r
- uint32_t msk;\r
- uint32_t tempD;\r
-\r
- ENTERFN();\r
- DPF(D_TRN, "Wdqs ch%d rnk%d ln%d : pi=%03X\n", channel, rank, byte_lane, pi_count);\r
-\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // BL0 -> B01PTRCTL0[07:04] (0x0-0xF)\r
- // BL1 -> B01PTRCTL0[19:16] (0x0-0xF)\r
- reg = B01PTRCTL0 + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET);\r
- msk = (byte_lane & BIT0) ? (BIT19 | BIT18 | BIT17 | BIT16) : (BIT7 | BIT6 | BIT5 | BIT4);\r
- tempD = pi_count / HALF_CLK;\r
- tempD <<= (byte_lane & BIT0) ? (16) : (4);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // Adjust PI_COUNT\r
- pi_count -= ((pi_count / HALF_CLK) & 0xF) * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // BL0 -> B0DLLPICODER0[21:16] (0x00-0x3F)\r
- // BL1 -> B1DLLPICODER0[21:16] (0x00-0x3F)\r
- reg = (byte_lane & BIT0) ? (B1DLLPICODER0) : (B0DLLPICODER0);\r
- reg += (((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET));\r
- msk = (BIT21 | BIT20 | BIT19 | BIT18 | BIT17 | BIT16);\r
- tempD = pi_count << 16;\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // DEADBAND\r
- // BL0/1 -> B01DBCTL1[07/10] (+1 select)\r
- // BL0/1 -> B01DBCTL1[01/04] (enable)\r
- reg = B01DBCTL1 + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET);\r
- msk = 0x00;\r
- tempD = 0x00;\r
- // enable\r
- msk |= (byte_lane & BIT0) ? (BIT4) : (BIT1);\r
- if ((pi_count < EARLY_DB) || (pi_count > LATE_DB))\r
- {\r
- tempD |= msk;\r
- }\r
- // select\r
- msk |= (byte_lane & BIT0) ? (BIT10) : (BIT7);\r
- if (pi_count < EARLY_DB)\r
- {\r
- tempD |= msk;\r
- }\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // error check\r
- if (pi_count > 0x3F)\r
- {\r
- training_message(channel, rank, byte_lane);\r
- post_code(0xEE, 0xE2);\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// get_wdqs:\r
-//\r
-// This function will return the amount of WDQS delay on the given channel, rank, byte_lane as an absolute PI count.\r
-// (currently doesn't comprehend rank)\r
-uint32_t get_wdqs(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint8_t byte_lane)\r
-{\r
- uint32_t reg;\r
- uint32_t tempD;\r
- uint32_t pi_count;\r
-\r
- ENTERFN();\r
-\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // BL0 -> B01PTRCTL0[07:04] (0x0-0xF)\r
- // BL1 -> B01PTRCTL0[19:16] (0x0-0xF)\r
- reg = B01PTRCTL0 + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET);\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= (byte_lane & BIT0) ? (16) : (4);\r
- tempD &= 0xF;\r
-\r
- // Adjust PI_COUNT\r
- pi_count = (tempD * HALF_CLK);\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // BL0 -> B0DLLPICODER0[21:16] (0x00-0x3F)\r
- // BL1 -> B1DLLPICODER0[21:16] (0x00-0x3F)\r
- reg = (byte_lane & BIT0) ? (B1DLLPICODER0) : (B0DLLPICODER0);\r
- reg += (((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET));\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= 16;\r
- tempD &= 0x3F;\r
-\r
- // Adjust PI_COUNT\r
- pi_count += tempD;\r
-\r
- LEAVEFN();\r
- return pi_count;\r
-}\r
-\r
-// set_wdq:\r
-//\r
-// This function will program the WDQ delays based on an absolute number of PIs.\r
-// (currently doesn't comprehend rank)\r
-void set_wdq(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint8_t byte_lane,\r
- uint32_t pi_count)\r
-{\r
- uint32_t reg;\r
- uint32_t msk;\r
- uint32_t tempD;\r
-\r
- ENTERFN();\r
- DPF(D_TRN, "Wdq ch%d rnk%d ln%d : pi=%03X\n", channel, rank, byte_lane, pi_count);\r
-\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // BL0 -> B01PTRCTL0[03:00] (0x0-0xF)\r
- // BL1 -> B01PTRCTL0[15:12] (0x0-0xF)\r
- reg = B01PTRCTL0 + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET);\r
- msk = (byte_lane & BIT0) ? (BIT15 | BIT14 | BIT13 | BIT12) : (BIT3 | BIT2 | BIT1 | BIT0);\r
- tempD = pi_count / HALF_CLK;\r
- tempD <<= (byte_lane & BIT0) ? (12) : (0);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // Adjust PI_COUNT\r
- pi_count -= ((pi_count / HALF_CLK) & 0xF) * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // BL0 -> B0DLLPICODER0[13:08] (0x00-0x3F)\r
- // BL1 -> B1DLLPICODER0[13:08] (0x00-0x3F)\r
- reg = (byte_lane & BIT0) ? (B1DLLPICODER0) : (B0DLLPICODER0);\r
- reg += (((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET));\r
- msk = (BIT13 | BIT12 | BIT11 | BIT10 | BIT9 | BIT8);\r
- tempD = pi_count << 8;\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // DEADBAND\r
- // BL0/1 -> B01DBCTL1[06/09] (+1 select)\r
- // BL0/1 -> B01DBCTL1[00/03] (enable)\r
- reg = B01DBCTL1 + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET);\r
- msk = 0x00;\r
- tempD = 0x00;\r
- // enable\r
- msk |= (byte_lane & BIT0) ? (BIT3) : (BIT0);\r
- if ((pi_count < EARLY_DB) || (pi_count > LATE_DB))\r
- {\r
- tempD |= msk;\r
- }\r
- // select\r
- msk |= (byte_lane & BIT0) ? (BIT9) : (BIT6);\r
- if (pi_count < EARLY_DB)\r
- {\r
- tempD |= msk;\r
- }\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // error check\r
- if (pi_count > 0x3F)\r
- {\r
- training_message(channel, rank, byte_lane);\r
- post_code(0xEE, 0xE3);\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// get_wdq:\r
-//\r
-// This function will return the amount of WDQ delay on the given channel, rank, byte_lane as an absolute PI count.\r
-// (currently doesn't comprehend rank)\r
-uint32_t get_wdq(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint8_t byte_lane)\r
-{\r
- uint32_t reg;\r
- uint32_t tempD;\r
- uint32_t pi_count;\r
-\r
- ENTERFN();\r
-\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // BL0 -> B01PTRCTL0[03:00] (0x0-0xF)\r
- // BL1 -> B01PTRCTL0[15:12] (0x0-0xF)\r
- reg = B01PTRCTL0 + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET);\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= (byte_lane & BIT0) ? (12) : (0);\r
- tempD &= 0xF;\r
-\r
- // Adjust PI_COUNT\r
- pi_count = (tempD * HALF_CLK);\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // BL0 -> B0DLLPICODER0[13:08] (0x00-0x3F)\r
- // BL1 -> B1DLLPICODER0[13:08] (0x00-0x3F)\r
- reg = (byte_lane & BIT0) ? (B1DLLPICODER0) : (B0DLLPICODER0);\r
- reg += (((byte_lane >> 1) * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET));\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= 8;\r
- tempD &= 0x3F;\r
-\r
- // Adjust PI_COUNT\r
- pi_count += tempD;\r
-\r
- LEAVEFN();\r
- return pi_count;\r
-}\r
-\r
-// set_wcmd:\r
-//\r
-// This function will program the WCMD delays based on an absolute number of PIs.\r
-void set_wcmd(\r
- uint8_t channel,\r
- uint32_t pi_count)\r
-{\r
- uint32_t reg;\r
- uint32_t msk;\r
- uint32_t tempD;\r
-\r
- ENTERFN();\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // CMDPTRREG[11:08] (0x0-0xF)\r
- reg = CMDPTRREG + (channel * DDRIOCCC_CH_OFFSET);\r
- msk = (BIT11 | BIT10 | BIT9 | BIT8);\r
- tempD = pi_count / HALF_CLK;\r
- tempD <<= 8;\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // Adjust PI_COUNT\r
- pi_count -= ((pi_count / HALF_CLK) & 0xF) * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // CMDDLLPICODER0[29:24] -> CMDSLICE R3 (unused)\r
- // CMDDLLPICODER0[21:16] -> CMDSLICE L3 (unused)\r
- // CMDDLLPICODER0[13:08] -> CMDSLICE R2 (unused)\r
- // CMDDLLPICODER0[05:00] -> CMDSLICE L2 (unused)\r
- // CMDDLLPICODER1[29:24] -> CMDSLICE R1 (unused)\r
- // CMDDLLPICODER1[21:16] -> CMDSLICE L1 (0x00-0x3F)\r
- // CMDDLLPICODER1[13:08] -> CMDSLICE R0 (unused)\r
- // CMDDLLPICODER1[05:00] -> CMDSLICE L0 (unused)\r
- reg = CMDDLLPICODER1 + (channel * DDRIOCCC_CH_OFFSET);\r
-\r
- msk = (BIT29 | BIT28 | BIT27 | BIT26 | BIT25 | BIT24) | (BIT21 | BIT20 | BIT19 | BIT18 | BIT17 | BIT16)\r
- | (BIT13 | BIT12 | BIT11 | BIT10 | BIT9 | BIT8) | (BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0);\r
-\r
- tempD = (pi_count << 24) | (pi_count << 16) | (pi_count << 8) | (pi_count << 0);\r
-\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
- reg = CMDDLLPICODER0 + (channel * DDRIOCCC_CH_OFFSET); // PO\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // DEADBAND\r
- // CMDCFGREG0[17] (+1 select)\r
- // CMDCFGREG0[16] (enable)\r
- reg = CMDCFGREG0 + (channel * DDRIOCCC_CH_OFFSET);\r
- msk = 0x00;\r
- tempD = 0x00;\r
- // enable\r
- msk |= BIT16;\r
- if ((pi_count < EARLY_DB) || (pi_count > LATE_DB))\r
- {\r
- tempD |= msk;\r
- }\r
- // select\r
- msk |= BIT17;\r
- if (pi_count < EARLY_DB)\r
- {\r
- tempD |= msk;\r
- }\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // error check\r
- if (pi_count > 0x3F)\r
- {\r
- post_code(0xEE, 0xE4);\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// get_wcmd:\r
-//\r
-// This function will return the amount of WCMD delay on the given channel as an absolute PI count.\r
-uint32_t get_wcmd(\r
- uint8_t channel)\r
-{\r
- uint32_t reg;\r
- uint32_t tempD;\r
- uint32_t pi_count;\r
-\r
- ENTERFN();\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // CMDPTRREG[11:08] (0x0-0xF)\r
- reg = CMDPTRREG + (channel * DDRIOCCC_CH_OFFSET);\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= 8;\r
- tempD &= 0xF;\r
-\r
- // Adjust PI_COUNT\r
- pi_count = tempD * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // CMDDLLPICODER0[29:24] -> CMDSLICE R3 (unused)\r
- // CMDDLLPICODER0[21:16] -> CMDSLICE L3 (unused)\r
- // CMDDLLPICODER0[13:08] -> CMDSLICE R2 (unused)\r
- // CMDDLLPICODER0[05:00] -> CMDSLICE L2 (unused)\r
- // CMDDLLPICODER1[29:24] -> CMDSLICE R1 (unused)\r
- // CMDDLLPICODER1[21:16] -> CMDSLICE L1 (0x00-0x3F)\r
- // CMDDLLPICODER1[13:08] -> CMDSLICE R0 (unused)\r
- // CMDDLLPICODER1[05:00] -> CMDSLICE L0 (unused)\r
- reg = CMDDLLPICODER1 + (channel * DDRIOCCC_CH_OFFSET);\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= 16;\r
- tempD &= 0x3F;\r
-\r
- // Adjust PI_COUNT\r
- pi_count += tempD;\r
-\r
- LEAVEFN();\r
- return pi_count;\r
-}\r
-\r
-// set_wclk:\r
-//\r
-// This function will program the WCLK delays based on an absolute number of PIs.\r
-void set_wclk(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint32_t pi_count)\r
-{\r
- uint32_t reg;\r
- uint32_t msk;\r
- uint32_t tempD;\r
-\r
- ENTERFN();\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // CCPTRREG[15:12] -> CLK1 (0x0-0xF)\r
- // CCPTRREG[11:08] -> CLK0 (0x0-0xF)\r
- reg = CCPTRREG + (channel * DDRIOCCC_CH_OFFSET);\r
- msk = (BIT15 | BIT14 | BIT13 | BIT12) | (BIT11 | BIT10 | BIT9 | BIT8);\r
- tempD = ((pi_count / HALF_CLK) << 12) | ((pi_count / HALF_CLK) << 8);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // Adjust PI_COUNT\r
- pi_count -= ((pi_count / HALF_CLK) & 0xF) * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // ECCB1DLLPICODER0[13:08] -> CLK0 (0x00-0x3F)\r
- // ECCB1DLLPICODER0[21:16] -> CLK1 (0x00-0x3F)\r
- reg = (rank) ? (ECCB1DLLPICODER0) : (ECCB1DLLPICODER0);\r
- reg += (channel * DDRIOCCC_CH_OFFSET);\r
- msk = (BIT21 | BIT20 | BIT19 | BIT18 | BIT17 | BIT16) | (BIT13 | BIT12 | BIT11 | BIT10 | BIT9 | BIT8);\r
- tempD = (pi_count << 16) | (pi_count << 8);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
- reg = (rank) ? (ECCB1DLLPICODER1) : (ECCB1DLLPICODER1);\r
- reg += (channel * DDRIOCCC_CH_OFFSET);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
- reg = (rank) ? (ECCB1DLLPICODER2) : (ECCB1DLLPICODER2);\r
- reg += (channel * DDRIOCCC_CH_OFFSET);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
- reg = (rank) ? (ECCB1DLLPICODER3) : (ECCB1DLLPICODER3);\r
- reg += (channel * DDRIOCCC_CH_OFFSET);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // DEADBAND\r
- // CCCFGREG1[11:08] (+1 select)\r
- // CCCFGREG1[03:00] (enable)\r
- reg = CCCFGREG1 + (channel * DDRIOCCC_CH_OFFSET);\r
- msk = 0x00;\r
- tempD = 0x00;\r
- // enable\r
- msk |= (BIT3 | BIT2 | BIT1 | BIT0); // only ??? matters\r
- if ((pi_count < EARLY_DB) || (pi_count > LATE_DB))\r
- {\r
- tempD |= msk;\r
- }\r
- // select\r
- msk |= (BIT11 | BIT10 | BIT9 | BIT8); // only ??? matters\r
- if (pi_count < EARLY_DB)\r
- {\r
- tempD |= msk;\r
- }\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // error check\r
- if (pi_count > 0x3F)\r
- {\r
- post_code(0xEE, 0xE5);\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// get_wclk:\r
-//\r
-// This function will return the amout of WCLK delay on the given channel, rank as an absolute PI count.\r
-uint32_t get_wclk(\r
- uint8_t channel,\r
- uint8_t rank)\r
-{\r
- uint32_t reg;\r
- uint32_t tempD;\r
- uint32_t pi_count;\r
-\r
- ENTERFN();\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // CCPTRREG[15:12] -> CLK1 (0x0-0xF)\r
- // CCPTRREG[11:08] -> CLK0 (0x0-0xF)\r
- reg = CCPTRREG + (channel * DDRIOCCC_CH_OFFSET);\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= (rank) ? (12) : (8);\r
- tempD &= 0xF;\r
-\r
- // Adjust PI_COUNT\r
- pi_count = tempD * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // ECCB1DLLPICODER0[13:08] -> CLK0 (0x00-0x3F)\r
- // ECCB1DLLPICODER0[21:16] -> CLK1 (0x00-0x3F)\r
- reg = (rank) ? (ECCB1DLLPICODER0) : (ECCB1DLLPICODER0);\r
- reg += (channel * DDRIOCCC_CH_OFFSET);\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= (rank) ? (16) : (8);\r
- tempD &= 0x3F;\r
-\r
- pi_count += tempD;\r
-\r
- LEAVEFN();\r
- return pi_count;\r
-}\r
-\r
-// set_wctl:\r
-//\r
-// This function will program the WCTL delays based on an absolute number of PIs.\r
-// (currently doesn't comprehend rank)\r
-void set_wctl(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint32_t pi_count)\r
-{\r
- uint32_t reg;\r
- uint32_t msk;\r
- uint32_t tempD;\r
-\r
- ENTERFN();\r
-\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // CCPTRREG[31:28] (0x0-0xF)\r
- // CCPTRREG[27:24] (0x0-0xF)\r
- reg = CCPTRREG + (channel * DDRIOCCC_CH_OFFSET);\r
- msk = (BIT31 | BIT30 | BIT29 | BIT28) | (BIT27 | BIT26 | BIT25 | BIT24);\r
- tempD = ((pi_count / HALF_CLK) << 28) | ((pi_count / HALF_CLK) << 24);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // Adjust PI_COUNT\r
- pi_count -= ((pi_count / HALF_CLK) & 0xF) * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // ECCB1DLLPICODER?[29:24] (0x00-0x3F)\r
- // ECCB1DLLPICODER?[29:24] (0x00-0x3F)\r
- reg = ECCB1DLLPICODER0 + (channel * DDRIOCCC_CH_OFFSET);\r
- msk = (BIT29 | BIT28 | BIT27 | BIT26 | BIT25 | BIT24);\r
- tempD = (pi_count << 24);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
- reg = ECCB1DLLPICODER1 + (channel * DDRIOCCC_CH_OFFSET);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
- reg = ECCB1DLLPICODER2 + (channel * DDRIOCCC_CH_OFFSET);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
- reg = ECCB1DLLPICODER3 + (channel * DDRIOCCC_CH_OFFSET);\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // DEADBAND\r
- // CCCFGREG1[13:12] (+1 select)\r
- // CCCFGREG1[05:04] (enable)\r
- reg = CCCFGREG1 + (channel * DDRIOCCC_CH_OFFSET);\r
- msk = 0x00;\r
- tempD = 0x00;\r
- // enable\r
- msk |= (BIT5 | BIT4); // only ??? matters\r
- if ((pi_count < EARLY_DB) || (pi_count > LATE_DB))\r
- {\r
- tempD |= msk;\r
- }\r
- // select\r
- msk |= (BIT13 | BIT12); // only ??? matters\r
- if (pi_count < EARLY_DB)\r
- {\r
- tempD |= msk;\r
- }\r
- isbM32m(DDRPHY, reg, tempD, msk);\r
-\r
- // error check\r
- if (pi_count > 0x3F)\r
- {\r
- post_code(0xEE, 0xE6);\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// get_wctl:\r
-//\r
-// This function will return the amount of WCTL delay on the given channel, rank as an absolute PI count.\r
-// (currently doesn't comprehend rank)\r
-uint32_t get_wctl(\r
- uint8_t channel,\r
- uint8_t rank)\r
-{\r
- uint32_t reg;\r
- uint32_t tempD;\r
- uint32_t pi_count;\r
-\r
- ENTERFN();\r
-\r
- // RDPTR (1/2 MCLK, 64 PIs)\r
- // CCPTRREG[31:28] (0x0-0xF)\r
- // CCPTRREG[27:24] (0x0-0xF)\r
- reg = CCPTRREG + (channel * DDRIOCCC_CH_OFFSET);\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= 24;\r
- tempD &= 0xF;\r
-\r
- // Adjust PI_COUNT\r
- pi_count = tempD * HALF_CLK;\r
-\r
- // PI (1/64 MCLK, 1 PIs)\r
- // ECCB1DLLPICODER?[29:24] (0x00-0x3F)\r
- // ECCB1DLLPICODER?[29:24] (0x00-0x3F)\r
- reg = ECCB1DLLPICODER0 + (channel * DDRIOCCC_CH_OFFSET);\r
- tempD = isbR32m(DDRPHY, reg);\r
- tempD >>= 24;\r
- tempD &= 0x3F;\r
-\r
- // Adjust PI_COUNT\r
- pi_count += tempD;\r
-\r
- LEAVEFN();\r
- return pi_count;\r
-}\r
-\r
-// set_vref:\r
-//\r
-// This function will program the internal Vref setting in a given byte lane in a given channel.\r
-void set_vref(\r
- uint8_t channel,\r
- uint8_t byte_lane,\r
- uint32_t setting)\r
-{\r
- uint32_t reg = (byte_lane & 0x1) ? (B1VREFCTL) : (B0VREFCTL);\r
-\r
- ENTERFN();\r
- DPF(D_TRN, "Vref ch%d ln%d : val=%03X\n", channel, byte_lane, setting);\r
-\r
- isbM32m(DDRPHY, (reg + (channel * DDRIODQ_CH_OFFSET) + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET)),\r
- (vref_codes[setting] << 2), (BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2));\r
- //isbM32m(DDRPHY, (reg + (channel * DDRIODQ_CH_OFFSET) + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET)), (setting<<2), (BIT7|BIT6|BIT5|BIT4|BIT3|BIT2));\r
- // need to wait ~300ns for Vref to settle (check that this is necessary)\r
- delay_n(300);\r
- // ??? may need to clear pointers ???\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// get_vref:\r
-//\r
-// This function will return the internal Vref setting for the given channel, byte_lane;\r
-uint32_t get_vref(\r
- uint8_t channel,\r
- uint8_t byte_lane)\r
-{\r
- uint8_t j;\r
- uint32_t ret_val = sizeof(vref_codes) / 2;\r
- uint32_t reg = (byte_lane & 0x1) ? (B1VREFCTL) : (B0VREFCTL);\r
-\r
- uint32_t tempD;\r
-\r
- ENTERFN();\r
- tempD = isbR32m(DDRPHY, (reg + (channel * DDRIODQ_CH_OFFSET) + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET)));\r
- tempD >>= 2;\r
- tempD &= 0x3F;\r
- for (j = 0; j < sizeof(vref_codes); j++)\r
- {\r
- if (vref_codes[j] == tempD)\r
- {\r
- ret_val = j;\r
- break;\r
- }\r
- }\r
- LEAVEFN();\r
- return ret_val;\r
-}\r
-\r
-// clear_pointers:\r
-//\r
-// This function will be used to clear the pointers in a given byte lane in a given channel.\r
-void clear_pointers(\r
- void)\r
-{\r
- uint8_t channel_i;\r
- uint8_t bl_i;\r
-\r
- ENTERFN();\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- for (bl_i = 0; bl_i < NUM_BYTE_LANES; bl_i++)\r
- {\r
- isbM32m(DDRPHY, (B01PTRCTL1 + (channel_i * DDRIODQ_CH_OFFSET) + ((bl_i >> 1) * DDRIODQ_BL_OFFSET)), ~(BIT8),\r
- (BIT8));\r
- //delay_m(1); // DEBUG\r
- isbM32m(DDRPHY, (B01PTRCTL1 + (channel_i * DDRIODQ_CH_OFFSET) + ((bl_i >> 1) * DDRIODQ_BL_OFFSET)), (BIT8),\r
- (BIT8));\r
- }\r
- }\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// void enable_cache:\r
-void enable_cache(\r
- void)\r
-{\r
- // Cache control not used in Quark MRC\r
- return;\r
-}\r
-\r
-// void disable_cache:\r
-void disable_cache(\r
- void)\r
-{\r
- // Cache control not used in Quark MRC\r
- return;\r
-}\r
-\r
-// Send DRAM command, data should be formated\r
-// using DCMD_Xxxx macro or emrsXCommand structure.\r
-static void dram_init_command(\r
- uint32_t data)\r
-{\r
- Wr32(DCMD, 0, data);\r
-}\r
-\r
-// find_rising_edge:\r
-//\r
-// This function will find the rising edge transition on RCVN or WDQS.\r
-void find_rising_edge(\r
- MRCParams_t *mrc_params,\r
- uint32_t delay[],\r
- uint8_t channel,\r
- uint8_t rank,\r
- bool rcvn)\r
-{\r
-\r
-#define SAMPLE_CNT 3 // number of sample points\r
-#define SAMPLE_DLY 26 // number of PIs to increment per sample\r
-#define FORWARD true // indicates to increase delays when looking for edge\r
-#define BACKWARD false // indicates to decrease delays when looking for edge\r
-\r
- bool all_edges_found; // determines stop condition\r
- bool direction[NUM_BYTE_LANES]; // direction indicator\r
- uint8_t sample_i; // sample counter\r
- uint8_t bl_i; // byte lane counter\r
- uint8_t bl_divisor = (mrc_params->channel_width == x16) ? 2 : 1; // byte lane divisor\r
- uint32_t sample_result[SAMPLE_CNT]; // results of "sample_dqs()"\r
- uint32_t tempD; // temporary DWORD\r
- uint32_t transition_pattern;\r
-\r
- ENTERFN();\r
-\r
- // select hte and request initial configuration\r
- select_hte(mrc_params);\r
- first_run = 1;\r
-\r
- // Take 3 sample points (T1,T2,T3) to obtain a transition pattern.\r
- for (sample_i = 0; sample_i < SAMPLE_CNT; sample_i++)\r
- {\r
- // program the desired delays for sample\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- // increase sample delay by 26 PI (0.2 CLK)\r
- if (rcvn)\r
- {\r
- set_rcvn(channel, rank, bl_i, delay[bl_i] + (sample_i * SAMPLE_DLY));\r
- }\r
- else\r
- {\r
- set_wdqs(channel, rank, bl_i, delay[bl_i] + (sample_i * SAMPLE_DLY));\r
- }\r
- } // bl_i loop\r
- // take samples (Tsample_i)\r
- sample_result[sample_i] = sample_dqs(mrc_params, channel, rank, rcvn);\r
-\r
- DPF(D_TRN, "Find rising edge %s ch%d rnk%d: #%d dly=%d dqs=%02X\n",\r
- (rcvn ? "RCVN" : "WDQS"), channel, rank,\r
- sample_i, sample_i * SAMPLE_DLY, sample_result[sample_i]);\r
-\r
- } // sample_i loop\r
-\r
- // This pattern will help determine where we landed and ultimately how to place RCVEN/WDQS.\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- // build "transition_pattern" (MSB is 1st sample)\r
- transition_pattern = 0x00;\r
- for (sample_i = 0; sample_i < SAMPLE_CNT; sample_i++)\r
- {\r
- transition_pattern |= ((sample_result[sample_i] & (1 << bl_i)) >> bl_i) << (SAMPLE_CNT - 1 - sample_i);\r
- } // sample_i loop\r
-\r
- DPF(D_TRN, "=== transition pattern %d\n", transition_pattern);\r
-\r
- // set up to look for rising edge based on "transition_pattern"\r
- switch (transition_pattern)\r
- {\r
- case 0x00: // sampled 0->0->0\r
- // move forward from T3 looking for 0->1\r
- delay[bl_i] += 2 * SAMPLE_DLY;\r
- direction[bl_i] = FORWARD;\r
- break;\r
- case 0x01: // sampled 0->0->1\r
- case 0x05: // sampled 1->0->1 (bad duty cycle) *HSD#237503*\r
- // move forward from T2 looking for 0->1\r
- delay[bl_i] += 1 * SAMPLE_DLY;\r
- direction[bl_i] = FORWARD;\r
- break;\r
-// HSD#237503\r
-// case 0x02: // sampled 0->1->0 (bad duty cycle)\r
-// training_message(channel, rank, bl_i);\r
-// post_code(0xEE, 0xE8);\r
-// break;\r
- case 0x02: // sampled 0->1->0 (bad duty cycle) *HSD#237503*\r
- case 0x03: // sampled 0->1->1\r
- // move forward from T1 looking for 0->1\r
- delay[bl_i] += 0 * SAMPLE_DLY;\r
- direction[bl_i] = FORWARD;\r
- break;\r
- case 0x04: // sampled 1->0->0 (assumes BL8, HSD#234975)\r
- // move forward from T3 looking for 0->1\r
- delay[bl_i] += 2 * SAMPLE_DLY;\r
- direction[bl_i] = FORWARD;\r
- break;\r
-// HSD#237503\r
-// case 0x05: // sampled 1->0->1 (bad duty cycle)\r
-// training_message(channel, rank, bl_i);\r
-// post_code(0xEE, 0xE9);\r
-// break;\r
- case 0x06: // sampled 1->1->0\r
- case 0x07: // sampled 1->1->1\r
- // move backward from T1 looking for 1->0\r
- delay[bl_i] += 0 * SAMPLE_DLY;\r
- direction[bl_i] = BACKWARD;\r
- break;\r
- default:\r
- post_code(0xEE, 0xEE);\r
- break;\r
- } // transition_pattern switch\r
- // program delays\r
- if (rcvn)\r
- {\r
- set_rcvn(channel, rank, bl_i, delay[bl_i]);\r
- }\r
- else\r
- {\r
- set_wdqs(channel, rank, bl_i, delay[bl_i]);\r
- }\r
- } // bl_i loop\r
-\r
- // Based on the observed transition pattern on the byte lane,\r
- // begin looking for a rising edge with single PI granularity.\r
- do\r
- {\r
- all_edges_found = true; // assume all byte lanes passed\r
- tempD = sample_dqs(mrc_params, channel, rank, rcvn); // take a sample\r
- // check all each byte lane for proper edge\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- if (tempD & (1 << bl_i))\r
- {\r
- // sampled "1"\r
- if (direction[bl_i] == BACKWARD)\r
- {\r
- // keep looking for edge on this byte lane\r
- all_edges_found = false;\r
- delay[bl_i] -= 1;\r
- if (rcvn)\r
- {\r
- set_rcvn(channel, rank, bl_i, delay[bl_i]);\r
- }\r
- else\r
- {\r
- set_wdqs(channel, rank, bl_i, delay[bl_i]);\r
- }\r
- }\r
- }\r
- else\r
- {\r
- // sampled "0"\r
- if (direction[bl_i] == FORWARD)\r
- {\r
- // keep looking for edge on this byte lane\r
- all_edges_found = false;\r
- delay[bl_i] += 1;\r
- if (rcvn)\r
- {\r
- set_rcvn(channel, rank, bl_i, delay[bl_i]);\r
- }\r
- else\r
- {\r
- set_wdqs(channel, rank, bl_i, delay[bl_i]);\r
- }\r
- }\r
- }\r
- } // bl_i loop\r
- } while (!all_edges_found);\r
-\r
- // restore DDR idle state\r
- dram_init_command(DCMD_PREA(rank));\r
-\r
- DPF(D_TRN, "Delay %03X %03X %03X %03X\n",\r
- delay[0], delay[1], delay[2], delay[3]);\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// sample_dqs:\r
-//\r
-// This function will sample the DQTRAINSTS registers in the given channel/rank SAMPLE_SIZE times looking for a valid '0' or '1'.\r
-// It will return an encoded DWORD in which each bit corresponds to the sampled value on the byte lane.\r
-uint32_t sample_dqs(\r
- MRCParams_t *mrc_params,\r
- uint8_t channel,\r
- uint8_t rank,\r
- bool rcvn)\r
-{\r
- uint8_t j; // just a counter\r
- uint8_t bl_i; // which BL in the module (always 2 per module)\r
- uint8_t bl_grp; // which BL module\r
- uint8_t bl_divisor = (mrc_params->channel_width == x16) ? 2 : 1; // byte lane divisor\r
- uint32_t msk[2]; // BLx in module\r
- uint32_t sampled_val[SAMPLE_SIZE]; // DQTRAINSTS register contents for each sample\r
- uint32_t num_0s; // tracks the number of '0' samples\r
- uint32_t num_1s; // tracks the number of '1' samples\r
- uint32_t ret_val = 0x00; // assume all '0' samples\r
- uint32_t address = get_addr(mrc_params, channel, rank);\r
-\r
- // initialise "msk[]"\r
- msk[0] = (rcvn) ? (BIT1) : (BIT9); // BL0\r
- msk[1] = (rcvn) ? (BIT0) : (BIT8); // BL1\r
-\r
-\r
- // cycle through each byte lane group\r
- for (bl_grp = 0; bl_grp < (NUM_BYTE_LANES / bl_divisor) / 2; bl_grp++)\r
- {\r
- // take SAMPLE_SIZE samples\r
- for (j = 0; j < SAMPLE_SIZE; j++)\r
- {\r
- HteMemOp(address, first_run, rcvn?0:1);\r
- first_run = 0;\r
-\r
- // record the contents of the proper DQTRAINSTS register\r
- sampled_val[j] = isbR32m(DDRPHY, (DQTRAINSTS + (bl_grp * DDRIODQ_BL_OFFSET) + (channel * DDRIODQ_CH_OFFSET)));\r
- }\r
- // look for a majority value ( (SAMPLE_SIZE/2)+1 ) on the byte lane\r
- // and set that value in the corresponding "ret_val" bit\r
- for (bl_i = 0; bl_i < 2; bl_i++)\r
- {\r
- num_0s = 0x00; // reset '0' tracker for byte lane\r
- num_1s = 0x00; // reset '1' tracker for byte lane\r
- for (j = 0; j < SAMPLE_SIZE; j++)\r
- {\r
- if (sampled_val[j] & msk[bl_i])\r
- {\r
- num_1s++;\r
- }\r
- else\r
- {\r
- num_0s++;\r
- }\r
- }\r
- if (num_1s > num_0s)\r
- {\r
- ret_val |= (1 << (bl_i + (bl_grp * 2)));\r
- }\r
- }\r
- }\r
-\r
- // "ret_val.0" contains the status of BL0\r
- // "ret_val.1" contains the status of BL1\r
- // "ret_val.2" contains the status of BL2\r
- // etc.\r
- return ret_val;\r
-}\r
-\r
-// get_addr:\r
-//\r
-// This function will return a 32 bit address in the desired channel and rank.\r
-uint32_t get_addr(\r
- MRCParams_t *mrc_params,\r
- uint8_t channel,\r
- uint8_t rank)\r
-{\r
- uint32_t offset = 0x02000000; // 32MB\r
-\r
- // Begin product specific code\r
- if (channel > 0)\r
- {\r
- DPF(D_ERROR, "ILLEGAL CHANNEL\n");\r
- DEAD_LOOP();\r
- }\r
-\r
- if (rank > 1)\r
- {\r
- DPF(D_ERROR, "ILLEGAL RANK\n");\r
- DEAD_LOOP();\r
- }\r
-\r
- // use 256MB lowest density as per DRP == 0x0003\r
- offset += rank * (256 * 1024 * 1024);\r
-\r
- return offset;\r
-}\r
-\r
-// byte_lane_mask:\r
-//\r
-// This function will return a 32 bit mask that will be used to check for byte lane failures.\r
-uint32_t byte_lane_mask(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint32_t j;\r
- uint32_t ret_val = 0x00;\r
-\r
- // set "ret_val" based on NUM_BYTE_LANES such that you will check only BL0 in "result"\r
- // (each bit in "result" represents a byte lane)\r
- for (j = 0; j < MAX_BYTE_LANES; j += NUM_BYTE_LANES)\r
- {\r
- ret_val |= (1 << ((j / NUM_BYTE_LANES) * NUM_BYTE_LANES));\r
- }\r
-\r
- // HSD#235037\r
- // need to adjust the mask for 16-bit mode\r
- if (mrc_params->channel_width == x16)\r
- {\r
- ret_val |= (ret_val << 2);\r
- }\r
-\r
- return ret_val;\r
-}\r
-\r
-\r
-// read_tsc:\r
-//\r
-// This function will do some assembly to return TSC register contents as a uint64_t.\r
-uint64_t read_tsc(\r
- void)\r
-{\r
- volatile uint64_t tsc; // EDX:EAX\r
-\r
-#if defined (SIM) || defined (GCC)\r
- volatile uint32_t tscH; // EDX\r
- volatile uint32_t tscL;// EAX\r
-\r
- asm("rdtsc":"=a"(tscL),"=d"(tscH));\r
- tsc = tscH;\r
- tsc = (tsc<<32)|tscL;\r
-#else\r
- tsc = __rdtsc();\r
-#endif\r
-\r
- return tsc;\r
-}\r
-\r
-// get_tsc_freq:\r
-//\r
-// This function returns the TSC frequency in MHz\r
-uint32_t get_tsc_freq(\r
- void)\r
-{\r
- static uint32_t freq[] =\r
- { 533, 400, 200, 100 };\r
- uint32_t fuse;\r
-#if 0\r
- fuse = (isbR32m(FUSE, 0) >> 12) & (BIT1|BIT0);\r
-#else\r
- // todo!!! Fixed 533MHz for emulation or debugging\r
- fuse = 0;\r
-#endif\r
- return freq[fuse];\r
-}\r
-\r
-#ifndef SIM\r
-// delay_n:\r
-//\r
-// This is a simple delay function.\r
-// It takes "nanoseconds" as a parameter.\r
-void delay_n(\r
- uint32_t nanoseconds)\r
-{\r
- // 1000 MHz clock has 1ns period --> no conversion required\r
- uint64_t final_tsc = read_tsc();\r
- final_tsc += ((get_tsc_freq() * (nanoseconds)) / 1000);\r
-\r
- while (read_tsc() < final_tsc)\r
- ;\r
- return;\r
-}\r
-#endif\r
-\r
-// delay_u:\r
-//\r
-// This is a simple delay function.\r
-// It takes "microseconds as a parameter.\r
-void delay_u(\r
- uint32_t microseconds)\r
-{\r
- // 64 bit math is not an option, just use loops\r
- while (microseconds--)\r
- {\r
- delay_n(1000);\r
- }\r
- return;\r
-}\r
-\r
-// delay_m:\r
-//\r
-// This is a simple delay function.\r
-// It takes "milliseconds" as a parameter.\r
-void delay_m(\r
- uint32_t milliseconds)\r
-{\r
- // 64 bit math is not an option, just use loops\r
- while (milliseconds--)\r
- {\r
- delay_u(1000);\r
- }\r
- return;\r
-}\r
-\r
-// delay_s:\r
-//\r
-// This is a simple delay function.\r
-// It takes "seconds" as a parameter.\r
-void delay_s(\r
- uint32_t seconds)\r
-{\r
- // 64 bit math is not an option, just use loops\r
- while (seconds--)\r
- {\r
- delay_m(1000);\r
- }\r
- return;\r
-}\r
-\r
-// post_code:\r
-//\r
-// This function will output the POST CODE to the four 7-Segment LED displays.\r
-void post_code(\r
- uint8_t major,\r
- uint8_t minor)\r
-{\r
-#ifdef EMU\r
- // Update global variable for execution tracking in debug env\r
- PostCode = ((major << 8) | minor);\r
-#endif\r
-\r
- // send message to UART\r
- DPF(D_INFO, "POST: 0x%01X%02X\n", major, minor);\r
-\r
- // error check:\r
- if (major == 0xEE)\r
- {\r
- // todo!!! Consider updating error status and exit MRC\r
-#ifdef SIM\r
- // enable Ctrl-C handling\r
- for(;;) delay_n(100);\r
-#else\r
- DEAD_LOOP();\r
-#endif\r
- }\r
-}\r
-\r
-void training_message(\r
- uint8_t channel,\r
- uint8_t rank,\r
- uint8_t byte_lane)\r
-{\r
- // send message to UART\r
- DPF(D_INFO, "CH%01X RK%01X BL%01X\n", channel, rank, byte_lane);\r
- return;\r
-}\r
-\r
-void print_timings(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint8_t algo_i;\r
- uint8_t channel_i;\r
- uint8_t rank_i;\r
- uint8_t bl_i;\r
- uint8_t bl_divisor = (mrc_params->channel_width == x16) ? 2 : 1;\r
-\r
- DPF(D_INFO, "\n---------------------------");\r
- DPF(D_INFO, "\nALGO[CH:RK] BL0 BL1 BL2 BL3");\r
- DPF(D_INFO, "\n===========================");\r
- for (algo_i = 0; algo_i < eMAX_ALGOS; algo_i++)\r
- {\r
- for (channel_i = 0; channel_i < NUM_CHANNELS; channel_i++)\r
- {\r
- if (mrc_params->channel_enables & (1 << channel_i))\r
- {\r
- for (rank_i = 0; rank_i < NUM_RANKS; rank_i++)\r
- {\r
- if (mrc_params->rank_enables & (1 << rank_i))\r
- {\r
- switch (algo_i)\r
- {\r
- case eRCVN:\r
- DPF(D_INFO, "\nRCVN[%02d:%02d]", channel_i, rank_i);\r
- break;\r
- case eWDQS:\r
- DPF(D_INFO, "\nWDQS[%02d:%02d]", channel_i, rank_i);\r
- break;\r
- case eWDQx:\r
- DPF(D_INFO, "\nWDQx[%02d:%02d]", channel_i, rank_i);\r
- break;\r
- case eRDQS:\r
- DPF(D_INFO, "\nRDQS[%02d:%02d]", channel_i, rank_i);\r
- break;\r
- case eVREF:\r
- DPF(D_INFO, "\nVREF[%02d:%02d]", channel_i, rank_i);\r
- break;\r
- case eWCMD:\r
- DPF(D_INFO, "\nWCMD[%02d:%02d]", channel_i, rank_i);\r
- break;\r
- case eWCTL:\r
- DPF(D_INFO, "\nWCTL[%02d:%02d]", channel_i, rank_i);\r
- break;\r
- case eWCLK:\r
- DPF(D_INFO, "\nWCLK[%02d:%02d]", channel_i, rank_i);\r
- break;\r
- default:\r
- break;\r
- } // algo_i switch\r
- for (bl_i = 0; bl_i < (NUM_BYTE_LANES / bl_divisor); bl_i++)\r
- {\r
- switch (algo_i)\r
- {\r
- case eRCVN:\r
- DPF(D_INFO, " %03d", get_rcvn(channel_i, rank_i, bl_i));\r
- break;\r
- case eWDQS:\r
- DPF(D_INFO, " %03d", get_wdqs(channel_i, rank_i, bl_i));\r
- break;\r
- case eWDQx:\r
- DPF(D_INFO, " %03d", get_wdq(channel_i, rank_i, bl_i));\r
- break;\r
- case eRDQS:\r
- DPF(D_INFO, " %03d", get_rdqs(channel_i, rank_i, bl_i));\r
- break;\r
- case eVREF:\r
- DPF(D_INFO, " %03d", get_vref(channel_i, bl_i));\r
- break;\r
- case eWCMD:\r
- DPF(D_INFO, " %03d", get_wcmd(channel_i));\r
- break;\r
- case eWCTL:\r
- DPF(D_INFO, " %03d", get_wctl(channel_i, rank_i));\r
- break;\r
- case eWCLK:\r
- DPF(D_INFO, " %03d", get_wclk(channel_i, rank_i));\r
- break;\r
- default:\r
- break;\r
- } // algo_i switch\r
- } // bl_i loop\r
- } // if rank_i enabled\r
- } // rank_i loop\r
- } // if channel_i enabled\r
- } // channel_i loop\r
- } // algo_i loop\r
- DPF(D_INFO, "\n---------------------------");\r
- DPF(D_INFO, "\n");\r
- return;\r
-}\r
-\r
-// 32 bit LFSR with characteristic polynomial: X^32 + X^22 +X^2 + X^1\r
-// The function takes pointer to previous 32 bit value and modifies it to next value.\r
-void lfsr32(\r
- uint32_t *lfsr_ptr)\r
-{\r
- uint32_t bit;\r
- uint32_t lfsr;\r
- uint32_t i;\r
-\r
- lfsr = *lfsr_ptr;\r
-\r
- for (i = 0; i < 32; i++)\r
- {\r
- bit = 1 ^ (lfsr & BIT0);\r
- bit = bit ^ ((lfsr & BIT1) >> 1);\r
- bit = bit ^ ((lfsr & BIT2) >> 2);\r
- bit = bit ^ ((lfsr & BIT22) >> 22);\r
-\r
- lfsr = ((lfsr >> 1) | (bit << 31));\r
- }\r
-\r
- *lfsr_ptr = lfsr;\r
- return;\r
-}\r
-\r
-// The purpose of this function is to ensure the SEC comes out of reset\r
-// and IA initiates the SEC enabling Memory Scrambling.\r
-void enable_scrambling(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint32_t lfsr = 0;\r
- uint8_t i;\r
-\r
- if (mrc_params->scrambling_enables == 0)\r
- return;\r
-\r
- ENTERFN();\r
-\r
- // 32 bit seed is always stored in BIOS NVM.\r
- lfsr = mrc_params->timings.scrambler_seed;\r
-\r
- if (mrc_params->boot_mode == bmCold)\r
- {\r
- // factory value is 0 and in first boot, a clock based seed is loaded.\r
- if (lfsr == 0)\r
- {\r
- lfsr = read_tsc() & 0x0FFFFFFF; // get seed from system clock and make sure it is not all 1's\r
- }\r
- // need to replace scrambler\r
- // get next 32bit LFSR 16 times which is the last part of the previous scrambler vector.\r
- else\r
- {\r
- for (i = 0; i < 16; i++)\r
- {\r
- lfsr32(&lfsr);\r
- }\r
- }\r
- mrc_params->timings.scrambler_seed = lfsr; // save new seed.\r
- } // if (cold_boot)\r
-\r
- // In warm boot or S3 exit, we have the previous seed.\r
- // In cold boot, we have the last 32bit LFSR which is the new seed.\r
- lfsr32(&lfsr); // shift to next value\r
- isbW32m(MCU, SCRMSEED, (lfsr & 0x0003FFFF));\r
- for (i = 0; i < 2; i++)\r
- {\r
- isbW32m(MCU, SCRMLO + i, (lfsr & 0xAAAAAAAA));\r
- }\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
-// This function will store relevant timing data\r
-// This data will be used on subsequent boots to speed up boot times\r
-// and is required for Suspend To RAM capabilities.\r
-void store_timings(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint8_t ch, rk, bl;\r
- MrcTimings_t *mt = &mrc_params->timings;\r
-\r
- for (ch = 0; ch < NUM_CHANNELS; ch++)\r
- {\r
- for (rk = 0; rk < NUM_RANKS; rk++)\r
- {\r
- for (bl = 0; bl < NUM_BYTE_LANES; bl++)\r
- {\r
- mt->rcvn[ch][rk][bl] = get_rcvn(ch, rk, bl); // RCVN\r
- mt->rdqs[ch][rk][bl] = get_rdqs(ch, rk, bl); // RDQS\r
- mt->wdqs[ch][rk][bl] = get_wdqs(ch, rk, bl); // WDQS\r
- mt->wdq[ch][rk][bl] = get_wdq(ch, rk, bl); // WDQ\r
- if (rk == 0)\r
- {\r
- mt->vref[ch][bl] = get_vref(ch, bl); // VREF (RANK0 only)\r
- }\r
- }\r
- mt->wctl[ch][rk] = get_wctl(ch, rk); // WCTL\r
- }\r
- mt->wcmd[ch] = get_wcmd(ch); // WCMD\r
- }\r
-\r
- // need to save for a case of changing frequency after warm reset\r
- mt->ddr_speed = mrc_params->ddr_speed;\r
-\r
- return;\r
-}\r
-\r
-// This function will retrieve relevant timing data\r
-// This data will be used on subsequent boots to speed up boot times\r
-// and is required for Suspend To RAM capabilities.\r
-void restore_timings(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint8_t ch, rk, bl;\r
- const MrcTimings_t *mt = &mrc_params->timings;\r
-\r
- for (ch = 0; ch < NUM_CHANNELS; ch++)\r
- {\r
- for (rk = 0; rk < NUM_RANKS; rk++)\r
- {\r
- for (bl = 0; bl < NUM_BYTE_LANES; bl++)\r
- {\r
- set_rcvn(ch, rk, bl, mt->rcvn[ch][rk][bl]); // RCVN\r
- set_rdqs(ch, rk, bl, mt->rdqs[ch][rk][bl]); // RDQS\r
- set_wdqs(ch, rk, bl, mt->wdqs[ch][rk][bl]); // WDQS\r
- set_wdq(ch, rk, bl, mt->wdq[ch][rk][bl]); // WDQ\r
- if (rk == 0)\r
- {\r
- set_vref(ch, bl, mt->vref[ch][bl]); // VREF (RANK0 only)\r
- }\r
- }\r
- set_wctl(ch, rk, mt->wctl[ch][rk]); // WCTL\r
- }\r
- set_wcmd(ch, mt->wcmd[ch]); // WCMD\r
- }\r
-\r
- return;\r
-}\r
-\r
-// Configure default settings normally set as part of read training\r
-// Some defaults have to be set earlier as they may affect earlier\r
-// training steps.\r
-void default_timings(\r
- MRCParams_t *mrc_params)\r
-{\r
- uint8_t ch, rk, bl;\r
-\r
- for (ch = 0; ch < NUM_CHANNELS; ch++)\r
- {\r
- for (rk = 0; rk < NUM_RANKS; rk++)\r
- {\r
- for (bl = 0; bl < NUM_BYTE_LANES; bl++)\r
- {\r
- set_rdqs(ch, rk, bl, 24); // RDQS\r
- if (rk == 0)\r
- {\r
- set_vref(ch, bl, 32); // VREF (RANK0 only)\r
- }\r
- }\r
- }\r
- }\r
-\r
- return;\r
-}\r
-\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2017 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- ***************************************************************************/\r
-#ifndef _MEMINIT_UTILS_H_\r
-#define _MEMINIT_UTILS_H_\r
-\r
-// General Definitions:\r
-#ifdef QUICKSIM\r
-#define SAMPLE_SIZE 4 // reduce number of training samples in simulation env\r
-#else\r
-#define SAMPLE_SIZE 6 // must be odd number\r
-#endif\r
-\r
-#define EARLY_DB (0x12) // must be less than this number to enable early deadband\r
-#define LATE_DB (0x34) // must be greater than this number to enable late deadband\r
-#define CHX_REGS (11*4)\r
-#define FULL_CLK 128\r
-#define HALF_CLK 64\r
-#define QRTR_CLK 32\r
-\r
-\r
-\r
-#define MCEIL(num,den) ((uint8_t)((num+den-1)/den))\r
-#define MMAX(a,b) ((((int32_t)(a))>((int32_t)(b)))?(a):(b))\r
-#define MCOUNT(a) (sizeof(a)/sizeof(*a))\r
-\r
-typedef enum ALGOS_enum {\r
- eRCVN = 0,\r
- eWDQS,\r
- eWDQx,\r
- eRDQS,\r
- eVREF,\r
- eWCMD,\r
- eWCTL,\r
- eWCLK,\r
- eMAX_ALGOS,\r
-} ALGOs_t;\r
-\r
-\r
-// Prototypes:\r
-void set_rcvn(uint8_t channel, uint8_t rank, uint8_t byte_lane, uint32_t pi_count);\r
-void set_rdqs(uint8_t channel, uint8_t rank, uint8_t byte_lane, uint32_t pi_count);\r
-void set_wdqs(uint8_t channel, uint8_t rank, uint8_t byte_lane, uint32_t pi_count);\r
-void set_wdq(uint8_t channel, uint8_t rank, uint8_t byte_lane, uint32_t pi_count);\r
-void set_wcmd(uint8_t channel, uint32_t pi_count);\r
-void set_wclk(uint8_t channel, uint8_t grp, uint32_t pi_count);\r
-void set_wctl(uint8_t channel, uint8_t rank, uint32_t pi_count);\r
-void set_vref(uint8_t channel, uint8_t byte_lane, uint32_t setting);\r
-uint32_t get_rcvn(uint8_t channel, uint8_t rank, uint8_t byte_lane);\r
-uint32_t get_rdqs(uint8_t channel, uint8_t rank, uint8_t byte_lane);\r
-uint32_t get_wdqs(uint8_t channel, uint8_t rank, uint8_t byte_lane);\r
-uint32_t get_wdq(uint8_t channel, uint8_t rank, uint8_t byte_lane);\r
-uint32_t get_wcmd(uint8_t channel);\r
-uint32_t get_wclk(uint8_t channel, uint8_t group);\r
-uint32_t get_wctl(uint8_t channel, uint8_t rank);\r
-uint32_t get_vref(uint8_t channel, uint8_t byte_lane);\r
-\r
-void clear_pointers(void);\r
-void enable_cache(void);\r
-void disable_cache(void);\r
-void find_rising_edge(MRCParams_t *mrc_params, uint32_t delay[], uint8_t channel, uint8_t rank, bool rcvn);\r
-uint32_t sample_dqs(MRCParams_t *mrc_params, uint8_t channel, uint8_t rank, bool rcvn);\r
-uint32_t get_addr(MRCParams_t *mrc_params, uint8_t channel, uint8_t rank);\r
-uint32_t byte_lane_mask(MRCParams_t *mrc_params);\r
-\r
-uint64_t read_tsc(void);\r
-uint32_t get_tsc_freq(void);\r
-void delay_n(uint32_t nanoseconds);\r
-void delay_u(uint32_t microseconds);\r
-void delay_m(uint32_t milliseconds);\r
-void delay_s(uint32_t seconds);\r
-\r
-void post_code(uint8_t major, uint8_t minor);\r
-void training_message(uint8_t channel, uint8_t rank, uint8_t byte_lane);\r
-void print_timings(MRCParams_t *mrc_params);\r
-\r
-void enable_scrambling(MRCParams_t *mrc_params);\r
-void store_timings(MRCParams_t *mrc_params);\r
-void restore_timings(MRCParams_t *mrc_params);\r
-void default_timings(MRCParams_t *mrc_params);\r
-\r
-#ifndef SIM\r
-//\r
-// Map memset() and memcpy() to BaseMemoryLib functions\r
-//\r
-#include <Library/BaseMemoryLib.h>\r
-#define memset(d,c,n) ((c) == 0) ? ZeroMem ((d), (n)) : SetMem ((d), (n), (c))\r
-#define memcpy(d,s,n) CopyMem ((d), (s), (n))\r
-#endif\r
-\r
-#endif // _MEMINIT_UTILS_H_\r
+++ /dev/null
-/** @file\r
-Common definitions and compilation switches for MRC\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#ifndef __MEMORY_OPTIONS_H\r
-#define __MEMORY_OPTIONS_H\r
-\r
-#include "core_types.h"\r
-\r
-// MRC COMPILE TIME SWITCHES:\r
-// ==========================\r
-\r
-\r
-\r
-//#define MRC_SV // enable some validation opitons\r
-\r
-#if defined (SIM) || defined(EMU)\r
-#define QUICKSIM // reduce execution time using shorter rd/wr sequences\r
-#endif\r
-\r
-#define CLT // required for Quark project\r
-\r
-\r
-\r
-//#define BACKUP_RCVN // enable STATIC timing settings for RCVN (BACKUP_MODE)\r
-//#define BACKUP_WDQS // enable STATIC timing settings for WDQS (BACKUP_MODE)\r
-//#define BACKUP_RDQS // enable STATIC timing settings for RDQS (BACKUP_MODE)\r
-//#define BACKUP_WDQ // enable STATIC timing settings for WDQ (BACKUP_MODE)\r
-\r
-\r
-\r
-//#define BACKUP_COMPS // enable *COMP overrides (BACKUP_MODE)\r
-//#define RX_EYE_CHECK // enable the RD_TRAIN eye check\r
-#define HMC_TEST // enable Host to Memory Clock Alignment\r
-#define R2R_SHARING // enable multi-rank support via rank2rank sharing\r
-\r
-#define FORCE_16BIT_DDRIO // disable signals not used in 16bit mode of DDRIO\r
-\r
-\r
-\r
-//\r
-// Debug support\r
-//\r
-\r
-#ifdef NDEBUG\r
-#define DPF if(0) dpf\r
-#else\r
-#define DPF dpf\r
-#endif\r
-\r
-void dpf( uint32_t mask, char_t *bla, ...);\r
-\r
-\r
-uint8_t mgetc(void);\r
-uint8_t mgetch(void);\r
-\r
-\r
-// Debug print type\r
-#define D_ERROR 0x0001\r
-#define D_INFO 0x0002\r
-#define D_REGRD 0x0004\r
-#define D_REGWR 0x0008\r
-#define D_FCALL 0x0010\r
-#define D_TRN 0x0020\r
-#define D_TIME 0x0040\r
-\r
-#define ENTERFN() DPF(D_FCALL, "<%s>\n", __FUNCTION__)\r
-#define LEAVEFN() DPF(D_FCALL, "</%s>\n", __FUNCTION__)\r
-#define REPORTFN() DPF(D_FCALL, "<%s/>\n", __FUNCTION__)\r
-\r
-extern uint32_t DpfPrintMask;\r
-\r
-#endif\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2015 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- ************************************************************************/\r
-#include "mrc.h"\r
-#include "memory_options.h"\r
-\r
-#include "meminit.h"\r
-#include "meminit_utils.h"\r
-#include "prememinit.h"\r
-#include "io.h"\r
-\r
-// Base address for UART registers\r
-extern uint32_t UartMmioBase;\r
-\r
-//\r
-// Memory Reference Code entry point when executing from BIOS\r
-//\r
-void Mrc( MRCParams_t *mrc_params)\r
-{\r
- // configure uart base address assuming code relocated to eSRAM\r
- UartMmioBase = mrc_params->uart_mmio_base;\r
-\r
- ENTERFN();\r
-\r
- DPF(D_INFO, "MRC Version %04X %s %s\n", MRC_VERSION, __DATE__, __TIME__);\r
-\r
- // this will set up the data structures used by MemInit()\r
- PreMemInit(mrc_params);\r
-\r
- // this will initialize system memory\r
- MemInit(mrc_params);\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2015 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- ************************************************************************/\r
-#ifndef _MRC_H_\r
-#define _MRC_H_\r
-\r
-#include "core_types.h"\r
-\r
-// define the MRC Version\r
-#define MRC_VERSION 0x0112\r
-\r
-\r
-// architectural definitions\r
-#define NUM_CHANNELS 1 // number of channels\r
-#define NUM_RANKS 2 // number of ranks per channel\r
-#define NUM_BYTE_LANES 4 // number of byte lanes per channel\r
-\r
-// software limitations\r
-#define MAX_CHANNELS 1\r
-#define MAX_RANKS 2\r
-#define MAX_BYTE_LANES 4\r
-\r
-// only to mock MrcWrapper\r
-#define MAX_SOCKETS 1\r
-#define MAX_SIDES 1\r
-#define MAX_ROWS (MAX_SIDES * MAX_SOCKETS)\r
-// end\r
-\r
-\r
-// Specify DRAM of nenory channel width\r
-enum {\r
- x8, // DRAM width\r
- x16, // DRAM width & Channel Width\r
- x32 // Channel Width\r
-};\r
-\r
-// Specify DRAM speed\r
-enum {\r
- DDRFREQ_800,\r
- DDRFREQ_1066\r
-};\r
-\r
-// Specify DRAM type\r
-enum {\r
- DDR3,\r
- DDR3L\r
-};\r
-\r
-// Delay configuration for individual signals\r
-// Vref setting\r
-// Scrambler seed\r
-typedef struct MrcTimings_s\r
-{\r
- uint32_t rcvn[NUM_CHANNELS][NUM_RANKS][NUM_BYTE_LANES];\r
- uint32_t rdqs[NUM_CHANNELS][NUM_RANKS][NUM_BYTE_LANES];\r
- uint32_t wdqs[NUM_CHANNELS][NUM_RANKS][NUM_BYTE_LANES];\r
- uint32_t wdq [NUM_CHANNELS][NUM_RANKS][NUM_BYTE_LANES];\r
- uint32_t vref[NUM_CHANNELS][NUM_BYTE_LANES];\r
- uint32_t wctl[NUM_CHANNELS][NUM_RANKS];\r
- uint32_t wcmd[NUM_CHANNELS];\r
-\r
- uint32_t scrambler_seed;\r
- uint8_t ddr_speed; // need to save for the case of frequency change\r
-} MrcTimings_t;\r
-\r
-\r
-// DENSITY: 0=512Mb, 1=Gb, 2=2Gb, 3=4Gb\r
-// tCL is DRAM CAS Latency in clocks.\r
-// All other timings are in picoseconds.\r
-// Refer to JEDEC spec (or DRAM datasheet) when changing these values.\r
-typedef struct DRAMParams_s {\r
- uint8_t DENSITY;\r
- uint8_t tCL; // CAS latency in clocks\r
- uint32_t tRAS; // ACT to PRE command period\r
- uint32_t tWTR; // Delay from start of internal write transaction to internal read command\r
- uint32_t tRRD; // ACT to ACT command period (JESD79 specific to page size 1K/2K)\r
- uint32_t tFAW; // Four activate window (JESD79 specific to page size 1K/2K)\r
-} DRAMParams_t;\r
-\r
-\r
-// Boot mode defined as bit mask (1<<n)\r
-#define bmCold 1 // full training\r
-#define bmFast 2 // restore timing parameters\r
-#define bmS3 4 // resume from S3\r
-#define bmWarm 8\r
-#define bmUnknown 0\r
-\r
-\r
-// MRC execution status\r
-#define MRC_SUCCESS 0 // initialization ok\r
-#define MRC_E_MEMTEST 1 // memtest failed\r
-\r
-\r
-//\r
-// Input/output/context parameters for Memory Reference Code\r
-//\r
-typedef struct MRCParams_s\r
-{\r
- //\r
- // Global settings\r
- //\r
-\r
- uint32_t boot_mode; // bmCold, bmFast, bmWarm, bmS3\r
- uint32_t uart_mmio_base; // pcie serial port base address (force 0 to disable debug)\r
-\r
- uint8_t dram_width; // x8, x16\r
- uint8_t ddr_speed; // DDRFREQ_800, DDRFREQ_1066\r
- uint8_t ddr_type; // DDR3, DDR3L\r
- uint8_t ecc_enables; // 0, 1 (memory size reduced to 7/8)\r
- uint8_t scrambling_enables; // 0, 1\r
- uint32_t rank_enables; // 1, 3 (1'st rank has to be populated if 2'nd rank present)\r
- uint32_t channel_enables; // 1 only\r
- uint32_t channel_width; // x16 only\r
- uint32_t address_mode; // 0, 1, 2 (mode 2 forced if ecc enabled)\r
-\r
- // memConfig_t begin\r
- uint8_t refresh_rate; // REFRESH_RATE : 1=1.95us, 2=3.9us, 3=7.8us, others=RESERVED\r
- uint8_t sr_temp_range; // SR_TEMP_RANGE : 0=normal, 1=extended, others=RESERVED\r
- uint8_t ron_value; // RON_VALUE : 0=34ohm, 1=40ohm, others=RESERVED (select MRS1.DIC driver impedance control)\r
- uint8_t rtt_nom_value; // RTT_NOM_VALUE : 0=40ohm, 1=60ohm, 2=120ohm, others=RESERVED\r
- uint8_t rd_odt_value; // RD_ODT_VALUE : 0=off, 1=60ohm, 2=120ohm, 3=180ohm, others=RESERVED\r
- // memConfig_t end\r
-\r
- DRAMParams_t params;\r
-\r
- //\r
- // Internally used\r
- //\r
-\r
- uint32_t board_id; // internally used for board layout (use x8 or x16 memory)\r
- uint32_t hte_setup : 1; // when set hte reconfiguration requested\r
- uint32_t menu_after_mrc : 1;\r
- uint32_t power_down_disable :1;\r
- uint32_t tune_rcvn :1;\r
-\r
- uint32_t channel_size[NUM_CHANNELS];\r
- uint32_t column_bits[NUM_CHANNELS];\r
- uint32_t row_bits[NUM_CHANNELS];\r
-\r
- uint32_t mrs1; // register content saved during training\r
-\r
- //\r
- // Output\r
- //\r
-\r
- uint32_t status; // initialization result (non zero specifies error code)\r
- uint32_t mem_size; // total memory size in bytes (excludes ECC banks)\r
-\r
- MrcTimings_t timings; // training results (also used on input)\r
-\r
-} MRCParams_t;\r
-\r
-// Alternative type name for consistent naming convention\r
-#define MRC_PARAMS MRCParams_t\r
-\r
-#endif // _MRC_H_\r
+++ /dev/null
-/** @file\r
-The interface layer for memory controller access.\r
-It is supporting both real hardware platform and simulation environment.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "mrc.h"\r
-#include "memory_options.h"\r
-#include "meminit_utils.h"\r
-#include "io.h"\r
-\r
-#ifdef SIM\r
-\r
-void SimMmio32Write (\r
- uint32_t be,\r
- uint32_t address,\r
- uint32_t data );\r
-\r
-void SimMmio32Read (\r
- uint32_t be,\r
- uint32_t address,\r
- uint32_t *data );\r
-\r
-void SimDelayClk (\r
- uint32_t x2clk );\r
-\r
-// This is a simple delay function.\r
-// It takes "nanoseconds" as a parameter.\r
-void delay_n(uint32_t nanoseconds)\r
-{\r
- SimDelayClk( 800*nanoseconds/1000);\r
-}\r
-#endif\r
-\r
-/****\r
- *\r
- ***/\r
-uint32_t Rd32(\r
- uint32_t unit,\r
- uint32_t addr)\r
-{\r
- uint32_t data;\r
-\r
- switch (unit)\r
- {\r
- case MEM:\r
- case MMIO:\r
-#ifdef SIM\r
- SimMmio32Read( 1, addr, &data);\r
-#else\r
- data = *PTR32(addr);\r
-#endif\r
- break;\r
-\r
- case MCU:\r
- case HOST_BRIDGE:\r
- case MEMORY_MANAGER:\r
- case HTE:\r
- // Handle case addr bigger than 8bit\r
- pciwrite32(0, 0, 0, SB_HADR_REG, addr & 0xFFF00);\r
- addr &= 0x00FF;\r
-\r
- pciwrite32(0, 0, 0, SB_PACKET_REG,\r
- SB_COMMAND(SB_REG_READ_OPCODE, unit, addr));\r
- data = pciread32(0, 0, 0, SB_DATA_REG);\r
- break;\r
-\r
- case DDRPHY:\r
- // Handle case addr bigger than 8bit\r
- pciwrite32(0, 0, 0, SB_HADR_REG, addr & 0xFFF00);\r
- addr &= 0x00FF;\r
-\r
- pciwrite32(0, 0, 0, SB_PACKET_REG,\r
- SB_COMMAND(SB_DDRIO_REG_READ_OPCODE, unit, addr));\r
- data = pciread32(0, 0, 0, SB_DATA_REG);\r
- break;\r
-\r
- default:\r
- DEAD_LOOP()\r
- ;\r
- }\r
-\r
- if (unit < MEM)\r
- DPF(D_REGRD, "RD32 %03X %08X %08X\n", unit, addr, data);\r
-\r
- return data;\r
-}\r
-\r
-/****\r
- *\r
- ***/\r
-void Wr32(\r
- uint32_t unit,\r
- uint32_t addr,\r
- uint32_t data)\r
-{\r
- if (unit < MEM)\r
- DPF(D_REGWR, "WR32 %03X %08X %08X\n", unit, addr, data);\r
-\r
- switch (unit)\r
- {\r
- case MEM:\r
- case MMIO:\r
-#ifdef SIM\r
- SimMmio32Write( 1, addr, data);\r
-#else\r
- *PTR32(addr) = data;\r
-#endif\r
- break;\r
-\r
- case MCU:\r
- case HOST_BRIDGE:\r
- case MEMORY_MANAGER:\r
- case HTE:\r
- // Handle case addr bigger than 8bit\r
- pciwrite32(0, 0, 0, SB_HADR_REG, addr & 0xFFF00);\r
- addr &= 0x00FF;\r
-\r
- pciwrite32(0, 0, 0, SB_DATA_REG, data);\r
- pciwrite32(0, 0, 0, SB_PACKET_REG,\r
- SB_COMMAND(SB_REG_WRITE_OPCODE, unit, addr));\r
- break;\r
-\r
- case DDRPHY:\r
- // Handle case addr bigger than 8bit\r
- pciwrite32(0, 0, 0, SB_HADR_REG, addr & 0xFFF00);\r
- addr &= 0x00FF;\r
-\r
- pciwrite32(0, 0, 0, SB_DATA_REG, data);\r
- pciwrite32(0, 0, 0, SB_PACKET_REG,\r
- SB_COMMAND(SB_DDRIO_REG_WRITE_OPCODE, unit, addr));\r
- break;\r
-\r
- case DCMD:\r
- pciwrite32(0, 0, 0, SB_HADR_REG, 0);\r
- pciwrite32(0, 0, 0, SB_DATA_REG, data);\r
- pciwrite32(0, 0, 0, SB_PACKET_REG,\r
- SB_COMMAND(SB_DRAM_CMND_OPCODE, MCU, 0));\r
- break;\r
-\r
- default:\r
- DEAD_LOOP()\r
- ;\r
- }\r
-}\r
-\r
-/****\r
- *\r
- ***/\r
-void WrMask32(\r
- uint32_t unit,\r
- uint32_t addr,\r
- uint32_t data,\r
- uint32_t mask)\r
-{\r
- Wr32(unit, addr, ((Rd32(unit, addr) & ~mask) | (data & mask)));\r
-}\r
-\r
-/****\r
- *\r
- ***/\r
-void pciwrite32(\r
- uint32_t bus,\r
- uint32_t dev,\r
- uint32_t fn,\r
- uint32_t reg,\r
- uint32_t data)\r
-{\r
- Wr32(MMIO, PCIADDR(bus,dev,fn,reg), data);\r
-}\r
-\r
-/****\r
- *\r
- ***/\r
-uint32_t pciread32(\r
- uint32_t bus,\r
- uint32_t dev,\r
- uint32_t fn,\r
- uint32_t reg)\r
-{\r
- return Rd32(MMIO, PCIADDR(bus,dev,fn,reg));\r
-}\r
-\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2015 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- ************************************************************************/\r
-\r
-#include "mrc.h"\r
-#include "memory_options.h"\r
-\r
-#include "meminit_utils.h"\r
-#include "prememinit.h"\r
-#include "io.h"\r
-\r
-// Read character from serial console\r
-uint8_t mgetc(void);\r
-\r
-extern uint32_t DpfPrintMask;\r
-\r
-// Adjust configuration parameters before initialisation\r
-// sequence.\r
-void PreMemInit(\r
- MRCParams_t *mrc_params)\r
-{\r
- const DRAMParams_t *dram_params;\r
-\r
- uint8_t dram_width;\r
- uint32_t dram_cfg_index;\r
- uint32_t channel_i;\r
-\r
- ENTERFN();\r
-\r
-#ifdef MRC_SV\r
- {\r
- uint8_t ch;\r
-\r
- myloop:\r
-\r
- DPF(D_INFO, "- c - continue\n");\r
- DPF(D_INFO, "- f - boot mode [%d]\n", mrc_params->boot_mode);\r
- DPF(D_INFO, "- r - rank enable [%d]\n", mrc_params->rank_enables);\r
- DPF(D_INFO, "- e - ecc switch [%d]\n", mrc_params->ecc_enables);\r
- DPF(D_INFO, "- b - scrambling switch [%d]\n", mrc_params->scrambling_enables);\r
- DPF(D_INFO, "- a - adr mode [%d]\n", mrc_params->address_mode);\r
- DPF(D_INFO, "- m - menu after mrc [%d]\n", mrc_params->menu_after_mrc);\r
- DPF(D_INFO, "- t - tune to rcvn [%d]\n", mrc_params->tune_rcvn);\r
- DPF(D_INFO, "- o - odt switch [%d]\n", mrc_params->rd_odt_value);\r
- DPF(D_INFO, "- d - dram density [%d]\n", mrc_params->params.DENSITY);\r
- DPF(D_INFO, "- p - power down disable [%d]\n", mrc_params->power_down_disable);\r
- DPF(D_INFO, "- l - log switch 0x%x\n", DpfPrintMask);\r
- ch = mgetc();\r
-\r
- switch (ch)\r
- {\r
- case 'f':\r
- mrc_params->boot_mode >>= 1;\r
- if(mrc_params->boot_mode == bmUnknown)\r
- {\r
- mrc_params->boot_mode = bmWarm;\r
- }\r
- DPF(D_INFO, "Boot mode %d\n", mrc_params->boot_mode);\r
- break;\r
-\r
- case 'p':\r
- mrc_params->power_down_disable ^= 1;\r
- DPF(D_INFO, "Power down disable %d\n", mrc_params->power_down_disable);\r
- break;\r
-\r
- case 'r':\r
- mrc_params->rank_enables ^= 2;\r
- DPF(D_INFO, "Rank enable %d\n", mrc_params->rank_enables);\r
- break;\r
-\r
- case 'e':\r
- mrc_params->ecc_enables ^= 1;\r
- DPF(D_INFO, "Ecc enable %d\n", mrc_params->ecc_enables);\r
- break;\r
-\r
- case 'b':\r
- mrc_params->scrambling_enables ^= 1;\r
- DPF(D_INFO, "Scrambler enable %d\n", mrc_params->scrambling_enables);\r
- break;\r
-\r
- case 'a':\r
- mrc_params->address_mode = (mrc_params->address_mode + 1) % 3;\r
- DPF(D_INFO, "Adr mode %d\n", mrc_params->address_mode);\r
- break;\r
-\r
- case 'm':\r
- mrc_params->menu_after_mrc ^= 1;\r
- DPF(D_INFO, "Menu after mrc %d\n", mrc_params->menu_after_mrc);\r
- break;\r
-\r
- case 't':\r
- mrc_params->tune_rcvn ^= 1;\r
- DPF(D_INFO, "Tune to rcvn %d\n", mrc_params->tune_rcvn);\r
- break;\r
-\r
- case 'o':\r
- mrc_params->rd_odt_value = (mrc_params->rd_odt_value + 1) % 4;\r
- DPF(D_INFO, "Rd_odt_value %d\n", mrc_params->rd_odt_value);\r
- break;\r
-\r
- case 'd':\r
- mrc_params->params.DENSITY = (mrc_params->params.DENSITY + 1) % 4;\r
- DPF(D_INFO, "Dram density %d\n", mrc_params->params.DENSITY);\r
- break;\r
-\r
- case 'l':\r
- DpfPrintMask ^= 0x30;\r
- DPF(D_INFO, "Log mask %x\n", DpfPrintMask);\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
-\r
- if (ch != 'c')\r
- goto myloop;\r
-\r
- }\r
-#endif\r
-\r
- // initially expect success\r
- mrc_params->status = MRC_SUCCESS;\r
-\r
- // todo!!! Setup board layout (must be reviewed as is selecting static timings)\r
- // 0 == R0 (DDR3 x16), 1 == R1 (DDR3 x16), 2 == DV (DDR3 x8), 3 == SV (DDR3 x8)\r
- if (mrc_params->dram_width == x8)\r
- {\r
- mrc_params->board_id = 2; // select x8 layout\r
- }\r
- else\r
- {\r
- mrc_params->board_id = 0; // select x16 layout\r
- }\r
-\r
- // initially no memory\r
- mrc_params->mem_size = 0;\r
- channel_i = 0;\r
-\r
- // begin of channel settings\r
- dram_width = mrc_params->dram_width;\r
- dram_params = &mrc_params->params;\r
- dram_cfg_index = 0;\r
-\r
- // Determine Column & Row Bits:\r
- // Column:\r
- // 11 for 8Gbx8, else 10\r
- mrc_params->column_bits[channel_i] = ((dram_params[dram_cfg_index].DENSITY == 4) && (dram_width == x8)) ? (11) : (10);\r
-\r
- // Row:\r
- // 512Mbx16=12 512Mbx8=13\r
- // 1Gbx16=13 1Gbx8=14\r
- // 2Gbx16=14 2Gbx8=15\r
- // 4Gbx16=15 4Gbx8=16\r
- // 8Gbx16=16 8Gbx8=16\r
- mrc_params->row_bits[channel_i] = 12 + (dram_params[dram_cfg_index].DENSITY)\r
- + (((dram_params[dram_cfg_index].DENSITY < 4) && (dram_width == x8)) ? (1) : (0));\r
-\r
- // Determine Per Channel Memory Size:\r
- // (For 2 RANKs, multiply by 2)\r
- // (For 16 bit data bus, divide by 2)\r
- // DENSITY WIDTH MEM_AVAILABLE\r
- // 512Mb x16 0x008000000 ( 128MB)\r
- // 512Mb x8 0x010000000 ( 256MB)\r
- // 1Gb x16 0x010000000 ( 256MB)\r
- // 1Gb x8 0x020000000 ( 512MB)\r
- // 2Gb x16 0x020000000 ( 512MB)\r
- // 2Gb x8 0x040000000 (1024MB)\r
- // 4Gb x16 0x040000000 (1024MB)\r
- // 4Gb x8 0x080000000 (2048MB)\r
- mrc_params->channel_size[channel_i] = (1 << dram_params[dram_cfg_index].DENSITY);\r
- mrc_params->channel_size[channel_i] *= ((dram_width == x8) ? (2) : (1));\r
- mrc_params->channel_size[channel_i] *= (mrc_params->rank_enables == 0x3) ? (2) : (1);\r
- mrc_params->channel_size[channel_i] *= (mrc_params->channel_width == x16) ? (1) : (2);\r
-\r
- // Determine memory size (convert number of 64MB/512Mb units)\r
- mrc_params->mem_size += mrc_params->channel_size[channel_i] << 26;\r
-\r
- // end of channel settings\r
-\r
- LEAVEFN();\r
- return;\r
-}\r
-\r
+++ /dev/null
-/************************************************************************\r
- *\r
- * Copyright (c) 2013-2015 Intel Corporation.\r
- *\r
-* SPDX-License-Identifier: BSD-2-Clause-Patent\r
- *\r
- ************************************************************************/\r
-#ifndef __PREMEMINIT_H_\r
-#define __PREMEMINIT_H_\r
-\r
-// Function prototypes\r
-void PreMemInit(MRCParams_t *mrc_params);\r
-\r
-\r
-#endif // _PREMEMINIT_H_\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-//\r
-// The package level header files this module uses\r
-//\r
-#include <PiDxe.h>\r
-#include <IntelQNCDxe.h>\r
-\r
-//\r
-// The protocols, PPI and GUID definitions for this module\r
-//\r
-#include <Protocol/PciHostBridgeResourceAllocation.h>\r
-#include <Protocol/LegacyRegion2.h>\r
-#include <Protocol/SmbusHc.h>\r
-#include <Protocol/QncS3Support.h>\r
-\r
-//\r
-// The Library classes this module consumes\r
-//\r
-#include <Library/BaseLib.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/MtrrLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/SmbusLib.h>\r
-#include <Library/S3IoLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <AcpiCpuData.h>\r
-\r
-extern EFI_HANDLE gQNCInitImageHandle;\r
-extern QNC_DEVICE_ENABLES mQNCDeviceEnables;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Implementation for SMBus DXE driver entry point and SMBus Host\r
-Controller protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "CommonHeader.h"\r
-\r
-#include "DxeQNCSmbus.h"\r
-\r
-//\r
-// Interface defintion of SMBUS Host Controller Protocol.\r
-//\r
-EFI_SMBUS_HC_PROTOCOL mSmbusHc = {\r
- SmbusExecute,\r
- SmbusArpDevice,\r
- SmbusGetArpMap,\r
- SmbusNotify\r
-};\r
-\r
-//\r
-// Handle to install SMBus Host Controller protocol.\r
-//\r
-EFI_HANDLE mSmbusHcHandle = NULL;\r
-UINT8 mDeviceMapEntries = 0;\r
-EFI_SMBUS_DEVICE_MAP mDeviceMap[MAX_SMBUS_DEVICES];\r
-UINT8 mPlatformNumRsvd = 0;\r
-UINT8 *mPlatformAddrRsvd = NULL;\r
-\r
-//\r
-// These addresses are reserved by the SMBus 2.0 specification\r
-//\r
-UINT8 mReservedAddress[SMBUS_NUM_RESERVED] = {\r
- 0x00, 0x02, 0x04, 0x06, 0x08, 0x0A, 0x0C, 0x0E, 0x10, 0x18, 0x50, 0x6E, 0xC2,\r
- 0xF0, 0xF2, 0xF4, 0xF6, 0xF8, 0xFA, 0xFC, 0xFE\r
-};\r
-\r
-\r
-/**\r
- Gets Io port base address of Smbus Host Controller.\r
-\r
- This internal function depends on a feature flag named PcdIchSmbusFixedIoPortBaseAddress\r
- to retrieve Smbus Io port base. If that feature flag is true, it will get Smbus Io port base\r
- address from a preset Pcd entry named PcdIchSmbusIoPortBaseAddress; otherwise, it will always\r
- read Pci configuration space to get that value in each Smbus bus transaction.\r
-\r
- @return The Io port base address of Smbus host controller.\r
-\r
-**/\r
-UINTN\r
-GetSmbusIoPortBaseAddress (\r
- VOID\r
- )\r
-{\r
- UINTN IoPortBaseAddress;\r
-\r
- if (FeaturePcdGet (PcdSmbaIoBaseAddressFixed)) {\r
- IoPortBaseAddress = (UINTN) PcdGet16 (PcdSmbaIoBaseAddress);\r
- } else {\r
- IoPortBaseAddress = (UINTN) LpcPciCfg32 (R_QNC_LPC_SMBUS_BASE) & B_QNC_LPC_SMBUS_BASE_MASK;\r
- }\r
-\r
- //\r
- // Make sure that the IO port base address has been properly set.\r
- //\r
- ASSERT (IoPortBaseAddress != 0);\r
-\r
- return IoPortBaseAddress;\r
-}\r
-\r
-\r
-VOID\r
-InitializeInternal (\r
- )\r
-{\r
- UINTN IoPortBaseAddress;\r
-\r
- IoPortBaseAddress = GetSmbusIoPortBaseAddress ();\r
-\r
- //\r
- // Step1: Enable QNC SMBUS I/O space.\r
- //\r
- LpcPciCfg32Or(R_QNC_LPC_SMBUS_BASE, B_QNC_LPC_SMBUS_BASE_EN);\r
-\r
- //\r
- // Step2: Clear Status Register before anyone uses the interfaces.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HSTS, B_QNC_SMBUS_HSTS_ALL);\r
-\r
- //\r
- // Step3: Program the correct smbus clock\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_QNC_SMBUS_HCLK, V_QNC_SMBUS_HCLK_100KHZ);\r
-}\r
-\r
-\r
-\r
-\r
-BOOLEAN\r
-IsAddressAvailable (\r
- IN EFI_SMBUS_DEVICE_ADDRESS SlaveAddress\r
- )\r
-{\r
- UINT8 Index;\r
-\r
- //\r
- // See if we have already assigned this address to a device\r
- //\r
- for (Index = 0; Index < mDeviceMapEntries; Index++) {\r
- if (SlaveAddress.SmbusDeviceAddress ==\r
- mDeviceMap[Index].SmbusDeviceAddress.SmbusDeviceAddress) {\r
- return FALSE;\r
- }\r
- }\r
-\r
- //\r
- // See if this address is claimed by a platform non-ARP-capable device\r
- //\r
- for (Index = 0; Index < mPlatformNumRsvd; Index++) {\r
- if ((SlaveAddress.SmbusDeviceAddress << 1) == mPlatformAddrRsvd[Index]) {\r
- return FALSE;\r
- }\r
- }\r
-\r
- //\r
- // See if this is a reserved address\r
- //\r
- for (Index = 0; Index < SMBUS_NUM_RESERVED; Index++) {\r
- if (SlaveAddress.SmbusDeviceAddress == (UINTN) mReservedAddress[Index]) {\r
- return FALSE;\r
- }\r
- }\r
-\r
- return TRUE;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-GetNextAvailableAddress (\r
- IN EFI_SMBUS_DEVICE_ADDRESS *SlaveAddress\r
- )\r
-{\r
- for (SlaveAddress->SmbusDeviceAddress = 0x03;\r
- SlaveAddress->SmbusDeviceAddress < 0x7F;\r
- SlaveAddress->SmbusDeviceAddress++\r
- ) {\r
- if (IsAddressAvailable (*SlaveAddress)) {\r
- return EFI_SUCCESS;\r
- }\r
- }\r
-\r
- return EFI_OUT_OF_RESOURCES;\r
-}\r
-\r
-EFI_STATUS\r
-SmbusPrepareToArp (\r
- )\r
-{\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- EFI_STATUS Status;\r
- UINTN Length;\r
- UINT8 Buffer;\r
-\r
- SlaveAddress.SmbusDeviceAddress = SMBUS_ADDRESS_ARP;\r
- Length = 1;\r
- Buffer = SMBUS_DATA_PREPARE_TO_ARP;\r
-\r
- Status = Execute (\r
- SlaveAddress,\r
- 0,\r
- EfiSmbusSendByte,\r
- TRUE,\r
- &Length,\r
- &Buffer\r
- );\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-SmbusGetUdidGeneral (\r
- IN OUT EFI_SMBUS_DEVICE_MAP *DeviceMap\r
- )\r
-{\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- EFI_STATUS Status;\r
- UINTN Length;\r
- UINT8 Buffer[SMBUS_GET_UDID_LENGTH];\r
-\r
- SlaveAddress.SmbusDeviceAddress = SMBUS_ADDRESS_ARP;\r
- Length = SMBUS_GET_UDID_LENGTH;\r
-\r
- Status = Execute (\r
- SlaveAddress,\r
- SMBUS_DATA_GET_UDID_GENERAL,\r
- EfiSmbusReadBlock,\r
- TRUE,\r
- &Length,\r
- Buffer\r
- );\r
-\r
- if (!EFI_ERROR(Status)) {\r
- if (Length == SMBUS_GET_UDID_LENGTH) {\r
- DeviceMap->SmbusDeviceUdid.DeviceCapabilities = Buffer[0];\r
- DeviceMap->SmbusDeviceUdid.VendorRevision = Buffer[1];\r
- DeviceMap->SmbusDeviceUdid.VendorId = (UINT16)((Buffer[2] << 8) + Buffer[3]);\r
- DeviceMap->SmbusDeviceUdid.DeviceId = (UINT16)((Buffer[4] << 8) + Buffer[5]);\r
- DeviceMap->SmbusDeviceUdid.Interface = (UINT16)((Buffer[6] << 8) + Buffer[7]);\r
- DeviceMap->SmbusDeviceUdid.SubsystemVendorId = (UINT16)((Buffer[8] << 8) + Buffer[9]);\r
- DeviceMap->SmbusDeviceUdid.SubsystemDeviceId = (UINT16)((Buffer[10] << 8) + Buffer[11]);\r
- DeviceMap->SmbusDeviceUdid.VendorSpecificId = (UINT32)((Buffer[12] << 24) + (Buffer[13] << 16) + (Buffer[14] << 8) + Buffer[15]);\r
- DeviceMap->SmbusDeviceAddress.SmbusDeviceAddress = (UINT8)(Buffer[16] >> 1);\r
- } else {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-SmbusAssignAddress (\r
- IN OUT EFI_SMBUS_DEVICE_MAP *DeviceMap\r
- )\r
-{\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- EFI_STATUS Status;\r
- UINTN Length;\r
- UINT8 Buffer[SMBUS_GET_UDID_LENGTH];\r
-\r
- Buffer[0] = DeviceMap->SmbusDeviceUdid.DeviceCapabilities;\r
- Buffer[1] = DeviceMap->SmbusDeviceUdid.VendorRevision;\r
- Buffer[2] = (UINT8)(DeviceMap->SmbusDeviceUdid.VendorId >> 8);\r
- Buffer[3] = (UINT8)(DeviceMap->SmbusDeviceUdid.VendorId);\r
- Buffer[4] = (UINT8)(DeviceMap->SmbusDeviceUdid.DeviceId >> 8);\r
- Buffer[5] = (UINT8)(DeviceMap->SmbusDeviceUdid.DeviceId);\r
- Buffer[6] = (UINT8)(DeviceMap->SmbusDeviceUdid.Interface >> 8);\r
- Buffer[7] = (UINT8)(DeviceMap->SmbusDeviceUdid.Interface);\r
- Buffer[8] = (UINT8)(DeviceMap->SmbusDeviceUdid.SubsystemVendorId >> 8);\r
- Buffer[9] = (UINT8)(DeviceMap->SmbusDeviceUdid.SubsystemVendorId);\r
- Buffer[10] = (UINT8)(DeviceMap->SmbusDeviceUdid.SubsystemDeviceId >> 8);\r
- Buffer[11] = (UINT8)(DeviceMap->SmbusDeviceUdid.SubsystemDeviceId);\r
- Buffer[12] = (UINT8)(DeviceMap->SmbusDeviceUdid.VendorSpecificId >> 24);\r
- Buffer[13] = (UINT8)(DeviceMap->SmbusDeviceUdid.VendorSpecificId >> 16);\r
- Buffer[14] = (UINT8)(DeviceMap->SmbusDeviceUdid.VendorSpecificId >> 8);\r
- Buffer[15] = (UINT8)(DeviceMap->SmbusDeviceUdid.VendorSpecificId);\r
- Buffer[16] = (UINT8)(DeviceMap->SmbusDeviceAddress.SmbusDeviceAddress << 1);\r
-\r
- SlaveAddress.SmbusDeviceAddress = SMBUS_ADDRESS_ARP;\r
- Length = SMBUS_GET_UDID_LENGTH;\r
-\r
- Status = Execute (\r
- SlaveAddress,\r
- SMBUS_DATA_ASSIGN_ADDRESS,\r
- EfiSmbusWriteBlock,\r
- TRUE,\r
- &Length,\r
- Buffer\r
- );\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-SmbusFullArp (\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBUS_DEVICE_MAP *CurrentDeviceMap;\r
-\r
- Status = SmbusPrepareToArp ();\r
- if (EFI_ERROR(Status)) {\r
- if (Status == EFI_DEVICE_ERROR) {\r
- //\r
- // ARP is complete\r
- //\r
- return EFI_SUCCESS;\r
- } else {\r
- return Status;\r
- }\r
- }\r
-\r
- //\r
- // Main loop to ARP all ARP-capable devices\r
- //\r
- do {\r
- CurrentDeviceMap = &mDeviceMap[mDeviceMapEntries];\r
- Status = SmbusGetUdidGeneral (CurrentDeviceMap);\r
- if (EFI_ERROR(Status)) {\r
- break;\r
- }\r
-\r
- if (CurrentDeviceMap->SmbusDeviceAddress.SmbusDeviceAddress == (0xFF >> 1)) {\r
- //\r
- // If address is unassigned, assign it\r
- //\r
- Status = GetNextAvailableAddress (\r
- &CurrentDeviceMap->SmbusDeviceAddress\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- } else if (((CurrentDeviceMap->SmbusDeviceUdid.DeviceCapabilities) & 0xC0) != 0) {\r
- //\r
- // if address is not fixed, check if the current address is available\r
- //\r
- if (!IsAddressAvailable (\r
- CurrentDeviceMap->SmbusDeviceAddress\r
- )) {\r
- //\r
- // if currently assigned address is already used, get a new one\r
- //\r
- Status = GetNextAvailableAddress (\r
- &CurrentDeviceMap->SmbusDeviceAddress\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- }\r
- }\r
-\r
- Status = SmbusAssignAddress (CurrentDeviceMap);\r
- if (EFI_ERROR(Status)) {\r
- //\r
- // If there was a device error, just continue on and try again.\r
- // Other errors should be reported.\r
- //\r
- if (Status != EFI_DEVICE_ERROR) {\r
- return Status;\r
- }\r
- } else {\r
- //\r
- // If there was no error, the address was assigned and we must update our\r
- // records.\r
- //\r
- mDeviceMapEntries++;\r
- }\r
-\r
- } while (mDeviceMapEntries < MAX_SMBUS_DEVICES);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-SmbusDirectedArp (\r
- IN EFI_SMBUS_UDID *SmbusUdid,\r
- IN OUT EFI_SMBUS_DEVICE_ADDRESS *SlaveAddress\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBUS_DEVICE_MAP *CurrentDeviceMap;\r
-\r
- if (mDeviceMapEntries >= MAX_SMBUS_DEVICES) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- CurrentDeviceMap = &mDeviceMap[mDeviceMapEntries];\r
-\r
- //\r
- // Find an available address to assign\r
- //\r
- Status = GetNextAvailableAddress (\r
- &CurrentDeviceMap->SmbusDeviceAddress\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- CurrentDeviceMap->SmbusDeviceUdid.DeviceCapabilities = SmbusUdid->DeviceCapabilities;\r
- CurrentDeviceMap->SmbusDeviceUdid.DeviceId = SmbusUdid->DeviceId;\r
- CurrentDeviceMap->SmbusDeviceUdid.Interface = SmbusUdid->Interface;\r
- CurrentDeviceMap->SmbusDeviceUdid.SubsystemDeviceId = SmbusUdid->SubsystemDeviceId;\r
- CurrentDeviceMap->SmbusDeviceUdid.SubsystemVendorId = SmbusUdid->SubsystemVendorId;\r
- CurrentDeviceMap->SmbusDeviceUdid.VendorId = SmbusUdid->VendorId;\r
- CurrentDeviceMap->SmbusDeviceUdid.VendorRevision = SmbusUdid->VendorRevision;\r
- CurrentDeviceMap->SmbusDeviceUdid.VendorSpecificId = SmbusUdid->VendorSpecificId;\r
-\r
- Status = SmbusAssignAddress (CurrentDeviceMap);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- mDeviceMapEntries++;\r
- SlaveAddress->SmbusDeviceAddress = CurrentDeviceMap->SmbusDeviceAddress.SmbusDeviceAddress;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-\r
-/**\r
- Executes an SMBus operation to an SMBus controller. Returns when either the command has been\r
- executed or an error is encountered in doing the operation.\r
-\r
- The Execute() function provides a standard way to execute an operation as defined in the System\r
- Management Bus (SMBus) Specification. The resulting transaction will be either that the SMBus\r
- slave devices accept this transaction or that this function returns with error.\r
-\r
- @param This A pointer to the EFI_SMBUS_HC_PROTOCOL instance.\r
- @param SlaveAddress The SMBus slave address of the device with which to communicate.\r
- @param Command This command is transmitted by the SMBus host controller to the\r
- SMBus slave device and the interpretation is SMBus slave device\r
- specific. It can mean the offset to a list of functions inside an\r
- SMBus slave device. Not all operations or slave devices support\r
- this command's registers.\r
- @param Operation Signifies which particular SMBus hardware protocol instance that\r
- it will use to execute the SMBus transactions. This SMBus\r
- hardware protocol is defined by the SMBus Specification and is\r
- not related to EFI.\r
- @param PecCheck Defines if Packet Error Code (PEC) checking is required for this\r
- operation.\r
- @param Length Signifies the number of bytes that this operation will do. The\r
- maximum number of bytes can be revision specific and operation\r
- specific. This field will contain the actual number of bytes that\r
- are executed for this operation. Not all operations require this\r
- argument.\r
- @param Buffer Contains the value of data to execute to the SMBus slave device.\r
- Not all operations require this argument. The length of this\r
- buffer is identified by Length.\r
-\r
- @retval EFI_SUCCESS The last data that was returned from the access matched the poll\r
- exit criteria.\r
- @retval EFI_CRC_ERROR Checksum is not correct (PEC is incorrect).\r
- @retval EFI_TIMEOUT Timeout expired before the operation was completed. Timeout is\r
- determined by the SMBus host controller device.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
- @retval EFI_DEVICE_ERROR The request was not completed because a failure that was\r
- reflected in the Host Status Register bit. Device errors are a\r
- result of a transaction collision, illegal command field,\r
- unclaimed cycle (host initiated), or bus errors (collisions).\r
- @retval EFI_INVALID_PARAMETER Operation is not defined in EFI_SMBUS_OPERATION.\r
- @retval EFI_INVALID_PARAMETER Length/Buffer is NULL for operations except for EfiSmbusQuickRead\r
- and EfiSmbusQuickWrite. Length is outside the range of valid\r
- values.\r
- @retval EFI_UNSUPPORTED The SMBus operation or PEC is not supported.\r
- @retval EFI_BUFFER_TOO_SMALL Buffer is not sufficient for this operation.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusExecute (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN CONST EFI_SMBUS_DEVICE_ADDRESS SlaveAddress,\r
- IN CONST EFI_SMBUS_DEVICE_COMMAND Command,\r
- IN CONST EFI_SMBUS_OPERATION Operation,\r
- IN CONST BOOLEAN PecCheck,\r
- IN OUT UINTN *Length,\r
- IN OUT VOID *Buffer\r
- )\r
-{\r
- InitializeInternal ();\r
- return Execute (\r
- SlaveAddress,\r
- Command,\r
- Operation,\r
- PecCheck,\r
- Length,\r
- Buffer\r
- );\r
-}\r
-\r
-/**\r
- Sets the SMBus slave device addresses for the device with a given unique ID or enumerates the\r
- entire bus.\r
-\r
- The ArpDevice() function provides a standard way for a device driver to enumerate the entire\r
- SMBus or specific devices on the bus.\r
-\r
- @param This A pointer to the EFI_SMBUS_HC_PROTOCOL instance.\r
- @param ArpAll A Boolean expression that indicates if the host drivers need to\r
- enumerate all the devices or enumerate only the device that is\r
- identified by SmbusUdid. If ArpAll is TRUE, SmbusUdid and\r
- SlaveAddress are optional. If ArpAll is FALSE, ArpDevice will\r
- enumerate SmbusUdid and the address will be at SlaveAddress.\r
- @param SmbusUdid The Unique Device Identifier (UDID) that is associated with this\r
- device.\r
- @param SlaveAddress The SMBus slave address that is associated with an SMBus UDID.\r
-\r
- @retval EFI_SUCCESS The last data that was returned from the access matched the poll\r
- exit criteria.\r
- @retval EFI_CRC_ERROR Checksum is not correct (PEC is incorrect).\r
- @retval EFI_TIMEOUT Timeout expired before the operation was completed. Timeout is\r
- determined by the SMBus host controller device.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
- @retval EFI_DEVICE_ERROR The request was not completed because a failure that was\r
- reflected in the Host Status Register bit. Device errors are a\r
- result of a transaction collision, illegal command field,\r
- unclaimed cycle (host initiated), or bus errors (collisions).\r
- @retval EFI_UNSUPPORTED The corresponding SMBus operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusArpDevice (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN BOOLEAN ArpAll,\r
- IN EFI_SMBUS_UDID *SmbusUdid, OPTIONAL\r
- IN OUT EFI_SMBUS_DEVICE_ADDRESS *SlaveAddress OPTIONAL\r
- )\r
-{\r
- InitializeInternal ();\r
-\r
- if (ArpAll) {\r
- return SmbusFullArp ();\r
- } else {\r
- if ((SmbusUdid == NULL) || (SlaveAddress == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- return SmbusDirectedArp ((EFI_SMBUS_UDID *)SmbusUdid, SlaveAddress);\r
- }\r
-}\r
-\r
-/**\r
- Returns a pointer to the Address Resolution Protocol (ARP) map that contains the ID/address pair\r
- of the slave devices that were enumerated by the SMBus host controller driver.\r
-\r
- The GetArpMap() function returns the mapping of all the SMBus devices that were enumerated by the\r
- SMBus host driver.\r
-\r
- @param This A pointer to the EFI_SMBUS_HC_PROTOCOL instance.\r
- @param Length Size of the buffer that contains the SMBus device map.\r
- @param SmbusDeviceMap The pointer to the device map as enumerated by the SMBus\r
- controller driver.\r
-\r
- @retval EFI_SUCCESS The SMBus returned the current device map.\r
- @retval EFI_UNSUPPORTED The corresponding operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusGetArpMap (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN OUT UINTN *Length,\r
- IN OUT EFI_SMBUS_DEVICE_MAP **SmbusDeviceMap\r
- )\r
-{\r
- *Length = mDeviceMapEntries;\r
- *SmbusDeviceMap = mDeviceMap;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Allows a device driver to register for a callback when the bus driver detects a state that it\r
- needs to propagate to other drivers that are registered for a callback.\r
-\r
- The Notify() function registers all the callback functions to allow the bus driver to call these\r
- functions when the SlaveAddress/Data pair happens.\r
- If NotifyFunction is NULL, then ASSERT ().\r
-\r
- @param This A pointer to the EFI_SMBUS_HC_PROTOCOL instance.\r
- @param SlaveAddress The SMBUS hardware address to which the SMBUS device is\r
- preassigned or allocated.\r
- @param Data Data of the SMBus host notify command that the caller wants to be\r
- called.\r
- @param NotifyFunction The function to call when the bus driver detects the SlaveAddress\r
- and Data pair.\r
-\r
- @retval EFI_SUCCESS NotifyFunction was registered.\r
- @retval EFI_UNSUPPORTED The corresponding operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusNotify (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN CONST EFI_SMBUS_DEVICE_ADDRESS SlaveAddress,\r
- IN CONST UINTN Data,\r
- IN CONST EFI_SMBUS_NOTIFY_FUNCTION NotifyFunction\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- Entry point to the DXE Driver that produces the SMBus Host Controller Protocol.\r
-\r
- @param ImageHandle ImageHandle of the loaded driver.\r
- @param SystemTable Pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point of SMBus DXE driver is executed successfully.\r
- @retval !EFI_SUCESS Some error occurs in the entry point of SMBus DXE driver.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeQNCSmbus (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- mPlatformNumRsvd = (UINT8)PcdGet32 (PcdPlatformSmbusAddrNum);\r
- mPlatformAddrRsvd = (UINT8 *)(UINTN) PcdGet64 (PcdPlatformSmbusAddrTable);\r
-\r
- //\r
- // Install SMBus Host Controller protocol interface.\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &mSmbusHcHandle,\r
- &gEfiSmbusHcProtocolGuid,\r
- &mSmbusHc,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-Header file for the defintions used in SMBus DXE driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#ifndef _DXE_QNC_SMBUS_H_\r
-#define _DXE_QNC_SMBUS_H_\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmbus.h"\r
-\r
-#define MAX_SMBUS_DEVICES 107 // Max number of SMBus devices (7 bit\r
- // address yields 128 combinations but 21\r
- // of those are reserved)\r
-\r
-#define MICROSECOND 10\r
-#define MILLISECOND (1000 * MICROSECOND)\r
-#define ONESECOND (1000 * MILLISECOND)\r
-\r
-#define STALL_TIME 1000000 // 1,000,000 microseconds = 1 second\r
-#define BUS_TRIES 3 // How many times to retry on Bus Errors\r
-#define SMBUS_NUM_RESERVED 21 // Number of device addresses that are\r
- // reserved by the SMBus spec.\r
-#define SMBUS_ADDRESS_ARP 0xC2 >> 1\r
-#define SMBUS_DATA_PREPARE_TO_ARP 0x01\r
-#define SMBUS_DATA_RESET_DEVICE 0x02\r
-#define SMBUS_DATA_GET_UDID_GENERAL 0x03\r
-#define SMBUS_DATA_ASSIGN_ADDRESS 0x04\r
-#define SMBUS_GET_UDID_LENGTH 17 // 16 byte UDID + 1 byte address\r
-\r
-/**\r
- Executes an SMBus operation to an SMBus controller. Returns when either the command has been\r
- executed or an error is encountered in doing the operation.\r
-\r
- The Execute() function provides a standard way to execute an operation as defined in the System\r
- Management Bus (SMBus) Specification. The resulting transaction will be either that the SMBus\r
- slave devices accept this transaction or that this function returns with error.\r
-\r
- @param This A pointer to the EFI_SMBUS_HC_PROTOCOL instance.\r
- @param SlaveAddress The SMBus slave address of the device with which to communicate.\r
- @param Command This command is transmitted by the SMBus host controller to the\r
- SMBus slave device and the interpretation is SMBus slave device\r
- specific. It can mean the offset to a list of functions inside an\r
- SMBus slave device. Not all operations or slave devices support\r
- this command's registers.\r
- @param Operation Signifies which particular SMBus hardware protocol instance that\r
- it will use to execute the SMBus transactions. This SMBus\r
- hardware protocol is defined by the SMBus Specification and is\r
- not related to EFI.\r
- @param PecCheck Defines if Packet Error Code (PEC) checking is required for this\r
- operation.\r
- @param Length Signifies the number of bytes that this operation will do. The\r
- maximum number of bytes can be revision specific and operation\r
- specific. This field will contain the actual number of bytes that\r
- are executed for this operation. Not all operations require this\r
- argument.\r
- @param Buffer Contains the value of data to execute to the SMBus slave device.\r
- Not all operations require this argument. The length of this\r
- buffer is identified by Length.\r
-\r
- @retval EFI_SUCCESS The last data that was returned from the access matched the poll\r
- exit criteria.\r
- @retval EFI_CRC_ERROR Checksum is not correct (PEC is incorrect).\r
- @retval EFI_TIMEOUT Timeout expired before the operation was completed. Timeout is\r
- determined by the SMBus host controller device.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
- @retval EFI_DEVICE_ERROR The request was not completed because a failure that was\r
- reflected in the Host Status Register bit. Device errors are a\r
- result of a transaction collision, illegal command field,\r
- unclaimed cycle (host initiated), or bus errors (collisions).\r
- @retval EFI_INVALID_PARAMETER Operation is not defined in EFI_SMBUS_OPERATION.\r
- @retval EFI_INVALID_PARAMETER Length/Buffer is NULL for operations except for EfiSmbusQuickRead\r
- and EfiSmbusQuickWrite. Length is outside the range of valid\r
- values.\r
- @retval EFI_UNSUPPORTED The SMBus operation or PEC is not supported.\r
- @retval EFI_BUFFER_TOO_SMALL Buffer is not sufficient for this operation.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusExecute (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN CONST EFI_SMBUS_DEVICE_ADDRESS SlaveAddress,\r
- IN CONST EFI_SMBUS_DEVICE_COMMAND Command,\r
- IN CONST EFI_SMBUS_OPERATION Operation,\r
- IN CONST BOOLEAN PecCheck,\r
- IN OUT UINTN *Length,\r
- IN OUT VOID *Buffer\r
- );\r
-\r
-/**\r
- Sets the SMBus slave device addresses for the device with a given unique ID or enumerates the\r
- entire bus.\r
-\r
- The ArpDevice() function provides a standard way for a device driver to enumerate the entire\r
- SMBus or specific devices on the bus.\r
-\r
- @param This A pointer to the EFI_SMBUS_HC_PROTOCOL instance.\r
- @param ArpAll A Boolean expression that indicates if the host drivers need to\r
- enumerate all the devices or enumerate only the device that is\r
- identified by SmbusUdid. If ArpAll is TRUE, SmbusUdid and\r
- SlaveAddress are optional. If ArpAll is FALSE, ArpDevice will\r
- enumerate SmbusUdid and the address will be at SlaveAddress.\r
- @param SmbusUdid The Unique Device Identifier (UDID) that is associated with this\r
- device.\r
- @param SlaveAddress The SMBus slave address that is associated with an SMBus UDID.\r
-\r
- @retval EFI_SUCCESS The last data that was returned from the access matched the poll\r
- exit criteria.\r
- @retval EFI_CRC_ERROR Checksum is not correct (PEC is incorrect).\r
- @retval EFI_TIMEOUT Timeout expired before the operation was completed. Timeout is\r
- determined by the SMBus host controller device.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
- @retval EFI_DEVICE_ERROR The request was not completed because a failure that was\r
- reflected in the Host Status Register bit. Device errors are a\r
- result of a transaction collision, illegal command field,\r
- unclaimed cycle (host initiated), or bus errors (collisions).\r
- @retval EFI_UNSUPPORTED The corresponding operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusArpDevice (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN BOOLEAN ArpAll,\r
- IN EFI_SMBUS_UDID *SmbusUdid, OPTIONAL\r
- IN OUT EFI_SMBUS_DEVICE_ADDRESS *SlaveAddress OPTIONAL\r
- );\r
-\r
-/**\r
- Returns a pointer to the Address Resolution Protocol (ARP) map that contains the ID/address pair\r
- of the slave devices that were enumerated by the SMBus host controller driver.\r
-\r
- The GetArpMap() function returns the mapping of all the SMBus devices that were enumerated by the\r
- SMBus host driver.\r
-\r
- @param This A pointer to the EFI_SMBUS_HC_PROTOCOL instance.\r
- @param Length Size of the buffer that contains the SMBus device map.\r
- @param SmbusDeviceMap The pointer to the device map as enumerated by the SMBus\r
- controller driver.\r
-\r
- @retval EFI_SUCCESS The SMBus returned the current device map.\r
- @retval EFI_UNSUPPORTED The corresponding operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusGetArpMap (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN OUT UINTN *Length,\r
- IN OUT EFI_SMBUS_DEVICE_MAP **SmbusDeviceMap\r
- );\r
-\r
-/**\r
- Allows a device driver to register for a callback when the bus driver detects a state that it\r
- needs to propagate to other drivers that are registered for a callback.\r
-\r
- The Notify() function registers all the callback functions to allow the bus driver to call these\r
- functions when the SlaveAddress/Data pair happens.\r
- If NotifyFunction is NULL, then ASSERT ().\r
-\r
- @param This A pointer to the EFI_SMBUS_HC_PROTOCOL instance.\r
- @param SlaveAddress The SMBUS hardware address to which the SMBUS device is\r
- preassigned or allocated.\r
- @param Data Data of the SMBus host notify command that the caller wants to be\r
- called.\r
- @param NotifyFunction The function to call when the bus driver detects the SlaveAddress\r
- and Data pair.\r
-\r
- @retval EFI_SUCCESS NotifyFunction was registered.\r
- @retval EFI_UNSUPPORTED The corresponding operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmbusNotify (\r
- IN CONST EFI_SMBUS_HC_PROTOCOL *This,\r
- IN CONST EFI_SMBUS_DEVICE_ADDRESS SlaveAddress,\r
- IN CONST UINTN Data,\r
- IN CONST EFI_SMBUS_NOTIFY_FUNCTION NotifyFunction\r
- );\r
-\r
-/**\r
- Entry point to the DXE Driver that produces the SMBus Host Controller Protocol.\r
-\r
- @param ImageHandle ImageHandle of the loaded driver.\r
- @param SystemTable Pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point of SMBus DXE driver is executed successfully.\r
- @retval !EFI_SUCESS Some error occurs in the entry point of SMBus DXE driver.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeQNCSmbus (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-QNC Legacy Region Driver\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-#include "LegacyRegion.h"\r
-\r
-//\r
-// Handle used to install the Legacy Region Protocol\r
-//\r
-EFI_HANDLE mLegacyRegion2Handle = NULL;\r
-\r
-//\r
-// Instance of the Legacy Region Protocol to install into the handle database\r
-//\r
-EFI_LEGACY_REGION2_PROTOCOL mLegacyRegion2 = {\r
- LegacyRegion2Decode,\r
- LegacyRegion2Lock,\r
- LegacyRegion2BootLock,\r
- LegacyRegion2Unlock,\r
- LegacyRegionGetInfo\r
-};\r
-\r
-\r
-/**\r
- Modify the hardware to allow (decode) or disallow (not decode) memory reads in a region.\r
-\r
- If the On parameter evaluates to TRUE, this function enables memory reads in the address range\r
- Start to (Start + Length - 1).\r
- If the On parameter evaluates to FALSE, this function disables memory reads in the address range\r
- Start to (Start + Length - 1).\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param Start[in] The beginning of the physical address of the region whose attributes\r
- should be modified.\r
- @param Length[in] The number of bytes of memory whose attributes should be modified.\r
- The actual number of bytes modified may be greater than the number\r
- specified.\r
- @param Granularity[out] The number of bytes in the last region affected. This may be less\r
- than the total number of bytes affected if the starting address\r
- was not aligned to a region's starting address or if the length\r
- was greater than the number of bytes in the first region.\r
- @param On[in] Decode / Non-Decode flag.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegion2Decode (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- OUT UINT32 *Granularity,\r
- IN BOOLEAN *On\r
- )\r
-{\r
- return QNCLegacyRegionManipulation (Start, Length, On, NULL, Granularity);\r
-}\r
-\r
-\r
-/**\r
- Modify the hardware to disallow memory attribute changes in a region.\r
-\r
- This function makes the attributes of a region read only. Once a region is boot-locked with this\r
- function, the read and write attributes of that region cannot be changed until a power cycle has\r
- reset the boot-lock attribute. Calls to Decode(), Lock() and Unlock() will have no effect.\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param Start[in] The beginning of the physical address of the region whose\r
- attributes should be modified.\r
- @param Length[in] The number of bytes of memory whose attributes should be modified.\r
- The actual number of bytes modified may be greater than the number\r
- specified.\r
- @param Granularity[out] The number of bytes in the last region affected. This may be less\r
- than the total number of bytes affected if the starting address was\r
- not aligned to a region's starting address or if the length was\r
- greater than the number of bytes in the first region.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
- @retval EFI_UNSUPPORTED The chipset does not support locking the configuration registers in\r
- a way that will not affect memory regions outside the legacy memory\r
- region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegion2BootLock (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- OUT UINT32 *Granularity\r
- )\r
-{\r
- if ((Start < 0xC0000) || ((Start + Length - 1) > 0xFFFFF)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-/**\r
- Modify the hardware to disallow memory writes in a region.\r
-\r
- This function changes the attributes of a memory range to not allow writes.\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param Start[in] The beginning of the physical address of the region whose\r
- attributes should be modified.\r
- @param Length[in] The number of bytes of memory whose attributes should be modified.\r
- The actual number of bytes modified may be greater than the number\r
- specified.\r
- @param Granularity[out] The number of bytes in the last region affected. This may be less\r
- than the total number of bytes affected if the starting address was\r
- not aligned to a region's starting address or if the length was\r
- greater than the number of bytes in the first region.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegion2Lock (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- OUT UINT32 *Granularity\r
- )\r
-{\r
- BOOLEAN WriteEnable;\r
-\r
- WriteEnable = FALSE;\r
- return QNCLegacyRegionManipulation (Start, Length, NULL, &WriteEnable, Granularity);\r
-}\r
-\r
-\r
-/**\r
- Modify the hardware to allow memory writes in a region.\r
-\r
- This function changes the attributes of a memory range to allow writes.\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param Start[in] The beginning of the physical address of the region whose\r
- attributes should be modified.\r
- @param Length[in] The number of bytes of memory whose attributes should be modified.\r
- The actual number of bytes modified may be greater than the number\r
- specified.\r
- @param Granularity[out] The number of bytes in the last region affected. This may be less\r
- than the total number of bytes affected if the starting address was\r
- not aligned to a region's starting address or if the length was\r
- greater than the number of bytes in the first region.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegion2Unlock (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- OUT UINT32 *Granularity\r
- )\r
-{\r
- BOOLEAN WriteEnable;\r
-\r
- WriteEnable = TRUE;\r
- return QNCLegacyRegionManipulation (Start, Length, NULL, &WriteEnable, Granularity);\r
-}\r
-\r
-/**\r
- Get region information for the attributes of the Legacy Region.\r
-\r
- This function is used to discover the granularity of the attributes for the memory in the legacy\r
- region. Each attribute may have a different granularity and the granularity may not be the same\r
- for all memory ranges in the legacy region.\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param DescriptorCount[out] The number of region descriptor entries returned in the Descriptor\r
- buffer.\r
- @param Descriptor[out] A pointer to a pointer used to return a buffer where the legacy\r
- region information is deposited. This buffer will contain a list of\r
- DescriptorCount number of region descriptors. This function will\r
- provide the memory for the buffer.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegionGetInfo (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- OUT UINT32 *DescriptorCount,\r
- OUT EFI_LEGACY_REGION_DESCRIPTOR **Descriptor\r
- )\r
-{\r
-\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- Entry point to the DXE Driver that produces the Legacy Region Protocol.\r
-\r
- @retval EFI_SUCCESS One or more of the drivers returned a success code.\r
- @retval !EFI_SUCESS The return status from the last driver entry point in the list.\r
-\r
-**/\r
-EFI_STATUS\r
-LegacyRegionInit (\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Install the Legacy Region Protocol on a new handle\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &mLegacyRegion2Handle,\r
- &gEfiLegacyRegion2ProtocolGuid, &mLegacyRegion2,\r
- NULL\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-The header file legacy region initialization in QNC DXE component.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _LEGACY_REGION_H_\r
-#define _LEGACY_REGION_H_\r
-#include "CommonHeader.h"\r
-\r
-#include <IndustryStandard/Pci.h>\r
-\r
-#define LEGACY_REGION_INSTANCE_SIGNATURE SIGNATURE_32('R','E','G','N')\r
-\r
-typedef struct {\r
- UINT32 Signature;\r
-\r
- EFI_HANDLE Handle;\r
- EFI_LEGACY_REGION2_PROTOCOL LegacyRegion2;\r
- EFI_HANDLE ImageHandle;\r
-\r
- //\r
- // Protocol for PAM register access\r
- //\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo;\r
-} LEGACY_REGION_INSTANCE;\r
-\r
-#define LEGACY_REGION_INSTANCE_FROM_THIS(this) \\r
- CR(this, LEGACY_REGION_INSTANCE, LegacyRegion2, LEGACY_REGION_INSTANCE_SIGNATURE)\r
-\r
-\r
-EFI_STATUS\r
-LegacyRegionManipluateRegion (\r
- IN LEGACY_REGION_INSTANCE *Private\r
- );\r
-\r
-EFI_STATUS\r
-LegacyRegionInit (\r
- VOID\r
- );\r
-\r
-/**\r
- Modify the hardware to allow (decode) or disallow (not decode) memory reads in a region.\r
-\r
- If the On parameter evaluates to TRUE, this function enables memory reads in the address range\r
- Start to (Start + Length - 1).\r
- If the On parameter evaluates to FALSE, this function disables memory reads in the address range\r
- Start to (Start + Length - 1).\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param Start[in] The beginning of the physical address of the region whose attributes\r
- should be modified.\r
- @param Length[in] The number of bytes of memory whose attributes should be modified.\r
- The actual number of bytes modified may be greater than the number\r
- specified.\r
- @param Granularity[out] The number of bytes in the last region affected. This may be less\r
- than the total number of bytes affected if the starting address\r
- was not aligned to a region's starting address or if the length\r
- was greater than the number of bytes in the first region.\r
- @param On[in] Decode / Non-Decode flag.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegion2Decode (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- OUT UINT32 *Granularity,\r
- IN BOOLEAN *On\r
- );\r
-\r
-/**\r
- Modify the hardware to disallow memory writes in a region.\r
-\r
- This function changes the attributes of a memory range to not allow writes.\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param Start[in] The beginning of the physical address of the region whose\r
- attributes should be modified.\r
- @param Length[in] The number of bytes of memory whose attributes should be modified.\r
- The actual number of bytes modified may be greater than the number\r
- specified.\r
- @param Granularity[out] The number of bytes in the last region affected. This may be less\r
- than the total number of bytes affected if the starting address was\r
- not aligned to a region's starting address or if the length was\r
- greater than the number of bytes in the first region.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegion2Lock (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- OUT UINT32 *Granularity\r
- );\r
-\r
-/**\r
- Modify the hardware to disallow memory attribute changes in a region.\r
-\r
- This function makes the attributes of a region read only. Once a region is boot-locked with this\r
- function, the read and write attributes of that region cannot be changed until a power cycle has\r
- reset the boot-lock attribute. Calls to Decode(), Lock() and Unlock() will have no effect.\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param Start[in] The beginning of the physical address of the region whose\r
- attributes should be modified.\r
- @param Length[in] The number of bytes of memory whose attributes should be modified.\r
- The actual number of bytes modified may be greater than the number\r
- specified.\r
- @param Granularity[out] The number of bytes in the last region affected. This may be less\r
- than the total number of bytes affected if the starting address was\r
- not aligned to a region's starting address or if the length was\r
- greater than the number of bytes in the first region.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
- @retval EFI_UNSUPPORTED The chipset does not support locking the configuration registers in\r
- a way that will not affect memory regions outside the legacy memory\r
- region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegion2BootLock (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- OUT UINT32 *Granularity\r
- );\r
-\r
-/**\r
- Modify the hardware to allow memory writes in a region.\r
-\r
- This function changes the attributes of a memory range to allow writes.\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param Start[in] The beginning of the physical address of the region whose\r
- attributes should be modified.\r
- @param Length[in] The number of bytes of memory whose attributes should be modified.\r
- The actual number of bytes modified may be greater than the number\r
- specified.\r
- @param Granularity[out] The number of bytes in the last region affected. This may be less\r
- than the total number of bytes affected if the starting address was\r
- not aligned to a region's starting address or if the length was\r
- greater than the number of bytes in the first region.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegion2Unlock (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- IN UINT32 Start,\r
- IN UINT32 Length,\r
- OUT UINT32 *Granularity\r
- );\r
-\r
-/**\r
- Get region information for the attributes of the Legacy Region.\r
-\r
- This function is used to discover the granularity of the attributes for the memory in the legacy\r
- region. Each attribute may have a different granularity and the granularity may not be the same\r
- for all memory ranges in the legacy region.\r
-\r
- @param This[in] Indicates the EFI_LEGACY_REGION_PROTOCOL instance.\r
- @param DescriptorCount[out] The number of region descriptor entries returned in the Descriptor\r
- buffer.\r
- @param Descriptor[out] A pointer to a pointer used to return a buffer where the legacy\r
- region information is deposited. This buffer will contain a list of\r
- DescriptorCount number of region descriptors. This function will\r
- provide the memory for the buffer.\r
-\r
- @retval EFI_SUCCESS The region's attributes were successfully modified.\r
- @retval EFI_INVALID_PARAMETER If Start or Length describe an address not in the Legacy Region.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LegacyRegionGetInfo (\r
- IN EFI_LEGACY_REGION2_PROTOCOL *This,\r
- OUT UINT32 *DescriptorCount,\r
- OUT EFI_LEGACY_REGION_DESCRIPTOR **Descriptor\r
- );\r
-\r
-#endif //_QNC_LEGACY_REGION_H_\r
+++ /dev/null
-/** @file\r
-QuarkNcSocId module initialization module\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "CommonHeader.h"\r
-\r
-#include "LegacyRegion.h"\r
-#include "DxeQNCSmbus.h"\r
-\r
-#include "QNCInit.h"\r
-\r
-//\r
-// Definitions\r
-//\r
-#define QNC_RESERVED_ITEM_IO 0\r
-#define QNC_RESERVED_ITEM_MEMORYIO 1\r
-#define DXE_DEVICE_DISABLED 0\r
-#define DXE_DEVICE_ENABLED 1\r
-\r
-typedef struct _QNC_SPACE_TABLE_ITEM {\r
- UINTN IoOrMemory;\r
- UINTN Type;\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- UINT64 Length;\r
- UINTN Alignment;\r
- BOOLEAN RuntimeOrNot;\r
-} QNC_SPACE_TABLE_ITEM;\r
-\r
-typedef struct {\r
- ACPI_CPU_DATA AcpuCpuData;\r
- MTRR_SETTINGS MtrrTable;\r
- IA32_DESCRIPTOR GdtrProfile;\r
- IA32_DESCRIPTOR IdtrProfile;\r
- CPU_REGISTER_TABLE RegisterTable;\r
- CPU_REGISTER_TABLE PreSmmInitRegisterTable;\r
-} ACPI_CPU_DATA_EX;\r
-\r
-//\r
-// Spaces to be reserved in GCD\r
-// Expand it to add more\r
-//\r
-const QNC_SPACE_TABLE_ITEM mQNCReservedSpaceTable[] = {\r
- {\r
- QNC_RESERVED_ITEM_MEMORYIO,\r
- EfiGcdMemoryTypeMemoryMappedIo,\r
- FixedPcdGet64 (PcdIoApicBaseAddress),\r
- FixedPcdGet64 (PcdIoApicSize),\r
- 0,\r
- FALSE\r
- },\r
- {\r
- QNC_RESERVED_ITEM_MEMORYIO,\r
- EfiGcdMemoryTypeMemoryMappedIo,\r
- FixedPcdGet64 (PcdHpetBaseAddress),\r
- FixedPcdGet64 (PcdHpetSize),\r
- 0,\r
- FALSE\r
- }\r
-};\r
-\r
-//\r
-// Global variable for ImageHandle of QNCInit driver\r
-//\r
-EFI_HANDLE gQNCInitImageHandle;\r
-QNC_DEVICE_ENABLES mQNCDeviceEnables;\r
-\r
-\r
-VOID\r
-QNCInitializeResource (\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-InitializeQNCPolicy (\r
- VOID\r
- );\r
-\r
-/**\r
- Allocate EfiACPIMemoryNVS below 4G memory address.\r
-\r
- This function allocates EfiACPIMemoryNVS below 4G memory address.\r
-\r
- @param Size Size of memory to allocate.\r
-\r
- @return Allocated address for output.\r
-\r
-**/\r
-VOID *\r
-AllocateAcpiNvsMemoryBelow4G (\r
- IN UINTN Size\r
- )\r
-{\r
- UINTN Pages;\r
- EFI_PHYSICAL_ADDRESS Address;\r
- EFI_STATUS Status;\r
- VOID* Buffer;\r
-\r
- Pages = EFI_SIZE_TO_PAGES (Size);\r
- Address = 0xffffffff;\r
-\r
- Status = gBS->AllocatePages (\r
- AllocateMaxAddress,\r
- EfiACPIMemoryNVS,\r
- Pages,\r
- &Address\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return NULL;\r
- }\r
-\r
- Buffer = (VOID *) (UINTN) Address;\r
- ZeroMem (Buffer, Size);\r
-\r
- return Buffer;\r
-}\r
-\r
-/**\r
- Prepare ACPI NVS memory below 4G memory for use of S3 resume.\r
-\r
- This function allocates ACPI NVS memory below 4G memory for use of S3 resume,\r
- and saves data into the memory region.\r
-\r
-**/\r
-VOID\r
-SaveCpuS3Data (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- ACPI_CPU_DATA_EX *AcpiCpuDataEx;\r
- ACPI_CPU_DATA *AcpiCpuData;\r
- UINTN GdtSize;\r
- UINTN IdtSize;\r
- VOID *Gdt;\r
- VOID *Idt;\r
-\r
- //\r
- // Allocate ACPI NVS memory below 4G memory for use of S3 resume.\r
- //\r
- AcpiCpuDataEx = AllocateAcpiNvsMemoryBelow4G (sizeof (ACPI_CPU_DATA_EX));\r
- AcpiCpuData = &AcpiCpuDataEx->AcpuCpuData;\r
-\r
- //\r
- //\r
- //\r
- AcpiCpuData->NumberOfCpus = 1;\r
- AcpiCpuData->StackSize = PcdGet32 (PcdCpuApStackSize);\r
- AcpiCpuData->ApMachineCheckHandlerBase = 0;\r
- AcpiCpuData->ApMachineCheckHandlerSize = 0;\r
- AcpiCpuData->GdtrProfile = (EFI_PHYSICAL_ADDRESS) (UINTN) &AcpiCpuDataEx->GdtrProfile;\r
- AcpiCpuData->IdtrProfile = (EFI_PHYSICAL_ADDRESS) (UINTN) &AcpiCpuDataEx->IdtrProfile;\r
- AcpiCpuData->MtrrTable = (EFI_PHYSICAL_ADDRESS) (UINTN) &AcpiCpuDataEx->MtrrTable;\r
- AcpiCpuData->RegisterTable = (EFI_PHYSICAL_ADDRESS) (UINTN) &AcpiCpuDataEx->RegisterTable;\r
- AcpiCpuData->PreSmmInitRegisterTable = (EFI_PHYSICAL_ADDRESS) (UINTN) &AcpiCpuDataEx->PreSmmInitRegisterTable;\r
-\r
- //\r
- // Allocate stack space for all CPUs\r
- //\r
- AcpiCpuData->StackAddress = (EFI_PHYSICAL_ADDRESS) (UINTN) AllocateAcpiNvsMemoryBelow4G (AcpiCpuData->NumberOfCpus * AcpiCpuData->StackSize);\r
-\r
- //\r
- // Get MTRR settings from currently executing CPU\r
- //\r
- MtrrGetAllMtrrs (&AcpiCpuDataEx->MtrrTable);\r
-\r
- //\r
- // Get the BSP's data of GDT and IDT\r
- //\r
- AsmReadGdtr ((IA32_DESCRIPTOR *) &AcpiCpuDataEx->GdtrProfile);\r
- AsmReadIdtr ((IA32_DESCRIPTOR *) &AcpiCpuDataEx->IdtrProfile);\r
-\r
- //\r
- // Allocate GDT and IDT in ACPI NVS and copy in current GDT and IDT contents\r
- //\r
- GdtSize = AcpiCpuDataEx->GdtrProfile.Limit + 1;\r
- IdtSize = AcpiCpuDataEx->IdtrProfile.Limit + 1;\r
- Gdt = AllocateAcpiNvsMemoryBelow4G (GdtSize + IdtSize);\r
- Idt = (VOID *)((UINTN)Gdt + GdtSize);\r
- CopyMem (Gdt, (VOID *)AcpiCpuDataEx->GdtrProfile.Base, GdtSize);\r
- CopyMem (Idt, (VOID *)AcpiCpuDataEx->IdtrProfile.Base, IdtSize);\r
- AcpiCpuDataEx->GdtrProfile.Base = (UINTN)Gdt;\r
- AcpiCpuDataEx->IdtrProfile.Base = (UINTN)Idt;\r
-\r
- //\r
- // No RegisterTable entries\r
- //\r
- AcpiCpuDataEx->RegisterTable.TableLength = 0;\r
-\r
- //\r
- // No PreSmmInitRegisterTable entries\r
- //\r
- AcpiCpuDataEx->PreSmmInitRegisterTable.TableLength = 0;\r
-\r
- //\r
- // Set the base address of CPU S3 data to PcdCpuS3DataAddress\r
- //\r
- Status = PcdSet64S (PcdCpuS3DataAddress, (UINT64)(UINTN)AcpiCpuData);\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
-\r
-/**\r
- The entry function for QNCInit driver.\r
-\r
- This function just call initialization function for PciHostBridge,\r
- LegacyRegion and QNCSmmAccess module.\r
-\r
- @param ImageHandle The driver image handle for GmchInit driver\r
- @param SystemTable The pointer to System Table\r
-\r
- @retval EFI_SUCCESS Success to initialize every module for GMCH driver.\r
- @return EFI_STATUS The status of initialization work.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-QNCInit (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- S3BootScriptSaveInformationAsciiString (\r
- "QNCInitDxeEntryBegin"\r
- );\r
-\r
- gQNCInitImageHandle = ImageHandle;\r
-\r
- mQNCDeviceEnables.Uint32 = PcdGet32 (PcdDeviceEnables);\r
-\r
-\r
- //\r
- // Initialize PCIE root ports\r
- //\r
- Status = QncInitRootPorts ();\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "QNC Root Port initialization is failed!\n"));\r
- return Status;\r
- }\r
-\r
- Status = LegacyRegionInit ();\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "QNC LegacyRegion initialization is failed!\n"));\r
- return Status;\r
- }\r
-\r
-\r
- Status = InitializeQNCPolicy ();\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "QNC Policy initialization is failed!\n"));\r
- return Status;\r
- }\r
-\r
- Status = InitializeQNCSmbus (ImageHandle,SystemTable);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "QNC Smbus driver is failed!\n"));\r
- return Status;\r
- }\r
-\r
- QNCInitializeResource ();\r
-\r
- SaveCpuS3Data ();\r
-\r
- S3BootScriptSaveInformationAsciiString (\r
- "QNCInitDxeEntryEnd"\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Reserve I/O or memory space in GCD\r
-\r
- @param IoOrMemory Switch of I/O or memory.\r
- @param GcdType Type of the space.\r
- @param BaseAddress Base address of the space.\r
- @param Length Length of the space.\r
- @param Alignment Align with 2^Alignment\r
- @param RuntimeOrNot For runtime usage or not\r
- @param ImageHandle Handle for the image of this driver.\r
-\r
- @retval EFI_SUCCESS Reserve successful\r
-**/\r
-EFI_STATUS\r
-QNCReserveSpaceInGcd(\r
- IN UINTN IoOrMemory,\r
- IN UINTN GcdType,\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT64 Length,\r
- IN UINTN Alignment,\r
- IN BOOLEAN RuntimeOrNot,\r
- IN EFI_HANDLE ImageHandle\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- if (IoOrMemory == QNC_RESERVED_ITEM_MEMORYIO) {\r
- Status = gDS->AddMemorySpace (\r
- GcdType,\r
- BaseAddress,\r
- Length,\r
- EFI_MEMORY_UC\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((\r
- EFI_D_ERROR,\r
- "Failed to add memory space :0x%x 0x%x\n",\r
- BaseAddress,\r
- Length\r
- ));\r
- }\r
- ASSERT_EFI_ERROR (Status);\r
- Status = gDS->AllocateMemorySpace (\r
- EfiGcdAllocateAddress,\r
- GcdType,\r
- Alignment,\r
- Length,\r
- &BaseAddress,\r
- ImageHandle,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- if (RuntimeOrNot) {\r
- Status = gDS->SetMemorySpaceAttributes (\r
- BaseAddress,\r
- Length,\r
- EFI_MEMORY_RUNTIME | EFI_MEMORY_UC\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- } else {\r
- Status = gDS->AddIoSpace (\r
- GcdType,\r
- BaseAddress,\r
- Length\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- Status = gDS->AllocateIoSpace (\r
- EfiGcdAllocateAddress,\r
- GcdType,\r
- Alignment,\r
- Length,\r
- &BaseAddress,\r
- ImageHandle,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Initialize the memory and io resource which belong to QNC.\r
- 1) Report and allocate all BAR's memory to GCD.\r
- 2) Report PCI memory and I/O space to GCD.\r
- 3) Set memory attribute for <1M memory space.\r
-**/\r
-VOID\r
-QNCInitializeResource (\r
- )\r
-{\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- EFI_STATUS Status;\r
- UINT64 ExtraRegionLength;\r
- EFI_GCD_MEMORY_SPACE_DESCRIPTOR Descriptor;\r
- UINTN Index;\r
-\r
- // Report TSEG range\r
- // This range maybe has been reportted in PEI phase via Resource Hob.\r
- //\r
- QNCGetTSEGMemoryRange (&BaseAddress, &ExtraRegionLength);\r
- if (ExtraRegionLength != 0) {\r
- Status = gDS->GetMemorySpaceDescriptor (BaseAddress, &Descriptor);\r
- if (Status == EFI_NOT_FOUND) {\r
- Status = gDS->AddMemorySpace (\r
- EfiGcdMemoryTypeReserved,\r
- BaseAddress,\r
- ExtraRegionLength,\r
- EFI_MEMORY_UC\r
- );\r
- }\r
- }\r
-\r
- //\r
- // < 1M resource setting. The memory ranges <1M has been added into GCD via\r
- // resource hob produced by PEI phase. Here will set memory attribute of these\r
- // ranges for DXE phase.\r
- //\r
-\r
- //\r
- // Dos Area (0 ~ 0x9FFFFh)\r
- //\r
- Status = gDS->GetMemorySpaceDescriptor (0, &Descriptor);\r
- DEBUG ((\r
- EFI_D_INFO,\r
- "DOS Area Memory: base = 0x%x, length = 0x%x, attribute = 0x%x\n",\r
- Descriptor.BaseAddress,\r
- Descriptor.Length,\r
- Descriptor.Attributes\r
- ));\r
- ASSERT_EFI_ERROR (Status);\r
- Status = gDS->SetMemorySpaceAttributes(\r
- 0,\r
- 0xA0000,\r
- EFI_MEMORY_WB\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Default SMRAM UnCachable until SMBASE relocated.\r
- //\r
- Status = gDS->SetMemorySpaceAttributes(\r
- 0x30000,\r
- 0x10000,\r
- EFI_MEMORY_UC\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Default SMM ABSEG area. (0xA0000 ~ 0xBFFFF)\r
- //\r
- Status = gDS->GetMemorySpaceDescriptor (0xA0000, &Descriptor);\r
- DEBUG ((\r
- EFI_D_INFO,\r
- "ABSEG Memory: base = 0x%x, length = 0x%x, attribute = 0x%x\n",\r
- Descriptor.BaseAddress,\r
- Descriptor.Length,\r
- Descriptor.Attributes\r
- ));\r
- ASSERT_EFI_ERROR (Status);\r
- Status = gDS->SetMemorySpaceAttributes(\r
- 0xA0000,\r
- 0x20000,\r
- EFI_MEMORY_UC\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Expansion BIOS area.\r
- //\r
- Status = gDS->GetMemorySpaceDescriptor (0xC0000, &Descriptor);\r
- DEBUG ((\r
- EFI_D_INFO,\r
- "Memory base = 0x%x, length = 0x%x, attribute = 0x%x\n",\r
- Descriptor.BaseAddress,\r
- Descriptor.Length,\r
- Descriptor.Attributes\r
- ));\r
- ASSERT_EFI_ERROR (Status);\r
- Status = gDS->SetMemorySpaceAttributes(\r
- 0xC0000,\r
- 0x30000,\r
- EFI_MEMORY_UC\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Report other IO resources from mQNCReservedSpaceTable in GCD\r
- //\r
- for (Index = 0; Index < sizeof (mQNCReservedSpaceTable) / sizeof (QNC_SPACE_TABLE_ITEM); Index++) {\r
- Status = QNCReserveSpaceInGcd (\r
- mQNCReservedSpaceTable[Index].IoOrMemory,\r
- mQNCReservedSpaceTable[Index].Type,\r
- mQNCReservedSpaceTable[Index].BaseAddress,\r
- mQNCReservedSpaceTable[Index].Length,\r
- mQNCReservedSpaceTable[Index].Alignment,\r
- mQNCReservedSpaceTable[Index].RuntimeOrNot,\r
- gQNCInitImageHandle\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- //\r
- // Report unused PCIe config space as reserved.\r
- //\r
- if (PcdGet64 (PcdPciExpressSize) < SIZE_256MB) {\r
- Status = QNCReserveSpaceInGcd (\r
- QNC_RESERVED_ITEM_MEMORYIO,\r
- EfiGcdMemoryTypeMemoryMappedIo,\r
- (PcdGet64(PcdPciExpressBaseAddress) + PcdGet64(PcdPciExpressSize)),\r
- (SIZE_256MB - PcdGet64(PcdPciExpressSize)),\r
- 0,\r
- FALSE,\r
- gQNCInitImageHandle\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-}\r
-\r
-/**\r
- Use the platform PCD to initialize devices in the QNC\r
-\r
- @param ImageHandle Handle for the image of this driver.\r
- @retval EFI_SUCCESS Initialize successful\r
-**/\r
-EFI_STATUS\r
-InitializeQNCPolicy (\r
- )\r
-{\r
- UINT32 PciD31F0RegBase; // LPC\r
-\r
- PciD31F0RegBase = PciDeviceMmBase (PCI_BUS_NUMBER_QNC, PCI_DEVICE_NUMBER_QNC_LPC, PCI_FUNCTION_NUMBER_QNC_LPC);\r
-\r
- //\r
- // Disable for smbus\r
- //\r
- if (mQNCDeviceEnables.Bits.Smbus == DXE_DEVICE_DISABLED) {\r
- S3MmioAnd32 (PciD31F0RegBase + R_QNC_LPC_SMBUS_BASE, (~B_QNC_LPC_SMBUS_BASE_EN));\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-Header file for QNC Initialization Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#ifndef _QNC_INITIALIZATION_DRIVER_H_\r
-#define _QNC_INITIALIZATION_DRIVER_H_\r
-\r
-EFI_STATUS\r
-QncInitRootPorts (\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Perform Initialization of the Downstream Root Ports.\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-SetInitRootPortDownstreamS3Item (\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Set an Init Root Port Downstream devices S3 dispatch item, this function may assert if any error happend\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS The function completed successfully\r
-\r
---*/\r
-;\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for QNCInit driver.\r
-#\r
-# QNCInit driver implement QuarkNcSocId related drivers, includes:\r
-# PciHostBridge, PciExpress, SmmAccess driver and LegacyRegion driver.\r
-#\r
-# This driver mainly do full initialization for the QNC chipet includes:\r
-# 1. Initialize the PCI Express device.\r
-# 2. Initialize the PciHostBridge, and allocate the I/O and memory space from GCD service.\r
-# 3. Initialize the SmmAccess module and install EFI_SMM_ACCESS_PROTOCOL\r
-# 4. Initialize the LegacyRegion module, install EFI_LEGACY_REGION_PROTOCOL and set below 1M\r
-# memory attribute from MTRR.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = QNCInitDxe\r
- FILE_GUID = 74D3B506-EE9C-47ed-B749-41261401DA78\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = QNCInit\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- LegacyRegion.h\r
- LegacyRegion.c\r
- DxeQNCSmbus.c\r
- DxeQNCSmbus.h\r
- QNCSmbusExec.c\r
- QNCSmbus.h\r
- QNCInit.c\r
- QNCInit.h\r
- CommonHeader.h\r
- QNCRootPorts.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- UefiCpuPkg/UefiCpuPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- BaseLib\r
- UefiBootServicesTableLib\r
- DxeServicesTableLib\r
- BaseMemoryLib\r
- DebugLib\r
- PcdLib\r
- MtrrLib\r
- IoLib\r
- SmbusLib\r
- S3IoLib\r
- S3BootScriptLib\r
- IntelQNCLib\r
- QNCAccessLib\r
-\r
-[Protocols]\r
- gEfiLegacyRegion2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiSmbusHcProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiQncS3SupportProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
-\r
-[FeaturePcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddressFixed\r
-\r
-[FixedPcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdIoApicBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdIoApicSize\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdHpetBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdHpetSize\r
-\r
-[Pcd]\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuApStackSize ## CONSUMES\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuS3DataAddress|0x0|UINT64|0x60000010 ## PRODUCES\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress ## CONSUMES\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciExpressSize ## CONSUMES\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdDeviceEnables\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPlatformSmbusAddrNum\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPlatformSmbusAddrTable\r
-\r
-[Depex]\r
- gEfiPlatformPolicyProtocolGuid AND gEfiQncS3SupportProtocolGuid\r
+++ /dev/null
-/** @file\r
-PciHostBridge driver module, part of QNC module.\r
-\r
-Provides the basic interfaces to abstract a PCI Host Bridge Resource Allocation.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "CommonHeader.h"\r
-#include "QNCInit.h"\r
-\r
-UINT32 mS3ParameterRootPortDownstream = 0;\r
-EFI_QNC_S3_DISPATCH_ITEM mS3DispatchItem = {\r
- QncS3ItemTypeInitPcieRootPortDownstream,\r
- &mS3ParameterRootPortDownstream\r
- };\r
-\r
-EFI_STATUS\r
-QncInitRootPorts (\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Perform Initialization of the Downstream Root Ports\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS The function completed successfully\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- EFI_QNC_S3_SUPPORT_PROTOCOL *QncS3Support;\r
- VOID *Context;\r
- VOID *S3DispatchEntryPoint;\r
-\r
- Status = PciExpressInit ();\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Get the QNC S3 Support Protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiQncS3SupportProtocolGuid,\r
- NULL,\r
- (VOID **) &QncS3Support\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Get the QNC S3 Support Protocol\r
- //\r
- Status = QncS3Support->SetDispatchItem (\r
- QncS3Support,\r
- &mS3DispatchItem,\r
- &S3DispatchEntryPoint,\r
- &Context\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Save the script dispatch item in the Boot Script\r
- //\r
- Status = S3BootScriptSaveDispatch2 (S3DispatchEntryPoint, Context);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-Common definitons for SMBus PEIM/DXE driver. Smbus PEI and DXE\r
-modules share the same version of this file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _QNC_SMBUS_H_\r
-#define _QNC_SMBUS_H_\r
-\r
-#include "CommonHeader.h"\r
-\r
-//\r
-// Minimum and maximum length for SMBus bus block protocols defined in SMBus spec 2.0.\r
-//\r
-#define MIN_SMBUS_BLOCK_LEN 1\r
-#define MAX_SMBUS_BLOCK_LEN 32\r
-#define ADD_LENGTH(SmbusAddress, Length) ((SmbusAddress) + SMBUS_LIB_ADDRESS (0, 0, (Length), FALSE))\r
-\r
-/**\r
- Executes an SMBus operation to an SMBus controller. Returns when either the command has been\r
- executed or an error is encountered in doing the operation.\r
-\r
- The internal worker function provides a standard way to execute an operation as defined in the\r
- System Management Bus (SMBus) Specification. The resulting transaction will be either that the\r
- SMBus slave devices accept this transaction or that this function returns with error.\r
-\r
- @param SlaveAddress The SMBus slave address of the device with which to communicate.\r
- @param Command This command is transmitted by the SMBus host controller to the\r
- SMBus slave device and the interpretation is SMBus slave device\r
- specific. It can mean the offset to a list of functions inside an\r
- SMBus slave device. Not all operations or slave devices support\r
- this command's registers.\r
- @param Operation Signifies which particular SMBus hardware protocol instance that\r
- it will use to execute the SMBus transactions. This SMBus\r
- hardware protocol is defined by the SMBus Specification and is\r
- not related to EFI.\r
- @param PecCheck Defines if Packet Error Code (PEC) checking is required for this\r
- operation.\r
- @param Length Signifies the number of bytes that this operation will do. The\r
- maximum number of bytes can be revision specific and operation\r
- specific. This field will contain the actual number of bytes that\r
- are executed for this operation. Not all operations require this\r
- argument.\r
- @param Buffer Contains the value of data to execute to the SMBus slave device.\r
- Not all operations require this argument. The length of this\r
- buffer is identified by Length.\r
-\r
- @retval EFI_SUCCESS The last data that was returned from the access matched the poll\r
- exit criteria.\r
- @retval EFI_CRC_ERROR Checksum is not correct (PEC is incorrect).\r
- @retval EFI_TIMEOUT Timeout expired before the operation was completed. Timeout is\r
- determined by the SMBus host controller device.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
- @retval EFI_DEVICE_ERROR The request was not completed because a failure that was\r
- reflected in the Host Status Register bit. Device errors are a\r
- result of a transaction collision, illegal command field,\r
- unclaimed cycle (host initiated), or bus errors (collisions).\r
- @retval EFI_INVALID_PARAMETER Operation is not defined in EFI_SMBUS_OPERATION.\r
- @retval EFI_INVALID_PARAMETER Length/Buffer is NULL for operations except for EfiSmbusQuickRead\r
- and EfiSmbusQuickWrite. Length is outside the range of valid\r
- values.\r
- @retval EFI_UNSUPPORTED The SMBus operation or PEC is not supported.\r
- @retval EFI_BUFFER_TOO_SMALL Buffer is not sufficient for this operation.\r
-\r
-**/\r
-EFI_STATUS\r
-Execute (\r
- IN EFI_SMBUS_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_SMBUS_DEVICE_COMMAND Command,\r
- IN EFI_SMBUS_OPERATION Operation,\r
- IN BOOLEAN PecCheck,\r
- IN OUT UINTN *Length,\r
- IN OUT VOID *Buffer\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Common code to implement SMBus bus protocols. Smbus PEI and DXE modules\r
-share the same version of this file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmbus.h"\r
-\r
-/**\r
- Checks the parameter of SmbusExecute().\r
-\r
- This function checks the input parameters of SmbusExecute(). If the input parameters are valid\r
- for certain SMBus bus protocol, it will return EFI_SUCCESS; otherwise, it will return certain\r
- error code based on the input SMBus bus protocol.\r
-\r
- @param SlaveAddress The SMBus slave address of the device with which to communicate.\r
- @param Command This command is transmitted by the SMBus host controller to the\r
- SMBus slave device and the interpretation is SMBus slave device\r
- specific. It can mean the offset to a list of functions inside an\r
- SMBus slave device. Not all operations or slave devices support\r
- this command's registers.\r
- @param Operation Signifies which particular SMBus hardware protocol instance that\r
- it will use to execute the SMBus transactions. This SMBus\r
- hardware protocol is defined by the SMBus Specification and is\r
- not related to EFI.\r
- @param PecCheck Defines if Packet Error Code (PEC) checking is required for this\r
- operation.\r
- @param Length Signifies the number of bytes that this operation will do. The\r
- maximum number of bytes can be revision specific and operation\r
- specific. This field will contain the actual number of bytes that\r
- are executed for this operation. Not all operations require this\r
- argument.\r
- @param Buffer Contains the value of data to execute to the SMBus slave device.\r
- Not all operations require this argument. The length of this\r
- buffer is identified by Length.\r
-\r
- @retval EFI_SUCCESS All the parameters are valid for the corresponding SMBus bus\r
- protocol.\r
- @retval EFI_INVALID_PARAMETER Operation is not defined in EFI_SMBUS_OPERATION.\r
- @retval EFI_INVALID_PARAMETER Length/Buffer is NULL for operations except for EfiSmbusQuickRead\r
- and EfiSmbusQuickWrite. Length is outside the range of valid\r
- values.\r
- @retval EFI_UNSUPPORTED The SMBus operation or PEC is not supported.\r
- @retval EFI_BUFFER_TOO_SMALL Buffer is not sufficient for this operation.\r
-\r
-**/\r
-EFI_STATUS\r
-QncSmbusExecCheckParameters (\r
- IN EFI_SMBUS_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_SMBUS_DEVICE_COMMAND Command,\r
- IN EFI_SMBUS_OPERATION Operation,\r
- IN BOOLEAN PecCheck,\r
- IN OUT UINTN *Length,\r
- IN OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN RequiredLen;\r
-\r
- //\r
- // Set default value to be 2:\r
- // for SmbusReadWord, SmbusWriteWord and SmbusProcessCall.\r
- //\r
- RequiredLen = 2;\r
- Status = EFI_SUCCESS;\r
- switch (Operation) {\r
- case EfiSmbusQuickRead:\r
- case EfiSmbusQuickWrite:\r
- if (PecCheck || Command != 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- break;\r
- case EfiSmbusReceiveByte:\r
- case EfiSmbusSendByte:\r
- if (Command != 0) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Cascade to check length parameter.\r
- //\r
- case EfiSmbusReadByte:\r
- case EfiSmbusWriteByte:\r
- RequiredLen = 1;\r
- //\r
- // Cascade to check length parameter.\r
- //\r
- case EfiSmbusReadWord:\r
- case EfiSmbusWriteWord:\r
- case EfiSmbusProcessCall:\r
- if (Buffer == NULL || Length == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- } else if (*Length < RequiredLen) {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- }\r
- *Length = RequiredLen;\r
- break;\r
- case EfiSmbusReadBlock:\r
- case EfiSmbusWriteBlock:\r
- if ((Buffer == NULL) ||\r
- (Length == NULL) ||\r
- (*Length < MIN_SMBUS_BLOCK_LEN) ||\r
- (*Length > MAX_SMBUS_BLOCK_LEN)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- break;\r
- case EfiSmbusBWBRProcessCall:\r
- return EFI_UNSUPPORTED;\r
- default:\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- Executes an SMBus operation to an SMBus controller. Returns when either the command has been\r
- executed or an error is encountered in doing the operation.\r
-\r
- The internal worker function provides a standard way to execute an operation as defined in the\r
- System Management Bus (SMBus) Specification. The resulting transaction will be either that the\r
- SMBus slave devices accept this transaction or that this function returns with error.\r
-\r
- @param SlaveAddress The SMBus slave address of the device with which to communicate.\r
- @param Command This command is transmitted by the SMBus host controller to the\r
- SMBus slave device and the interpretation is SMBus slave device\r
- specific. It can mean the offset to a list of functions inside an\r
- SMBus slave device. Not all operations or slave devices support\r
- this command's registers.\r
- @param Operation Signifies which particular SMBus hardware protocol instance that\r
- it will use to execute the SMBus transactions. This SMBus\r
- hardware protocol is defined by the SMBus Specification and is\r
- not related to EFI.\r
- @param PecCheck Defines if Packet Error Code (PEC) checking is required for this\r
- operation.\r
- @param Length Signifies the number of bytes that this operation will do. The\r
- maximum number of bytes can be revision specific and operation\r
- specific. This field will contain the actual number of bytes that\r
- are executed for this operation. Not all operations require this\r
- argument.\r
- @param Buffer Contains the value of data to execute to the SMBus slave device.\r
- Not all operations require this argument. The length of this\r
- buffer is identified by Length.\r
-\r
- @retval EFI_SUCCESS The last data that was returned from the access matched the poll\r
- exit criteria.\r
- @retval EFI_CRC_ERROR Checksum is not correct (PEC is incorrect).\r
- @retval EFI_TIMEOUT Timeout expired before the operation was completed. Timeout is\r
- determined by the SMBus host controller device.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
- @retval EFI_DEVICE_ERROR The request was not completed because a failure that was\r
- reflected in the Host Status Register bit. Device errors are a\r
- result of a transaction collision, illegal command field,\r
- unclaimed cycle (host initiated), or bus errors (collisions).\r
- @retval EFI_INVALID_PARAMETER Operation is not defined in EFI_SMBUS_OPERATION.\r
- @retval EFI_INVALID_PARAMETER Length/Buffer is NULL for operations except for EfiSmbusQuickRead\r
- and EfiSmbusQuickWrite. Length is outside the range of valid\r
- values.\r
- @retval EFI_UNSUPPORTED The SMBus operation or PEC is not supported.\r
- @retval EFI_BUFFER_TOO_SMALL Buffer is not sufficient for this operation.\r
-\r
-**/\r
-EFI_STATUS\r
-Execute (\r
- IN EFI_SMBUS_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_SMBUS_DEVICE_COMMAND Command,\r
- IN EFI_SMBUS_OPERATION Operation,\r
- IN BOOLEAN PecCheck,\r
- IN OUT UINTN *Length,\r
- IN OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN SmbusAddress;\r
- UINTN WorkBufferLen;\r
- UINT8 WorkBuffer[MAX_SMBUS_BLOCK_LEN];\r
-\r
- Status = QncSmbusExecCheckParameters (\r
- SlaveAddress,\r
- Command,\r
- Operation,\r
- PecCheck,\r
- Length,\r
- Buffer);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SmbusAddress = SMBUS_LIB_ADDRESS (SlaveAddress.SmbusDeviceAddress, Command, *Length, PecCheck);\r
-\r
- switch (Operation) {\r
- case EfiSmbusQuickRead:\r
- SmBusQuickRead (SmbusAddress, &Status);\r
- break;\r
- case EfiSmbusQuickWrite:\r
- SmBusQuickWrite (SmbusAddress, &Status);\r
- break;\r
- case EfiSmbusReceiveByte:\r
- *(UINT8 *) Buffer = SmBusReceiveByte (SmbusAddress, &Status);\r
- break;\r
- case EfiSmbusSendByte:\r
- SmBusSendByte (SmbusAddress, *(UINT8 *) Buffer, &Status);\r
- break;\r
- case EfiSmbusReadByte:\r
- *(UINT8 *) Buffer = SmBusReadDataByte (SmbusAddress, &Status);\r
- break;\r
- case EfiSmbusWriteByte:\r
- SmBusWriteDataByte (SmbusAddress, *(UINT8 *) Buffer, &Status);\r
- break;\r
- case EfiSmbusReadWord:\r
- *(UINT16 *) Buffer = SmBusReadDataWord (SmbusAddress, &Status);\r
- break;\r
- case EfiSmbusWriteWord:\r
- SmBusWriteDataWord (SmbusAddress, *(UINT16 *) Buffer, &Status);\r
- break;\r
- case EfiSmbusProcessCall:\r
- *(UINT16 *) Buffer = SmBusProcessCall (SmbusAddress, *(UINT16 *) Buffer, &Status);\r
- break;\r
- case EfiSmbusReadBlock:\r
- WorkBufferLen = SmBusReadBlock (SmbusAddress, WorkBuffer, &Status);\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Read block transaction is complete successfully, and then\r
- // check whether the output buffer is large enough.\r
- //\r
- if (*Length >= WorkBufferLen) {\r
- CopyMem (Buffer, WorkBuffer, WorkBufferLen);\r
- } else {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- }\r
- *Length = WorkBufferLen;\r
- }\r
- break;\r
- case EfiSmbusWriteBlock:\r
- SmBusWriteBlock (ADD_LENGTH (SmbusAddress, *Length), Buffer, &Status);\r
- break;\r
- default:\r
- break;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-This is the driver that implements the QNC S3 Support protocol\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "QncS3Support.h"\r
-\r
-//\r
-// Global Variables\r
-//\r
-EFI_QNC_S3_SUPPORT_PROTOCOL mQncS3SupportProtocol;\r
-QNC_S3_PARAMETER_HEADER *mS3Parameter;\r
-UINT32 mQncS3ImageEntryPoint;\r
-VOID *mQncS3ImageAddress;\r
-UINTN mQncS3ImageSize;\r
-\r
-extern EFI_GUID gQncS3CodeInLockBoxGuid;\r
-extern EFI_GUID gQncS3ContextInLockBoxGuid;\r
-\r
-/**\r
-\r
- Create a buffer that is used to store context information for use with\r
- dispatch functions.\r
-\r
- @retval EFI_SUCCESS - Buffer allocated and initialized.\r
-\r
-**/\r
-EFI_STATUS\r
-CreateContextBuffer (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PHYSICAL_ADDRESS Address;\r
- UINT32 ContextStoreSize;\r
-\r
- ContextStoreSize = EFI_PAGE_SIZE;\r
-\r
- //\r
- // Allcoate <4G EfiReservedMemory\r
- //\r
- Address = 0xFFFFFFFF;\r
- Status = gBS->AllocatePages (AllocateMaxAddress, EfiReservedMemoryType, EFI_SIZE_TO_PAGES (ContextStoreSize), &Address);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- mS3Parameter = (QNC_S3_PARAMETER_HEADER *) (UINTN) Address;\r
-\r
- //\r
- // Determine the maximum number of context entries that can be stored in this\r
- // table.\r
- //\r
- mS3Parameter->MaxContexts = ((ContextStoreSize - sizeof(QNC_S3_PARAMETER_HEADER)) / sizeof(EFI_DISPATCH_CONTEXT_UNION)) + 1;\r
- mS3Parameter->StorePosition = 0;\r
-\r
- return Status;\r
-}\r
-\r
-//\r
-// Functions\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-QncS3SupportEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
- Routine Description:\r
-\r
- QNC S3 support driver entry point\r
-\r
- Arguments:\r
-\r
- ImageHandle - Handle for the image of this driver\r
- SystemTable - Pointer to the EFI System Table\r
-\r
- Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- VOID *TmpPtr;\r
- EFI_EVENT Event;\r
-\r
- //\r
- // If the protocol is found execution is happening in ACPI NVS memory. If it\r
- // is not found copy the driver into ACPI NVS memory and pass control to it.\r
- //\r
- Status = gBS->LocateProtocol (&gEfiCallerIdGuid, NULL, &TmpPtr);\r
-\r
- //\r
- // Load the QNC S3 image\r
- //\r
- if (EFI_ERROR (Status)) {\r
- Status = LoadQncS3Image (SystemTable);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- } else {\r
- DEBUG ((DEBUG_INFO, "QncS3SupportEntryPoint() in reserved memory - Begin\n"));\r
- //\r
- // Allocate and initialize context buffer.\r
- //\r
- Status = CreateContextBuffer ();\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- //\r
- // Install the QNC S3 Support protocol\r
- //\r
- mQncS3SupportProtocol.SetDispatchItem = QncS3SetDispatchItem;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &ImageHandle,\r
- &gEfiQncS3SupportProtocolGuid,\r
- &mQncS3SupportProtocol,\r
- NULL\r
- );\r
-\r
- mQncS3ImageAddress = (VOID *)(UINTN)PcdGet64(PcdQncS3CodeInLockBoxAddress);\r
- mQncS3ImageSize = (UINTN)PcdGet64(PcdQncS3CodeInLockBoxSize);\r
- DEBUG ((DEBUG_INFO, "QncS3SupportEntry Code = %08x, Size = %08x\n", (UINTN)mQncS3ImageAddress, mQncS3ImageSize));\r
- DEBUG ((DEBUG_INFO, "QncS3SupportEntry Contex = %08x, Size = %08x\n", (UINTN)mS3Parameter, EFI_PAGE_SIZE));\r
- ASSERT (mQncS3ImageAddress != 0);\r
-\r
- //\r
- // Register EFI_END_OF_DXE_EVENT_GROUP_GUID event.\r
- //\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_CALLBACK,\r
- QncS3BootEvent,\r
- NULL,\r
- &gEfiEndOfDxeEventGroupGuid,\r
- &Event\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG ((DEBUG_INFO, "QncS3SupportEntryPoint() in reserved memory - End\n"));\r
- }\r
-\r
-\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-QncS3SetDispatchItem (\r
- IN EFI_QNC_S3_SUPPORT_PROTOCOL *This,\r
- IN EFI_QNC_S3_DISPATCH_ITEM *DispatchItem,\r
- OUT VOID **S3DispatchEntryPoint,\r
- OUT VOID **Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Set an item to be dispatched at S3 resume time. At the same time, the entry point\r
- of the QNC S3 support image is returned to be used in subsequent boot script save\r
- call\r
-\r
-Arguments:\r
-\r
- This - Pointer to the protocol instance.\r
- DispatchItem - The item to be dispatched.\r
- S3DispatchEntryPoint - The entry point of the QNC S3 support image.\r
-\r
-Returns:\r
-\r
- EFI_STATUS - Successfully completed.\r
- EFI_OUT_OF_RESOURCES - Out of resources.\r
-\r
---*/\r
-{\r
-\r
- DEBUG ((DEBUG_INFO, "QncS3SetDispatchItem() Start\n"));\r
-\r
- //\r
- // Set default values.\r
- //\r
- *S3DispatchEntryPoint = NULL;\r
- *Context = NULL;\r
-\r
- //\r
- // Determine if this entry will fit.\r
- //\r
- if (mS3Parameter->StorePosition >= mS3Parameter->MaxContexts) {\r
- DEBUG ((DEBUG_INFO, "QncS3SetDispatchItem exceeds max length - 0x%08x\n", (UINTN)mS3Parameter->MaxContexts));\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- //\r
- // Calculate the size required;\r
- // ** Always round up to be 8 byte aligned\r
- //\r
- switch (DispatchItem->Type) {\r
- case QncS3ItemTypeInitPcieRootPortDownstream:\r
- *S3DispatchEntryPoint = (VOID*) (UINTN)QncS3InitPcieRootPortDownstream;\r
- *Context = &mS3Parameter->Contexts[mS3Parameter->StorePosition];\r
- CopyMem (&mS3Parameter->Contexts[mS3Parameter->StorePosition], DispatchItem->Parameter, sizeof(UINT32));\r
- DEBUG ((DEBUG_INFO, "QncS3InitPcieRootPortDownstream @ 0x%08x - context 0x%08x\n", (UINTN)*S3DispatchEntryPoint, (UINTN)*Context));\r
- break;\r
-\r
- default:\r
- return EFI_UNSUPPORTED;\r
-\r
- }\r
-\r
- mS3Parameter->StorePosition ++;\r
- DEBUG ((DEBUG_INFO, "QncS3SetDispatchItem() End\n"));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-LoadQncS3Image (\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Load the QNC S3 Image into Efi Reserved Memory below 4G.\r
-\r
-Arguments:\r
-\r
- ImageEntryPoint the ImageEntryPoint after success loading\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT8 *Buffer;\r
- UINTN BufferSize;\r
- VOID *FfsBuffer;\r
- PE_COFF_LOADER_IMAGE_CONTEXT ImageContext;\r
- EFI_HANDLE NewImageHandle;\r
-\r
- //\r
- // Install NULL protocol on module file handle to indicate that the entry point\r
- // has been called for the first time.\r
- //\r
- NewImageHandle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &NewImageHandle,\r
- &gEfiCallerIdGuid,\r
- EFI_NATIVE_INTERFACE,\r
- NULL\r
- );\r
-\r
-\r
- //\r
- // Find this module so it can be loaded again.\r
- //\r
- Status = GetSectionFromAnyFv (\r
- &gEfiCallerIdGuid,\r
- EFI_SECTION_PE32,\r
- 0,\r
- (VOID**) &Buffer,\r
- &BufferSize\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
-\r
- //\r
- // Get information about the image being loaded.\r
- //\r
- ImageContext.Handle = Buffer;\r
- ImageContext.ImageRead = PeCoffLoaderImageReadFromMemory;\r
-\r
- //\r
- // Get information about the image being loaded\r
- //\r
- Status = PeCoffLoaderGetImageInfo (&ImageContext);\r
- ASSERT_EFI_ERROR (Status);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = gBS->AllocatePool (\r
- EfiReservedMemoryType,\r
- BufferSize + ImageContext.SectionAlignment,\r
- &FfsBuffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((DEBUG_INFO, "LoadQncS3Image failed for no enough space! \n"));\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- mQncS3ImageAddress = FfsBuffer;\r
- mQncS3ImageSize = BufferSize + ImageContext.SectionAlignment;\r
- Status = PcdSet64S (PcdQncS3CodeInLockBoxAddress, (UINT64)(UINTN)mQncS3ImageAddress);\r
- ASSERT_EFI_ERROR (Status);\r
- Status = PcdSet64S (PcdQncS3CodeInLockBoxSize, (UINT64)mQncS3ImageSize);\r
- ASSERT_EFI_ERROR (Status);\r
- //\r
- // Align buffer on section boundary\r
- //\r
- ImageContext.ImageAddress = (PHYSICAL_ADDRESS)(UINTN)FfsBuffer;\r
- if (ImageContext.SectionAlignment != 0) {\r
- ImageContext.ImageAddress += ImageContext.SectionAlignment - 1;\r
- ImageContext.ImageAddress &= ~(ImageContext.SectionAlignment - 1);\r
- }\r
-\r
- //\r
- // Load the image to our new buffer\r
- //\r
- Status = PeCoffLoaderLoadImage (&ImageContext);\r
- if (EFI_ERROR (Status)) {\r
- gBS->FreePool (FfsBuffer);\r
- DEBUG ((DEBUG_INFO, "LoadQncS3Image failed for PeCoffLoaderLoadImage failure! \n"));\r
- return Status;\r
- }\r
-\r
- //\r
- // Relocate the image in our new buffer\r
- //\r
- Status = PeCoffLoaderRelocateImage (&ImageContext);\r
- if (EFI_ERROR (Status)) {\r
- PeCoffLoaderUnloadImage (&ImageContext);\r
- gBS->FreePool (FfsBuffer);\r
- DEBUG ((DEBUG_INFO, "LoadQncS3Image failed for PeCoffLoaderRelocateImage failure! \n"));\r
- return Status;\r
- }\r
-\r
- //\r
- // Invalidate instruction cache and pass control to the image. This will perform\r
- // the initialization of the module and publish the supporting protocols.\r
- //\r
- InvalidateInstructionCacheRange ((VOID *)(UINTN)ImageContext.ImageAddress, (UINTN)ImageContext.ImageSize);\r
- Status = ((EFI_IMAGE_ENTRY_POINT)(UINTN)(ImageContext.EntryPoint)) (NewImageHandle, SystemTable);\r
- if (EFI_ERROR (Status)) {\r
- gBS->FreePool (FfsBuffer);\r
- return Status;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-\r
-}\r
-\r
-EFI_STATUS\r
-QncS3InitPcieRootPortDownstream (\r
- IN EFI_HANDLE ImageHandle,\r
- IN VOID *Context\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- Perform Init Root Port Downstream devices on S3 resume\r
-\r
- Arguments:\r
- Parameter Parameters passed in from DXE\r
-\r
- Returns:\r
- EFI_STATUS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((DEBUG_INFO, "QncS3InitPcieRootPortDownstream() Begin\n"));\r
-\r
- //\r
- // Initialize the device behind the root port.\r
- //\r
- Status = PciExpressInit ();\r
-\r
- //\r
- // Not checking the error status here - downstream device not present does not\r
- // mean an error of this root port. Our return status of EFI_SUCCESS means this\r
- // port is enabled and outer function depends on this return status to do\r
- // subsequent initializations.\r
- //\r
-\r
- if (Status != EFI_SUCCESS){\r
- DEBUG ((DEBUG_INFO, "QncS3InitPcieRootPortDownstream() failed\n"));\r
- }\r
-\r
- DEBUG ((DEBUG_INFO, "QncS3InitPcieRootPortDownstream() End\n"));\r
- return Status;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-QncS3BootEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // These 2 boxes will be restored by RestoreAllLockBoxInPlace in S3Resume automatically\r
- //\r
- DEBUG ((DEBUG_INFO, "SaveLockBox QncS3Code = %08x, Size = %08x\n", (UINTN)mQncS3ImageAddress, mQncS3ImageSize));\r
- SaveLockBox(&gQncS3CodeInLockBoxGuid, mQncS3ImageAddress, mQncS3ImageSize);\r
- Status = SetLockBoxAttributes (&gQncS3CodeInLockBoxGuid, LOCK_BOX_ATTRIBUTE_RESTORE_IN_PLACE);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG ((DEBUG_INFO, "SaveLockBox QncS3Context = %08x, Size = %08x\n", (UINTN)mS3Parameter, EFI_PAGE_SIZE));\r
- SaveLockBox(&gQncS3ContextInLockBoxGuid, (VOID *)mS3Parameter, EFI_PAGE_SIZE);\r
- Status = SetLockBoxAttributes (&gQncS3ContextInLockBoxGuid, LOCK_BOX_ATTRIBUTE_RESTORE_IN_PLACE);\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Header file for QNC S3 Support driver\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef _QNC_S3_SUPPORT_H_\r
-#define _QNC_S3_SUPPORT_H_\r
-\r
-//\r
-// External include files do NOT need to be explicitly specified in real EDKII\r
-// environment\r
-//\r
-//\r
-// Driver Consumed Protocol Prototypes\r
-//\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/DxeServicesLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/PeCoffLib.h>\r
-#include <Library/LockBoxLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-//\r
-// Driver Produced Protocol Prototypes\r
-//\r
-#include <Protocol/LoadedImage.h>\r
-#include <Protocol/QncS3Support.h>\r
-\r
-#include <Library/CacheMaintenanceLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-//\r
-// Define the header of the context region.\r
-//\r
-typedef struct {\r
- UINT32 MaxContexts;\r
- UINT32 StorePosition;\r
- EFI_DISPATCH_CONTEXT_UNION Contexts[1];\r
-} QNC_S3_PARAMETER_HEADER;\r
-//\r
-// Function prototypes\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-QncS3SetDispatchItem (\r
- IN EFI_QNC_S3_SUPPORT_PROTOCOL *This,\r
- IN EFI_QNC_S3_DISPATCH_ITEM *DispatchItem,\r
- OUT VOID **S3DispatchEntryPoint,\r
- OUT VOID **Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Set an item to be dispatched at S3 resume time. At the same time, the entry point\r
- of the QNC S3 support image is returned to be used in subsequent boot script save\r
- call\r
-\r
-Arguments:\r
-\r
- This - Pointer to the protocol instance.\r
- DispatchItem - The item to be dispatched.\r
- S3DispatchEntryPoint - The entry point of the QNC S3 support image.\r
-\r
-Returns:\r
-\r
- EFI_STATUS - Successfully completed.\r
- EFI_OUT_OF_RESOURCES - Out of resources.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-LoadQncS3Image (\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Load the QNC S3 Image into Efi Reserved Memory below 4G.\r
-\r
-Arguments:\r
-\r
- ImageEntryPoint the ImageEntryPoint after success loading\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-QncS3InitPcieRootPortDownstream (\r
- IN EFI_HANDLE ImageHandle,\r
- IN VOID *Context\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-QncS3BootEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- );\r
-\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for Qnc Initialization driver\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = QncS3Support\r
- FILE_GUID = C7EA9787-CA0A-43b4-B1E5-25EF87391F8D\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = QncS3SupportEntryPoint\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- QncS3Support.h\r
- QncS3Support.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- DebugLib\r
- DxeServicesLib\r
- BaseMemoryLib\r
- UefiDriverEntryPoint\r
- PeCoffLib\r
- LockBoxLib\r
- S3BootScriptLib\r
- UefiBootServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- CacheMaintenanceLib\r
- IntelQNCLib\r
-\r
-[Protocols]\r
- gEfiQncS3SupportProtocolGuid ## PRODUCES\r
- gEfiLoadPeImageProtocolGuid ## CONSUMES\r
- gEfiFirmwareVolume2ProtocolGuid ## CONSUMES\r
-\r
-[Guids]\r
- gQncS3CodeInLockBoxGuid\r
- gQncS3ContextInLockBoxGuid\r
- gEfiEndOfDxeEventGroupGuid\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQncS3CodeInLockBoxAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQncS3CodeInLockBoxSize\r
-\r
-[Depex]\r
- gEfiFirmwareVolume2ProtocolGuid AND\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid\r
+++ /dev/null
-## @file\r
-# Component description file for SmmAccess module\r
-#\r
-# Copyright (c) 2013-2019 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmmAccess\r
- FILE_GUID = 274F0C8F-9E57-41d8-9966-29CCD48D31C2\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = SmmAccessDriverEntryPoint\r
-\r
-[Sources]\r
- SmmAccessDriver.h\r
- SmmAccessDriver.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- HobLib\r
- DebugLib\r
- UefiLib\r
- BaseLib\r
- BaseMemoryLib\r
- S3BootScriptLib\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- DxeServicesTableLib\r
- PcdLib\r
- SmmLib\r
-\r
-[Protocols]\r
- gEfiPciRootBridgeIoProtocolGuid\r
- gEfiSmmAccess2ProtocolGuid\r
-\r
-[Guids]\r
- gEfiSmmPeiSmramMemoryReserveGuid\r
-\r
-[Depex]\r
- gEfiPciRootBridgeIoProtocolGuid\r
+++ /dev/null
-/** @file\r
-This is the driver that publishes the SMM Access Protocol\r
-instance for the Tylersburg chipset.\r
-\r
-Copyright (c) 2013-2019 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "SmmAccessDriver.h"\r
-\r
-\r
-\r
-SMM_ACCESS_PRIVATE_DATA mSmmAccess;\r
-\r
-VOID\r
-SmmAccessOnBoot (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
-);\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SmmAccessDriverEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Installs an SMM Access Protocol.\r
-\r
-Arguments:\r
-\r
- ImageHandle - Handle for the image of this driver.\r
- SystemTable - Pointer to the EFI System Table.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Protocol successfully started and installed.\r
- EFI_UNSUPPORTED - Protocol can't be started.\r
- EFI_NOT_FOUND - Protocol not found.\r
---*/\r
-{\r
-\r
- EFI_STATUS Status;\r
- EFI_EVENT BootEvent;\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo;\r
- UINTN Index;\r
- EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *DescriptorBlock;\r
- EFI_HOB_GUID_TYPE *GuidHob;\r
-\r
-\r
- //\r
- // Initialize private data\r
- //\r
- ZeroMem (&mSmmAccess, sizeof (mSmmAccess));\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiPciRootBridgeIoProtocolGuid,\r
- NULL,\r
- (VOID **) &PciRootBridgeIo\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Build SMM related information\r
- //\r
- mSmmAccess.Signature = SMM_ACCESS_PRIVATE_DATA_SIGNATURE;\r
- mSmmAccess.Handle = NULL;\r
- mSmmAccess.PciRootBridgeIo = PciRootBridgeIo;\r
-\r
- //\r
- // Get Hob list\r
- //\r
- GuidHob = GetFirstGuidHob (&gEfiSmmPeiSmramMemoryReserveGuid);\r
- DescriptorBlock = GET_GUID_HOB_DATA (GuidHob);\r
- ASSERT (DescriptorBlock);\r
-\r
-\r
- //\r
- // Get CPU Max bus number\r
- //\r
- mSmmAccess.MaxBusNumber = PCI_BUS_NUMBER_QNC;\r
- for (Index = 0; Index < MAX_CPU_SOCKET; Index++) {\r
- mSmmAccess.SocketPopulated[Index] = TRUE;\r
- }\r
-\r
- //\r
- // Use the hob to publish SMRAM capabilities\r
- //\r
- ASSERT (DescriptorBlock->NumberOfSmmReservedRegions <= MAX_SMRAM_RANGES);\r
- for (Index = 0; Index < DescriptorBlock->NumberOfSmmReservedRegions; Index++) {\r
- mSmmAccess.SmramDesc[Index].PhysicalStart = DescriptorBlock->Descriptor[Index].PhysicalStart;\r
- mSmmAccess.SmramDesc[Index].CpuStart = DescriptorBlock->Descriptor[Index].CpuStart;\r
- mSmmAccess.SmramDesc[Index].PhysicalSize = DescriptorBlock->Descriptor[Index].PhysicalSize;\r
- mSmmAccess.SmramDesc[Index].RegionState = DescriptorBlock->Descriptor[Index].RegionState;\r
- DEBUG ((EFI_D_INFO, "SM RAM index[%d] startaddr:%08X Size :%08X\n", Index, mSmmAccess.SmramDesc[Index].CpuStart,\r
- mSmmAccess.SmramDesc[Index].PhysicalSize));\r
- }\r
-\r
- mSmmAccess.NumberRegions = Index;\r
- mSmmAccess.SmmAccess.Open = Open;\r
- mSmmAccess.SmmAccess.Close = Close;\r
- mSmmAccess.SmmAccess.Lock = Lock;\r
- mSmmAccess.SmmAccess.GetCapabilities = GetCapabilities;\r
- mSmmAccess.SmmAccess.LockState = FALSE;\r
- mSmmAccess.SmmAccess.OpenState = FALSE;\r
- mSmmAccess.SMMRegionState = EFI_SMRAM_CLOSED;\r
-\r
- //\r
- // Install our protocol interfaces on the device's handle\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &mSmmAccess.Handle,\r
- &gEfiSmmAccess2ProtocolGuid,\r
- &mSmmAccess.SmmAccess,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG ((EFI_D_INFO, "SMM Base: %08X\n", (UINT32)(mSmmAccess.SmramDesc[mSmmAccess.NumberRegions-1].PhysicalStart)));\r
- DEBUG ((EFI_D_INFO, "SMM Size: %08X\n", (UINT32)(mSmmAccess.SmramDesc[mSmmAccess.NumberRegions-1].PhysicalSize)));\r
-\r
- mSmmAccess.TsegSize = (UINT8)(mSmmAccess.SmramDesc[mSmmAccess.NumberRegions-1].PhysicalSize);\r
- //\r
- // T Seg setting done in QPI RC\r
- //\r
-\r
- //\r
- // Prior ReadyToBoot, lock CSEG\r
- //\r
- Status = EfiCreateEventReadyToBootEx(\r
- TPL_NOTIFY,\r
- SmmAccessOnBoot,\r
- NULL,\r
- &BootEvent );\r
- ASSERT (!EFI_ERROR (Status));\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Open (\r
- IN EFI_SMM_ACCESS2_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine accepts a request to "open" a region of SMRAM. The\r
- region could be legacy ABSEG, HSEG, or TSEG near top of physical memory.\r
- The use of "open" means that the memory is visible from all boot-service\r
- and SMM agents.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Open.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The region was successfully opened.\r
- EFI_DEVICE_ERROR - The region could not be opened because locked by\r
- chipset.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-{\r
- SMM_ACCESS_PRIVATE_DATA *SmmAccess;\r
-\r
- SmmAccess = SMM_ACCESS_PRIVATE_DATA_FROM_THIS (This);\r
-\r
- if (mSmmAccess.SMMRegionState & EFI_SMRAM_LOCKED) {\r
- DEBUG ((EFI_D_ERROR, "Cannot open a locked SMRAM region\n"));\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Open TSEG\r
- //\r
- if (!QNCOpenSmramRegion ()) {\r
- mSmmAccess.SMMRegionState |= EFI_SMRAM_LOCKED;\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- mSmmAccess.SMMRegionState &= ~(EFI_SMRAM_CLOSED | EFI_ALLOCATED);\r
- SyncRegionState2SmramDesc(FALSE, (UINT64)(UINTN)(~(EFI_SMRAM_CLOSED | EFI_ALLOCATED)));\r
- mSmmAccess.SMMRegionState |= EFI_SMRAM_OPEN;\r
- SyncRegionState2SmramDesc(TRUE, EFI_SMRAM_OPEN);\r
- SmmAccess->SmmAccess.OpenState = TRUE;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Close (\r
- IN EFI_SMM_ACCESS2_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine accepts a request to "close" a region of SMRAM. This is valid for\r
- compatible SMRAM region.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Close.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The region was successfully closed.\r
- EFI_DEVICE_ERROR - The region could not be closed because locked by\r
- chipset.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- SMM_ACCESS_PRIVATE_DATA *SmmAccess;\r
- BOOLEAN OpenState;\r
- UINTN Index;\r
-\r
- SmmAccess = SMM_ACCESS_PRIVATE_DATA_FROM_THIS (This);\r
-\r
- if (mSmmAccess.SMMRegionState & EFI_SMRAM_LOCKED) {\r
- //\r
- // Cannot close a "locked" region\r
- //\r
- DEBUG ((EFI_D_WARN, "Cannot close the locked SMRAM Region\n"));\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- if (mSmmAccess.SMMRegionState & EFI_SMRAM_CLOSED) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Reset SMRAM cacheability to UC\r
- //\r
- for (Index = 0; Index < mSmmAccess.NumberRegions; Index++) {\r
- DEBUG ((DEBUG_INFO, "SmmAccess->Close: Set to UC Base=%016lx Size=%016lx\n", SmmAccess->SmramDesc[Index].CpuStart, SmmAccess->SmramDesc[Index].PhysicalSize));\r
- Status = gDS->SetMemorySpaceAttributes(\r
- SmmAccess->SmramDesc[Index].CpuStart,\r
- SmmAccess->SmramDesc[Index].PhysicalSize,\r
- EFI_MEMORY_UC\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((DEBUG_WARN, "SmmAccess: Failed to reset SMRAM window to EFI_MEMORY_UC\n"));\r
- }\r
- }\r
-\r
- //\r
- // Close TSEG\r
- //\r
- if (!QNCCloseSmramRegion ()) {\r
- mSmmAccess.SMMRegionState |= EFI_SMRAM_LOCKED;\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- mSmmAccess.SMMRegionState &= ~EFI_SMRAM_OPEN;\r
- SyncRegionState2SmramDesc(FALSE, (UINT64)(UINTN)(~EFI_SMRAM_OPEN));\r
- mSmmAccess.SMMRegionState |= (EFI_SMRAM_CLOSED | EFI_ALLOCATED);\r
- SyncRegionState2SmramDesc(TRUE, EFI_SMRAM_CLOSED | EFI_ALLOCATED);\r
-\r
- //\r
- // Find out if any regions are still open\r
- //\r
- OpenState = FALSE;\r
- for (Index = 0; Index < mSmmAccess.NumberRegions; Index++) {\r
- if ((SmmAccess->SmramDesc[Index].RegionState & EFI_SMRAM_OPEN) == EFI_SMRAM_OPEN) {\r
- OpenState = TRUE;\r
- }\r
- }\r
-\r
- SmmAccess->SmmAccess.OpenState = OpenState;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Lock (\r
- IN EFI_SMM_ACCESS2_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine accepts a request to "lock" SMRAM. The\r
- region could be legacy AB or TSEG near top of physical memory.\r
- The use of "lock" means that the memory can no longer be opened\r
- to BS state..\r
-\r
-Arguments:\r
-\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Lock.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The region was successfully locked.\r
- EFI_DEVICE_ERROR - The region could not be locked because at least\r
- one range is still open.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-{\r
- SMM_ACCESS_PRIVATE_DATA *SmmAccess;\r
-\r
- SmmAccess = SMM_ACCESS_PRIVATE_DATA_FROM_THIS (This);\r
-\r
- if (SmmAccess->SmmAccess.OpenState) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- mSmmAccess.SMMRegionState |= EFI_SMRAM_LOCKED;\r
- SyncRegionState2SmramDesc(TRUE, EFI_SMRAM_LOCKED);\r
- SmmAccess->SmmAccess.LockState = TRUE;\r
-\r
- //\r
- // Lock TSEG\r
- //\r
- QNCLockSmramRegion ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetCapabilities (\r
- IN CONST EFI_SMM_ACCESS2_PROTOCOL *This,\r
- IN OUT UINTN *SmramMapSize,\r
- IN OUT EFI_SMRAM_DESCRIPTOR *SmramMap\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine services a user request to discover the SMRAM\r
- capabilities of this platform. This will report the possible\r
- ranges that are possible for SMRAM access, based upon the\r
- memory controller capabilities.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the SMRAM Access Interface.\r
- SmramMapSize - Pointer to the variable containing size of the\r
- buffer to contain the description information.\r
- SmramMap - Buffer containing the data describing the Smram\r
- region descriptors.\r
-Returns:\r
-\r
- EFI_BUFFER_TOO_SMALL - The user did not provide a sufficient buffer.\r
- EFI_SUCCESS - The user provided a sufficiently-sized buffer.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- SMM_ACCESS_PRIVATE_DATA *SmmAccess;\r
- UINTN BufferSize;\r
-\r
- SmmAccess = SMM_ACCESS_PRIVATE_DATA_FROM_THIS (This);\r
- BufferSize = SmmAccess->NumberRegions * sizeof (EFI_SMRAM_DESCRIPTOR);\r
-\r
- if (*SmramMapSize < BufferSize) {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- } else {\r
- CopyMem (SmramMap, SmmAccess->SmramDesc, *SmramMapSize);\r
- Status = EFI_SUCCESS;\r
- }\r
- *SmramMapSize = BufferSize;\r
-\r
- return Status;\r
-}\r
-\r
-VOID\r
-SmmAccessOnBoot (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
-)\r
-{\r
-\r
-}\r
-VOID\r
-SyncRegionState2SmramDesc(\r
- IN BOOLEAN OrAnd,\r
- IN UINT64 Value\r
- )\r
-{\r
- UINT32 Index;\r
-\r
- for (Index = 0; Index < mSmmAccess.NumberRegions; Index++) {\r
- if (OrAnd) {\r
- mSmmAccess.SmramDesc[Index].RegionState |= Value;\r
- } else {\r
- mSmmAccess.SmramDesc[Index].RegionState &= Value;\r
- }\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-Header file for SMM Access Driver.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2019 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef _SMM_ACCESS_DRIVER_H\r
-#define _SMM_ACCESS_DRIVER_H\r
-\r
-#include <PiDxe.h>\r
-#include <IndustryStandard/Pci.h>\r
-\r
-#include <Library/HobLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/PcdLib.h>\r
-\r
-//\r
-// Driver Consumed Protocol Prototypes\r
-//\r
-#include <Protocol/PciRootBridgeIo.h>\r
-\r
-//\r
-// Driver Consumed GUID Prototypes\r
-//\r
-#include <Guid/SmramMemoryReserve.h>\r
-\r
-//\r
-// Driver produced protocol\r
-//\r
-#include <Protocol/SmmAccess2.h>\r
-\r
-#include <Library/QNCSmmLib.h>\r
-#include <QNCAccess.h>\r
-\r
-#define MAX_CPU_SOCKET 1\r
-#define MAX_SMRAM_RANGES 4\r
-\r
-//\r
-// Private data structure\r
-//\r
-#define SMM_ACCESS_PRIVATE_DATA_SIGNATURE SIGNATURE_32 ('i', 's', 'm', 'a')\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_HANDLE Handle;\r
- EFI_SMM_ACCESS2_PROTOCOL SmmAccess;\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo;\r
- UINTN NumberRegions;\r
- EFI_SMRAM_DESCRIPTOR SmramDesc[MAX_SMRAM_RANGES];\r
- UINT8 TsegSize;\r
- UINT8 MaxBusNumber;\r
- UINT8 SocketPopulated[MAX_CPU_SOCKET];\r
- UINT64 SMMRegionState;\r
- UINT8 ActualNLIioBusNumber;\r
-} SMM_ACCESS_PRIVATE_DATA;\r
-\r
-\r
-#define SMM_ACCESS_PRIVATE_DATA_FROM_THIS(a) \\r
- CR ( \\r
- a, \\r
- SMM_ACCESS_PRIVATE_DATA, \\r
- SmmAccess, \\r
- SMM_ACCESS_PRIVATE_DATA_SIGNATURE \\r
- )\r
-\r
-\r
-//\r
-// Prototypes\r
-// Driver model protocol interface\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-SmmAccessDriverEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This is the standard EFI driver point that detects\r
- whether there is an proper chipset in the system\r
- and if so, installs an SMM Access Protocol.\r
-\r
-Arguments:\r
-\r
- ImageHandle - Handle for the image of this driver.\r
- SystemTable - Pointer to the EFI System Table.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Protocol successfully started and installed.\r
- EFI_UNSUPPORTED - Protocol can't be started.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Open (\r
- IN EFI_SMM_ACCESS2_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine accepts a request to "open" a region of SMRAM. The\r
- region could be legacy ABSEG, HSEG, or TSEG near top of physical memory.\r
- The use of "open" means that the memory is visible from all boot-service\r
- and SMM agents.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Open.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The region was successfully opened.\r
- EFI_DEVICE_ERROR - The region could not be opened because locked by\r
- chipset.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Close (\r
- IN EFI_SMM_ACCESS2_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine accepts a request to "close" a region of SMRAM. This is valid for\r
- compatible SMRAM region.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Close.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The region was successfully closed.\r
- EFI_DEVICE_ERROR - The region could not be closed because locked by\r
- chipset.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Lock (\r
- IN EFI_SMM_ACCESS2_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine accepts a request to "lock" SMRAM. The\r
- region could be legacy AB or TSEG near top of physical memory.\r
- The use of "lock" means that the memory can no longer be opened\r
- to BS state..\r
-\r
-Arguments:\r
-\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Lock.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The region was successfully locked.\r
- EFI_DEVICE_ERROR - The region could not be locked because at least\r
- one range is still open.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetCapabilities (\r
- IN CONST EFI_SMM_ACCESS2_PROTOCOL *This,\r
- IN OUT UINTN *SmramMapSize,\r
- IN OUT EFI_SMRAM_DESCRIPTOR *SmramMap\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine services a user request to discover the SMRAM\r
- capabilities of this platform. This will report the possible\r
- ranges that are possible for SMRAM access, based upon the\r
- memory controller capabilities.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the SMRAM Access Interface.\r
- SmramMapSize - Pointer to the variable containing size of the\r
- buffer to contain the description information.\r
- SmramMap - Buffer containing the data describing the Smram\r
- region descriptors.\r
-\r
-Returns:\r
-\r
- EFI_BUFFER_TOO_SMALL - The user did not provide a sufficient buffer.\r
- EFI_SUCCESS - The user provided a sufficiently-sized buffer.\r
-\r
---*/\r
-;\r
-VOID\r
-SyncRegionState2SmramDesc(\r
- IN BOOLEAN OrAnd,\r
- IN UINT64 Value\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This module produces the SMM COntrol2 Protocol for QNC\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-#include <Protocol/SmmControl2.h>\r
-#include <IndustryStandard/Pci.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <IntelQNCDxe.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Uefi/UefiBaseType.h>\r
-\r
-#define EFI_INTERNAL_POINTER 0x00000004\r
-\r
-extern EFI_GUID gEfiEventVirtualAddressChangeGuid;\r
-\r
-/**\r
- Generates an SMI using the parameters passed in.\r
-\r
- @param This A pointer to an instance of\r
- EFI_SMM_CONTROL2_PROTOCOL\r
- @param ArgumentBuffer The argument buffer\r
- @param ArgumentBufferSize The size of the argument buffer\r
- @param Periodic TRUE to indicate a periodical SMI\r
- @param ActivationInterval Interval of the periodical SMI\r
-\r
- @retval EFI_INVALID_PARAMETER Periodic is TRUE or ArgumentBufferSize > 1\r
- @return Return value from SmmTrigger().\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Activate (\r
- IN CONST EFI_SMM_CONTROL2_PROTOCOL *This,\r
- IN OUT UINT8 *CommandPort OPTIONAL,\r
- IN OUT UINT8 *DataPort OPTIONAL,\r
- IN BOOLEAN Periodic OPTIONAL,\r
- IN EFI_SMM_PERIOD ActivationInterval OPTIONAL\r
- );\r
-\r
-/**\r
- Clears an SMI.\r
-\r
- @param This Pointer to an instance of EFI_SMM_CONTROL2_PROTOCOL\r
- @param Periodic TRUE to indicate a periodical SMI\r
-\r
- @return Return value from SmmClear()\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Deactivate (\r
- IN CONST EFI_SMM_CONTROL2_PROTOCOL *This,\r
- IN BOOLEAN Periodic OPTIONAL\r
- );\r
-\r
-///\r
-/// Handle for the SMM Control2 Protocol\r
-///\r
-EFI_HANDLE mSmmControl2Handle = NULL;\r
-\r
-///\r
-/// SMM COntrol2 Protocol instance\r
-///\r
-EFI_SMM_CONTROL2_PROTOCOL mSmmControl2 = {\r
- Activate,\r
- Deactivate,\r
- 0\r
-};\r
-\r
-VOID\r
-EFIAPI\r
-SmmControlVirtualddressChangeEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Fixup internal data pointers so that the services can be called in virtual mode.\r
-\r
-Arguments:\r
-\r
- Event The event registered.\r
- Context Event context.\r
-\r
-Returns:\r
-\r
- None.\r
-\r
---*/\r
-{\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID *) &(mSmmControl2.Trigger));\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID *) &(mSmmControl2.Clear));\r
-}\r
-\r
-/**\r
- Clear SMI related chipset status and re-enable SMI by setting the EOS bit.\r
-\r
- @retval EFI_SUCCESS The requested operation has been carried out successfully\r
- @retval EFI_DEVICE_ERROR The EOS bit could not be set.\r
-\r
-**/\r
-EFI_STATUS\r
-SmmClear (\r
- VOID\r
- )\r
-{\r
- UINT16 GPE0BLK_Base;\r
-\r
- //\r
- // Get GPE0BLK_Base\r
- //\r
- GPE0BLK_Base = PcdGet16 (PcdGpe0blkIoBaseAddress);\r
-\r
- //\r
- // Clear the Power Button Override Status Bit, it gates EOS from being set.\r
- // In QuarkNcSocId - Bit is read only. Handled by external SMC, do nothing.\r
- //\r
-\r
- //\r
- // Clear the APM SMI Status Bit\r
- //\r
- IoWrite32 ((GPE0BLK_Base + R_QNC_GPE0BLK_SMIS), B_QNC_GPE0BLK_SMIS_APM);\r
-\r
- //\r
- // Set the EOS Bit\r
- //\r
- IoOr32 ((GPE0BLK_Base + R_QNC_GPE0BLK_SMIS), B_QNC_GPE0BLK_SMIS_EOS);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Generates an SMI using the parameters passed in.\r
-\r
- @param This A pointer to an instance of\r
- EFI_SMM_CONTROL_PROTOCOL\r
- @param ArgumentBuffer The argument buffer\r
- @param ArgumentBufferSize The size of the argument buffer\r
- @param Periodic TRUE to indicate a periodical SMI\r
- @param ActivationInterval Interval of the periodical SMI\r
-\r
- @retval EFI_INVALID_PARAMETER Periodic is TRUE or ArgumentBufferSize > 1\r
- @retval EFI_SUCCESS SMI generated\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Activate (\r
- IN CONST EFI_SMM_CONTROL2_PROTOCOL *This,\r
- IN OUT UINT8 *CommandPort OPTIONAL,\r
- IN OUT UINT8 *DataPort OPTIONAL,\r
- IN BOOLEAN Periodic OPTIONAL,\r
- IN EFI_SMM_PERIOD ActivationInterval OPTIONAL\r
- )\r
-{\r
- UINT16 GPE0BLK_Base;\r
- UINT32 NewValue;\r
-\r
- //\r
- // Get GPE0BLK_Base\r
- //\r
- GPE0BLK_Base = PcdGet16 (PcdGpe0blkIoBaseAddress);\r
-\r
- if (Periodic) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Clear any pending the APM SMI\r
- //\r
- if (EFI_ERROR (SmmClear())) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Enable the APMC SMI\r
- //\r
- IoOr32 (GPE0BLK_Base + R_QNC_GPE0BLK_SMIE, B_QNC_GPE0BLK_SMIE_APM);\r
-\r
- //\r
- // Enable SMI globally\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC);\r
- NewValue |= SMI_EN;\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, NewValue);\r
-\r
-\r
- //\r
- // Set APMC_STS\r
- //\r
- if (DataPort == NULL) {\r
- IoWrite8 (PcdGet16 (PcdSmmDataPort), 0xFF);\r
- } else {\r
- IoWrite8 (PcdGet16 (PcdSmmDataPort), *DataPort);\r
- }\r
-\r
- //\r
- // Generate the APMC SMI\r
- //\r
- if (CommandPort == NULL) {\r
- IoWrite8 (PcdGet16 (PcdSmmActivationPort), 0xFF);\r
- } else {\r
- IoWrite8 (PcdGet16 (PcdSmmActivationPort), *CommandPort);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Clears an SMI.\r
-\r
- @param This Pointer to an instance of EFI_SMM_CONTROL_PROTOCOL\r
- @param Periodic TRUE to indicate a periodical SMI\r
-\r
- @return Return value from SmmClear()\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Deactivate (\r
- IN CONST EFI_SMM_CONTROL2_PROTOCOL *This,\r
- IN BOOLEAN Periodic\r
- )\r
-{\r
- if (Periodic) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return SmmClear();\r
-}\r
-\r
-/**\r
- This is the constructor for the SMM Control protocol.\r
-\r
- This function installs EFI_SMM_CONTROL2_PROTOCOL.\r
-\r
- @param ImageHandle Handle for the image of this driver\r
- @param SystemTable Pointer to the EFI System Table\r
-\r
- @retval EFI_UNSUPPORTED There's no Intel ICH on this platform\r
- @return The status returned from InstallProtocolInterface().\r
-\r
---*/\r
-EFI_STATUS\r
-SmmControl2Init (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_EVENT Event;\r
- UINT16 PM1BLK_Base;\r
- UINT16 GPE0BLK_Base;\r
- BOOLEAN SciEn;\r
- UINT32 NewValue;\r
-\r
- //\r
- // Get PM1BLK_Base & GPE0BLK_Base\r
- //\r
- PM1BLK_Base = PcdGet16 (PcdPm1blkIoBaseAddress);\r
- GPE0BLK_Base = PcdGet16 (PcdGpe0blkIoBaseAddress);\r
-\r
- //\r
- // Install our protocol interfaces on the device's handle\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &mSmmControl2Handle,\r
- &gEfiSmmControl2ProtocolGuid, &mSmmControl2,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Determine whether an ACPI OS is present (via the SCI_EN bit)\r
- //\r
- SciEn = (BOOLEAN)((IoRead16 (PM1BLK_Base + R_QNC_PM1BLK_PM1C) & B_QNC_PM1BLK_PM1C_SCIEN) != 0);\r
- if (!SciEn) {\r
- //\r
- // Clear any SMIs that double as SCIs (when SCI_EN==0)\r
- //\r
- IoWrite16 ((PM1BLK_Base + R_QNC_PM1BLK_PM1S), B_QNC_PM1BLK_PM1S_ALL);\r
- IoWrite16 ((PM1BLK_Base + R_QNC_PM1BLK_PM1E), 0x00000000);\r
- IoWrite32 ((PM1BLK_Base + R_QNC_PM1BLK_PM1C), 0x00000000);\r
- IoWrite32 ((GPE0BLK_Base + R_QNC_GPE0BLK_GPE0S), B_QNC_GPE0BLK_GPE0S_ALL);\r
- IoWrite32 ((GPE0BLK_Base + R_QNC_GPE0BLK_GPE0E), 0x00000000);\r
- }\r
-\r
- //\r
- // Clear and disable all SMIs that are unaffected by SCI_EN\r
- // Set EOS\r
- //\r
- IoWrite32 ((GPE0BLK_Base + R_QNC_GPE0BLK_SMIE), 0x00000000);\r
- IoWrite32 ((GPE0BLK_Base + R_QNC_GPE0BLK_SMIS), (B_QNC_GPE0BLK_SMIS_EOS + B_QNC_GPE0BLK_SMIS_ALL));\r
-\r
- //\r
- // Enable SMI globally\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC);\r
- NewValue |= SMI_EN;\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, NewValue);\r
-\r
- //\r
- // Make sure to write this register last -- EOS re-enables SMIs for the QNC\r
- //\r
- IoAndThenOr32 (\r
- GPE0BLK_Base + R_QNC_GPE0BLK_SMIE,\r
- (UINT32)(~B_QNC_GPE0BLK_SMIE_ALL),\r
- B_QNC_GPE0BLK_SMIE_APM\r
- );\r
-\r
- //\r
- // Make sure EOS bit cleared\r
- //\r
- DEBUG_CODE_BEGIN ();\r
- if (IoRead32 (GPE0BLK_Base + R_QNC_GPE0BLK_SMIS) & B_QNC_GPE0BLK_SMIS_EOS) {\r
- DEBUG ((\r
- EFI_D_ERROR,\r
- "******************************************************************************\n"\r
- "BIG ERROR: SmmControl constructor couldn't properly initialize the ACPI table.\n"\r
- " SmmControl->Clear will probably hang. \n"\r
- " NOTE: SCI_EN = %d \n"\r
- "******************************************************************************\n",\r
- SciEn\r
- ));\r
-\r
- //\r
- // If we want the system to stop, then keep the ASSERT(FALSE).\r
- // Otherwise, comment it out.\r
- //\r
- ASSERT (FALSE);\r
- }\r
- DEBUG_CODE_END ();\r
-\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- SmmControlVirtualddressChangeEvent,\r
- NULL,\r
- &gEfiEventVirtualAddressChangeGuid,\r
- &Event\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-## @file\r
-# QNC SmmControl driver to install EFI_SMM_CONTROL_PROTOCOL.\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmmControlDxe\r
- FILE_GUID = A03A9429-C570-4ef9-9E00-C7A673976E5F\r
- MODULE_TYPE = DXE_RUNTIME_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = SmmControl2Init\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- SmmControlDriver.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- DebugLib\r
- UefiBootServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- PcdLib\r
- IoLib\r
- PciLib\r
- QNCAccessLib\r
-\r
-[Protocols]\r
- gEfiSmmControl2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPm1blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGpe0blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmDataPort\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmActivationPort\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGbaIoBaseAddress\r
-\r
-[Guids]\r
- gEfiEventVirtualAddressChangeGuid\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-\r
-#include <PiSmm.h>\r
-#include <IntelQNCDxe.h>\r
-\r
-#include <Protocol/SmmUsbDispatch2.h>\r
-#include <Protocol/SmmPeriodicTimerDispatch2.h>\r
-#include <Protocol/SmmIchnDispatch2.h>\r
-#include <Protocol/SmmPowerButtonDispatch2.h>\r
-#include <Protocol/SmmGpiDispatch2.h>\r
-#include <Protocol/SmmSxDispatch2.h>\r
-#include <Protocol/SmmSwDispatch2.h>\r
-#include <Protocol/SmmIoTrapDispatch2.h>\r
-#include <Protocol/SmmCpu.h>\r
-\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/SmmServicesTableLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/S3IoLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-\r
-#include <Uefi/UefiBaseType.h>\r
-#endif\r
+++ /dev/null
-/** @file\r
-File to contain all the hardware specific stuff for the Smm Gpi dispatch protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmmHelpers.h"\r
-\r
-CONST QNC_SMM_SOURCE_DESC GPI_SOURCE_DESC = {\r
- QNC_SMM_NO_FLAGS,\r
- {\r
- {\r
- {GPE_ADDR_TYPE, {R_QNC_GPE0BLK_SMIE}}, S_QNC_GPE0BLK_SMIE, N_QNC_GPE0BLK_SMIE_GPIO\r
- },\r
- NULL_BIT_DESC_INITIALIZER\r
- },\r
- {\r
- {\r
- {GPE_ADDR_TYPE, {R_QNC_GPE0BLK_SMIS}}, S_QNC_GPE0BLK_SMIS, N_QNC_GPE0BLK_SMIS_GPIO\r
- }\r
- }\r
-};\r
-\r
+++ /dev/null
-/** @file\r
-\r
-This driver is responsible for the registration of child drivers\r
-and the abstraction of the QNC SMI sources.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmmHelpers.h"\r
-\r
-//\r
-// Help handle porting bit shifts to IA-64.\r
-//\r
-#define BIT_ZERO 0x00000001\r
-\r
-\r
-VOID\r
-QNCSmmPublishDispatchProtocols(\r
- VOID\r
- )\r
-{\r
- UINTN Index;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Install protocol interfaces.\r
- //\r
- for (Index = 0; Index < NUM_PROTOCOLS; Index++) {\r
- Status = gSmst->SmmInstallProtocolInterface (\r
- &mPrivateData.InstallMultProtHandle,\r
- mPrivateData.Protocols[Index].Guid,\r
- EFI_NATIVE_INTERFACE,\r
- &mPrivateData.Protocols[Index].Protocols.Generic\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
-}\r
-\r
-EFI_STATUS\r
-QNCSmmInitHardware(\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initialize bits that aren't necessarily related to an SMI source.\r
-\r
-Dependencies:\r
-\r
- gSmst - SMM System Table; contains an entry for SMM CPU IO\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS. Asserts, otherwise.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Clear all SMIs\r
- //\r
- QNCSmmClearSmi();\r
-\r
- Status = QNCSmmEnableGlobalSmiBit ();\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Be *really* sure to clear all SMIs\r
- //\r
- QNCSmmClearSmi ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-QNCSmmEnableGlobalSmiBit (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Enables the QNC to generate SMIs. Note that no SMIs will be generated\r
- if no SMI sources are enabled. Conversely, no enabled SMI source will\r
- generate SMIs if SMIs are not globally enabled. This is the main\r
- switchbox for SMI generation.\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS.\r
- Asserts, otherwise.\r
-\r
---*/\r
-{\r
- UINT32 NewValue;\r
-\r
- //\r
- // Enable SMI globally\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC);\r
- NewValue |= SMI_EN;\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, NewValue);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-QNCSmmClearSmi(\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Clears the SMI after all SMI source have been processed.\r
- Note that this function will not work correctly (as it is\r
- written) unless all SMI sources have been processed.\r
- A revision of this function could manually clear all SMI\r
- status bits to guarantee success.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS.\r
- Asserts, otherwise.\r
-\r
---*/\r
-{\r
- BOOLEAN EosSet;\r
- BOOLEAN SciEn;\r
-\r
- UINT32 Pm1Cnt = 0;\r
- UINT16 Pm1Sts = 0;\r
- UINT32 Gpe0Sts = 0;\r
- UINT32 SmiSts = 0;\r
-\r
- //\r
- // Determine whether an ACPI OS is present (via the SCI_EN bit)\r
- //\r
- Pm1Cnt = IoRead32(PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C);\r
- SciEn = (BOOLEAN)((Pm1Cnt & B_QNC_PM1BLK_PM1C_SCIEN) == B_QNC_PM1BLK_PM1C_SCIEN);\r
-\r
- if (SciEn == FALSE) {\r
-\r
- //\r
- // Clear any SMIs that double as SCIs (when SCI_EN==0)\r
- //\r
- Pm1Sts = (B_QNC_PM1BLK_PM1S_WAKE | B_QNC_PM1BLK_PM1S_PCIEWSTS | B_QNC_PM1BLK_PM1S_RTC | B_QNC_PM1BLK_PM1S_GLOB | B_QNC_PM1BLK_PM1S_TO);\r
-\r
- Gpe0Sts = B_QNC_GPE0BLK_GPE0S_ALL;\r
-\r
- IoOr16((PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1S), Pm1Sts);\r
- IoOr32(((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_GPE0S), Gpe0Sts);\r
- }\r
-\r
- //\r
- // Clear all SMIs that are unaffected by SCI_EN\r
- //\r
- SmiSts = IoRead32((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_SMIS);\r
- SmiSts |= B_QNC_GPE0BLK_SMIS_ALL;\r
- IoWrite32(((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_SMIS), SmiSts);\r
-\r
- //\r
- // Try to clear the EOS bit. ASSERT on an error\r
- //\r
- EosSet = QNCSmmSetAndCheckEos();\r
- ASSERT (EosSet);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-BOOLEAN\r
-QNCSmmSetAndCheckEos(\r
- VOID\r
- )\r
-{\r
- //\r
- // Reset the QNC to generate subsequent SMIs\r
- //\r
- IoOr32(((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_SMIS), B_QNC_GPE0BLK_SMIS_EOS);\r
- return TRUE;\r
-}\r
-\r
-BOOLEAN\r
-QNCSmmGetSciEn(\r
- )\r
-{\r
- BOOLEAN SciEn;\r
- UINT32 Pm1Cnt;\r
-\r
- //\r
- // Determine whether an ACPI OS is present (via the SCI_EN bit)\r
- //\r
- Pm1Cnt = IoRead32(PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C);\r
-\r
- SciEn = (BOOLEAN)((Pm1Cnt & B_QNC_PM1BLK_PM1C_SCIEN) == B_QNC_PM1BLK_PM1C_SCIEN);\r
-\r
- return SciEn;\r
-}\r
-\r
-//\r
-// These may or may not need to change w/ the QNC version; they're highly IA-32 dependent, though.\r
-//\r
-\r
-BOOLEAN\r
-ReadBitDesc (\r
- CONST QNC_SMM_BIT_DESC *BitDesc\r
- )\r
-{\r
- UINT64 Register;\r
- UINT32 PciBus;\r
- UINT32 PciDev;\r
- UINT32 PciFun;\r
- UINT32 PciReg;\r
- BOOLEAN BitWasOne;\r
-\r
- ASSERT (BitDesc != NULL );\r
- ASSERT (!IS_BIT_DESC_NULL( *BitDesc ) );\r
-\r
- Register = 0;\r
- BitWasOne = FALSE;\r
-\r
- switch (BitDesc->Reg.Type) {\r
-\r
- case ACPI_ADDR_TYPE:\r
- //\r
- // Double check that we correctly read in the acpi base address\r
- //\r
- ASSERT ((PcdGet16 (PcdPm1blkIoBaseAddress) != 0x0) && ((PcdGet16 (PcdPm1blkIoBaseAddress) & 0x1) != 0x1) );\r
-\r
- switch (BitDesc->SizeInBytes) {\r
-\r
- case 0:\r
- //\r
- // Chances are that this field didn't get initialized.\r
- // Check your assignments to bit descriptions.\r
- //\r
- ASSERT (FALSE );\r
- break;\r
-\r
- case 1:\r
- Register = (UINT64) IoRead8 (PcdGet16 (PcdPm1blkIoBaseAddress) + BitDesc->Reg.Data.acpi);\r
- break;\r
-\r
- case 2:\r
- Register = (UINT64) IoRead16 (PcdGet16 (PcdPm1blkIoBaseAddress) + BitDesc->Reg.Data.acpi);\r
- break;\r
-\r
- case 4:\r
- Register = (UINT64) IoRead32 (PcdGet16 (PcdPm1blkIoBaseAddress) + BitDesc->Reg.Data.acpi);\r
- break;\r
-\r
- default:\r
- //\r
- // Unsupported or invalid register size\r
- //\r
- ASSERT (FALSE );\r
- break;\r
- };\r
-\r
- if ((Register & LShiftU64 (BIT_ZERO, BitDesc->Bit)) != 0) {\r
- BitWasOne = TRUE;\r
- } else {\r
- BitWasOne = FALSE;\r
- }\r
- break;\r
-\r
- case GPE_ADDR_TYPE:\r
- //\r
- // Double check that we correctly read in the gpe base address\r
- //\r
- ASSERT (((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) != 0x0) && (((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) & 0x1) != 0x1) );\r
-\r
- switch (BitDesc->SizeInBytes) {\r
-\r
- case 0:\r
- //\r
- // Chances are that this field didn't get initialized.\r
- // Check your assignments to bit descriptions.\r
- //\r
- ASSERT (FALSE );\r
- break;\r
-\r
- case 1:\r
- Register = (UINT64) IoRead8 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + BitDesc->Reg.Data.gpe);\r
- break;\r
-\r
- case 2:\r
- Register = (UINT64) IoRead16 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + BitDesc->Reg.Data.gpe);\r
- break;\r
-\r
- case 4:\r
- Register = (UINT64) IoRead32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + BitDesc->Reg.Data.gpe);\r
- break;\r
-\r
- default:\r
- //\r
- // Unsupported or invalid register size\r
- //\r
- ASSERT (FALSE );\r
- break;\r
- };\r
-\r
- if ((Register & LShiftU64 (BIT_ZERO, BitDesc->Bit)) != 0) {\r
- BitWasOne = TRUE;\r
- } else {\r
- BitWasOne = FALSE;\r
- }\r
- break;\r
-\r
- case MEMORY_MAPPED_IO_ADDRESS_TYPE:\r
- //\r
- // Read the register, and it with the bit to read\r
- //\r
-\r
- //\r
- // This code does not support reads greater then 64 bits\r
- //\r
- ASSERT (BitDesc->SizeInBytes <= 8);\r
- CopyMem (&Register, BitDesc->Reg.Data.Mmio, BitDesc->SizeInBytes);\r
- Register &= LShiftU64 (BIT0, BitDesc->Bit);\r
- if (Register) {\r
- BitWasOne = TRUE;\r
- } else {\r
- BitWasOne = FALSE;\r
- }\r
- break;\r
-\r
- case PCI_ADDR_TYPE:\r
- PciBus = BitDesc->Reg.Data.pci.Fields.Bus;\r
- PciDev = BitDesc->Reg.Data.pci.Fields.Dev;\r
- PciFun = BitDesc->Reg.Data.pci.Fields.Fnc;\r
- PciReg = BitDesc->Reg.Data.pci.Fields.Reg;\r
- switch (BitDesc->SizeInBytes) {\r
-\r
- case 0:\r
- //\r
- // Chances are that this field didn't get initialized.\r
- // Check your assignments to bit descriptions.\r
- ASSERT (FALSE );\r
- break;\r
-\r
- case 1:\r
- Register = (UINT64) PciRead8 (PCI_LIB_ADDRESS (PciBus, PciDev, PciFun, PciReg));\r
- break;\r
-\r
- case 2:\r
- Register = (UINT64) PciRead16 (PCI_LIB_ADDRESS (PciBus, PciDev, PciFun, PciReg));\r
- break;\r
-\r
- case 4:\r
- Register = (UINT64) PciRead32 (PCI_LIB_ADDRESS (PciBus, PciDev, PciFun, PciReg));\r
- break;\r
-\r
- default:\r
- //\r
- // Unsupported or invalid register size\r
- //\r
- ASSERT (FALSE );\r
- break;\r
- };\r
-\r
- if ((Register & LShiftU64 (BIT_ZERO, BitDesc->Bit)) != 0) {\r
- BitWasOne = TRUE;\r
- } else {\r
- BitWasOne = FALSE;\r
- }\r
- break;\r
-\r
- default:\r
- //\r
- // This address type is not yet implemented\r
- //\r
- ASSERT (FALSE );\r
- break;\r
- };\r
-\r
- return BitWasOne;\r
-}\r
-\r
-VOID\r
-WriteBitDesc (\r
- CONST QNC_SMM_BIT_DESC *BitDesc,\r
- CONST BOOLEAN ValueToWrite\r
- )\r
-{\r
- UINT64 Register;\r
- UINT64 AndVal;\r
- UINT64 OrVal;\r
- UINT32 PciBus;\r
- UINT32 PciDev;\r
- UINT32 PciFun;\r
- UINT32 PciReg;\r
-\r
- ASSERT (BitDesc != NULL);\r
- ASSERT (!IS_BIT_DESC_NULL(*BitDesc));\r
-\r
- AndVal = ~(BIT_ZERO << (BitDesc->Bit));\r
- OrVal = ((UINT32)ValueToWrite) << (BitDesc->Bit);\r
-\r
- switch (BitDesc->Reg.Type) {\r
-\r
- case ACPI_ADDR_TYPE:\r
- //\r
- // Double check that we correctly read in the acpi base address\r
- //\r
- ASSERT ((PcdGet16 (PcdPm1blkIoBaseAddress) != 0x0) && ((PcdGet16 (PcdPm1blkIoBaseAddress) & 0x1) != 0x1));\r
-\r
- switch (BitDesc->SizeInBytes) {\r
-\r
- case 0:\r
- //\r
- // Chances are that this field didn't get initialized.\r
- // Check your assignments to bit descriptions.\r
- //\r
- ASSERT (FALSE );\r
- break;\r
-\r
- case 1:\r
- IoAndThenOr8 (PcdGet16 (PcdPm1blkIoBaseAddress) + BitDesc->Reg.Data.acpi, (UINT8)AndVal, (UINT8)OrVal);\r
- break;\r
-\r
- case 2:\r
- IoAndThenOr16 (PcdGet16 (PcdPm1blkIoBaseAddress) + BitDesc->Reg.Data.acpi, (UINT16)AndVal, (UINT16)OrVal);\r
- break;\r
-\r
- case 4:\r
- IoAndThenOr32 (PcdGet16 (PcdPm1blkIoBaseAddress) + BitDesc->Reg.Data.acpi, (UINT32)AndVal, (UINT32)OrVal);\r
- break;\r
-\r
- default:\r
- //\r
- // Unsupported or invalid register size\r
- //\r
- ASSERT (FALSE );\r
- break;\r
- };\r
- break;\r
-\r
- case GPE_ADDR_TYPE:\r
- //\r
- // Double check that we correctly read in the gpe base address\r
- //\r
- ASSERT (((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) != 0x0) && (((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) & 0x1) != 0x1));\r
-\r
- switch (BitDesc->SizeInBytes) {\r
-\r
- case 0:\r
- //\r
- // Chances are that this field didn't get initialized.\r
- // Check your assignments to bit descriptions.\r
- //\r
- ASSERT (FALSE );\r
- break;\r
-\r
- case 1:\r
- IoAndThenOr8 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + BitDesc->Reg.Data.gpe, (UINT8)AndVal, (UINT8)OrVal);\r
- break;\r
-\r
- case 2:\r
- IoAndThenOr16 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + BitDesc->Reg.Data.gpe, (UINT16)AndVal, (UINT16)OrVal);\r
- break;\r
-\r
- case 4:\r
- IoAndThenOr32 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + BitDesc->Reg.Data.gpe, (UINT32)AndVal, (UINT32)OrVal);\r
- break;\r
-\r
- default:\r
- //\r
- // Unsupported or invalid register size\r
- //\r
- ASSERT (FALSE );\r
- break;\r
- };\r
- break;\r
-\r
- case MEMORY_MAPPED_IO_ADDRESS_TYPE:\r
- //\r
- // Read the register, or it with the bit to set, then write it back.\r
- //\r
-\r
- //\r
- // This code does not support writes greater then 64 bits\r
- //\r
- ASSERT (BitDesc->SizeInBytes <= 8);\r
- CopyMem (&Register, BitDesc->Reg.Data.Mmio, BitDesc->SizeInBytes);\r
- Register &= AndVal;\r
- Register |= OrVal;\r
- CopyMem (BitDesc->Reg.Data.Mmio, &Register, BitDesc->SizeInBytes);\r
- break;\r
-\r
- case PCI_ADDR_TYPE:\r
- PciBus = BitDesc->Reg.Data.pci.Fields.Bus;\r
- PciDev = BitDesc->Reg.Data.pci.Fields.Dev;\r
- PciFun = BitDesc->Reg.Data.pci.Fields.Fnc;\r
- PciReg = BitDesc->Reg.Data.pci.Fields.Reg;\r
- switch (BitDesc->SizeInBytes) {\r
-\r
- case 0:\r
- //\r
- // Chances are that this field didn't get initialized -- check your assignments\r
- // to bit descriptions.\r
- //\r
- ASSERT (FALSE );\r
- break;\r
-\r
- case 1:\r
- PciAndThenOr8 (PCI_LIB_ADDRESS (PciBus, PciDev, PciFun, PciReg), (UINT8) AndVal, (UINT8) OrVal);\r
- break;\r
-\r
- case 2:\r
- PciAndThenOr16 (PCI_LIB_ADDRESS (PciBus, PciDev, PciFun, PciReg), (UINT16) AndVal, (UINT16) OrVal);\r
- break;\r
-\r
- case 4:\r
- PciAndThenOr32 (PCI_LIB_ADDRESS (PciBus, PciDev, PciFun, PciReg), (UINT32) AndVal, (UINT32) OrVal);\r
- break;\r
-\r
- default:\r
- //\r
- // Unsupported or invalid register size\r
- //\r
- ASSERT (FALSE );\r
- break;\r
- };\r
- break;\r
-\r
- default:\r
- //\r
- // This address type is not yet implemented\r
- //\r
- ASSERT (FALSE );\r
- break;\r
- };\r
-}\r
+++ /dev/null
-/** @file\r
-File to contain all the hardware specific stuff for the Periodical Timer dispatch protocol.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmmHelpers.h"\r
-\r
-typedef enum {\r
- PERIODIC_TIMER = 0,\r
- NUM_TIMERS\r
-} SUPPORTED_TIMER;\r
-\r
-typedef struct _TIMER_INTERVAL\r
-{\r
- UINT64 Interval;\r
- UINT8 AssociatedTimer;\r
-} TIMER_INTERVAL;\r
-\r
-//\r
-// Time constants, in 100 nano-second units\r
-//\r
-#define TIME_64s 640000000 /* 64 s */\r
-#define TIME_32s 320000000 /* 32 s */\r
-#define TIME_16s 160000000 /* 16 s */\r
-#define TIME_8s 80000000 /* 8 s */\r
-#define TIME_64ms 640000 /* 64 ms */\r
-#define TIME_32ms 320000 /* 32 ms */\r
-#define TIME_16ms 160000 /* 16 ms */\r
-#define TIME_1_5ms 15000 /* 1.5 ms */\r
-\r
-// PMCW (GPE+28h) [2:0] Periodic SMI Rate selection\r
-// 000 1.5ms\r
-// 001 16ms\r
-// 010 32ms\r
-// 011 64ms\r
-// 100 8s\r
-// 101 16s\r
-// 110 32s\r
-// 111 64s\r
-\r
-typedef enum {\r
- INDEX_TIME_1_5ms = 0,\r
- INDEX_TIME_16ms,\r
- INDEX_TIME_32ms,\r
- INDEX_TIME_64ms,\r
- INDEX_TIME_8s,\r
- INDEX_TIME_16s,\r
- INDEX_TIME_32s,\r
- INDEX_TIME_64s,\r
- INDEX_TIME_MAX\r
-} TIMER_INTERVAL_INDEX;\r
-\r
-TIMER_INTERVAL mSmmPeriodicTimerIntervals[INDEX_TIME_MAX] = {\r
- {TIME_1_5ms, PERIODIC_TIMER},\r
- {TIME_16ms, PERIODIC_TIMER},\r
- {TIME_32ms, PERIODIC_TIMER},\r
- {TIME_64ms, PERIODIC_TIMER},\r
- { TIME_8s, PERIODIC_TIMER },\r
- {TIME_16s, PERIODIC_TIMER},\r
- {TIME_32s, PERIODIC_TIMER},\r
- {TIME_64s, PERIODIC_TIMER}\r
-};\r
-\r
-typedef struct _TIMER_INFO {\r
- UINTN NumChildren; // number of children using this timer\r
- UINT64 MinReqInterval; // minimum interval required by children\r
- UINTN CurrentSetting; // interval this timer is set at right now (index into interval table)\r
-} TIMER_INFO;\r
-\r
-TIMER_INFO mTimers[NUM_TIMERS];\r
-\r
-QNC_SMM_SOURCE_DESC mTIMER_SOURCE_DESCS[NUM_TIMERS] = {\r
- {\r
- QNC_SMM_NO_FLAGS,\r
- {\r
- {{GPE_ADDR_TYPE, {R_QNC_GPE0BLK_SMIE}}, S_QNC_GPE0BLK_SMIE, N_QNC_GPE0BLK_SMIE_SWT},\r
- NULL_BIT_DESC_INITIALIZER\r
- },\r
- {\r
- {{GPE_ADDR_TYPE, {R_QNC_GPE0BLK_SMIS}}, S_QNC_GPE0BLK_SMIS, N_QNC_GPE0BLK_SMIS_SWT}\r
- }\r
- }\r
-};\r
-\r
-VOID\r
-QNCSmmPeriodicTimerProgramTimers(\r
- VOID\r
- );\r
-\r
-\r
-TIMER_INTERVAL *\r
-ContextToTimerInterval (\r
- IN QNC_SMM_CONTEXT *RegisterContext\r
- )\r
-{\r
- UINTN loopvar;\r
-\r
- //\r
- // Determine which timer this child is using\r
- //\r
- for (loopvar = 0; loopvar < INDEX_TIME_MAX; loopvar++) {\r
- if (((RegisterContext->PeriodicTimer.SmiTickInterval == 0) && (RegisterContext->PeriodicTimer.Period >= mSmmPeriodicTimerIntervals[loopvar].Interval)) ||\r
- (RegisterContext->PeriodicTimer.SmiTickInterval == mSmmPeriodicTimerIntervals[loopvar].Interval)\r
- ) {\r
- return &mSmmPeriodicTimerIntervals[loopvar];\r
- }\r
- }\r
-\r
- //\r
- // If this assertion fires, then either:\r
- // (1) the context contains an invalid interval\r
- // (2) the timer interval table is corrupt\r
- //\r
- // ASSERT (FALSE);\r
-\r
- return NULL;\r
-}\r
-\r
-EFI_STATUS\r
-MapPeriodicTimerToSrcDesc (\r
- IN QNC_SMM_CONTEXT *RegisterContext,\r
- OUT QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-{\r
- TIMER_INTERVAL *TimerInterval;\r
-\r
- //\r
- // Figure out which timer the child is requesting and\r
- // send back the source description\r
- //\r
- TimerInterval = ContextToTimerInterval (RegisterContext);\r
- if (TimerInterval == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- CopyMem (SrcDesc, &mTIMER_SOURCE_DESCS[TimerInterval->AssociatedTimer], sizeof (QNC_SMM_SOURCE_DESC));;\r
-\r
- //\r
- // Program the value of the interval into hardware\r
- //\r
- QNCSmmPeriodicTimerProgramTimers ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-PeriodicTimerGetContext (\r
- IN DATABASE_RECORD *Record,\r
- OUT QNC_SMM_CONTEXT *HwContext\r
- )\r
-{\r
- TIMER_INTERVAL *TimerInterval;\r
-\r
- ASSERT (Record->ProtocolType == PeriodicTimerType);\r
-\r
- TimerInterval = ContextToTimerInterval (&Record->ChildContext);\r
-\r
- if (TimerInterval != NULL) {\r
- //\r
- // Ignore the hardware context. It's not required for this protocol.\r
- // Instead, just increment the child's context.\r
- // Update the elapsed time w/ the data from our tables\r
- //\r
- Record->CommBuffer.PeriodicTimer.ElapsedTime += TimerInterval->Interval;\r
- CopyMem (HwContext, &Record->ChildContext, sizeof (QNC_SMM_CONTEXT));\r
- }\r
-}\r
-\r
-BOOLEAN\r
-PeriodicTimerCmpContext (\r
- IN QNC_SMM_CONTEXT *HwContext,\r
- IN QNC_SMM_CONTEXT *ChildContext\r
- )\r
-{\r
- DATABASE_RECORD *Record;\r
-\r
- Record = DATABASE_RECORD_FROM_CONTEXT (ChildContext);\r
-\r
- if (Record->CommBuffer.PeriodicTimer.ElapsedTime >= ChildContext->PeriodicTimer.Period) {\r
- //\r
- // This child should be dispatched\r
- // The timer will be restarted on the "ClearSource" call.\r
- //\r
- return TRUE;\r
- } else {\r
- return FALSE;\r
- }\r
-}\r
-\r
-VOID\r
-PeriodicTimerGetBuffer (\r
- IN DATABASE_RECORD * Record\r
- )\r
-{\r
- //\r
- // CommBuffer has been updated by PeriodicTimerGetContext, so return directly\r
- //\r
- return;\r
-}\r
-\r
-VOID\r
-QNCSmmPeriodicTimerProgramTimers (\r
- VOID\r
- )\r
-{\r
- UINT32 GpePmcwValue;\r
- SUPPORTED_TIMER Timer;\r
- DATABASE_RECORD *RecordInDb;\r
- LIST_ENTRY *LinkInDb;\r
- TIMER_INTERVAL *TimerInterval;\r
-\r
- //\r
- // Find the minimum required interval for each timer\r
- //\r
- for (Timer = (SUPPORTED_TIMER)0; Timer < NUM_TIMERS; Timer++) {\r
- mTimers[Timer].MinReqInterval = ~(UINT64)0x0;\r
- mTimers[Timer].NumChildren = 0;\r
- }\r
- LinkInDb = GetFirstNode (&mPrivateData.CallbackDataBase);\r
- while (!IsNull (&mPrivateData.CallbackDataBase, LinkInDb)) {\r
- RecordInDb = DATABASE_RECORD_FROM_LINK (LinkInDb);\r
- if (RecordInDb->ProtocolType == PeriodicTimerType) {\r
- //\r
- // This child is registerd with the PeriodicTimer protocol\r
- //\r
- TimerInterval = ContextToTimerInterval (&RecordInDb->ChildContext);\r
-\r
- if(TimerInterval != NULL) {\r
- Timer = (SUPPORTED_TIMER)((TIMER_INTERVAL *) (TimerInterval))->AssociatedTimer;\r
-\r
- ASSERT (Timer >= 0 && Timer < NUM_TIMERS);\r
-\r
- if (mTimers[Timer].MinReqInterval > RecordInDb->ChildContext.PeriodicTimer.SmiTickInterval) {\r
- mTimers[Timer].MinReqInterval = RecordInDb->ChildContext.PeriodicTimer.SmiTickInterval;\r
- }\r
- mTimers[Timer].NumChildren++;\r
- }\r
- }\r
- LinkInDb = GetNextNode (&mPrivateData.CallbackDataBase, &RecordInDb->Link);\r
- }\r
-\r
- //\r
- // Program the hardware\r
- //\r
- GpePmcwValue = 0;\r
- if (mTimers[PERIODIC_TIMER].NumChildren > 0) {\r
- switch (mTimers[PERIODIC_TIMER].MinReqInterval) {\r
-\r
- case TIME_64s:\r
- GpePmcwValue = INDEX_TIME_64s;\r
- mTimers[PERIODIC_TIMER].CurrentSetting = INDEX_TIME_64s;\r
- break;\r
-\r
- case TIME_32s:\r
- GpePmcwValue = INDEX_TIME_32s;\r
- mTimers[PERIODIC_TIMER].CurrentSetting = INDEX_TIME_32s;\r
- break;\r
-\r
- case TIME_16s:\r
- GpePmcwValue = INDEX_TIME_16s;\r
- mTimers[PERIODIC_TIMER].CurrentSetting = INDEX_TIME_16s;\r
- break;\r
-\r
- case TIME_8s:\r
- GpePmcwValue = INDEX_TIME_8s;\r
- mTimers[PERIODIC_TIMER].CurrentSetting = INDEX_TIME_8s;\r
- break;\r
-\r
- case TIME_64ms:\r
- GpePmcwValue = INDEX_TIME_64ms;\r
- mTimers[PERIODIC_TIMER].CurrentSetting = INDEX_TIME_64ms;\r
- break;\r
-\r
- case TIME_32ms:\r
- GpePmcwValue = INDEX_TIME_32ms;\r
- mTimers[PERIODIC_TIMER].CurrentSetting = INDEX_TIME_32ms;\r
- break;\r
-\r
- case TIME_16ms:\r
- GpePmcwValue = INDEX_TIME_16ms;\r
- mTimers[PERIODIC_TIMER].CurrentSetting = INDEX_TIME_16ms;\r
- break;\r
-\r
- case TIME_1_5ms:\r
- GpePmcwValue = INDEX_TIME_1_5ms;\r
- mTimers[PERIODIC_TIMER].CurrentSetting = INDEX_TIME_1_5ms;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- break;\r
- };\r
-\r
- GpePmcwValue |= B_QNC_GPE0BLK_PMCW_PSE;\r
-\r
- IoOr32(((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_PMCW), GpePmcwValue);\r
-\r
- //\r
- // Restart the timer here, just need to clear the SMI\r
- //\r
- QNCSmmClearSource (&mTIMER_SOURCE_DESCS[PERIODIC_TIMER]);\r
- } else {\r
- QNCSmmDisableSource (&mTIMER_SOURCE_DESCS[PERIODIC_TIMER]);\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-QNCSmmPeriodicTimerDispatchGetNextShorterInterval (\r
- IN CONST EFI_SMM_PERIODIC_TIMER_DISPATCH2_PROTOCOL *This,\r
- IN OUT UINT64 **SmiTickInterval\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This services returns the next SMI tick period that is supported by the chipset.\r
- The order returned is from longest to shortest interval period.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the EFI_SMM_PERIODIC_TIMER_DISPATCH2_PROTOCOL instance.\r
- SmiTickInterval - Pointer to pointer of the next shorter SMI interval period that is supported by the child.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The service returned successfully.\r
- EFI_INVALID_PARAMETER - The parameter SmiTickInterval is invalid.\r
-\r
---*/\r
-{\r
- TIMER_INTERVAL *IntervalPointer;\r
-\r
- ASSERT (SmiTickInterval != NULL);\r
-\r
- IntervalPointer = (TIMER_INTERVAL*)*SmiTickInterval;\r
-\r
- if (IntervalPointer == NULL) {\r
- //\r
- // The first time child requesting an interval\r
- //\r
- IntervalPointer = &mSmmPeriodicTimerIntervals[0];\r
- } else if (IntervalPointer == &mSmmPeriodicTimerIntervals[INDEX_TIME_MAX - 1]) {\r
- //\r
- // At end of the list\r
- //\r
- IntervalPointer = NULL;\r
- } else {\r
- if ((IntervalPointer >= &mSmmPeriodicTimerIntervals[0]) &&\r
- (IntervalPointer < &mSmmPeriodicTimerIntervals[INDEX_TIME_MAX - 1])) {\r
- //\r
- // Get the next interval in the list\r
- //\r
- IntervalPointer++;\r
- } else {\r
- //\r
- // Input is out of range\r
- //\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- if (IntervalPointer != NULL) {\r
- *SmiTickInterval = &IntervalPointer->Interval;\r
- } else {\r
- *SmiTickInterval = NULL;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-QNCSmmPeriodicTimerClearSource (\r
- IN QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This function is responsible for calculating and enabling any timers that are required\r
- to dispatch messages to children. The SrcDesc argument isn't acutally used.\r
-\r
-Arguments:\r
-\r
- SrcDesc - Pointer to the QNC_SMM_SOURCE_DESC instance.\r
-\r
-Returns:\r
-\r
- None.\r
-\r
---*/\r
-{\r
- DATABASE_RECORD *RecordInDb;\r
- LIST_ENTRY *LinkInDb;\r
-\r
- QNCSmmPeriodicTimerProgramTimers ();\r
-\r
- //\r
- // Reset Elapsed time\r
- //\r
- LinkInDb = GetFirstNode (&mPrivateData.CallbackDataBase);\r
- while (!IsNull (&mPrivateData.CallbackDataBase, LinkInDb)) {\r
- RecordInDb = DATABASE_RECORD_FROM_LINK (LinkInDb);\r
- if (RecordInDb->ProtocolType == PeriodicTimerType) {\r
- //\r
- // This child is registerd with the PeriodicTimer protocol and Callback\r
- // has been invoked, so reset the ElapsedTime to 0\r
- //\r
- if (RecordInDb->CommBuffer.PeriodicTimer.ElapsedTime >= RecordInDb->ChildContext.PeriodicTimer.Period) {\r
- RecordInDb->CommBuffer.PeriodicTimer.ElapsedTime = 0;\r
- }\r
- }\r
- LinkInDb = GetNextNode (&mPrivateData.CallbackDataBase, &RecordInDb->Link);\r
- }\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-File to contain all the hardware specific stuff for the Smm QNCn dispatch protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmmHelpers.h"\r
-\r
-QNC_SMM_SOURCE_DESC QNCN_SOURCE_DESCS[NUM_ICHN_TYPES] = {\r
-\r
- // QNCnMch (0)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnPme (1)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnRtcAlarm (2)\r
- {\r
- QNC_SMM_NO_FLAGS,\r
- {\r
- {{ACPI_ADDR_TYPE, {R_QNC_PM1BLK_PM1E}}, S_QNC_PM1BLK_PM1E, N_QNC_PM1BLK_PM1E_RTC},\r
- NULL_BIT_DESC_INITIALIZER\r
- },\r
- {\r
- {{ACPI_ADDR_TYPE, {R_QNC_PM1BLK_PM1S}}, S_QNC_PM1BLK_PM1S, N_QNC_PM1BLK_PM1S_RTC}\r
- }\r
- },\r
-\r
- // QNCnRingIndicate (3)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnAc97Wake (4)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnSerialIrq (5)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnY2KRollover (6)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnTcoTimeout (7)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnOsTco (8)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnNmi (9)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnIntruderDetect (10)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnBiosWp (11)\r
- {\r
- QNC_SMM_CLEAR_WITH_ZERO,\r
- {\r
- {\r
- {\r
- PCI_ADDR_TYPE,\r
- {\r
- (\r
- (PCI_BUS_NUMBER_QNC << 24) |\r
- (PCI_DEVICE_NUMBER_QNC_LPC << 16) |\r
- (PCI_FUNCTION_NUMBER_QNC_LPC << 8) |\r
- R_QNC_LPC_BIOS_CNTL\r
- )\r
- }\r
- },\r
- S_QNC_LPC_BIOS_CNTL,\r
- N_QNC_LPC_BIOS_CNTL_BLE\r
- },\r
- NULL_BIT_DESC_INITIALIZER\r
- },\r
- {\r
- {\r
- {\r
- PCI_ADDR_TYPE,\r
- {\r
- (\r
- (PCI_BUS_NUMBER_QNC << 24) |\r
- (PCI_DEVICE_NUMBER_QNC_LPC << 16) |\r
- (PCI_FUNCTION_NUMBER_QNC_LPC << 8) |\r
- R_QNC_LPC_BIOS_CNTL\r
- )\r
- }\r
- },\r
- S_QNC_LPC_BIOS_CNTL,\r
- N_QNC_LPC_BIOS_CNTL_BIOSWE\r
- }\r
- }\r
- },\r
-\r
- // QNCnMcSmi (12)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnPmeB0 (13)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnThrmSts (14)\r
- {\r
- QNC_SMM_SCI_EN_DEPENDENT,\r
- {\r
- {{GPE_ADDR_TYPE, {R_QNC_GPE0BLK_GPE0E}}, S_QNC_GPE0BLK_GPE0E, N_QNC_GPE0BLK_GPE0E_THRM},\r
- NULL_BIT_DESC_INITIALIZER\r
- },\r
- {\r
- {{GPE_ADDR_TYPE, {R_QNC_GPE0BLK_GPE0S}}, S_QNC_GPE0BLK_GPE0S, N_QNC_GPE0BLK_GPE0S_THRM}\r
- }\r
- },\r
-\r
- // QNCnSmBus (15)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnIntelUsb2 (16)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnMonSmi7 (17)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnMonSmi6 (18)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnMonSmi5 (19)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnMonSmi4 (20)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap13 (21)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap12 (22)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap11 (23)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap10 (24)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap9 (25)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap8 (26)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap7 (27)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap6 (28)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap5 (29)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap3 (30)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap2 (31)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap1 (32)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnDevTrap0 (33)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnIoTrap3 (34)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnIoTrap2 (35)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnIoTrap1 (36)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnIoTrap0 (37)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnPciExpress (38)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnMonitor (39)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnSpi (40)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnQRT (41)\r
- NULL_SOURCE_DESC_INITIALIZER,\r
-\r
- // QNCnGpioUnlock (42)\r
- NULL_SOURCE_DESC_INITIALIZER\r
-};\r
-\r
-VOID\r
-QNCSmmQNCnClearSource(\r
- QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-{\r
- QNCSmmClearSource (SrcDesc);\r
-}\r
+++ /dev/null
-/** @file\r
-File to contain all the hardware specific stuff for the Smm Sw dispatch protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmmHelpers.h"\r
-\r
-EFI_SMM_CPU_PROTOCOL *mSmmCpu = NULL;\r
-\r
-CONST QNC_SMM_SOURCE_DESC SW_SOURCE_DESC = {\r
- QNC_SMM_NO_FLAGS,\r
- {\r
- {\r
- {GPE_ADDR_TYPE, {R_QNC_GPE0BLK_SMIE}}, S_QNC_GPE0BLK_SMIE, N_QNC_GPE0BLK_SMIE_APM\r
- },\r
- NULL_BIT_DESC_INITIALIZER\r
- },\r
- {\r
- {\r
- {GPE_ADDR_TYPE, {R_QNC_GPE0BLK_SMIS}}, S_QNC_GPE0BLK_SMIS, N_QNC_GPE0BLK_SMIS_APM\r
- }\r
- }\r
-};\r
-\r
-VOID\r
-SwGetContext(\r
- IN DATABASE_RECORD *Record,\r
- OUT QNC_SMM_CONTEXT *Context\r
- )\r
-{\r
- Context->Sw.SwSmiInputValue = IoRead8 (R_APM_CNT);\r
-}\r
-\r
-BOOLEAN\r
-SwCmpContext (\r
- IN QNC_SMM_CONTEXT *Context1,\r
- IN QNC_SMM_CONTEXT *Context2\r
- )\r
-{\r
- return (BOOLEAN)( Context1->Sw.SwSmiInputValue == Context2->Sw.SwSmiInputValue );\r
-}\r
-\r
-VOID\r
-SwGetBuffer (\r
- IN DATABASE_RECORD * Record\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- UINTN CpuIndex;\r
- EFI_SMM_SAVE_STATE_IO_INFO IoState;\r
-\r
- //\r
- // Locate SMM CPU protocol to retrieve the CPU save state\r
- //\r
- if (mSmmCpu == NULL) {\r
- Status = gSmst->SmmLocateProtocol (&gEfiSmmCpuProtocolGuid, NULL, (VOID **) &mSmmCpu);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- //\r
- // Find the CPU which generated the software SMI\r
- //\r
- CpuIndex = 0;\r
- for (Index = 0; Index < gSmst->NumberOfCpus; Index++) {\r
- Status = mSmmCpu->ReadSaveState (\r
- mSmmCpu,\r
- sizeof (EFI_SMM_SAVE_STATE_IO_INFO),\r
- EFI_SMM_SAVE_STATE_REGISTER_IO,\r
- Index,\r
- &IoState\r
- );\r
- if (!EFI_ERROR (Status) && (IoState.IoPort == R_APM_CNT)) {\r
- CpuIndex = Index;\r
- break;\r
- }\r
- }\r
-\r
- Record->CommBuffer.Sw.SwSmiCpuIndex = CpuIndex;\r
-}\r
+++ /dev/null
-/** @file\r
-File to contain all the hardware specific stuff for the Smm Sx dispatch protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmmHelpers.h"\r
-\r
-CONST QNC_SMM_SOURCE_DESC SX_SOURCE_DESC = {\r
- QNC_SMM_NO_FLAGS,\r
- {\r
- {\r
- {GPE_ADDR_TYPE, {R_QNC_GPE0BLK_SMIE}}, S_QNC_GPE0BLK_SMIE, N_QNC_GPE0BLK_SMIE_SLP\r
- },\r
- NULL_BIT_DESC_INITIALIZER\r
- },\r
- {\r
- {\r
- {GPE_ADDR_TYPE, {R_QNC_GPE0BLK_SMIS}}, S_QNC_GPE0BLK_SMIS, N_QNC_GPE0BLK_SMIS_SLP\r
- }\r
- }\r
-};\r
-\r
-VOID\r
-SxGetContext(\r
- IN DATABASE_RECORD *Record,\r
- OUT QNC_SMM_CONTEXT *Context\r
- )\r
-{\r
- UINT32 Pm1Cnt;\r
-\r
- Pm1Cnt = IoRead32 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C);\r
-\r
- //\r
- // By design, the context phase will always be ENTRY\r
- //\r
- Context->Sx.Phase = SxEntry;\r
-\r
- //\r
- // Map the PM1_CNT register's SLP_TYP bits to the context type\r
- //\r
- switch (Pm1Cnt & B_QNC_PM1BLK_PM1C_SLPTP) {\r
-\r
- case V_S0:\r
- Context->Sx.Type = SxS0;\r
- break;\r
-\r
- case V_S3:\r
- Context->Sx.Type = SxS3;\r
- break;\r
-\r
- case V_S4:\r
- Context->Sx.Type = SxS4;\r
- break;\r
-\r
- case V_S5:\r
- Context->Sx.Type = SxS5;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- break;\r
- };\r
-}\r
-\r
-BOOLEAN\r
-SxCmpContext (\r
- IN QNC_SMM_CONTEXT *Context1,\r
- IN QNC_SMM_CONTEXT *Context2\r
- )\r
-{\r
- return (BOOLEAN)(Context1->Sx.Type == Context2->Sx.Type);\r
-}\r
-\r
-VOID\r
-QNCSmmSxGoToSleep(\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- When we get an SMI that indicates that we are transitioning to a sleep state,\r
- we need to actually transition to that state. We do this by disabling the\r
- "SMI on sleep enable" feature, which generates an SMI when the operating system\r
- tries to put the system to sleep, and then physically putting the system to sleep.\r
-\r
-Returns:\r
-\r
- None.\r
-\r
---*/\r
-{\r
- UINT32 Pm1Cnt;\r
-\r
- //\r
- // Flush cache into memory before we go to sleep. It is necessary for S3 sleep\r
- // because we may update memory in SMM Sx sleep handlers -- the updates are in cache now\r
- //\r
- AsmWbinvd();\r
-\r
- //\r
- // Disable SMIs\r
- //\r
- QNCSmmClearSource (&SX_SOURCE_DESC );\r
- QNCSmmDisableSource (&SX_SOURCE_DESC);\r
-\r
- //\r
- // Clear Sleep Type Enable\r
- //\r
- IoAnd16 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_SMIE, (UINT16)(~B_QNC_GPE0BLK_SMIE_SLP));\r
-\r
- // clear sleep SMI status\r
- IoAnd16 ((UINT16)(LpcPciCfg32 (R_QNC_LPC_GPE0BLK) & 0xFFFF) + R_QNC_GPE0BLK_SMIS, (UINT16)(S_QNC_GPE0BLK_SMIS));\r
-\r
- //\r
- // Now that SMIs are disabled, write to the SLP_EN bit again to trigger the sleep\r
- //\r
- Pm1Cnt = IoOr32 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C, B_QNC_PM1BLK_PM1C_SLPEN);\r
-\r
- //\r
- // The system just went to sleep. If the sleep state was S1, then code execution will resume\r
- // here when the system wakes up.\r
- //\r
- Pm1Cnt = IoRead32 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C);\r
- if ((Pm1Cnt & B_QNC_PM1BLK_PM1C_SCIEN) == 0) {\r
- //\r
- // An ACPI OS isn't present, clear the sleep information\r
- //\r
- Pm1Cnt &= ~B_QNC_PM1BLK_PM1C_SLPTP;\r
- Pm1Cnt |= V_S0;\r
-\r
- IoWrite32 (PcdGet16 (PcdPm1blkIoBaseAddress) + R_QNC_PM1BLK_PM1C, Pm1Cnt);\r
- }\r
-\r
- QNCSmmClearSource (&SX_SOURCE_DESC);\r
- QNCSmmEnableSource (&SX_SOURCE_DESC);\r
-}\r
+++ /dev/null
-/** @file\r
-Prototypes and defines for the QNC SMM Dispatcher.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef QNC_SMM_H\r
-#define QNC_SMM_H\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmmRegisters.h"\r
-\r
-extern EFI_HANDLE mQNCSmmDispatcherImageHandle;\r
-\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// SUPPORTED PROTOCOLS\r
-//\r
-\r
-//\r
-// Define an enumeration for all the supported protocols\r
-//\r
-typedef enum {\r
- // UsbType, DELETE:on QuarkNcSocId, there is no usb smi supported\r
- SxType,\r
- SwType,\r
- GpiType,\r
- QNCnType,\r
- PowerButtonType,\r
- PeriodicTimerType,\r
- NUM_PROTOCOLS\r
-} QNC_SMM_PROTOCOL_TYPE;\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// SPECIFYING A REGISTER\r
-// We want a general way of referring to addresses. For this case, we'll only\r
-// need addresses in the ACPI table (and the TCO entries within the ACPI table).\r
-// However, it's interesting to consider what it would take to support other types\r
-// of addresses. To address Will's concern, I think it prudent to accommodate it\r
-// early on in the design.\r
-//\r
-// Addresses we need to consider:\r
-//\r
-// Type: Required:\r
-// I/O Yes\r
-// ACPI (special case of I/O) Only if we want to\r
-// TCO (special case of ACPI) Only if we want to\r
-// Memory (or Memory Mapped I/O) Only if we want to\r
-// PCI Yes, for BiosWp\r
-//\r
-typedef enum {\r
- //\r
- // IO_ADDR_TYPE, // unimplemented\r
- //\r
- ACPI_ADDR_TYPE,\r
- GPE_ADDR_TYPE,\r
- //\r
- // MEMORY_ADDR_TYPE, // unimplemented\r
- //\r
- MEMORY_MAPPED_IO_ADDRESS_TYPE,\r
- PCI_ADDR_TYPE,\r
- NUM_ADDR_TYPES, // count of items in this enum\r
- QNC_SMM_ADDR_TYPE_NULL = -1 // sentinel to indicate NULL or to signal end of arrays\r
-} ADDR_TYPE;\r
-\r
-//\r
-// Assumption: 32-bits -- enum's evaluate to integer\r
-// Assumption: This code will only run on IA-32. Justification: IA-64 doesn't have SMIs.\r
-// We don't have to worry about 64-bit addresses.\r
-// Typedef the size of addresses in case the numbers I'm using are wrong or in case\r
-// this changes. This is a good idea because PCI_ADDR will change, for example, when\r
-// we add support for PciExpress.\r
-//\r
-typedef UINT16 IO_ADDR;\r
-typedef IO_ADDR ACPI_ADDR; // can omit\r
-typedef IO_ADDR GPE_ADDR; // can omit\r
-typedef IO_ADDR TCO_ADDR; // can omit\r
-typedef VOID *MEM_ADDR;\r
-typedef MEM_ADDR MEMORY_MAPPED_IO_ADDRESS;\r
-typedef union {\r
- UINT32 Raw;\r
- struct {\r
- UINT8 Reg;\r
- UINT8 Fnc;\r
- UINT8 Dev;\r
- UINT8 Bus;\r
- } Fields;\r
-} PCI_ADDR;\r
-\r
-typedef struct {\r
- ADDR_TYPE Type;\r
- union {\r
- //\r
- // used to initialize during declaration/definition\r
- //\r
- UINTN raw;\r
-\r
- //\r
- // used to access useful data\r
- //\r
- IO_ADDR io;\r
- ACPI_ADDR acpi;\r
- GPE_ADDR gpe;\r
- TCO_ADDR tco;\r
- MEM_ADDR mem;\r
- MEMORY_MAPPED_IO_ADDRESS Mmio;\r
- PCI_ADDR pci;\r
-\r
- } Data;\r
-\r
-} QNC_SMM_ADDRESS;\r
-//\r
-// Assumption: total size is 64 bits (32 for type and 32 for data) or 8 bytes\r
-//\r
-#define EFI_PCI_ADDRESS_PORT 0xcf8\r
-#define EFI_PCI_DATA_PORT 0xcfc\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// SPECIFYING BITS WITHIN A REGISTER\r
-// Here's a struct that helps us specify a source or enable bit.\r
-//\r
-typedef struct {\r
- QNC_SMM_ADDRESS Reg;\r
- UINT8 SizeInBytes; // of the register\r
- UINT8 Bit;\r
-} QNC_SMM_BIT_DESC;\r
-\r
-//\r
-// Sometimes, we'll have bit descriptions that are unused. It'd be great to have a\r
-// way to easily identify them:\r
-//\r
-#define IS_BIT_DESC_NULL(BitDesc) ((BitDesc).Reg.Type == QNC_SMM_ADDR_TYPE_NULL) // "returns" true when BitDesc is NULL\r
-#define NULL_THIS_BIT_DESC(BitDesc) ((BitDesc).Reg.Type = QNC_SMM_ADDR_TYPE_NULL) // will "return" an integer w/ value of 0\r
-#define NULL_BIT_DESC_INITIALIZER \\r
- { \\r
- { \\r
- QNC_SMM_ADDR_TYPE_NULL, \\r
- { \\r
- 0 \\r
- } \\r
- }, \\r
- 0, 0 \\r
- }\r
-//\r
-// I'd like a type to specify the callback's Sts & En bits because they'll\r
-// be commonly used together:\r
-//\r
-#define NUM_EN_BITS 2\r
-#define NUM_STS_BITS 1\r
-\r
-//\r
-// Flags\r
-//\r
-typedef UINT8 QNC_SMM_SOURCE_FLAGS;\r
-\r
-//\r
-// Flags required today\r
-//\r
-#define QNC_SMM_NO_FLAGS 0\r
-#define QNC_SMM_SCI_EN_DEPENDENT (BIT0)\r
-#define QNC_SMM_CLEAR_WITH_ZERO (BIT6)\r
-\r
-//\r
-// Flags that might be required tomorrow\r
-// #define QNC_SMM_CLEAR_WITH_ONE 2 // may need to support bits that clear by writing 0\r
-// #define QNC_SMM_MULTIBIT_FIELD 3 // may need to support status/enable fields 2 bits wide\r
-//\r
-typedef struct {\r
- QNC_SMM_SOURCE_FLAGS Flags;\r
- QNC_SMM_BIT_DESC En[NUM_EN_BITS];\r
- QNC_SMM_BIT_DESC Sts[NUM_STS_BITS];\r
-} QNC_SMM_SOURCE_DESC;\r
-//\r
-// 31 bytes, I think\r
-//\r
-#define NULL_SOURCE_DESC_INITIALIZER \\r
- { \\r
- QNC_SMM_NO_FLAGS, \\r
- { \\r
- NULL_BIT_DESC_INITIALIZER, NULL_BIT_DESC_INITIALIZER \\r
- }, \\r
- { \\r
- NULL_BIT_DESC_INITIALIZER \\r
- } \\r
- }\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// CHILD CONTEXTS\r
-// To keep consistent w/ the architecture, we'll need to provide the context\r
-// to the child when we call its callback function. After talking with Will,\r
-// we agreed that we'll need functions to "dig" the context out of the hardware\r
-// in many cases (Sx, Trap, Gpi, etc), and we'll need a function to compare those\r
-// contexts to prevent unnecessary dispatches. I'd like a general type for these\r
-// "GetContext" functions, so I'll need a union of all the protocol contexts for\r
-// our internal use:\r
-//\r
-typedef union {\r
- //\r
- // (in no particular order)\r
- //\r
- EFI_SMM_ICHN_REGISTER_CONTEXT QNCn;\r
- EFI_SMM_SX_REGISTER_CONTEXT Sx;\r
- EFI_SMM_PERIODIC_TIMER_REGISTER_CONTEXT PeriodicTimer;\r
- EFI_SMM_SW_REGISTER_CONTEXT Sw;\r
- EFI_SMM_POWER_BUTTON_REGISTER_CONTEXT PowerButton;\r
- // EFI_SMM_USB_REGISTER_CONTEXT Usb; DELETE:on QuarkNcSocId, there is no usb smi supported\r
- EFI_SMM_GPI_REGISTER_CONTEXT Gpi;\r
-} QNC_SMM_CONTEXT;\r
-\r
-typedef union {\r
- //\r
- // (in no particular order)\r
- //\r
- EFI_SMM_SW_CONTEXT Sw;\r
- EFI_SMM_PERIODIC_TIMER_CONTEXT PeriodicTimer;\r
-} QNC_SMM_BUFFER;\r
-\r
-//\r
-// Assumption: PeriodicTimer largest at 3x64-bits or 24 bytes\r
-//\r
-typedef struct _DATABASE_RECORD DATABASE_RECORD;\r
-\r
-typedef\r
-VOID\r
-(EFIAPI *GET_CONTEXT) (\r
- IN DATABASE_RECORD * Record,\r
- OUT QNC_SMM_CONTEXT * Context\r
- );\r
-//\r
-// Assumption: the GET_CONTEXT function will be as small and simple as possible.\r
-// Assumption: We don't need to pass in an enumeration for the protocol because each\r
-// GET_CONTEXT function is written for only one protocol.\r
-// We also need a function to compare contexts to see if the child should be dispatched\r
-//\r
-typedef\r
-BOOLEAN\r
-(EFIAPI *CMP_CONTEXT) (\r
- IN QNC_SMM_CONTEXT * Context1,\r
- IN QNC_SMM_CONTEXT * Context2\r
- );\r
-\r
-/*\r
- Returns: True when contexts are equivalent; False otherwise\r
-*/\r
-\r
-//\r
-// This function is used to get the content of CommBuffer that will be passed\r
-// to Callback function\r
-//\r
-typedef\r
-VOID\r
-(EFIAPI *GET_BUFFER) (\r
- IN DATABASE_RECORD * Record\r
- );\r
-\r
-//\r
-// Finally, every protocol will require a "Get Context", "Compare Context"\r
-// and "Get CommBuffer" call, so we may as well wrap that up in a table, too.\r
-//\r
-typedef struct {\r
- GET_CONTEXT GetContext;\r
- CMP_CONTEXT CmpContext;\r
- GET_BUFFER GetBuffer;\r
-} CONTEXT_FUNCTIONS;\r
-\r
-extern CONTEXT_FUNCTIONS ContextFunctions[NUM_PROTOCOLS];\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// MAPPING CONTEXT TO BIT DESCRIPTIONS\r
-// I'd like to have a general approach to mapping contexts to bit descriptions.\r
-// Sometimes, we'll find that we can use table lookups or CONSTant assignments;\r
-// other times, we'll find that we'll need to use a function to perform the mapping.\r
-// If we define a macro to mask that process, we'll never have to change the code.\r
-// I don't know if this is desirable or not -- if it isn't, then we can get rid\r
-// of the macros and just use function calls or variable assignments. Doesn't matter\r
-// to me.\r
-// Mapping complex contexts requires a function\r
-//\r
-// DELETE:on QuarkNcSocId, there is no usb smi supported\r
-//EFI_STATUS\r
-//EFIAPI\r
-//MapUsbToSrcDesc (\r
-// IN QNC_SMM_CONTEXT *RegisterContext,\r
-// OUT QNC_SMM_SOURCE_DESC *SrcDesc\r
-// )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- RegisterContext - GC_TODO: add argument description\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-MapPeriodicTimerToSrcDesc (\r
- IN QNC_SMM_CONTEXT *RegisterContext,\r
- OUT QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- RegisterContext - GC_TODO: add argument description\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-//\r
-// Mapping simple contexts can be done by assignment or lookup table\r
-//\r
-extern CONST QNC_SMM_SOURCE_DESC SW_SOURCE_DESC;\r
-extern CONST QNC_SMM_SOURCE_DESC SX_SOURCE_DESC;\r
-\r
-//\r
-// With the changes we've made to the protocols, we can now use table\r
-// lookups for the following protocols:\r
-//\r
-extern CONST QNC_SMM_SOURCE_DESC GPI_SOURCE_DESC;\r
-\r
-extern QNC_SMM_SOURCE_DESC QNCN_SOURCE_DESCS[NUM_ICHN_TYPES];\r
-\r
-\r
-//\r
-// For QNCx, APMC is UINT8 port, so the MAX SWI Value is 0xFF.\r
-//\r
-#define MAXIMUM_SWI_VALUE 0xFF\r
-\r
-\r
-//\r
-// Open: Need to make sure this kind of type cast will actually work.\r
-// May need an intermediate form w/ two VOID* arguments. I'll figure\r
-// that out when I start compiling.\r
-\r
-///////////////////////////////////////////////////////////////////////////////\r
-//\r
-typedef\r
-VOID\r
-(EFIAPI *QNC_SMM_CLEAR_SOURCE) (\r
- QNC_SMM_SOURCE_DESC * SrcDesc\r
- );\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// "DATABASE" RECORD\r
-// Linked list data structures\r
-//\r
-#define DATABASE_RECORD_SIGNATURE SIGNATURE_32 ('D', 'B', 'R', 'C')\r
-\r
-struct _DATABASE_RECORD {\r
- UINT32 Signature;\r
- LIST_ENTRY Link;\r
-\r
- BOOLEAN Processed;\r
-\r
- //\r
- // Status and Enable bit description\r
- //\r
- QNC_SMM_SOURCE_DESC SrcDesc;\r
-\r
- //\r
- // Callback function\r
- //\r
- EFI_SMM_HANDLER_ENTRY_POINT2 Callback;\r
- QNC_SMM_CONTEXT ChildContext;\r
- VOID *CallbackContext;\r
- QNC_SMM_BUFFER CommBuffer;\r
- UINTN BufferSize;\r
-\r
- //\r
- // Special handling hooks -- init them to NULL if unused/unneeded\r
- //\r
- QNC_SMM_CLEAR_SOURCE ClearSource; // needed for SWSMI timer\r
- // Functions required to make callback code general\r
- //\r
- CONTEXT_FUNCTIONS ContextFunctions;\r
-\r
- //\r
- // The protocol that this record dispatches\r
- //\r
- QNC_SMM_PROTOCOL_TYPE ProtocolType;\r
-\r
-};\r
-\r
-#define DATABASE_RECORD_FROM_LINK(_record) CR (_record, DATABASE_RECORD, Link, DATABASE_RECORD_SIGNATURE)\r
-#define DATABASE_RECORD_FROM_CONTEXT(_record) CR (_record, DATABASE_RECORD, ChildContext, DATABASE_RECORD_SIGNATURE)\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// HOOKING INTO THE ARCHITECTURE\r
-//\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *QNC_SMM_GENERIC_REGISTER) (\r
- IN VOID **This,\r
- IN VOID *DispatchFunction,\r
- IN VOID *RegisterContext,\r
- OUT EFI_HANDLE * DispatchHandle\r
- );\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *QNC_SMM_GENERIC_UNREGISTER) (\r
- IN VOID **This,\r
- IN EFI_HANDLE DispatchHandle\r
- );\r
-\r
-//\r
-// Define a memory "stamp" equivalent in size and function to most of the protocols\r
-//\r
-typedef struct {\r
- QNC_SMM_GENERIC_REGISTER Register;\r
- QNC_SMM_GENERIC_UNREGISTER Unregister;\r
- UINTN Extra1;\r
- UINTN Extra2; // may not need this one\r
-} QNC_SMM_GENERIC_PROTOCOL;\r
-\r
-EFI_STATUS\r
-QNCSmmCoreRegister (\r
- IN QNC_SMM_GENERIC_PROTOCOL *This,\r
- IN EFI_SMM_HANDLER_ENTRY_POINT2 DispatchFunction,\r
- IN QNC_SMM_CONTEXT *RegisterContext,\r
- OUT EFI_HANDLE *DispatchHandle\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- This - GC_TODO: add argument description\r
- DispatchFunction - GC_TODO: add argument description\r
- RegisterContext - GC_TODO: add argument description\r
- DispatchHandle - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-EFI_STATUS\r
-QNCSmmCoreUnRegister (\r
- IN QNC_SMM_GENERIC_PROTOCOL *This,\r
- IN EFI_HANDLE DispatchHandle\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- This - GC_TODO: add argument description\r
- DispatchHandle - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-typedef union {\r
- QNC_SMM_GENERIC_PROTOCOL Generic;\r
-\r
- // EFI_SMM_USB_DISPATCH2_PROTOCOL Usb; DELETE:on QuarkNcSocId, there is no usb smi supported\r
- EFI_SMM_SX_DISPATCH2_PROTOCOL Sx;\r
- EFI_SMM_SW_DISPATCH2_PROTOCOL Sw;\r
- EFI_SMM_GPI_DISPATCH2_PROTOCOL Gpi;\r
- EFI_SMM_ICHN_DISPATCH2_PROTOCOL QNCn;\r
- EFI_SMM_POWER_BUTTON_DISPATCH2_PROTOCOL PowerButton;\r
- EFI_SMM_PERIODIC_TIMER_DISPATCH2_PROTOCOL PeriodicTimer;\r
-} QNC_SMM_PROTOCOL;\r
-\r
-//\r
-// Define a structure to help us identify the generic protocol\r
-//\r
-#define PROTOCOL_SIGNATURE SIGNATURE_32 ('P', 'R', 'O', 'T')\r
-\r
-typedef struct {\r
- UINTN Signature;\r
-\r
- QNC_SMM_PROTOCOL_TYPE Type;\r
- EFI_GUID *Guid;\r
- QNC_SMM_PROTOCOL Protocols;\r
-} QNC_SMM_QUALIFIED_PROTOCOL;\r
-\r
-#define QUALIFIED_PROTOCOL_FROM_GENERIC(_generic) \\r
- CR (_generic, \\r
- QNC_SMM_QUALIFIED_PROTOCOL, \\r
- Protocols, \\r
- PROTOCOL_SIGNATURE \\r
- )\r
-\r
-//\r
-// Create private data for the protocols that we'll publish\r
-//\r
-typedef struct {\r
- LIST_ENTRY CallbackDataBase;\r
- EFI_HANDLE SmiHandle;\r
- EFI_HANDLE InstallMultProtHandle;\r
- QNC_SMM_QUALIFIED_PROTOCOL Protocols[NUM_PROTOCOLS];\r
-} PRIVATE_DATA;\r
-\r
-extern PRIVATE_DATA mPrivateData;\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-//\r
-VOID\r
-EFIAPI\r
-SwGetContext (\r
- IN DATABASE_RECORD *Record,\r
- OUT QNC_SMM_CONTEXT *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Record - GC_TODO: add argument description\r
- Context - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-EFIAPI\r
-SwCmpContext (\r
- IN QNC_SMM_CONTEXT *Context1,\r
- IN QNC_SMM_CONTEXT *Context2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Context1 - GC_TODO: add argument description\r
- Context2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-SwGetBuffer (\r
- IN DATABASE_RECORD * Record\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Record - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-EFIAPI\r
-SxGetContext (\r
- IN DATABASE_RECORD *Record,\r
- OUT QNC_SMM_CONTEXT *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Record - GC_TODO: add argument description\r
- Context - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-EFIAPI\r
-SxCmpContext (\r
- IN QNC_SMM_CONTEXT *Context1,\r
- IN QNC_SMM_CONTEXT *Context2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Context1 - GC_TODO: add argument description\r
- Context2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-EFIAPI\r
-PeriodicTimerGetContext (\r
- IN DATABASE_RECORD *Record,\r
- OUT QNC_SMM_CONTEXT *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Record - GC_TODO: add argument description\r
- Context - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-EFIAPI\r
-PeriodicTimerCmpContext (\r
- IN QNC_SMM_CONTEXT *Context1,\r
- IN QNC_SMM_CONTEXT *Context2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Context1 - GC_TODO: add argument description\r
- Context2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-PeriodicTimerGetBuffer (\r
- IN DATABASE_RECORD * Record\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Record - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-EFIAPI\r
-PowerButtonGetContext (\r
- IN DATABASE_RECORD *Record,\r
- OUT QNC_SMM_CONTEXT *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Record - GC_TODO: add argument description\r
- Context - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-EFIAPI\r
-PowerButtonCmpContext (\r
- IN QNC_SMM_CONTEXT *Context1,\r
- IN QNC_SMM_CONTEXT *Context2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Context1 - GC_TODO: add argument description\r
- Context2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-//\r
-VOID\r
-EFIAPI\r
-QNCSmmPeriodicTimerClearSource (\r
- QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-QNCSmmPeriodicTimerDispatchGetNextShorterInterval (\r
- IN CONST EFI_SMM_PERIODIC_TIMER_DISPATCH2_PROTOCOL *This,\r
- IN OUT UINT64 **SmiTickInterval\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- This - GC_TODO: add argument description\r
- SmiTickInterval - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-QNCSmmSxGoToSleep (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-EFIAPI\r
-QNCSmmQNCnClearSource (\r
- QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This driver is responsible for the registration of child drivers\r
-and the abstraction of the QNC SMI sources.\r
-\r
-Copyright (c) 2013-2017 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmm.h"\r
-#include "QNCSmmHelpers.h"\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// MODULE / GLOBAL DATA\r
-//\r
-// Module variables used by the both the main dispatcher and the source dispatchers\r
-// Declared in QNCSmmSources.h\r
-//\r
-UINT32 mPciData;\r
-UINT32 mPciAddress;\r
-\r
-PRIVATE_DATA mPrivateData = { // for the structure\r
- {\r
- NULL\r
- }, // CallbackDataBase linked list head\r
- NULL, // Handler returned whan calling SmiHandlerRegister\r
- NULL, // EFI handle returned when calling InstallMultipleProtocolInterfaces\r
- { // protocol arrays\r
- // elements within the array\r
- //\r
- {\r
- PROTOCOL_SIGNATURE,\r
- SxType,\r
- &gEfiSmmSxDispatch2ProtocolGuid,\r
- {\r
- {\r
- (QNC_SMM_GENERIC_REGISTER) QNCSmmCoreRegister,\r
- (QNC_SMM_GENERIC_UNREGISTER) QNCSmmCoreUnRegister\r
- }\r
- }\r
- },\r
- {\r
- PROTOCOL_SIGNATURE,\r
- SwType,\r
- &gEfiSmmSwDispatch2ProtocolGuid,\r
- {\r
- {\r
- (QNC_SMM_GENERIC_REGISTER) QNCSmmCoreRegister,\r
- (QNC_SMM_GENERIC_UNREGISTER) QNCSmmCoreUnRegister,\r
- (UINTN) MAXIMUM_SWI_VALUE\r
- }\r
- }\r
- },\r
- {\r
- PROTOCOL_SIGNATURE,\r
- GpiType,\r
- &gEfiSmmGpiDispatch2ProtocolGuid,\r
- {\r
- {\r
- (QNC_SMM_GENERIC_REGISTER) QNCSmmCoreRegister,\r
- (QNC_SMM_GENERIC_UNREGISTER) QNCSmmCoreUnRegister,\r
- (UINTN) 1\r
- }\r
- }\r
- },\r
- {\r
- PROTOCOL_SIGNATURE,\r
- QNCnType,\r
- &gEfiSmmIchnDispatch2ProtocolGuid,\r
- {\r
- {\r
- (QNC_SMM_GENERIC_REGISTER) QNCSmmCoreRegister,\r
- (QNC_SMM_GENERIC_UNREGISTER) QNCSmmCoreUnRegister\r
- }\r
- }\r
- },\r
- {\r
- PROTOCOL_SIGNATURE,\r
- PowerButtonType,\r
- &gEfiSmmPowerButtonDispatch2ProtocolGuid,\r
- {\r
- {\r
- (QNC_SMM_GENERIC_REGISTER) QNCSmmCoreRegister,\r
- (QNC_SMM_GENERIC_UNREGISTER) QNCSmmCoreUnRegister\r
- }\r
- }\r
- },\r
- {\r
- PROTOCOL_SIGNATURE,\r
- PeriodicTimerType,\r
- &gEfiSmmPeriodicTimerDispatch2ProtocolGuid,\r
- {\r
- {\r
- (QNC_SMM_GENERIC_REGISTER) QNCSmmCoreRegister,\r
- (QNC_SMM_GENERIC_UNREGISTER) QNCSmmCoreUnRegister,\r
- (UINTN) QNCSmmPeriodicTimerDispatchGetNextShorterInterval\r
- }\r
- }\r
- },\r
- }\r
-};\r
-\r
-CONTEXT_FUNCTIONS mContextFunctions[NUM_PROTOCOLS] = {\r
- {\r
- SxGetContext,\r
- SxCmpContext,\r
- NULL\r
- },\r
- {\r
- SwGetContext,\r
- SwCmpContext,\r
- SwGetBuffer\r
- },\r
- {\r
- NULL,\r
- NULL,\r
- NULL\r
- },\r
- {\r
- NULL,\r
- NULL,\r
- NULL\r
- },\r
- {\r
- NULL,\r
- NULL,\r
- NULL\r
- },\r
- {\r
- PeriodicTimerGetContext,\r
- PeriodicTimerCmpContext,\r
- PeriodicTimerGetBuffer,\r
- },\r
-};\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// PROTOTYPES\r
-//\r
-// Functions use only in this file\r
-//\r
-EFI_STATUS\r
-QNCSmmCoreDispatcher (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *Context, OPTIONAL\r
- IN OUT VOID *CommBuffer, OPTIONAL\r
- IN OUT UINTN *CommBufferSize OPTIONAL\r
- );\r
-\r
-\r
-UINTN\r
-DevicePathSize (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath\r
- );\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// FUNCTIONS\r
-//\r
-// Driver entry point\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeQNCSmmDispatcher (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initializes the QNC SMM Dispatcher\r
-\r
-Arguments:\r
-\r
- ImageHandle - Pointer to the loaded image protocol for this driver\r
- SystemTable - Pointer to the EFI System Table\r
-\r
-Returns:\r
- Status - EFI_SUCCESS\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- QNCSmmPublishDispatchProtocols ();\r
-\r
- //\r
- // Register a callback function to handle subsequent SMIs. This callback\r
- // will be called by SmmCoreDispatcher.\r
- //\r
- Status = gSmst->SmiHandlerRegister (QNCSmmCoreDispatcher, NULL, &mPrivateData.SmiHandle);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Initialize Callback DataBase\r
- //\r
- InitializeListHead (&mPrivateData.CallbackDataBase);\r
-\r
- //\r
- // Enable SMIs on the QNC now that we have a callback\r
- //\r
- QNCSmmInitHardware ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-SaveState (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Save Index registers to avoid corrupting the foreground environment\r
-\r
-Arguments:\r
- None\r
-\r
-Returns:\r
- Status - EFI_SUCCESS\r
-\r
---*/\r
-{\r
- mPciAddress = IoRead32 (EFI_PCI_ADDRESS_PORT);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-RestoreState (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Restore Index registers to avoid corrupting the foreground environment\r
-\r
-Arguments:\r
- None\r
-\r
-Returns:\r
- Status - EFI_SUCCESS\r
-\r
---*/\r
-{\r
- IoWrite32 (EFI_PCI_ADDRESS_PORT, mPciAddress);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-SmiInputValueDuplicateCheck (\r
- UINTN FedSwSmiInputValue\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Check the Fed SwSmiInputValue to see if there is a duplicated one in the database\r
-\r
-Arguments:\r
- None\r
-\r
-Returns:\r
- Status - EFI_SUCCESS, EFI_INVALID_PARAMETER\r
-\r
---*/\r
-// GC_TODO: FedSwSmiInputValue - add argument and description to function comment\r
-{\r
-\r
- DATABASE_RECORD *RecordInDb;\r
- LIST_ENTRY *LinkInDb;\r
-\r
- LinkInDb = GetFirstNode (&mPrivateData.CallbackDataBase);\r
- while (!IsNull (&mPrivateData.CallbackDataBase, LinkInDb)) {\r
- RecordInDb = DATABASE_RECORD_FROM_LINK (LinkInDb);\r
-\r
- if (RecordInDb->ProtocolType == SwType) {\r
- if (RecordInDb->ChildContext.Sw.SwSmiInputValue == FedSwSmiInputValue) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- LinkInDb = GetNextNode (&mPrivateData.CallbackDataBase, &RecordInDb->Link);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-QNCSmmCoreRegister (\r
- IN QNC_SMM_GENERIC_PROTOCOL *This,\r
- IN EFI_SMM_HANDLER_ENTRY_POINT2 DispatchFunction,\r
- IN QNC_SMM_CONTEXT *RegisterContext,\r
- OUT EFI_HANDLE *DispatchHandle\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
---*/\r
-// GC_TODO: This - add argument and description to function comment\r
-// GC_TODO: DispatchFunction - add argument and description to function comment\r
-// GC_TODO: RegisterContext - add argument and description to function comment\r
-// GC_TODO: DispatchHandle - add argument and description to function comment\r
-// GC_TODO: EFI_OUT_OF_RESOURCES - add return value to function comment\r
-// GC_TODO: EFI_INVALID_PARAMETER - add return value to function comment\r
-// GC_TODO: EFI_SUCCESS - add return value to function comment\r
-// GC_TODO: EFI_INVALID_PARAMETER - add return value to function comment\r
-{\r
- EFI_STATUS Status;\r
- DATABASE_RECORD *Record;\r
- QNC_SMM_QUALIFIED_PROTOCOL *Qualified;\r
- INTN Index;\r
-\r
- //\r
- // Check for invalid parameter\r
- //\r
- if (This == NULL || RegisterContext == NULL || DispatchHandle == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Create database record and add to database\r
- //\r
- Record = (DATABASE_RECORD *) AllocateZeroPool (sizeof (DATABASE_RECORD));\r
- if (Record == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- //\r
- // Gather information about the registration request\r
- //\r
- Record->Callback = DispatchFunction;\r
- Record->CallbackContext = RegisterContext;\r
- CopyMem (&Record->ChildContext, RegisterContext, sizeof (QNC_SMM_CONTEXT));\r
-\r
- Qualified = QUALIFIED_PROTOCOL_FROM_GENERIC (This);\r
-\r
- Record->ProtocolType = Qualified->Type;\r
-\r
- CopyMem (&Record->ContextFunctions, &mContextFunctions[Qualified->Type], sizeof (Record->ContextFunctions));\r
- //\r
- // Perform linked list housekeeping\r
- //\r
- Record->Signature = DATABASE_RECORD_SIGNATURE;\r
-\r
- switch (Qualified->Type) {\r
- //\r
- // By the end of this switch statement, we'll know the\r
- // source description the child is registering for\r
- //\r
- case SxType:\r
- //\r
- // Check the validity of Context Type and Phase\r
- //\r
- if ((Record->ChildContext.Sx.Type < SxS0) ||\r
- (Record->ChildContext.Sx.Type >= EfiMaximumSleepType) ||\r
- (Record->ChildContext.Sx.Phase < SxEntry) ||\r
- (Record->ChildContext.Sx.Phase >= EfiMaximumPhase)\r
- ) {\r
- goto Error;\r
- }\r
-\r
- InsertTailList (&mPrivateData.CallbackDataBase, &Record->Link);\r
- CopyMem (&Record->SrcDesc, &SX_SOURCE_DESC, sizeof (Record->SrcDesc));\r
- //\r
- // use default clear source function\r
- //\r
- break;\r
-\r
- case SwType:\r
- if (RegisterContext->Sw.SwSmiInputValue == (UINTN)-1) {\r
- //\r
- // If SwSmiInputValue is set to (UINTN) -1 then a unique value will be assigned and returned in the structure.\r
- //\r
- Status = EFI_NOT_FOUND;\r
- for (Index = 1; Index < MAXIMUM_SWI_VALUE; Index++) {\r
- Status = SmiInputValueDuplicateCheck (Index);\r
- if (!EFI_ERROR (Status)) {\r
- RegisterContext->Sw.SwSmiInputValue = Index;\r
- break;\r
- }\r
- }\r
- if (RegisterContext->Sw.SwSmiInputValue == (UINTN)-1) {\r
- Status = gSmst->SmmFreePool (Record);\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- //\r
- // Update ChildContext again as SwSmiInputValue has been changed\r
- //\r
- CopyMem (&Record->ChildContext, RegisterContext, sizeof (QNC_SMM_CONTEXT));\r
- }\r
-\r
- //\r
- // Check the validity of Context Value\r
- //\r
- if (Record->ChildContext.Sw.SwSmiInputValue > MAXIMUM_SWI_VALUE) {\r
- goto Error;\r
- }\r
-\r
- if (EFI_ERROR (SmiInputValueDuplicateCheck (Record->ChildContext.Sw.SwSmiInputValue))) {\r
- goto Error;\r
- }\r
-\r
- InsertTailList (&mPrivateData.CallbackDataBase, &Record->Link);\r
- CopyMem (&Record->SrcDesc, &SW_SOURCE_DESC, sizeof (Record->SrcDesc));\r
- Record->BufferSize = sizeof (EFI_SMM_SW_REGISTER_CONTEXT);\r
- //\r
- // use default clear source function\r
- //\r
- break;\r
-\r
- case GpiType:\r
-\r
- InsertTailList (&mPrivateData.CallbackDataBase, &Record->Link);\r
- CopyMem (&Record->SrcDesc, &GPI_SOURCE_DESC, sizeof (Record->SrcDesc));\r
- //\r
- // use default clear source function\r
- //\r
- break;\r
-\r
- case QNCnType:\r
- //\r
- // Check the validity of Context Type\r
- //\r
- if ((Record->ChildContext.QNCn.Type < IchnMch) || (Record->ChildContext.QNCn.Type >= NUM_ICHN_TYPES)) {\r
- goto Error;\r
- }\r
-\r
- InsertTailList (&mPrivateData.CallbackDataBase, &Record->Link);\r
- CopyMem (&Record->SrcDesc, &QNCN_SOURCE_DESCS[Record->ChildContext.QNCn.Type], sizeof (Record->SrcDesc));\r
- Record->ClearSource = QNCSmmQNCnClearSource;\r
- break;\r
-\r
- case PeriodicTimerType:\r
-\r
- Status = MapPeriodicTimerToSrcDesc (RegisterContext, &(Record->SrcDesc));\r
- if (EFI_ERROR (Status)) {\r
- goto Error;\r
- }\r
-\r
- InsertTailList (&mPrivateData.CallbackDataBase, &Record->Link);\r
- Record->BufferSize = sizeof (EFI_SMM_PERIODIC_TIMER_CONTEXT);\r
- Record->ClearSource = QNCSmmPeriodicTimerClearSource;\r
- break;\r
-\r
- default:\r
- goto Error;\r
- break;\r
- };\r
-\r
- if (Record->ClearSource == NULL) {\r
- //\r
- // Clear the SMI associated w/ the source using the default function\r
- //\r
- QNCSmmClearSource (&Record->SrcDesc);\r
- } else {\r
- //\r
- // This source requires special handling to clear\r
- //\r
- Record->ClearSource (&Record->SrcDesc);\r
- }\r
-\r
- QNCSmmEnableSource (&Record->SrcDesc);\r
-\r
- //\r
- // Child's handle will be the address linked list link in the record\r
- //\r
- *DispatchHandle = (EFI_HANDLE) (&Record->Link);\r
-\r
- return EFI_SUCCESS;\r
-\r
-Error:\r
- FreePool (Record);\r
- //\r
- // DEBUG((EFI_D_ERROR,"Free pool status %d\n", Status ));\r
- //\r
- return EFI_INVALID_PARAMETER;\r
-}\r
-\r
-EFI_STATUS\r
-QNCSmmCoreUnRegister (\r
- IN QNC_SMM_GENERIC_PROTOCOL *This,\r
- IN EFI_HANDLE DispatchHandle\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
-Arguments:\r
-\r
-Returns:\r
-\r
---*/\r
-// GC_TODO: This - add argument and description to function comment\r
-// GC_TODO: DispatchHandle - add argument and description to function comment\r
-// GC_TODO: EFI_INVALID_PARAMETER - add return value to function comment\r
-// GC_TODO: EFI_INVALID_PARAMETER - add return value to function comment\r
-// GC_TODO: EFI_SUCCESS - add return value to function comment\r
-{\r
- BOOLEAN SafeToDisable;\r
- DATABASE_RECORD *RecordToDelete;\r
- DATABASE_RECORD *RecordInDb;\r
- LIST_ENTRY *LinkInDb;\r
-\r
- if (DispatchHandle == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (BASE_CR (DispatchHandle, DATABASE_RECORD, Link)->Signature != DATABASE_RECORD_SIGNATURE) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- RecordToDelete = DATABASE_RECORD_FROM_LINK (DispatchHandle);\r
-\r
- RemoveEntryList (&RecordToDelete->Link);\r
- RecordToDelete->Signature = 0;\r
-\r
- //\r
- // See if we can disable the source, reserved for future use since this might\r
- // not be the only criteria to disable\r
- //\r
- SafeToDisable = TRUE;\r
- LinkInDb = GetFirstNode (&mPrivateData.CallbackDataBase);\r
- while(!IsNull (&mPrivateData.CallbackDataBase, LinkInDb)) {\r
- RecordInDb = DATABASE_RECORD_FROM_LINK (LinkInDb);\r
- if (CompareEnables (&RecordToDelete->SrcDesc, &RecordInDb->SrcDesc)) {\r
- SafeToDisable = FALSE;\r
- break;\r
- }\r
- LinkInDb = GetNextNode (&mPrivateData.CallbackDataBase, &RecordInDb->Link);\r
- }\r
- if (SafeToDisable) {\r
- QNCSmmDisableSource( &RecordToDelete->SrcDesc );\r
-}\r
-\r
- FreePool (RecordToDelete);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function is the main entry point for an SMM handler dispatch\r
- or communicate-based callback.\r
-\r
- @param DispatchHandle The unique handle assigned to this handler by SmiHandlerRegister().\r
- @param RegisterContext Points to an optional handler context which was specified when the handler was registered.\r
- @param CommBuffer A pointer to a collection of data in memory that will\r
- be conveyed from a non-SMM environment into an SMM environment.\r
- @param CommBufferSize The size of the CommBuffer.\r
-\r
- @return Status Code\r
-\r
-**/\r
-EFI_STATUS\r
-QNCSmmCoreDispatcher (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN CONST VOID *RegisterContext,\r
- IN OUT VOID *CommBuffer,\r
- IN OUT UINTN *CommBufferSize\r
- )\r
-{\r
- //\r
- // Used to prevent infinite loops\r
- //\r
- UINTN EscapeCount;\r
-\r
- BOOLEAN ContextsMatch;\r
- BOOLEAN ResetListSearch;\r
- BOOLEAN EosSet;\r
- BOOLEAN SxChildWasDispatched;\r
- BOOLEAN ChildWasDispatched;\r
-\r
- DATABASE_RECORD *RecordInDb;\r
- DATABASE_RECORD ActiveRecordInDb;\r
- LIST_ENTRY *LinkInDb;\r
- DATABASE_RECORD *RecordToExhaust;\r
- LIST_ENTRY *LinkToExhaust;\r
-\r
- QNC_SMM_CONTEXT Context;\r
- VOID *CommunicationBuffer;\r
- UINTN BufferSize;\r
-\r
- EFI_STATUS Status;\r
- UINT32 NewValue;\r
-\r
- QNC_SMM_SOURCE_DESC ActiveSource = NULL_SOURCE_DESC_INITIALIZER;\r
-\r
- EscapeCount = 100;\r
- ContextsMatch = FALSE;\r
- ResetListSearch = FALSE;\r
- EosSet = FALSE;\r
- SxChildWasDispatched = FALSE;\r
- Status = EFI_WARN_INTERRUPT_SOURCE_PENDING;\r
- ChildWasDispatched = FALSE;\r
-\r
- //\r
- // Mark all child handlers as not processed\r
- //\r
- LinkInDb = GetFirstNode (&mPrivateData.CallbackDataBase);\r
- while (!IsNull (&mPrivateData.CallbackDataBase, LinkInDb)) {\r
- RecordInDb = DATABASE_RECORD_FROM_LINK (LinkInDb);\r
- RecordInDb->Processed = FALSE;\r
- LinkInDb = GetNextNode (&mPrivateData.CallbackDataBase, LinkInDb);\r
- }\r
-\r
- //\r
- // Preserve Index registers\r
- //\r
- SaveState ();\r
-\r
- if (!IsListEmpty (&mPrivateData.CallbackDataBase)) {\r
- //\r
- // We have children registered w/ us -- continue\r
- //\r
- while ((!EosSet) && (EscapeCount > 0)) {\r
- EscapeCount--;\r
-\r
- //\r
- // Reset this flag in order to be able to process multiple SMI Sources in one loop.\r
- //\r
- ResetListSearch = FALSE;\r
-\r
- LinkInDb = GetFirstNode (&mPrivateData.CallbackDataBase);\r
-\r
- while ((!IsNull (&mPrivateData.CallbackDataBase, LinkInDb)) && (ResetListSearch == FALSE)) {\r
- RecordInDb = DATABASE_RECORD_FROM_LINK (LinkInDb);\r
- //\r
- // Make a copy of the record that contains an active SMI source,\r
- // because un-register maybe invoked in callback function and\r
- // RecordInDb maybe released\r
- //\r
- CopyMem (&ActiveRecordInDb, RecordInDb, sizeof (ActiveRecordInDb));\r
-\r
- //\r
- // look for the first active source\r
- //\r
- if (!SourceIsActive (&RecordInDb->SrcDesc)) {\r
- //\r
- // Didn't find the source yet, keep looking\r
- //\r
- LinkInDb = GetNextNode (&mPrivateData.CallbackDataBase, &RecordInDb->Link);\r
-\r
- } else {\r
- //\r
- // We found a source. If this is a sleep type, we have to go to\r
- // appropriate sleep state anyway.No matter there is sleep child or not\r
- //\r
- if (RecordInDb->ProtocolType == SxType) {\r
- SxChildWasDispatched = TRUE;\r
- }\r
- //\r
- // "cache" the source description and don't query I/O anymore\r
- //\r
- CopyMem (&ActiveSource, &RecordInDb->SrcDesc, sizeof (ActiveSource));\r
- LinkToExhaust = LinkInDb;\r
-\r
- //\r
- // exhaust the rest of the queue looking for the same source\r
- //\r
- while (!IsNull (&mPrivateData.CallbackDataBase, LinkToExhaust)) {\r
- RecordToExhaust = DATABASE_RECORD_FROM_LINK (LinkToExhaust);\r
- LinkToExhaust = GetNextNode (&mPrivateData.CallbackDataBase, LinkToExhaust);\r
- if (RecordToExhaust->Processed) {\r
- //\r
- // Record has already been processed. Continue with next child handler.\r
- //\r
- continue;\r
- }\r
-\r
- if (CompareSources (&RecordToExhaust->SrcDesc, &ActiveSource)) {\r
- //\r
- // These source descriptions are equal, so this callback should be\r
- // dispatched.\r
- //\r
- if (RecordToExhaust->ContextFunctions.GetContext != NULL) {\r
- //\r
- // This child requires that we get a calling context from\r
- // hardware and compare that context to the one supplied\r
- // by the child.\r
- //\r
- ASSERT (RecordToExhaust->ContextFunctions.CmpContext != NULL);\r
-\r
- //\r
- // Make sure contexts match before dispatching event to child\r
- //\r
- RecordToExhaust->ContextFunctions.GetContext (RecordToExhaust, &Context);\r
- ContextsMatch = RecordToExhaust->ContextFunctions.CmpContext (&Context, &RecordToExhaust->ChildContext);\r
-\r
- } else {\r
- //\r
- // This child doesn't require any more calling context beyond what\r
- // it supplied in registration. Simply pass back what it gave us.\r
- //\r
- ASSERT (RecordToExhaust->Callback != NULL);\r
- ContextsMatch = TRUE;\r
- }\r
-\r
- //\r
- // Mark this child handler so it will not be processed again\r
- //\r
- RecordToExhaust->Processed = TRUE;\r
-\r
- if (ContextsMatch) {\r
-\r
- if (RecordToExhaust->BufferSize != 0) {\r
- ASSERT (RecordToExhaust->ContextFunctions.GetBuffer != NULL);\r
-\r
- RecordToExhaust->ContextFunctions.GetBuffer (RecordToExhaust);\r
-\r
- CommunicationBuffer = &RecordToExhaust->CommBuffer;\r
- BufferSize = RecordToExhaust->BufferSize;\r
- } else {\r
- CommunicationBuffer = NULL;\r
- BufferSize = 0;\r
- }\r
-\r
- ASSERT (RecordToExhaust->Callback != NULL);\r
-\r
- RecordToExhaust->Callback (\r
- (EFI_HANDLE) & RecordToExhaust->Link,\r
- RecordToExhaust->CallbackContext,\r
- CommunicationBuffer,\r
- &BufferSize\r
- );\r
-\r
- ChildWasDispatched = TRUE;\r
- if (RecordToExhaust->ProtocolType == SxType) {\r
- SxChildWasDispatched = TRUE;\r
- }\r
- }\r
- //\r
- // Can not use RecordInDb after this point because Callback may have unregistered RecordInDb\r
- // Restart processing of SMI handlers from the begining of the linked list because the\r
- // state of the linked listed may have been modified due to unregister actions in the Callback.\r
- //\r
- LinkToExhaust = GetFirstNode (&mPrivateData.CallbackDataBase);\r
- }\r
- }\r
-\r
- if (ActiveRecordInDb.ClearSource == NULL) {\r
- //\r
- // Clear the SMI associated w/ the source using the default function\r
- //\r
- QNCSmmClearSource (&ActiveSource);\r
- } else {\r
- //\r
- // This source requires special handling to clear\r
- //\r
- ActiveRecordInDb.ClearSource (&ActiveSource);\r
- }\r
-\r
- if (ChildWasDispatched) {\r
- //\r
- // The interrupt was handled and quiesced\r
- //\r
- Status = EFI_SUCCESS;\r
- } else {\r
- //\r
- // The interrupt was not handled but quiesced\r
- //\r
- Status = EFI_WARN_INTERRUPT_SOURCE_QUIESCED;\r
- }\r
-\r
- //\r
- // Queue is empty, reset the search\r
- //\r
- ResetListSearch = TRUE;\r
-\r
- }\r
- }\r
- EosSet = QNCSmmSetAndCheckEos ();\r
- }\r
- }\r
- //\r
- // If you arrive here, there are two possible reasons:\r
- // (1) you've got problems with clearing the SMI status bits in the\r
- // ACPI table. If you don't properly clear the SMI bits, then you won't be able to set the\r
- // EOS bit. If this happens too many times, the loop exits.\r
- // (2) there was a SMM communicate for callback messages that was received prior\r
- // to this driver.\r
- // If there is an asynchronous SMI that occurs while processing the Callback, let\r
- // all of the drivers (including this one) have an opportunity to scan for the SMI\r
- // and handle it.\r
- // If not, we don't want to exit and have the foreground app. clear EOS without letting\r
- // these other sources get serviced.\r
- //\r
- ASSERT (EscapeCount > 0);\r
-\r
- //\r
- // Restore Index registers\r
- //\r
- RestoreState ();\r
-\r
- if (SxChildWasDispatched) {\r
- //\r
- // A child of the SmmSxDispatch protocol was dispatched during this call;\r
- // put the system to sleep.\r
- //\r
- QNCSmmSxGoToSleep ();\r
- }\r
-\r
- //\r
- // Ensure that SMI signal pin indicator is clear at the end of SMM handling.\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QUARK_NC_HOST_BRIDGE_HLEGACY_REG);\r
- NewValue &= ~(HLEGACY_SMI_PIN_VALUE);\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QUARK_NC_HOST_BRIDGE_HLEGACY_REG, NewValue);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for QuarkNcSocId SmmDispatcher module.\r
-#\r
-# This driver is responsible for the registration of child drivers\r
-# and the abstraction of the ICH SMI sources.\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = QNCSmmDispatcher\r
- FILE_GUID = 2480271C-09C6-4f36-AD75-5E1390BD9929\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
- ENTRY_POINT = InitializeQNCSmmDispatcher\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- QNC/QNCSmmPeriodicTimer.c\r
- QNC/QNCSmmQncn.c\r
- QNC/QNCSmmSx.c\r
- QNC/QNCSmmSw.c\r
- QNC/QNCSmmGpi.c\r
- QNC/QNCSmmHelpers.c\r
- QNCSmmHelpers.c\r
- QNCSmmCore.c\r
- QNCSmmHelpers.h\r
- QNCxSmmHelpers.h\r
- QNCSmmRegisters.h\r
- QNCSmm.h\r
- CommonHeader.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- SmmServicesTableLib\r
- UefiBootServicesTableLib\r
- DxeServicesTableLib\r
- MemoryAllocationLib\r
- PciLib\r
- PcdLib\r
- BaseMemoryLib\r
- DebugLib\r
- BaseLib\r
- IoLib\r
- DevicePathLib\r
- S3IoLib\r
- QNCAccessLib\r
-\r
-[Protocols]\r
- gEfiSmmCpuProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiSmmReadyToLockProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiSmmPeriodicTimerDispatch2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiSmmPowerButtonDispatch2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiSmmIchnDispatch2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiSmmGpiDispatch2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiSmmSwDispatch2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiSmmSxDispatch2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiSmmUsbDispatch2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiSmmIoTrapDispatch2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPm1blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGpe0blkIoBaseAddress\r
-\r
-[Depex]\r
- gEfiSmmCpuProtocolGuid AND gEfiPciRootBridgeIoProtocolGuid\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmm.h"\r
-#include "QNCSmmHelpers.h"\r
-\r
-//\r
-// #define BIT_ZERO 0x00000001\r
-//\r
-CONST UINT32 BIT_ZERO = 0x00000001;\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// SUPPORT / HELPER FUNCTIONS (QNC version-independent)\r
-//\r
-BOOLEAN\r
-CompareEnables (\r
- CONST IN QNC_SMM_SOURCE_DESC *Src1,\r
- CONST IN QNC_SMM_SOURCE_DESC *Src2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Src1 - GC_TODO: add argument description\r
- Src2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-{\r
- BOOLEAN IsEqual;\r
- UINTN loopvar;\r
-\r
- IsEqual = TRUE;\r
- for (loopvar = 0; loopvar < NUM_EN_BITS; loopvar++) {\r
- //\r
- // It's okay to compare a NULL bit description to a non-NULL bit description.\r
- // They are unequal and these tests will generate the correct result.\r
- //\r
- if (Src1->En[loopvar].Bit != Src2->En[loopvar].Bit ||\r
- Src1->En[loopvar].Reg.Type != Src2->En[loopvar].Reg.Type ||\r
- Src1->En[loopvar].Reg.Data.raw != Src2->En[loopvar].Reg.Data.raw\r
- ) {\r
- IsEqual = FALSE;\r
- break;\r
- //\r
- // out of for loop\r
- //\r
- }\r
- }\r
-\r
- return IsEqual;\r
-}\r
-\r
-BOOLEAN\r
-CompareStatuses (\r
- CONST IN QNC_SMM_SOURCE_DESC *Src1,\r
- CONST IN QNC_SMM_SOURCE_DESC *Src2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Src1 - GC_TODO: add argument description\r
- Src2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-{\r
- BOOLEAN IsEqual;\r
- UINTN loopvar;\r
-\r
- IsEqual = TRUE;\r
-\r
- for (loopvar = 0; loopvar < NUM_STS_BITS; loopvar++) {\r
- //\r
- // It's okay to compare a NULL bit description to a non-NULL bit description.\r
- // They are unequal and these tests will generate the correct result.\r
- //\r
- if (Src1->Sts[loopvar].Bit != Src2->Sts[loopvar].Bit ||\r
- Src1->Sts[loopvar].Reg.Type != Src2->Sts[loopvar].Reg.Type ||\r
- Src1->Sts[loopvar].Reg.Data.raw != Src2->Sts[loopvar].Reg.Data.raw\r
- ) {\r
- IsEqual = FALSE;\r
- break;\r
- //\r
- // out of for loop\r
- //\r
- }\r
- }\r
-\r
- return IsEqual;\r
-}\r
-\r
-BOOLEAN\r
-CompareSources (\r
- CONST IN QNC_SMM_SOURCE_DESC *Src1,\r
- CONST IN QNC_SMM_SOURCE_DESC *Src2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Src1 - GC_TODO: add argument description\r
- Src2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-{\r
- return (BOOLEAN) (CompareEnables (Src1, Src2) && CompareStatuses (Src1, Src2));\r
-}\r
-\r
-BOOLEAN\r
-SourceIsActive (\r
- CONST IN QNC_SMM_SOURCE_DESC *Src\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Src - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-{\r
- BOOLEAN IsActive;\r
- UINTN loopvar;\r
-\r
- BOOLEAN SciEn;\r
-\r
- IsActive = TRUE;\r
-\r
- SciEn = QNCSmmGetSciEn ();\r
-\r
- if ((Src->Flags & QNC_SMM_SCI_EN_DEPENDENT) && (SciEn)) {\r
- //\r
- // This source is dependent on SciEn, and SciEn == 1. An ACPI OS is present,\r
- // so we shouldn't do anything w/ this source until SciEn == 0.\r
- //\r
- IsActive = FALSE;\r
-\r
- } else {\r
- //\r
- // Read each bit desc from hardware and make sure it's a one\r
- //\r
- for (loopvar = 0; loopvar < NUM_EN_BITS; loopvar++) {\r
-\r
- if (!IS_BIT_DESC_NULL (Src->En[loopvar])) {\r
-\r
- if (ReadBitDesc (&Src->En[loopvar]) == 0) {\r
- IsActive = FALSE;\r
- break;\r
- //\r
- // out of for loop\r
- //\r
- }\r
-\r
- }\r
- }\r
-\r
- if (IsActive) {\r
- //\r
- // Read each bit desc from hardware and make sure it's a one\r
- //\r
- for (loopvar = 0; loopvar < NUM_STS_BITS; loopvar++) {\r
-\r
- if (!IS_BIT_DESC_NULL (Src->Sts[loopvar])) {\r
-\r
- if (ReadBitDesc (&Src->Sts[loopvar]) == 0) {\r
- IsActive = FALSE;\r
- break;\r
- //\r
- // out of for loop\r
- //\r
- }\r
-\r
- }\r
- }\r
- }\r
- }\r
-\r
- return IsActive;\r
-}\r
-\r
-VOID\r
-QNCSmmEnableSource (\r
- CONST QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-{\r
- UINTN loopvar;\r
-\r
- //\r
- // Set enables to 1 by writing a 1\r
- //\r
- for (loopvar = 0; loopvar < NUM_EN_BITS; loopvar++) {\r
- if (!IS_BIT_DESC_NULL (SrcDesc->En[loopvar])) {\r
- WriteBitDesc (&SrcDesc->En[loopvar], 1);\r
- }\r
- }\r
-\r
- QNCSmmClearSource (SrcDesc);\r
-\r
-}\r
-\r
-VOID\r
-QNCSmmDisableSource (\r
- CONST QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-{\r
- UINTN loopvar;\r
-\r
- for (loopvar = 0; loopvar < NUM_EN_BITS; loopvar++) {\r
- if (!IS_BIT_DESC_NULL (SrcDesc->En[loopvar])) {\r
- WriteBitDesc (&SrcDesc->En[loopvar], 0);\r
- }\r
- }\r
-}\r
-\r
-VOID\r
-QNCSmmClearSource (\r
- CONST QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-{\r
- UINTN loopvar;\r
- BOOLEAN ValueToWrite;\r
-\r
- ValueToWrite =\r
- ((SrcDesc->Flags & QNC_SMM_CLEAR_WITH_ZERO) == 0) ? TRUE : FALSE;\r
-\r
- for (loopvar = 0; loopvar < NUM_STS_BITS; loopvar++) {\r
- if (!IS_BIT_DESC_NULL (SrcDesc->Sts[loopvar])) {\r
- WriteBitDesc (&SrcDesc->Sts[loopvar], ValueToWrite);\r
- }\r
- }\r
-}\r
-\r
-VOID\r
-QNCSmmClearSourceAndBlock (\r
- CONST QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-// GC_TODO: function comment should start with '/*++'\r
-/*\r
- Sets the source to a 1 or 0 and then waits for it to clear.\r
- Be very careful when calling this function -- it will not\r
- ASSERT. An acceptable case to call the function is when\r
- waiting for the NEWCENTURY_STS bit to clear (which takes\r
- 3 RTCCLKs).\r
-*/\r
-// GC_TODO: function comment should end with '--*/'\r
-// GC_TODO: function comment is missing 'Routine Description:'\r
-// GC_TODO: function comment is missing 'Arguments:'\r
-// GC_TODO: function comment is missing 'Returns:'\r
-// GC_TODO: SrcDesc - add argument and description to function comment\r
-{\r
- UINTN loopvar;\r
- BOOLEAN IsSet;\r
- BOOLEAN ValueToWrite;\r
-\r
- ValueToWrite =\r
- ((SrcDesc->Flags & QNC_SMM_CLEAR_WITH_ZERO) == 0) ? TRUE : FALSE;\r
-\r
- for (loopvar = 0; loopvar < NUM_STS_BITS; loopvar++) {\r
-\r
- if (!IS_BIT_DESC_NULL (SrcDesc->Sts[loopvar])) {\r
- //\r
- // Write the bit\r
- //\r
- WriteBitDesc (&SrcDesc->Sts[loopvar], ValueToWrite);\r
-\r
- //\r
- // Don't return until the bit actually clears.\r
- //\r
- IsSet = TRUE;\r
- while (IsSet) {\r
- IsSet = ReadBitDesc (&SrcDesc->Sts[loopvar]);\r
- //\r
- // IsSet will eventually clear -- or else we'll have\r
- // an infinite loop.\r
- //\r
- }\r
- }\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef QNC_SMM_HELPERS_H\r
-#define QNC_SMM_HELPERS_H\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmm.h"\r
-#include "QNCxSmmHelpers.h"\r
-\r
-//\r
-// /////////////////////////////////////////////////////////////////////////////\r
-// SUPPORT / HELPER FUNCTIONS (QNC version-independent)\r
-//\r
-VOID\r
-QNCSmmPublishDispatchProtocols (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-CompareEnables (\r
- CONST IN QNC_SMM_SOURCE_DESC *Src1,\r
- CONST IN QNC_SMM_SOURCE_DESC *Src2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Src1 - GC_TODO: add argument description\r
- Src2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-CompareStatuses (\r
- CONST IN QNC_SMM_SOURCE_DESC *Src1,\r
- CONST IN QNC_SMM_SOURCE_DESC *Src2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Src1 - GC_TODO: add argument description\r
- Src2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-CompareSources (\r
- CONST IN QNC_SMM_SOURCE_DESC *Src1,\r
- CONST IN QNC_SMM_SOURCE_DESC *Src2\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Src1 - GC_TODO: add argument description\r
- Src2 - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-SourceIsActive (\r
- CONST IN QNC_SMM_SOURCE_DESC *Src\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- Src - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-QNCSmmEnableSource (\r
- CONST QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-QNCSmmDisableSource (\r
- CONST QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-QNCSmmClearSource (\r
- CONST QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-QNCSmmClearSourceAndBlock (\r
- CONST QNC_SMM_SOURCE_DESC *SrcDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- SrcDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef QNC_SMM_REGISTERS_H\r
-#define QNC_SMM_REGISTERS_H\r
-#include "CommonHeader.h"\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef QNCX_SMM_HELPERS_H\r
-#define QNCX_SMM_HELPERS_H\r
-\r
-//\r
-// Include common header file for this module.\r
-//\r
-#include "CommonHeader.h"\r
-\r
-#include "QNCSmm.h"\r
-\r
-EFI_STATUS\r
-QNCSmmInitHardware (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-QNCSmmEnableGlobalSmiBit (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Enables the QNC to generate SMIs. Note that no SMIs will be generated\r
- if no SMI sources are enabled. Conversely, no enabled SMI source will\r
- generate SMIs if SMIs are not globally enabled. This is the main\r
- switchbox for SMI generation.\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS.\r
- Asserts, otherwise.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-QNCSmmClearSmi (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-QNCSmmSetAndCheckEos (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-QNCSmmGetSciEn (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-//\r
-// ///////////////////////////////////////////////////////////////////////////\r
-//\r
-// These may or may not need to change w/ the QNC version;\r
-// they're here because they're highly IA-32 dependent.\r
-//\r
-BOOLEAN\r
-ReadBitDesc (\r
- CONST QNC_SMM_BIT_DESC *BitDesc\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- BitDesc - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-WriteBitDesc (\r
- CONST QNC_SMM_BIT_DESC *BitDesc,\r
- CONST BOOLEAN ValueToWrite\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description\r
-\r
-Arguments:\r
-\r
- BitDesc - GC_TODO: add argument description\r
- ValueToWrite - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
---*/\r
-;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This is the driver that publishes the SMM Access Ppi\r
-instance for the Quark SOC.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include <PiPei.h>\r
-#include <Ppi/SmmAccess.h>\r
-#include <Guid/SmramMemoryReserve.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/QNCSmmLib.h>\r
-#include <QNCAccess.h>\r
-\r
-#define SMM_ACCESS_PRIVATE_DATA_FROM_THIS(a) \\r
- CR ( \\r
- a, \\r
- SMM_ACCESS_PRIVATE_DATA, \\r
- SmmAccess, \\r
- SMM_ACCESS_PRIVATE_DATA_SIGNATURE \\r
- )\r
-\r
-#define MAX_CPU_SOCKET 1\r
-#define MAX_SMRAM_RANGES 4\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_HANDLE Handle;\r
- PEI_SMM_ACCESS_PPI SmmAccess;\r
- UINTN NumberRegions;\r
- EFI_SMRAM_DESCRIPTOR SmramDesc[MAX_SMRAM_RANGES];\r
- UINT8 TsegSize;\r
- UINT8 MaxBusNumber;\r
- UINT8 SocketPopulated[MAX_CPU_SOCKET];\r
- UINT8 SocketBusNum[MAX_CPU_SOCKET];\r
-} SMM_ACCESS_PRIVATE_DATA;\r
-\r
-#define SMM_ACCESS_PRIVATE_DATA_SIGNATURE SIGNATURE_32 ('i', 's', 'm', 'a')\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Open (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_ACCESS_PPI *This,\r
- IN UINTN DescriptorIndex\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine accepts a request to "open" a region of SMRAM. The\r
- region could be legacy ABSEG, HSEG, or TSEG near top of physical memory.\r
- The use of "open" means that the memory is visible from all PEIM\r
- and SMM agents.\r
-\r
-Arguments:\r
-\r
- PeiServices - General purpose services available to every PEIM.\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Open.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The region was successfully opened.\r
- EFI_DEVICE_ERROR - The region could not be opened because locked by\r
- chipset.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-{\r
- SMM_ACCESS_PRIVATE_DATA *SmmAccess;\r
-\r
- SmmAccess = SMM_ACCESS_PRIVATE_DATA_FROM_THIS (This);\r
-\r
- if (DescriptorIndex >= SmmAccess->NumberRegions) {\r
- return EFI_INVALID_PARAMETER;\r
- } else if (SmmAccess->SmramDesc[DescriptorIndex].RegionState & EFI_SMRAM_LOCKED) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Open TSEG\r
- //\r
- if (!QNCOpenSmramRegion ()) {\r
- SmmAccess->SmramDesc[DescriptorIndex].RegionState |= EFI_SMRAM_LOCKED;\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- SmmAccess->SmramDesc[DescriptorIndex].RegionState &= ~(EFI_SMRAM_CLOSED | EFI_ALLOCATED);\r
- SmmAccess->SmramDesc[DescriptorIndex].RegionState |= EFI_SMRAM_OPEN;\r
- SmmAccess->SmmAccess.OpenState = TRUE;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Close (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_ACCESS_PPI *This,\r
- IN UINTN DescriptorIndex\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine accepts a request to "close" a region of SMRAM. This is valid for\r
- compatible SMRAM region.\r
-\r
-Arguments:\r
-\r
- PeiServices - General purpose services available to every PEIM.\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Close.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The region was successfully closed.\r
- EFI_DEVICE_ERROR - The region could not be closed because locked by\r
- chipset.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-{\r
- SMM_ACCESS_PRIVATE_DATA *SmmAccess;\r
- BOOLEAN OpenState;\r
- UINTN Index;\r
-\r
-\r
- SmmAccess = SMM_ACCESS_PRIVATE_DATA_FROM_THIS (This);\r
-\r
- if (DescriptorIndex >= SmmAccess->NumberRegions) {\r
- return EFI_INVALID_PARAMETER;\r
- } else if (SmmAccess->SmramDesc[DescriptorIndex].RegionState & EFI_SMRAM_LOCKED) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- if (SmmAccess->SmramDesc[DescriptorIndex].RegionState & EFI_SMRAM_CLOSED) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Close TSEG\r
- //\r
- if (!QNCCloseSmramRegion ()) {\r
- SmmAccess->SmramDesc[DescriptorIndex].RegionState |= EFI_SMRAM_LOCKED;\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- SmmAccess->SmramDesc[DescriptorIndex].RegionState &= ~EFI_SMRAM_OPEN;\r
- SmmAccess->SmramDesc[DescriptorIndex].RegionState |= (EFI_SMRAM_CLOSED | EFI_ALLOCATED);\r
-\r
- //\r
- // Find out if any regions are still open\r
- //\r
- OpenState = FALSE;\r
- for (Index = 0; Index < SmmAccess->NumberRegions; Index++) {\r
- if ((SmmAccess->SmramDesc[Index].RegionState & EFI_SMRAM_OPEN) == EFI_SMRAM_OPEN) {\r
- OpenState = TRUE;\r
- }\r
- }\r
-\r
- SmmAccess->SmmAccess.OpenState = OpenState;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Lock (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_ACCESS_PPI *This,\r
- IN UINTN DescriptorIndex\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine accepts a request to "lock" SMRAM. The\r
- region could be legacy AB or TSEG near top of physical memory.\r
- The use of "lock" means that the memory can no longer be opened\r
- to PEIM.\r
-\r
-Arguments:\r
-\r
- PeiServices - General purpose services available to every PEIM.\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Lock.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The region was successfully locked.\r
- EFI_DEVICE_ERROR - The region could not be locked because at least\r
- one range is still open.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-{\r
- SMM_ACCESS_PRIVATE_DATA *SmmAccess;\r
-\r
- SmmAccess = SMM_ACCESS_PRIVATE_DATA_FROM_THIS (This);\r
-\r
- if (DescriptorIndex >= SmmAccess->NumberRegions) {\r
- return EFI_INVALID_PARAMETER;\r
- } else if (SmmAccess->SmmAccess.OpenState) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- SmmAccess->SmramDesc[DescriptorIndex].RegionState |= EFI_SMRAM_LOCKED;\r
- SmmAccess->SmmAccess.LockState = TRUE;\r
-\r
- //\r
- // Lock TSEG\r
- //\r
- QNCLockSmramRegion ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetCapabilities (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_ACCESS_PPI *This,\r
- IN OUT UINTN *SmramMapSize,\r
- IN OUT EFI_SMRAM_DESCRIPTOR *SmramMap\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This routine services a user request to discover the SMRAM\r
- capabilities of this platform. This will report the possible\r
- ranges that are possible for SMRAM access, based upon the\r
- memory controller capabilities.\r
-\r
-Arguments:\r
-\r
- PeiServices - General purpose services available to every PEIM.\r
- This - Pointer to the SMRAM Access Interface.\r
- SmramMapSize - Pointer to the variable containing size of the\r
- buffer to contain the description information.\r
- SmramMap - Buffer containing the data describing the Smram\r
- region descriptors.\r
-Returns:\r
-\r
- EFI_BUFFER_TOO_SMALL - The user did not provide a sufficient buffer.\r
- EFI_SUCCESS - The user provided a sufficiently-sized buffer.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- SMM_ACCESS_PRIVATE_DATA *SmmAccess;\r
- UINTN BufferSize;\r
-\r
- SmmAccess = SMM_ACCESS_PRIVATE_DATA_FROM_THIS (This);\r
- BufferSize = SmmAccess->NumberRegions * sizeof (EFI_SMRAM_DESCRIPTOR);\r
-\r
- if (*SmramMapSize < BufferSize) {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- } else {\r
- CopyMem (SmramMap, SmmAccess->SmramDesc, *SmramMapSize);\r
- Status = EFI_SUCCESS;\r
- }\r
-\r
- *SmramMapSize = BufferSize;\r
-\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SmmAccessPeiEntryPoint (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This is the constructor for the SMM Access Ppi\r
-\r
-Arguments:\r
-\r
- FfsHeader - FfsHeader.\r
- PeiServices - General purpose services available to every PEIM.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - Protocol successfully started and installed.\r
- EFI_UNSUPPORTED - Protocol can't be started.\r
---*/\r
-{\r
-\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *DescriptorBlock;\r
- SMM_ACCESS_PRIVATE_DATA *SmmAccessPrivate;\r
- EFI_PEI_PPI_DESCRIPTOR *PpiList;\r
- EFI_HOB_GUID_TYPE *GuidHob;\r
-\r
- //\r
- // Initialize private data\r
- //\r
- SmmAccessPrivate = AllocatePool (sizeof(*SmmAccessPrivate));\r
- ASSERT(SmmAccessPrivate);\r
-\r
- PpiList = AllocatePool (sizeof(*PpiList));\r
- ASSERT (PpiList);\r
-\r
- //\r
- // Build SMM related information\r
- //\r
- SmmAccessPrivate->Signature = SMM_ACCESS_PRIVATE_DATA_SIGNATURE;\r
-\r
- //\r
- // Get Hob list\r
- //\r
- GuidHob = GetFirstGuidHob (&gEfiSmmPeiSmramMemoryReserveGuid);\r
- DescriptorBlock = GET_GUID_HOB_DATA (GuidHob);\r
- ASSERT (DescriptorBlock);\r
-\r
- // Get CPU Max bus number\r
-\r
- SmmAccessPrivate->MaxBusNumber = PCI_BUS_NUMBER_QNC;\r
- for (Index = 0; Index < MAX_CPU_SOCKET; Index++) {\r
- SmmAccessPrivate->SocketPopulated[Index] = TRUE;\r
- SmmAccessPrivate->SocketBusNum[Index] = PCI_BUS_NUMBER_QNC;\r
- }\r
-\r
- //\r
- // Use the hob to publish SMRAM capabilities\r
- //\r
- ASSERT (DescriptorBlock->NumberOfSmmReservedRegions <= MAX_SMRAM_RANGES);\r
- for (Index = 0; Index < DescriptorBlock->NumberOfSmmReservedRegions; Index++) {\r
- SmmAccessPrivate->SmramDesc[Index].PhysicalStart = DescriptorBlock->Descriptor[Index].PhysicalStart;\r
- SmmAccessPrivate->SmramDesc[Index].CpuStart = DescriptorBlock->Descriptor[Index].CpuStart;\r
- SmmAccessPrivate->SmramDesc[Index].PhysicalSize = DescriptorBlock->Descriptor[Index].PhysicalSize;\r
- SmmAccessPrivate->SmramDesc[Index].RegionState = DescriptorBlock->Descriptor[Index].RegionState;\r
- }\r
-\r
- SmmAccessPrivate->NumberRegions = Index;\r
- SmmAccessPrivate->SmmAccess.Open = Open;\r
- SmmAccessPrivate->SmmAccess.Close = Close;\r
- SmmAccessPrivate->SmmAccess.Lock = Lock;\r
- SmmAccessPrivate->SmmAccess.GetCapabilities = GetCapabilities;\r
- SmmAccessPrivate->SmmAccess.LockState = FALSE;\r
- SmmAccessPrivate->SmmAccess.OpenState = FALSE;\r
-\r
- PpiList->Flags = (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST);\r
- PpiList->Guid = &gPeiSmmAccessPpiGuid;\r
- PpiList->Ppi = &SmmAccessPrivate->SmmAccess;\r
-\r
- Status = (**PeiServices).InstallPpi (PeiServices, PpiList);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- DEBUG (\r
- (EFI_D_INFO, "SMM Base:Size %08X:%08X\n",\r
- (UINTN)(SmmAccessPrivate->SmramDesc[SmmAccessPrivate->NumberRegions-1].PhysicalStart),\r
- (UINTN)(SmmAccessPrivate->SmramDesc[SmmAccessPrivate->NumberRegions-1].PhysicalSize)\r
- ));\r
-\r
- SmmAccessPrivate->TsegSize = (UINT8)(SmmAccessPrivate->SmramDesc[SmmAccessPrivate->NumberRegions-1].PhysicalSize);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-## @file\r
-# Component description file for SmmAccessPei module\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
-INF_VERSION = 0x00010005\r
-BASE_NAME = SmmAccessPei\r
-FILE_GUID = B4E0CDFC-30CD-4b29-A445-B0AA95A532E4\r
-MODULE_TYPE = PEIM\r
-VERSION_STRING = 1.0\r
-ENTRY_POINT = SmmAccessPeiEntryPoint\r
-\r
-[Sources]\r
- SmmAccessPei.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- PeimEntryPoint\r
- BaseMemoryLib\r
- MemoryAllocationLib\r
- DebugLib\r
- HobLib\r
- PeiServicesLib\r
- PciLib\r
- SmmLib\r
-\r
-[Guids]\r
- gEfiSmmPeiSmramMemoryReserveGuid # ALWAYS_CONSUMED\r
-\r
-[Ppis]\r
- gPeiSmmAccessPpiGuid # ALWAYS_PRODUCED\r
- gEfiPeiMemoryDiscoveredPpiGuid # ALWAYS_CONSUMED\r
-\r
-[Depex]\r
- gEfiPeiMemoryDiscoveredPpiGuid\r
+++ /dev/null
-/** @file\r
-This module provides an implementation of the SMM Control PPI for use with\r
-the QNC.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Ppi/SmmControl.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-\r
-#include <IntelQNCPeim.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Uefi/UefiBaseType.h>\r
-\r
-/**\r
- Generates an SMI using the parameters passed in.\r
-\r
- @param PeiServices Describes the list of possible PEI Services.\r
- @param This A pointer to an instance of\r
- EFI_SMM_CONTROL_PPI\r
- @param ArgumentBuffer The argument buffer\r
- @param ArgumentBufferSize The size of the argument buffer\r
- @param Periodic TRUE to indicate a periodical SMI\r
- @param ActivationInterval Interval of the periodical SMI\r
-\r
- @retval EFI_INVALID_PARAMETER Periodic is TRUE or ArgumentBufferSize > 1\r
- @retval EFI_SUCCESS SMI generated\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeiActivate (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_CONTROL_PPI *This,\r
- IN OUT INT8 *ArgumentBuffer OPTIONAL,\r
- IN OUT UINTN *ArgumentBufferSize OPTIONAL,\r
- IN BOOLEAN Periodic OPTIONAL,\r
- IN UINTN ActivationInterval OPTIONAL\r
- );\r
-\r
-/**\r
- Clears an SMI.\r
-\r
- @param PeiServices Describes the list of possible PEI Services.\r
- @param This Pointer to an instance of EFI_SMM_CONTROL_PPI\r
- @param Periodic TRUE to indicate a periodical SMI\r
-\r
- @return Return value from SmmClear()\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeiDeactivate (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_CONTROL_PPI *This,\r
- IN BOOLEAN Periodic OPTIONAL\r
- );\r
-\r
-PEI_SMM_CONTROL_PPI mSmmControlPpi = {\r
- PeiActivate,\r
- PeiDeactivate\r
-};\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiList = {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gPeiSmmControlPpiGuid,\r
- &mSmmControlPpi\r
-};\r
-\r
-/**\r
- Clear SMI related chipset status and re-enable SMI by setting the EOS bit.\r
-\r
- @retval EFI_SUCCESS The requested operation has been carried out successfully\r
- @retval EFI_DEVICE_ERROR The EOS bit could not be set.\r
-\r
-**/\r
-EFI_STATUS\r
-SmmClear (\r
- VOID\r
- )\r
-{\r
- UINT16 GPE0BLK_Base;\r
-\r
- //\r
- // Get GPE0BLK_Base\r
- //\r
- GPE0BLK_Base = PcdGet16 (PcdGpe0blkIoBaseAddress);\r
-\r
- //\r
- // Clear the Power Button Override Status Bit, it gates EOS from being set.\r
- // In QuarkNcSocId - Bit is read only. Handled by external SMC, do nothing.\r
- //\r
-\r
- //\r
- // Clear the APM SMI Status Bit\r
- //\r
- IoWrite32 ((GPE0BLK_Base + R_QNC_GPE0BLK_SMIS), B_QNC_GPE0BLK_SMIS_APM);\r
-\r
- //\r
- // Set the EOS Bit\r
- //\r
- IoOr32 ((GPE0BLK_Base + R_QNC_GPE0BLK_SMIS), B_QNC_GPE0BLK_SMIS_EOS);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SmmTrigger (\r
- IN UINT8 Data\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Trigger the software SMI\r
-\r
-Arguments:\r
-\r
- Data The value to be set on the software SMI data port\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Function completes successfully\r
-\r
---*/\r
-{\r
- UINT16 GPE0BLK_Base;\r
- UINT32 NewValue;\r
-\r
- //\r
- // Get GPE0BLK_Base\r
- //\r
- GPE0BLK_Base = PcdGet16 (PcdGpe0blkIoBaseAddress);\r
-\r
- //\r
- // Enable the APMC SMI\r
- //\r
- IoOr32 (GPE0BLK_Base + R_QNC_GPE0BLK_SMIE, B_QNC_GPE0BLK_SMIE_APM);\r
-\r
- //\r
- // Enable SMI globally\r
- //\r
- NewValue = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC);\r
- NewValue |= SMI_EN;\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, NewValue);\r
-\r
-\r
- //\r
- // Generate the APMC SMI\r
- //\r
- IoWrite8 (PcdGet16 (PcdSmmActivationPort), Data);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Generates an SMI using the parameters passed in.\r
-\r
- @param PeiServices Describes the list of possible PEI Services.\r
- @param This A pointer to an instance of\r
- EFI_SMM_CONTROL_PPI\r
- @param ArgumentBuffer The argument buffer\r
- @param ArgumentBufferSize The size of the argument buffer\r
- @param Periodic TRUE to indicate a periodical SMI\r
- @param ActivationInterval Interval of the periodical SMI\r
-\r
- @retval EFI_INVALID_PARAMETER Periodic is TRUE or ArgumentBufferSize > 1\r
- @retval EFI_SUCCESS SMI generated\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeiActivate (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_CONTROL_PPI *This,\r
- IN OUT INT8 *ArgumentBuffer OPTIONAL,\r
- IN OUT UINTN *ArgumentBufferSize OPTIONAL,\r
- IN BOOLEAN Periodic OPTIONAL,\r
- IN UINTN ActivationInterval OPTIONAL\r
- )\r
-{\r
- INT8 Data;\r
- EFI_STATUS Status;\r
- //\r
- // Periodic SMI not supported.\r
- //\r
- if (Periodic) {\r
- DEBUG ((DEBUG_WARN, "Invalid parameter\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (ArgumentBuffer == NULL) {\r
- Data = 0xFF;\r
- } else {\r
- if (ArgumentBufferSize == NULL || *ArgumentBufferSize != 1) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Data = *ArgumentBuffer;\r
- }\r
- //\r
- // Clear any pending the APM SMI\r
- //\r
- Status = SmmClear ();\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- return SmmTrigger (Data);\r
-}\r
-\r
-/**\r
- Clears an SMI.\r
-\r
- @param PeiServices Describes the list of possible PEI Services.\r
- @param This Pointer to an instance of EFI_SMM_CONTROL_PPI\r
- @param Periodic TRUE to indicate a periodical SMI\r
-\r
- @return Return value from SmmClear()\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeiDeactivate (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_CONTROL_PPI *This,\r
- IN BOOLEAN Periodic OPTIONAL\r
- )\r
-{\r
- if (Periodic) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- return SmmClear ();\r
-}\r
-\r
-/**\r
- This is the constructor for the SMM Control Ppi.\r
-\r
- This function installs EFI_SMM_CONTROL_PPI.\r
-\r
- @param FileHandle Handle of the file being invoked.\r
- @param PeiServices Describes the list of possible PEI Services.\r
-\r
- @retval EFI_UNSUPPORTED There's no Intel ICH on this platform\r
- @return The status returned from InstallPpi().\r
-\r
---*/\r
-EFI_STATUS\r
-EFIAPI\r
-SmmControlPeiEntry (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = (**PeiServices).InstallPpi (PeiServices, &mPpiList);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for SmmControlPei module.\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmmControlPei\r
- FILE_GUID = 60EC7720-512B-4490-9FD1-A336769AE01F\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = SmmControlPeiEntry\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- SmmControlPei.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- PeimEntryPoint\r
- DebugLib\r
- PeiServicesLib\r
- PcdLib\r
- IoLib\r
- PciLib\r
- QNCAccessLib\r
-\r
-[Ppis]\r
- gPeiSmmControlPpiGuid # ALWAYS_PRODUCED\r
-\r
-[Pcd]\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPm1blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGpe0blkIoBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmActivationPort\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-PCH SPI Common Driver implements the SPI Host Controller Compatibility Interface.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "PchSpi.h"\r
-\r
-VOID\r
-FillOutPublicInfoStruct (\r
- SPI_INSTANCE *SpiInstance\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Fillout SpiInstance->InitInfo;\r
-\r
-Arguments:\r
-\r
- SpiInstance - Pointer to SpiInstance to initialize\r
-\r
-Returns:\r
-\r
- NONE\r
-\r
---*/\r
-{\r
- UINT8 Index;\r
-\r
- SpiInstance->InitInfo.InitTable = &SpiInstance->SpiInitTable;\r
-\r
- //\r
- // Give invalid index in case operation not supported.\r
- //\r
- SpiInstance->InitInfo.JedecIdOpcodeIndex = 0xff;\r
- SpiInstance->InitInfo.OtherOpcodeIndex = 0xff;\r
- SpiInstance->InitInfo.WriteStatusOpcodeIndex = 0xff;\r
- SpiInstance->InitInfo.ProgramOpcodeIndex = 0xff;\r
- SpiInstance->InitInfo.ReadOpcodeIndex = 0xff;\r
- SpiInstance->InitInfo.EraseOpcodeIndex = 0xff;\r
- SpiInstance->InitInfo.ReadStatusOpcodeIndex = 0xff;\r
- SpiInstance->InitInfo.FullChipEraseOpcodeIndex = 0xff;\r
- for (Index = 0; Index < SPI_NUM_OPCODE; Index++) {\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationJedecId) {\r
- SpiInstance->InitInfo.JedecIdOpcodeIndex = Index;\r
- }\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationOther) {\r
- SpiInstance->InitInfo.OtherOpcodeIndex = Index;\r
- }\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationWriteStatus) {\r
- SpiInstance->InitInfo.WriteStatusOpcodeIndex = Index;\r
- }\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationProgramData_1_Byte ||\r
- SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationProgramData_64_Byte) {\r
- SpiInstance->InitInfo.ProgramOpcodeIndex = Index;\r
- }\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationReadData ||\r
- SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationFastRead ||\r
- SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationDualOutputFastRead) {\r
- SpiInstance->InitInfo.ReadOpcodeIndex = Index;\r
- }\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationErase_256_Byte ||\r
- SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationErase_4K_Byte ||\r
- SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationErase_8K_Byte ||\r
- SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationErase_64K_Byte) {\r
- SpiInstance->InitInfo.EraseOpcodeIndex = Index;\r
- }\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationReadStatus) {\r
- SpiInstance->InitInfo.ReadStatusOpcodeIndex = Index;\r
- }\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationFullChipErase) {\r
- SpiInstance->InitInfo.FullChipEraseOpcodeIndex = Index;\r
- }\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-SpiProtocolConstructor (\r
- SPI_INSTANCE *SpiInstance\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initialize an SPI protocol instance.\r
- The function will assert in debug if PCH RCBA has not been initialized\r
-\r
-Arguments:\r
-\r
- SpiInstance - Pointer to SpiInstance to initialize\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS The protocol instance was properly initialized\r
- EFI_UNSUPPORTED The PCH is not supported by this module\r
-\r
---*/\r
-{\r
- SpiInstance->InitDone = FALSE; // Indicate NOT READY.\r
-\r
- //\r
- // Check if the current PCH is known and supported by this code\r
- //\r
- if (!IsQncSupported ()) {\r
- DEBUG ((DEBUG_ERROR, "PCH SPI Protocol not supported due to no proper QNC LPC found!\n"));\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Initialize the SPI protocol instance\r
- //\r
- SpiInstance->Signature = PCH_SPI_PRIVATE_DATA_SIGNATURE;\r
- SpiInstance->Handle = NULL;\r
- SpiInstance->SpiProtocol.Init = SpiProtocolInit;\r
- SpiInstance->SpiProtocol.Lock = SpiProtocolLock;\r
- SpiInstance->SpiProtocol.Execute = SpiProtocolExecute;\r
- SpiInstance->SpiProtocol.Info = SpiProtocolInfo;\r
-\r
- //\r
- // Sanity check to ensure PCH RCBA initialization has occurred previously.\r
- //\r
- SpiInstance->PchRootComplexBar = MmioRead32 (\r
- PciDeviceMmBase (PCI_BUS_NUMBER_QNC,\r
- PCI_DEVICE_NUMBER_QNC_LPC,\r
- PCI_FUNCTION_NUMBER_QNC_LPC) + R_QNC_LPC_RCBA\r
- ) & B_QNC_LPC_RCBA_MASK;\r
- ASSERT (SpiInstance->PchRootComplexBar != 0);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-UnlockFlashComponents (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN UINT8 UnlockCmdOpcodeIndex\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Issue unlock command to disable block protection, this only needs to be done once per SPI power on\r
-\r
-Arguments:\r
-\r
- This A pointer to "EFI_SPI_PROTOCOL" for issuing commands\r
- UnlockCmdOpcodeIndex The index of the Unlock command\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS UnLock operation succeed.\r
- EFI_DEVICE_ERROR Device error, operation failed.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- SPI_INSTANCE *SpiInstance;\r
- UINT8 SpiStatus;\r
-\r
- if (UnlockCmdOpcodeIndex >= SPI_NUM_OPCODE) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- SpiInstance = SPI_INSTANCE_FROM_SPIPROTOCOL (This);\r
-\r
- //\r
- // Issue unlock command to disable block protection, this only needs to be done once per SPI power on\r
- //\r
- SpiStatus = 0;\r
- //\r
- // Issue unlock command to the flash component 1 at first\r
- //\r
- Status = SpiProtocolExecute (\r
- This,\r
- UnlockCmdOpcodeIndex,\r
- SpiInstance->SpiInitTable.PrefixOpcode[0] == PCH_SPI_COMMAND_WRITE_ENABLE ? 0 : 1,\r
- TRUE,\r
- TRUE,\r
- TRUE,\r
- (UINTN) 0,\r
- sizeof (SpiStatus),\r
- &SpiStatus,\r
- EnumSpiRegionAll\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "Unlock flash component 1 fail!\n"));\r
- return Status;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SpiProtocolInit (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN SPI_INIT_TABLE *InitTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initialize the host controller to execute SPI command.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- InitTable Initialization data to be programmed into the SPI host controller.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Initialization completed.\r
- EFI_ACCESS_DENIED The SPI static configuration interface has been locked-down.\r
- EFI_INVALID_PARAMETER Bad input parameters.\r
- EFI_UNSUPPORTED Can't get Descriptor mode VSCC values\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Index;\r
- UINT16 OpcodeType;\r
- SPI_INSTANCE *SpiInstance;\r
- UINTN PchRootComplexBar;\r
- UINT8 UnlockCmdOpcodeIndex;\r
- UINT8 FlashPartId[3];\r
-\r
- SpiInstance = SPI_INSTANCE_FROM_SPIPROTOCOL (This);\r
- PchRootComplexBar = SpiInstance->PchRootComplexBar;\r
-\r
- if (InitTable != NULL) {\r
- //\r
- // Copy table into SPI driver Private data structure\r
- //\r
- CopyMem (\r
- &SpiInstance->SpiInitTable,\r
- InitTable,\r
- sizeof (SPI_INIT_TABLE)\r
- );\r
- } else {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Check if the SPI interface has been locked-down.\r
- //\r
- if ((MmioRead16 (PchRootComplexBar + R_QNC_RCRB_SPIS) & B_QNC_RCRB_SPIS_SCL) != 0) {\r
- ASSERT_EFI_ERROR (EFI_ACCESS_DENIED);\r
- return EFI_ACCESS_DENIED;\r
- }\r
- //\r
- // Clear all the status bits for status regs.\r
- //\r
- MmioOr16 (\r
- (UINTN) (PchRootComplexBar + R_QNC_RCRB_SPIS),\r
- (UINT16) ((B_QNC_RCRB_SPIS_CDS | B_QNC_RCRB_SPIS_BAS))\r
- );\r
- MmioRead16 (PchRootComplexBar + R_QNC_RCRB_SPIS);\r
-\r
- //\r
- // Set the Prefix Opcode registers.\r
- //\r
- MmioWrite16 (\r
- PchRootComplexBar + R_QNC_RCRB_SPIPREOP,\r
- (SpiInstance->SpiInitTable.PrefixOpcode[1] << 8) | InitTable->PrefixOpcode[0]\r
- );\r
- MmioRead16 (PchRootComplexBar + R_QNC_RCRB_SPIPREOP);\r
-\r
- //\r
- // Set Opcode Type Configuration registers.\r
- //\r
- for (Index = 0, OpcodeType = 0; Index < SPI_NUM_OPCODE; Index++) {\r
- switch (SpiInstance->SpiInitTable.OpcodeMenu[Index].Type) {\r
- case EnumSpiOpcodeRead:\r
- OpcodeType |= (UINT16) (B_QNC_RCRB_SPIOPTYPE_ADD_READ << (Index * 2));\r
- break;\r
- case EnumSpiOpcodeWrite:\r
- OpcodeType |= (UINT16) (B_QNC_RCRB_SPIOPTYPE_ADD_WRITE << (Index * 2));\r
- break;\r
- case EnumSpiOpcodeWriteNoAddr:\r
- OpcodeType |= (UINT16) (B_QNC_RCRB_SPIOPTYPE_NOADD_WRITE << (Index * 2));\r
- break;\r
- default:\r
- OpcodeType |= (UINT16) (B_QNC_RCRB_SPIOPTYPE_NOADD_READ << (Index * 2));\r
- break;\r
- }\r
- }\r
- MmioWrite16 (PchRootComplexBar + R_QNC_RCRB_SPIOPTYPE, OpcodeType);\r
- MmioRead16 (PchRootComplexBar + R_QNC_RCRB_SPIOPTYPE);\r
-\r
- //\r
- // Setup the Opcode Menu registers.\r
- //\r
- UnlockCmdOpcodeIndex = SPI_NUM_OPCODE;\r
- for (Index = 0; Index < SPI_NUM_OPCODE; Index++) {\r
- MmioWrite8 (\r
- PchRootComplexBar + R_QNC_RCRB_SPIOPMENU + Index,\r
- SpiInstance->SpiInitTable.OpcodeMenu[Index].Code\r
- );\r
- MmioRead8 (PchRootComplexBar + R_QNC_RCRB_SPIOPMENU + Index);\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationJedecId) {\r
- Status = SpiProtocolExecute (\r
- This,\r
- Index,\r
- 0,\r
- TRUE,\r
- TRUE,\r
- FALSE,\r
- (UINTN) 0,\r
- 3,\r
- FlashPartId,\r
- EnumSpiRegionDescriptor\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- if (FlashPartId[0] != SpiInstance->SpiInitTable.VendorId ||\r
- FlashPartId[1] != SpiInstance->SpiInitTable.DeviceId0 ||\r
- FlashPartId[2] != SpiInstance->SpiInitTable.DeviceId1) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[Index].Operation == EnumSpiOperationWriteStatus) {\r
- UnlockCmdOpcodeIndex = Index;\r
- }\r
- }\r
-\r
- Status = UnlockFlashComponents (\r
- This,\r
- UnlockCmdOpcodeIndex\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "Unlock flash components fail!\n"));\r
- }\r
-\r
- SpiPhaseInit ();\r
- FillOutPublicInfoStruct (SpiInstance);\r
- SpiInstance->InitDone = TRUE;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SpiProtocolLock (\r
- IN EFI_SPI_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Lock the SPI Static Configuration Interface.\r
- Once locked, the interface can not be changed and can only be clear by system reset.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Lock operation succeed.\r
- EFI_DEVICE_ERROR Device error, operation failed.\r
- EFI_ACCESS_DENIED The interface has already been locked.\r
-\r
---*/\r
-{\r
- SPI_INSTANCE *SpiInstance;\r
- UINTN PchRootComplexBar;\r
-\r
- SpiInstance = SPI_INSTANCE_FROM_SPIPROTOCOL (This);\r
- PchRootComplexBar = SpiInstance->PchRootComplexBar;\r
-\r
- //\r
- // Check if the SPI interface has been locked-down.\r
- //\r
- if ((MmioRead16 (PchRootComplexBar + R_QNC_RCRB_SPIS) & B_QNC_RCRB_SPIS_SCL) != 0) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
-\r
- //\r
- // Lock-down the configuration interface.\r
- //\r
- MmioOr16 ((UINTN) (PchRootComplexBar + R_QNC_RCRB_SPIS), (UINT16) (B_QNC_RCRB_SPIS_SCL));\r
-\r
- //\r
- // Verify if it's really locked.\r
- //\r
- if ((MmioRead16 (PchRootComplexBar + R_QNC_RCRB_SPIS) & B_QNC_RCRB_SPIS_SCL) == 0) {\r
- return EFI_DEVICE_ERROR;\r
- } else {\r
- //\r
- // Save updated register in S3 Boot script.\r
- //\r
- S3BootScriptSaveMemWrite (\r
- S3BootScriptWidthUint16,\r
- (UINTN) (PchRootComplexBar + R_QNC_RCRB_SPIS),\r
- 1,\r
- (VOID *) (UINTN) (PchRootComplexBar + R_QNC_RCRB_SPIS)\r
- );\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SpiProtocolExecute (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN UINT8 OpcodeIndex,\r
- IN UINT8 PrefixOpcodeIndex,\r
- IN BOOLEAN DataCycle,\r
- IN BOOLEAN Atomic,\r
- IN BOOLEAN ShiftOut,\r
- IN UINTN Address,\r
- IN UINT32 DataByteCount,\r
- IN OUT UINT8 *Buffer,\r
- IN SPI_REGION_TYPE SpiRegionType\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Execute SPI commands from the host controller.\r
- This function would be called by runtime driver, please do not use any MMIO marco here\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- OpcodeIndex Index of the command in the OpCode Menu.\r
- PrefixOpcodeIndex Index of the first command to run when in an atomic cycle sequence.\r
- DataCycle TRUE if the SPI cycle contains data\r
- Atomic TRUE if the SPI cycle is atomic and interleave cycles are not allowed.\r
- ShiftOut If DataByteCount is not zero, TRUE to shift data out and FALSE to shift data in.\r
- Address In Descriptor Mode, for Descriptor Region, GbE Region, ME Region and Platform\r
- Region, this value specifies the offset from the Region Base; for BIOS Region,\r
- this value specifies the offset from the start of the BIOS Image. In Non\r
- Descriptor Mode, this value specifies the offset from the start of the BIOS Image.\r
- Please note BIOS Image size may be smaller than BIOS Region size (in Descriptor\r
- Mode) or the flash size (in Non Descriptor Mode), and in this case, BIOS Image is\r
- supposed to be placed at the top end of the BIOS Region (in Descriptor Mode) or\r
- the flash (in Non Descriptor Mode)\r
- DataByteCount Number of bytes in the data portion of the SPI cycle. This function may break the\r
- data transfer into multiple operations. This function ensures each operation does\r
- not cross 256 byte flash address boundary.\r
- *NOTE: if there is some SPI chip that has a stricter address boundary requirement\r
- (e.g., its write page size is < 256 byte), then the caller cannot rely on this\r
- function to cut the data transfer at proper address boundaries, and it's the\r
- caller's reponsibility to pass in a properly cut DataByteCount parameter.\r
- Buffer Pointer to caller-allocated buffer containing the dada received or sent during the\r
- SPI cycle.\r
- SpiRegionType SPI Region type. Values EnumSpiRegionBios, EnumSpiRegionGbE, EnumSpiRegionMe,\r
- EnumSpiRegionDescriptor, and EnumSpiRegionPlatformData are only applicable in\r
- Descriptor mode. Value EnumSpiRegionAll is applicable to both Descriptor Mode\r
- and Non Descriptor Mode, which indicates "SpiRegionOffset" is actually relative\r
- to base of the 1st flash device (i.e., it is a Flash Linear Address).\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Command succeed.\r
- EFI_INVALID_PARAMETER The parameters specified are not valid.\r
- EFI_UNSUPPORTED Command not supported.\r
- EFI_DEVICE_ERROR Device error, command aborts abnormally.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT16 BiosCtlSave;\r
- UINT32 SmiEnSave;\r
-\r
- BiosCtlSave = 0;\r
- SmiEnSave = 0;\r
-\r
- //\r
- // Check if the parameters are valid.\r
- //\r
- if ((OpcodeIndex >= SPI_NUM_OPCODE) || (PrefixOpcodeIndex >= SPI_NUM_PREFIX_OPCODE)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- //\r
- // Make sure it's safe to program the command.\r
- //\r
- if (!WaitForSpiCycleComplete (This, FALSE)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Acquire access to the SPI interface is not required any more.\r
- //\r
- //\r
- // Disable SMIs to make sure normal mode flash access is not interrupted by an SMI\r
- // whose SMI handler accesses flash (e.g. for error logging)\r
- //\r
- SmiEnSave = QNCPortRead (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC);\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, (SmiEnSave & ~SMI_EN));\r
-\r
- //\r
- // Save BIOS Ctrl register\r
- //\r
- BiosCtlSave = PciRead16 (\r
- PCI_LIB_ADDRESS (PCI_BUS_NUMBER_QNC,\r
- PCI_DEVICE_NUMBER_QNC_LPC,\r
- PCI_FUNCTION_NUMBER_QNC_LPC,\r
- R_QNC_LPC_BIOS_CNTL)\r
- ) & (B_QNC_LPC_BIOS_CNTL_BCD | B_QNC_LPC_BIOS_CNTL_PFE | B_QNC_LPC_BIOS_CNTL_BIOSWE | B_QNC_LPC_BIOS_CNTL_SMM_BWP);\r
-\r
- //\r
- // Enable flash writing\r
- //\r
- PciOr16 (\r
- PCI_LIB_ADDRESS (PCI_BUS_NUMBER_QNC,\r
- PCI_DEVICE_NUMBER_QNC_LPC,\r
- PCI_FUNCTION_NUMBER_QNC_LPC,\r
- R_QNC_LPC_BIOS_CNTL),\r
- (UINT16) (B_QNC_LPC_BIOS_CNTL_BIOSWE | B_QNC_LPC_BIOS_CNTL_SMM_BWP)\r
- );\r
-\r
- //\r
- // If shifts the data out, disable Prefetching and Caching.\r
- //\r
- if (ShiftOut) {\r
- PciAndThenOr16 (\r
- PCI_LIB_ADDRESS (PCI_BUS_NUMBER_QNC,\r
- PCI_DEVICE_NUMBER_QNC_LPC,\r
- PCI_FUNCTION_NUMBER_QNC_LPC,\r
- R_QNC_LPC_BIOS_CNTL),\r
- (UINT16) (~(B_QNC_LPC_BIOS_CNTL_BCD | B_QNC_LPC_BIOS_CNTL_PFE)),\r
- (UINT16) ((B_QNC_LPC_BIOS_CNTL_BCD))\r
- );\r
- }\r
- //\r
- // Sends the command to the SPI interface to execute.\r
- //\r
- Status = SendSpiCmd (\r
- This,\r
- OpcodeIndex,\r
- PrefixOpcodeIndex,\r
- DataCycle,\r
- Atomic,\r
- ShiftOut,\r
- Address,\r
- DataByteCount,\r
- Buffer,\r
- SpiRegionType\r
- );\r
-\r
- //\r
- // Restore BIOS Ctrl register\r
- //\r
- PciAndThenOr16 (\r
- PCI_LIB_ADDRESS (PCI_BUS_NUMBER_QNC,\r
- PCI_DEVICE_NUMBER_QNC_LPC,\r
- PCI_FUNCTION_NUMBER_QNC_LPC,\r
- R_QNC_LPC_BIOS_CNTL),\r
- (UINT16) (~(B_QNC_LPC_BIOS_CNTL_BCD | B_QNC_LPC_BIOS_CNTL_PFE | B_QNC_LPC_BIOS_CNTL_BIOSWE | B_QNC_LPC_BIOS_CNTL_SMM_BWP)),\r
- (UINT16) (BiosCtlSave)\r
- );\r
- //\r
- // Restore SMIs.\r
- //\r
- QNCPortWrite (QUARK_NC_HOST_BRIDGE_SB_PORT_ID, QNC_MSG_FSBIC_REG_HMISC, SmiEnSave);\r
-\r
- return Status;\r
-}\r
-\r
-VOID\r
-SpiOffset2Physical (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN UINTN SpiRegionOffset,\r
- IN SPI_REGION_TYPE SpiRegionType,\r
- OUT UINTN *HardwareSpiAddress,\r
- OUT UINTN *BaseAddress,\r
- OUT UINTN *LimitAddress\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Convert SPI offset to Physical address of SPI hardware\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- SpiRegionOffset In Descriptor Mode, for Descriptor Region, GbE Region, ME Region and Platform\r
- Region, this value specifies the offset from the Region Base; for BIOS Region,\r
- this value specifies the offset from the start of the BIOS Image. In Non\r
- Descriptor Mode, this value specifies the offset from the start of the BIOS Image.\r
- Please note BIOS Image size may be smaller than BIOS Region size (in Descriptor\r
- Mode) or the flash size (in Non Descriptor Mode), and in this case, BIOS Image is\r
- supposed to be placed at the top end of the BIOS Region (in Descriptor Mode) or\r
- the flash (in Non Descriptor Mode)\r
- BaseAddress Base Address of the region.\r
- SpiRegionType SPI Region type. Values EnumSpiRegionBios, EnumSpiRegionGbE, EnumSpiRegionMe,\r
- EnumSpiRegionDescriptor, and EnumSpiRegionPlatformData are only applicable in\r
- Descriptor mode. Value EnumSpiRegionAll is applicable to both Descriptor Mode\r
- and Non Descriptor Mode, which indicates "SpiRegionOffset" is actually relative\r
- to base of the 1st flash device (i.e., it is a Flash Linear Address).\r
- HardwareSpiAddress Return absolution SPI address (i.e., Flash Linear Address)\r
- BaseAddress Return base address of the region type\r
- LimitAddress Return limit address of the region type\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Command succeed.\r
-\r
---*/\r
-{\r
- SPI_INSTANCE *SpiInstance;\r
-\r
- SpiInstance = SPI_INSTANCE_FROM_SPIPROTOCOL (This);\r
-\r
- if (SpiRegionType == EnumSpiRegionAll) {\r
- //\r
- // EnumSpiRegionAll indicates address is relative to flash device (i.e., address is Flash\r
- // Linear Address)\r
- //\r
- *HardwareSpiAddress = SpiRegionOffset;\r
- } else {\r
- //\r
- // Otherwise address is relative to BIOS image\r
- //\r
- *HardwareSpiAddress = SpiRegionOffset + SpiInstance->SpiInitTable.BiosStartOffset;\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-SendSpiCmd (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN UINT8 OpcodeIndex,\r
- IN UINT8 PrefixOpcodeIndex,\r
- IN BOOLEAN DataCycle,\r
- IN BOOLEAN Atomic,\r
- IN BOOLEAN ShiftOut,\r
- IN UINTN Address,\r
- IN UINT32 DataByteCount,\r
- IN OUT UINT8 *Buffer,\r
- IN SPI_REGION_TYPE SpiRegionType\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This function sends the programmed SPI command to the slave device.\r
-\r
-Arguments:\r
-\r
- OpcodeIndex Index of the command in the OpCode Menu.\r
- PrefixOpcodeIndex Index of the first command to run when in an atomic cycle sequence.\r
- DataCycle TRUE if the SPI cycle contains data\r
- Atomic TRUE if the SPI cycle is atomic and interleave cycles are not allowed.\r
- ShiftOut If DataByteCount is not zero, TRUE to shift data out and FALSE to shift data in.\r
- Address In Descriptor Mode, for Descriptor Region, GbE Region, ME Region and Platform\r
- Region, this value specifies the offset from the Region Base; for BIOS Region,\r
- this value specifies the offset from the start of the BIOS Image. In Non\r
- Descriptor Mode, this value specifies the offset from the start of the BIOS Image.\r
- Please note BIOS Image size may be smaller than BIOS Region size (in Descriptor\r
- Mode) or the flash size (in Non Descriptor Mode), and in this case, BIOS Image is\r
- supposed to be placed at the top end of the BIOS Region (in Descriptor Mode) or\r
- the flash (in Non Descriptor Mode)\r
- DataByteCount Number of bytes in the data portion of the SPI cycle. This function may break the\r
- data transfer into multiple operations. This function ensures each operation does\r
- not cross 256 byte flash address boundary.\r
- *NOTE: if there is some SPI chip that has a stricter address boundary requirement\r
- (e.g., its write page size is < 256 byte), then the caller cannot rely on this\r
- function to cut the data transfer at proper address boundaries, and it's the\r
- caller's reponsibility to pass in a properly cut DataByteCount parameter.\r
- Buffer Data received or sent during the SPI cycle.\r
- SpiRegionType SPI Region type. Values EnumSpiRegionBios, EnumSpiRegionGbE, EnumSpiRegionMe,\r
- EnumSpiRegionDescriptor, and EnumSpiRegionPlatformData are only applicable in\r
- Descriptor mode. Value EnumSpiRegionAll is applicable to both Descriptor Mode\r
- and Non Descriptor Mode, which indicates "SpiRegionOffset" is actually relative\r
- to base of the 1st flash device (i.e., it is a Flash Linear Address).\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS SPI command completes successfully.\r
- EFI_DEVICE_ERROR Device error, the command aborts abnormally.\r
- EFI_ACCESS_DENIED Some unrecognized command encountered in hardware sequencing mode\r
- EFI_INVALID_PARAMETER The parameters specified are not valid.\r
-\r
---*/\r
-{\r
- UINT32 Index;\r
- SPI_INSTANCE *SpiInstance;\r
- UINTN HardwareSpiAddr;\r
- UINTN SpiBiosSize;\r
- UINTN BaseAddress;\r
- UINTN LimitAddress;\r
- UINT32 SpiDataCount;\r
- UINT8 OpCode;\r
- UINTN PchRootComplexBar;\r
-\r
- SpiInstance = SPI_INSTANCE_FROM_SPIPROTOCOL (This);\r
- PchRootComplexBar = SpiInstance->PchRootComplexBar;\r
- SpiBiosSize = SpiInstance->SpiInitTable.BiosSize;\r
- OpCode = MmioRead8 (PchRootComplexBar + R_QNC_RCRB_SPIOPMENU + OpcodeIndex);\r
-\r
- //\r
- // Check if the value of opcode register is 0 or the BIOS Size of SpiInitTable is 0\r
- //\r
- if (OpCode == 0 || SpiBiosSize == 0) {\r
- ASSERT (FALSE);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- SpiOffset2Physical (This, Address, SpiRegionType, &HardwareSpiAddr, &BaseAddress, &LimitAddress);\r
- //\r
- // Have direct access to BIOS region in Descriptor mode,\r
- //\r
- if (SpiInstance->SpiInitTable.OpcodeMenu[OpcodeIndex].Type == EnumSpiOpcodeRead &&\r
- SpiRegionType == EnumSpiRegionBios) {\r
- CopyMem (\r
- Buffer,\r
- (UINT8 *) ((HardwareSpiAddr - BaseAddress) + (UINT32) (~(SpiBiosSize - 1))),\r
- DataByteCount\r
- );\r
- return EFI_SUCCESS;\r
- }\r
- //\r
- // DEBUG((EFI_D_ERROR, "SPIADDR %x, %x, %x, %x\n", Address, HardwareSpiAddr, BaseAddress,\r
- // LimitAddress));\r
- //\r
- if ((DataCycle == FALSE) && (DataByteCount > 0)) {\r
- DataByteCount = 0;\r
- }\r
-\r
- do {\r
- //\r
- // Trim at 256 byte boundary per operation,\r
- // - PCH SPI controller requires trimming at 4KB boundary\r
- // - Some SPI chips require trimming at 256 byte boundary for write operation\r
- // - Trimming has limited performance impact as we can read / write atmost 64 byte\r
- // per operation\r
- //\r
- if (HardwareSpiAddr + DataByteCount > ((HardwareSpiAddr + BIT8) &~(BIT8 - 1))) {\r
- SpiDataCount = (((UINT32) (HardwareSpiAddr) + BIT8) &~(BIT8 - 1)) - (UINT32) (HardwareSpiAddr);\r
- } else {\r
- SpiDataCount = DataByteCount;\r
- }\r
- //\r
- // Calculate the number of bytes to shift in/out during the SPI data cycle.\r
- // Valid settings for the number of bytes duing each data portion of the\r
- // PCH SPI cycles are: 0, 1, 2, 3, 4, 5, 6, 7, 8, 16, 24, 32, 40, 48, 56, 64\r
- //\r
- if (SpiDataCount >= 64) {\r
- SpiDataCount = 64;\r
- } else if ((SpiDataCount &~0x07) != 0) {\r
- SpiDataCount = SpiDataCount &~0x07;\r
- }\r
- //\r
- // If shifts data out, load data into the SPI data buffer.\r
- //\r
- if (ShiftOut) {\r
- for (Index = 0; Index < SpiDataCount; Index++) {\r
- MmioWrite8 (PchRootComplexBar + R_QNC_RCRB_SPID0 + Index, Buffer[Index]);\r
- MmioRead8 (PchRootComplexBar + R_QNC_RCRB_SPID0 + Index);\r
- }\r
- }\r
-\r
- MmioWrite32 (\r
- (PchRootComplexBar + R_QNC_RCRB_SPIA),\r
- (UINT32) (HardwareSpiAddr & B_QNC_RCRB_SPIA_MASK)\r
- );\r
- MmioRead32 (PchRootComplexBar + R_QNC_RCRB_SPIA);\r
-\r
- //\r
- // Execute the command on the SPI compatible mode\r
- //\r
-\r
- //\r
- // Clear error flags\r
- //\r
- MmioOr16 ((PchRootComplexBar + R_QNC_RCRB_SPIS), B_QNC_RCRB_SPIS_BAS);\r
-\r
- //\r
- // Initialte the SPI cycle\r
- //\r
- if (DataCycle) {\r
- MmioWrite16 (\r
- (PchRootComplexBar + R_QNC_RCRB_SPIC),\r
- ( (UINT16) (B_QNC_RCRB_SPIC_DC) | (UINT16) (((SpiDataCount - 1) << 8) & B_QNC_RCRB_SPIC_DBC) |\r
- (UINT16) ((OpcodeIndex << 4) & B_QNC_RCRB_SPIC_COP) |\r
- (UINT16) ((PrefixOpcodeIndex << 3) & B_QNC_RCRB_SPIC_SPOP) |\r
- (UINT16) (Atomic ? B_QNC_RCRB_SPIC_ACS : 0) |\r
- (UINT16) (B_QNC_RCRB_SPIC_SCGO)));\r
- } else {\r
- MmioWrite16 (\r
- (PchRootComplexBar + R_QNC_RCRB_SPIC),\r
- ( (UINT16) ((OpcodeIndex << 4) & B_QNC_RCRB_SPIC_COP) |\r
- (UINT16) ((PrefixOpcodeIndex << 3) & B_QNC_RCRB_SPIC_SPOP) |\r
- (UINT16) (Atomic ? B_QNC_RCRB_SPIC_ACS : 0) |\r
- (UINT16) (B_QNC_RCRB_SPIC_SCGO)));\r
- }\r
-\r
- MmioRead16 (PchRootComplexBar + R_QNC_RCRB_SPIC);\r
-\r
- //\r
- // end of command execution\r
- //\r
- // Wait the SPI cycle to complete.\r
- //\r
- if (!WaitForSpiCycleComplete (This, TRUE)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- //\r
- // If shifts data in, get data from the SPI data buffer.\r
- //\r
- if (!ShiftOut) {\r
- for (Index = 0; Index < SpiDataCount; Index++) {\r
- Buffer[Index] = MmioRead8 (PchRootComplexBar + R_QNC_RCRB_SPID0 + Index);\r
- }\r
- }\r
-\r
- HardwareSpiAddr += SpiDataCount;\r
- Buffer += SpiDataCount;\r
- DataByteCount -= SpiDataCount;\r
- } while (DataByteCount > 0);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-BOOLEAN\r
-WaitForSpiCycleComplete (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN BOOLEAN ErrorCheck\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Wait execution cycle to complete on the SPI interface. Check both Hardware\r
- and Software Sequencing status registers\r
-\r
-Arguments:\r
-\r
- This - The SPI protocol instance\r
- UseSoftwareSequence - TRUE if this is a Hardware Sequencing operation\r
- ErrorCheck - TRUE if the SpiCycle needs to do the error check\r
-\r
-Returns:\r
-\r
- TRUE SPI cycle completed on the interface.\r
- FALSE Time out while waiting the SPI cycle to complete.\r
- It's not safe to program the next command on the SPI interface.\r
-\r
---*/\r
-{\r
- UINT64 WaitTicks;\r
- UINT64 WaitCount;\r
- UINT16 Data16;\r
- SPI_INSTANCE *SpiInstance;\r
- UINTN PchRootComplexBar;\r
-\r
- SpiInstance = SPI_INSTANCE_FROM_SPIPROTOCOL (This);\r
- PchRootComplexBar = SpiInstance->PchRootComplexBar;\r
-\r
- //\r
- // Convert the wait period allowed into to tick count\r
- //\r
- WaitCount = WAIT_TIME / WAIT_PERIOD;\r
-\r
- //\r
- // Wait for the SPI cycle to complete.\r
- //\r
- for (WaitTicks = 0; WaitTicks < WaitCount; WaitTicks++) {\r
- Data16 = MmioRead16 (PchRootComplexBar + R_QNC_RCRB_SPIS);\r
- if ((Data16 & B_QNC_RCRB_SPIS_SCIP) == 0) {\r
- MmioWrite16 (PchRootComplexBar + R_QNC_RCRB_SPIS, (B_QNC_RCRB_SPIS_BAS | B_QNC_RCRB_SPIS_CDS));\r
- if ((Data16 & B_QNC_RCRB_SPIS_BAS) && (ErrorCheck == TRUE)) {\r
- return FALSE;\r
- } else {\r
- return TRUE;\r
- }\r
- }\r
-\r
- MicroSecondDelay (WAIT_PERIOD);\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SpiProtocolInfo (\r
- IN EFI_SPI_PROTOCOL *This,\r
- OUT SPI_INIT_INFO **InitInfoPtr\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Return info about SPI host controller, to help callers usage of Execute\r
- service.\r
-\r
- If 0xff is returned as an opcode index in init info struct\r
- then device does not support the operation.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- InitInfoPtr Pointer to init info written to this memory location.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Information returned.\r
- EFI_INVALID_PARAMETER Invalid parameter.\r
- EFI_NOT_READY Required resources not setup.\r
- Others Unexpected error happened.\r
-\r
---*/\r
-{\r
- SPI_INSTANCE *SpiInstance;\r
-\r
- if (This == NULL || InitInfoPtr == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- SpiInstance = SPI_INSTANCE_FROM_SPIPROTOCOL (This);\r
- if (SpiInstance->Signature != PCH_SPI_PRIVATE_DATA_SIGNATURE) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (!SpiInstance->InitDone) {\r
- *InitInfoPtr = NULL;\r
- return EFI_NOT_READY;\r
- }\r
- *InitInfoPtr = &SpiInstance->InitInfo;\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-Header file for the PCH SPI Common Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#ifndef _SPI_COMMON_H_\r
-#define _SPI_COMMON_H_\r
-\r
-#include "Protocol/Spi.h"\r
-#include <Library/PciLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Uefi/UefiBaseType.h>\r
-\r
-//\r
-// Maximum time allowed while waiting the SPI cycle to complete\r
-// Wait Time = 6 seconds = 6000000 microseconds\r
-// Wait Period = 10 microseconds\r
-//\r
-#define WAIT_TIME 6000000\r
-#define WAIT_PERIOD 10\r
-//\r
-// PCH Required SPI Commands -------- COMMAND SET I ------------\r
-// SPI flash device must support in order to be compatible with PCH\r
-//\r
-#define PCH_SPI_COMMAND_PROGRAM_BYTE 0x02\r
-#define PCH_SPI_COMMAND_READ_DATA 0x03\r
-#define PCH_SPI_COMMAND_WRITE_DISABLE 0x04\r
-#define PCH_SPI_COMMAND_READ_STATUS 0x05\r
-#define PCH_SPI_COMMAND_WRITE_ENABLE 0x06\r
-#define PCH_SPI_COMMAND_FAST_READ 0x0B\r
-#define PCH_SPI_COMMAND_READ_ID 0x9F\r
-#define PCH_SPI_COMMAND_DUAL_FAST_READ 0x3B // Dual Output Fast Read\r
-\r
-//\r
-// Need to support at least one of the following two kinds of size of sector for erasing\r
-//\r
-#define PCH_SPI_COMMAND_4KB_ERASE 0x20\r
-#define PCH_SPI_COMMAND_64KB_ERASE 0xD8\r
-//\r
-// Recommended SPI Commands -------- COMMAND SET II ------------\r
-// SPI flash device best to support\r
-//\r
-#define PCH_SPI_COMMAND_WRITE_STATUS 0x01\r
-#define PCH_SPI_COMMAND_FULL_CHIP_ERASE 0xC7\r
-\r
-//\r
-// Private data structure definitions for the driver\r
-//\r
-#define PCH_SPI_PRIVATE_DATA_SIGNATURE SIGNATURE_32 ('P', 'S', 'P', 'I')\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_HANDLE Handle;\r
- EFI_SPI_PROTOCOL SpiProtocol;\r
- SPI_INIT_TABLE SpiInitTable;\r
- UINTN PchRootComplexBar;\r
- BOOLEAN InitDone; // Set to TRUE on SpiProtocolInit SUCCESS.\r
- SPI_INIT_INFO InitInfo;\r
-} SPI_INSTANCE;\r
-\r
-#define SPI_INSTANCE_FROM_SPIPROTOCOL(a) CR (a, SPI_INSTANCE, SpiProtocol, PCH_SPI_PRIVATE_DATA_SIGNATURE)\r
-\r
-//\r
-// Function prototypes used by the SPI protocol.\r
-//\r
-EFI_STATUS\r
-SpiProtocolConstructor (\r
- SPI_INSTANCE *SpiInstance\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initialize an SPI protocol instance.\r
- The function will assert in debug if PCH RCBA has not been initialized\r
-\r
-Arguments:\r
-\r
- SpiInstance - Pointer to SpiInstance to initialize\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS The protocol instance was properly initialized\r
- EFI_UNSUPPORTED The PCH is not supported by this module\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SpiProtocolInit (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN SPI_INIT_TABLE *InitTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Initialize the host controller to execute SPI command.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- InitTable Initialization data to be programmed into the SPI host controller.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Initialization completed.\r
- EFI_ACCESS_DENIED The SPI static configuration interface has been locked-down.\r
- EFI_INVALID_PARAMETER Bad input parameters.\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SpiProtocolLock (\r
- IN EFI_SPI_PROTOCOL *This\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Lock the SPI Static Configuration Interface.\r
- Once locked, the interface can not be changed and can only be clear by system reset.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Lock operation succeed.\r
- EFI_DEVICE_ERROR Device error, operation failed.\r
- EFI_ACCESS_DENIED The interface has already been locked.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SpiProtocolExecute (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN UINT8 OpcodeIndex,\r
- IN UINT8 PrefixOpcodeIndex,\r
- IN BOOLEAN DataCycle,\r
- IN BOOLEAN Atomic,\r
- IN BOOLEAN ShiftOut,\r
- IN UINTN Address,\r
- IN UINT32 DataByteCount,\r
- IN OUT UINT8 *Buffer,\r
- IN SPI_REGION_TYPE SpiRegionType\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Execute SPI commands from the host controller.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- OpcodeIndex Index of the command in the OpCode Menu.\r
- PrefixOpcodeIndex Index of the first command to run when in an atomic cycle sequence.\r
- DataCycle TRUE if the SPI cycle contains data\r
- Atomic TRUE if the SPI cycle is atomic and interleave cycles are not allowed.\r
- ShiftOut If DataByteCount is not zero, TRUE to shift data out and FALSE to shift data in.\r
- Address In Descriptor Mode, for Descriptor Region, GbE Region, ME Region and Platform\r
- Region, this value specifies the offset from the Region Base; for BIOS Region,\r
- this value specifies the offset from the start of the BIOS Image. In Non\r
- Descriptor Mode, this value specifies the offset from the start of the BIOS Image.\r
- Please note BIOS Image size may be smaller than BIOS Region size (in Descriptor\r
- Mode) or the flash size (in Non Descriptor Mode), and in this case, BIOS Image is\r
- supposed to be placed at the top end of the BIOS Region (in Descriptor Mode) or\r
- the flash (in Non Descriptor Mode)\r
- DataByteCount Number of bytes in the data portion of the SPI cycle.\r
- Buffer Pointer to caller-allocated buffer containing the dada received or sent during the SPI cycle.\r
- SpiRegionType SPI Region type. Values EnumSpiRegionBios, EnumSpiRegionGbE, EnumSpiRegionMe,\r
- EnumSpiRegionDescriptor, and EnumSpiRegionPlatformData are only applicable in\r
- Descriptor mode. Value EnumSpiRegionAll is applicable to both Descriptor Mode\r
- and Non Descriptor Mode, which indicates "SpiRegionOffset" is actually relative\r
- to base of the 1st flash device (i.e., it is a Flash Linear Address).\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Command succeed.\r
- EFI_INVALID_PARAMETER The parameters specified are not valid.\r
- EFI_UNSUPPORTED Command not supported.\r
- EFI_DEVICE_ERROR Device error, command aborts abnormally.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-SendSpiCmd (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN UINT8 OpcodeIndex,\r
- IN UINT8 PrefixOpcodeIndex,\r
- IN BOOLEAN DataCycle,\r
- IN BOOLEAN Atomic,\r
- IN BOOLEAN ShiftOut,\r
- IN UINTN Address,\r
- IN UINT32 DataByteCount,\r
- IN OUT UINT8 *Buffer,\r
- IN SPI_REGION_TYPE SpiRegionType\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This function sends the programmed SPI command to the slave device.\r
-\r
-Arguments:\r
-\r
- OpcodeIndex Index of the command in the OpCode Menu.\r
- PrefixOpcodeIndex Index of the first command to run when in an atomic cycle sequence.\r
- DataCycle TRUE if the SPI cycle contains data\r
- Atomic TRUE if the SPI cycle is atomic and interleave cycles are not allowed.\r
- ShiftOut If DataByteCount is not zero, TRUE to shift data out and FALSE to shift data in.\r
- Address In Descriptor Mode, for Descriptor Region, GbE Region, ME Region and Platform\r
- Region, this value specifies the offset from the Region Base; for BIOS Region,\r
- this value specifies the offset from the start of the BIOS Image. In Non\r
- Descriptor Mode, this value specifies the offset from the start of the BIOS Image.\r
- Please note BIOS Image size may be smaller than BIOS Region size (in Descriptor\r
- Mode) or the flash size (in Non Descriptor Mode), and in this case, BIOS Image is\r
- supposed to be placed at the top end of the BIOS Region (in Descriptor Mode) or\r
- the flash (in Non Descriptor Mode)\r
- DataByteCount Number of bytes in the data portion of the SPI cycle. This function may break the\r
- data transfer into multiple operations. This function ensures each operation does\r
- not cross 256 byte flash address boundary.\r
- *NOTE: if there is some SPI chip that has a stricter address boundary requirement\r
- (e.g., its write page size is < 256 byte), then the caller cannot rely on this\r
- function to cut the data transfer at proper address boundaries, and it's the\r
- caller's reponsibility to pass in a properly cut DataByteCount parameter.\r
- Buffer Data received or sent during the SPI cycle.\r
- SpiRegionType SPI Region type. Values EnumSpiRegionBios, EnumSpiRegionGbE, EnumSpiRegionMe,\r
- EnumSpiRegionDescriptor, and EnumSpiRegionPlatformData are only applicable in\r
- Descriptor mode. Value EnumSpiRegionAll is applicable to both Descriptor Mode\r
- and Non Descriptor Mode, which indicates "SpiRegionOffset" is actually relative\r
- to base of the 1st flash device (i.e., it is a Flash Linear Address).\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS SPI command completes successfully.\r
- EFI_DEVICE_ERROR Device error, the command aborts abnormally.\r
- EFI_ACCESS_DENIED Some unrecognized command encountered in hardware sequencing mode\r
- EFI_INVALID_PARAMETER The parameters specified are not valid.\r
-\r
---*/\r
-;\r
-\r
-BOOLEAN\r
-WaitForSpiCycleComplete (\r
- IN EFI_SPI_PROTOCOL *This,\r
- IN BOOLEAN ErrorCheck\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Wait execution cycle to complete on the SPI interface. Check both Hardware\r
- and Software Sequencing status registers\r
-\r
-Arguments:\r
-\r
- This - The SPI protocol instance\r
- UseSoftwareSequence - TRUE if this is a Hardware Sequencing operation\r
- ErrorCheck - TRUE if the SpiCycle needs to do the error check\r
-\r
-Returns:\r
-\r
- TRUE SPI cycle completed on the interface.\r
- FALSE Time out while waiting the SPI cycle to complete.\r
- It's not safe to program the next command on the SPI interface.\r
-\r
---*/\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SpiProtocolInfo (\r
- IN EFI_SPI_PROTOCOL *This,\r
- OUT SPI_INIT_INFO **InitInfoPtr\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Return info about SPI host controller, to help callers usage of Execute\r
- service.\r
-\r
- If 0xff is returned as an opcode index in init info struct\r
- then device does not support the operation.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_SPI_PROTOCOL instance.\r
- InitInfoPtr Pointer to init info written to this memory location.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Information returned.\r
- EFI_INVALID_PARAMETER Invalid parameter.\r
- EFI_NOT_READY Required resources not setup.\r
- Others Unexpected error happened.\r
-\r
---*/\r
-;\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for the SPI Runtime driver.\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PchSpiRuntime\r
- FILE_GUID = C194C6EA-B68C-4981-B64B-9BD271474B20\r
- MODULE_TYPE = DXE_RUNTIME_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = InstallPchSpi\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-################################################################################\r
-#\r
-# Sources Section - list of files that are required for the build to succeed.\r
-#\r
-################################################################################\r
-[Sources]\r
- RuntimeDxe/PchSpi.h\r
- RuntimeDxe/PchSpi.c\r
- Common/SpiCommon.c\r
- Common/SpiCommon.h\r
-\r
-################################################################################\r
-#\r
-# Package Dependency Section - list of Package files that are required for\r
-# this module.\r
-#\r
-################################################################################\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-################################################################################\r
-#\r
-# Library Class Section - list of Library Classes that are required for\r
-# this module.\r
-#\r
-################################################################################\r
-[LibraryClasses]\r
- UefiRuntimeServicesTableLib\r
- UefiRuntimeLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- IntelQNCLib\r
- QNCAccessLib\r
- TimerLib\r
- DxeServicesTableLib\r
- UefiLib\r
- DebugLib\r
- MemoryAllocationLib\r
- S3BootScriptLib\r
- PciExpressLib\r
-\r
-################################################################################\r
-#\r
-# Protocol C Name Section - list of Protocol and Protocol Notify C Names\r
-# that this module uses or produces.\r
-#\r
-################################################################################\r
-[Protocols]\r
- gEfiSpiProtocolGuid\r
-\r
-[Pcd]\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdRcbaMmioSize\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-## @file\r
-# Spi smm driver\r
-#\r
-# Component description file for the SPI SMM driver.\r
-#\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PchSpiSmm\r
- FILE_GUID = 27F4917B-A707-4aad-9676-26DF168CBF0D\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
- ENTRY_POINT = InstallPchSpi\r
-\r
-[Sources]\r
- Smm/PchSpi.h\r
- Smm/PchSpi.c\r
- Common/SpiCommon.c\r
- Common/SpiCommon.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- IoLib\r
- IntelQNCLib\r
- QNCAccessLib\r
- TimerLib\r
- S3BootScriptLib\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- BaseLib\r
- SmmServicesTableLib\r
-\r
-[Protocols]\r
- gEfiSmmSpiProtocolGuid # PRODUCES\r
-\r
-[Pcd]\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
-\r
-[Depex]\r
- gEfiSmmBase2ProtocolGuid\r
+++ /dev/null
-/** @file\r
-PCH SPI Runtime Driver implements the SPI Host Controller Compatibility Interface.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "PchSpi.h"\r
-\r
-extern EFI_GUID gEfiEventVirtualAddressChangeGuid;\r
-\r
-//\r
-// Global variables\r
-//\r
-SPI_INSTANCE *mSpiInstance;\r
-CONST UINT32 mSpiRegister[] = {\r
- R_QNC_RCRB_SPIS,\r
- R_QNC_RCRB_SPIPREOP,\r
- R_QNC_RCRB_SPIOPMENU,\r
- R_QNC_RCRB_SPIOPMENU + 4\r
- };\r
-\r
-//\r
-// Function implementations\r
-//\r
-VOID\r
-PchSpiVirtualddressChangeEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Fixup internal data pointers so that the services can be called in virtual mode.\r
-\r
-Arguments:\r
-\r
- Event The event registered.\r
- Context Event context. Not used in this event handler.\r
-\r
-Returns:\r
-\r
- None.\r
-\r
---*/\r
-{\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID *) &(mSpiInstance->PchRootComplexBar));\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID *) &(mSpiInstance->SpiProtocol.Init));\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID *) &(mSpiInstance->SpiProtocol.Lock));\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID *) &(mSpiInstance->SpiProtocol.Execute));\r
- gRT->ConvertPointer (EFI_INTERNAL_POINTER, (VOID *) &(mSpiInstance));\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InstallPchSpi (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Entry point for the SPI host controller driver.\r
-\r
-Arguments:\r
-\r
- ImageHandle Image handle of this driver.\r
- SystemTable Global system service table.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Initialization complete.\r
- EFI_UNSUPPORTED The chipset is unsupported by this driver.\r
- EFI_OUT_OF_RESOURCES Do not have enough resources to initialize the driver.\r
- EFI_DEVICE_ERROR Device error, driver exits abnormally.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT64 BaseAddress;\r
- UINT64 Length;\r
- EFI_GCD_MEMORY_SPACE_DESCRIPTOR GcdMemorySpaceDescriptor;\r
- UINT64 Attributes;\r
- EFI_EVENT Event;\r
-\r
- DEBUG ((DEBUG_INFO, "InstallPchSpi() Start\n"));\r
-\r
- //\r
- // Allocate Runtime memory for the SPI protocol instance.\r
- //\r
- mSpiInstance = AllocateRuntimeZeroPool (sizeof (SPI_INSTANCE));\r
- if (mSpiInstance == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- //\r
- // Initialize the SPI protocol instance\r
- //\r
- Status = SpiProtocolConstructor (mSpiInstance);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- //\r
- // Install the EFI_SPI_PROTOCOL interface\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &(mSpiInstance->Handle),\r
- &gEfiSpiProtocolGuid,\r
- &(mSpiInstance->SpiProtocol),\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- FreePool (mSpiInstance);\r
- return EFI_DEVICE_ERROR;\r
- }\r
- //\r
- // Set RCBA space in GCD to be RUNTIME so that the range will be supported in\r
- // virtual address mode in EFI aware OS runtime.\r
- // It will assert if RCBA Memory Space is not allocated\r
- // The caller is responsible for the existence and allocation of the RCBA Memory Spaces\r
- //\r
- BaseAddress = (EFI_PHYSICAL_ADDRESS) (mSpiInstance->PchRootComplexBar);\r
- Length = PcdGet64 (PcdRcbaMmioSize);\r
-\r
- Status = gDS->GetMemorySpaceDescriptor (BaseAddress, &GcdMemorySpaceDescriptor);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Attributes = GcdMemorySpaceDescriptor.Attributes | EFI_MEMORY_RUNTIME;\r
-\r
- Status = gDS->AddMemorySpace (\r
- EfiGcdMemoryTypeMemoryMappedIo,\r
- BaseAddress,\r
- Length,\r
- EFI_MEMORY_RUNTIME | EFI_MEMORY_UC\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- Status = gDS->SetMemorySpaceAttributes (\r
- BaseAddress,\r
- Length,\r
- Attributes\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- PchSpiVirtualddressChangeEvent,\r
- NULL,\r
- &gEfiEventVirtualAddressChangeGuid,\r
- &Event\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG ((DEBUG_INFO, "InstallPchSpi() End\n"));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-SpiPhaseInit (\r
- VOID\r
- )\r
-/*++\r
-Routine Description:\r
-\r
- This function is a a hook for Spi Dxe phase specific initialization\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- None\r
-\r
---*/\r
-{\r
- UINTN Index;\r
-\r
- //\r
- // Disable SMM BIOS write protect if it's not a SMM protocol\r
- //\r
- MmioAnd8 (\r
- PciDeviceMmBase (PCI_BUS_NUMBER_QNC,\r
- PCI_DEVICE_NUMBER_QNC_LPC,\r
- PCI_FUNCTION_NUMBER_QNC_LPC) + R_QNC_LPC_BIOS_CNTL,\r
- (UINT8) (~B_QNC_LPC_BIOS_CNTL_SMM_BWP)\r
- );\r
-\r
- //\r
- // Save SPI Registers for S3 resume usage\r
- //\r
- for (Index = 0; Index < sizeof (mSpiRegister) / sizeof (UINT32); Index++) {\r
- S3BootScriptSaveMemWrite (\r
- S3BootScriptWidthUint32,\r
- (UINTN) (mSpiInstance->PchRootComplexBar + mSpiRegister[Index]),\r
- 1,\r
- (VOID *) (UINTN) (mSpiInstance->PchRootComplexBar + mSpiRegister[Index])\r
- );\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-Header file for the PCH SPI Runtime Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _PCH_SPI_H_\r
-#define _PCH_SPI_H_\r
-\r
-#include <Library/PcdLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiRuntimeLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Protocol/Spi.h>\r
-#include "SpiCommon.h"\r
-#include <Library/PciExpressLib.h>\r
-#include <IntelQNCRegs.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Library/TimerLib.h>\r
-\r
-#define EFI_INTERNAL_POINTER 0x00000004\r
-\r
-\r
-//\r
-// Function prototypes used by the SPI protocol.\r
-//\r
-VOID\r
-PchSpiVirtualddressChangeEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Fixup internal data pointers so that the services can be called in virtual mode.\r
-\r
-Arguments:\r
-\r
- Event The event registered.\r
- Context Event context. Not used in this event handler.\r
-\r
-Returns:\r
-\r
- None.\r
-\r
---*/\r
-;\r
-\r
-VOID\r
-EFIAPI\r
-SpiPhaseInit (\r
- VOID\r
- )\r
-/*++\r
-Routine Description:\r
-\r
- This function is a hook for Spi Dxe phase specific initialization\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- None\r
-\r
---*/\r
-;\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-PCH SPI SMM Driver implements the SPI Host Controller Compatibility Interface.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#include "PchSpi.h"\r
-\r
-SPI_INSTANCE *mSpiInstance;\r
-\r
-CONST UINT32 mSpiRegister[] = {\r
- R_QNC_RCRB_SPIS,\r
- R_QNC_RCRB_SPIPREOP,\r
- R_QNC_RCRB_SPIOPMENU,\r
- R_QNC_RCRB_SPIOPMENU + 4\r
- };\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InstallPchSpi (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Entry point for the SPI host controller driver.\r
-\r
-Arguments:\r
-\r
- ImageHandle Image handle of this driver.\r
- SystemTable Global system service table.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Initialization complete.\r
- EFI_UNSUPPORTED The chipset is unsupported by this driver.\r
- EFI_OUT_OF_RESOURCES Do not have enough resources to initialize the driver.\r
- EFI_DEVICE_ERROR Device error, driver exits abnormally.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Allocate pool for SPI protocol instance\r
- //\r
- Status = gSmst->SmmAllocatePool (\r
- EfiRuntimeServicesData, // MemoryType don't care\r
- sizeof (SPI_INSTANCE),\r
- (VOID **) &mSpiInstance\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- if (mSpiInstance == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- ZeroMem ((VOID *) mSpiInstance, sizeof (SPI_INSTANCE));\r
- //\r
- // Initialize the SPI protocol instance\r
- //\r
- Status = SpiProtocolConstructor (mSpiInstance);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Install the SMM EFI_SPI_PROTOCOL interface\r
- //\r
- Status = gSmst->SmmInstallProtocolInterface (\r
- &(mSpiInstance->Handle),\r
- &gEfiSmmSpiProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &(mSpiInstance->SpiProtocol)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- gSmst->SmmFreePool (mSpiInstance);\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-SpiPhaseInit (\r
- VOID\r
- )\r
-/*++\r
-Routine Description:\r
-\r
- This function is a a hook for Spi Smm phase specific initialization\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- None\r
-\r
---*/\r
-{\r
- UINTN Index;\r
-\r
- //\r
- // Save SPI Registers for S3 resume usage\r
- //\r
- for (Index = 0; Index < sizeof (mSpiRegister) / sizeof (UINT32); Index++) {\r
- S3BootScriptSaveMemWrite (\r
- S3BootScriptWidthUint32,\r
- (UINTN) (mSpiInstance->PchRootComplexBar + mSpiRegister[Index]),\r
- 1,\r
- (VOID *) (UINTN) (mSpiInstance->PchRootComplexBar + mSpiRegister[Index])\r
- );\r
- }\r
-}\r
+++ /dev/null
-/** @file\r
-Header file for the PCH SPI SMM Driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _PCH_SPI_H_\r
-#define _PCH_SPI_H_\r
-\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Protocol/Spi.h>\r
-#include "SpiCommon.h"\r
-#include <Library/SmmServicesTableLib.h>\r
-#include <IntelQNCRegs.h>\r
-#include <Library/IntelQNCLib.h>\r
-#include <Library/QNCAccessLib.h>\r
-#include <Library/TimerLib.h>\r
-\r
-VOID\r
-EFIAPI\r
-SpiPhaseInit (\r
- VOID\r
- )\r
-/*++\r
-Routine Description:\r
-\r
- This function is a hook for Spi Smm phase specific initialization\r
-\r
-Arguments:\r
-\r
- None\r
-\r
-Returns:\r
-\r
- None\r
-\r
---*/\r
-;\r
-#endif\r
+++ /dev/null
-## @file\r
-# INTEL Quark SoC Module Package Reference Implementations\r
-#\r
-# This Module provides FRAMEWORK reference implementation for INTEL Quark SoC.\r
-# Copyright (c) 2013-2015 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-\r
-[Defines]\r
- DEC_SPECIFICATION = 0x00010005\r
- PACKAGE_NAME = QuarkSocPkg\r
- PACKAGE_GUID = 28DECF17-6C75-448f-87DC-BDE4BD579919\r
- PACKAGE_VERSION = 0.1\r
-\r
-\r
-\r
-################################################################################\r
-#\r
-# Include Section - list of Include Paths that are provided by this package.\r
-# Comments are used for Keywords and Module Types.\r
-#\r
-# Supported Module Types:\r
-# SEC PEIM DXE_DRIVER DXE_RUNTIME_DRIVER DXE_SMM_DRIVER DXE_SAL_DRIVER UEFI_DRIVER BASE\r
-#\r
-################################################################################\r
-[Includes]\r
- #\r
- # North Cluster\r
- #\r
- QuarkNorthCluster/Include\r
- QuarkNorthCluster/MemoryInit/Pei\r
-\r
- #\r
- # South Cluster\r
- #\r
- QuarkSouthCluster/Include\r
-\r
-################################################################################\r
-#\r
-# Library Class Header section - list of Library Class header files that are\r
-# provided by this package.\r
-#\r
-################################################################################\r
-[LibraryClasses]\r
- #\r
- # North Cluster\r
- #\r
- QNCAccessLib|QuarkNorthCluster/Include/Library/QNCAccessLib.h\r
- IntelQNCLib|QuarkNorthCluster/Include/Library/IntelQNCLib.h\r
- IohLib|QuarkSouthCluster/Include/Library/IohLib.h\r
- I2cLib|QuarkSouthCluster/Include/Library/I2cLib.h\r
-\r
-################################################################################\r
-#\r
-# Global Guid Definition section - list of Global Guid C Name Data Structures\r
-# that are provided by this package.\r
-#\r
-################################################################################\r
-[Guids]\r
- #\r
- # North Cluster\r
- #\r
- gEfiQuarkNcSocIdTokenSpaceGuid = { 0xca452c6a, 0xdf0c, 0x4dc9, { 0x82, 0xfb, 0xea, 0xe2, 0xab, 0x31, 0x29, 0x46 }}\r
- gQncS3CodeInLockBoxGuid = { 0x1f18c5b3, 0x29ed, 0x4d9e, {0xa5, 0x4, 0x6d, 0x97, 0x8e, 0x7e, 0xd5, 0x69}}\r
- gQncS3ContextInLockBoxGuid = { 0xe5769ea9, 0xe706, 0x454b, {0x95, 0x7f, 0xaf, 0xc6, 0xdb, 0x4b, 0x8a, 0xd}}\r
-\r
- #\r
- # South Cluster\r
- #\r
- gEfiQuarkSCSocIdTokenSpaceGuid = { 0xef251b71, 0xceed, 0x484e, { 0x82, 0xe3, 0x3a, 0x1f, 0x34, 0xf5, 0x12, 0xe2 }}\r
-\r
-################################################################################\r
-#\r
-# Global Ppi Definition section - list of Global Ppi C Name Data Structures\r
-# that are provided by this package.\r
-#\r
-################################################################################\r
-[Ppis]\r
- #\r
- # North Cluster\r
- #\r
- gQNCMemoryInitPpiGuid = { 0x21ff1fee, 0xd33a, 0x4fce, { 0xa6, 0x5e, 0x95, 0x5e, 0xa3, 0xc4, 0x1f, 0x40}}\r
-\r
-################################################################################\r
-#\r
-# Global Protocols Definition section - list of Global Protocols C Name Data\r
-# Structures that are provided by this package.\r
-#\r
-################################################################################\r
-[Protocols]\r
- #\r
- # North Cluster\r
- #\r
- gEfiPlatformPolicyProtocolGuid = { 0x2977064F, 0xAB96, 0x4FA9, { 0x85, 0x45, 0xF9, 0xC4, 0x02, 0x51, 0xE0, 0x7F }}\r
- gEfiSmmIchnDispatch2ProtocolGuid = { 0xadf3a128, 0x416d, 0x4060, { 0x8d, 0xdf, 0x30, 0xa1, 0xd7, 0xaa, 0xb6, 0x99 }}\r
- gEfiSpiProtocolGuid = { 0x1156efc6, 0xea32, 0x4396, { 0xb5, 0xd5, 0x26, 0x93, 0x2e, 0x83, 0xc3, 0x13 }}\r
- gEfiSmmSpiProtocolGuid = { 0xD9072C35, 0xEB8F, 0x43ad, { 0xA2, 0x20, 0x34, 0xD4, 0x0E, 0x2A, 0x82, 0x85 }}\r
- gEfiQncS3SupportProtocolGuid = { 0xe287d20b, 0xd897, 0x4e1e, { 0xa5, 0xd9, 0x97, 0x77, 0x63, 0x93, 0x6a, 0x4 }}\r
-\r
- #\r
- # South Cluster\r
- #\r
- gEfiSDHostIoProtocolGuid = {0xb63f8ec7, 0xa9c9, 0x4472, {0xa4, 0xc0, 0x4d, 0x8b, 0xf3, 0x65, 0xcc, 0x51}}\r
-\r
-################################################################################\r
-#\r
-# PCD Declarations section - list of all PCDs Declared by this Package\r
-# Only this package should be providing the\r
-# declaration, other packages should not.\r
-#\r
-################################################################################\r
-\r
-[PcdsFeatureFlag]\r
- #\r
- # North Cluster\r
- #\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddressFixed|TRUE|BOOLEAN|0x10000001\r
-\r
- #\r
- # South Cluster\r
- #\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdEhciRecoveryEnabled|FALSE|BOOLEAN|0x10000003\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdI2CFastModeEnabled|FALSE|BOOLEAN|0x10000005\r
-\r
- #\r
- # Feature Flag equivalent to linux SDHCI_QUIRK_NO_HISPD_BIT to stop\r
- # setting of SD HCI hi_spd_en bit in HOST_CTL register.\r
- #\r
- # Alway TRUE ie high speed enable bit must never\r
- # be set so we stay within SD interface Setup/Hold time.\r
- #\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdSdHciQuirkNoHiSpd|TRUE|BOOLEAN|0x10000004\r
-\r
-[PcdsFixedAtBuild]\r
- #\r
- # North Cluster\r
- #\r
-\r
- # Values of Io Port Base Address, MMIO base address and space size.\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPm1blkIoBaseAddress|0x1000|UINT16|0x10000200\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPmbaIoBaseAddress|0x1010|UINT16|0x10000201\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPmbaIoLVL2|0x1014|UINT16|0x10000202\r
-\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGbaIoBaseAddress|0x1080|UINT16|0x10000205\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdGpe0blkIoBaseAddress|0x1100|UINT16|0x10000206\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddress|0x1040|UINT16|0x10000207\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdWdtbaIoBaseAddress|0x1140|UINT16|0x10000209\r
-\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdRcbaMmioBaseAddress|0xFED1C000|UINT64|0x1000020B\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdIoApicBaseAddress|0xFEC00000|UINT64|0x1000020C\r
-\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdIoApicSize|0x1000|UINT64|0x1000020D\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdRcbaMmioSize|0x4000|UINT64|0x1000020E\r
-\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciExpressSize|0x02000000|UINT64|0x1000020F\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdHpetBaseAddress|0xFED00000|UINT64|0x10000210\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdHpetSize|0x400|UINT64|0x10000211\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdTSegSize|0x200000|UINT32|0x10000212\r
-\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeIoBase|0x2000|UINT16|0x10000214\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeIoSize|0xE000|UINT16|0x10000215\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory32Base|0x90000000|UINT32|0x1000021B\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory32Size|0x20000000|UINT32|0x1000021C\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory64Base|0xB0000000|UINT64|0x1000021D\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciHostBridgeMemory64Size|0x30000000|UINT64|0x1000021E\r
-\r
- # Values for programming Interrupt Route Configuration Registers:\r
- # Indicates which interrupt routing is connected to the INTA/B/C/D pins reported in the\r
- # "DxIP" register fields. This will be the internal routing, the device interrupt is connected\r
- # to the interrupt controller.\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkAgent0IR|0x0000|UINT16|0x10000223\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkAgent1IR|0x7654|UINT16|0x10000224\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkAgent2IR|0x0000|UINT16|0x10000225\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkAgent3IR|0x3210|UINT16|0x10000226\r
-\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmActivationPort|0xb2|UINT16|0x10000232\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmDataPort|0xb3|UINT16|0x10000233\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmmActivationData|0x55|UINT8|0x10000234\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPlatformSmbusAddrNum|0x0|UINT32|0x10000235\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPlatformSmbusAddrTable|0x0|UINT64|0x10000236\r
-\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdESramMemorySize|0x00080000|UINT32|0x10000240\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdDeviceEnables|0x03|UINT32|0x10000237\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdPcieRootPortConfiguration|{0x00, 0x01, 0x01, 0x00, 0x00, 0x01, 0x02, 0x00}|VOID*|0x10000239\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQuarkMicrocodeFile |{ 0x8B, 0xEA, 0x5E, 0xD7, 0xD2, 0x23, 0xD4, 0x4E, 0xBC, 0x4F, 0x57, 0x51, 0xD4, 0xA1, 0x8D, 0xCF }|VOID*|0x1000023A\r
-\r
- #\r
- # South Cluster\r
- #\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohI2cMmioBase|0xA001F000|UINT64|0x20000005\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdPeiP2PMemoryBaseAddress|0xA0000000|UINT32|0x20000006\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdPeiQNCUsbControllerMemoryBaseAddress|0xA0010000|UINT32|0x20000007\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioMmioBase|0xA0020000|UINT64|0x20000008\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohMac0MmioBase|0xA0024000|UINT64|0x20000009\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohMac1MmioBase|0xA0028000|UINT64|0x2000000A\r
-\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohUartBusNumber|0x00|UINT8|0x20000013\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohUartDevNumber|0x14|UINT8|0x20000014\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohUartFunctionNumber|0x5|UINT8|0x20000001\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioBusNumber|0x00|UINT8|0x20000029\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioDevNumber|0x15|UINT8|0x2000002A\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioFunctionNumber|0x2|UINT8|0x2000002B\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioBarRegister|0x14|UINT8|0x2000002D\r
-\r
-[PcdsDynamic, PcdsDynamicEx]\r
- #\r
- # North Cluster\r
- #\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQncS3CodeInLockBoxAddress|0|UINT64|0x30000026\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdQncS3CodeInLockBoxSize|0|UINT64|0x30000027\r
-\r
- ## Intel(R) Quark(TM) Soc X1000 processor MRC Parameters. Default is for Galileo Gen 2 platform.<BR><BR>\r
- # @Prompt Intel(R) Quark(TM) Soc X1000 processor MRC Parameters.\r
- gEfiQuarkNcSocIdTokenSpaceGuid.PcdMrcParameters|{0x08, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00, 0x00, 0x01, 0x01, 0x01, 0x7c, 0x92, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x40, 0x9c, 0x00, 0x00, 0x06}|VOID*|0x40000001\r
-\r
- #\r
- # South Cluster\r
- #\r
- ## MAC0 address for the Ethernet Controller in Intel(R) Quark(TM) Soc X1000 processor. Default is 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff.<BR><BR>\r
- # @Prompt Ethernet MAC 0 Address.\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohEthernetMac0|{0xff, 0xff, 0xff, 0xff, 0xff, 0xff}|VOID*|0x50000001\r
-\r
- ## MAC1 address for the Ethernet Controller in Intel(R) Quark(TM) Soc X1000 processor. Default is 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff.<BR><BR>\r
- # @Prompt Ethernet MAC 1 Address.\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohEthernetMac1|{0xff, 0xff, 0xff, 0xff, 0xff, 0xff}|VOID*|0x50000002\r
+++ /dev/null
-## @file\r
-# INTEL Quark SoC Module Package Reference Implementations\r
-#\r
-# This DSC file is used for Package Level build.\r
-#\r
-# This Module provides FRAMEWORK reference implementation for INTEL Quark SoC.\r
-# Copyright (c) 2013-2016 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- PLATFORM_NAME = QuarkSocPkg\r
- PLATFORM_GUID = 5F9864F4-EAFB-4ded-A41A-CA501EE50502\r
- PLATFORM_VERSION = 0.1\r
- DSC_SPECIFICATION = 0x00010005\r
- OUTPUT_DIRECTORY = Build/QuarkSocPkg\r
- SUPPORTED_ARCHITECTURES = IA32\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
-\r
-################################################################################\r
-#\r
-# SKU Identification section - list of all SKU IDs supported by this\r
-# Platform.\r
-#\r
-################################################################################\r
-[SkuIds]\r
- 0|DEFAULT # The entry: 0|DEFAULT is reserved and always required.\r
-\r
-################################################################################\r
-#\r
-# Library Class section - list of all Library Classes needed by this Platform.\r
-#\r
-################################################################################\r
-[LibraryClasses]\r
- #\r
- # Entry point\r
- #\r
- PeimEntryPoint|MdePkg/Library/PeimEntryPoint/PeimEntryPoint.inf\r
- UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf\r
- #\r
- # Basic\r
- #\r
- BaseLib|MdePkg/Library/BaseLib/BaseLib.inf\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLibRepStr/BaseMemoryLibRepStr.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- CpuLib|MdePkg/Library/BaseCpuLib/BaseCpuLib.inf\r
- IoLib|MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
- PciSegmentLib|MdePkg/Library/BasePciSegmentLibPci/BasePciSegmentLibPci.inf\r
- PciCf8Lib|MdePkg/Library/BasePciCf8Lib/BasePciCf8Lib.inf\r
- PciExpressLib|MdePkg/Library/BasePciExpressLib/BasePciExpressLib.inf\r
- CacheMaintenanceLib|MdePkg/Library/BaseCacheMaintenanceLib/BaseCacheMaintenanceLib.inf\r
- PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf\r
-!if $(CFG_SOURCE_DEBUG) == 1\r
- PeCoffExtraActionLib|SourceLevelDebugPkg/Library/PeCoffExtraActionLibDebug/PeCoffExtraActionLibDebug.inf\r
-!else\r
- PeCoffExtraActionLib|MdePkg/Library/BasePeCoffExtraActionLibNull/BasePeCoffExtraActionLibNull.inf\r
-!endif\r
- #\r
- # UEFI & PI\r
- #\r
- UefiBootServicesTableLib|MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf\r
- UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf\r
- UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntimeLib.inf\r
- UefiLib|MdePkg/Library/UefiLib/UefiLib.inf\r
- DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf\r
- PeiServicesTablePointerLib|MdePkg/Library/PeiServicesTablePointerLibIdt/PeiServicesTablePointerLibIdt.inf\r
- PeiServicesLib|MdePkg/Library/PeiServicesLib/PeiServicesLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
- DxeServicesTableLib|MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf\r
- UefiCpuLib|UefiCpuPkg/Library/BaseUefiCpuLib/BaseUefiCpuLib.inf\r
- #\r
- # Framework\r
- #\r
- S3BootScriptLib|MdeModulePkg/Library/PiDxeS3BootScriptLib/DxeS3BootScriptLib.inf\r
- S3IoLib|MdePkg/Library/BaseS3IoLib/BaseS3IoLib.inf\r
- S3PciLib|MdePkg/Library/BaseS3PciLib/BaseS3PciLib.inf\r
- #\r
- # Generic Modules\r
- #\r
- OemHookStatusCodeLib|MdeModulePkg/Library/OemHookStatusCodeLibNull/OemHookStatusCodeLibNull.inf\r
-\r
- #\r
- # CPU\r
- #\r
- MtrrLib|QuarkSocPkg/QuarkNorthCluster/Library/MtrrLib/MtrrLib.inf\r
- #\r
- # Quark North Cluster\r
- #\r
- SmmLib|QuarkSocPkg/QuarkNorthCluster/Library/QNCSmmLib/QNCSmmLib.inf\r
- SmbusLib|QuarkSocPkg/QuarkNorthCluster/Library/SmbusLib/SmbusLib.inf\r
- TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/DxeAcpiTimerLib.inf\r
- ResetSystemLib|QuarkSocPkg/QuarkNorthCluster/Library/ResetSystemLib/ResetSystemLib.inf\r
- IntelQNCLib|QuarkSocPkg/QuarkNorthCluster/Library/IntelQNCLib/IntelQNCLib.inf\r
- QNCAccessLib|QuarkSocPkg/QuarkNorthCluster/Library/QNCAccessLib/QNCAccessLib.inf\r
- #\r
- # Quark South Cluster\r
- #\r
- IohLib|QuarkSocPkg/QuarkSouthCluster/Library/IohLib/IohLib.inf\r
- SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib16550/BaseSerialPortLib16550.inf\r
- PlatformHookLib|MdeModulePkg/Library/BasePlatformHookLibNull/BasePlatformHookLibNull.inf\r
- #\r
- # Misc\r
- #\r
- DebugLib|MdeModulePkg/Library/PeiDxeDebugLibReportStatusCode/PeiDxeDebugLibReportStatusCode.inf\r
- DebugPrintErrorLevelLib|MdePkg/Library/BaseDebugPrintErrorLevelLib/BaseDebugPrintErrorLevelLib.inf\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-!if $(CFG_SOURCE_DEBUG) == TRUE\r
- DebugCommunicationLib|SourceLevelDebugPkg/Library/DebugCommunicationLibSerialPort/DebugCommunicationLibSerialPort.inf\r
-!else\r
- DebugAgentLib|MdeModulePkg/Library/DebugAgentLibNull/DebugAgentLibNull.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.PEIM,LibraryClasses.IA32.PEI_CORE]\r
- #\r
- # SEC and PEI phase common\r
- #\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/PeiReportStatusCodeLib/PeiReportStatusCodeLib.inf\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxPeiLib.inf\r
- PerformanceLib|MdeModulePkg/Library/PeiPerformanceLib/PeiPerformanceLib.inf\r
-!if $(CFG_SOURCE_DEBUG) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
-!endif\r
- TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.inf\r
-\r
-[LibraryClasses.IA32.SEC]\r
- #\r
- # SEC specific phase\r
- #\r
- ReportStatusCodeLib|MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/BaseAcpiTimerLib.inf\r
-\r
-[LibraryClasses.IA32]\r
- #\r
- # DXE phase common\r
- #\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatusCodeLib/DxeReportStatusCodeLib.inf\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxDxeLib.inf\r
-!if $(CFG_SOURCE_DEBUG) == 1\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.DXE_SMM_DRIVER]\r
- SmmServicesTableLib|MdePkg/Library/SmmServicesTableLib/SmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
- MemoryAllocationLib|MdePkg/Library/SmmMemoryAllocationLib/SmmMemoryAllocationLib.inf\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxSmmLib.inf\r
-!if $(CFG_SOURCE_DEBUG) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SmmDebugAgentLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.SMM_CORE]\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
-\r
-[LibraryClasses.IA32.DXE_RUNTIME_DRIVER]\r
- ReportStatusCodeLib|MdeModulePkg/Library/RuntimeDxeReportStatusCodeLib/RuntimeDxeReportStatusCodeLib.inf\r
-\r
-[LibraryClasses.IA32.UEFI_DRIVER,LibraryClasses.IA32.UEFI_APPLICATION]\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
-################################################################################\r
-#\r
-# Pcd Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-\r
-[PcdsFixedAtBuild]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialLineControl|0x03\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialFifoControl|0x07\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialDetectCable|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialClockRate|44236800\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialPciDeviceInfo|{0x14, 0x05, 0x84, 0x00, 0xFF}\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterStride|4\r
-\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciBusNumber |0\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciDeviceNumber |31\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciFunctionNumber |0\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciEnableRegisterOffset|0x4b\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoBarEnableMask |0x80\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPciBarRegisterOffset |0x48\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiIoPortBaseAddress |0x1000\r
- gPcAtChipsetPkgTokenSpaceGuid.PcdAcpiPm1TmrOffset |0x0008\r
-\r
-[PcdsFeatureFlag]\r
-\r
-################################################################################\r
-#\r
-# Pcd Dynamic Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-\r
-[PcdsDynamicDefault.common.DEFAULT]\r
-\r
-###################################################################################################\r
-#\r
-# Components Section - list of the modules and components that will be processed by compilation\r
-# tools and the EDK II tools to generate PE32/PE32+/Coff image files.\r
-#\r
-# Note: The EDK II DSC file is not used to specify how compiled binary images get placed\r
-# into firmware volume images. This section is just a list of modules to compile from\r
-# source into UEFI-compliant binaries.\r
-# It is the FDF file that contains information on combining binary files into firmware\r
-# volume images, whose concept is beyond UEFI and is described in PI specification.\r
-# Binary modules do not need to be listed in this section, as they should be\r
-# specified in the FDF file. For example: Shell binary (Shell_Full.efi), FAT binary (Fat.efi),\r
-# Logo (Logo.bmp), and etc.\r
-# There may also be modules listed in this section that are not required in the FDF file,\r
-# When a module listed here is excluded from FDF file, then UEFI-compliant binary will be\r
-# generated for it, but the binary will not be put into any firmware volume.\r
-#\r
-###################################################################################################\r
-\r
-[Components]\r
- QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/MemoryInitPei.inf\r
- QuarkSocPkg/QuarkNorthCluster/Smm/Pei/SmmAccessPei/SmmAccessPei.inf\r
- QuarkSocPkg/QuarkNorthCluster/Smm/Pei/SmmControlPei/SmmControlPei.inf\r
- QuarkSocPkg/QuarkNorthCluster/QNCInit/Dxe/QNCInitDxe.inf\r
- QuarkSocPkg/QuarkNorthCluster/Smm/Dxe/SmmAccessDxe/SmmAccess.inf\r
- QuarkSocPkg/QuarkNorthCluster/Spi/PchSpiRuntime.inf {\r
- <LibraryClasses>\r
- PciExpressLib|MdePkg/Library/DxeRuntimePciExpressLib/DxeRuntimePciExpressLib.inf\r
- }\r
- QuarkSocPkg/QuarkNorthCluster/Spi/PchSpiSmm.inf\r
- QuarkSocPkg/QuarkNorthCluster/S3Support/Dxe/QncS3Support.inf {\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
- QuarkSocPkg/QuarkNorthCluster/Smm/Dxe/SmmControlDxe/SmmControlDxe.inf\r
- QuarkSocPkg/QuarkNorthCluster/Smm/DxeSmm/QncSmmDispatcher/QNCSmmDispatcher.inf\r
-\r
- QuarkSocPkg/QuarkSouthCluster/Usb/Common/Pei/UsbPei.inf\r
- QuarkSocPkg/QuarkSouthCluster/Usb/Ohci/Pei/OhciPei.inf\r
- QuarkSocPkg/QuarkSouthCluster/IohInit/Dxe/IohInitDxe.inf\r
- QuarkSocPkg/QuarkSouthCluster/Usb/Ohci/Dxe/OhciDxe.inf\r
- QuarkSocPkg/QuarkSouthCluster/Sdio/Dxe/SDControllerDxe/SDControllerDxe.inf\r
- QuarkSocPkg/QuarkSouthCluster/Sdio/Dxe/SDMediaDeviceDxe/SDMediaDeviceDxe.inf\r
+++ /dev/null
-/** @file\r
-\r
-Header file for chipset CE-AT spec.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _CE_ATA_H\r
-#define _CE_ATA_H\r
-\r
-#pragma pack(1)\r
-\r
-\r
-#define DATA_UNIT_SIZE 512\r
-\r
-\r
-#define CMD60 60\r
-#define CMD61 61\r
-\r
-\r
-#define RW_MULTIPLE_REGISTER CMD60\r
-#define RW_MULTIPLE_BLOCK CMD61\r
-\r
-\r
-#define CE_ATA_SIG_CE 0xCE\r
-#define CE_ATA_SIG_AA 0xAA\r
-\r
-\r
-#define Reg_Features_Exp 01\r
-#define Reg_SectorCount_Exp 02\r
-#define Reg_LBALow_Exp 03\r
-#define Reg_LBAMid_Exp 04\r
-#define Reg_LBAHigh_Exp 05\r
-#define Reg_Control 06\r
-#define Reg_Features_Error 09\r
-#define Reg_SectorCount 10\r
-#define Reg_LBALow 11\r
-#define Reg_LBAMid 12\r
-#define Reg_LBAHigh 13\r
-#define Reg_Device_Head 14\r
-#define Reg_Command_Status 15\r
-\r
-#define Reg_scrTempC 0x80\r
-#define Reg_scrTempMaxP 0x84\r
-#define Reg_scrTempMinP 0x88\r
-#define Reg_scrStatus 0x8C\r
-#define Reg_scrReallocsA 0x90\r
-#define Reg_scrERetractsA 0x94\r
-#define Reg_scrCapabilities 0x98\r
-#define Reg_scrControl 0xC0\r
-\r
-\r
-\r
-typedef struct {\r
- UINT8 Reserved0;\r
- UINT8 Features_Exp;\r
- UINT8 SectorCount_Exp;\r
- UINT8 LBALow_Exp;\r
- UINT8 LBAMid_Exp;\r
- UINT8 LBAHigh_Exp;\r
- UINT8 Control;\r
- UINT8 Reserved1[2];\r
- UINT8 Features_Error;\r
- UINT8 SectorCount;\r
- UINT8 LBALow;\r
- UINT8 LBAMid;\r
- UINT8 LBAHigh;\r
- UINT8 Device_Head;\r
- UINT8 Command_Status;\r
-}TASK_FILE;\r
-\r
-\r
-//\r
-//Reduced ATA command set\r
-//\r
-#define IDENTIFY_DEVICE 0xEC\r
-#define READ_DMA_EXT 0x25\r
-#define WRITE_DMA_EXT 0x35\r
-#define STANDBY_IMMEDIATE 0xE0\r
-#define FLUSH_CACHE_EXT 0xEA\r
-\r
-\r
-\r
-typedef struct {\r
- UINT16 Reserved0[10];\r
- UINT16 SerialNumber[10];\r
- UINT16 Reserved1[3];\r
- UINT16 FirmwareRevision[4];\r
- UINT16 ModelNumber[20];\r
- UINT16 Reserved2[33];\r
- UINT16 MajorVersion;\r
- UINT16 Reserved3[19];\r
- UINT16 MaximumLBA[4];\r
- UINT16 Reserved4[2];\r
- UINT16 Sectorsize;\r
- UINT16 Reserved5;\r
- UINT16 DeviceGUID[4];\r
- UINT16 Reserved6[94];\r
- UINT16 Features;\r
- UINT16 MaxWritesPerAddress;\r
- UINT16 Reserved7[47];\r
- UINT16 IntegrityWord;\r
-}IDENTIFY_DEVICE_DATA;\r
-\r
-\r
-\r
-\r
-\r
-#pragma pack()\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Include file for I2C DXE Driver register definitions (PCIe config. space and memory space).\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _I2C_REGS_H_\r
-#define _I2C_REGS_H_\r
-\r
-\r
-//----------------------------------------------------------------------------\r
-/// I2C Device Address\r
-//----------------------------------------------------------------------------\r
-typedef struct {\r
- ///\r
- /// The I2C hardware address to which the I2C device is preassigned or allocated.\r
- ///\r
- UINTN I2CDeviceAddress : 10;\r
-} EFI_I2C_DEVICE_ADDRESS;\r
-\r
-//----------------------------------------------------------------------------\r
-/// I2C Addressing Mode (7-bit or 10 bit)\r
-//----------------------------------------------------------------------------\r
-typedef enum _EFI_I2C_ADDR_MODE {\r
- EfiI2CSevenBitAddrMode,\r
- EfiI2CTenBitAddrMode,\r
-} EFI_I2C_ADDR_MODE;\r
-\r
-\r
-//----------------------------------------------------------------------------\r
-// I2C Controller B:D:F\r
-//----------------------------------------------------------------------------\r
-#define I2C_Bus 0x00\r
-#define I2C_Device 0x15\r
-#define I2C_Func 0x02\r
-\r
-//----------------------------------------------------------------------------\r
-// Memory Mapped Registers\r
-//----------------------------------------------------------------------------\r
-#define I2C_REG_CON 0x00 // Control Register\r
-#define B_I2C_REG_CON_SPEED (BIT2+BIT1) // standard mode (01) or fast mode (10)\r
-#define B_I2C_REG_CON_10BITADD_MASTER (BIT4) // 7-bit addressing (0) or 10-bit addressing (1)\r
-#define I2C_REG_TAR 0x04 // Master Target Address Register\r
-#define B_I2C_REG_TAR (BIT9+BIT8+BIT7+BIT6+BIT5+BIT4+BIT3+BIT2+BIT1+BIT0) // Master Target Address bits\r
-#define I2C_REG_DATA_CMD 0x10 // Data Buffer and Command Register\r
-#define B_I2C_REG_DATA_CMD_RW (BIT8) // Data Buffer and Command Register Read/Write bit\r
-#define B_I2C_REG_DATA_CMD_STOP (BIT9) // Data Buffer and Command Register STOP bit\r
-#define B_I2C_REG_DATA_CMD_RESTART (BIT10) // Data Buffer and Command Register RESTART bit\r
-#define I2C_REG_SS_SCL_HCNT 0x14 // Standard Speed Clock SCL High Count Register\r
-#define I2C_REG_SS_SCL_LCNT 0x18 // Standard Speed Clock SCL Low Count Register\r
-#define I2C_REG_FS_SCL_HCNT 0x1C // Fast Speed Clock SCL High Count Register\r
-#define I2C_REG_FS_SCL_LCNT 0x20 // Fast Speed Clock SCL Low Count Register\r
-#define I2C_REG_INTR_STAT 0x2C // Interrupt Status Register\r
-#define B_I2C_REG_INTR_STAT_STOP_DET (BIT9) // Interrupt Status Register STOP_DET signal status\r
-#define I2C_REG_INTR_MASK 0x30 // Interrupt Status Mask Register\r
-#define I2C_REG_RAW_INTR_STAT 0x34 // Raw Interrupt Status Register\r
-#define I2C_REG_RAW_INTR_STAT_STOP_DET (BIT9) // Raw Interrupt Status Register STOP_DET signal status.\r
-#define I2C_REG_RAW_INTR_STAT_TX_ABRT (BIT6) // Raw Interrupt Status Register TX Abort status.\r
-#define I2C_REG_RAW_INTR_STAT_TX_OVER (BIT3) // Raw Interrupt Status Register TX Overflow signal status.\r
-#define I2C_REG_RAW_INTR_STAT_RX_OVER (BIT1) // Raw Interrupt Status Register RX Overflow signal status.\r
-#define I2C_REG_RAW_INTR_STAT_RX_UNDER (BIT0) // Raw Interrupt Status Register RX Underflow signal status.\r
-#define I2C_REG_RX_TL 0x38 // Receive FIFO Threshold Level Register\r
-#define I2C_REG_TX_TL 0x3C // Transmit FIFO Threshold Level Register\r
-#define I2C_REG_CLR_INT 0x40 // Clear Combined and Individual Interrupt Register\r
-#define I2C_REG_CLR_RX_UNDER 0x44 // Clear RX Under Interrupt Register\r
-#define I2C_REG_CLR_RX_OVER 0x48 // Clear RX Over Interrupt Register\r
-#define I2C_REG_CLR_TX_OVER 0x4C // Clear TX Over Interrupt Register\r
-#define I2C_REG_CLR_RD_REQ 0x50 // Clear RD REQ Interrupt Register\r
-#define I2C_REG_CLR_TX_ABRT 0x54 // Clear TX ABRT Interrupt Register\r
-#define I2C_REG_CLR_ACTIVITY 0x5C // Clear Activity Interrupt Register\r
-#define I2C_REG_CLR_STOP_DET 0x60 // Clear STOP DET Interrupt Register\r
-#define B_I2C_REG_CLR_STOP_DET (BIT0) // Clear STOP DET Interrupt Register\r
-#define I2C_REG_CLR_START_DET 0x64 // Clear START DET Interrupt Register\r
-#define B_I2C_REG_CLR_START_DET (BIT0) // Clear START DET Interrupt Register\r
-#define I2C_REG_ENABLE 0x6C // Enable Register\r
-#define B_I2C_REG_ENABLE (BIT0) // Enable (1) or disable (0) I2C Controller\r
-#define I2C_REG_STATUS 0x70 // Status Register\r
-#define I2C_REG_TXFLR 0x74 // Transmit FIFO Level Register\r
-#define B_I2C_REG_TXFLR (BIT3+BIT2+BIT1+BIT0) // Transmit FIFO Level Register bits\r
-#define I2C_REG_RXFLR 0x78 // Receive FIFO Level Register\r
-#define B_I2C_REG_RXFLR (BIT3+BIT2+BIT1+BIT0) // Receive FIFO Level Register bits\r
-#define I2C_REG_SDA_HOLD 0x7C // SDA HOLD Register\r
-#define I2C_REG_TX_ABRT_SOURCE 0x80 // Transmit Abort Source Register\r
-#define I2C_REG_ENABLE_STATUS 0x9C // Enable Status Register\r
-#define I2C_REG_FS_SPKLEN 0xA0 // SS and FS Spike Suppression Limit Register\r
-\r
-//\r
-// Features.\r
-//\r
-#define I2C_FIFO_SIZE 16\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Header file for QuarkSCSocId Ioh.\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-#ifndef _IOH_H_\r
-#define _IOH_H_\r
-\r
-#ifndef BIT0\r
-#define BIT0 0x01\r
-#define BIT1 0x02\r
-#define BIT2 0x04\r
-#define BIT3 0x08\r
-#define BIT4 0x10\r
-#define BIT5 0x20\r
-#define BIT6 0x40\r
-#define BIT7 0x80\r
-#define BIT8 0x100\r
-#define BIT9 0x200\r
-#define BIT00 0x00000001\r
-#define BIT01 0x00000002\r
-#define BIT02 0x00000004\r
-#define BIT03 0x00000008\r
-#define BIT04 0x00000010\r
-#define BIT05 0x00000020\r
-#define BIT06 0x00000040\r
-#define BIT07 0x00000080\r
-#define BIT08 0x00000100\r
-#define BIT09 0x00000200\r
-#define BIT10 0x00000400\r
-#define BIT11 0x00000800\r
-#define BIT12 0x00001000\r
-#define BIT13 0x00002000\r
-#define BIT14 0x00004000\r
-#define BIT15 0x00008000\r
-#define BIT16 0x00010000\r
-#define BIT17 0x00020000\r
-#define BIT18 0x00040000\r
-#define BIT19 0x00080000\r
-#define BIT20 0x00100000\r
-#define BIT21 0x00200000\r
-#define BIT22 0x00400000\r
-#define BIT23 0x00800000\r
-#define BIT24 0x01000000\r
-#define BIT25 0x02000000\r
-#define BIT26 0x04000000\r
-#define BIT27 0x08000000\r
-#define BIT28 0x10000000\r
-#define BIT29 0x20000000\r
-#define BIT30 0x40000000\r
-#define BIT31 0x80000000\r
-#endif\r
-\r
-#define IOH_PCI_CFG_ADDRESS(bus,dev,func,reg) \\r
- ((UINT32) ( (((UINTN)bus) << 24) + (((UINTN)dev) << 16) + \\r
- (((UINTN)func) << 8) + ((UINTN)reg) ))& 0x00000000ffffffff\r
-\r
-//----------------------------------------------------------------------------\r
-\r
-#define INTEL_VENDOR_ID 0x8086 // Intel Vendor ID\r
-\r
-//----------------------------------------------------------------------------\r
-// Pci Configuration Map Register Offsets\r
-//----------------------------------------------------------------------------\r
-#define PCI_REG_VID 0x00 // Vendor ID Register\r
-#define PCI_REG_DID 0x02 // Device ID Register\r
-#define PCI_REG_PCICMD 0x04 // PCI Command Register\r
-#define PCI_REG_PCISTS 0x06 // PCI Status Register\r
-#define PCI_REG_RID 0x08 // PCI Revision ID Register\r
-#define PCI_REG_PI 0x09 // Programming Interface\r
-#define PCI_REG_SCC 0x0a // Sub Class Code Register\r
-#define PCI_REG_BCC 0x0b // Base Class Code Register\r
-#define PCI_REG_PMLT 0x0d // Primary Master Latnecy Timer\r
-#define PCI_REG_HDR 0x0e // Header Type Register\r
-#define PCI_REG_PBUS 0x18 // Primary Bus Number Register\r
-#define PCI_REG_SBUS 0x19 // Secondary Bus Number Register\r
-#define PCI_REG_SUBUS 0x1a // Subordinate Bus Number Register\r
-#define PCI_REG_SMLT 0x1b // Secondary Master Latnecy Timer\r
-#define PCI_REG_IOBASE 0x1c // I/O base Register\r
-#define PCI_REG_IOLIMIT 0x1d // I/O Limit Register\r
-#define PCI_REG_SECSTATUS 0x1e // Secondary Status Register\r
-#define PCI_REG_MEMBASE 0x20 // Memory Base Register\r
-#define PCI_REG_MEMLIMIT 0x22 // Memory Limit Register\r
-#define PCI_REG_PRE_MEMBASE 0x24 // Prefretchable memory Base register\r
-#define PCI_REG_PRE_MEMLIMIT 0x26 // Prefretchable memory Limit register\r
-#define PCI_REG_SVID0 0x2c // Subsystem Vendor ID low byte\r
-#define PCI_REG_SVID1 0x2d // Subsystem Vendor ID high byte\r
-#define PCI_REG_SID0 0x2e // Subsystem ID low byte\r
-#define PCI_REG_SID1 0x2f // Subsystem ID high byte\r
-#define PCI_REG_IOBASE_U 0x30 // I/O base Upper Register\r
-#define PCI_REG_IOLIMIT_U 0x32 // I/O Limit Upper Register\r
-#define PCI_REG_INTLINE 0x3c // Interrupt Line Register\r
-#define PCI_REG_BRIDGE_CNTL 0x3e // Bridge Control Register\r
-\r
-//---------------------------------------------------------------------------\r
-// QuarkSCSocId Packet Hub definitions\r
-//---------------------------------------------------------------------------\r
-\r
-#define PCIE_BRIDGE_VID_DID 0x88008086\r
-\r
-//---------------------------------------------------------------------------\r
-// Quark South Cluster definitions.\r
-//---------------------------------------------------------------------------\r
-\r
-#define IOH_BUS 0\r
-#define IOH_PCI_IOSF2AHB_0_DEV_NUM 0x14\r
-#define IOH_PCI_IOSF2AHB_0_MAX_FUNCS 7\r
-#define IOH_PCI_IOSF2AHB_1_DEV_NUM 0x15\r
-#define IOH_PCI_IOSF2AHB_1_MAX_FUNCS 3\r
-\r
-//---------------------------------------------------------------------------\r
-// Quark South Cluster USB definitions.\r
-//---------------------------------------------------------------------------\r
-\r
-#define IOH_USB_BUS_NUMBER IOH_BUS\r
-#define IOH_USB_CONTROLLER_MMIO_RANGE 0x1000\r
-#define IOH_MAX_OHCI_USB_CONTROLLERS 1\r
-#define IOH_MAX_EHCI_USB_CONTROLLERS 1\r
-#define IOH_MAX_USBDEVICE_USB_CONTROLLERS 1\r
-\r
-#define R_IOH_USB_VENDOR_ID 0x00\r
-#define V_IOH_USB_VENDOR_ID INTEL_VENDOR_ID\r
-#define R_IOH_USB_DEVICE_ID 0x02\r
-#define R_IOH_USB_COMMAND 0x04\r
-#define B_IOH_USB_COMMAND_BME BIT2\r
-#define B_IOH_USB_COMMAND_MSE BIT1\r
-#define B_IOH_USB_COMMAND_ISE BIT0\r
-#define R_IOH_USB_MEMBAR 0x10\r
-#define B_IOH_USB_MEMBAR_ADDRESS_MASK 0xFFFFF000 // [31:12].\r
-#define R_IOH_USB_OHCI_HCCABAR 0x18\r
-\r
-//---------------------------------------------------------------------------\r
-// Quark South Cluster OHCI definitions\r
-//---------------------------------------------------------------------------\r
-#define IOH_USB_OHCI_DEVICE_NUMBER IOH_PCI_IOSF2AHB_0_DEV_NUM\r
-#define IOH_OHCI_FUNCTION_NUMBER 0x04\r
-\r
-//---------------------------------------------------------------------------\r
-// Quark South Cluster EHCI definitions\r
-//---------------------------------------------------------------------------\r
-#define IOH_USB_EHCI_DEVICE_NUMBER IOH_PCI_IOSF2AHB_0_DEV_NUM\r
-#define IOH_EHCI_FUNCTION_NUMBER 0x03\r
-\r
-//\r
-// EHCI memory mapped registers offset from memory BAR0.\r
-//\r
-#define R_IOH_EHCI_CAPLENGTH 0x00\r
-#define R_IOH_EHCI_INSNREG01 0x94\r
-#define B_IOH_EHCI_INSNREG01_OUT_THRESHOLD_BP (16)\r
-#define B_IOH_EHCI_INSNREG01_OUT_THRESHOLD_MASK (0xff << B_IOH_EHCI_INSNREG01_OUT_THRESHOLD_BP)\r
-#define B_IOH_EHCI_INSNREG01_IN_THRESHOLD_BP (0)\r
-#define B_IOH_EHCI_INSNREG01_IN_THRESHOLD_MASK (0xff << B_IOH_EHCI_INSNREG01_IN_THRESHOLD_BP)\r
-\r
-//\r
-// EHCI memory mapped registers offset from memory BAR0 + Cap length value.\r
-//\r
-#define R_IOH_EHCI_CONFIGFLAGS 0x40\r
-\r
-//---------------------------------------------------------------------------\r
-// Quark South Cluster USB Device definitions\r
-//---------------------------------------------------------------------------\r
-#define IOH_USBDEVICE_DEVICE_NUMBER IOH_PCI_IOSF2AHB_0_DEV_NUM\r
-#define IOH_USBDEVICE_FUNCTION_NUMBER 0x02\r
-\r
-//\r
-// USB Device memory mapped registers offset from memory BAR0.\r
-//\r
-#define R_IOH_USBDEVICE_D_INTR_UDC_REG 0x40c\r
-#define R_IOH_USBDEVICE_D_INTR_MSK_UDC_REG 0x410\r
-#define B_IOH_USBDEVICE_D_INTR_MSK_UDC_REG_MASK1_MASK 0xff\r
-#define R_IOH_USBDEVICE_EP_INTR_UDC_REG 0x414\r
-#define R_IOH_USBDEVICE_EP_INTR_MSK_UDC_REG 0x418\r
-#define B_IOH_USBDEVICE_EP_INTR_MSK_UDC_REG_OUT_EP_MASK 0x000f0000\r
-#define B_IOH_USBDEVICE_EP_INTR_MSK_UDC_REG_IN_EP_MASK 0x0000000f\r
-\r
-//---------------------------------------------------------------------------\r
-// Quark South Cluster 10/100 Mbps Ethernet Device definitions.\r
-//---------------------------------------------------------------------------\r
-#define IOH_MAC0_BUS_NUMBER IOH_BUS\r
-#define IOH_MAC0_DEVICE_NUMBER IOH_PCI_IOSF2AHB_0_DEV_NUM\r
-#define IOH_MAC0_FUNCTION_NUMBER 0x06\r
-#define IOH_MAC1_BUS_NUMBER IOH_BUS\r
-#define IOH_MAC1_DEVICE_NUMBER IOH_PCI_IOSF2AHB_0_DEV_NUM\r
-#define IOH_MAC1_FUNCTION_NUMBER 0x07\r
-\r
-//\r
-// MAC Device PCI config registers.\r
-//\r
-#define R_IOH_MAC_DEVICE_ID 0x02\r
-#define V_IOH_MAC_VENDOR_ID INTEL_VENDOR_ID\r
-#define R_IOH_MAC_DEVICE_ID 0x02\r
-#define V_IOH_MAC_DEVICE_ID 0x0937\r
-#define R_IOH_MAC_COMMAND 0x04\r
-#define B_IOH_MAC_COMMAND_BME BIT2\r
-#define B_IOH_MAC_COMMAND_MSE BIT1\r
-#define B_IOH_MAC_COMMAND_ISE BIT0\r
-#define R_IOH_MAC_MEMBAR 0x10\r
-#define B_IOH_MAC_MEMBAR_ADDRESS_MASK 0xFFFFF000\r
-\r
-//\r
-// LAN Device memory mapped registers offset from memory BAR0.\r
-//\r
-#define R_IOH_MAC_GMAC_REG_8 0x20\r
-#define B_IOH_MAC_USERVER_MASK 0x0000FF00\r
-#define B_IOH_MAC_SNPSVER_MASK 0x000000FF\r
-#define R_IOH_MAC_GMAC_REG_16 0x40\r
-#define B_IOH_MAC_ADDRHI_MASK 0x0000FFFF\r
-#define B_IOH_MAC_AE BIT31\r
-#define R_IOH_MAC_GMAC_REG_17 0x44\r
-#define B_IOH_MAC_ADDRLO_MASK 0xFFFFFFFF\r
-\r
-//---------------------------------------------------------------------------\r
-// Quark I2C / GPIO definitions\r
-//---------------------------------------------------------------------------\r
-\r
-#define V_IOH_I2C_GPIO_VENDOR_ID INTEL_VENDOR_ID\r
-#define V_IOH_I2C_GPIO_DEVICE_ID 0x0934\r
-\r
-#define R_IOH_I2C_MEMBAR 0x10\r
-#define B_IOH_I2C_GPIO_MEMBAR_ADDR_MASK 0xFFFFF000 // [31:12].\r
-\r
-#define GPIO_SWPORTA_DR 0x00\r
-#define GPIO_SWPORTA_DDR 0x04\r
-#define GPIO_INTEN 0x30\r
-#define GPIO_INTMASK 0x34\r
-#define GPIO_INTTYPE_LEVEL 0x38\r
-#define GPIO_INT_POLARITY 0x3C\r
-#define GPIO_INTSTATUS 0x40\r
-#define GPIO_RAW_INTSTATUS 0x44\r
-#define GPIO_DEBOUNCE 0x48\r
-#define GPIO_PORTA_EOI 0x4C\r
-#define GPIO_EXT_PORTA 0x50\r
-#define GPIO_EXT_PORTB 0x54\r
-#define GPIO_LS_SYNC 0x60\r
-#define GPIO_CONFIG_REG2 0x70\r
-#define GPIO_CONFIG_REG1 0x74\r
-\r
-//---------------------------------------------------------------------------\r
-// Quark South Cluster UART definitions.\r
-//---------------------------------------------------------------------------\r
-\r
-#define R_IOH_UART_MEMBAR 0x10\r
-#define B_IOH_UART_MEMBAR_ADDRESS_MASK 0xFFFFF000 // [31:12].\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Macros to simplify and abstract the interface to PCI configuration.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-#ifndef _IOH_ACCESS_H_\r
-#define _IOH_ACCESS_H_\r
-\r
-#include "Ioh.h"\r
-#include "IohCommonDefinitions.h"\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-This header file provides common definitions just for MCH using to avoid including extra module's file.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _IOH_COMMON_DEFINITIONS_H_\r
-#define _IOH_COMMON_DEFINITIONS_H_\r
-\r
-//\r
-// PCI CONFIGURATION MAP REGISTER OFFSETS\r
-//\r
-#ifndef PCI_VID\r
-#define PCI_VID 0x0000 // Vendor ID Register\r
-#define PCI_DID 0x0002 // Device ID Register\r
-#define PCI_CMD 0x0004 // PCI Command Register\r
-#define PCI_STS 0x0006 // PCI Status Register\r
-#define PCI_RID 0x0008 // Revision ID Register\r
-#define PCI_IFT 0x0009 // Interface Type\r
-#define PCI_SCC 0x000A // Sub Class Code Register\r
-#define PCI_BCC 0x000B // Base Class Code Register\r
-#define PCI_CLS 0x000C // Cache Line Size\r
-#define PCI_PMLT 0x000D // Primary Master Latency Timer\r
-#define PCI_HDR 0x000E // Header Type Register\r
-#define PCI_BIST 0x000F // Built in Self Test Register\r
-#define PCI_BAR0 0x0010 // Base Address Register 0\r
-#define PCI_BAR1 0x0014 // Base Address Register 1\r
-#define PCI_BAR2 0x0018 // Base Address Register 2\r
-#define PCI_PBUS 0x0018 // Primary Bus Number Register\r
-#define PCI_SBUS 0x0019 // Secondary Bus Number Register\r
-#define PCI_SUBUS 0x001A // Subordinate Bus Number Register\r
-#define PCI_SMLT 0x001B // Secondary Master Latency Timer\r
-#define PCI_BAR3 0x001C // Base Address Register 3\r
-#define PCI_IOBASE 0x001C // I/O base Register\r
-#define PCI_IOLIMIT 0x001D // I/O Limit Register\r
-#define PCI_SECSTATUS 0x001E // Secondary Status Register\r
-#define PCI_BAR4 0x0020 // Base Address Register 4\r
-#define PCI_MEMBASE 0x0020 // Memory Base Register\r
-#define PCI_MEMLIMIT 0x0022 // Memory Limit Register\r
-#define PCI_BAR5 0x0024 // Base Address Register 5\r
-#define PCI_PRE_MEMBASE 0x0024 // Prefetchable memory Base register\r
-#define PCI_PRE_MEMLIMIT 0x0026 // Prefetchable memory Limit register\r
-#define PCI_PRE_MEMBASE_U 0x0028 // Prefetchable memory base upper 32 bits\r
-#define PCI_PRE_MEMLIMIT_U 0x002C // Prefetchable memory limit upper 32 bits\r
-#define PCI_SVID 0x002C // Subsystem Vendor ID\r
-#define PCI_SID 0x002E // Subsystem ID\r
-#define PCI_IOBASE_U 0x0030 // I/O base Upper Register\r
-#define PCI_IOLIMIT_U 0x0032 // I/O Limit Upper Register\r
-#define PCI_CAPP 0x0034 // Capabilities Pointer\r
-#define PCI_EROM 0x0038 // Expansion ROM Base Address\r
-#define PCI_INTLINE 0x003C // Interrupt Line Register\r
-#define PCI_INTPIN 0x003D // Interrupt Pin Register\r
-#define PCI_MAXGNT 0x003E // Max Grant Register\r
-#define PCI_BRIDGE_CNTL 0x003E // Bridge Control Register\r
-#define PCI_MAXLAT 0x003F // Max Latency Register\r
-#endif\r
-//\r
-// Bit Difinitions\r
-//\r
-#ifndef BIT0\r
-#define BIT0 0x0001\r
-#define BIT1 0x0002\r
-#define BIT2 0x0004\r
-#define BIT3 0x0008\r
-#define BIT4 0x0010\r
-#define BIT5 0x0020\r
-#define BIT6 0x0040\r
-#define BIT7 0x0080\r
-#define BIT8 0x0100\r
-#define BIT9 0x0200\r
-#define BIT10 0x0400\r
-#define BIT11 0x0800\r
-#define BIT12 0x1000\r
-#define BIT13 0x2000\r
-#define BIT14 0x4000\r
-#define BIT15 0x8000\r
-#define BIT16 0x00010000\r
-#define BIT17 0x00020000\r
-#define BIT18 0x00040000\r
-#define BIT19 0x00080000\r
-#define BIT20 0x00100000\r
-#define BIT21 0x00200000\r
-#define BIT22 0x00400000\r
-#define BIT23 0x00800000\r
-#define BIT24 0x01000000\r
-#define BIT25 0x02000000\r
-#define BIT26 0x04000000\r
-#define BIT27 0x08000000\r
-#define BIT28 0x10000000\r
-#define BIT29 0x20000000\r
-#define BIT30 0x40000000\r
-#define BIT31 0x80000000\r
-#endif\r
-\r
-\r
-//\r
-// Common Memory mapped Io access macros ------------------------------------------\r
-//\r
-#define IohMmioAddress( BaseAddr, Register ) \\r
- ( (UINTN)BaseAddr + \\r
- (UINTN)(Register) \\r
- )\r
-\r
-//\r
-// UINT64\r
-//\r
-#define IohMmio64Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT64 *)IohMmioAddress( BaseAddr, Register ) )\r
-\r
-#define IohMmio64( BaseAddr, Register ) \\r
- *IohMmio64Ptr( BaseAddr, Register )\r
-\r
-#define IohMmio64Or( BaseAddr, Register, OrData ) \\r
- IohMmio64( BaseAddr, Register ) = \\r
- (UINT64) ( \\r
- IohMmio64( BaseAddr, Register ) | \\r
- (UINT64)(OrData) \\r
- )\r
-\r
-#define IohMmio64And( BaseAddr, Register, AndData ) \\r
- IohMmio64( BaseAddr, Register ) = \\r
- (UINT64) ( \\r
- IohMmio64( BaseAddr, Register ) & \\r
- (UINT64)(AndData) \\r
- )\r
-\r
-#define IohMmio64AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- IohMmio64( BaseAddr, Register ) = \\r
- (UINT64) ( \\r
- ( IohMmio64( BaseAddr, Register ) & \\r
- (UINT64)(AndData) \\r
- ) | \\r
- (UINT64)(OrData) \\r
- )\r
-\r
-//\r
-// UINT32\r
-//\r
-#define IohMmio32Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT32 *)IohMmioAddress( BaseAddr, Register ) )\r
-\r
-#define IohMmio32( BaseAddr, Register ) \\r
- *IohMmio32Ptr( BaseAddr, Register )\r
-\r
-#define IohMmio32Or( BaseAddr, Register, OrData ) \\r
- IohMmio32( BaseAddr, Register ) = \\r
- (UINT32) ( \\r
- IohMmio32( BaseAddr, Register ) | \\r
- (UINT32)(OrData) \\r
- )\r
-\r
-#define IohMmio32And( BaseAddr, Register, AndData ) \\r
- IohMmio32( BaseAddr, Register ) = \\r
- (UINT32) ( \\r
- IohMmio32( BaseAddr, Register ) & \\r
- (UINT32)(AndData) \\r
- )\r
-\r
-#define IohMmio32AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- IohMmio32( BaseAddr, Register ) = \\r
- (UINT32) ( \\r
- ( IohMmio32( BaseAddr, Register ) & \\r
- (UINT32)(AndData) \\r
- ) | \\r
- (UINT32)(OrData) \\r
- )\r
-//\r
-// UINT16\r
-//\r
-\r
-#define IohMmio16Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT16 *)IohMmioAddress( BaseAddr, Register ) )\r
-\r
-#define IohMmio16( BaseAddr, Register ) \\r
- *IohMmio16Ptr( BaseAddr, Register )\r
-\r
-#define IohMmio16Or( BaseAddr, Register, OrData ) \\r
- IohMmio16( BaseAddr, Register ) = \\r
- (UINT16) ( \\r
- IohMmio16( BaseAddr, Register ) | \\r
- (UINT16)(OrData) \\r
- )\r
-\r
-#define IohMmio16And( BaseAddr, Register, AndData ) \\r
- IohMmio16( BaseAddr, Register ) = \\r
- (UINT16) ( \\r
- IohMmio16( BaseAddr, Register ) & \\r
- (UINT16)(AndData) \\r
- )\r
-\r
-#define IohMmio16AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- IohMmio16( BaseAddr, Register ) = \\r
- (UINT16) ( \\r
- ( IohMmio16( BaseAddr, Register ) & \\r
- (UINT16)(AndData) \\r
- ) | \\r
- (UINT16)(OrData) \\r
- )\r
-//\r
-// UINT8\r
-//\r
-#define IohMmio8Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT8 *)IohMmioAddress( BaseAddr, Register ) )\r
-\r
-#define IohMmio8( BaseAddr, Register ) \\r
- *IohMmio8Ptr( BaseAddr, Register )\r
-\r
-#define IohMmio8Or( BaseAddr, Register, OrData ) \\r
- IohMmio8( BaseAddr, Register ) = \\r
- (UINT8) ( \\r
- IohMmio8( BaseAddr, Register ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-#define IohMmio8And( BaseAddr, Register, AndData ) \\r
- IohMmio8( BaseAddr, Register ) = \\r
- (UINT8) ( \\r
- IohMmio8( BaseAddr, Register ) & \\r
- (UINT8)(AndData) \\r
- )\r
-\r
-#define IohMmio8AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- IohMmio8( BaseAddr, Register ) = \\r
- (UINT8) ( \\r
- ( IohMmio8( BaseAddr, Register ) & \\r
- (UINT8)(AndData) \\r
- ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-//\r
-// Common Memory mapped Pci access macros ------------------------------------------\r
-//\r
-#define Ioh_PCI_EXPRESS_BASE_ADDRESS 0xE0000000\r
-\r
-\r
-#define IohMmPciAddress( Segment, Bus, Device, Function, Register ) \\r
- ( (UINTN)Ioh_PCI_EXPRESS_BASE_ADDRESS + \\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) + \\r
- (UINTN)(Register) \\r
- )\r
-\r
-//\r
-// UINT32\r
-//\r
-#define IohMmPci32Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT32 *)IohMmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define IohMmPci32( Segment, Bus, Device, Function, Register ) \\r
- *IohMmPci32Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define IohMmPci32Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- IohMmPci32( Segment, Bus, Device, Function, Register ) = \\r
- (UINT32) ( \\r
- IohMmPci32( Segment, Bus, Device, Function, Register ) | \\r
- (UINT32)(OrData) \\r
- )\r
-\r
-#define IohMmPci32And( Segment, Bus, Device, Function, Register, AndData ) \\r
- IohMmPci32( Segment, Bus, Device, Function, Register ) = \\r
- (UINT32) ( \\r
- IohMmPci32( Segment, Bus, Device, Function, Register ) & \\r
- (UINT32)(AndData) \\r
- )\r
-\r
-#define IohMmPci32AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- IohMmPci32( Segment, Bus, Device, Function, Register ) = \\r
- (UINT32) ( \\r
- ( IohMmPci32( Segment, Bus, Device, Function, Register ) & \\r
- (UINT32)(AndData) \\r
- ) | \\r
- (UINT32)(OrData) \\r
- )\r
-//\r
-// UINT16\r
-//\r
-#define IohMmPci16Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT16 *)IohMmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define IohMmPci16( Segment, Bus, Device, Function, Register ) \\r
- *IohMmPci16Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define IohMmPci16Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- IohMmPci16( Segment, Bus, Device, Function, Register ) = \\r
- (UINT16) ( \\r
- IohMmPci16( Segment, Bus, Device, Function, Register ) | \\r
- (UINT16)(OrData) \\r
- )\r
-\r
-#define IohMmPci16And( Segment, Bus, Device, Function, Register, AndData ) \\r
- IohMmPci16( Segment, Bus, Device, Function, Register ) = \\r
- (UINT16) ( \\r
- IohMmPci16( Segment, Bus, Device, Function, Register ) & \\r
- (UINT16)(AndData) \\r
- )\r
-\r
-#define IohMmPci16AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- IohMmPci16( Segment, Bus, Device, Function, Register ) = \\r
- (UINT16) ( \\r
- ( IohMmPci16( Segment, Bus, Device, Function, Register ) & \\r
- (UINT16)(AndData) \\r
- ) | \\r
- (UINT16)(OrData) \\r
- )\r
-//\r
-// UINT8\r
-//\r
-#define IohMmPci8Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT8 *)IohMmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define IohMmPci8( Segment, Bus, Device, Function, Register ) \\r
- *IohMmPci8Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define IohMmPci8Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- IohMmPci8( Segment, Bus, Device, Function, Register ) = \\r
- (UINT8) ( \\r
- IohMmPci8( Segment, Bus, Device, Function, Register ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-#define IohMmPci8And( Segment, Bus, Device, Function, Register, AndData ) \\r
- IohMmPci8( Segment, Bus, Device, Function, Register ) = \\r
- (UINT8) ( \\r
- IohMmPci8( Segment, Bus, Device, Function, Register ) & \\r
- (UINT8)(AndData) \\r
- )\r
-\r
-#define IohMmPci8AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- IohMmPci8( Segment, Bus, Device, Function, Register ) = \\r
- (UINT8) ( \\r
- ( IohMmPci8( Segment, Bus, Device, Function, Register ) & \\r
- (UINT8)(AndData) \\r
- ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Intel I2C library implementation built upon I/O library\r
-\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _I2C_LIB_H_\r
-#define _I2C_LIB_H_\r
-\r
-#include "I2cRegs.h"\r
-\r
-/**\r
-\r
- The I2cWriteByte() function is a wrapper function for the WriteByte() function.\r
- Provides a standard way to execute a standard single byte write to an IC2 device\r
- (without accessing sub-addresses), as defined in the I2C Specification.\r
-\r
- @param SlaveAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @param Buffer Contains the value of byte data to execute to the\r
- I2C slave device.\r
-\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_INVALID_PARAMETER This or Buffer pointers are invalid.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cWriteByte (\r
- IN EFI_I2C_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_I2C_ADDR_MODE AddrMode,\r
- IN OUT VOID *Buffer\r
- );\r
-\r
-/**\r
-\r
- The I2cReadByte() function is a wrapper function for the ReadByte() function.\r
- Provides a standard way to execute a standard single byte read to an I2C device\r
- (without accessing sub-addresses), as defined in the I2C Specification.\r
-\r
- @param SlaveAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @param Buffer Contains the value of byte data read from the\r
- I2C slave device.\r
-\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_INVALID_PARAMETER This or Buffer pointers are invalid.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cReadByte (\r
- IN EFI_I2C_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_I2C_ADDR_MODE AddrMode,\r
- IN OUT VOID *Buffer\r
- );\r
-\r
-/**\r
-\r
- The I2cWriteMultipleByte() function is a wrapper function for the WriteMultipleByte()\r
- function. Provides a standard way to execute multiple byte writes to an I2C device (e.g. when\r
- accessing sub-addresses or writing block of data), as defined in the I2C Specification.\r
-\r
- @param SlaveAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @param Length No. of bytes to be written.\r
-\r
- @param Buffer Contains the value of byte to be written to the\r
- I2C slave device.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_INVALID_PARAMETER This, Length or Buffer pointers are invalid.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cWriteMultipleByte (\r
- IN EFI_I2C_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_I2C_ADDR_MODE AddrMode,\r
- IN UINTN *Length,\r
- IN OUT VOID *Buffer\r
- );\r
-\r
-/**\r
-\r
- The I2cReadMultipleByte() function is a wrapper function for the ReadMultipleByte\r
- function. Provides a standard way to execute multiple byte writes to an IC2 device\r
- (e.g. when accessing sub-addresses or when reading block of data), as defined\r
- in the I2C Specification (I2C combined write/read protocol).\r
-\r
- @param SlaveAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @param WriteLength No. of bytes to be written. In this case data\r
- written typically contains sub-address or sub-addresses\r
- in Hi-Lo format, that need to be read (I2C combined\r
- write/read protocol).\r
-\r
- @param ReadLength No. of bytes to be read from I2C slave device.\r
- need to be read.\r
-\r
- @param Buffer Contains the value of byte data read from the\r
- I2C slave device.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_INVALID_PARAMETER This, WriteLength, ReadLength or Buffer\r
- pointers are invalid.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cReadMultipleByte (\r
- IN EFI_I2C_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_I2C_ADDR_MODE AddrMode,\r
- IN UINTN *WriteLength,\r
- IN UINTN *ReadLength,\r
- IN OUT VOID *Buffer\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Library that provides Soc specific library services for SouthCluster devices.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __IOH_LIB_H__\r
-#define __IOH_LIB_H__\r
-\r
-#include "Ioh.h"\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeIohSsvidSsid (\r
- IN UINT8 Bus,\r
- IN UINT8 Device,\r
- IN UINT8 Func\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-EnableUsbMemIoBusMaster (\r
- IN UINT8 UsbBusNumber\r
- );\r
-\r
-UINT32\r
-EFIAPI\r
-ReadIohGpioValues (\r
- VOID\r
- );\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Header file for Industry MMC 4.2 spec.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _MMC_H\r
-#define _MMC_H\r
-\r
-#pragma pack(1)\r
-//\r
-//Command definition\r
-//\r
-\r
-#define CMD0 0\r
-#define CMD1 1\r
-#define CMD2 2\r
-#define CMD3 3\r
-#define CMD4 4\r
-#define CMD6 6\r
-#define CMD7 7\r
-#define CMD8 8\r
-#define CMD9 9\r
-#define CMD10 10\r
-#define CMD11 11\r
-#define CMD12 12\r
-#define CMD13 13\r
-#define CMD14 14\r
-#define CMD15 15\r
-#define CMD16 16\r
-#define CMD17 17\r
-#define CMD18 18\r
-#define CMD19 19\r
-#define CMD20 20\r
-#define CMD23 23\r
-#define CMD24 24\r
-#define CMD25 25\r
-#define CMD26 26\r
-#define CMD27 27\r
-#define CMD28 28\r
-#define CMD29 29\r
-#define CMD30 30\r
-#define CMD35 35\r
-#define CMD36 36\r
-#define CMD38 38\r
-#define CMD39 39\r
-#define CMD40 40\r
-#define CMD42 42\r
-#define CMD55 55\r
-#define CMD56 56\r
-\r
-\r
-\r
-#define GO_IDLE_STATE CMD0\r
-#define SEND_OP_COND CMD1\r
-#define ALL_SEND_CID CMD2\r
-#define SET_RELATIVE_ADDR CMD3\r
-#define SET_DSR CMD4\r
-#define SWITCH CMD6\r
-#define SELECT_DESELECT_CARD CMD7\r
-#define SEND_EXT_CSD CMD8\r
-#define SEND_CSD CMD9\r
-#define SEND_CID CMD10\r
-#define READ_DAT_UNTIL_STOP CMD11\r
-#define STOP_TRANSMISSION CMD12\r
-#define SEND_STATUS CMD13\r
-#define BUSTEST_R CMD14\r
-#define GO_INACTIVE_STATE CMD15\r
-#define SET_BLOCKLEN CMD16\r
-#define READ_SINGLE_BLOCK CMD17\r
-#define READ_MULTIPLE_BLOCK CMD18\r
-#define BUSTEST_W CMD19\r
-#define WRITE_DAT_UNTIL_STOP CMD20\r
-#define SET_BLOCK_COUNT CMD23\r
-#define WRITE_BLOCK CMD24\r
-#define WRITE_MULTIPLE_BLOCK CMD25\r
-#define PROGRAM_CID CMD26\r
-#define PROGRAM_CSD CMD27\r
-#define SET_WRITE_PROT CMD28\r
-#define CLR_WRITE_PROT CMD29\r
-#define SEND_WRITE_PROT CMD30\r
-#define ERASE_GROUP_START CMD35\r
-#define ERASE_GROUP_END CMD36\r
-#define ERASE CMD38\r
-#define FAST_IO CMD39\r
-#define GO_IRQ_STATE CMD40\r
-#define LOCK_UNLOCK CMD42\r
-#define APP_CMD CMD55\r
-#define GEN_CMD CMD56\r
-\r
-\r
-#define CMD_INDEX_MASK 0x3F\r
-#define AUTO_CMD12_ENABLE BIT6\r
-#define AUTO_CMD23_ENABLE BIT7\r
-\r
-#define FREQUENCY_OD (400 * 1000)\r
-#define FREQUENCY_MMC_PP (26 * 1000 * 1000)\r
-#define FREQUENCY_MMC_PP_HIGH (52 * 1000 * 1000)\r
-\r
-#define DEFAULT_DSR_VALUE 0x404\r
-\r
-//\r
-//Registers definition\r
-//\r
-\r
-typedef struct {\r
- UINT32 Reserved0: 7; // 0\r
- UINT32 V170_V195: 1; // 1.70V - 1.95V\r
- UINT32 V200_V260: 7; // 2.00V - 2.60V\r
- UINT32 V270_V360: 9; // 2.70V - 3.60V\r
- UINT32 Reserved1: 5; // 0\r
- UINT32 AccessMode: 2; // 00b (byte mode), 10b (sector mode)\r
- UINT32 Busy: 1; // This bit is set to LOW if the card has not finished the power up routine\r
-}OCR;\r
-\r
-\r
-typedef struct {\r
- UINT8 NotUsed: 1; // 1\r
- UINT8 CRC: 7; // CRC7 checksum\r
- UINT8 MDT; // Manufacturing date\r
- UINT32 PSN; // Product serial number\r
- UINT8 PRV; // Product revision\r
- UINT8 PNM[6]; // Product name\r
- UINT16 OID; // OEM/Application ID\r
- UINT8 MID; // Manufacturer ID\r
-}CID;\r
-\r
-\r
-typedef struct {\r
- UINT8 NotUsed: 1; // 1 [0:0]\r
- UINT8 CRC: 7; // CRC [7:1]\r
- UINT8 ECC: 2; // ECC code [9:8]\r
- UINT8 FILE_FORMAT: 2; // File format [11:10]\r
- UINT8 TMP_WRITE_PROTECT: 1; // Temporary write protection [12:12]\r
- UINT8 PERM_WRITE_PROTECT: 1; // Permanent write protection [13:13]\r
- UINT8 COPY: 1; // Copy flag (OTP) [14:14]\r
- UINT8 FILE_FORMAT_GRP: 1; // File format group [15:15]\r
- UINT16 CONTENT_PROT_APP: 1; // Content protection application [16:16]\r
- UINT16 Reserved0: 4; // 0 [20:17]\r
- UINT16 WRITE_BL_PARTIAL: 1; // Partial blocks for write allowed [21:21]\r
- UINT16 WRITE_BL_LEN: 4; // Max. write data block length [25:22]\r
- UINT16 R2W_FACTOR: 3; // Write speed factor [28:26]\r
- UINT16 DEFAULT_ECC: 2; // Manufacturer default ECC [30:29]\r
- UINT16 WP_GRP_ENABLE: 1; // Write protect group enable [31:31]\r
- UINT32 WP_GRP_SIZE: 5; // Write protect group size [36:32]\r
- UINT32 ERASE_GRP_MULT: 5; // Erase group size multiplier [41:37]\r
- UINT32 ERASE_GRP_SIZE: 5; // Erase group size [46:42]\r
- UINT32 C_SIZE_MULT: 3; // Device size multiplier [49:47]\r
- UINT32 VDD_W_CURR_MAX: 3; // Max. write current @ VDD max [52:50]\r
- UINT32 VDD_W_CURR_MIN: 3; // Max. write current @ VDD min [55:53]\r
- UINT32 VDD_R_CURR_MAX: 3; // Max. read current @ VDD max [58:56]\r
- UINT32 VDD_R_CURR_MIN: 3; // Max. read current @ VDD min [61:59]\r
- UINT32 C_SIZELow2: 2;// Device size [73:62]\r
- UINT32 C_SIZEHigh10: 10;// Device size [73:62]\r
- UINT32 Reserved1: 2; // 0 [75:74]\r
- UINT32 DSR_IMP: 1; // DSR implemented [76:76]\r
- UINT32 READ_BLK_MISALIGN: 1; // Read block misalignment [77:77]\r
- UINT32 WRITE_BLK_MISALIGN: 1; // Write block misalignment [78:78]\r
- UINT32 READ_BL_PARTIAL: 1; // Partial blocks for read allowed [79:79]\r
- UINT32 READ_BL_LEN: 4; // Max. read data block length [83:80]\r
- UINT32 CCC: 12;// Card command classes [95:84]\r
- UINT8 TRAN_SPEED ; // Max. bus clock frequency [103:96]\r
- UINT8 NSAC ; // Data read access-time 2 in CLK cycles (NSAC*100) [111:104]\r
- UINT8 TAAC ; // Data read access-time 1 [119:112]\r
- UINT8 Reserved2: 2; // 0 [121:120]\r
- UINT8 SPEC_VERS: 4; // System specification version [125:122]\r
- UINT8 CSD_STRUCTURE: 2; // CSD structure [127:126]\r
-}CSD;\r
-\r
-typedef struct {\r
- UINT8 Reserved0[181]; // 0 [0:180]\r
- UINT8 ERASED_MEM_CONT; // Erased Memory Content [181]\r
- UINT8 Reserved2; // Erased Memory Content [182]\r
- UINT8 BUS_WIDTH; // Bus Width Mode [183]\r
- UINT8 Reserved3; // 0 [184]\r
- UINT8 HS_TIMING; // High Speed Interface Timing [185]\r
- UINT8 Reserved4; // 0 [186]\r
- UINT8 POWER_CLASS; // Power Class [187]\r
- UINT8 Reserved5; // 0 [188]\r
- UINT8 CMD_SET_REV; // Command Set Revision [189]\r
- UINT8 Reserved6; // 0 [190]\r
- UINT8 CMD_SET; // Command Set [191]\r
- UINT8 EXT_CSD_REV; // Extended CSD Revision [192]\r
- UINT8 Reserved7; // 0 [193]\r
- UINT8 CSD_STRUCTURE; // CSD Structure Version [194]\r
- UINT8 Reserved8; // 0 [195]\r
- UINT8 CARD_TYPE; // Card Type [196]\r
- UINT8 Reserved9[3]; // 0 [199:197]\r
- UINT8 PWR_CL_52_195; // Power Class for 52MHz @ 1.95V [200]\r
- UINT8 PWR_CL_26_195; // Power Class for 26MHz @ 1.95V [201]\r
- UINT8 PWR_CL_52_360; // Power Class for 52MHz @ 3.6V [202]\r
- UINT8 PWR_CL_26_360; // Power Class for 26MHz @ 3.6V [203]\r
- UINT8 Reserved10; // 0 [204]\r
- UINT8 MIN_PERF_R_4_26; // Minimum Read Performance for 4bit @26MHz [205]\r
- UINT8 MIN_PERF_W_4_26; // Minimum Write Performance for 4bit @26MHz [206]\r
- UINT8 MIN_PERF_R_8_26_4_52; // Minimum Read Performance for 8bit @26MHz/4bit @52MHz [207]\r
- UINT8 MIN_PERF_W_8_26_4_52; // Minimum Write Performance for 8bit @26MHz/4bit @52MHz [208]\r
- UINT8 MIN_PERF_R_8_52; // Minimum Read Performance for 8bit @52MHz [209]\r
- UINT8 MIN_PERF_W_8_52; // Minimum Write Performance for 8bit @52MHz [210]\r
- UINT8 Reserved11; // 0 [211]\r
- UINT8 SEC_COUNT[4]; // Sector Count [215:212]\r
- UINT8 Reserved12[288]; // 0 [503:216]\r
- UINT8 S_CMD_SET; // Sector Count [504]\r
- UINT8 Reserved13[7]; // Sector Count [511:505]\r
-}EXT_CSD;\r
-\r
-\r
-//\r
-//Card Status definition\r
-//\r
-typedef struct {\r
- UINT32 Reserved0: 2; //Reserved for Manufacturer Test Mode\r
- UINT32 Reserved1: 2; //Reserved for Application Specific commands\r
- UINT32 Reserved2: 1; //\r
- UINT32 SAPP_CMD: 1; //\r
- UINT32 Reserved3: 1; //Reserved\r
- UINT32 SWITCH_ERROR: 1; //\r
- UINT32 READY_FOR_DATA: 1; //\r
- UINT32 CURRENT_STATE: 4; //\r
- UINT32 ERASE_RESET: 1; //\r
- UINT32 Reserved4: 1; //Reserved\r
- UINT32 WP_ERASE_SKIP: 1; //\r
- UINT32 CID_CSD_OVERWRITE: 1; //\r
- UINT32 OVERRUN: 1; //\r
- UINT32 UNDERRUN: 1; //\r
- UINT32 ERROR: 1; //\r
- UINT32 CC_ERROR: 1; //\r
- UINT32 CARD_ECC_FAILED: 1; //\r
- UINT32 ILLEGAL_COMMAND: 1; //\r
- UINT32 COM_CRC_ERROR: 1; //\r
- UINT32 LOCK_UNLOCK_FAILED: 1; //\r
- UINT32 CARD_IS_LOCKED: 1; //\r
- UINT32 WP_VIOLATION: 1; //\r
- UINT32 ERASE_PARAM: 1; //\r
- UINT32 ERASE_SEQ_ERROR: 1; //\r
- UINT32 BLOCK_LEN_ERROR: 1; //\r
- UINT32 ADDRESS_MISALIGN: 1; //\r
- UINT32 ADDRESS_OUT_OF_RANGE:1; //\r
-}CARD_STATUS;\r
-\r
-typedef struct {\r
- UINT32 CmdSet: 3;\r
- UINT32 Reserved0: 5;\r
- UINT32 Value: 8;\r
- UINT32 Index: 8;\r
- UINT32 Access: 2;\r
- UINT32 Reserved1: 6;\r
-}SWITCH_ARGUMENT;\r
-\r
-#define CommandSet_Mode 0\r
-#define SetBits_Mode 1\r
-#define ClearBits_Mode 2\r
-#define WriteByte_Mode 3\r
-\r
-\r
-#define Idle_STATE 0\r
-#define Ready_STATE 1\r
-#define Ident_STATE 2\r
-#define Stby_STATE 3\r
-#define Tran_STATE 4\r
-#define Data_STATE 5\r
-#define Rcv_STATE 6\r
-#define Prg_STATE 7\r
-#define Dis_STATE 8\r
-#define Btst_STATE 9\r
-\r
-\r
-\r
-#pragma pack()\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Header file for Industry SD Card 2.0 spec.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _SD_CARD_H\r
-#define _SD_CARD_H\r
-\r
-#include "MMC.h"\r
-\r
-#pragma pack(1)\r
-\r
-#define CHECK_PATTERN 0xAA ///< Physical Layer Simplified Specification Version 3.01 recommended 0xAA\r
-\r
-#define ACMD6 6\r
-#define ACMD13 13\r
-#define ACMD23 23\r
-#define ACMD41 41\r
-#define ACMD42 42\r
-#define ACMD51 51\r
-\r
-\r
-#define SWITCH_FUNC CMD6\r
-#define SEND_IF_COND CMD8\r
-\r
-\r
-#define SET_BUS_WIDTH ACMD6\r
-#define SD_STATUS ACMD13\r
-#define SET_WR_BLK_ERASE_COUNT ACMD23\r
-#define SD_SEND_OP_COND ACMD41\r
-#define SET_CLR_CARD_DETECT ACMD42\r
-#define SEND_SCR ACMD51\r
-\r
-\r
-\r
-#define SD_BUS_WIDTH_1 0\r
-#define SD_BUS_WIDTH_4 2\r
-\r
-\r
-\r
-#define FREQUENCY_SD_PP (25 * 1000 * 1000)\r
-#define FREQUENCY_SD_PP_HIGH (50 * 1000 * 1000)\r
-\r
-\r
-#define SD_SPEC_10 0\r
-#define SD_SPEC_11 1\r
-#define SD_SPEC_20 2\r
-\r
-\r
-#define VOLTAGE_27_36 0x1\r
-\r
-typedef struct {\r
- UINT8 NotUsed: 1; // 1 [0:0]\r
- UINT8 CRC: 7; // CRC [7:1]\r
- UINT8 ECC: 2; // ECC code [9:8]\r
- UINT8 FILE_FORMAT: 2; // File format [11:10]\r
- UINT8 TMP_WRITE_PROTECT: 1; // Temporary write protection [12:12]\r
- UINT8 PERM_WRITE_PROTECT: 1; // Permanent write protection [13:13]\r
- UINT8 COPY: 1; // Copy flag (OTP) [14:14]\r
- UINT8 FILE_FORMAT_GRP: 1; // File format group [15:15]\r
- UINT16 Reserved0: 5; // 0 [20:16]\r
- UINT16 WRITE_BL_PARTIAL: 1; // Partial blocks for write allowed [21:21]\r
- UINT16 WRITE_BL_LEN: 4; // Max. write data block length [25:22]\r
- UINT16 R2W_FACTOR: 3; // Write speed factor [28:26]\r
- UINT16 DEFAULT_ECC: 2; // Manufacturer default ECC [30:29]\r
- UINT16 WP_GRP_ENABLE: 1; // Write protect group enable [31:31]\r
- UINT16 WP_GRP_SIZE: 7; // Write protect group size [38:32]\r
- UINT16 SECTOR_SIZE: 7; // Erase sector size [45:39]\r
- UINT16 ERASE_BLK_EN: 1; // Erase single block enable [46:46]\r
- UINT16 Reserved1: 1; // 0 [47:47]\r
-\r
- UINT32 C_SIZE: 22; // Device size [69:48]\r
- UINT32 Reserved2: 6; // 0 [75:70]\r
- UINT32 DSR_IMP: 1; // DSR implemented [76:76]\r
- UINT32 READ_BLK_MISALIGN: 1; // Read block misalignment [77:77]\r
- UINT32 WRITE_BLK_MISALIGN: 1; // Write block misalignment [78:78]\r
- UINT32 READ_BL_PARTIAL: 1; // Partial blocks for read allowed [79:79]\r
-\r
- UINT16 READ_BL_LEN: 4; // Max. read data block length [83:80]\r
- UINT16 CCC: 12; // Card command classes [95:84]\r
- UINT8 TRAN_SPEED ; // Max. bus clock frequency [103:96]\r
- UINT8 NSAC ; // Data read access-time 2 in CLK cycles (NSAC*100) [111:104]\r
- UINT8 TAAC ; // Data read access-time 1 [119:112]\r
- UINT8 Reserved3: 6; // 0 [125:120]\r
- UINT8 CSD_STRUCTURE: 2; // CSD structure [127:126]\r
-}CSD_SDV2;\r
-\r
-typedef struct {\r
- UINT32 Reserved0;\r
- UINT32 Reserved1: 16;\r
- UINT32 SD_BUS_WIDTH: 4;\r
- UINT32 SD_SECURITY: 3;\r
- UINT32 DATA_STAT_AFTER_ERASE: 1;\r
- UINT32 SD_SPEC: 4;\r
- UINT32 SCR_STRUCT: 4;\r
-}SCR;\r
-\r
-\r
-typedef struct {\r
- UINT8 Reserved0[50];\r
- UINT8 ERASE_OFFSET: 2;\r
- UINT8 ERASE_TIMEOUT: 6;\r
- UINT16 ERASE_SIZE;\r
- UINT8 Reserved1: 4;\r
- UINT8 AU_SIZE: 4;\r
- UINT8 PERFORMANCE_MOVE;\r
- UINT8 SPEED_CLASS;\r
- UINT32 SIZE_OF_PROTECTED_AREA;\r
- UINT32 SD_CARD_TYPE: 16;\r
- UINT32 Reserved2: 13;\r
- UINT32 SECURED_MODE: 1;\r
- UINT32 DAT_BUS_WIDTH: 2;\r
-}SD_STATUS_REG;\r
-\r
-\r
-\r
-typedef struct {\r
- UINT8 Reserved0[34];\r
- UINT16 Group1BusyStatus;\r
- UINT16 Group2BusyStatus;\r
- UINT16 Group3BusyStatus;\r
- UINT16 Group4BusyStatus;\r
- UINT16 Group5BusyStatus;\r
- UINT16 Group6BusyStatus;\r
- UINT8 DataStructureVersion;\r
- UINT8 Group21Status;\r
- UINT8 Group43Status;\r
- UINT8 Group65Status;\r
- UINT16 Group1Function;\r
- UINT16 Group2Function;\r
- UINT16 Group3Function;\r
- UINT16 Group4Function;\r
- UINT16 Group5Function;\r
- UINT16 Group6Function;\r
- UINT16 MaxCurrent;\r
-}SWITCH_STATUS;\r
-\r
-\r
-#pragma pack()\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Interface definition for EFI_SD_HOST_IO_PROTOCOL.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _SD_HOST_IO_H\r
-#define _SD_HOST_IO_H\r
-\r
-#include "SDCard.h"\r
-#include "CEATA.h"\r
-\r
-\r
-#define EFI_SD_HOST_IO_PROTOCOL_GUID \\r
- { \\r
- 0xb63f8ec7, 0xa9c9, 0x4472, {0xa4, 0xc0, 0x4d, 0x8b, 0xf3, 0x65, 0xcc, 0x51} \\r
- }\r
-\r
-///\r
-/// Forward reference for pure ANSI compatability\r
-///\r
-typedef struct _EFI_SD_HOST_IO_PROTOCOL EFI_SD_HOST_IO_PROTOCOL;\r
-\r
-\r
-\r
-typedef enum {\r
- ResponseNo = 0,\r
- ResponseR1,\r
- ResponseR1b,\r
- ResponseR2,\r
- ResponseR3,\r
- ResponseR4,\r
- ResponseR5,\r
- ResponseR5b,\r
- ResponseR6,\r
- ResponseR7\r
-}RESPONSE_TYPE;\r
-\r
-typedef enum {\r
- NoData = 0,\r
- InData,\r
- OutData\r
-}TRANSFER_TYPE;\r
-\r
-typedef enum {\r
- Reset_Auto = 0,\r
- Reset_DAT,\r
- Reset_CMD,\r
- Reset_DAT_CMD,\r
- Reset_All\r
-}RESET_TYPE;\r
-\r
-#define PCI_SUBCLASS_SD_HOST_CONTROLLER 0x05\r
-#define PCI_IF_STANDARD_HOST_NO_DMA 0x00\r
-#define PCI_IF_STANDARD_HOST_SUPPORT_DMA 0x01\r
-\r
-#define SDHCI_SPEC_100 0\r
-#define SDHCI_SPEC_200 1\r
-#define SDHCI_SPEC_300 2\r
-\r
-//\r
-//MMIO Registers definition for MMC/SDIO controller\r
-//\r
-#define MMIO_DMAADR 0x00\r
-#define MMIO_BLKSZ 0x04\r
-#define MMIO_BLKCNT 0x06\r
-#define MMIO_CMDARG 0x08\r
-#define MMIO_XFRMODE 0x0C\r
-#define MMIO_SDCMD 0x0E\r
-#define MMIO_RESP 0x10\r
-#define MMIO_BUFDATA 0x20\r
-#define MMIO_PSTATE 0x24\r
-#define MMIO_HOSTCTL 0x28\r
-#define MMIO_PWRCTL 0x29\r
-#define MMIO_BLKGAPCTL 0x2A\r
-#define MMIO_WAKECTL 0x2B\r
-#define MMIO_CLKCTL 0x2C\r
-#define V_MMIO_CLKCTL_MAX_8BIT_FREQ_SEL 0x80\r
-#define V_MMIO_CLKCTL_MAX_10BIT_FREQ_SEL 0x3FF\r
-#define B_MMIO_CLKCTL_UPR_SDCLK_FREQ_SEL_MASK 0xC0\r
-\r
-#define MMIO_TOCTL 0x2E\r
-#define MMIO_SWRST 0x2F\r
-#define MMIO_NINTSTS 0x30\r
-#define MMIO_ERINTSTS 0x32\r
-#define MMIO_NINTEN 0x34\r
-#define MMIO_ERINTEN 0x36\r
-#define MMIO_NINTSIGEN 0x38\r
-#define MMIO_ERINTSIGEN 0x3A\r
-#define MMIO_AC12ERRSTS 0x3C\r
-#define MMIO_HOSTCTL2 0x3E\r
-#define MMIO_CAP 0x40\r
-#define MMIO_MCCAP 0x48\r
-#define MMIO_SLTINTSTS 0xFC\r
-#define MMIO_CTRLRVER 0xFE\r
-#define MMIO_SRST 0x1FC\r
-\r
-//\r
-// Protocol definitions\r
-//\r
-\r
-/**\r
- The main function used to send the command to the card inserted into the SD host slot.\r
- It will assemble the arguments to set the command register and wait for the command\r
- and transfer completed until timeout. Then it will read the response register to fill\r
- the ResponseData.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param CommandIndex The command index to set the command index field of command register.\r
- @param Argument Command argument to set the argument field of command register.\r
- @param DataType TRANSFER_TYPE, indicates no data, data in or data out.\r
- @param Buffer Contains the data read from / write to the device.\r
- @param BufferSize The size of the buffer.\r
- @param ResponseType RESPONSE_TYPE.\r
- @param TimeOut Time out value in 1 ms unit.\r
- @param ResponseData Depending on the ResponseType, such as CSD or card status.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_OUT_OF_RESOURCES\r
- @retval EFI_TIMEOUT\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SEND_COMMAND) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT16 CommandIndex,\r
- IN UINT32 Argument,\r
- IN TRANSFER_TYPE DataType,\r
- IN UINT8 *Buffer, OPTIONAL\r
- IN UINT32 BufferSize,\r
- IN RESPONSE_TYPE ResponseType,\r
- IN UINT32 TimeOut,\r
- OUT UINT32 *ResponseData OPTIONAL\r
- );\r
-\r
-/**\r
- Set max clock frequency of the host, the actual frequency may not be the same as MaxFrequency.\r
- It depends on the max frequency the host can support, divider, and host speed mode.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param MaxFrequency Max frequency in HZ.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_CLOCK_FREQUENCY) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 MaxFrequency\r
- );\r
-\r
-\r
-/**\r
- Set bus width of the host controller\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param BusWidth Bus width in 1, 4, 8 bits.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_BUS_WIDTH) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 BusWidth\r
- );\r
-\r
-/**\r
- Set voltage which could supported by the host controller.\r
- Support 0(Power off the host), 1.8V, 3.0V, 3.3V\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Voltage Units in 0.1 V.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_HOST_VOLTAGE) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 Voltage\r
- );\r
-\r
-/**\r
- Reset the host controller.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param ResetAll TRUE to reset all.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_RESET_SD_HOST) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN RESET_TYPE ResetType\r
- );\r
-\r
-/**\r
- Enable auto stop on the host controller.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Enable TRUE to enable, FALSE to disable.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_ENABLE_AUTO_STOP_CMD) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- );\r
-\r
-/**\r
- Find whether these is a card inserted into the slot. If so init the host.\r
- If not, return EFI_NOT_FOUND.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_NOT_FOUND\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_DETECT_CARD_AND_INIT_HOST) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This\r
- );\r
-\r
-/**\r
- Set the Block length on the host controller.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param BlockLength card supportes block length.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_BLOCK_LENGTH) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 BlockLength\r
- );\r
-\r
-/**\r
- Enable/Disable High Speed transfer mode\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Enable TRUE to Enable, FALSE to Disable\r
-\r
- @return EFI_SUCCESS\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_HIGH_SPEED_MODE) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- );\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_DUAL_DATARATE_MODE) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- );\r
-\r
-\r
-\r
-#define EFI_SD_HOST_IO_PROTOCOL_REVISION_01 0x02\r
-\r
-\r
-typedef struct {\r
- UINT32 HighSpeedSupport: 1; //High speed supported\r
- UINT32 V18Support: 1; //1.8V supported\r
- UINT32 V30Support: 1; //3.0V supported\r
- UINT32 V33Support: 1; //3.3V supported\r
- UINT32 Reserved0: 4;\r
- UINT32 HostVersion: 8;\r
- UINT32 BusWidth4: 1; // 4 bit width\r
- UINT32 BusWidth8: 1; // 8 bit width\r
- UINT32 Reserved1: 14;\r
- UINT32 BoundarySize;\r
-}HOST_CAPABILITY;\r
-\r
-\r
-//\r
-// Interface structure for the SD HOST I/O Protocol\r
-//\r
-struct _EFI_SD_HOST_IO_PROTOCOL {\r
- UINT32 Revision;\r
- HOST_CAPABILITY HostCapability;\r
- EFI_SD_HOST_IO_PROTOCOL_SEND_COMMAND SendCommand;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_CLOCK_FREQUENCY SetClockFrequency;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_BUS_WIDTH SetBusWidth;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_HOST_VOLTAGE SetHostVoltage;\r
- EFI_SD_HOST_IO_PROTOCOL_RESET_SD_HOST ResetSDHost;\r
- EFI_SD_HOST_IO_PROTOCOL_ENABLE_AUTO_STOP_CMD EnableAutoStopCmd;\r
- EFI_SD_HOST_IO_PROTOCOL_DETECT_CARD_AND_INIT_HOST DetectCardAndInitHost;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_BLOCK_LENGTH SetBlockLength;\r
- EFI_SD_HOST_IO_PROTOCOL_HIGH_SPEED_MODE SetHighSpeedMode;\r
- EFI_SD_HOST_IO_PROTOCOL_DUAL_DATARATE_MODE SetDDRMode;\r
-};\r
-\r
-extern EFI_GUID gEfiSDHostIoProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-//\r
-// The package level header files this module uses\r
-//\r
-#include <PiDxe.h>\r
-#include <Ioh.h>\r
-#include <IohCommonDefinitions.h>\r
-\r
-//\r
-// The protocols, PPI and GUID defintions for this module\r
-//\r
-#include <Protocol/PciRootBridgeIo.h>\r
-\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/DevicePath.h>\r
-\r
-//\r
-// The Library classes this module consumes\r
-//\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/S3PciLib.h>\r
-#include <Library/S3IoLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/IohLib.h>\r
-\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <IndustryStandard/Pci.h>\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Head file for BDS Platform specific code\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _IOH_BDS_H\r
-#define _IOH_BDS_H\r
-\r
-#include <Ioh.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Library/DevicePathLib.h>\r
-\r
-extern EFI_DEVICE_PATH_PROTOCOL *gDeviceConnectOption [];\r
-\r
-#define PCI_DEVICE_PATH_NODE(Func, Dev) \\r
- { \\r
- { \\r
- HARDWARE_DEVICE_PATH, \\r
- HW_PCI_DP, \\r
- { \\r
- (UINT8) (sizeof (PCI_DEVICE_PATH)), \\r
- (UINT8) ((sizeof (PCI_DEVICE_PATH)) >> 8) \\r
- } \\r
- }, \\r
- (Func), \\r
- (Dev) \\r
- }\r
-\r
-#define PNPID_DEVICE_PATH_NODE(PnpId) \\r
- { \\r
- { \\r
- ACPI_DEVICE_PATH, \\r
- ACPI_DP, \\r
- { \\r
- (UINT8) (sizeof (ACPI_HID_DEVICE_PATH)), \\r
- (UINT8) ((sizeof (ACPI_HID_DEVICE_PATH)) >> 8) \\r
- } \\r
- }, \\r
- EISA_PNP_ID((PnpId)), \\r
- 0 \\r
- }\r
-\r
-\r
-\r
-#define gEndEntire \\r
- { \\r
- END_DEVICE_PATH_TYPE, \\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE, \\r
- { \\r
- END_DEVICE_PATH_LENGTH, \\r
- 0 \\r
- } \\r
- }\r
-\r
-#define gPciRootBridge \\r
- PNPID_DEVICE_PATH_NODE(0x0A03)\r
-\r
-\r
-//\r
-// Platform Root Bridge\r
-//\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_ROOT_BRIDGE_DEVICE_PATH;\r
-\r
-\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH IohDevice;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} IOH_PCI_USB_DEVICE_PATH;\r
-\r
-//\r
-// Ioh BDS Functions\r
-//\r
-\r
-\r
-#endif // _IOH_BDS_H\r
+++ /dev/null
-/** @file\r
-Defined the Ioh device path which will be used by\r
-platform Bbd to perform the platform policy connect.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "IohBds.h"\r
-\r
-//\r
-// Predefined platform root bridge\r
-//\r
-PLATFORM_ROOT_BRIDGE_DEVICE_PATH gPlatformRootBridge0 = {\r
- gPciRootBridge,\r
- gEndEntire\r
-};\r
-\r
-EFI_DEVICE_PATH_PROTOCOL* gPlatformRootBridges [] = {\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gPlatformRootBridge0,\r
- NULL\r
-};\r
-\r
-//\r
-// Ioh USB EHCI controller device path\r
-//\r
-IOH_PCI_USB_DEVICE_PATH gIohUsbDevicePath0 = {\r
- gPciRootBridge,\r
- PCI_DEVICE_PATH_NODE(IOH_EHCI_FUNCTION_NUMBER, IOH_USB_EHCI_DEVICE_NUMBER),\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Ioh predefined device connecting option\r
-//\r
-EFI_DEVICE_PATH_PROTOCOL* gDeviceConnectOption [] = {\r
- // (EFI_DEVICE_PATH_PROTOCOL*)&gIohUsbDevicePath0,\r
- NULL\r
-};\r
-\r
+++ /dev/null
-/** @file\r
-QuarkSCSocId module initialization module\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "CommonHeader.h"\r
-#include "IohBds.h"\r
-\r
-/**\r
- The entry function for IohInit driver.\r
-\r
- This function just call initialization function.\r
-\r
- @param ImageHandle The driver image handle for GmchInit driver\r
- @param SystemTable The pointer to System Table\r
-\r
- @retval EFI_SUCCESS Success to initialize every module.\r
- @return EFI_STATUS The status of initialization work.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-IohInit (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
-\r
- InitializeIohSsvidSsid(IOH_BUS, IOH_PCI_IOSF2AHB_0_DEV_NUM, 0);\r
-\r
- InitializeIohSsvidSsid(IOH_BUS, IOH_PCI_IOSF2AHB_1_DEV_NUM, 0);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Component description file for Quark South Cluster Init driver.\r
-#\r
-# IohInit driver implement QuarkSCSocId related drivers, includes:\r
-# PciHostBridge, PciExpress, SmmAccess driver and LegacyRegion driver.\r
-#\r
-# This driver mainly do full initialization for the Soc chipet includes:\r
-# 1. Initialize the PCI Express device.\r
-# 2. Initialize the PciHostBridge, and allocate the I/O and memory space from GCD service.\r
-# 3. Initialize the SmmAccess module and install EFI_SMM_ACCESS_PROTOCOL\r
-# 4. Initialize the LegacyRegion module, install EFI_LEGACY_REGION_PROTOCOL and set below 1M\r
-# memory attribute from MTRR.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = IohInitDxe\r
- FILE_GUID = 3FE2A8A3-C400-48F8-832F-7881A394C250\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = IohInit\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- IohInit.c\r
- IohBds.h\r
- IohData.c\r
- CommonHeader.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- S3BootScriptLib\r
- PcdLib\r
- HobLib\r
- PciLib\r
- BaseMemoryLib\r
- MemoryAllocationLib\r
- S3PciLib\r
- UefiLib\r
- DebugLib\r
- UefiRuntimeServicesTableLib\r
- UefiBootServicesTableLib\r
- DxeServicesTableLib\r
- UefiDriverEntryPoint\r
- BaseLib\r
- S3IoLib\r
- IoLib\r
- DevicePathLib\r
- IohLib\r
-\r
-[Protocols]\r
- gEfiPciRootBridgeIoProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiDevicePathProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiPciIoProtocolGuid\r
-\r
-[Pcd]\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohUartBusNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohUartDevNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohUartFunctionNumber\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-Provides definition of entry point to the common I2C module that produces\r
-common I2C Controller functions used by I2C library services.\r
-\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#ifndef _I2CCOMMON_H_\r
-#define _I2CCOMMON_H_\r
-\r
-#include <Uefi.h>\r
-#include <Base.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/I2cLib.h>\r
-#include <IohAccess.h>\r
-#include <IohCommonDefinitions.h>\r
-#include "I2cRegs.h"\r
-\r
-//\r
-// Constants that define I2C Controller timeout and max. polling time.\r
-//\r
-#define MAX_T_POLL_COUNT 100\r
-#define TI2C_POLL 25 // microseconds\r
-#define MAX_STOP_DET_POLL_COUNT ((1000 * 1000) / TI2C_POLL) // Extreme for expected Stop detect.\r
-\r
-/**\r
- The GetI2CIoPortBaseAddress() function gets IO port base address of I2C Controller.\r
-\r
- Always reads PCI configuration space to get MMIO base address of I2C Controller.\r
-\r
- @return The IO port base address of I2C controller.\r
-\r
-**/\r
-UINTN\r
-GetI2CIoPortBaseAddress (\r
- VOID\r
- );\r
-\r
-/**\r
- The EnableI2CMmioSpace() function enables access to I2C MMIO space.\r
-\r
-**/\r
-VOID\r
-EnableI2CMmioSpace (\r
- VOID\r
- );\r
-\r
-/**\r
- The DisableI2CController() functions disables I2C Controller.\r
-\r
-**/\r
-VOID\r
-DisableI2CController (\r
- VOID\r
- );\r
-\r
-/**\r
- The EnableI2CController() function enables the I2C Controller.\r
-\r
-**/\r
-VOID\r
-EnableI2CController (\r
- VOID\r
- );\r
-\r
-/**\r
- The WaitForStopDet() function waits until I2C STOP Condition occurs,\r
- indicating transfer completion.\r
-\r
- @retval EFI_SUCCESS Stop detected.\r
- @retval EFI_TIMEOUT Timeout while waiting for stop condition.\r
- @retval EFI_ABORTED Tx abort signaled in HW status register.\r
- @retval EFI_DEVICE_ERROR Tx or Rx overflow detected.\r
-\r
-**/\r
-EFI_STATUS\r
-WaitForStopDet (\r
- VOID\r
- );\r
-\r
-/**\r
-\r
- The InitializeInternal() function initialises internal I2C Controller\r
- register values that are commonly required for I2C Write and Read transfers.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @retval EFI_SUCCESS I2C Operation completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-InitializeInternal (\r
- IN EFI_I2C_ADDR_MODE AddrMode\r
- );\r
-\r
-/**\r
-\r
- The WriteByte() function provides a standard way to execute a\r
- standard single byte write to an IC2 device (without accessing\r
- sub-addresses), as defined in the I2C Specification.\r
-\r
- @param I2CAddress I2C Slave device address\r
- @param Value The 8-bit value to write.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-WriteByte (\r
- IN UINTN I2CAddress,\r
- IN UINT8 Value\r
- );\r
-\r
-/**\r
-\r
- The ReadByte() function provides a standard way to execute a\r
- standard single byte read to an IC2 device (without accessing\r
- sub-addresses), as defined in the I2C Specification.\r
-\r
- @param I2CAddress I2C Slave device address\r
- @param ReturnDataPtr Pointer to location to receive read byte.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ReadByte (\r
- IN UINTN I2CAddress,\r
- OUT UINT8 *ReturnDataPtr\r
- );\r
-\r
-/**\r
-\r
- The WriteMultipleByte() function provides a standard way to execute\r
- multiple byte writes to an IC2 device (e.g. when accessing sub-addresses or\r
- when writing block of data), as defined in the I2C Specification.\r
-\r
- @param I2CAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param WriteBuffer Contains the value of byte to be written to the\r
- I2C slave device.\r
-\r
- @param Length No. of bytes to be written.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Tx abort signaled in HW status register.\r
- @retval EFI_DEVICE_ERROR Tx overflow detected.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-WriteMultipleByte (\r
- IN UINTN I2CAddress,\r
- IN UINT8 *WriteBuffer,\r
- IN UINTN Length\r
- );\r
-\r
-/**\r
-\r
- The ReadMultipleByte() function provides a standard way to execute\r
- multiple byte writes to an IC2 device (e.g. when accessing sub-addresses or\r
- when reading block of data), as defined in the I2C Specification (I2C combined\r
- write/read protocol).\r
-\r
- @param I2CAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param Buffer Contains the value of byte data written or read from the\r
- I2C slave device.\r
-\r
- @param WriteLength No. of bytes to be written. In this case data\r
- written typically contains sub-address or sub-addresses\r
- in Hi-Lo format, that need to be read (I2C combined\r
- write/read protocol).\r
-\r
- @param ReadLength No. of bytes to be read from I2C slave device.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Tx abort signaled in HW status register.\r
- @retval EFI_DEVICE_ERROR Rx underflow or Rx/Tx overflow detected.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ReadMultipleByte (\r
- IN UINTN I2CAddress,\r
- IN OUT UINT8 *Buffer,\r
- IN UINTN WriteLength,\r
- IN UINTN ReadLength\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-I2C Library for Quark I2C Controller.\r
-Follows I2C Controller setup instructions as detailed in\r
-Quark DataSheet (doc id: 329676) Section 19.1/19.1.3.\r
-\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-/**\r
- The Called to Common Service Entry.\r
-\r
- @return None.\r
-\r
-**/\r
-\r
-VOID\r
-I2cCommonServiceEntry (\r
- OUT UINT16 *SaveCmdPtr,\r
- OUT UINT32 *SaveBar0Ptr\r
- )\r
-{\r
- *SaveBar0Ptr = IohMmPci32 (0, I2C_Bus, I2C_Device, I2C_Func, PCI_BAR0);\r
- if (((*SaveBar0Ptr) & B_IOH_I2C_GPIO_MEMBAR_ADDR_MASK) == 0) {\r
-\r
- IohMmPci32(0, I2C_Bus, I2C_Device, I2C_Func, PCI_BAR0) =\r
- FixedPcdGet32 (PcdIohI2cMmioBase) & B_IOH_I2C_GPIO_MEMBAR_ADDR_MASK;\r
-\r
- //\r
- // also Save Cmd Register, Setup by InitializeInternal later during xfers.\r
- //\r
- *SaveCmdPtr = IohMmPci16 (0, I2C_Bus, I2C_Device, I2C_Func, PCI_CMD);\r
- }\r
-}\r
-\r
-/**\r
- The Called on Common Service Exit.\r
-\r
- @return None.\r
-\r
-**/\r
-VOID\r
-I2cCommonServiceExit (\r
- IN CONST UINT16 SaveCmd,\r
- IN CONST UINT32 SaveBar0\r
-\r
- )\r
-{\r
- if ((SaveBar0 & B_IOH_I2C_GPIO_MEMBAR_ADDR_MASK) == 0) {\r
- IohMmPci16 (0, I2C_Bus, I2C_Device, I2C_Func, PCI_CMD) = SaveCmd;\r
- IohMmPci32 (0, I2C_Bus, I2C_Device, I2C_Func, PCI_BAR0) = SaveBar0;\r
- }\r
-}\r
-\r
-\r
-/**\r
- The GetI2CIoPortBaseAddress() function gets IO port base address of I2C Controller.\r
-\r
- Always reads PCI configuration space to get MMIO base address of I2C Controller.\r
-\r
- @return The IO port base address of I2C controller.\r
-\r
-**/\r
-UINTN\r
-GetI2CIoPortBaseAddress (\r
- VOID\r
- )\r
-{\r
- UINTN I2CIoPortBaseAddress;\r
-\r
- //\r
- // Get I2C Memory Mapped registers base address.\r
- //\r
- I2CIoPortBaseAddress = IohMmPci32(0, I2C_Bus, I2C_Device, I2C_Func, PCI_BAR0);\r
-\r
- //\r
- // Make sure that the IO port base address has been properly set.\r
- //\r
- ASSERT (I2CIoPortBaseAddress != 0);\r
- ASSERT (I2CIoPortBaseAddress != 0xFF);\r
-\r
- return I2CIoPortBaseAddress;\r
-}\r
-\r
-\r
-/**\r
- The EnableI2CMmioSpace() function enables access to I2C MMIO space.\r
-\r
-**/\r
-VOID\r
-EnableI2CMmioSpace (\r
- VOID\r
- )\r
-{\r
- UINT8 PciCmd;\r
-\r
- //\r
- // Read PCICMD. Bus=0, Dev=0, Func=0, Reg=0x4\r
- //\r
- PciCmd = IohMmPci8(0, I2C_Bus, I2C_Device, I2C_Func, PCI_REG_PCICMD);\r
-\r
- //\r
- // Enable Bus Master(Bit2), MMIO Space(Bit1) & I/O Space(Bit0)\r
- //\r
- PciCmd |= 0x7;\r
- IohMmPci8(0, I2C_Bus, I2C_Device, I2C_Func, PCI_REG_PCICMD) = PciCmd;\r
-\r
-}\r
-\r
-/**\r
- The DisableI2CController() functions disables I2C Controller.\r
-\r
-**/\r
-VOID\r
-DisableI2CController (\r
- VOID\r
- )\r
-{\r
- UINTN I2CIoPortBaseAddress;\r
- UINT32 Addr;\r
- UINT32 Data;\r
- UINT8 PollCount;\r
-\r
- PollCount = 0;\r
-\r
- //\r
- // Get I2C Memory Mapped registers base address.\r
- //\r
- I2CIoPortBaseAddress = GetI2CIoPortBaseAddress ();\r
-\r
- //\r
- // Disable the I2C Controller by setting IC_ENABLE.ENABLE to zero\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_ENABLE;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= ~B_I2C_REG_ENABLE;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Read the IC_ENABLE_STATUS.IC_EN Bit to check if Controller is disabled\r
- //\r
- Data = 0xFF;\r
- Addr = I2CIoPortBaseAddress + I2C_REG_ENABLE_STATUS;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr)) & I2C_REG_ENABLE_STATUS;\r
- while (Data != 0) {\r
- //\r
- // Poll the IC_ENABLE_STATUS.IC_EN Bit to check if Controller is disabled, until timeout (TI2C_POLL*MAX_T_POLL_COUNT).\r
- //\r
- PollCount++;\r
- if (PollCount >= MAX_T_POLL_COUNT) {\r
- break;\r
- }\r
- MicroSecondDelay(TI2C_POLL);\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= I2C_REG_ENABLE_STATUS;\r
- }\r
-\r
- //\r
- // Asset if controller does not enter Disabled state.\r
- //\r
- ASSERT (PollCount < MAX_T_POLL_COUNT);\r
-\r
- //\r
- // Read IC_CLR_INTR register to automatically clear the combined interrupt,\r
- // all individual interrupts and the IC_TX_ABRT_SOURCE register.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_CLR_INT;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
-\r
-}\r
-\r
-/**\r
- The EnableI2CController() function enables the I2C Controller.\r
-\r
-**/\r
-VOID\r
-EnableI2CController (\r
- VOID\r
- )\r
-{\r
- UINTN I2CIoPortBaseAddress;\r
- UINT32 Addr;\r
- UINT32 Data;\r
-\r
- //\r
- // Get I2C Memory Mapped registers base address.\r
- //\r
- I2CIoPortBaseAddress = GetI2CIoPortBaseAddress ();\r
-\r
- //\r
- // Enable the I2C Controller by setting IC_ENABLE.ENABLE to 1\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_ENABLE;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data |= B_I2C_REG_ENABLE;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Clear overflow and abort error status bits before transactions.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_CLR_RX_OVER;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Addr = I2CIoPortBaseAddress + I2C_REG_CLR_TX_OVER;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Addr = I2CIoPortBaseAddress + I2C_REG_CLR_TX_ABRT;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
-\r
-}\r
-\r
-/**\r
- The WaitForStopDet() function waits until I2C STOP Condition occurs,\r
- indicating transfer completion.\r
-\r
- @retval EFI_SUCCESS Stop detected.\r
- @retval EFI_TIMEOUT Timeout while waiting for stop condition.\r
- @retval EFI_ABORTED Tx abort signaled in HW status register.\r
- @retval EFI_DEVICE_ERROR Tx or Rx overflow detected.\r
-\r
-**/\r
-EFI_STATUS\r
-WaitForStopDet (\r
- VOID\r
- )\r
-{\r
- UINTN I2CIoPortBaseAddress;\r
- UINT32 Addr;\r
- UINT32 Data;\r
- UINT32 PollCount;\r
- EFI_STATUS Status;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- PollCount = 0;\r
-\r
- //\r
- // Get I2C Memory Mapped registers base address.\r
- //\r
- I2CIoPortBaseAddress = GetI2CIoPortBaseAddress ();\r
-\r
- //\r
- // Wait for STOP Detect.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_RAW_INTR_STAT;\r
-\r
- do {\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- if ((Data & I2C_REG_RAW_INTR_STAT_TX_ABRT) != 0) {\r
- Status = EFI_ABORTED;\r
- break;\r
- }\r
- if ((Data & I2C_REG_RAW_INTR_STAT_TX_OVER) != 0) {\r
- Status = EFI_DEVICE_ERROR;\r
- break;\r
- }\r
- if ((Data & I2C_REG_RAW_INTR_STAT_RX_OVER) != 0) {\r
- Status = EFI_DEVICE_ERROR;\r
- break;\r
- }\r
- if ((Data & I2C_REG_RAW_INTR_STAT_STOP_DET) != 0) {\r
- Status = EFI_SUCCESS;\r
- break;\r
- }\r
- MicroSecondDelay(TI2C_POLL);\r
- PollCount++;\r
- if (PollCount >= MAX_STOP_DET_POLL_COUNT) {\r
- Status = EFI_TIMEOUT;\r
- break;\r
- }\r
-\r
- } while (TRUE);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- The InitializeInternal() function initialises internal I2C Controller\r
- register values that are commonly required for I2C Write and Read transfers.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @retval EFI_SUCCESS I2C Operation completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-InitializeInternal (\r
- IN EFI_I2C_ADDR_MODE AddrMode\r
- )\r
-{\r
- UINTN I2CIoPortBaseAddress;\r
- UINTN Addr;\r
- UINT32 Data;\r
- EFI_STATUS Status;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- //\r
- // Enable access to I2C Controller MMIO space.\r
- //\r
- EnableI2CMmioSpace ();\r
-\r
- //\r
- // Disable I2C Controller initially\r
- //\r
- DisableI2CController ();\r
-\r
- //\r
- // Get I2C Memory Mapped registers base address.\r
- //\r
- I2CIoPortBaseAddress = GetI2CIoPortBaseAddress ();\r
-\r
- //\r
- // Clear START_DET\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_CLR_START_DET;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= ~B_I2C_REG_CLR_START_DET;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Clear STOP_DET\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_CLR_STOP_DET;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= ~B_I2C_REG_CLR_STOP_DET;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Set addressing mode to user defined (7 or 10 bit) and\r
- // speed mode to that defined by PCD (standard mode default).\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_CON;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- // Set Addressing Mode\r
- if (AddrMode == EfiI2CSevenBitAddrMode) {\r
- Data &= ~B_I2C_REG_CON_10BITADD_MASTER;\r
- } else {\r
- Data |= B_I2C_REG_CON_10BITADD_MASTER;\r
- }\r
- // Set Speed Mode\r
- Data &= ~B_I2C_REG_CON_SPEED;\r
- if (FeaturePcdGet (PcdI2CFastModeEnabled)) {\r
- Data |= BIT2;\r
- } else {\r
- Data |= BIT1;\r
- }\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
-\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
-\r
- The WriteByte() function provides a standard way to execute a\r
- standard single byte write to an IC2 device (without accessing\r
- sub-addresses), as defined in the I2C Specification.\r
-\r
- @param I2CAddress I2C Slave device address\r
- @param Value The 8-bit value to write.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-WriteByte (\r
- IN UINTN I2CAddress,\r
- IN UINT8 Value\r
- )\r
-{\r
- UINTN I2CIoPortBaseAddress;\r
- UINTN Addr;\r
- UINT32 Data;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Get I2C Memory Mapped registers base address\r
- //\r
- I2CIoPortBaseAddress = GetI2CIoPortBaseAddress ();\r
-\r
- //\r
- // Write to the IC_TAR register the address of the slave device to be addressed\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_TAR;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= ~B_I2C_REG_TAR;\r
- Data |= I2CAddress;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Enable the I2C Controller\r
- //\r
- EnableI2CController ();\r
-\r
- //\r
- // Write the data and transfer direction to the IC_DATA_CMD register.\r
- // Also specify that transfer should be terminated by STOP condition.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_DATA_CMD;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= 0xFFFFFF00;\r
- Data |= (UINT8)Value;\r
- Data &= ~B_I2C_REG_DATA_CMD_RW;\r
- Data |= B_I2C_REG_DATA_CMD_STOP;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Wait for transfer completion.\r
- //\r
- Status = WaitForStopDet ();\r
-\r
- //\r
- // Ensure I2C Controller disabled.\r
- //\r
- DisableI2CController();\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- The ReadByte() function provides a standard way to execute a\r
- standard single byte read to an IC2 device (without accessing\r
- sub-addresses), as defined in the I2C Specification.\r
-\r
- @param I2CAddress I2C Slave device address\r
- @param ReturnDataPtr Pointer to location to receive read byte.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ReadByte (\r
- IN UINTN I2CAddress,\r
- OUT UINT8 *ReturnDataPtr\r
- )\r
-{\r
- UINTN I2CIoPortBaseAddress;\r
- UINTN Addr;\r
- UINT32 Data;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Get I2C Memory Mapped registers base address.\r
- //\r
- I2CIoPortBaseAddress = GetI2CIoPortBaseAddress ();\r
-\r
- //\r
- // Write to the IC_TAR register the address of the slave device to be addressed\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_TAR;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= ~B_I2C_REG_TAR;\r
- Data |= I2CAddress;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Enable the I2C Controller\r
- //\r
- EnableI2CController ();\r
-\r
- //\r
- // Write transfer direction to the IC_DATA_CMD register and\r
- // specify that transfer should be terminated by STOP condition.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_DATA_CMD;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= 0xFFFFFF00;\r
- Data |= B_I2C_REG_DATA_CMD_RW;\r
- Data |= B_I2C_REG_DATA_CMD_STOP;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Wait for transfer completion\r
- //\r
- Status = WaitForStopDet ();\r
- if (!EFI_ERROR(Status)) {\r
-\r
- //\r
- // Clear RX underflow before reading IC_DATA_CMD.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_CLR_RX_UNDER;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
-\r
- //\r
- // Obtain and return read data byte from RX buffer (IC_DATA_CMD[7:0]).\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_DATA_CMD;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= 0x000000FF;\r
- *ReturnDataPtr = (UINT8) Data;\r
-\r
- Addr = I2CIoPortBaseAddress + I2C_REG_RAW_INTR_STAT;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= I2C_REG_RAW_INTR_STAT_RX_UNDER;\r
- if (Data != 0) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- }\r
-\r
- //\r
- // Ensure I2C Controller disabled.\r
- //\r
- DisableI2CController ();\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- The WriteMultipleByte() function provides a standard way to execute\r
- multiple byte writes to an IC2 device (e.g. when accessing sub-addresses or\r
- when writing block of data), as defined in the I2C Specification.\r
-\r
- @param I2CAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param WriteBuffer Contains the value of byte to be written to the\r
- I2C slave device.\r
-\r
- @param Length No. of bytes to be written.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Tx abort signaled in HW status register.\r
- @retval EFI_DEVICE_ERROR Tx overflow detected.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-WriteMultipleByte (\r
- IN UINTN I2CAddress,\r
- IN UINT8 *WriteBuffer,\r
- IN UINTN Length\r
- )\r
-{\r
- UINTN I2CIoPortBaseAddress;\r
- UINTN Index;\r
- UINTN Addr;\r
- UINT32 Data;\r
- EFI_STATUS Status;\r
-\r
- if (Length > I2C_FIFO_SIZE) {\r
- return EFI_UNSUPPORTED; // Routine does not handle xfers > fifo size.\r
- }\r
-\r
- I2CIoPortBaseAddress = GetI2CIoPortBaseAddress ();\r
-\r
- //\r
- // Write to the IC_TAR register the address of the slave device to be addressed\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_TAR;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= ~B_I2C_REG_TAR;\r
- Data |= I2CAddress;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Enable the I2C Controller\r
- //\r
- EnableI2CController ();\r
-\r
- //\r
- // Write the data and transfer direction to the IC_DATA_CMD register.\r
- // Also specify that transfer should be terminated by STOP condition.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_DATA_CMD;\r
- for (Index = 0; Index < Length; Index++) {\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= 0xFFFFFF00;\r
- Data |= (UINT8)WriteBuffer[Index];\r
- Data &= ~B_I2C_REG_DATA_CMD_RW;\r
- if (Index == (Length-1)) {\r
- Data |= B_I2C_REG_DATA_CMD_STOP;\r
- }\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
- }\r
-\r
- //\r
- // Wait for transfer completion\r
- //\r
- Status = WaitForStopDet ();\r
-\r
- //\r
- // Ensure I2C Controller disabled.\r
- //\r
- DisableI2CController ();\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- The ReadMultipleByte() function provides a standard way to execute\r
- multiple byte writes to an IC2 device (e.g. when accessing sub-addresses or\r
- when reading block of data), as defined in the I2C Specification (I2C combined\r
- write/read protocol).\r
-\r
- @param I2CAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param Buffer Contains the value of byte data written or read from the\r
- I2C slave device.\r
-\r
- @param WriteLength No. of bytes to be written. In this case data\r
- written typically contains sub-address or sub-addresses\r
- in Hi-Lo format, that need to be read (I2C combined\r
- write/read protocol).\r
-\r
- @param ReadLength No. of bytes to be read from I2C slave device.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Tx abort signaled in HW status register.\r
- @retval EFI_DEVICE_ERROR Rx underflow or Rx/Tx overflow detected.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ReadMultipleByte (\r
- IN UINTN I2CAddress,\r
- IN OUT UINT8 *Buffer,\r
- IN UINTN WriteLength,\r
- IN UINTN ReadLength\r
- )\r
-{\r
- UINTN I2CIoPortBaseAddress;\r
- UINTN Index;\r
- UINTN Addr;\r
- UINT32 Data;\r
- UINT8 PollCount;\r
- EFI_STATUS Status;\r
-\r
- if (WriteLength > I2C_FIFO_SIZE || ReadLength > I2C_FIFO_SIZE) {\r
- return EFI_UNSUPPORTED; // Routine does not handle xfers > fifo size.\r
- }\r
-\r
- I2CIoPortBaseAddress = GetI2CIoPortBaseAddress ();\r
-\r
- //\r
- // Write to the IC_TAR register the address of the slave device to be addressed\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_TAR;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= ~B_I2C_REG_TAR;\r
- Data |= I2CAddress;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
-\r
- //\r
- // Enable the I2C Controller\r
- //\r
- EnableI2CController ();\r
-\r
- //\r
- // Write the data (sub-addresses) to the IC_DATA_CMD register.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_DATA_CMD;\r
- for (Index = 0; Index < WriteLength; Index++) {\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= 0xFFFFFF00;\r
- Data |= (UINT8)Buffer[Index];\r
- Data &= ~B_I2C_REG_DATA_CMD_RW;\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
- }\r
-\r
- //\r
- // Issue Read Transfers for each byte (Restart issued when write/read bit changed).\r
- //\r
- for (Index = 0; Index < ReadLength; Index++) {\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data |= B_I2C_REG_DATA_CMD_RW;\r
- // Issue a STOP for last read transfer.\r
- if (Index == (ReadLength-1)) {\r
- Data |= B_I2C_REG_DATA_CMD_STOP;\r
- }\r
- *((volatile UINT32 *) (UINTN)(Addr)) = Data;\r
- }\r
-\r
- //\r
- // Wait for STOP condition.\r
- //\r
- Status = WaitForStopDet ();\r
- if (!EFI_ERROR(Status)) {\r
-\r
- //\r
- // Poll Receive FIFO Buffer Level register until valid (upto MAX_T_POLL_COUNT times).\r
- //\r
- Data = 0;\r
- PollCount = 0;\r
- Addr = I2CIoPortBaseAddress + I2C_REG_RXFLR;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- while ((Data != ReadLength) && (PollCount < MAX_T_POLL_COUNT)) {\r
- MicroSecondDelay(TI2C_POLL);\r
- PollCount++;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- }\r
-\r
- Addr = I2CIoPortBaseAddress + I2C_REG_RAW_INTR_STAT;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
-\r
- //\r
- // If no timeout or device error then read rx data.\r
- //\r
- if (PollCount == MAX_T_POLL_COUNT) {\r
- Status = EFI_TIMEOUT;\r
- } else if ((Data & I2C_REG_RAW_INTR_STAT_RX_OVER) != 0) {\r
- Status = EFI_DEVICE_ERROR;\r
- } else {\r
-\r
- //\r
- // Clear RX underflow before reading IC_DATA_CMD.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_CLR_RX_UNDER;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
-\r
- //\r
- // Read data.\r
- //\r
- Addr = I2CIoPortBaseAddress + I2C_REG_DATA_CMD;\r
- for (Index = 0; Index < ReadLength; Index++) {\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= 0x000000FF;\r
- *(Buffer+Index) = (UINT8)Data;\r
- }\r
- Addr = I2CIoPortBaseAddress + I2C_REG_RAW_INTR_STAT;\r
- Data = *((volatile UINT32 *) (UINTN)(Addr));\r
- Data &= I2C_REG_RAW_INTR_STAT_RX_UNDER;\r
- if (Data != 0) {\r
- Status = EFI_DEVICE_ERROR;\r
- } else {\r
- Status = EFI_SUCCESS;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Ensure I2C Controller disabled.\r
- //\r
- DisableI2CController ();\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- The I2cWriteByte() function is a wrapper function for the WriteByte function.\r
- Provides a standard way to execute a standard single byte write to an IC2 device\r
- (without accessing sub-addresses), as defined in the I2C Specification.\r
-\r
- @param SlaveAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @param Buffer Contains the value of byte data to execute to the\r
- I2C slave device.\r
-\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_INVALID_PARAMETER This or Buffer pointers are invalid.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cWriteByte (\r
- IN EFI_I2C_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_I2C_ADDR_MODE AddrMode,\r
- IN OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN I2CAddress;\r
- UINT16 SaveCmd;\r
- UINT32 SaveBar0;\r
-\r
- if (Buffer == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- SaveCmd = 0;\r
- SaveBar0 = 0;\r
-\r
- I2cCommonServiceEntry (&SaveCmd, &SaveBar0);\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- I2CAddress = SlaveAddress.I2CDeviceAddress;\r
- Status = InitializeInternal (AddrMode);\r
- if (!EFI_ERROR(Status)) {\r
- Status = WriteByte (I2CAddress, *(UINT8 *) Buffer);\r
- }\r
-\r
- I2cCommonServiceExit (SaveCmd, SaveBar0);\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- The I2cReadByte() function is a wrapper function for the ReadByte function.\r
- Provides a standard way to execute a standard single byte read to an I2C device\r
- (without accessing sub-addresses), as defined in the I2C Specification.\r
-\r
- @param SlaveAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @param Buffer Contains the value of byte data read from the\r
- I2C slave device.\r
-\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_INVALID_PARAMETER This or Buffer pointers are invalid.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cReadByte (\r
- IN EFI_I2C_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_I2C_ADDR_MODE AddrMode,\r
- IN OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN I2CAddress;\r
- UINT16 SaveCmd;\r
- UINT32 SaveBar0;\r
-\r
- if (Buffer == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- SaveCmd = 0;\r
- SaveBar0 =0;\r
-\r
- I2cCommonServiceEntry (&SaveCmd, &SaveBar0);\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- I2CAddress = SlaveAddress.I2CDeviceAddress;\r
-\r
- Status = InitializeInternal (AddrMode);\r
- if (!EFI_ERROR(Status)) {\r
- Status = ReadByte (I2CAddress, (UINT8 *) Buffer);\r
- }\r
- I2cCommonServiceExit (SaveCmd, SaveBar0);\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- The I2cWriteMultipleByte() function is a wrapper function for the\r
- WriteMultipleByte() function. Provides a standard way to execute multiple\r
- byte writes to an I2C device (e.g. when accessing sub-addresses or writing\r
- block of data), as defined in the I2C Specification.\r
-\r
- @param SlaveAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @param Length No. of bytes to be written.\r
-\r
- @param Buffer Contains the value of byte to be written to the\r
- I2C slave device.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_INVALID_PARAMETER This, Length or Buffer pointers are invalid.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cWriteMultipleByte (\r
- IN EFI_I2C_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_I2C_ADDR_MODE AddrMode,\r
- IN UINTN *Length,\r
- IN OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN I2CAddress;\r
- UINT16 SaveCmd;\r
- UINT32 SaveBar0;\r
-\r
- if (Buffer == NULL || Length == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- SaveCmd = 0;\r
- SaveBar0 =0;\r
-\r
- I2cCommonServiceEntry (&SaveCmd, &SaveBar0);\r
- Status = EFI_SUCCESS;\r
-\r
- I2CAddress = SlaveAddress.I2CDeviceAddress;\r
-\r
- Status = InitializeInternal (AddrMode);\r
- if (!EFI_ERROR(Status)) {\r
- Status = WriteMultipleByte (I2CAddress, Buffer, (*Length));\r
- }\r
-\r
- I2cCommonServiceExit (SaveCmd, SaveBar0);\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- The I2cReadMultipleByte() function is a wrapper function for the ReadMultipleByte() function.\r
- Provides a standard way to execute multiple byte writes to an I2C device\r
- (e.g. when accessing sub-addresses or when reading block of data), as defined\r
- in the I2C Specification (I2C combined write/read protocol).\r
-\r
- @param SlaveAddress The I2C slave address of the device\r
- with which to communicate.\r
-\r
- @param AddrMode I2C Addressing Mode: 7-bit or 10-bit address.\r
-\r
- @param WriteLength No. of bytes to be written. In this case data\r
- written typically contains sub-address or sub-addresses\r
- in Hi-Lo format, that need to be read (I2C combined\r
- write/read protocol).\r
-\r
- @param ReadLength No. of bytes to be read from I2C slave device.\r
-\r
- @param Buffer Contains the value of byte data read from the\r
- I2C slave device.\r
-\r
- @retval EFI_SUCCESS Transfer success.\r
- @retval EFI_INVALID_PARAMETER This, WriteLength, ReadLength or Buffer\r
- pointers are invalid.\r
- @retval EFI_UNSUPPORTED Unsupported input param.\r
- @retval EFI_TIMEOUT Timeout while waiting xfer.\r
- @retval EFI_ABORTED Controller aborted xfer.\r
- @retval EFI_DEVICE_ERROR Device error detected by controller.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-I2cReadMultipleByte (\r
- IN EFI_I2C_DEVICE_ADDRESS SlaveAddress,\r
- IN EFI_I2C_ADDR_MODE AddrMode,\r
- IN UINTN *WriteLength,\r
- IN UINTN *ReadLength,\r
- IN OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN I2CAddress;\r
- UINT16 SaveCmd;\r
- UINT32 SaveBar0;\r
-\r
- if (Buffer == NULL || WriteLength == NULL || ReadLength == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- SaveCmd = 0;\r
- SaveBar0 =0;\r
-\r
- I2cCommonServiceEntry (&SaveCmd, &SaveBar0);\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- I2CAddress = SlaveAddress.I2CDeviceAddress;\r
- Status = InitializeInternal (AddrMode);\r
- if (!EFI_ERROR(Status)) {\r
- Status = ReadMultipleByte (I2CAddress, Buffer, (*WriteLength), (*ReadLength));\r
- }\r
- I2cCommonServiceExit (SaveCmd, SaveBar0);\r
- return Status;\r
-}\r
-\r
-\r
+++ /dev/null
-## @file\r
-# Component description file for Quark South Cluster I2C library.\r
-#\r
-# I2C library implement QuarkSCSocId related drivers, includes:\r
-# PciHostBridge, PciExpress, SmmAccess driver and LegacyRegion driver.\r
-#\r
-# This driver contains I2C bus access routines:\r
-# 1. I2C Read (byte, multi-byte)\r
-# 2. I2C Write (byte, multi-byte)\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = I2cLib\r
- FILE_GUID = 462d127a-c143-469e-8449-b6e36beb04a8\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = I2cLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- CommonHeader.h\r
- I2cLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- PciLib\r
- BaseMemoryLib\r
- MemoryAllocationLib\r
- DebugLib\r
- BaseLib\r
- TimerLib\r
- IoLib\r
- IohLib\r
-\r
-[FeaturePcd]\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdI2CFastModeEnabled\r
-\r
-[FixedPcd]\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohI2cMmioBase\r
-\r
-[Pcd]\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
-Common header file shared by all source files.\r
-\r
-This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-#include <PiPei.h>\r
-#include <Ioh.h>\r
-#include <IohCommonDefinitions.h>\r
-\r
-#include <Library/IohLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/CpuLib.h>\r
-#include <Library/PciCf8Lib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Lib function for Pei Quark South Cluster.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "CommonHeader.h"\r
-\r
-/**\r
- Program SVID/SID the same as VID/DID*\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeIohSsvidSsid (\r
- IN UINT8 Bus,\r
- IN UINT8 Device,\r
- IN UINT8 Func\r
- )\r
-{\r
- UINTN Index;\r
-\r
- for (Index = 0; Index <= IOH_PCI_IOSF2AHB_0_MAX_FUNCS; Index++) {\r
- if (((Device == IOH_PCI_IOSF2AHB_1_DEV_NUM) && (Index >= IOH_PCI_IOSF2AHB_1_MAX_FUNCS))) {\r
- continue;\r
- }\r
-\r
- IohMmPci32(0, Bus, Device, Index, PCI_REG_SVID0) = IohMmPci32(0, Bus, Device, Index, PCI_REG_VID);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/* Enable memory, io, and bus master for USB controller */\r
-VOID\r
-EFIAPI\r
-EnableUsbMemIoBusMaster (\r
- IN UINT8 UsbBusNumber\r
- )\r
-{\r
- UINT16 CmdReg;\r
-\r
- CmdReg = PciRead16 (PCI_LIB_ADDRESS (UsbBusNumber, IOH_USB_OHCI_DEVICE_NUMBER, IOH_OHCI_FUNCTION_NUMBER, PCI_REG_PCICMD));\r
- CmdReg = (UINT16) (CmdReg | EFI_PCI_COMMAND_MEMORY_SPACE | EFI_PCI_COMMAND_IO_SPACE | EFI_PCI_COMMAND_BUS_MASTER);\r
- PciWrite16 (PCI_LIB_ADDRESS (UsbBusNumber, IOH_USB_OHCI_DEVICE_NUMBER, IOH_OHCI_FUNCTION_NUMBER, PCI_REG_PCICMD), CmdReg);\r
-\r
- CmdReg = PciRead16 (PCI_LIB_ADDRESS (UsbBusNumber, IOH_USB_EHCI_DEVICE_NUMBER, IOH_EHCI_FUNCTION_NUMBER, PCI_REG_PCICMD));\r
- CmdReg = (UINT16) (CmdReg | EFI_PCI_COMMAND_MEMORY_SPACE | EFI_PCI_COMMAND_IO_SPACE | EFI_PCI_COMMAND_BUS_MASTER);\r
- PciWrite16 (PCI_LIB_ADDRESS (UsbBusNumber, IOH_USB_EHCI_DEVICE_NUMBER, IOH_EHCI_FUNCTION_NUMBER, PCI_REG_PCICMD), CmdReg);\r
-}\r
-\r
-/**\r
- Read south cluster GPIO input from Port A.\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-ReadIohGpioValues (\r
- VOID\r
- )\r
-{\r
- UINT32 GipData;\r
- UINT32 GipAddr;\r
- UINT32 TempBarAddr;\r
- UINT16 SaveCmdReg;\r
- UINT32 SaveBarReg;\r
-\r
- TempBarAddr = (UINT32) PcdGet64(PcdIohGpioMmioBase);\r
-\r
- GipAddr = PCI_LIB_ADDRESS(\r
- PcdGet8 (PcdIohGpioBusNumber),\r
- PcdGet8 (PcdIohGpioDevNumber),\r
- PcdGet8 (PcdIohGpioFunctionNumber), 0);\r
-\r
- //\r
- // Save current settings for PCI CMD/BAR registers.\r
- //\r
- SaveCmdReg = PciRead16 (GipAddr + PCI_COMMAND_OFFSET);\r
- SaveBarReg = PciRead32 (GipAddr + PcdGet8 (PcdIohGpioBarRegister));\r
-\r
- DEBUG ((EFI_D_INFO, "SC GPIO temporary enable at %08X\n", TempBarAddr));\r
-\r
- // Use predefined temporary memory resource.\r
- PciWrite32 ( GipAddr + PcdGet8 (PcdIohGpioBarRegister), TempBarAddr);\r
- PciWrite8 ( GipAddr + PCI_COMMAND_OFFSET, EFI_PCI_COMMAND_MEMORY_SPACE);\r
-\r
- // Read GPIO configuration\r
- GipData = MmioRead32(TempBarAddr + GPIO_EXT_PORTA);\r
-\r
- //\r
- // Restore settings for PCI CMD/BAR registers.\r
- //\r
- PciWrite32 ((GipAddr + PcdGet8 (PcdIohGpioBarRegister)), SaveBarReg);\r
- PciWrite16 (GipAddr + PCI_COMMAND_OFFSET, SaveCmdReg);\r
-\r
- // Only 8 bits valid.\r
- return GipData & 0x000000FF;\r
-}\r
+++ /dev/null
-## @file\r
-# Intel Soc Library Instance\r
-#\r
-# Intel Soc Library Instance\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = IohLib\r
- FILE_GUID = B4C12297-7B19-4523-B165-81374D96716B\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = IohLib\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- IohLib.c\r
- CommonHeader.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- PciLib\r
- IoLib\r
- PciCf8Lib\r
- BaseLib\r
- CpuLib\r
-\r
-[Pcd]\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioBusNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioBusNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioDevNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioFunctionNumber\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioBarRegister\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdIohGpioMmioBase\r
+++ /dev/null
-/** @file\r
-\r
-UEFI Component Name(2) protocol implementation for SD controller driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "SDController.h"\r
-\r
-\r
-//\r
-// EFI Component Name Protocol\r
-//\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME_PROTOCOL gSDControllerName = {\r
- SDControllerGetDriverName,\r
- SDControllerGetControllerName,\r
- "eng"\r
-};\r
-\r
-//\r
-// EFI Component Name 2 Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gSDControllerName2 = {\r
- (EFI_COMPONENT_NAME2_GET_DRIVER_NAME) SDControllerGetDriverName,\r
- (EFI_COMPONENT_NAME2_GET_CONTROLLER_NAME) SDControllerGetControllerName,\r
- "en"\r
-};\r
-\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE mSDControllerDriverNameTable[] = {\r
- { "eng;en", L"EFI SD Host Controller Driver" },\r
- { NULL, NULL }\r
-};\r
-\r
-\r
-//\r
-// EFI Component Name Functions\r
-//\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 3066 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- )\r
-{\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- mSDControllerDriverNameTable,\r
- DriverName,\r
- (BOOLEAN)(This == &gSDControllerName)\r
- );\r
-}\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 3066 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- SDHOST_DATA *SDHostData;\r
-\r
- //\r
- // This is a device driver, so ChildHandle must be NULL.\r
- //\r
- if (ChildHandle != NULL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Make sure this driver is currently managing ControllerHandle\r
- //\r
- Status = EfiTestManagedDevice (\r
- ControllerHandle,\r
- gSDControllerDriverBinding.DriverBindingHandle,\r
- &gEfiPciIoProtocolGuid\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Get the device context\r
- //\r
- Status = gBS->OpenProtocol (\r
- ControllerHandle,\r
- &gEfiSDHostIoProtocolGuid,\r
- (VOID **) &SDHostIo,\r
- gSDControllerDriverBinding.DriverBindingHandle,\r
- ControllerHandle,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS(SDHostIo);\r
-\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- SDHostData->ControllerNameTable,\r
- ControllerName,\r
- (BOOLEAN)(This == &gSDControllerName)\r
- );\r
-\r
-}\r
+++ /dev/null
-/** @file\r
-\r
-This file contains the delarations for componet name routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#ifndef _COMPONENT_NAME_H_\r
-#define _COMPONENT_NAME_H_\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 3066 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- );\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 3066 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-The SD host controller driver model and HC protocol routines.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#include "SDController.h"\r
-\r
-\r
-EFI_DRIVER_BINDING_PROTOCOL gSDControllerDriverBinding = {\r
- SDControllerSupported,\r
- SDControllerStart,\r
- SDControllerStop,\r
- 0x20,\r
- NULL,\r
- NULL\r
-};\r
-\r
-\r
-EFI_SD_HOST_IO_PROTOCOL mSDHostIo = {\r
- EFI_SD_HOST_IO_PROTOCOL_REVISION_01,\r
- {\r
- 0, // HighSpeedSupport\r
- 0, // V18Support\r
- 0, // V30Support\r
- 0, // V33Support\r
- 0, // Reserved0\r
- 0, // BusWidth4\r
- 0, // BusWidth8\r
- 0, // Reserved1\r
- 0, // Reserved1\r
- (512 * 1024) //BoundarySize\r
- },\r
- SendCommand,\r
- SetClockFrequency,\r
- SetBusWidth,\r
- SetHostVoltage,\r
- ResetSDHost,\r
- EnableAutoStopCmd,\r
- DetectCardAndInitHost,\r
- SetBlockLength,\r
- SetHighSpeedMode,\r
- SetDDRMode\r
-};\r
-\r
-/**\r
- Find sdclk_freq_sel and upr_sdclk_freq_sel bits\r
- for Clock Control Register (CLK_CTL)Offset 2Ch when using 8bit or 10bit\r
- divided clock mode.\r
-\r
- @param BaseClockFreg Base Clock Frequency in Hz For SD Clock in the\r
- Capabilities register.\r
- @param TargetFreq Target Frequency in Hz to reach.\r
- @param Is8BitMode True if 8-bit Divided Clock Mode else 10bit mode.\r
- @param Bits sdclk_freq_sel and upr_sdclk_freq_sel bits for\r
- TargetFreq.\r
-\r
- @return EFI_SUCCESS // Bits setup.\r
- @return EFI_UNSUPPORTED // Cannot divide base clock to reach target clock.\r
-**/\r
-EFI_STATUS\r
-DividedClockModeBits (\r
- IN CONST UINTN BaseClockFreg,\r
- IN CONST UINTN TargetFreq,\r
- IN CONST BOOLEAN Is8BitMode,\r
- OUT UINT16 *Bits\r
- )\r
-{\r
- UINTN N;\r
- UINTN CurrFreq;\r
-\r
- *Bits = 0;\r
- CurrFreq = BaseClockFreg;\r
- N = 0;\r
- //\r
- // N == 0 same for 8bit & 10bit mode i.e. BaseClockFreg of controller.\r
- //\r
- if (TargetFreq < CurrFreq) {\r
- if (Is8BitMode) {\r
- N = 1;\r
- do {\r
- //\r
- // N values for 8bit mode when N > 0.\r
- // Bit[15:8] SDCLK Frequency Select at offset 2Ch\r
- // 80h - base clock divided by 256\r
- // 40h - base clock divided by 128\r
- // 20h - base clock divided by 64\r
- // 10h - base clock divided by 32\r
- // 08h - base clock divided by 16\r
- // 04h - base clock divided by 8\r
- // 02h - base clock divided by 4\r
- // 01h - base clock divided by 2\r
- //\r
- CurrFreq = BaseClockFreg / (2 * N);\r
- if (TargetFreq >= CurrFreq) {\r
- break;\r
- }\r
- N *= 2;\r
- if (N > V_MMIO_CLKCTL_MAX_8BIT_FREQ_SEL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- } while (TRUE);\r
- } else {\r
- N = 1;\r
- CurrFreq = BaseClockFreg / (2 * N);\r
- //\r
- // (try N = 0 or 1 first since don't want divide by 0).\r
- //\r
- if (TargetFreq < CurrFreq) {\r
- //\r
- // If still no match then calculate it for 10bit.\r
- // N values for 10bit mode.\r
- // N 1/2N Divided Clock (Duty 50%).\r
- // from Spec "The length of divider is extended to 10 bits and all\r
- // divider values shall be supported.\r
- //\r
- N = (BaseClockFreg / TargetFreq) / 2;\r
-\r
- //\r
- // Can only be N or N+1;\r
- //\r
- CurrFreq = BaseClockFreg / (2 * N);\r
- if (TargetFreq < CurrFreq) {\r
- N++;\r
- CurrFreq = BaseClockFreg / (2 * N);\r
- }\r
-\r
- if (N > V_MMIO_CLKCTL_MAX_10BIT_FREQ_SEL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Set upper bits of SDCLK Frequency Select (bits 7:6 of reg 0x2c).\r
- //\r
- *Bits |= ((UINT16) ((N >> 2) & B_MMIO_CLKCTL_UPR_SDCLK_FREQ_SEL_MASK));\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Set lower bits of SDCLK Frequency Select (bits 15:8 of reg 0x2c).\r
- //\r
- *Bits |= ((UINT16) ((UINT8) N) << 8);\r
- DEBUG (\r
- (EFI_D_INFO,\r
- "SDIO:DividedClockModeBits: %dbit mode Want %dHz Got %dHz bits = %04x\r\n",\r
- (Is8BitMode) ? 8 : 10,\r
- TargetFreq,\r
- CurrFreq,\r
- (UINTN) *Bits\r
- ));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Print type of error and command index\r
-\r
- @param CommandIndex Command index to set the command index field of command register.\r
- @param ErrorCode Error interrupt status read from host controller\r
-\r
- @return EFI_DEVICE_ERROR\r
- @return EFI_TIMEOUT\r
- @return EFI_CRC_ERROR\r
-\r
-**/\r
-EFI_STATUS\r
-GetErrorReason (\r
- IN UINT16 CommandIndex,\r
- IN UINT16 ErrorCode\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = EFI_DEVICE_ERROR;\r
-\r
- DEBUG((EFI_D_ERROR, "[%2d] -- ", CommandIndex));\r
-\r
- if (ErrorCode & BIT0) {\r
- Status = EFI_TIMEOUT;\r
- DEBUG((EFI_D_ERROR, "Command Timeout Erro"));\r
- }\r
-\r
- if (ErrorCode & BIT1) {\r
- Status = EFI_CRC_ERROR;\r
- DEBUG((EFI_D_ERROR, "Command CRC Error"));\r
- }\r
-\r
- if (ErrorCode & BIT2) {\r
- DEBUG((EFI_D_ERROR, "Command End Bit Error"));\r
- }\r
-\r
- if (ErrorCode & BIT3) {\r
- DEBUG((EFI_D_ERROR, "Command Index Error"));\r
- }\r
- if (ErrorCode & BIT4) {\r
- Status = EFI_TIMEOUT;\r
- DEBUG((EFI_D_ERROR, "Data Timeout Error"));\r
- }\r
-\r
- if (ErrorCode & BIT5) {\r
- Status = EFI_CRC_ERROR;\r
- DEBUG((EFI_D_ERROR, "Data CRC Error"));\r
- }\r
-\r
- if (ErrorCode & BIT6) {\r
- DEBUG((EFI_D_ERROR, "Data End Bit Error"));\r
- }\r
-\r
- if (ErrorCode & BIT7) {\r
- DEBUG((EFI_D_ERROR, "Current Limit Error"));\r
- }\r
-\r
- if (ErrorCode & BIT8) {\r
- DEBUG((EFI_D_ERROR, "Auto CMD12 Error"));\r
- }\r
-\r
- if (ErrorCode & BIT9) {\r
- DEBUG((EFI_D_ERROR, "ADMA Error"));\r
- }\r
-\r
- DEBUG((EFI_D_ERROR, "\n"));\r
-\r
- return Status;\r
-}\r
-/**\r
- Enable/Disable High Speed transfer mode\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Enable TRUE to Enable, FALSE to Disable\r
-\r
- @return EFI_SUCCESS\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetHighSpeedMode (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- )\r
-{\r
- UINT32 Data;\r
- SDHOST_DATA *SDHostData;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
- PciIo = SDHostData->PciIo;\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_HOSTCTL,\r
- 1,\r
- &Data\r
- );\r
-\r
- if (Enable) {\r
- if (PcdGetBool(PcdSdHciQuirkNoHiSpd)) {\r
- DEBUG ((EFI_D_INFO, "SDIO: Quirk never set High Speed Enable bit\r\n"));\r
- return EFI_SUCCESS;\r
- }\r
- DEBUG ((EFI_D_INFO, "Enable High Speed transfer mode ... \r\n"));\r
- Data |= BIT2;\r
- } else {\r
- Data &= ~BIT2;\r
- }\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_HOSTCTL,\r
- 1,\r
- &Data\r
- );\r
- return EFI_SUCCESS;\r
-}\r
-EFI_STATUS\r
-EFIAPI\r
-SetDDRMode (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- )\r
-{\r
- UINT16 Data;\r
- SDHOST_DATA *SDHostData;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
- PciIo = SDHostData->PciIo;\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_HOSTCTL2,\r
- 1,\r
- &Data\r
- );\r
- Data &= 0xFFF0;\r
- if (Enable) {\r
- Data |= 0x0004; // Enable DDR50 by default, later should enable other mode like HS200/400\r
- Data |= BIT3; // Enable 1.8V Signaling\r
- }\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_HOSTCTL2,\r
- 1,\r
- &Data\r
- );\r
- return EFI_SUCCESS;\r
-}\r
-/**\r
- Power on/off the LED associated with the slot\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Enable TRUE to set LED on, FALSE to set LED off\r
-\r
- @return EFI_SUCCESS\r
-**/\r
-EFI_STATUS\r
-HostLEDEnable (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- )\r
-{\r
- SDHOST_DATA *SDHostData;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT32 Data;\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
- PciIo = SDHostData->PciIo;\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_HOSTCTL,\r
- 1,\r
- &Data\r
- );\r
-\r
- if (Enable) {\r
- //\r
- //LED On\r
- //\r
- Data |= BIT0;\r
- } else {\r
- //\r
- //LED Off\r
- //\r
- Data &= ~BIT0;\r
- }\r
-\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_HOSTCTL,\r
- 1,\r
- &Data\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- The main function used to send the command to the card inserted into the SD host slot.\r
- It will assemble the arguments to set the command register and wait for the command\r
- and transfer completed until timeout. Then it will read the response register to fill\r
- the ResponseData.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param CommandIndex The command index to set the command index field of command register.\r
- @param Argument Command argument to set the argument field of command register.\r
- @param DataType TRANSFER_TYPE, indicates no data, data in or data out.\r
- @param Buffer Contains the data read from / write to the device.\r
- @param BufferSize The size of the buffer.\r
- @param ResponseType RESPONSE_TYPE.\r
- @param TimeOut Time out value in 1 ms unit.\r
- @param ResponseData Depending on the ResponseType, such as CSD or card status.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_OUT_OF_RESOURCES\r
- @retval EFI_TIMEOUT\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SendCommand (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT16 CommandIndex,\r
- IN UINT32 Argument,\r
- IN TRANSFER_TYPE DataType,\r
- IN UINT8 *Buffer, OPTIONAL\r
- IN UINT32 BufferSize,\r
- IN RESPONSE_TYPE ResponseType,\r
- IN UINT32 TimeOut,\r
- OUT UINT32 *ResponseData OPTIONAL\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- The main function used to send the command to the card inserted into the SD host\r
- slot.\r
- It will assemble the arguments to set the command register and wait for the command\r
- and transfer completed until timeout. Then it will read the response register to fill\r
- the ResponseData\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- CommandIndex - The command index to set the command index field of command register\r
- Argument - Command argument to set the argument field of command register\r
- DataType - TRANSFER_TYPE, indicates no data, data in or data out\r
- Buffer - Contains the data read from / write to the device\r
- BufferSize - The size of the buffer\r
- ResponseType - RESPONSE_TYPE\r
- TimeOut - Time out value in 1 ms unit\r
- ResponseData - Depending on the ResponseType, such as CSD or card status\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_INVALID_PARAMETER\r
- EFI_OUT_OF_RESOURCES\r
- EFI_TIMEOUT\r
- EFI_DEVICE_ERROR\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- SDHOST_DATA *SDHostData;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT32 ResponseDataCount;\r
- UINT32 Data;\r
- UINT64 Data64;\r
- UINT8 Index;\r
- INTN TimeOut2;\r
- BOOLEAN AutoCMD12Enable = FALSE;\r
-\r
-\r
- Status = EFI_SUCCESS;\r
- ResponseDataCount = 1;\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
- PciIo = SDHostData->PciIo;\r
- AutoCMD12Enable = (CommandIndex & AUTO_CMD12_ENABLE) ? TRUE : FALSE;\r
- CommandIndex = CommandIndex & CMD_INDEX_MASK;\r
-\r
- if (Buffer != NULL && DataType == NoData) {\r
- Status = EFI_INVALID_PARAMETER;\r
- DEBUG ((EFI_D_ERROR, "SendCommand: invalid parameter \r\n"));\r
- goto Exit;\r
- }\r
-\r
- if (((UINTN)Buffer & (This->HostCapability.BoundarySize - 1)) != (UINTN)NULL) {\r
- Status = EFI_INVALID_PARAMETER;\r
- DEBUG ((EFI_D_ERROR, "SendCommand: invalid parameter \r\n"));\r
- goto Exit;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "SendCommand: Command Index = %d \r\n", CommandIndex));\r
- //\r
- TimeOut2 = 1000; // 10 ms\r
- do {\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- (UINT64)MMIO_PSTATE,\r
- 1,\r
- &Data\r
- );\r
- gBS->Stall (10);\r
- }while ((TimeOut2-- > 0) && (Data & BIT0));\r
- TimeOut2 = 1000; // 10 ms\r
- do {\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- (UINT64)MMIO_PSTATE,\r
- 1,\r
- &Data\r
- );\r
- gBS->Stall (10);\r
- }while ((TimeOut2-- > 0) && (Data & BIT1));\r
- //Clear status bits\r
- //\r
- Data = 0xFFFF;\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_NINTSTS,\r
- 1,\r
- &Data\r
- );\r
-\r
- Data = 0xFFFF;\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_ERINTSTS,\r
- 1,\r
- &Data\r
- );\r
-\r
-\r
- if (Buffer != NULL) {\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- (UINT64)MMIO_DMAADR,\r
- 1,\r
- &Buffer\r
- );\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_BLKSZ,\r
- 1,\r
- &Data\r
- );\r
- Data &= ~(0xFFF);\r
- if (BufferSize <= SDHostData->BlockLength) {\r
- Data |= (BufferSize | 0x7000);\r
- } else {\r
- Data |= (SDHostData->BlockLength | 0x7000);\r
- }\r
-\r
-\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_BLKSZ,\r
- 1,\r
- &Data\r
- );\r
- if (BufferSize <= SDHostData->BlockLength) {\r
- Data = 1;\r
- } else {\r
- Data = BufferSize / SDHostData->BlockLength;\r
- }\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_BLKCNT,\r
- 1,\r
- &Data\r
- );\r
-\r
- } else {\r
- Data = 0;\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_BLKSZ,\r
- 1,\r
- &Data\r
- );\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_BLKCNT,\r
- 1,\r
- &Data\r
- );\r
- }\r
-\r
- //\r
- //Argument\r
- //\r
- Data = Argument;\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- (UINT64)MMIO_CMDARG,\r
- 1,\r
- &Data\r
- );\r
-\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_XFRMODE,\r
- 1,\r
- &Data\r
- );\r
-\r
-\r
- DEBUG ((EFI_D_INFO, "Transfer mode read = 0x%x \r\n", (Data & 0xFFFF)));\r
- //\r
- //BIT0 - DMA Enable\r
- //BIT2 - Auto Cmd12\r
- //\r
- if (DataType == InData) {\r
- Data |= BIT4 | BIT0;\r
- } else if (DataType == OutData){\r
- Data &= ~BIT4;\r
- Data |= BIT0;\r
- } else {\r
- Data &= ~(BIT4 | BIT0);\r
- }\r
-\r
- if (BufferSize <= SDHostData->BlockLength) {\r
- Data &= ~ (BIT5 | BIT1 | BIT2);\r
- Data |= BIT1; // Enable block count always\r
- } else {\r
- if (SDHostData->IsAutoStopCmd && AutoCMD12Enable) {\r
- Data |= (BIT5 | BIT1 | BIT2);\r
- } else {\r
- Data |= (BIT5 | BIT1);\r
- }\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "Transfer mode write = 0x%x \r\n", (Data & 0xffff)));\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_XFRMODE,\r
- 1,\r
- &Data\r
- );\r
- //\r
- //Command\r
- //\r
- //ResponseTypeSelect IndexCheck CRCCheck ResponseType\r
- // 00 0 0 NoResponse\r
- // 01 0 1 R2\r
- // 10 0 0 R3, R4\r
- // 10 1 1 R1, R5, R6, R7\r
- // 11 1 1 R1b, R5b\r
- //\r
- switch (ResponseType) {\r
- case ResponseNo:\r
- Data = (CommandIndex << 8);\r
- ResponseDataCount = 0;\r
- break;\r
-\r
- case ResponseR1:\r
- case ResponseR5:\r
- case ResponseR6:\r
- case ResponseR7:\r
- Data = (CommandIndex << 8) | BIT1 | BIT4| BIT3;\r
- ResponseDataCount = 1;\r
- break;\r
-\r
- case ResponseR1b:\r
- case ResponseR5b:\r
- Data = (CommandIndex << 8) | BIT0 | BIT1 | BIT4| BIT3;\r
- ResponseDataCount = 1;\r
- break;\r
-\r
- case ResponseR2:\r
- Data = (CommandIndex << 8) | BIT0 | BIT3;\r
- ResponseDataCount = 4;\r
- break;\r
-\r
- case ResponseR3:\r
- case ResponseR4:\r
- Data = (CommandIndex << 8) | BIT1;\r
- ResponseDataCount = 1;\r
- break;\r
-\r
- default:\r
- ASSERT (0);\r
- Status = EFI_INVALID_PARAMETER;\r
- DEBUG ((EFI_D_ERROR, "SendCommand: invalid parameter \r\n"));\r
- goto Exit;\r
- }\r
-\r
- if (DataType != NoData) {\r
- Data |= BIT5;\r
- }\r
-\r
- HostLEDEnable (This, TRUE);\r
-\r
-\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_SDCMD,\r
- 1,\r
- &Data\r
- );\r
-\r
-\r
- Data = 0;\r
- do {\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_ERINTSTS,\r
- 1,\r
- &Data\r
- );\r
-\r
- if ((Data & 0x07FF) != 0) {\r
- Status = GetErrorReason (CommandIndex, (UINT16)Data);\r
- DEBUG ((EFI_D_ERROR, "SendCommand: Error happens \r\n"));\r
- goto Exit;\r
- }\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_NINTSTS,\r
- 1,\r
- &Data\r
- );\r
-\r
- if ((Data & BIT0) == BIT0) {\r
- //\r
- //Command completed, can read response\r
- //\r
- if (DataType == NoData) {\r
- break;\r
- } else {\r
- //\r
- //Transfer completed\r
- //\r
- if ((Data & BIT1) == BIT1) {\r
- break;\r
- }\r
- }\r
- }\r
-\r
- gBS->Stall (1 * 1000);\r
-\r
- TimeOut --;\r
-\r
- } while (TimeOut > 0);\r
-\r
- if (TimeOut == 0) {\r
- Status = EFI_TIMEOUT;\r
- DEBUG ((EFI_D_ERROR, "SendCommand: Time out \r\n"));\r
- goto Exit;\r
- }\r
-\r
- if (ResponseData != NULL) {\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- (UINT64)MMIO_RESP,\r
- ResponseDataCount,\r
- ResponseData\r
- );\r
- if (ResponseType == ResponseR2) {\r
- //\r
- // Adjustment for R2 response\r
- //\r
- Data = 1;\r
- for (Index = 0; Index < ResponseDataCount; Index++) {\r
- Data64 = LShiftU64(*ResponseData, 8);\r
- *ResponseData = (UINT32)((Data64 & 0xFFFFFFFF) | Data);\r
- Data = (UINT32)RShiftU64 (Data64, 32);\r
- ResponseData++;\r
- }\r
- }\r
- }\r
-\r
-Exit:\r
- HostLEDEnable (This, FALSE);\r
- return Status;\r
-}\r
-\r
-/**\r
- Set max clock frequency of the host, the actual frequency may not be the same as MaxFrequency.\r
- It depends on the max frequency the host can support, divider, and host speed mode.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param MaxFrequency Max frequency in HZ.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetClockFrequency (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 MaxFrequency\r
- )\r
-{\r
- UINT32 Data;\r
- UINT16 FreqSelBits;\r
- EFI_STATUS Status;\r
- SDHOST_DATA *SDHostData;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT32 TimeOutCount;\r
- UINT32 Revision;\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
- PciIo = SDHostData->PciIo;\r
- Data = 0;\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CLKCTL,\r
- 1,\r
- &Data\r
- );\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_CTRLRVER,\r
- 1,\r
- &Revision\r
- );\r
- Revision &= 0x000000FF;\r
-\r
- Status = DividedClockModeBits (\r
- SDHostData->BaseClockInMHz * 1000 * 1000,\r
- MaxFrequency,\r
- (Revision < SDHCI_SPEC_300),\r
- &FreqSelBits\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Cannot reach MaxFrequency with SDHostData->BaseClockInMHz.\r
- //\r
- ASSERT_EFI_ERROR (Status);\r
- return Status;\r
- }\r
-\r
- Data = 0;\r
-\r
- //\r
- //Enable internal clock and Stop Clock Enable\r
- //\r
- Data = BIT0;\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CLKCTL,\r
- 1,\r
- &Data\r
- );\r
-\r
- TimeOutCount = TIME_OUT_1S;\r
- do {\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CLKCTL,\r
- 1,\r
- &Data\r
- );\r
- gBS->Stall (1 * 1000);\r
- TimeOutCount --;\r
- if (TimeOutCount == 0) {\r
- DEBUG ((EFI_D_ERROR, "SetClockFrequency: Time out \r\n"));\r
- return EFI_TIMEOUT;\r
- }\r
- } while ((Data & BIT1) != BIT1);\r
-\r
- DEBUG ((EFI_D_INFO, "Base Clock In MHz: %d\r\n", SDHostData->BaseClockInMHz));\r
-\r
- Data = (BIT0 | ((UINT32) FreqSelBits));\r
- DEBUG ((EFI_D_INFO, "Data write to MMIO_CLKCTL: 0x%04x \r\n", Data));\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CLKCTL,\r
- 1,\r
- &Data\r
- );\r
-\r
- TimeOutCount = TIME_OUT_1S;\r
- do {\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CLKCTL,\r
- 1,\r
- &Data\r
- );\r
- gBS->Stall (1 * 1000);\r
- TimeOutCount --;\r
- if (TimeOutCount == 0) {\r
- DEBUG ((EFI_D_ERROR, "SetClockFrequency: Time out \r\n"));\r
- return EFI_TIMEOUT;\r
- }\r
- } while ((Data & BIT1) != BIT1);\r
- gBS->Stall (20 * 1000);\r
- Data |= BIT2;\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CLKCTL,\r
- 1,\r
- &Data\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Set bus width of the host controller\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param BusWidth Bus width in 1, 4, 8 bits.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetBusWidth (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 BusWidth\r
- )\r
-{\r
- SDHOST_DATA *SDHostData;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT8 Data;\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
-\r
-\r
- if ((BusWidth != 1) && (BusWidth != 4) && (BusWidth != 8)) {\r
- DEBUG ((EFI_D_ERROR, "SetBusWidth: Invalid parameter \r\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if ((SDHostData->SDHostIo.HostCapability.BusWidth8 == FALSE) && (BusWidth == 8)) {\r
- DEBUG ((EFI_D_ERROR, "SetBusWidth: Invalid parameter \r\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- PciIo = SDHostData->PciIo;\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_HOSTCTL,\r
- 1,\r
- &Data\r
- );\r
- //\r
- // BIT5 8-bit MMC Support (MMC8):\r
- // If set, IOH supports 8-bit MMC. When cleared, IOH does not support this feature\r
- //\r
- if (BusWidth == 8) {\r
- DEBUG ((EFI_D_INFO, "Bus Width is 8-bit ... \r\n"));\r
- Data |= BIT5;\r
- } else if (BusWidth == 4) {\r
- DEBUG ((EFI_D_INFO, "Bus Width is 4-bit ... \r\n"));\r
- Data &= ~BIT5;\r
- Data |= BIT1;\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Bus Width is 1-bit ... \r\n"));\r
- Data &= ~BIT5;\r
- Data &= ~BIT1;\r
- }\r
-\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_HOSTCTL,\r
- 1,\r
- &Data\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Set voltage which could supported by the host controller.\r
- Support 0(Power off the host), 1.8V, 3.0V, 3.3V\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Voltage Units in 0.1 V.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetHostVoltage (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 Voltage\r
- )\r
-{\r
- SDHOST_DATA *SDHostData;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT8 Data;\r
- EFI_STATUS Status;\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
- PciIo = SDHostData->PciIo;\r
- Status = EFI_SUCCESS;\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_PWRCTL,\r
- 1,\r
- &Data\r
- );\r
-\r
- if (Voltage == 0) {\r
- //\r
- //Power Off the host\r
- //\r
- Data &= ~BIT0;\r
- } else if (Voltage <= 18 && This->HostCapability.V18Support) {\r
- //\r
- //1.8V\r
- //\r
- Data |= (BIT1 | BIT3 | BIT0);\r
- } else if (Voltage > 18 && Voltage <= 30 && This->HostCapability.V30Support) {\r
- //\r
- //3.0V\r
- //\r
- Data |= (BIT2 | BIT3 | BIT0);\r
- } else if (Voltage > 30 && Voltage <= 33 && This->HostCapability.V33Support) {\r
- //\r
- //3.3V\r
- //\r
- Data |= (BIT1 | BIT2 | BIT3 | BIT0);\r
- } else {\r
- Status = EFI_UNSUPPORTED;\r
- goto Exit;\r
- }\r
-\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_PWRCTL,\r
- 1,\r
- &Data\r
- );\r
- gBS->Stall (10 * 1000);\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-\r
-\r
-/**\r
- Reset the host controller.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param ResetAll TRUE to reset all.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ResetSDHost (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN RESET_TYPE ResetType\r
- )\r
-{\r
- SDHOST_DATA *SDHostData;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT32 Data;\r
- UINT16 ErrStatus;\r
- UINT32 Mask;\r
- UINT32 TimeOutCount;\r
- UINT16 SaveClkCtl;\r
- UINT16 ZeroClkCtl;\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
- PciIo = SDHostData->PciIo;\r
- Mask = 0;\r
- ErrStatus = 0;\r
-\r
- if (ResetType == Reset_Auto) {\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_ERINTSTS,\r
- 1,\r
- &ErrStatus\r
- );\r
- if ((ErrStatus & 0xF) != 0) {\r
- //\r
- //Command Line\r
- //\r
- Mask |= BIT1;\r
- }\r
- if ((ErrStatus & 0x70) != 0) {\r
- //\r
- //Data Line\r
- //\r
- Mask |= BIT2;\r
- }\r
- }\r
-\r
-\r
- if (ResetType == Reset_DAT || ResetType == Reset_DAT_CMD) {\r
- Mask |= BIT2;\r
- }\r
- if (ResetType == Reset_CMD || ResetType == Reset_DAT_CMD) {\r
- Mask |= BIT1;\r
- }\r
- if (ResetType == Reset_All) {\r
- Mask = BIT0;\r
- }\r
-\r
- if (Mask == 0) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- //\r
- // To improve SD stability, we zero the MMIO_CLKCTL register and\r
- // stall for 50 microseconds before resetting the controller. We\r
- // restore the register setting following the reset operation.\r
- //\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CLKCTL,\r
- 1,\r
- &SaveClkCtl\r
- );\r
-\r
- ZeroClkCtl = (UINT16) 0;\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CLKCTL,\r
- 1,\r
- &ZeroClkCtl\r
- );\r
-\r
- gBS->Stall (50);\r
-\r
- //\r
- // Reset the SD host controller\r
- //\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_SWRST,\r
- 1,\r
- &Mask\r
- );\r
-\r
- Data = 0;\r
- TimeOutCount = TIME_OUT_1S;\r
- do {\r
-\r
- gBS->Stall (1 * 1000);\r
-\r
- TimeOutCount --;\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_SWRST,\r
- 1,\r
- &Data\r
- );\r
- if ((Data & Mask) == 0) {\r
- break;\r
- }\r
- } while (TimeOutCount > 0);\r
-\r
- //\r
- // We now restore the MMIO_CLKCTL register which we set to 0 above.\r
- //\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CLKCTL,\r
- 1,\r
- &SaveClkCtl\r
- );\r
-\r
- if (TimeOutCount == 0) {\r
- DEBUG ((EFI_D_ERROR, "ResetSDHost: Time out \r\n"));\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Enable auto stop on the host controller.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Enable TRUE to enable, FALSE to disable.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EnableAutoStopCmd (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- )\r
-{\r
- SDHOST_DATA *SDHostData;\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
-\r
- SDHostData->IsAutoStopCmd = Enable;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Set the Block length on the host controller.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param BlockLength card supportes block length.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetBlockLength (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 BlockLength\r
- )\r
-{\r
- SDHOST_DATA *SDHostData;\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
-\r
- DEBUG ((EFI_D_INFO, "Block length on the host controller: %d \r\n", BlockLength));\r
- SDHostData->BlockLength = BlockLength;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Find whether these is a card inserted into the slot. If so init the host.\r
- If not, return EFI_NOT_FOUND.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_NOT_FOUND\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DetectCardAndInitHost (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This\r
- )\r
-{\r
- SDHOST_DATA *SDHostData;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT32 Data;\r
- EFI_STATUS Status;\r
- UINT8 Voltages[] = { 33, 30, 18 };\r
- UINTN Loop;\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS (This);\r
- PciIo = SDHostData->PciIo;\r
- Status = EFI_NOT_FOUND;\r
-\r
- Data = 0;\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- (UINT64)MMIO_PSTATE,\r
- 1,\r
- &Data\r
- );\r
-\r
- if ((Data & (BIT16 | BIT17 | BIT18)) != (BIT16 | BIT17 | BIT18)) {\r
- //\r
- // Has no card inserted\r
- //\r
- DEBUG ((EFI_D_INFO, "DetectCardAndInitHost: No Cards \r\n"));\r
- Status = EFI_NOT_FOUND;\r
- goto Exit;\r
- }\r
- DEBUG ((EFI_D_INFO, "DetectCardAndInitHost: Find Cards \r\n"));\r
-\r
- Status = EFI_NOT_FOUND;\r
- for (Loop = 0; Loop < sizeof (Voltages); Loop++) {\r
- DEBUG ((\r
- EFI_D_INFO,\r
- "DetectCardAndInitHost: SetHostVoltage %d.%dV \r\n",\r
- Voltages[Loop] / 10,\r
- Voltages[Loop] % 10\r
- ));\r
- Status = SetHostVoltage (This, Voltages[Loop]);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO, "DetectCardAndInitHost set voltages: [failed]\n"));\r
- } else {\r
- DEBUG ((EFI_D_INFO, "DetectCardAndInitHost set voltages: [success]\n"));\r
- break;\r
- }\r
- }\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "DetectCardAndInitHost: Fail to set voltage \r\n"));\r
- goto Exit;\r
- }\r
-\r
- Status = SetClockFrequency (This, FREQUENCY_OD);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "DetectCardAndInitHost: Fail to set frequency \r\n"));\r
- goto Exit;\r
- }\r
- SetBusWidth (This, 1);\r
-\r
- //\r
- //Enable normal status change\r
- //\r
-\r
- Data = (BIT0 | BIT1);\r
-\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_NINTEN,\r
- 1,\r
- &Data\r
- );\r
-\r
- //\r
- //Enable error status change\r
- //\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_ERINTEN,\r
- 1,\r
- &Data\r
- );\r
-\r
- Data |= (BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5 | BIT6 | BIT7 | BIT8);\r
-\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_ERINTEN,\r
- 1,\r
- &Data\r
- );\r
-\r
- //\r
- //Data transfer Timeout control\r
- //\r
- Data = 0x0E;\r
-\r
- PciIo->Mem.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- 0,\r
- (UINT64)MMIO_TOCTL,\r
- 1,\r
- &Data\r
- );\r
- //\r
- //Set Default Bus width as 1 bit\r
- //\r
-\r
-Exit:\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
- Entry point for EFI drivers.\r
-\r
- @param ImageHandle EFI_HANDLE.\r
- @param SystemTable EFI_SYSTEM_TABLE.\r
-\r
- @retval EFI_SUCCESS Driver is successfully loaded.\r
- @return Others Failed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeSDController (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- return EfiLibInstallDriverBindingComponentName2 (\r
- ImageHandle,\r
- SystemTable,\r
- &gSDControllerDriverBinding,\r
- ImageHandle,\r
- &gSDControllerName,\r
- &gSDControllerName2\r
- );\r
-}\r
-\r
-\r
-/**\r
- Test to see if this driver supports ControllerHandle. Any\r
- ControllerHandle that has SDHostIoProtocol installed will be supported.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @return EFI_SUCCESS This driver supports this device.\r
- @return EFI_UNSUPPORTED This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS OpenStatus;\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- PCI_CLASSC PciClass;\r
- EFI_SD_HOST_IO_PROTOCOL *SdHostIo;\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiSDHostIoProtocolGuid,\r
- (VOID **)&SdHostIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- DEBUG (( DEBUG_INFO, "SdHost controller is already started\n"));\r
- return EFI_ALREADY_STARTED;\r
- }\r
-\r
- //\r
- // Test whether there is PCI IO Protocol attached on the controller handle.\r
- //\r
- OpenStatus = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
-\r
- if (EFI_ERROR (OpenStatus)) {\r
- return OpenStatus;\r
- }\r
-\r
- Status = PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- PCI_CLASSCODE_OFFSET,\r
- sizeof (PCI_CLASSC) / sizeof (UINT8),\r
- &PciClass\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- Status = EFI_UNSUPPORTED;\r
- goto ON_EXIT;\r
- }\r
-\r
- //\r
- // Test whether the controller belongs to SD type\r
- //\r
- if ((PciClass.BaseCode != PCI_CLASS_SYSTEM_PERIPHERAL) ||\r
- (PciClass.SubClassCode != PCI_SUBCLASS_SD_HOST_CONTROLLER) ||\r
- ((PciClass.PI != PCI_IF_STANDARD_HOST_NO_DMA) && (PciClass.PI != PCI_IF_STANDARD_HOST_SUPPORT_DMA))\r
- ) {\r
-\r
- Status = EFI_UNSUPPORTED;\r
- }\r
-\r
-ON_EXIT:\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return Status;\r
-}\r
-/**\r
- Starting the SD Host Controller Driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval EFI_UNSUPPORTED This driver does not support this device.\r
- @retval EFI_DEVICE_ERROR This driver cannot be started due to device Error.\r
- EFI_OUT_OF_RESOURCES- Failed due to resource shortage.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- SDHOST_DATA *SDHostData;\r
- UINT32 Data;\r
-\r
-\r
- SDHostData = NULL;\r
- Data = 0;\r
-\r
- //\r
- // Open PCI I/O Protocol and save pointer to open protocol\r
- // in private data area.\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
-\r
- //\r
- // Enable the SD Host Controller MMIO space\r
- //\r
- Status = PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationEnable,\r
- EFI_PCI_DEVICE_ENABLE,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Exit;\r
- }\r
-\r
-\r
- SDHostData = (SDHOST_DATA*)AllocateZeroPool(sizeof (SDHOST_DATA));\r
- if (SDHostData == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Exit;\r
- }\r
-\r
- SDHostData->Signature = SDHOST_DATA_SIGNATURE;\r
- SDHostData->PciIo = PciIo;\r
-\r
- CopyMem (&SDHostData->SDHostIo, &mSDHostIo, sizeof (EFI_SD_HOST_IO_PROTOCOL));\r
-\r
- ResetSDHost (&SDHostData->SDHostIo, Reset_All);\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint16,\r
- 0,\r
- (UINT64)MMIO_CTRLRVER,\r
- 1,\r
- &Data\r
- );\r
- SDHostData->SDHostIo.HostCapability.HostVersion = Data & 0xFF;\r
- DEBUG ((EFI_D_INFO, "SdHostDriverBindingStart: HostVersion 0x%x \r\n", SDHostData->SDHostIo.HostCapability.HostVersion));\r
-\r
- PciIo->Mem.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- (UINT64)MMIO_CAP,\r
- 1,\r
- &Data\r
- );\r
- DEBUG ((EFI_D_INFO, "SdHostDriverBindingStart: MMIO_CAP 0x%x \r\n", Data));\r
- if ((Data & BIT18) != 0) {\r
- SDHostData->SDHostIo.HostCapability.BusWidth8 = TRUE;\r
- }\r
-\r
- if ((Data & BIT21) != 0) {\r
- SDHostData->SDHostIo.HostCapability.HighSpeedSupport = TRUE;\r
- }\r
-\r
- if ((Data & BIT24) != 0) {\r
- SDHostData->SDHostIo.HostCapability.V33Support = TRUE;\r
- }\r
-\r
- if ((Data & BIT25) != 0) {\r
- SDHostData->SDHostIo.HostCapability.V30Support = TRUE;\r
- }\r
-\r
- if ((Data & BIT26) != 0) {\r
- SDHostData->SDHostIo.HostCapability.V18Support = TRUE;\r
- }\r
-\r
- SDHostData->SDHostIo.HostCapability.BusWidth4 = TRUE;\r
-\r
- if(SDHostData->SDHostIo.HostCapability.HostVersion < SDHCI_SPEC_300) {\r
-\r
-\r
-\r
- SDHostData->BaseClockInMHz = (Data >> 8) & 0x3F;\r
- }\r
- else {\r
- SDHostData->BaseClockInMHz = (Data >> 8) & 0xFF;\r
-\r
- }\r
-\r
- SDHostData->BlockLength = 512 << ((Data >> 16) & 0x03);\r
- DEBUG ((EFI_D_INFO, "SdHostDriverBindingStart: BlockLength 0x%x \r\n", SDHostData->BlockLength));\r
- SDHostData->IsAutoStopCmd = TRUE;\r
-\r
- Status = gBS->InstallProtocolInterface (\r
- &Controller,\r
- &gEfiSDHostIoProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &SDHostData->SDHostIo\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
-\r
- //\r
- // Install the component name protocol\r
- //\r
- SDHostData->ControllerNameTable = NULL;\r
-\r
- AddUnicodeString2 (\r
- "eng",\r
- gSDControllerName.SupportedLanguages,\r
- &SDHostData->ControllerNameTable,\r
- L"SD Host Controller",\r
- TRUE\r
- );\r
- AddUnicodeString2 (\r
- "en",\r
- gSDControllerName2.SupportedLanguages,\r
- &SDHostData->ControllerNameTable,\r
- L"SD Host Controller",\r
- FALSE\r
- );\r
-\r
-Exit:\r
- if (EFI_ERROR (Status)) {\r
- if (SDHostData != NULL) {\r
- FreePool (SDHostData);\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Stop this driver on ControllerHandle. Support stopping any child handles\r
- created by this driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to stop driver on.\r
- @param NumberOfChildren Number of Children in the ChildHandleBuffer.\r
- @param ChildHandleBuffer List of handles for the children we need to stop.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- SDHOST_DATA *SDHostData;\r
-\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiSDHostIoProtocolGuid,\r
- (VOID **) &SDHostIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
-\r
- //\r
- // Test whether the Controller handler passed in is a valid\r
- // Usb controller handle that should be supported, if not,\r
- // return the error status directly\r
- //\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SetHostVoltage (SDHostIo, 0);\r
-\r
- SDHostData = SDHOST_DATA_FROM_THIS(SDHostIo);\r
-\r
- //\r
- // Uninstall Block I/O protocol from the device handle\r
- //\r
- Status = gBS->UninstallProtocolInterface (\r
- Controller,\r
- &gEfiSDHostIoProtocolGuid,\r
- SDHostIo\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- FreeUnicodeStringTable (SDHostData->ControllerNameTable);\r
-\r
- FreePool (SDHostData);\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
-The definition for SD host controller driver model and HC protocol routines.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _SD_CONTROLLER_H_\r
-#define _SD_CONTROLLER_H_\r
-\r
-\r
-#include <Uefi.h>\r
-\r
-\r
-#include <Protocol/PciIo.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-\r
-#include "ComponentName.h"\r
-#include "SDHostIo.h"\r
-\r
-\r
-extern EFI_DRIVER_BINDING_PROTOCOL gSDControllerDriverBinding;\r
-extern EFI_COMPONENT_NAME_PROTOCOL gSDControllerName;\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gSDControllerName2;\r
-\r
-\r
-#define SDHOST_DATA_SIGNATURE SIGNATURE_32 ('s', 'd', 'h', 's')\r
-\r
-#define BLOCK_SIZE 0x200\r
-#define TIME_OUT_1S 1000\r
-\r
-#pragma pack(1)\r
-//\r
-// PCI Class Code structure\r
-//\r
-typedef struct {\r
- UINT8 PI;\r
- UINT8 SubClassCode;\r
- UINT8 BaseCode;\r
-} PCI_CLASSC;\r
-\r
-#pragma pack()\r
-\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_SD_HOST_IO_PROTOCOL SDHostIo;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- BOOLEAN IsAutoStopCmd;\r
- UINT32 BaseClockInMHz;\r
- UINT32 CurrentClockInKHz;\r
- UINT32 BlockLength;\r
- EFI_UNICODE_STRING_TABLE *ControllerNameTable;\r
-}SDHOST_DATA;\r
-\r
-#define SDHOST_DATA_FROM_THIS(a) \\r
- CR(a, SDHOST_DATA, SDHostIo, SDHOST_DATA_SIGNATURE)\r
-\r
-/**\r
- Test to see if this driver supports ControllerHandle. Any\r
- ControllerHandle that has SDHostIoProtocol installed will be supported.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @return EFI_SUCCESS This driver supports this device.\r
- @return EFI_UNSUPPORTED This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Starting the SD Host Controller Driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval EFI_UNSUPPORTED This driver does not support this device.\r
- @retval EFI_DEVICE_ERROR This driver cannot be started due to device Error.\r
- EFI_OUT_OF_RESOURCES- Failed due to resource shortage.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Stop this driver on ControllerHandle. Support stopping any child handles\r
- created by this driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to stop driver on.\r
- @param NumberOfChildren Number of Children in the ChildHandleBuffer.\r
- @param ChildHandleBuffer List of handles for the children we need to stop.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDControllerStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- );\r
-\r
-/**\r
- The main function used to send the command to the card inserted into the SD host slot.\r
- It will assemble the arguments to set the command register and wait for the command\r
- and transfer completed until timeout. Then it will read the response register to fill\r
- the ResponseData.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param CommandIndex The command index to set the command index field of command register.\r
- @param Argument Command argument to set the argument field of command register.\r
- @param DataType TRANSFER_TYPE, indicates no data, data in or data out.\r
- @param Buffer Contains the data read from / write to the device.\r
- @param BufferSize The size of the buffer.\r
- @param ResponseType RESPONSE_TYPE.\r
- @param TimeOut Time out value in 1 ms unit.\r
- @param ResponseData Depending on the ResponseType, such as CSD or card status.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_OUT_OF_RESOURCES\r
- @retval EFI_TIMEOUT\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SendCommand (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT16 CommandIndex,\r
- IN UINT32 Argument,\r
- IN TRANSFER_TYPE DataType,\r
- IN UINT8 *Buffer, OPTIONAL\r
- IN UINT32 BufferSize,\r
- IN RESPONSE_TYPE ResponseType,\r
- IN UINT32 TimeOut,\r
- OUT UINT32 *ResponseData OPTIONAL\r
- );\r
-\r
-/**\r
- Set max clock frequency of the host, the actual frequency may not be the same as MaxFrequency.\r
- It depends on the max frequency the host can support, divider, and host speed mode.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param MaxFrequency Max frequency in HZ.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetClockFrequency (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 MaxFrequencyInKHz\r
- );\r
-\r
-/**\r
- Set bus width of the host controller\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param BusWidth Bus width in 1, 4, 8 bits.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetBusWidth (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 BusWidth\r
- );\r
-\r
-\r
-/**\r
- Set voltage which could supported by the host controller.\r
- Support 0(Power off the host), 1.8V, 3.0V, 3.3V\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Voltage Units in 0.1 V.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetHostVoltage (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 Voltage\r
- );\r
-\r
-\r
-/**\r
- Reset the host controller.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param ResetAll TRUE to reset all.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ResetSDHost (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN RESET_TYPE ResetType\r
- );\r
-\r
-\r
-/**\r
- Enable auto stop on the host controller.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Enable TRUE to enable, FALSE to disable.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EnableAutoStopCmd (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- );\r
-\r
-/**\r
- Find whether these is a card inserted into the slot. If so init the host.\r
- If not, return EFI_NOT_FOUND.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_NOT_FOUND\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DetectCardAndInitHost (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This\r
- );\r
-\r
-/**\r
- Set the Block length on the host controller.\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param BlockLength card supportes block length.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_TIMEOUT\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetBlockLength (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 BlockLength\r
- );\r
-\r
-/**\r
- Enable/Disable High Speed transfer mode\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param Enable TRUE to Enable, FALSE to Disable\r
-\r
- @return EFI_SUCCESS\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetHighSpeedMode (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SetDDRMode (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- );\r
-#endif\r
+++ /dev/null
-## @file\r
-#\r
-# Component Description File For SDControllerDxe Module.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SDController\r
- FILE_GUID = 90A330BD-6F89-4900-933A-C25EB4356348\r
- MODULE_TYPE = UEFI_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = InitializeSDController\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-# DRIVER_BINDING = gSDControllerDriverBinding\r
-# COMPONENT_NAME = gSDControllerName\r
-# COMPONENT_NAME2 = gSDControllerName2\r
-#\r
-\r
-[Sources]\r
- SDController.c\r
- SDController.h\r
- ComponentName.c\r
- ComponentName.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- MemoryAllocationLib\r
- BaseLib\r
- UefiLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- BaseMemoryLib\r
- DebugLib\r
- PcdLib\r
-\r
-[Protocols]\r
- gEfiPciIoProtocolGuid ## TO_START\r
- gEfiSDHostIoProtocolGuid ## BY_START\r
-\r
-[FeaturePcd]\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdSdHciQuirkNoHiSpd\r
-\r
+++ /dev/null
-/** @file\r
-\r
-CEATA specific functions implementation\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "SDMediaDevice.h"\r
-\r
-/**\r
- Send RW_MULTIPLE_REGISTER command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param Address Register address.\r
- @param ByteCount Buffer size.\r
- @param Write TRUE means write, FALSE means read.\r
- @param Buffer Buffer pointer.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-ReadWriteMultipleRegister (\r
- IN CARD_DATA *CardData,\r
- IN UINT16 Address,\r
- IN UINT8 ByteCount,\r
- IN BOOLEAN Write,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Argument;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- if ((Address % 4 != 0) || (ByteCount % 4 != 0)) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Exit;\r
- }\r
-\r
- Argument = (Address << 16) | ByteCount;\r
- if (Write) {\r
- Argument |= BIT31;\r
- }\r
-\r
-\r
- if (Write) {\r
- CopyMem (CardData->AlignedBuffer, Buffer, ByteCount);\r
-\r
- Status = SendCommand (\r
- CardData,\r
- RW_MULTIPLE_REGISTER,\r
- Argument,\r
- OutData,\r
- CardData->AlignedBuffer,\r
- ByteCount,\r
- ResponseR1b,\r
- TIMEOUT_DATA,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- } else {\r
- Status = SendCommand (\r
- CardData,\r
- RW_MULTIPLE_REGISTER,\r
- Argument,\r
- InData,\r
- CardData->AlignedBuffer,\r
- ByteCount,\r
- ResponseR1,\r
- TIMEOUT_DATA,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- CopyMem (Buffer, CardData->AlignedBuffer, ByteCount);\r
- }\r
-\r
- }\r
-Exit:\r
- return Status;\r
-}\r
-\r
-/**\r
- Send ReadWriteMultipleBlock command with RW_MULTIPLE_REGISTER command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param DataUnitCount Buffer size in 512 bytes unit.\r
- @param Write TRUE means write, FALSE means read.\r
- @param Buffer Buffer pointer.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-ReadWriteMultipleBlock (\r
- IN CARD_DATA *CardData,\r
- IN UINT16 DataUnitCount,\r
- IN BOOLEAN Write,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- UINT32 TransferLength;\r
-\r
- Status = EFI_SUCCESS;\r
- SDHostIo = CardData->SDHostIo;\r
-\r
- TransferLength = DataUnitCount * DATA_UNIT_SIZE;\r
- if (TransferLength > SDHostIo->HostCapability.BoundarySize) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Write) {\r
- CopyMem (CardData->AlignedBuffer, Buffer, TransferLength);\r
-\r
- Status = SendCommand (\r
- CardData,\r
- RW_MULTIPLE_BLOCK,\r
- (DataUnitCount | BIT31),\r
- OutData,\r
- CardData->AlignedBuffer,\r
- TransferLength,\r
- ResponseR1b,\r
- TIMEOUT_DATA,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- } else {\r
- Status = SendCommand (\r
- CardData,\r
- RW_MULTIPLE_BLOCK,\r
- DataUnitCount,\r
- InData,\r
- CardData->AlignedBuffer,\r
- TransferLength,\r
- ResponseR1,\r
- TIMEOUT_DATA,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- CopyMem (Buffer, CardData->AlignedBuffer, TransferLength);\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Send software reset\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-SoftwareReset (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data;\r
- UINT32 TimeOut;\r
-\r
- Data = BIT2;\r
-\r
- Status = FastIO (CardData, Reg_Control, &Data, TRUE);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
-\r
- TimeOut = 5 * 1000;\r
-\r
- do {\r
- gBS->Stall (1 * 1000);\r
- Status = FastIO (CardData, Reg_Control, &Data, FALSE);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
- if ((Data & BIT2) == BIT2) {\r
- break;\r
- }\r
-\r
- TimeOut--;\r
- } while (TimeOut > 0);\r
-\r
- if (TimeOut == 0) {\r
- Status = EFI_TIMEOUT;\r
- goto Exit;\r
- }\r
-\r
- Data &= ~BIT2;\r
- Status = FastIO (CardData, Reg_Control, &Data, TRUE);\r
-\r
- TimeOut = 5 * 1000;\r
-\r
- do {\r
- gBS->Stall (1 * 1000);\r
- Status = FastIO (CardData, Reg_Control, &Data, FALSE);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
- if ((Data & BIT2) != BIT2) {\r
- break;\r
- }\r
-\r
- TimeOut--;\r
- } while (TimeOut > 0);\r
-\r
-\r
- if (TimeOut == 0) {\r
- Status = EFI_TIMEOUT;\r
- goto Exit;\r
- }\r
-\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- SendATACommand specificed in Taskfile\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param TaskFile Pointer to TASK_FILE.\r
- @param Write TRUE means write, FALSE means read.\r
- @param Buffer If NULL, means no data transfer, neither read nor write.\r
- @param SectorCount Buffer size in 512 bytes unit.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-SendATACommand (\r
- IN CARD_DATA *CardData,\r
- IN TASK_FILE *TaskFile,\r
- IN BOOLEAN Write,\r
- IN UINT8 *Buffer,\r
- IN UINT16 SectorCount\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Data;\r
- UINT32 TimeOut;\r
-\r
- //\r
- //Write register\r
- //\r
- Status = ReadWriteMultipleRegister (\r
- CardData,\r
- 0,\r
- sizeof (TASK_FILE),\r
- TRUE,\r
- (UINT8*)TaskFile\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "ReadWriteMultipleRegister 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- TimeOut = 5000;\r
- do {\r
- gBS->Stall (1 * 1000);\r
- Data = 0;\r
- Status = FastIO (\r
- CardData,\r
- Reg_Command_Status,\r
- &Data,\r
- FALSE\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if (((Data & BIT7) == 0) && ((Data & BIT6) == BIT6)) {\r
- break;\r
- }\r
-\r
- TimeOut --;\r
- } while (TimeOut > 0);\r
-\r
- if (TimeOut == 0) {\r
- DEBUG((EFI_D_ERROR, "ReadWriteMultipleRegister FastIO EFI_TIMEOUT 0x%x\n", Data));\r
- Status = EFI_TIMEOUT;\r
- goto Exit;\r
- }\r
-\r
-\r
- if (Buffer != NULL) {\r
- Status = ReadWriteMultipleBlock (\r
- CardData,\r
- SectorCount,\r
- Write,\r
- (UINT8*)Buffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "ReadWriteMultipleBlock EFI_TIMEOUT 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- TimeOut = 5 * 1000;\r
- do {\r
- gBS->Stall (1 * 1000);\r
-\r
- Data = 0;\r
- Status = FastIO (\r
- CardData,\r
- Reg_Command_Status,\r
- &Data,\r
- FALSE\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if (((Data & BIT7) == 0) && ((Data & BIT3) == 0)) {\r
- break;\r
- }\r
-\r
- TimeOut --;\r
- } while (TimeOut > 0);\r
- if (TimeOut == 0) {\r
- DEBUG((EFI_D_ERROR, "ReadWriteMultipleBlock FastIO EFI_TIMEOUT 0x%x\n", Data));\r
- Status = EFI_TIMEOUT;\r
- goto Exit;\r
- }\r
-\r
-\r
- if (((Data & BIT6) == BIT6) && (Data & BIT0) == 0) {\r
- Status = EFI_SUCCESS;\r
- } else {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- }\r
-\r
-Exit:\r
- if (EFI_ERROR (Status)) {\r
- SoftwareReset (CardData);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- IDENTIFY_DEVICE command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-IndentifyDevice (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- ZeroMem (&CardData->TaskFile, sizeof (TASK_FILE));\r
-\r
- //\r
- //The host only supports nIEN = 0\r
- //\r
- CardData->TaskFile.Command_Status = IDENTIFY_DEVICE;\r
-\r
-\r
- Status = SendATACommand (\r
- CardData,\r
- &CardData->TaskFile,\r
- FALSE,\r
- (UINT8*)&(CardData->IndentifyDeviceData),\r
- 1\r
- );\r
-\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- FLUSH_CACHE_EXT command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-FlushCache (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
-\r
- //\r
- //Hitachi CE-ATA will always make the busy high after\r
- //receving this command\r
- //\r
-/*\r
- EFI_STATUS Status;\r
- ZeroMem (&CardData->TaskFile, sizeof (TASK_FILE));\r
- //\r
- //The host only supports nIEN = 0\r
- //\r
- CardData->TaskFile.Command_Status = FLUSH_CACHE_EXT;\r
-\r
- Status = SendATACommand (\r
- CardData,\r
- &CardData->TaskFile,\r
- FALSE,\r
- NULL,\r
- 0\r
- );\r
-*/\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- STANDBY_IMMEDIATE command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-StandByImmediate (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- ZeroMem (&CardData->TaskFile, sizeof (TASK_FILE));\r
- //\r
- //The host only supports nIEN = 0\r
- //\r
- CardData->TaskFile.Command_Status = STANDBY_IMMEDIATE;\r
-\r
-\r
- Status = SendATACommand (\r
- CardData,\r
- &CardData->TaskFile,\r
- FALSE,\r
- NULL,\r
- 0\r
- );\r
- return Status;\r
-}\r
-\r
-/**\r
- READ_DMA_EXT command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param LBA The starting logical block address to read from on the device.\r
- @param Buffer A pointer to the destination buffer for the data. The caller\r
- is responsible for either having implicit or explicit ownership\r
- of the buffer.\r
- @param SectorCount Size in 512 bytes unit.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-ReadDMAExt (\r
- IN CARD_DATA *CardData,\r
- IN EFI_LBA LBA,\r
- IN UINT8 *Buffer,\r
- IN UINT16 SectorCount\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
-\r
- ZeroMem (&CardData->TaskFile, sizeof (TASK_FILE));\r
- //\r
- //The host only supports nIEN = 0\r
- //\r
- CardData->TaskFile.Command_Status = READ_DMA_EXT;\r
-\r
- CardData->TaskFile.SectorCount = (UINT8)SectorCount;\r
- CardData->TaskFile.SectorCount_Exp = (UINT8)(SectorCount >> 8);\r
-\r
- CardData->TaskFile.LBALow = (UINT8)LBA;\r
- CardData->TaskFile.LBAMid = (UINT8)RShiftU64(LBA, 8);\r
- CardData->TaskFile.LBAHigh = (UINT8)RShiftU64(LBA, 16);\r
-\r
- CardData->TaskFile.LBALow_Exp = (UINT8)RShiftU64(LBA, 24);\r
- CardData->TaskFile.LBAMid_Exp = (UINT8)RShiftU64(LBA, 32);\r
- CardData->TaskFile.LBAHigh_Exp = (UINT8)RShiftU64(LBA, 40);\r
-\r
- Status = SendATACommand (\r
- CardData,\r
- &CardData->TaskFile,\r
- FALSE,\r
- Buffer,\r
- SectorCount\r
- );\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
- WRITE_DMA_EXT command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param LBA The starting logical block address to read from on the device.\r
- @param Buffer A pointer to the destination buffer for the data. The caller\r
- is responsible for either having implicit or explicit ownership\r
- of the buffer.\r
- @param SectorCount Size in 512 bytes unit.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-WriteDMAExt (\r
- IN CARD_DATA *CardData,\r
- IN EFI_LBA LBA,\r
- IN UINT8 *Buffer,\r
- IN UINT16 SectorCount\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
-\r
- ZeroMem (&CardData->TaskFile, sizeof (TASK_FILE));\r
- //\r
- //The host only supports nIEN = 0\r
- //\r
- CardData->TaskFile.Command_Status = WRITE_DMA_EXT;\r
-\r
- CardData->TaskFile.SectorCount = (UINT8)SectorCount;\r
- CardData->TaskFile.SectorCount_Exp = (UINT8)(SectorCount >> 8);\r
-\r
- CardData->TaskFile.LBALow = (UINT8)LBA;\r
- CardData->TaskFile.LBAMid = (UINT8)RShiftU64(LBA, 8);\r
- CardData->TaskFile.LBAHigh = (UINT8)RShiftU64(LBA, 16);\r
-\r
- CardData->TaskFile.LBALow_Exp = (UINT8)RShiftU64(LBA, 24);\r
- CardData->TaskFile.LBAMid_Exp = (UINT8)RShiftU64(LBA, 32);\r
- CardData->TaskFile.LBAHigh_Exp = (UINT8)RShiftU64(LBA, 40);\r
-\r
- Status = SendATACommand (\r
- CardData,\r
- &CardData->TaskFile,\r
- TRUE,\r
- Buffer,\r
- SectorCount\r
- );\r
- return Status;\r
-\r
-}\r
-\r
-\r
-/**\r
- Judge whether it is CE-ATA device or not.\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval TRUE\r
- @retval FALSE\r
-\r
-**/\r
-BOOLEAN\r
-IsCEATADevice (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = ReadWriteMultipleRegister (\r
- CardData,\r
- 0,\r
- sizeof (TASK_FILE),\r
- FALSE,\r
- (UINT8*)&CardData->TaskFile\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- //To bring back the normal MMC card to work\r
- //\r
- CardData->SDHostIo->ResetSDHost (CardData->SDHostIo, Reset_DAT_CMD);\r
- return FALSE;\r
- }\r
-\r
- if (CardData->TaskFile.LBAMid == CE_ATA_SIG_CE &&\r
- CardData->TaskFile.LBAHigh == CE_ATA_SIG_AA\r
- ) {\r
- //\r
- //Disable Auto CMD for CE-ATA\r
- //\r
- CardData->SDHostIo->EnableAutoStopCmd (CardData->SDHostIo, FALSE);\r
-\r
- return TRUE;\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Block I/O protocol for CE-ATA device\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "SDMediaDevice.h"\r
-\r
-/**\r
- Implements EFI_BLOCK_IO_PROTOCOL.Reset() function.\r
-\r
- @param This The EFI_BLOCK_IO_PROTOCOL instance.\r
- @param ExtendedVerification Indicates that the driver may perform a more exhaustive.\r
- verification operation of the device during reset.\r
- (This parameter is ingored in this driver.)\r
-\r
- @retval EFI_SUCCESS Success\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CEATABlockReset (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN BOOLEAN ExtendedVerification\r
- )\r
-{\r
- EFI_STATUS Status;\r
- CARD_DATA *CardData;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
-\r
- CardData = CARD_DATA_FROM_THIS(This);\r
- SDHostIo = CardData->SDHostIo;\r
-\r
- if (!ExtendedVerification) {\r
- Status = SoftwareReset (CardData);\r
- } else {\r
- Status = SDHostIo->ResetSDHost (SDHostIo, Reset_DAT_CMD);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "CEATABlockReset: Fail to ResetSDHost\n" ));\r
- return Status;\r
- }\r
- Status = MMCSDCardInit (CardData);\r
- }\r
-\r
-\r
- return Status;\r
-\r
- }\r
-\r
-/**\r
- Implements EFI_BLOCK_IO_PROTOCOL.ReadBlocks() function.\r
-\r
- @param This The EFI_BLOCK_IO_PROTOCOL instance.\r
- @param MediaId The media id that the write request is for.\r
- @param LBA The starting logical block address to read from on the device.\r
- The caller is responsible for writing to only legitimate locations.\r
- @param BufferSize The size of the Buffer in bytes. This must be a multiple of the\r
- intrinsic block size of the device.\r
- @param Buffer A pointer to the destination buffer for the data. The caller\r
- is responsible for either having implicit or explicit ownership\r
- of the buffer.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CEATABlockReadBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA LBA,\r
- IN UINTN BufferSize,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- CARD_DATA *CardData;\r
- UINT32 TransferSize;\r
- UINT8 *pBuf;\r
- UINT32 Index;\r
- UINT64 Address;\r
- UINT32 Remainder;\r
- UINT64 CEATALBA;\r
- UINT32 BoundarySize;\r
-\r
- Status = EFI_SUCCESS;\r
- CardData = CARD_DATA_FROM_THIS(This);\r
- pBuf = Buffer;\r
- Index = 0;\r
- Address = MultU64x32(LBA, CardData->BlockIoMedia.BlockSize);\r
- BoundarySize = CardData->SDHostIo->HostCapability.BoundarySize;\r
-\r
- if (!Buffer) {\r
- Status = EFI_INVALID_PARAMETER;\r
- DEBUG((EFI_D_ERROR, "CEATABlockReadBlocks:Invalid parameter\n" ));\r
- goto Exit;\r
- }\r
-\r
- if (MediaId != CardData->BlockIoMedia.MediaId) {\r
- Status = EFI_MEDIA_CHANGED;\r
- DEBUG((EFI_D_ERROR, "CEATABlockReadBlocks:Media changed\n" ));\r
- goto Exit;\r
- }\r
-\r
- if ((BufferSize % CardData->BlockIoMedia.BlockSize) != 0) {\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- DEBUG((EFI_D_ERROR, "CEATABlockReadBlocks:Bad buffer size\n" ));\r
- goto Exit;\r
- }\r
-\r
- if (BufferSize == 0) {\r
- Status = EFI_SUCCESS;\r
- goto Exit;\r
- }\r
-\r
- if ((Address + BufferSize) > MultU64x32 (CardData->BlockIoMedia.LastBlock + 1, CardData->BlockIoMedia.BlockSize)) {\r
- Status = EFI_INVALID_PARAMETER;\r
- DEBUG((EFI_D_ERROR, "CEATABlockReadBlocks:Invalid parameter\n" ));\r
- goto Exit;\r
- }\r
-\r
-\r
- do {\r
- if (BufferSize < BoundarySize) {\r
- TransferSize = (UINT32)BufferSize;\r
- } else {\r
- TransferSize = BoundarySize;\r
- }\r
-\r
- Address += Index * TransferSize;\r
- CEATALBA = DivU64x32Remainder (Address, DATA_UNIT_SIZE, &Remainder);\r
- ASSERT(Remainder == 0);\r
-\r
- Status = ReadDMAExt (\r
- CardData,\r
- CEATALBA,\r
- pBuf,\r
- (UINT16)(TransferSize / DATA_UNIT_SIZE)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "Read Failed at 0x%x, Index %d, Size 0x%x\n", Address, Index, TransferSize));\r
- This->Reset (This, TRUE);\r
- goto Exit;\r
- }\r
- BufferSize -= TransferSize;\r
- pBuf += TransferSize;\r
- Index ++;\r
- } while (BufferSize != 0);\r
-\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-/**\r
- Implements EFI_BLOCK_IO_PROTOCOL.WriteBlocks() function.\r
-\r
- @param This The EFI_BLOCK_IO_PROTOCOL instance.\r
- @param MediaId The media id that the write request is for.\r
- @param LBA The starting logical block address to read from on the device.\r
- The caller is responsible for writing to only legitimate locations.\r
- @param BufferSize The size of the Buffer in bytes. This must be a multiple of the\r
- intrinsic block size of the device.\r
- @param Buffer A pointer to the destination buffer for the data. The caller\r
- is responsible for either having implicit or explicit ownership\r
- of the buffer.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CEATABlockWriteBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA LBA,\r
- IN UINTN BufferSize,\r
- IN VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- CARD_DATA *CardData;\r
- UINT32 TransferSize;\r
- UINT8 *pBuf;\r
- UINT32 Index;\r
- UINT64 Address;\r
- UINT32 Remainder;\r
- UINT64 CEATALBA;\r
- UINT32 BoundarySize;\r
-\r
-\r
- Status = EFI_SUCCESS;\r
- CardData = CARD_DATA_FROM_THIS(This);\r
- pBuf = Buffer;\r
- Index = 0;\r
- Address = MultU64x32(LBA, CardData->BlockIoMedia.BlockSize);\r
- BoundarySize = CardData->SDHostIo->HostCapability.BoundarySize;\r
-\r
-\r
- if (!Buffer) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Exit;\r
- }\r
-\r
- if (MediaId != CardData->BlockIoMedia.MediaId) {\r
- Status = EFI_MEDIA_CHANGED;\r
- goto Exit;\r
- }\r
-\r
- if ((BufferSize % CardData->BlockIoMedia.BlockSize) != 0) {\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- goto Exit;\r
- }\r
-\r
- if (BufferSize == 0) {\r
- Status = EFI_SUCCESS;\r
- goto Exit;\r
- }\r
-\r
- if (CardData->BlockIoMedia.ReadOnly) {\r
- Status = EFI_WRITE_PROTECTED;\r
- goto Exit;\r
- }\r
-\r
- if ((Address + BufferSize) > MultU64x32 (CardData->BlockIoMedia.LastBlock + 1, CardData->BlockIoMedia.BlockSize)) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Exit;\r
- }\r
-\r
- CardData->NeedFlush = TRUE;\r
-\r
- do {\r
- if (BufferSize < BoundarySize) {\r
- TransferSize = (UINT32)BufferSize;\r
- } else {\r
- TransferSize = BoundarySize;\r
- }\r
-\r
- Address += Index * TransferSize;\r
- CEATALBA = DivU64x32Remainder (Address, DATA_UNIT_SIZE, &Remainder);\r
- ASSERT(Remainder == 0);\r
-\r
- Status = WriteDMAExt (\r
- CardData,\r
- CEATALBA,\r
- pBuf,\r
- (UINT16)(TransferSize / DATA_UNIT_SIZE)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "Write Failed at 0x%x, Index %d, Size 0x%x\n", Address, Index, TransferSize));\r
- This->Reset (This, TRUE);\r
- goto Exit;\r
- }\r
- BufferSize -= TransferSize;\r
- pBuf += TransferSize;\r
- Index ++;\r
- } while (BufferSize != 0);\r
-\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-/**\r
- Implements EFI_BLOCK_IO_PROTOCOL.FlushBlocks() function.\r
- (In this driver, this function just returns EFI_SUCCESS.)\r
-\r
- @param This The EFI_BLOCK_IO_PROTOCOL instance.\r
-\r
- @retval EFI_SUCCESS\r
- @retval Others\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-CEATABlockFlushBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This\r
- )\r
-{\r
-\r
- CARD_DATA *CardData;\r
-\r
- CardData = CARD_DATA_FROM_THIS(This);\r
-\r
- if (CardData->NeedFlush) {\r
- CardData->NeedFlush = FALSE;\r
- FlushCache (CardData);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- CEATA card BlockIo init function.\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS\r
- @retval Others\r
-**/\r
-EFI_STATUS\r
-CEATABlockIoInit (\r
- IN CARD_DATA *CardData\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- CEATA card BlockIo init function\r
-\r
- Arguments:\r
- CardData - Pointer to CARD_DATA\r
-\r
- Returns:\r
- EFI_SUCCESS - Success\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINT64 MaxSize;\r
- UINT32 Remainder;\r
- //\r
- //BlockIO protocol\r
- //\r
- CardData->BlockIo.Revision = EFI_BLOCK_IO_PROTOCOL_REVISION;\r
- CardData->BlockIo.Media = &(CardData->BlockIoMedia);\r
- CardData->BlockIo.Reset = CEATABlockReset;\r
- CardData->BlockIo.ReadBlocks = CEATABlockReadBlocks ;\r
- CardData->BlockIo.WriteBlocks = CEATABlockWriteBlocks;\r
- CardData->BlockIo.FlushBlocks = CEATABlockFlushBlocks;\r
-\r
- CardData->BlockIoMedia.MediaId = 0;\r
- CardData->BlockIoMedia.RemovableMedia = FALSE;\r
- CardData->BlockIoMedia.MediaPresent = TRUE;\r
- CardData->BlockIoMedia.LogicalPartition = FALSE;\r
-\r
- if (CardData->CSDRegister.PERM_WRITE_PROTECT | CardData->CSDRegister.TMP_WRITE_PROTECT) {\r
- CardData->BlockIoMedia.ReadOnly = TRUE;\r
- } else {\r
- CardData->BlockIoMedia.ReadOnly = FALSE;\r
- }\r
-\r
-\r
- CardData->BlockIoMedia.WriteCaching = FALSE;\r
- CardData->BlockIoMedia.IoAlign = 1;\r
-\r
- Status = IndentifyDevice (CardData);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
-\r
- //\r
- //Some device does not support this feature\r
- //\r
-\r
- if (CardData->IndentifyDeviceData.MaxWritesPerAddress == 0) {\r
- CardData->BlockIoMedia.ReadOnly = TRUE;\r
- }\r
-\r
- CardData->BlockIoMedia.BlockSize = (1 << CardData->IndentifyDeviceData.Sectorsize);\r
- ASSERT(CardData->BlockIoMedia.BlockSize >= 12);\r
-\r
-\r
- MaxSize = *(UINT64*)(CardData->IndentifyDeviceData.MaximumLBA);\r
- MaxSize = MultU64x32 (MaxSize, 512);\r
-\r
- Remainder = 0;\r
- CardData->BlockNumber = DivU64x32Remainder (MaxSize, CardData->BlockIoMedia.BlockSize, &Remainder);\r
- ASSERT(Remainder == 0);\r
-\r
- CardData->BlockIoMedia.LastBlock = (EFI_LBA)(CardData->BlockNumber - 1);\r
-\r
-\r
-Exit:\r
- return Status;\r
-\r
-}\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
-UEFI Component Name(2) protocol implementation for SD media device driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "SDMediaDevice.h"\r
-\r
-\r
-//\r
-// EFI Component Name Protocol\r
-//\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME_PROTOCOL gSDMediaDeviceName = {\r
- SDMediaDeviceGetDriverName,\r
- SDMediaDeviceGetControllerName,\r
- "eng"\r
-};\r
-\r
-//\r
-// EFI Component Name 2 Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gSDMediaDeviceName2 = {\r
- (EFI_COMPONENT_NAME2_GET_DRIVER_NAME) SDMediaDeviceGetDriverName,\r
- (EFI_COMPONENT_NAME2_GET_CONTROLLER_NAME) SDMediaDeviceGetControllerName,\r
- "en"\r
-};\r
-\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE mSDMediaDeviceDriverNameTable[] = {\r
- { "eng;en", L"UEFI MMC/SD Media Device Driver" },\r
- { NULL, NULL }\r
-};\r
-\r
-\r
-//\r
-// EFI Component Name Functions\r
-//\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 3066 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- )\r
-{\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- mSDMediaDeviceDriverNameTable,\r
- DriverName,\r
- (BOOLEAN)(This == &gSDMediaDeviceName)\r
- );\r
-}\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 3066 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BLOCK_IO_PROTOCOL *BlockIo;\r
- CARD_DATA *CardData;\r
-\r
- //\r
- // This is a device driver, so ChildHandle must be NULL.\r
- //\r
- if (ChildHandle != NULL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Get the device context\r
- //\r
- Status = gBS->OpenProtocol (\r
- ControllerHandle,\r
- &gEfiBlockIoProtocolGuid,\r
- (VOID **) &BlockIo,\r
- gSDMediaDeviceDriverBinding.DriverBindingHandle,\r
- ControllerHandle,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- CardData = CARD_DATA_FROM_THIS (BlockIo);\r
-\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- CardData->ControllerNameTable,\r
- ControllerName,\r
- (BOOLEAN)(This == &gSDMediaDeviceName)\r
- );\r
-\r
-}\r
+++ /dev/null
-/** @file\r
-\r
-This file contains the delarations for componet name routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _COMPONENT_NAME_H_\r
-#define _COMPONENT_NAME_H_\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 3066 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- );\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 3066 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- );\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Block I/O protocol for MMC/SD device\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "SDMediaDevice.h"\r
-\r
-/**\r
- Implements EFI_BLOCK_IO_PROTOCOL.Reset() function.\r
-\r
- @param This The EFI_BLOCK_IO_PROTOCOL instance.\r
- @param ExtendedVerification Indicates that the driver may perform a more exhaustive.\r
- verification operation of the device during reset.\r
- (This parameter is ingored in this driver.)\r
-\r
- @retval EFI_SUCCESS Success\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MMCSDBlockReset (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN BOOLEAN ExtendedVerification\r
- )\r
-{\r
- CARD_DATA *CardData;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
-\r
- CardData = CARD_DATA_FROM_THIS(This);\r
- SDHostIo = CardData->SDHostIo;\r
-\r
- return SDHostIo->ResetSDHost (SDHostIo, Reset_DAT_CMD);\r
- }\r
-\r
-/**\r
- Implements EFI_BLOCK_IO_PROTOCOL.ReadBlocks() function.\r
-\r
- @param This The EFI_BLOCK_IO_PROTOCOL instance.\r
- @param MediaId The media id that the write request is for.\r
- @param LBA The starting logical block address to read from on the device.\r
- The caller is responsible for writing to only legitimate locations.\r
- @param BufferSize The size of the Buffer in bytes. This must be a multiple of the\r
- intrinsic block size of the device.\r
- @param Buffer A pointer to the destination buffer for the data. The caller\r
- is responsible for either having implicit or explicit ownership\r
- of the buffer.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MMCSDBlockReadBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA LBA,\r
- IN UINTN BufferSize,\r
- OUT VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Address;\r
- CARD_DATA *CardData;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- UINT32 RemainingLength;\r
- UINT32 TransferLength;\r
- UINT8 *BufferPointer;\r
- BOOLEAN SectorAddressing;\r
- UINTN TotalBlock;\r
-\r
- DEBUG((EFI_D_INFO, "Read(LBA=%08lx, Buffer=%08x, Size=%08x)\n", LBA, Buffer, BufferSize));\r
- Status = EFI_SUCCESS;\r
- CardData = CARD_DATA_FROM_THIS(This);\r
- SDHostIo = CardData->SDHostIo;\r
- if (MediaId != CardData->BlockIoMedia.MediaId) {\r
- return EFI_MEDIA_CHANGED;\r
- }\r
-\r
- if (ModU64x32 (BufferSize,CardData->BlockIoMedia.BlockSize) != 0) {\r
- return EFI_BAD_BUFFER_SIZE;\r
- }\r
- if ((CardData->CardType == SDMemoryCard2High) || (CardData->CardType == MMCCardHighCap)) {\r
- SectorAddressing = TRUE;\r
- } else {\r
- SectorAddressing = FALSE;\r
- }\r
- if (SectorAddressing) {\r
- //\r
- //Block Address\r
- //\r
- Address = (UINT32)DivU64x32 (MultU64x32 (LBA, CardData->BlockIoMedia.BlockSize), 512);\r
- } else {\r
- //\r
- //Byte Address\r
- //\r
- Address = (UINT32)MultU64x32 (LBA, CardData->BlockIoMedia.BlockSize);\r
- }\r
- TotalBlock = (UINTN) DivU64x32 (BufferSize, CardData->BlockIoMedia.BlockSize);\r
- if (LBA + TotalBlock > CardData->BlockIoMedia.LastBlock + 1) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
-\r
- if (!Buffer) {\r
- Status = EFI_INVALID_PARAMETER;\r
- DEBUG ((EFI_D_ERROR, "MMCSDBlockReadBlocks:Invalid parameter \r\n"));\r
- goto Done;\r
- }\r
-\r
- if ((BufferSize % CardData->BlockIoMedia.BlockSize) != 0) {\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- DEBUG ((EFI_D_ERROR, "MMCSDBlockReadBlocks: Bad buffer size \r\n"));\r
- goto Done;\r
- }\r
-\r
- if (BufferSize == 0) {\r
- Status = EFI_SUCCESS;\r
- goto Done;\r
- }\r
-\r
-\r
-\r
-\r
- BufferPointer = Buffer;\r
- RemainingLength = (UINT32)BufferSize;\r
-\r
- while (RemainingLength > 0) {\r
- if ((BufferSize > CardData->BlockIoMedia.BlockSize)) {\r
- if (RemainingLength > SDHostIo->HostCapability.BoundarySize) {\r
- TransferLength = SDHostIo->HostCapability.BoundarySize;\r
- } else {\r
- TransferLength = RemainingLength;\r
- }\r
-\r
- if (CardData->CardType == MMCCard || CardData->CardType == MMCCardHighCap) {\r
- if (!(CardData->ExtCSDRegister.CARD_TYPE & (BIT2 | BIT3))) {\r
- Status = SendCommand (\r
- CardData,\r
- SET_BLOCKLEN,\r
- CardData->BlockIoMedia.BlockSize,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- }\r
- Status = SendCommand (\r
- CardData,\r
- SET_BLOCK_COUNT,\r
- TransferLength / CardData->BlockIoMedia.BlockSize,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- }\r
- Status = SendCommand (\r
- CardData,\r
- READ_MULTIPLE_BLOCK,\r
- Address,\r
- InData,\r
- CardData->AlignedBuffer,\r
- TransferLength,\r
- ResponseR1,\r
- TIMEOUT_DATA,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "MMCSDBlockReadBlocks: READ_MULTIPLE_BLOCK -> Fail\n"));\r
- break;\r
- }\r
- } else {\r
- if (RemainingLength > CardData->BlockIoMedia.BlockSize) {\r
- TransferLength = CardData->BlockIoMedia.BlockSize;\r
- } else {\r
- TransferLength = RemainingLength;\r
- }\r
-\r
- Status = SendCommand (\r
- CardData,\r
- READ_SINGLE_BLOCK,\r
- Address,\r
- InData,\r
- CardData->AlignedBuffer,\r
- (UINT32)TransferLength,\r
- ResponseR1,\r
- TIMEOUT_DATA,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "MMCSDBlockReadBlocks: READ_SINGLE_BLOCK -> Fail\n"));\r
- break;\r
- }\r
- }\r
- CopyMem (BufferPointer, CardData->AlignedBuffer, TransferLength);\r
-\r
- if (SectorAddressing) {\r
- //\r
- //Block Address\r
- //\r
- Address += TransferLength / 512;\r
- } else {\r
- //\r
- //Byte Address\r
- //\r
- Address += TransferLength;\r
- }\r
- BufferPointer += TransferLength;\r
- RemainingLength -= TransferLength;\r
- }\r
-\r
-\r
- if (EFI_ERROR (Status)) {\r
- if ((CardData->CardType == SDMemoryCard) ||\r
- (CardData->CardType == SDMemoryCard2)||\r
- (CardData->CardType == SDMemoryCard2High)) {\r
- SendCommand (\r
- CardData,\r
- STOP_TRANSMISSION,\r
- 0,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1b,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- } else {\r
- SendCommand (\r
- CardData,\r
- STOP_TRANSMISSION,\r
- 0,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- }\r
-\r
- }\r
-\r
-\r
-Done:\r
- DEBUG((EFI_D_INFO, "MMCSDBlockReadBlocks: Status = %r\n", Status));\r
- return Status;\r
-}\r
-\r
-/**\r
- Implements EFI_BLOCK_IO_PROTOCOL.WriteBlocks() function.\r
-\r
- @param This The EFI_BLOCK_IO_PROTOCOL instance.\r
- @param MediaId The media id that the write request is for.\r
- @param LBA The starting logical block address to read from on the device.\r
- The caller is responsible for writing to only legitimate locations.\r
- @param BufferSize The size of the Buffer in bytes. This must be a multiple of the\r
- intrinsic block size of the device.\r
- @param Buffer A pointer to the destination buffer for the data. The caller\r
- is responsible for either having implicit or explicit ownership\r
- of the buffer.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MMCSDBlockWriteBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA LBA,\r
- IN UINTN BufferSize,\r
- IN VOID *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Address;\r
- CARD_DATA *CardData;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- UINT32 RemainingLength;\r
- UINT32 TransferLength;\r
- UINT8 *BufferPointer;\r
- BOOLEAN SectorAddressing;\r
-\r
- DEBUG((EFI_D_INFO, "Write(LBA=%08lx, Buffer=%08x, Size=%08x)\n", LBA, Buffer, BufferSize));\r
- Status = EFI_SUCCESS;\r
- CardData = CARD_DATA_FROM_THIS(This);\r
- SDHostIo = CardData->SDHostIo;\r
- if ((CardData->CardType == SDMemoryCard2High) || (CardData->CardType == MMCCardHighCap)) {\r
- SectorAddressing = TRUE;\r
- } else {\r
- SectorAddressing = FALSE;\r
- }\r
- if (SectorAddressing) {\r
- //\r
- //Block Address\r
- //\r
- Address = (UINT32)DivU64x32 (MultU64x32 (LBA, CardData->BlockIoMedia.BlockSize), 512);\r
- } else {\r
- //\r
- //Byte Address\r
- //\r
- Address = (UINT32)MultU64x32 (LBA, CardData->BlockIoMedia.BlockSize);\r
- }\r
-\r
- if (!Buffer) {\r
- Status = EFI_INVALID_PARAMETER;\r
- DEBUG ((EFI_D_ERROR, "MMCSDBlockWriteBlocks: Invalid parameter \r\n"));\r
- goto Done;\r
- }\r
-\r
- if ((BufferSize % CardData->BlockIoMedia.BlockSize) != 0) {\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- DEBUG ((EFI_D_ERROR, "MMCSDBlockWriteBlocks: Bad buffer size \r\n"));\r
- goto Done;\r
- }\r
-\r
- if (BufferSize == 0) {\r
- Status = EFI_SUCCESS;\r
- goto Done;\r
- }\r
-\r
- if (This->Media->ReadOnly == TRUE) {\r
- Status = EFI_WRITE_PROTECTED;\r
- DEBUG ((EFI_D_ERROR, "MMCSDBlockWriteBlocks: Write protected \r\n"));\r
- goto Done;\r
- }\r
-\r
-\r
-\r
- BufferPointer = Buffer;\r
- RemainingLength = (UINT32)BufferSize;\r
-\r
- while (RemainingLength > 0) {\r
- if ((BufferSize > CardData->BlockIoMedia.BlockSize) ) {\r
- if (RemainingLength > SDHostIo->HostCapability.BoundarySize) {\r
- TransferLength = SDHostIo->HostCapability.BoundarySize;\r
- } else {\r
- TransferLength = RemainingLength;\r
- }\r
-\r
- if (CardData->CardType == MMCCard || CardData->CardType == MMCCardHighCap) {\r
-\r
- if (!(CardData->ExtCSDRegister.CARD_TYPE & (BIT2 | BIT3))) {\r
- Status = SendCommand (\r
- CardData,\r
- SET_BLOCKLEN,\r
- CardData->BlockIoMedia.BlockSize,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- }\r
- Status = SendCommand (\r
- CardData,\r
- SET_BLOCK_COUNT,\r
- TransferLength / CardData->BlockIoMedia.BlockSize,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- }\r
-\r
- CopyMem (CardData->AlignedBuffer, BufferPointer, TransferLength);\r
-\r
- Status = SendCommand (\r
- CardData,\r
- WRITE_MULTIPLE_BLOCK,\r
- Address,\r
- OutData,\r
- CardData->AlignedBuffer,\r
- (UINT32)TransferLength,\r
- ResponseR1,\r
- TIMEOUT_DATA,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "MMCSDBlockWriteBlocks: WRITE_MULTIPLE_BLOCK -> Fail\n"));\r
- break;\r
- }\r
- } else {\r
- if (RemainingLength > CardData->BlockIoMedia.BlockSize) {\r
- TransferLength = CardData->BlockIoMedia.BlockSize;\r
- } else {\r
- TransferLength = RemainingLength;\r
- }\r
-\r
- CopyMem (CardData->AlignedBuffer, BufferPointer, TransferLength);\r
-\r
- Status = SendCommand (\r
- CardData,\r
- WRITE_BLOCK,\r
- Address,\r
- OutData,\r
- CardData->AlignedBuffer,\r
- (UINT32)TransferLength,\r
- ResponseR1,\r
- TIMEOUT_DATA,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- }\r
- if (SectorAddressing) {\r
- //\r
- //Block Address\r
- //\r
- Address += TransferLength / 512;\r
- } else {\r
- //\r
- //Byte Address\r
- //\r
- Address += TransferLength;\r
- }\r
- BufferPointer += TransferLength;\r
- RemainingLength -= TransferLength;\r
-\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- SendCommand (\r
- CardData,\r
- STOP_TRANSMISSION,\r
- 0,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1b,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
-\r
- }\r
-\r
-\r
-Done:\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Implements EFI_BLOCK_IO_PROTOCOL.FlushBlocks() function.\r
- (In this driver, this function just returns EFI_SUCCESS.)\r
-\r
- @param This The EFI_BLOCK_IO_PROTOCOL instance.\r
-\r
- @retval EFI_SUCCESS\r
- @retval Others\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MMCSDBlockFlushBlocks (\r
- IN EFI_BLOCK_IO_PROTOCOL *This\r
- )\r
-{\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- MMC/SD card BlockIo init function.\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS\r
- @retval Others\r
-**/\r
-EFI_STATUS\r
-MMCSDBlockIoInit (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- //\r
- //BlockIO protocol\r
- //\r
- CardData->BlockIo.Revision = EFI_BLOCK_IO_PROTOCOL_REVISION;\r
- CardData->BlockIo.Media = &(CardData->BlockIoMedia);\r
- CardData->BlockIo.Reset = MMCSDBlockReset;\r
- CardData->BlockIo.ReadBlocks = MMCSDBlockReadBlocks ;\r
- CardData->BlockIo.WriteBlocks = MMCSDBlockWriteBlocks;\r
- CardData->BlockIo.FlushBlocks = MMCSDBlockFlushBlocks;\r
-\r
- CardData->BlockIoMedia.MediaId = 0;\r
- CardData->BlockIoMedia.RemovableMedia = FALSE;\r
- CardData->BlockIoMedia.MediaPresent = TRUE;\r
- CardData->BlockIoMedia.LogicalPartition = FALSE;\r
-\r
- if (CardData->CSDRegister.PERM_WRITE_PROTECT || CardData->CSDRegister.TMP_WRITE_PROTECT) {\r
- CardData->BlockIoMedia.ReadOnly = TRUE;\r
- } else {\r
- CardData->BlockIoMedia.ReadOnly = FALSE;\r
- }\r
-\r
-\r
- CardData->BlockIoMedia.WriteCaching = FALSE;\r
- CardData->BlockIoMedia.BlockSize = CardData->BlockLen;\r
- CardData->BlockIoMedia.IoAlign = 1;\r
- CardData->BlockIoMedia.LastBlock = (EFI_LBA)(CardData->BlockNumber - 1);\r
-\r
-\r
- return EFI_SUCCESS;\r
-\r
-}\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
-MMC/SD transfer specific functions\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "SDMediaDevice.h"\r
-\r
-/**\r
- Check card status, print the debug info and check the error\r
-\r
- @param Status Status got from card status register.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-EFI_STATUS\r
-CheckCardStatus (\r
- IN UINT32 Status\r
- )\r
-{\r
- CARD_STATUS *CardStatus;\r
- CardStatus = (CARD_STATUS*)(&Status);\r
-\r
- if (CardStatus->ADDRESS_OUT_OF_RANGE) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: ADDRESS_OUT_OF_RANGE\n"));\r
- }\r
-\r
- if (CardStatus->ADDRESS_MISALIGN) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: ADDRESS_MISALIGN\n"));\r
- }\r
-\r
- if (CardStatus->BLOCK_LEN_ERROR) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: BLOCK_LEN_ERROR\n"));\r
- }\r
-\r
- if (CardStatus->ERASE_SEQ_ERROR) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: ERASE_SEQ_ERROR\n"));\r
- }\r
-\r
- if (CardStatus->ERASE_PARAM) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: ERASE_PARAM\n"));\r
- }\r
-\r
- if (CardStatus->WP_VIOLATION) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: WP_VIOLATION\n"));\r
- }\r
-\r
- if (CardStatus->CARD_IS_LOCKED) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: CARD_IS_LOCKED\n"));\r
- }\r
-\r
- if (CardStatus->LOCK_UNLOCK_FAILED) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: LOCK_UNLOCK_FAILED\n"));\r
- }\r
-\r
- if (CardStatus->COM_CRC_ERROR) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: COM_CRC_ERROR\n"));\r
- }\r
-\r
- if (CardStatus->ILLEGAL_COMMAND) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: ILLEGAL_COMMAND\n"));\r
- }\r
-\r
- if (CardStatus->CARD_ECC_FAILED) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: CARD_ECC_FAILED\n"));\r
- }\r
-\r
- if (CardStatus->CC_ERROR) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: CC_ERROR\n"));\r
- }\r
-\r
- if (CardStatus->ERROR) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: ERROR\n"));\r
- }\r
-\r
- if (CardStatus->UNDERRUN) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: UNDERRUN\n"));\r
- }\r
-\r
- if (CardStatus->OVERRUN) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: OVERRUN\n"));\r
- }\r
-\r
- if (CardStatus->CID_CSD_OVERWRITE) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: CID_CSD_OVERWRITE\n"));\r
- }\r
-\r
- if (CardStatus->WP_ERASE_SKIP) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: WP_ERASE_SKIP\n"));\r
- }\r
-\r
- if (CardStatus->ERASE_RESET) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: ERASE_RESET\n"));\r
- }\r
-\r
- if (CardStatus->SWITCH_ERROR) {\r
- DEBUG ((EFI_D_ERROR, "CardStatus: SWITCH_ERROR\n"));\r
- }\r
-\r
- if ((Status & 0xFCFFA080) != 0) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Send command by using Host IO protocol\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param CommandIndex The command index to set the command index field of command register.\r
- @param Argument Command argument to set the argument field of command register.\r
- @param DataType TRANSFER_TYPE, indicates no data, data in or data out.\r
- @param Buffer Contains the data read from / write to the device.\r
- @param BufferSize The size of the buffer.\r
- @param ResponseType RESPONSE_TYPE.\r
- @param TimeOut Time out value in 1 ms unit.\r
- @param ResponseData Depending on the ResponseType, such as CSD or card status.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-EFI_STATUS\r
-SendCommand (\r
- IN CARD_DATA *CardData,\r
- IN UINT16 CommandIndex,\r
- IN UINT32 Argument,\r
- IN TRANSFER_TYPE DataType,\r
- IN UINT8 *Buffer, OPTIONAL\r
- IN UINT32 BufferSize,\r
- IN RESPONSE_TYPE ResponseType,\r
- IN UINT32 TimeOut,\r
- OUT UINT32 *ResponseData\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- SDHostIo = CardData->SDHostIo;\r
- if (CardData->CardType != MMCCard && CardData->CardType != MMCCardHighCap) {\r
- CommandIndex |= AUTO_CMD12_ENABLE;\r
- }\r
-\r
- Status = SDHostIo->SendCommand (\r
- SDHostIo,\r
- CommandIndex,\r
- Argument,\r
- DataType,\r
- Buffer,\r
- BufferSize,\r
- ResponseType,\r
- TimeOut,\r
- ResponseData\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- if (ResponseType == ResponseR1 || ResponseType == ResponseR1b) {\r
- ASSERT(ResponseData != NULL);\r
- Status = CheckCardStatus (*ResponseData);\r
- }\r
- } else {\r
- SDHostIo->ResetSDHost (SDHostIo, Reset_DAT_CMD);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Send the card APP_CMD command with the following command indicated by CommandIndex\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param CommandIndex The command index to set the command index field of command register.\r
- @param Argument Command argument to set the argument field of command register.\r
- @param DataType TRANSFER_TYPE, indicates no data, data in or data out.\r
- @param Buffer Contains the data read from / write to the device.\r
- @param BufferSize The size of the buffer.\r
- @param ResponseType RESPONSE_TYPE.\r
- @param TimeOut Time out value in 1 ms unit.\r
- @param ResponseData Depending on the ResponseType, such as CSD or card status.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-EFI_STATUS\r
-SendAppCommand (\r
- IN CARD_DATA *CardData,\r
- IN UINT16 CommandIndex,\r
- IN UINT32 Argument,\r
- IN TRANSFER_TYPE DataType,\r
- IN UINT8 *Buffer, OPTIONAL\r
- IN UINT32 BufferSize,\r
- IN RESPONSE_TYPE ResponseType,\r
- IN UINT32 TimeOut,\r
- OUT UINT32 *ResponseData\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- UINT8 Index;\r
-\r
- SDHostIo = CardData->SDHostIo;\r
- Status = EFI_SUCCESS;\r
-\r
- for (Index = 0; Index < 2; Index++) {\r
- Status = SDHostIo->SendCommand (\r
- SDHostIo,\r
- APP_CMD,\r
- (CardData->Address << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = CheckCardStatus (*(UINT32*)&(CardData->CardStatus));\r
- if (CardData->CardStatus.SAPP_CMD != 1) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
- if (!EFI_ERROR (Status)) {\r
- break;\r
- }\r
- } else {\r
- SDHostIo->ResetSDHost (SDHostIo, Reset_Auto);\r
- }\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- if (CardData->CardType != MMCCard && CardData->CardType != MMCCardHighCap) {\r
- CommandIndex |= AUTO_CMD12_ENABLE;\r
- }\r
-\r
- Status = SDHostIo->SendCommand (\r
- SDHostIo,\r
- CommandIndex,\r
- Argument,\r
- DataType,\r
- Buffer,\r
- BufferSize,\r
- ResponseType,\r
- TimeOut,\r
- ResponseData\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- if (ResponseType == ResponseR1 || ResponseType == ResponseR1b) {\r
- ASSERT(ResponseData != NULL);\r
- Status = CheckCardStatus (*ResponseData);\r
- }\r
- } else {\r
- SDHostIo->ResetSDHost (SDHostIo, Reset_Auto);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Send the card FAST_IO command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param RegisterAddress Register Address.\r
- @param RegisterData Pointer to register Data.\r
- @param Write TRUE for write, FALSE for read.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-EFI_STATUS\r
-FastIO (\r
- IN CARD_DATA *CardData,\r
- IN UINT8 RegisterAddress,\r
- IN OUT UINT8 *RegisterData,\r
- IN BOOLEAN Write\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Argument;\r
- UINT32 Data;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- if (RegisterData == NULL) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Exit;\r
- }\r
-\r
- Argument = (CardData->Address << 16) | (RegisterAddress << 8);\r
- if (Write) {\r
- Argument |= BIT15 | (*RegisterData);\r
- }\r
-\r
- Status = SendCommand (\r
- CardData,\r
- FAST_IO,\r
- Argument,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR4,\r
- TIMEOUT_COMMAND,\r
- &Data\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
-\r
- if ((Data & BIT15) == 0) {\r
- Status = EFI_DEVICE_ERROR;\r
- goto Exit;\r
- }\r
-\r
- if (!Write) {\r
- *RegisterData = (UINT8)Data;\r
- }\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-/**\r
- Send the card GO_INACTIVE_STATE command.\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-PutCardInactive (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
-\r
- Status = SendCommand (\r
- CardData,\r
- GO_INACTIVE_STATE,\r
- (CardData->Address << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseNo,\r
- TIMEOUT_COMMAND,\r
- NULL\r
- );\r
-\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
- Get card interested information for CSD rergister\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_INVALID_PARAMETER\r
-\r
-**/\r
-EFI_STATUS\r
-CaculateCardParameter (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Frequency;\r
- UINT32 Multiple;\r
- UINT32 CSize;\r
- CSD_SDV2 *CsdSDV2;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- switch (CardData->CSDRegister.TRAN_SPEED & 0x7) {\r
- case 0:\r
- Frequency = 100 * 1000;\r
- break;\r
-\r
- case 1:\r
- Frequency = 1 * 1000 * 1000;\r
- break;\r
-\r
- case 2:\r
- Frequency = 10 * 1000 * 1000;\r
- break;\r
-\r
- case 3:\r
- Frequency = 100 * 1000 * 1000;\r
- break;\r
-\r
- default:\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Exit;\r
- }\r
-\r
- switch ((CardData->CSDRegister.TRAN_SPEED >> 3) & 0xF) {\r
- case 1:\r
- Multiple = 10;\r
- break;\r
-\r
- case 2:\r
- Multiple = 12;\r
- break;\r
-\r
- case 3:\r
- Multiple = 13;\r
- break;\r
-\r
- case 4:\r
- Multiple = 15;\r
- break;\r
-\r
- case 5:\r
- Multiple = 20;\r
- break;\r
-\r
- case 6:\r
- if (CardData->CardType == MMCCard || CardData->CardType == MMCCardHighCap) {\r
- Multiple = 26;\r
- } else {\r
- Multiple = 25;\r
- }\r
- break;\r
-\r
- case 7:\r
- Multiple = 30;\r
- break;\r
-\r
- case 8:\r
- Multiple = 35;\r
- break;\r
-\r
- case 9:\r
- Multiple = 40;\r
- break;\r
-\r
- case 10:\r
- Multiple = 45;\r
- break;\r
-\r
- case 11:\r
- if (CardData->CardType == MMCCard || CardData->CardType == MMCCardHighCap) {\r
- Multiple = 52;\r
- } else {\r
- Multiple = 50;\r
- }\r
- break;\r
-\r
- case 12:\r
- Multiple = 55;\r
- break;\r
-\r
- case 13:\r
- Multiple = 60;\r
- break;\r
-\r
- case 14:\r
- Multiple = 70;\r
- break;\r
-\r
- case 15:\r
- Multiple = 80;\r
- break;\r
-\r
- default:\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Exit;\r
- }\r
-\r
- Frequency = Frequency * Multiple / 10;\r
- CardData->MaxFrequency = Frequency;\r
-\r
- CardData->BlockLen = 1 << CardData->CSDRegister.READ_BL_LEN;\r
-\r
- if (CardData->CardType == SDMemoryCard2High) {\r
- ASSERT(CardData->CSDRegister.CSD_STRUCTURE == 1);\r
- CsdSDV2 = (CSD_SDV2*)&CardData->CSDRegister;\r
- //\r
- // The SD Spec 2.0 says (CSize + 1) * 512K is the total size, so block numbber is (CSize + 1) * 1K\r
- // the K here means 1024 not 1000\r
- //\r
- CardData->BlockNumber = DivU64x32 (MultU64x32 (CsdSDV2->C_SIZE + 1, 512 * 1024) , CardData->BlockLen);\r
- } else {\r
- //\r
- // For MMC card > 2G, the block number will be recaculate later\r
- //\r
- CSize = CardData->CSDRegister.C_SIZELow2 | (CardData->CSDRegister.C_SIZEHigh10 << 2);\r
- CardData->BlockNumber = MultU64x32 (LShiftU64 (1, CardData->CSDRegister.C_SIZE_MULT + 2), CSize + 1);\r
- }\r
-\r
- //\r
- //For >= 2G card, BlockLen may be 1024, but the transfer size is still 512 bytes\r
- //\r
- if (CardData->BlockLen > 512) {\r
- CardData->BlockNumber = DivU64x32 (MultU64x32 (CardData->BlockNumber, CardData->BlockLen), 512);\r
- CardData->BlockLen = 512;\r
- }\r
-\r
- DEBUG((\r
- EFI_D_INFO,\r
- "CalculateCardParameter: Card Size: 0x%lx\n", MultU64x32 (CardData->BlockNumber, CardData->BlockLen)\r
- ));\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-/**\r
- Test the bus width setting for MMC card.It is used only for verification purpose.\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param Width 1, 4, 8 bits.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_INVALID_PARAMETER\r
-\r
-**/\r
-EFI_STATUS\r
-MMCCardBusWidthTest (\r
- IN CARD_DATA *CardData,\r
- IN UINT32 Width\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT64 Data;\r
- UINT64 Value;\r
-\r
- ASSERT(CardData != NULL);\r
-\r
-\r
- Value = 0;\r
-\r
- switch (Width) {\r
- case 1:\r
- Data = 0x80;\r
- break;\r
-\r
- case 4:\r
- Data = 0x5A;\r
- break;\r
-\r
- case 8:\r
- Data = 0xAA55;\r
- break;\r
-\r
- default:\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Exit;\r
- }\r
-\r
- CopyMem (CardData->AlignedBuffer, &Data, Width);\r
- Status = SendCommand (\r
- CardData,\r
- BUSTEST_W,\r
- 0,\r
- OutData,\r
- CardData->AlignedBuffer,\r
- Width,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "MMCCardBusWidthTest:SendCommand BUSTEST_W 0x%x\n", *(UINT32*)&(CardData->CardStatus)));\r
- goto Exit;\r
- }\r
-\r
- gBS->Stall (10 * 1000);\r
-\r
- Data = 0;\r
-\r
- Status = SendCommand (\r
- CardData,\r
- BUSTEST_R,\r
- 0,\r
- InData,\r
- CardData->AlignedBuffer,\r
- Width,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "MMCCardBusWidthTest:SendCommand BUSTEST_R 0x%x\n", *(UINT32*)&(CardData->CardStatus)));\r
- goto Exit;\r
- }\r
- CopyMem (&Data, CardData->AlignedBuffer, Width);\r
-\r
- switch (Width) {\r
- case 1:\r
- Value = (~(Data ^ 0x80)) & 0xC0;\r
- break;\r
- case 4:\r
- Value = (~(Data ^ 0x5A)) & 0xFF;\r
- break;\r
- case 8:\r
- Value = (~(Data ^ 0xAA55)) & 0xFFFF;\r
- break;\r
- }\r
-\r
- if (Value == 0) {\r
- Status = EFI_SUCCESS;\r
- } else {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
-\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-/**\r
- This function can detect these card types:\r
- 1. MMC card\r
- 2. SD 1.1 card\r
- 3. SD 2.0 standard card\r
- 3. SD 2.0 high capacity card\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-GetCardType (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- UINT32 Argument;\r
- UINT32 ResponseData;\r
- UINT32 Count;\r
- BOOLEAN SDCommand8Support;\r
-\r
-\r
- SDHostIo = CardData->SDHostIo;\r
-\r
- //\r
- // Reset the card\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- GO_IDLE_STATE,\r
- 0,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseNo,\r
- TIMEOUT_COMMAND,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "GO_IDLE_STATE Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- //\r
- //No spec requirment, can be adjusted\r
- //\r
- gBS->Stall (10 * 1000);\r
-\r
-\r
- //\r
- // Only 2.7V - 3.6V is supported for SD2.0, only SD 2.0 card can pass\r
- // MMC and SD1.1 card will fail this command\r
- //\r
- Argument = (VOLTAGE_27_36 << 8) | CHECK_PATTERN;\r
- ResponseData = 0;\r
- SDCommand8Support = FALSE;\r
-\r
- Status = SendCommand (\r
- CardData,\r
- SEND_IF_COND,\r
- Argument,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR7,\r
- TIMEOUT_COMMAND,\r
- &ResponseData\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- if (Status != EFI_TIMEOUT) {\r
- DEBUG((EFI_D_ERROR, "SEND_IF_COND Fail, none time out error\n"));\r
- goto Exit;\r
- }\r
- } else {\r
- if (ResponseData != Argument) {\r
- DEBUG((EFI_D_ERROR, "SEND_IF_COND Fail, respond data does not match send data\n"));\r
- Status = EFI_DEVICE_ERROR;\r
- goto Exit;\r
- }\r
- SDCommand8Support = TRUE;\r
- }\r
-\r
-\r
- Argument = 0;\r
- if (SDHostIo->HostCapability.V30Support == TRUE) {\r
- Argument |= BIT17 | BIT18;\r
- } else if (SDHostIo->HostCapability.V33Support == TRUE) {\r
- Argument |= BIT20 | BIT21;\r
- }\r
-\r
- if (SDCommand8Support) {\r
- //\r
- //If command SD_SEND_OP_COND sucessed, it should be set.\r
- // SD 1.1 card will ignore it\r
- // SD 2.0 standard card will repsond with CCS 0, SD high capacity card will respond with CCS 1\r
- // CCS is BIT30 of OCR\r
- Argument |= BIT30;\r
- }\r
-\r
-\r
- Count = 20;\r
- //\r
- //Only SD card will respond to this command, and spec says the card only checks condition at first ACMD41 command\r
- //\r
- do {\r
- Status = SendAppCommand (\r
- CardData,\r
- SD_SEND_OP_COND,\r
- Argument,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR3,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->OCRRegister)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- if ((Status == EFI_TIMEOUT) && (!SDCommand8Support)) {\r
- CardData->CardType = MMCCard;\r
- Status = EFI_SUCCESS;\r
- DEBUG((EFI_D_INFO, "SD_SEND_OP_COND, MMC card was identified\n"));\r
- } else {\r
- //\r
- // Not as expected, MMC card should has no response, which means timeout.\r
- // SD card should pass this command\r
- //\r
- DEBUG((EFI_D_ERROR, "SD_SEND_OP_COND Fail, check whether it is neither a MMC card nor a SD card\n"));\r
- }\r
- goto Exit;\r
- }\r
- //\r
- //Avoid waiting if sucess. Busy bit 0 means not ready\r
- //\r
- if (CardData->OCRRegister.Busy == 1) {\r
- break;\r
- }\r
-\r
- gBS->Stall (50 * 1000);\r
- Count--;\r
- if (Count == 0) {\r
- DEBUG((EFI_D_ERROR, "Card is always in busy state\n"));\r
- Status = EFI_TIMEOUT;\r
- goto Exit;\r
- }\r
- } while (1);\r
-\r
- //\r
- //Check supported voltage\r
- //\r
- Argument = 0;\r
- if (SDHostIo->HostCapability.V30Support == TRUE) {\r
- if ((CardData->OCRRegister.V270_V360 & BIT2) == BIT2) {\r
- Argument |= BIT17;\r
- } else if ((CardData->OCRRegister.V270_V360 & BIT3) == BIT3) {\r
- Argument |= BIT18;\r
- }\r
- } else if (SDHostIo->HostCapability.V33Support == TRUE) {\r
- if ((CardData->OCRRegister.V270_V360 & BIT5) == BIT5) {\r
- Argument |= BIT20;\r
- } else if ((CardData->OCRRegister.V270_V360 & BIT6) == BIT6) {\r
- Argument |= BIT21;\r
- }\r
- }\r
-\r
- if (Argument == 0) {\r
- //\r
- //No matched support voltage\r
- //\r
- PutCardInactive (CardData);\r
- DEBUG((EFI_D_ERROR, "No matched voltage for this card\n"));\r
- Status = EFI_UNSUPPORTED;\r
- goto Exit;\r
- }\r
-\r
- CardData->CardType = SDMemoryCard;\r
- if (SDCommand8Support == TRUE) {\r
- CardData->CardType = SDMemoryCard2;\r
- DEBUG((EFI_D_INFO, "SD_SEND_OP_COND, SD 2.0 or above standard card was identified\n"));\r
- }\r
-\r
- if ((CardData->OCRRegister.AccessMode & BIT1) == BIT1) {\r
- CardData->CardType = SDMemoryCard2High;\r
- DEBUG((EFI_D_INFO, "SD_SEND_OP_COND, SD 2.0 or above high capacity card was identified\n"));\r
- }\r
-\r
-\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-/**\r
- MMC card high/low voltage selection function\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_BAD_BUFFER_SIZE\r
-\r
-**/\r
-EFI_STATUS\r
-MMCCardVoltageSelection (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Retry;\r
- UINT32 TimeOut;\r
-\r
- Status = EFI_SUCCESS;\r
- //\r
- //First try the high voltage, then if supported choose the low voltage\r
- //\r
-\r
- for (Retry = 0; Retry < 3; Retry++) {\r
- //\r
- // To bring back the normal MMC card to work\r
- // after sending the SD command. Otherwise some\r
- // card could not work\r
-\r
- Status = SendCommand (\r
- CardData,\r
- GO_IDLE_STATE,\r
- 0,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseNo,\r
- TIMEOUT_COMMAND,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "GO_IDLE_STATE Fail Status = 0x%x\n", Status));\r
- continue;\r
- }\r
- //\r
- //CE-ATA device needs long delay\r
- //\r
- gBS->Stall ((Retry + 1) * 50 * 1000);\r
-\r
- //\r
- //Get OCR register to check voltage support, first time the OCR is 0\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- SEND_OP_COND,\r
- 0,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR3,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->OCRRegister)\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- break;\r
- }\r
- }\r
-\r
- if (Retry == 3) {\r
- DEBUG((EFI_D_ERROR, "SEND_OP_COND Fail Status = 0x%x\n", Status));\r
- Status = EFI_DEVICE_ERROR;\r
- goto Exit;\r
- }\r
-\r
- //\r
- //TimeOut Value, 5000 * 100 * 1000 = 5 s\r
- //\r
- TimeOut = 5000;\r
-\r
- do {\r
- Status = SendCommand (\r
- CardData,\r
- SEND_OP_COND,\r
- 0x40300000,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR3,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->OCRRegister)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SEND_OP_COND Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- gBS->Stall (1 * 1000);\r
- TimeOut--;\r
- if (TimeOut == 0) {\r
- Status = EFI_TIMEOUT;\r
- DEBUG((EFI_D_ERROR, "Card is always in busy state\n"));\r
- goto Exit;\r
- }\r
- } while (CardData->OCRRegister.Busy != 1);\r
-\r
- if (CardData->OCRRegister.AccessMode == 2) // eMMC Card uses Sector Addressing - High Capacity\r
- {\r
- DEBUG((EFI_D_INFO, "eMMC Card is High Capacity\n"));\r
- CardData->CardType = MMCCardHighCap;\r
- }\r
-\r
-Exit:\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
- This function set the bus and device width for MMC card\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param Width 1, 4, 8 bits.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_INVALID_PARAMETER\r
-\r
-**/\r
-EFI_STATUS\r
-MMCCardSetBusWidth (\r
- IN CARD_DATA *CardData,\r
- IN UINT8 BusWidth,\r
- IN BOOLEAN EnableDDRMode\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- SWITCH_ARGUMENT SwitchArgument;\r
- UINT8 Value;\r
-\r
- SDHostIo = CardData->SDHostIo;\r
- Value = 0;\r
- switch (BusWidth) {\r
- case 8:\r
- if (EnableDDRMode)\r
- Value = 6;\r
- else\r
- Value = 2;\r
- break;\r
-\r
- case 4:\r
- if (EnableDDRMode)\r
- Value = 5;\r
- else\r
- Value = 1;\r
- break;\r
-\r
- case 1:\r
- if (EnableDDRMode) // Bus width 1 is not supported in ddr mode\r
- return EFI_UNSUPPORTED;\r
- Value = 0;\r
- break;\r
-\r
- default:\r
- ASSERT(0);\r
- }\r
-\r
-\r
- ZeroMem(&SwitchArgument, sizeof (SWITCH_ARGUMENT));\r
- SwitchArgument.CmdSet = 0;\r
- SwitchArgument.Value = Value;\r
- SwitchArgument.Index = (UINT32)((UINTN)\r
- (&(CardData->ExtCSDRegister.BUS_WIDTH)) - (UINTN)(&(CardData->ExtCSDRegister)));\r
- SwitchArgument.Access = WriteByte_Mode;\r
- Status = SendCommand (\r
- CardData,\r
- SWITCH,\r
- *(UINT32*)&SwitchArgument,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1b,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = SendCommand (\r
- CardData,\r
- SEND_STATUS,\r
- (CardData->Address << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SWITCH %d bits Fail\n", BusWidth));\r
- goto Exit;\r
- } else {\r
- DEBUG((EFI_D_ERROR, "MMCCardSetBusWidth:SWITCH Card Status:0x%x\n", *(UINT32*)&(CardData->CardStatus)));\r
- Status = SDHostIo->SetBusWidth (SDHostIo, BusWidth);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SWITCH set %d bits Fail\n", BusWidth));\r
- goto Exit;\r
- }\r
- gBS->Stall (5 * 1000);\r
- }\r
- }\r
-\r
- if (!EnableDDRMode) { // CMD19 and CMD14 are illegal commands in ddr mode\r
- //if (EFI_ERROR (Status)) {\r
- // DEBUG((EFI_D_ERROR, "MMCCardBusWidthTest: Fail to enable high speed mode\n"));\r
- // goto Exit;\r
- //}\r
-\r
- Status = MMCCardBusWidthTest (CardData, BusWidth);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "MMCCardBusWidthTest %d bit Fail\n", BusWidth));\r
- goto Exit;\r
- }\r
- }\r
-\r
- CardData->CurrentBusWidth = BusWidth;\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- MMC/SD card init function\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-MMCSDCardInit (\r
- IN CARD_DATA *CardData\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- SWITCH_ARGUMENT SwitchArgument;\r
- UINT32 Data;\r
- UINT32 Argument;\r
- UINT32 nIndex;\r
- UINT8 PowerValue;\r
- BOOLEAN EnableDDRMode;\r
-\r
- ASSERT(CardData != NULL);\r
- SDHostIo = CardData->SDHostIo;\r
- EnableDDRMode = FALSE;\r
-\r
- CardData->CardType = UnknownCard;\r
- Status = GetCardType (CardData);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
- DEBUG((DEBUG_INFO, "CardData->CardType 0x%x\n", CardData->CardType));\r
-\r
- ASSERT (CardData->CardType != UnknownCard);\r
- //\r
- //MMC, SD card need host auto stop command support\r
- //\r
- SDHostIo->EnableAutoStopCmd (SDHostIo, TRUE);\r
-\r
- if (CardData->CardType == MMCCard) {\r
- Status = MMCCardVoltageSelection (CardData);\r
- if (EFI_ERROR(Status)) {\r
- goto Exit;\r
- }\r
- }\r
-\r
- //\r
- // Get CID Register\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- ALL_SEND_CID,\r
- 0,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR2,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CIDRegister)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "ALL_SEND_CID Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- } else {\r
- // Dump out the Card ID data\r
- DEBUG((EFI_D_INFO, "Product Name: "));\r
- for ( nIndex=0; nIndex<6; nIndex++ ) {\r
- DEBUG((EFI_D_INFO, "%c", CardData->CIDRegister.PNM[nIndex]));\r
- }\r
- DEBUG((EFI_D_INFO, "\nApplication ID : %d\n", CardData->CIDRegister.OID));\r
- DEBUG((EFI_D_INFO, "Manufacturer ID: %d\n", CardData->CIDRegister.MID));\r
- DEBUG((EFI_D_INFO, "Revision ID : %d\n", CardData->CIDRegister.PRV));\r
- DEBUG((EFI_D_INFO, "Serial Number : %d\n", CardData->CIDRegister.PSN));\r
- }\r
-\r
- //\r
- //SET_RELATIVE_ADDR\r
- //\r
- if (CardData->CardType == MMCCard || CardData->CardType == MMCCardHighCap) {\r
- //\r
- //Hard code the RCA address\r
- //\r
- CardData->Address = 1;\r
-\r
- //\r
- // Set RCA Register\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- SET_RELATIVE_ADDR,\r
- (CardData->Address << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SET_RELATIVE_ADDR Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
- } else {\r
- Data = 0;\r
- Status = SendCommand (\r
- CardData,\r
- SET_RELATIVE_ADDR,\r
- 0,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR6,\r
- TIMEOUT_COMMAND,\r
- &Data\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SET_RELATIVE_ADDR Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- CardData->Address = (UINT16)(Data >> 16);\r
- *(UINT32*)&CardData->CardStatus = Data & 0x1FFF;\r
- CardData->CardStatus.ERROR = (Data >> 13) & 0x1;\r
- CardData->CardStatus.ILLEGAL_COMMAND = (Data >> 14) & 0x1;\r
- CardData->CardStatus.COM_CRC_ERROR = (Data >> 15) & 0x1;\r
- Status = CheckCardStatus (*(UINT32*)&CardData->CardStatus);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SET_RELATIVE_ADDR Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
- }\r
-\r
- //\r
- // Get CSD Register\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- SEND_CSD,\r
- (CardData->Address << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR2,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CSDRegister)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SEND_CSD Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- DEBUG((EFI_D_INFO, "CardData->CSDRegister.SPEC_VERS = 0x%x\n", CardData->CSDRegister.SPEC_VERS));\r
- DEBUG((EFI_D_INFO, "CardData->CSDRegister.CSD_STRUCTURE = 0x%x\n", CardData->CSDRegister.CSD_STRUCTURE));\r
-\r
- Status = CaculateCardParameter (CardData);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
-\r
-\r
- //\r
- // It is platform and hardware specific, need hadrware engineer input\r
- //\r
- if (CardData->CSDRegister.DSR_IMP == 1) {\r
- //\r
- // Default is 0x404\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- SET_DSR,\r
- (DEFAULT_DSR_VALUE << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseNo,\r
- TIMEOUT_COMMAND,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SET_DSR Fail Status = 0x%x\n", Status));\r
- //\r
- // Assume can operate even fail\r
- //\r
- }\r
- }\r
- //\r
- //Change clock frequency from 400KHz to max supported when not in high speed mode\r
- //\r
- Status = SDHostIo->SetClockFrequency (SDHostIo, CardData->MaxFrequency);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "MMCSDCardInit:Fail to SetClockFrequency \n"));\r
- goto Exit;\r
- }\r
-\r
- //\r
- //Put the card into tran state\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- SELECT_DESELECT_CARD,\r
- (CardData->Address << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SELECT_DESELECT_CARD Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- //\r
- // No spec requirment, can be adjusted\r
- //\r
- gBS->Stall (5 * 1000);\r
- //\r
- // No need to do so\r
- //\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- SEND_STATUS,\r
- (CardData->Address << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SELECT_DESELECT_CARD SEND_STATUS Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
- //\r
- //if the SPEC_VERS indicates a version 4.0 or higher\r
- //The card is a high speed card and support Switch\r
- //and Send_ext_csd command\r
- //otherwise it is an old card\r
- //\r
-\r
- if (CardData->CardType == MMCCard || CardData->CardType == MMCCardHighCap) {\r
- //\r
- //Only V4.0 and above supports more than 1 bits and high speed\r
- //\r
- if (CardData->CSDRegister.SPEC_VERS >= 4) {\r
- //\r
- //Get ExtCSDRegister\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- SEND_EXT_CSD,\r
- 0x0,\r
- InData,\r
- CardData->AlignedBuffer,\r
- sizeof (EXT_CSD),\r
- ResponseR1,\r
- TIMEOUT_DATA,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SEND_EXT_CSD Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- CopyMem (&(CardData->ExtCSDRegister), CardData->AlignedBuffer, sizeof (EXT_CSD));\r
-\r
- //\r
- // Recaculate the block number for >2G MMC card\r
- //\r
- Data = (CardData->ExtCSDRegister.SEC_COUNT[0]) |\r
- (CardData->ExtCSDRegister.SEC_COUNT[1] << 8) |\r
- (CardData->ExtCSDRegister.SEC_COUNT[2] << 16) |\r
- (CardData->ExtCSDRegister.SEC_COUNT[3] << 24);\r
-\r
- if (Data != 0) {\r
- CardData->BlockNumber = Data;\r
- }\r
- DEBUG((DEBUG_INFO, "CardData->BlockNumber %d\n", Data));\r
- DEBUG((EFI_D_ERROR, "CardData->ExtCSDRegister.CARD_TYPE -> %d\n", (UINTN)CardData->ExtCSDRegister.CARD_TYPE));\r
- if ((CardData->ExtCSDRegister.CARD_TYPE & BIT2)||\r
- (CardData->ExtCSDRegister.CARD_TYPE & BIT3)) {\r
- //DEBUG((DEBUG_INFO, "To enable DDR mode\n"));\r
- //EnableDDRMode = TRUE;\r
- }\r
- //\r
- // Check current chipset capability and the plugged-in card\r
- // whether supports HighSpeed\r
- //\r
- if (SDHostIo->HostCapability.HighSpeedSupport) {\r
-\r
- //\r
- //Change card timing to high speed interface timing\r
- //\r
- ZeroMem(&SwitchArgument, sizeof (SWITCH_ARGUMENT));\r
- SwitchArgument.CmdSet = 0;\r
- SwitchArgument.Value = 1;\r
- SwitchArgument.Index = (UINT32)((UINTN)\r
- (&(CardData->ExtCSDRegister.HS_TIMING)) - (UINTN)(&(CardData->ExtCSDRegister)));\r
- SwitchArgument.Access = WriteByte_Mode;\r
- Status = SendCommand (\r
- CardData,\r
- SWITCH,\r
- *(UINT32*)&SwitchArgument,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1b,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "MMCSDCardInit:SWITCH frequency Fail Status = 0x%x\n", Status));\r
- }\r
-\r
- gBS->Stall (5 * 1000);\r
-\r
-\r
- if (!EFI_ERROR (Status)) {\r
- Status = SendCommand (\r
- CardData,\r
- SEND_STATUS,\r
- (CardData->Address << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- if (EnableDDRMode) {\r
- DEBUG((EFI_D_ERROR, "Enable ddr mode on host controller\n"));\r
- SDHostIo->SetDDRMode (SDHostIo, TRUE);\r
- } else {\r
- DEBUG((EFI_D_ERROR, "Enable high speed mode on host controller\n"));\r
- SDHostIo->SetHighSpeedMode (SDHostIo, TRUE);\r
- }\r
- //\r
- // Change host clock to support high speed and enable chispet to\r
- // support speed\r
- //\r
- if ((CardData->ExtCSDRegister.CARD_TYPE & BIT1) != 0) {\r
- Status = SDHostIo->SetClockFrequency (SDHostIo, FREQUENCY_MMC_PP_HIGH);\r
- } else if ((CardData->ExtCSDRegister.CARD_TYPE & BIT0) != 0) {\r
- Status = SDHostIo->SetClockFrequency (SDHostIo, FREQUENCY_MMC_PP);\r
- } else {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "MMCSDCardInit:Fail to SetClockFrequency \n"));\r
- goto Exit;\r
- }\r
- //\r
- // It seems no need to stall after changing bus freqeuncy.\r
- // It is said that the freqeuncy can be changed at any time. Just appends 8 clocks after command.\r
- // But SetClock alreay has delay.\r
- //\r
- }\r
- }\r
-\r
- }\r
-\r
-\r
-\r
- //\r
- // Prefer wide bus width for performance\r
- //\r
- //\r
- // Set to BusWidth bits mode, only version 4.0 or above support more than 1 bits\r
- //\r
- if (SDHostIo->HostCapability.BusWidth8 == TRUE) {\r
- Status = MMCCardSetBusWidth (CardData, 8, EnableDDRMode);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // CE-ATA may support 8 bits and 4 bits, but has no software method for detection\r
- //\r
- Status = MMCCardSetBusWidth (CardData, 4, EnableDDRMode);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
- }\r
- } else if (SDHostIo->HostCapability.BusWidth4 == TRUE) {\r
- Status = MMCCardSetBusWidth (CardData, 4, EnableDDRMode);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
- }\r
-\r
- PowerValue = 0;\r
-\r
- if (CardData->CurrentBusWidth == 8) {\r
- if ((CardData->ExtCSDRegister.CARD_TYPE & BIT1) != 0) {\r
- PowerValue = CardData->ExtCSDRegister.PWR_CL_52_360;\r
- PowerValue = PowerValue >> 4;\r
- } else if ((CardData->ExtCSDRegister.CARD_TYPE & BIT0) != 0) {\r
- PowerValue = CardData->ExtCSDRegister.PWR_CL_26_360;\r
- PowerValue = PowerValue >> 4;\r
- }\r
- } else if (CardData->CurrentBusWidth == 4) {\r
- if ((CardData->ExtCSDRegister.CARD_TYPE & BIT1) != 0) {\r
- PowerValue = CardData->ExtCSDRegister.PWR_CL_52_360;\r
- PowerValue = PowerValue & 0xF;\r
- } else if ((CardData->ExtCSDRegister.CARD_TYPE & BIT0) != 0) {\r
- PowerValue = CardData->ExtCSDRegister.PWR_CL_26_360;\r
- PowerValue = PowerValue & 0xF;\r
- }\r
- }\r
-\r
- if (PowerValue != 0) {\r
- //\r
- //Update Power Class\r
- //\r
- ZeroMem(&SwitchArgument, sizeof (SWITCH_ARGUMENT));\r
- SwitchArgument.CmdSet = 0;\r
- SwitchArgument.Value = PowerValue;\r
- SwitchArgument.Index = (UINT32)((UINTN)\r
- (&(CardData->ExtCSDRegister.POWER_CLASS)) - (UINTN)(&(CardData->ExtCSDRegister)));\r
- SwitchArgument.Access = WriteByte_Mode;\r
- Status = SendCommand (\r
- CardData,\r
- SWITCH,\r
- *(UINT32*)&SwitchArgument,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1b,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = SendCommand (\r
- CardData,\r
- SEND_STATUS,\r
- (CardData->Address << 16),\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SWITCH Power Class Fail Status = 0x%x\n", Status));\r
- }\r
- //gBS->Stall (10 * 1000);\r
- }\r
- }\r
-\r
-\r
-\r
- } else {\r
-\r
-\r
- DEBUG((EFI_D_ERROR, "MMC Card version %d only supportes 1 bits at lower transfer speed\n",CardData->CSDRegister.SPEC_VERS));\r
- }\r
- } else {\r
- //\r
- // Pin 1, at power up this line has a 50KOhm pull up enabled in the card.\r
- // This pull-up should be disconnected by the user, during regular data transfer,\r
- // with SET_CLR_CARD_DETECT (ACMD42) command\r
- //\r
- Status = SendAppCommand (\r
- CardData,\r
- SET_CLR_CARD_DETECT,\r
- 0,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SET_CLR_CARD_DETECT Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- /*\r
- //\r
- // Don't rely on SCR and SD status, some cards have unexpected SCR.\r
- // It only sets private section, the other bits are 0\r
- // such as Sandisk Ultra II 4.0G, KinSton mini SD 128M, Toshiba 2.0GB\r
- // Some card even fail this command, KinSton SD 4GB\r
- //\r
- Status = SendAppCommand (\r
- CardData,\r
- SEND_SCR,\r
- 0,\r
- InData,\r
- (UINT8*)&(CardData->SCRRegister),\r
- sizeof(SCR),\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
-\r
- //\r
- // SD memory card at least supports 1 and 4 bits.\r
- //\r
- // ASSERT ((CardData->SCRRegister.SD_BUS_WIDTH & (BIT0 | BIT2)) == (BIT0 | BIT2));\r
- */\r
-\r
- //\r
- // Set Bus Width to 4\r
- //\r
- Status = SendAppCommand (\r
- CardData,\r
- SET_BUS_WIDTH,\r
- SD_BUS_WIDTH_4,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SET_BUS_WIDTH 4 bits Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
-\r
- Status = SDHostIo->SetBusWidth (SDHostIo, 4);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
- CardData->CurrentBusWidth = 4;\r
-\r
-\r
- if ((SDHostIo->HostCapability.HighSpeedSupport == FALSE) ||\r
- ((CardData->CSDRegister.CCC & BIT10) != BIT10)) {\r
- //\r
- // Host must support high speed\r
- // Card must support Switch function\r
- //\r
- goto Exit;\r
- }\r
-\r
- //\r
- //Mode = 0, group 1, function 1, check operation\r
- //\r
- Argument = 0xFFFF01;\r
- ZeroMem (&CardData->SwitchStatus, sizeof (SWITCH_STATUS));\r
-\r
- Status = SendCommand (\r
- CardData,\r
- SWITCH_FUNC,\r
- Argument,\r
- InData,\r
- CardData->AlignedBuffer,\r
- sizeof (SWITCH_STATUS),\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
- CopyMem (&(CardData->SwitchStatus), CardData->AlignedBuffer, sizeof (SWITCH_STATUS));\r
-\r
- if ((CardData->SwitchStatus.DataStructureVersion == 0x0) ||\r
- ((CardData->SwitchStatus.Group1BusyStatus & BIT1) != BIT1)) {\r
- //\r
- // 1. SD 1.1 card does not suppport busy bit\r
- // 2. Ready state\r
- //\r
- //\r
-\r
- //\r
- //Mode = 1, group 1, function 1, BIT31 set means set mode\r
- //\r
- Argument = 0xFFFF01 | BIT31;\r
- ZeroMem (&CardData->SwitchStatus, sizeof (SWITCH_STATUS));\r
-\r
- Status = SendCommand (\r
- CardData,\r
- SWITCH_FUNC,\r
- Argument,\r
- InData,\r
- CardData->AlignedBuffer,\r
- sizeof (SWITCH_STATUS),\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
- CopyMem (&(CardData->SwitchStatus), CardData->AlignedBuffer, sizeof (SWITCH_STATUS));\r
-\r
- if ((CardData->SwitchStatus.DataStructureVersion == 0x0) ||\r
- ((CardData->SwitchStatus.Group1BusyStatus & BIT1) != BIT1)) {\r
- //\r
- // 1. SD 1.1 card does not suppport busy bit\r
- // 2. Ready state\r
- //\r
-\r
- //\r
- // 8 clocks, (1/ 25M) * 8 ==> 320 us, so 1ms > 0.32 ms\r
- //\r
- gBS->Stall (1000);\r
-\r
- //\r
- //Change host clock\r
- //\r
- Status = SDHostIo->SetClockFrequency (SDHostIo, FREQUENCY_SD_PP_HIGH);\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
-\r
- }\r
- }\r
- }\r
- if (!((CardData->ExtCSDRegister.CARD_TYPE & BIT2) ||\r
- (CardData->ExtCSDRegister.CARD_TYPE & BIT3))) {\r
-\r
- //\r
- // Set Block Length, to improve compatibility in case of some cards\r
- //\r
- Status = SendCommand (\r
- CardData,\r
- SET_BLOCKLEN,\r
- 512,\r
- NoData,\r
- NULL,\r
- 0,\r
- ResponseR1,\r
- TIMEOUT_COMMAND,\r
- (UINT32*)&(CardData->CardStatus)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "SET_BLOCKLEN Fail Status = 0x%x\n", Status));\r
- goto Exit;\r
- }\r
- }\r
- SDHostIo->SetBlockLength (SDHostIo, 512);\r
-\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
-The definition for SD media device driver model and blkio protocol routines.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "SDMediaDevice.h"\r
-\r
-\r
-EFI_DRIVER_BINDING_PROTOCOL gSDMediaDeviceDriverBinding = {\r
- SDMediaDeviceSupported,\r
- SDMediaDeviceStart,\r
- SDMediaDeviceStop,\r
- 0x20,\r
- NULL,\r
- NULL\r
-};\r
-\r
-/**\r
- Entry point for EFI drivers.\r
-\r
- @param ImageHandle EFI_HANDLE.\r
- @param SystemTable EFI_SYSTEM_TABLE.\r
-\r
- @retval EFI_SUCCESS Driver is successfully loaded.\r
- @return Others Failed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeSDMediaDevice (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- return EfiLibInstallDriverBindingComponentName2 (\r
- ImageHandle,\r
- SystemTable,\r
- &gSDMediaDeviceDriverBinding,\r
- ImageHandle,\r
- &gSDMediaDeviceName,\r
- &gSDMediaDeviceName2\r
- );\r
-}\r
-\r
-\r
-/**\r
- Test to see if this driver supports ControllerHandle. Any\r
- ControllerHandle that has BlockIoProtocol installed will be supported.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @return EFI_SUCCESS This driver supports this device.\r
- @return EFI_UNSUPPORTED This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
-\r
- //\r
- // Test whether there is PCI IO Protocol attached on the controller handle.\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiSDHostIoProtocolGuid,\r
- (VOID **)&SDHostIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Exit;\r
- }\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiSDHostIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
-Exit:\r
- return Status;\r
-}\r
-\r
-/**\r
- Starting the SD Media Device Driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval EFI_UNSUPPORTED This driver does not support this device.\r
- @retval EFI_DEVICE_ERROR This driver cannot be started due to device Error.\r
- EFI_OUT_OF_RESOURCES- Failed due to resource shortage.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- CARD_DATA *CardData;\r
-\r
- CardData = NULL;\r
-\r
- //\r
- // Open PCI I/O Protocol and save pointer to open protocol\r
- // in private data area.\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiSDHostIoProtocolGuid,\r
- (VOID **) &SDHostIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "SDMediaDeviceStart: Fail to open gEfiSDHostIoProtocolGuid \r\n"));\r
- goto Exit;\r
- }\r
-\r
- Status = SDHostIo->DetectCardAndInitHost (SDHostIo);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO, "SDMediaDeviceStart: Fail to DetectCardAndInitHost \r\n"));\r
- goto Exit;\r
- }\r
-\r
- CardData = (CARD_DATA*)AllocateZeroPool(sizeof (CARD_DATA));\r
- if (CardData == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_ERROR, "SDMediaDeviceStart: Fail to AllocateZeroPool(CARD_DATA) \r\n"));\r
- goto Exit;\r
- }\r
-\r
- ASSERT (SDHostIo->HostCapability.BoundarySize >= 4 * 1024);\r
- CardData->RawBufferPointer = (UINT8*)((UINTN)DMA_MEMORY_TOP);\r
- Status = gBS->AllocatePages (\r
- AllocateMaxAddress,\r
- EfiBootServicesData,\r
- EFI_SIZE_TO_PAGES (2 * SDHostIo->HostCapability.BoundarySize),\r
- (EFI_PHYSICAL_ADDRESS *)(&CardData->RawBufferPointer)\r
- );\r
-\r
- if (CardData->RawBufferPointer == NULL) {\r
- DEBUG ((EFI_D_ERROR, "SDMediaDeviceStart: Fail to AllocateZeroPool(2*x) \r\n"));\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Exit;\r
- }\r
- CardData->AlignedBuffer = CardData->RawBufferPointer - ((UINTN)(CardData->RawBufferPointer) & (SDHostIo->HostCapability.BoundarySize - 1)) + SDHostIo->HostCapability.BoundarySize;\r
-\r
- CardData->Signature = CARD_DATA_SIGNATURE;\r
- CardData->SDHostIo = SDHostIo;\r
-\r
- Status = MMCSDCardInit (CardData);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "SDMediaDeviceStart: Fail to MMCSDCardInit \r\n"));\r
- goto Exit;\r
- }\r
- DEBUG ((EFI_D_INFO, "SDMediaDeviceStart: MMCSDCardInit SuccessFul\n"));\r
-\r
- if (CardData->CardType == CEATACard) {\r
- Status = CEATABlockIoInit (CardData);\r
- } else {\r
- Status = MMCSDBlockIoInit (CardData);\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "SDMediaDeviceStart: Fail to BlockIoInit \r\n"));\r
- goto Exit;\r
- }\r
- DEBUG ((EFI_D_INFO, "SDMediaDeviceStart: BlockIo is successfully installed\n"));\r
-\r
-\r
- Status = gBS->InstallProtocolInterface (\r
- &Controller,\r
- &gEfiBlockIoProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &CardData->BlockIo\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "SDMediaDeviceStart: Fail to install gEfiBlockIoProtocolGuid \r\n"));\r
- goto Exit;\r
- }\r
-\r
- //\r
- // Install the component name protocol\r
- //\r
- CardData->ControllerNameTable = NULL;\r
-\r
- AddUnicodeString2 (\r
- "eng",\r
- gSDMediaDeviceName.SupportedLanguages,\r
- &CardData->ControllerNameTable,\r
- L"MMC/SD Media Device",\r
- TRUE\r
- );\r
- AddUnicodeString2 (\r
- "en",\r
- gSDMediaDeviceName2.SupportedLanguages,\r
- &CardData->ControllerNameTable,\r
- L"MMC/SD Media Device",\r
- FALSE\r
- );\r
-\r
-Exit:\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO, "SDMediaDeviceStart: End with failure\r\n"));\r
- if (CardData != NULL) {\r
- if (CardData->RawBufferPointer != NULL) {\r
- gBS->FreePages ((EFI_PHYSICAL_ADDRESS) (UINTN) CardData->RawBufferPointer, EFI_SIZE_TO_PAGES (2 * SDHostIo->HostCapability.BoundarySize));\r
- }\r
- FreePool (CardData);\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Stop this driver on ControllerHandle. Support stopping any child handles\r
- created by this driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to stop driver on.\r
- @param NumberOfChildren Number of Children in the ChildHandleBuffer.\r
- @param ChildHandleBuffer List of handles for the children we need to stop.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- CARD_DATA *CardData;\r
- EFI_BLOCK_IO_PROTOCOL *BlockIo;\r
-\r
- //\r
- // First find BlockIo Protocol\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiBlockIoProtocolGuid,\r
- (VOID **)&BlockIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- CardData = CARD_DATA_FROM_THIS(BlockIo);\r
-\r
- //\r
- // Uninstall Block I/O protocol from the device handle\r
- //\r
- Status = gBS->UninstallProtocolInterface (\r
- Controller,\r
- &gEfiBlockIoProtocolGuid,\r
- BlockIo\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if (CardData != NULL) {\r
- if (CardData->RawBufferPointer != NULL) {\r
- gBS->FreePages ((EFI_PHYSICAL_ADDRESS) (UINTN) CardData->RawBufferPointer, EFI_SIZE_TO_PAGES (2 * CardData->SDHostIo->HostCapability.BoundarySize));\r
- }\r
- FreeUnicodeStringTable (CardData->ControllerNameTable);\r
- FreePool (CardData);\r
- }\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiSDHostIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
-The definition for SD media device driver model and blkio protocol routines.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _SD_MEDIA_DEVICE_H_\r
-#define _SD_MEDIA_DEVICE_H_\r
-\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/BlockIo.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-#include "ComponentName.h"\r
-#include "SDHostIo.h"\r
-\r
-\r
-extern EFI_DRIVER_BINDING_PROTOCOL gSDMediaDeviceDriverBinding;\r
-extern EFI_COMPONENT_NAME_PROTOCOL gSDMediaDeviceName;\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gSDMediaDeviceName2;\r
-\r
-//\r
-// Define the region of memory used for DMA memory\r
-//\r
-#define DMA_MEMORY_TOP 0x0000000001FFFFFFULL\r
-\r
-#define CARD_DATA_SIGNATURE SIGNATURE_32 ('c', 'a', 'r', 'd')\r
-\r
-//\r
-// Command timeout will be max 100 ms\r
-//\r
-#define TIMEOUT_COMMAND 100\r
-#define TIMEOUT_DATA 5000\r
-\r
-typedef enum{\r
- UnknownCard = 0,\r
- MMCCard, // MMC card\r
- MMCCardHighCap, // MMC Card High Capacity\r
- CEATACard, // CE-ATA device\r
- SDMemoryCard, // SD 1.1 card\r
- SDMemoryCard2, // SD 2.0 or above standard card\r
- SDMemoryCard2High // SD 2.0 or above high capacity card\r
-}CARD_TYPE;\r
-\r
-\r
-typedef struct {\r
- //\r
- //BlockIO\r
- //\r
- UINTN Signature;\r
- EFI_BLOCK_IO_PROTOCOL BlockIo;\r
-\r
- EFI_BLOCK_IO_MEDIA BlockIoMedia;\r
-\r
- EFI_SD_HOST_IO_PROTOCOL *SDHostIo;\r
- EFI_UNICODE_STRING_TABLE *ControllerNameTable;\r
- CARD_TYPE CardType;\r
-\r
- UINT8 CurrentBusWidth;\r
- BOOLEAN DualVoltage;\r
- BOOLEAN NeedFlush;\r
- UINT8 Reserved[3];\r
-\r
- UINT16 Address;\r
- UINT32 BlockLen;\r
- UINT32 MaxFrequency;\r
- UINT64 BlockNumber;\r
- //\r
- //Common used\r
- //\r
- CARD_STATUS CardStatus;\r
- OCR OCRRegister;\r
- CID CIDRegister;\r
- CSD CSDRegister;\r
- EXT_CSD ExtCSDRegister;\r
- UINT8 *RawBufferPointer;\r
- UINT8 *AlignedBuffer;\r
- //\r
- //CE-ATA specific\r
- //\r
- TASK_FILE TaskFile;\r
- IDENTIFY_DEVICE_DATA IndentifyDeviceData;\r
- //\r
- //SD specific\r
- //\r
- SCR SCRRegister;\r
- SD_STATUS_REG SDSattus;\r
- SWITCH_STATUS SwitchStatus;\r
-}CARD_DATA;\r
-\r
-#define CARD_DATA_FROM_THIS(a) \\r
- CR(a, CARD_DATA, BlockIo, CARD_DATA_SIGNATURE)\r
-\r
-/**\r
- Test to see if this driver supports ControllerHandle. Any\r
- ControllerHandle that has BlockIoProtocol installed will be supported.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @return EFI_SUCCESS This driver supports this device.\r
- @return EFI_UNSUPPORTED This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Starting the SD Media Device Driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval EFI_UNSUPPORTED This driver does not support this device.\r
- @retval EFI_DEVICE_ERROR This driver cannot be started due to device Error.\r
- EFI_OUT_OF_RESOURCES- Failed due to resource shortage.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Stop this driver on ControllerHandle. Support stopping any child handles\r
- created by this driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to stop driver on.\r
- @param NumberOfChildren Number of Children in the ChildHandleBuffer.\r
- @param ChildHandleBuffer List of handles for the children we need to stop.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SDMediaDeviceStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- );\r
-\r
-/**\r
- MMC/SD card init function\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-MMCSDCardInit (\r
- IN CARD_DATA *CardData\r
- );\r
-\r
-/**\r
- Send command by using Host IO protocol\r
-\r
- @param This A pointer to the EFI_SD_HOST_IO_PROTOCOL instance.\r
- @param CommandIndex The command index to set the command index field of command register.\r
- @param Argument Command argument to set the argument field of command register.\r
- @param DataType TRANSFER_TYPE, indicates no data, data in or data out.\r
- @param Buffer Contains the data read from / write to the device.\r
- @param BufferSize The size of the buffer.\r
- @param ResponseType RESPONSE_TYPE.\r
- @param TimeOut Time out value in 1 ms unit.\r
- @param ResponseData Depending on the ResponseType, such as CSD or card status.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-EFI_STATUS\r
-SendCommand (\r
- IN CARD_DATA *CardData,\r
- IN UINT16 CommandIndex,\r
- IN UINT32 Argument,\r
- IN TRANSFER_TYPE DataType,\r
- IN UINT8 *Buffer, OPTIONAL\r
- IN UINT32 BufferSize,\r
- IN RESPONSE_TYPE ResponseType,\r
- IN UINT32 TimeOut,\r
- OUT UINT32 *ResponseData\r
- );\r
-\r
-/**\r
- Send the card APP_CMD command with the following command indicated by CommandIndex\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param CommandIndex The command index to set the command index field of command register.\r
- @param Argument Command argument to set the argument field of command register.\r
- @param DataType TRANSFER_TYPE, indicates no data, data in or data out.\r
- @param Buffer Contains the data read from / write to the device.\r
- @param BufferSize The size of the buffer.\r
- @param ResponseType RESPONSE_TYPE.\r
- @param TimeOut Time out value in 1 ms unit.\r
- @param ResponseData Depending on the ResponseType, such as CSD or card status.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-EFI_STATUS\r
-SendAppCommand (\r
- IN CARD_DATA *CardData,\r
- IN UINT16 CommandIndex,\r
- IN UINT32 Argument,\r
- IN TRANSFER_TYPE DataType,\r
- IN UINT8 *Buffer, OPTIONAL\r
- IN UINT32 BufferSize,\r
- IN RESPONSE_TYPE ResponseType,\r
- IN UINT32 TimeOut,\r
- OUT UINT32 *ResponseData\r
- );\r
-\r
-/**\r
- Send the card FAST_IO command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param RegisterAddress Register Address.\r
- @param RegisterData Pointer to register Data.\r
- @param Write TRUE for write, FALSE for read.\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_UNSUPPORTED\r
- @retval EFI_INVALID_PARAMETER\r
- @retval EFI_DEVICE_ERROR\r
-\r
-**/\r
-EFI_STATUS\r
-FastIO (\r
- IN CARD_DATA *CardData,\r
- IN UINT8 RegisterAddress,\r
- IN OUT UINT8 *RegisterData,\r
- IN BOOLEAN Write\r
- );\r
-\r
-/**\r
- Judge whether it is CE-ATA device or not.\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval TRUE\r
- @retval FALSE\r
-\r
-**/\r
-BOOLEAN\r
-IsCEATADevice (\r
- IN CARD_DATA *CardData\r
- );\r
-\r
-/**\r
- Send software reset\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-SoftwareReset (\r
- IN CARD_DATA *CardData\r
- );\r
-\r
-/**\r
- SendATACommand specificed in Taskfile\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param TaskFile Pointer to TASK_FILE.\r
- @param Write TRUE means write, FALSE means read.\r
- @param Buffer If NULL, means no data transfer, neither read nor write.\r
- @param SectorCount Buffer size in 512 bytes unit.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-SendATACommand (\r
- IN CARD_DATA *CardData,\r
- IN TASK_FILE *TaskFile,\r
- IN BOOLEAN Write,\r
- IN UINT8 *Buffer,\r
- IN UINT16 SectorCount\r
- );\r
-\r
-/**\r
- IDENTIFY_DEVICE command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-IndentifyDevice (\r
- IN CARD_DATA *CardData\r
- );\r
-\r
-/**\r
- FLUSH_CACHE_EXT command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-FlushCache (\r
- IN CARD_DATA *CardData\r
- );\r
-\r
-/**\r
- STANDBY_IMMEDIATE command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-StandByImmediate (\r
- IN CARD_DATA *CardData\r
- );\r
-\r
-/**\r
- READ_DMA_EXT command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param LBA The starting logical block address to read from on the device.\r
- @param Buffer A pointer to the destination buffer for the data. The caller\r
- is responsible for either having implicit or explicit ownership\r
- of the buffer.\r
- @param SectorCount Size in 512 bytes unit.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-ReadDMAExt (\r
- IN CARD_DATA *CardData,\r
- IN EFI_LBA LBA,\r
- IN UINT8 *Buffer,\r
- IN UINT16 SectorCount\r
- );\r
-\r
-/**\r
- WRITE_DMA_EXT command\r
-\r
- @param CardData Pointer to CARD_DATA.\r
- @param LBA The starting logical block address to read from on the device.\r
- @param Buffer A pointer to the destination buffer for the data. The caller\r
- is responsible for either having implicit or explicit ownership\r
- of the buffer.\r
- @param SectorCount Size in 512 bytes unit.\r
-\r
- @retval EFI_SUCCESS Success\r
- @retval EFI_DEVICE_ERROR Hardware Error\r
- @retval EFI_INVALID_PARAMETER Parameter is error\r
- @retval EFI_NO_MEDIA No media\r
- @retval EFI_MEDIA_CHANGED Media Change\r
- @retval EFI_BAD_BUFFER_SIZE Buffer size is bad\r
-\r
-**/\r
-EFI_STATUS\r
-WriteDMAExt (\r
- IN CARD_DATA *CardData,\r
- IN EFI_LBA LBA,\r
- IN UINT8 *Buffer,\r
- IN UINT16 SectorCount\r
- );\r
-\r
-/**\r
- CEATA card BlockIo init function.\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS\r
- @retval Others\r
-**/\r
-EFI_STATUS\r
-CEATABlockIoInit (\r
- IN CARD_DATA *CardData\r
- );\r
-\r
-/**\r
- MMC/SD card BlockIo init function.\r
-\r
- @param CardData Pointer to CARD_DATA.\r
-\r
- @retval EFI_SUCCESS\r
- @retval Others\r
-**/\r
-EFI_STATUS\r
-MMCSDBlockIoInit (\r
- IN CARD_DATA *CardData\r
- );\r
-#endif\r
+++ /dev/null
-## @file\r
-#\r
-# Component Description File For SDMediaDeviceDxe Module.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SDMediaDevice\r
- FILE_GUID = 80897901-91F6-4efe-9579-3353A0C02DAB\r
- MODULE_TYPE = UEFI_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = InitializeSDMediaDevice\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-# DRIVER_BINDING = gSDMediaDeviceDriverBinding\r
-# COMPONENT_NAME = gSDMediaDeviceName\r
-# COMPONENT_NAME2 = gSDMediaDeviceName2\r
-#\r
-\r
-[Sources]\r
- SDMediaDevice.c\r
- SDMediaDevice.h\r
- MMCSDTransfer.c\r
- CEATA.c\r
- CEATABlockIo.c\r
- MMCSDBlockIo.c\r
- ComponentName.c\r
- ComponentName.h\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- MemoryAllocationLib\r
- BaseLib\r
- UefiLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- BaseMemoryLib\r
- DebugLib\r
- PcdLib\r
-\r
-[Protocols]\r
- gEfiPciIoProtocolGuid ## TO_START\r
- gEfiSDHostIoProtocolGuid ## TO_START\r
- gEfiBlockIoProtocolGuid ## BY_START\r
-\r
-[Pcd.common]\r
+++ /dev/null
-/** @file\r
-Implementation of Usb Controller PPI.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Ppi/UsbController.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PeimEntryPoint.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/IoLib.h>\r
-\r
-#include "UsbPei.h"\r
-\r
-//\r
-// Globals\r
-//\r
-//\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiList = {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gPeiUsbControllerPpiGuid,\r
- NULL\r
-};\r
-\r
-UINTN mIohOhciPciReg[IOH_MAX_OHCI_USB_CONTROLLERS] = {\r
- PCI_LIB_ADDRESS (IOH_USB_BUS_NUMBER, IOH_USB_OHCI_DEVICE_NUMBER, IOH_OHCI_FUNCTION_NUMBER, 0)\r
-};\r
-\r
-UINTN mIohEhciPciReg[IOH_MAX_EHCI_USB_CONTROLLERS] = {\r
- PCI_LIB_ADDRESS (IOH_USB_BUS_NUMBER, IOH_USB_EHCI_DEVICE_NUMBER, IOH_EHCI_FUNCTION_NUMBER, 0),\r
-};\r
-\r
-/**\r
- When EHCI get started in DXE, OHCI couldn't get the ownership\r
- of roothub after warm reset because CF@EHCI hasn't been cleared.\r
- We should clear that reg before UpdateBootMode. But Reg@EHCI is\r
- memory-mapped, so need assume a range of space without conflict\r
- in PCI memory space.\r
-\r
- @param[in] PeiServices The pointer of EFI_PEI_SERVICES\r
-\r
-**/\r
-\r
-VOID\r
-SwitchConfigFlag (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- UINT32 SavBaseAddr;\r
- UINT32 UsbBaseAddr;\r
- UINT16 SaveCmdData;\r
- UINT8 EhciCapLen;\r
- UINT8 Index;\r
- UsbBaseAddr = 0;\r
-\r
- for (Index = 0; Index < IOH_MAX_EHCI_USB_CONTROLLERS; Index++) {\r
- UsbBaseAddr = PcdGet32(PcdPeiQNCUsbControllerMemoryBaseAddress);\r
- //\r
- // Manage EHCI on IOH, set UsbBaseAddr\r
- //\r
- SavBaseAddr = PciRead32 (mIohEhciPciReg[Index] | R_IOH_USB_MEMBAR);\r
- PciWrite32 (mIohEhciPciReg[Index] | R_IOH_USB_MEMBAR, UsbBaseAddr);\r
- //\r
- // Save Cmd register\r
- //\r
- SaveCmdData = PciRead16 (mIohEhciPciReg[Index] | R_IOH_USB_COMMAND);\r
- //\r
- // Enable EHCI on IOH\r
- //\r
- PciOr16 (mIohEhciPciReg[Index] | R_IOH_USB_COMMAND, B_IOH_USB_COMMAND_BME | B_IOH_USB_COMMAND_MSE );\r
- //\r
- // Clear CF register on EHCI\r
- //\r
- EhciCapLen = MmioRead8 (UsbBaseAddr + R_IOH_EHCI_CAPLENGTH);\r
- MmioWrite32 (UsbBaseAddr + EhciCapLen + R_IOH_EHCI_CONFIGFLAGS, 0);\r
-\r
- DEBUG ((EFI_D_INFO, "CF@EHCI = %x \n", UsbBaseAddr + EhciCapLen + R_IOH_EHCI_CONFIGFLAGS));\r
- //\r
- // Restore EHCI UsbBaseAddr in PCI space\r
- //\r
- PciWrite32 (mIohEhciPciReg[Index] | R_IOH_USB_MEMBAR, SavBaseAddr);\r
- //\r
- // Restore EHCI Command register in PCI space\r
- //\r
- PciWrite16(mIohEhciPciReg[Index] | R_IOH_USB_COMMAND, SaveCmdData);\r
- }\r
-}\r
-/**\r
- Retrieved specified the USB controller information.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This This PEI_USB_CONTROLLER_PPI instance.\r
- @param UsbControllerId Indicate which usb controller information will be retrieved.\r
- @param ControllerType Indicate the controller is Ehci, Ohci, OHCI\r
- @param BaseAddress Indicate the memory bar of the controller\r
-\r
- @retval EFI_SUCCESS The reset operation succeeded.\r
- @retval EFI_INVALID_PARAMETER Attributes is not valid.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-GetOhciController (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_CONTROLLER_PPI *This,\r
- IN UINT8 UsbControllerId,\r
- IN UINTN *ControllerType,\r
- IN UINTN *BaseAddress\r
- )\r
-{\r
- IOH_OHCI_DEVICE *PeiIohOhciDev;\r
-\r
- PeiIohOhciDev = IOH_OHCI_DEVICE_FROM_THIS (This);\r
-\r
- if (UsbControllerId >= IOH_MAX_OHCI_USB_CONTROLLERS) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- *ControllerType = PEI_OHCI_CONTROLLER;\r
- *BaseAddress = PeiIohOhciDev->MmioBase[UsbControllerId];\r
-\r
- return EFI_SUCCESS;\r
-}\r
-/**\r
- Retrieved specified the USB controller information.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This This PEI_USB_CONTROLLER_PPI instance.\r
- @param UsbControllerId Indicate which usb controller information will be retrieved.\r
- @param ControllerType Indicate the controller is Ehci, Ohci, OHCI\r
- @param BaseAddress Indicate the memory bar of the controller\r
-\r
- @retval EFI_SUCCESS The reset operation succeeded.\r
- @retval EFI_INVALID_PARAMETER Attributes is not valid.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-GetEhciController (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_CONTROLLER_PPI *This,\r
- IN UINT8 UsbControllerId,\r
- IN UINTN *ControllerType,\r
- IN UINTN *BaseAddress\r
- )\r
-{\r
- IOH_EHCI_DEVICE *PeiIohEhciDev;\r
-\r
- PeiIohEhciDev = IOH_EHCI_DEVICE_FROM_THIS (This);\r
-\r
- if (UsbControllerId >= IOH_MAX_EHCI_USB_CONTROLLERS) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- *ControllerType = PEI_EHCI_CONTROLLER;\r
- *BaseAddress = PeiIohEhciDev->MmioBase[UsbControllerId];\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Retrieved specified the USB controller information.\r
-\r
- @param IohOhciPciReg Ohci device address list.\r
- @param OhciCount The count of the OHCI\r
- @param IohEhciPciReg Ehci device address list.\r
- @param EhciCount The count of the EHCI\r
-\r
-**/\r
-\r
-VOID\r
-EnableBusMaster (\r
- IN UINTN IohOhciPciReg[],\r
- IN UINT8 OhciCount,\r
- IN UINTN IohEhciPciReg[],\r
- IN UINT8 EhciCount\r
- )\r
-{\r
- UINT8 Index;\r
- UINT16 CmdReg;\r
- for (Index = 0; Index < OhciCount; Index ++) {\r
- CmdReg = PciRead16 (IohOhciPciReg[Index] | R_IOH_USB_COMMAND);\r
- CmdReg = (UINT16) (CmdReg | B_IOH_USB_COMMAND_BME );\r
- PciWrite16 (IohOhciPciReg[Index] | R_IOH_USB_COMMAND, CmdReg);\r
- }\r
- for (Index = 0; Index < EhciCount; Index ++) {\r
- CmdReg = PciRead16 (IohEhciPciReg[Index] | R_IOH_USB_COMMAND);\r
- CmdReg = (UINT16) (CmdReg | B_IOH_USB_COMMAND_BME );\r
- PciWrite16 (IohEhciPciReg[Index] | R_IOH_USB_COMMAND, CmdReg);\r
- }\r
-}\r
-\r
-PEI_USB_CONTROLLER_PPI mUsbControllerPpi[2] = { {GetOhciController}, {GetEhciController}};\r
-\r
-/**\r
- @param FileHandle Handle of the file being invoked.\r
- @param PeiServices Describes the list of possible PEI Services.\r
-\r
- @retval EFI_SUCCESS PPI successfully installed\r
-\r
-**/\r
-EFI_STATUS\r
-PeimInitializeIchUsb (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN i;\r
- EFI_PHYSICAL_ADDRESS AllocateAddress;\r
- IOH_OHCI_DEVICE *PeiIohOhciDev;\r
- IOH_EHCI_DEVICE *PeiIohEhciDev;\r
- UINT16 CmdReg;\r
-\r
- Status = PeiServicesAllocatePages (\r
- EfiBootServicesCode,\r
- 1,\r
- &AllocateAddress\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- EnableBusMaster (\r
- mIohOhciPciReg,\r
- IOH_MAX_OHCI_USB_CONTROLLERS,\r
- mIohEhciPciReg,\r
- IOH_MAX_EHCI_USB_CONTROLLERS\r
- );\r
-\r
- if (FeaturePcdGet (PcdEhciRecoveryEnabled)) {\r
- DEBUG ((EFI_D_INFO, "UsbPei:EHCI is used for recovery\n"));\r
- //\r
- // EHCI recovery is enabled\r
- //\r
- PeiIohEhciDev = (IOH_EHCI_DEVICE *)((UINTN)AllocateAddress);\r
- ZeroMem (PeiIohEhciDev, sizeof(IOH_EHCI_DEVICE));\r
-\r
- PeiIohEhciDev->Signature = PEI_IOH_EHCI_SIGNATURE;\r
- CopyMem(&(PeiIohEhciDev->UsbControllerPpi), &mUsbControllerPpi[1], sizeof(PEI_USB_CONTROLLER_PPI));\r
- CopyMem(&(PeiIohEhciDev->PpiList), &mPpiList, sizeof(mPpiList));\r
- PeiIohEhciDev->PpiList.Ppi = &PeiIohEhciDev->UsbControllerPpi;\r
-\r
- //\r
- // Assign resources and enable Ehci controllers\r
- //\r
- for (i = 0; i < IOH_MAX_EHCI_USB_CONTROLLERS; i++) {\r
- DEBUG ((EFI_D_INFO, "UsbPei:Enable the %dth EHCI controller for recovery\n", i));\r
- PeiIohEhciDev->MmioBase[i] = PcdGet32(PcdPeiQNCUsbControllerMemoryBaseAddress) + IOH_USB_CONTROLLER_MMIO_RANGE * i;\r
- //\r
- // Assign base address register, Enable Bus Master and Memory Io\r
- //\r
- PciWrite32 (mIohEhciPciReg[i] | R_IOH_USB_MEMBAR, PeiIohEhciDev->MmioBase[i]);\r
- CmdReg = PciRead16 (mIohEhciPciReg[i] | R_IOH_USB_COMMAND);\r
- CmdReg = (UINT16) (CmdReg | B_IOH_USB_COMMAND_MSE | B_IOH_USB_COMMAND_BME );\r
- PciWrite16 (mIohEhciPciReg[i] | R_IOH_USB_COMMAND, CmdReg);\r
- }\r
- //\r
- // Install USB Controller PPI\r
- //\r
- Status = (**PeiServices).InstallPpi (\r
- PeiServices,\r
- &PeiIohEhciDev->PpiList\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
- } else {\r
- DEBUG ((EFI_D_INFO, "UsbPei:OHCI is used for recovery\n"));\r
- //\r
- // OHCI recovery is enabled\r
- //\r
- SwitchConfigFlag ((EFI_PEI_SERVICES**)PeiServices);\r
- PeiIohOhciDev = (IOH_OHCI_DEVICE *)((UINTN)AllocateAddress);\r
- ZeroMem (PeiIohOhciDev, sizeof(IOH_OHCI_DEVICE));\r
-\r
- PeiIohOhciDev->Signature = PEI_IOH_OHCI_SIGNATURE;\r
- CopyMem(&(PeiIohOhciDev->UsbControllerPpi), &mUsbControllerPpi[0], sizeof(PEI_USB_CONTROLLER_PPI));\r
- CopyMem(&(PeiIohOhciDev->PpiList), &mPpiList, sizeof(mPpiList));\r
- PeiIohOhciDev->PpiList.Ppi = &PeiIohOhciDev->UsbControllerPpi;\r
- //\r
- // Assign resources and enable OHCI controllers\r
- //\r
- for (i = 0; i < IOH_MAX_OHCI_USB_CONTROLLERS; i++) {\r
- DEBUG ((EFI_D_INFO, "UsbPei:Enable the %dth OHCI controller for recovery\n", i));\r
- PeiIohOhciDev->MmioBase[i] = PcdGet32(PcdPeiQNCUsbControllerMemoryBaseAddress) + IOH_USB_CONTROLLER_MMIO_RANGE * i;\r
- //\r
- // Assign base address register, Enable Bus Master and Memory Io\r
- //\r
- PciWrite32 (mIohOhciPciReg[i] | R_IOH_USB_MEMBAR, PeiIohOhciDev->MmioBase[i]);\r
-\r
- Status = PeiServicesAllocatePages (\r
- EfiBootServicesCode,\r
- 1,\r
- &AllocateAddress\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- MmioWrite32(PeiIohOhciDev->MmioBase[i] + R_IOH_USB_OHCI_HCCABAR, (UINT32)AllocateAddress);\r
-\r
- CmdReg = PciRead16 (mIohOhciPciReg[i] | R_IOH_USB_COMMAND);\r
- CmdReg = (UINT16) (CmdReg | B_IOH_USB_COMMAND_MSE | B_IOH_USB_COMMAND_BME );\r
- PciWrite16 (mIohOhciPciReg[i] | R_IOH_USB_COMMAND, CmdReg);\r
- }\r
- //\r
- // Install USB Controller PPI\r
- //\r
- Status = (**PeiServices).InstallPpi (\r
- PeiServices,\r
- &PeiIohOhciDev->PpiList\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Define private data structure for UHCI and EHCI.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _USB_PEI_H\r
-#define _USB_PEI_H\r
-\r
-#include "Ioh.h"\r
-\r
-#define PEI_IOH_OHCI_SIGNATURE SIGNATURE_32 ('O', 'H', 'C', 'I')\r
-#define PEI_IOH_EHCI_SIGNATURE SIGNATURE_32 ('E', 'H', 'C', 'I')\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- PEI_USB_CONTROLLER_PPI UsbControllerPpi;\r
- EFI_PEI_PPI_DESCRIPTOR PpiList;\r
- UINTN MmioBase[IOH_MAX_OHCI_USB_CONTROLLERS];\r
-} IOH_OHCI_DEVICE;\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- PEI_USB_CONTROLLER_PPI UsbControllerPpi;\r
- EFI_PEI_PPI_DESCRIPTOR PpiList;\r
- UINTN MmioBase[IOH_MAX_EHCI_USB_CONTROLLERS];\r
-} IOH_EHCI_DEVICE;\r
-\r
-#define IOH_OHCI_DEVICE_FROM_THIS(a) \\r
- CR(a, IOH_OHCI_DEVICE, UsbControllerPpi, PEI_IOH_OHCI_SIGNATURE)\r
-\r
-#define IOH_EHCI_DEVICE_FROM_THIS(a) \\r
- CR (a, IOH_EHCI_DEVICE, UsbControllerPpi, PEI_IOH_EHCI_SIGNATURE)\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for UsbPei module.\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = UsbPei\r
- FILE_GUID = 73E6F6B4-D029-4e87-8405-6067C8BD02A6\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = PeimInitializeIchUsb\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- UsbPei.c\r
- UsbPei.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- PciLib\r
- PcdLib\r
- BaseMemoryLib\r
- PeimEntryPoint\r
- DebugLib\r
-\r
-[Ppis]\r
- gPeiUsbControllerPpiGuid # PPI ALWAYS_PRODUCED\r
-\r
-[FeaturePcd]\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdEhciRecoveryEnabled\r
-\r
-[Pcd]\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdPeiQNCUsbControllerMemoryBaseAddress\r
- gEfiQuarkSCSocIdTokenSpaceGuid.PcdPeiP2PMemoryBaseAddress\r
-\r
-[Depex]\r
- gEfiPeiMemoryDiscoveredPpiGuid AND gEfiPeiBootInRecoveryModePpiGuid\r
+++ /dev/null
-/** @file\r
-UEFI Component Name and Name2 protocol for OHCI driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "Ohci.h"\r
-\r
-\r
-//\r
-// EFI Component Name Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME_PROTOCOL gOhciComponentName = {\r
- OhciComponentNameGetDriverName,\r
- OhciComponentNameGetControllerName,\r
- "eng"\r
-};\r
-\r
-//\r
-// EFI Component Name 2 Protocol\r
-//\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gOhciComponentName2 = {\r
- (EFI_COMPONENT_NAME2_GET_DRIVER_NAME) OhciComponentNameGetDriverName,\r
- (EFI_COMPONENT_NAME2_GET_CONTROLLER_NAME) OhciComponentNameGetControllerName,\r
- "en"\r
-};\r
-\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED EFI_UNICODE_STRING_TABLE mOhciDriverNameTable[] = {\r
- { "eng;en", L"Usb Ohci Driver" },\r
- { NULL, NULL }\r
-};\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- )\r
-{\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- mOhciDriverNameTable,\r
- DriverName,\r
- (BOOLEAN)(This == &gOhciComponentName)\r
- );\r
-}\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- )\r
-{\r
- EFI_STATUS Status;\r
- USB_OHCI_HC_DEV *OhciDev;\r
- EFI_USB_HC_PROTOCOL *UsbHc;\r
-\r
- //\r
- // This is a device driver, so ChildHandle must be NULL.\r
- //\r
- if (ChildHandle != NULL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Make sure this driver is currently managing ControllerHandle\r
- //\r
- Status = EfiTestManagedDevice (\r
- ControllerHandle,\r
- gOhciDriverBinding.DriverBindingHandle,\r
- &gEfiPciIoProtocolGuid\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- //\r
- // Get the device context\r
- //\r
- Status = gBS->OpenProtocol (\r
- ControllerHandle,\r
- &gEfiUsbHcProtocolGuid,\r
- (VOID **) &UsbHc,\r
- gOhciDriverBinding.DriverBindingHandle,\r
- ControllerHandle,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- OhciDev = USB_OHCI_HC_DEV_FROM_THIS (UsbHc);\r
-\r
- return LookupUnicodeString2 (\r
- Language,\r
- This->SupportedLanguages,\r
- OhciDev->ControllerNameTable,\r
- ControllerName,\r
- (BOOLEAN)(This == &gOhciComponentName)\r
- );\r
-\r
-}\r
+++ /dev/null
-/** @file\r
-This file contains the delarations for componet name routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _COMPONENT_NAME_H_\r
-#define _COMPONENT_NAME_H_\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the driver.\r
-\r
- This function retrieves the user readable name of a driver in the form of a\r
- Unicode string. If the driver specified by This has a user readable name in\r
- the language specified by Language, then a pointer to the driver name is\r
- returned in DriverName, and EFI_SUCCESS is returned. If the driver specified\r
- by This does not support the language specified by Language,\r
- then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified\r
- in RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param DriverName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- driver specified by This in the language\r
- specified by Language.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the Driver specified by\r
- This and the language specified by Language was\r
- returned in DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER DriverName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciComponentNameGetDriverName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **DriverName\r
- );\r
-\r
-\r
-/**\r
- Retrieves a Unicode string that is the user readable name of the controller\r
- that is being managed by a driver.\r
-\r
- This function retrieves the user readable name of the controller specified by\r
- ControllerHandle and ChildHandle in the form of a Unicode string. If the\r
- driver specified by This has a user readable name in the language specified by\r
- Language, then a pointer to the controller name is returned in ControllerName,\r
- and EFI_SUCCESS is returned. If the driver specified by This is not currently\r
- managing the controller specified by ControllerHandle and ChildHandle,\r
- then EFI_UNSUPPORTED is returned. If the driver specified by This does not\r
- support the language specified by Language, then EFI_UNSUPPORTED is returned.\r
-\r
- @param This[in] A pointer to the EFI_COMPONENT_NAME2_PROTOCOL or\r
- EFI_COMPONENT_NAME_PROTOCOL instance.\r
-\r
- @param ControllerHandle[in] The handle of a controller that the driver\r
- specified by This is managing. This handle\r
- specifies the controller whose name is to be\r
- returned.\r
-\r
- @param ChildHandle[in] The handle of the child controller to retrieve\r
- the name of. This is an optional parameter that\r
- may be NULL. It will be NULL for device\r
- drivers. It will also be NULL for a bus drivers\r
- that wish to retrieve the name of the bus\r
- controller. It will not be NULL for a bus\r
- driver that wishes to retrieve the name of a\r
- child controller.\r
-\r
- @param Language[in] A pointer to a Null-terminated ASCII string\r
- array indicating the language. This is the\r
- language of the driver name that the caller is\r
- requesting, and it must match one of the\r
- languages specified in SupportedLanguages. The\r
- number of languages supported by a driver is up\r
- to the driver writer. Language is specified in\r
- RFC 4646 or ISO 639-2 language code format.\r
-\r
- @param ControllerName[out] A pointer to the Unicode string to return.\r
- This Unicode string is the name of the\r
- controller specified by ControllerHandle and\r
- ChildHandle in the language specified by\r
- Language from the point of view of the driver\r
- specified by This.\r
-\r
- @retval EFI_SUCCESS The Unicode string for the user readable name in\r
- the language specified by Language for the\r
- driver specified by This was returned in\r
- DriverName.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerHandle is not a valid EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER ChildHandle is not NULL and it is not a valid\r
- EFI_HANDLE.\r
-\r
- @retval EFI_INVALID_PARAMETER Language is NULL.\r
-\r
- @retval EFI_INVALID_PARAMETER ControllerName is NULL.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This is not currently\r
- managing the controller specified by\r
- ControllerHandle and ChildHandle.\r
-\r
- @retval EFI_UNSUPPORTED The driver specified by This does not support\r
- the language specified by Language.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciComponentNameGetControllerName (\r
- IN EFI_COMPONENT_NAME_PROTOCOL *This,\r
- IN EFI_HANDLE ControllerHandle,\r
- IN EFI_HANDLE ChildHandle OPTIONAL,\r
- IN CHAR8 *Language,\r
- OUT CHAR16 **ControllerName\r
- );\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-This file contains the descriptor definination of OHCI spec\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#ifndef _DESCRIPTOR_H\r
-#define _DESCRIPTOR_H\r
-\r
-#define ED_FUNC_ADD 0x0001\r
-#define ED_ENDPT_NUM 0x0002\r
-#define ED_DIR 0x0004\r
-#define ED_SPEED 0x0008\r
-#define ED_SKIP 0x0010\r
-#define ED_FORMAT 0x0020\r
-#define ED_MAX_PACKET 0x0040\r
-#define ED_TDTAIL_PTR 0x0080\r
-#define ED_HALTED 0x0100\r
-#define ED_DTTOGGLE 0x0200\r
-#define ED_TDHEAD_PTR 0x0400\r
-#define ED_NEXT_EDPTR 0x0800\r
-#define ED_PDATA 0x1000\r
-#define ED_ZERO 0x2000\r
-\r
-#define TD_BUFFER_ROUND 0x0001\r
-#define TD_DIR_PID 0x0002\r
-#define TD_DELAY_INT 0x0004\r
-#define TD_DT_TOGGLE 0x0008\r
-#define TD_ERROR_CNT 0x0010\r
-#define TD_COND_CODE 0x0020\r
-#define TD_CURR_BUFFER_PTR 0x0040\r
-#define TD_NEXT_PTR 0x0080\r
-#define TD_BUFFER_END_PTR 0x0100\r
-#define TD_PDATA 0x0200\r
-\r
-#define ED_FROM_TD_DIR 0x0\r
-#define ED_OUT_DIR 0x1\r
-#define ED_IN_DIR 0x2\r
-#define ED_FROM_TD_ALSO_DIR 0x3\r
-\r
-#define TD_SETUP_PID 0x00\r
-#define TD_OUT_PID 0x01\r
-#define TD_IN_PID 0x02\r
-#define TD_NODATA_PID 0x03\r
-\r
-#define HI_SPEED 0\r
-#define LO_SPEED 1\r
-\r
-#define TD_NO_ERROR 0x00\r
-#define TD_CRC_ERROR 0x01\r
-#define TD_BITSTUFFING_ERROR 0x02\r
-#define TD_TOGGLE_ERROR 0x03\r
-#define TD_DEVICE_STALL 0x04\r
-#define TD_NO_RESPONSE 0x05\r
-#define TD_PIDCHK_FAIL 0x06\r
-#define TD_PID_UNEXPECTED 0x07\r
-#define TD_DATA_OVERRUN 0x08\r
-#define TD_DATA_UNDERRUN 0x09\r
-#define TD_BUFFER_OVERRUN 0x0C\r
-#define TD_BUFFER_UNDERRUN 0x0D\r
-#define TD_TOBE_PROCESSED 0x0E\r
-#define TD_TOBE_PROCESSED_2 0x0F\r
-\r
-#define TD_NO_DELAY 0x7\r
-\r
-#define TD_INT 0x1\r
-#define TD_CTL 0x2\r
-#define TD_BLK 0x3\r
-\r
-typedef struct {\r
- UINT32 Reserved:18;\r
- UINT32 BufferRounding:1;\r
- UINT32 DirPID:2;\r
- UINT32 DelayInterrupt:3;\r
- UINT32 DataToggle:2;\r
- UINT32 ErrorCount:2;\r
- UINT32 ConditionCode:4;\r
-} TD_DESCRIPTOR_WORD0;\r
-\r
-typedef struct _TD_DESCRIPTOR {\r
- TD_DESCRIPTOR_WORD0 Word0;\r
- UINT32 CurrBufferPointer; // 32-bit Physical Address of buffer\r
- UINT32 NextTD; // 32-bit Physical Address of TD_DESCRIPTOR\r
- UINT32 BufferEndPointer; // 32-bit Physical Address of buffer\r
- UINT32 NextTDPointer; // 32-bit Physical Address of TD_DESCRIPTOR\r
- UINT32 DataBuffer; // 32-bit Physical Address of buffer\r
- UINT32 ActualSendLength;\r
- UINT32 Reserved;\r
-} TD_DESCRIPTOR;\r
-\r
-typedef struct {\r
- UINT32 FunctionAddress:7;\r
- UINT32 EndPointNum:4;\r
- UINT32 Direction:2;\r
- UINT32 Speed:1;\r
- UINT32 Skip:1;\r
- UINT32 Format:1;\r
- UINT32 MaxPacketSize:11;\r
- UINT32 FreeSpace:5;\r
-} ED_DESCRIPTOR_WORD0;\r
-\r
-typedef struct {\r
- UINT32 Halted:1;\r
- UINT32 ToggleCarry:1;\r
- UINT32 Zero:2;\r
- UINT32 TdHeadPointer:28;\r
-} ED_DESCRIPTOR_WORD2;\r
-\r
-typedef struct _ED_DESCRIPTOR {\r
- ED_DESCRIPTOR_WORD0 Word0;\r
- UINT32 TdTailPointer; // 32-bit Physical Address of TD_DESCRIPTOR\r
- ED_DESCRIPTOR_WORD2 Word2;\r
- UINT32 NextED; // 32-bit Physical Address of ED_DESCRIPTOR\r
-} ED_DESCRIPTOR;\r
-\r
-#define TD_PTR(p) ((TD_DESCRIPTOR *)(UINTN)((p) << 4))\r
-#define ED_PTR(p) ((ED_DESCRIPTOR *)(UINTN)((p) << 4))\r
-#define RIGHT_SHIFT_4(p) ((UINT32)(p) >> 4)\r
-\r
-typedef enum {\r
- CONTROL_LIST,\r
- BULK_LIST,\r
- INTERRUPT_LIST,\r
- ISOCHRONOUS_LIST\r
-} DESCRIPTOR_LIST_TYPE;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file contains the implementation of Usb Hc Protocol.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "Ohci.h"\r
-\r
-/**\r
- Provides software reset for the USB host controller.\r
-\r
- @param This This EFI_USB_HC_PROTOCOL instance.\r
- @param Attributes A bit mask of the reset operation to perform.\r
-\r
- @retval EFI_SUCCESS The reset operation succeeded.\r
- @retval EFI_INVALID_PARAMETER Attributes is not valid.\r
- @retval EFI_UNSUPPOURTED The type of reset specified by Attributes is\r
- not currently supported by the host controller.\r
- @retval EFI_DEVICE_ERROR Host controller isn't halted to reset.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciReset (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT16 Attributes\r
- )\r
-{\r
- EFI_STATUS Status;\r
- USB_OHCI_HC_DEV *Ohc;\r
- UINT8 Index;\r
- UINT8 NumOfPorts;\r
- UINT32 PowerOnGoodTime;\r
- UINT32 Data32;\r
- BOOLEAN Flag = FALSE;\r
-\r
- if ((Attributes & ~(EFI_USB_HC_RESET_GLOBAL | EFI_USB_HC_RESET_HOST_CONTROLLER)) != 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = EFI_SUCCESS;\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
-\r
- if ((Attributes & EFI_USB_HC_RESET_HOST_CONTROLLER) != 0) {\r
- gBS->Stall (50 * 1000);\r
- Status = OhciSetHcCommandStatus (Ohc, HC_RESET, HC_RESET);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- gBS->Stall (50 * 1000);\r
- //\r
- // Wait for host controller reset.\r
- //\r
- PowerOnGoodTime = 50;\r
- do {\r
- gBS->Stall (1 * 1000);\r
- Data32 = OhciGetOperationalReg (Ohc->PciIo, HC_COMMAND_STATUS );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- if ((Data32 & HC_RESET) == 0) {\r
- Flag = TRUE;\r
- break;\r
- }\r
- }while(PowerOnGoodTime--);\r
- if (!Flag){\r
- return EFI_DEVICE_ERROR;\r
- }\r
- }\r
- OhciFreeIntTransferMemory (Ohc);\r
- Status = OhciInitializeInterruptList (Ohc);\r
- OhciSetFrameInterval (Ohc, FRAME_INTERVAL, 0x2edf);\r
- if ((Attributes & EFI_USB_HC_RESET_GLOBAL) != 0) {\r
- Status = OhciSetHcControl (Ohc, HC_FUNCTIONAL_STATE, HC_STATE_RESET);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- gBS->Stall (50 * 1000);\r
- }\r
- //\r
- // Initialize host controller operational registers\r
- //\r
- OhciSetFrameInterval (Ohc, FS_LARGEST_DATA_PACKET, 0x2778);\r
- OhciSetFrameInterval (Ohc, FRAME_INTERVAL, 0x2edf);\r
- OhciSetPeriodicStart (Ohc, 0x2a2f);\r
- OhciSetHcControl (Ohc, CONTROL_BULK_RATIO, 0x3);\r
- OhciSetHcCommandStatus (Ohc, CONTROL_LIST_FILLED | BULK_LIST_FILLED, 0);\r
- OhciSetRootHubDescriptor (Ohc, RH_PSWITCH_MODE, 0);\r
- OhciSetRootHubDescriptor (Ohc, RH_NO_PSWITCH | RH_NOC_PROT, 1);\r
- //OhciSetRootHubDescriptor (Hc, RH_PSWITCH_MODE | RH_NO_PSWITCH, 0);\r
- //OhciSetRootHubDescriptor (Hc, RH_PSWITCH_MODE | RH_NOC_PROT, 1);\r
-\r
- OhciSetRootHubDescriptor (Ohc, RH_DEV_REMOVABLE, 0);\r
- OhciSetRootHubDescriptor (Ohc, RH_PORT_PWR_CTRL_MASK, 0xffff);\r
- OhciSetRootHubStatus (Ohc, RH_LOCAL_PSTAT_CHANGE);\r
- OhciSetRootHubPortStatus (Ohc, 0, RH_SET_PORT_POWER);\r
- OhciGetRootHubNumOfPorts (This, &NumOfPorts);\r
- for (Index = 0; Index < NumOfPorts; Index++) {\r
- if (!EFI_ERROR (OhciSetRootHubPortFeature (This, Index, EfiUsbPortReset))) {\r
- gBS->Stall (200 * 1000);\r
- OhciClearRootHubPortFeature (This, Index, EfiUsbPortReset);\r
- gBS->Stall (1000);\r
- OhciSetRootHubPortFeature (This, Index, EfiUsbPortEnable);\r
- gBS->Stall (1000);\r
- }\r
- }\r
- OhciSetMemoryPointer (Ohc, HC_HCCA, Ohc->HccaMemoryBlock);\r
- OhciSetMemoryPointer (Ohc, HC_CONTROL_HEAD, NULL);\r
- OhciSetMemoryPointer (Ohc, HC_BULK_HEAD, NULL);\r
- OhciSetHcControl (Ohc, PERIODIC_ENABLE | CONTROL_ENABLE | BULK_ENABLE, 1); /*ISOCHRONOUS_ENABLE*/\r
- OhciSetHcControl (Ohc, HC_FUNCTIONAL_STATE, HC_STATE_OPERATIONAL);\r
- gBS->Stall (50*1000);\r
- //\r
- // Wait till first SOF occurs, and then clear it\r
- //\r
- while (OhciGetHcInterruptStatus (Ohc, START_OF_FRAME) == 0);\r
- OhciClearInterruptStatus (Ohc, START_OF_FRAME);\r
- gBS->Stall (1000);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Retrieve the current state of the USB host controller.\r
-\r
- @param This This EFI_USB_HC_PROTOCOL instance.\r
- @param State Variable to return the current host controller\r
- state.\r
-\r
- @retval EFI_SUCCESS Host controller state was returned in State.\r
- @retval EFI_INVALID_PARAMETER State is NULL.\r
- @retval EFI_DEVICE_ERROR An error was encountered while attempting to\r
- retrieve the host controller's current state.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetState (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- OUT EFI_USB_HC_STATE *State\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- UINT32 FuncState;\r
-\r
- if (State == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
-\r
- FuncState = OhciGetHcControl (Ohc, HC_FUNCTIONAL_STATE);\r
-\r
- switch (FuncState) {\r
- case HC_STATE_RESET:\r
- case HC_STATE_RESUME:\r
- *State = EfiUsbHcStateHalt;\r
- break;\r
-\r
- case HC_STATE_OPERATIONAL:\r
- *State = EfiUsbHcStateOperational;\r
- break;\r
-\r
- case HC_STATE_SUSPEND:\r
- *State = EfiUsbHcStateSuspend;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Sets the USB host controller to a specific state.\r
-\r
- @param This This EFI_USB_HC_PROTOCOL instance.\r
- @param State The state of the host controller that will be set.\r
-\r
- @retval EFI_SUCCESS The USB host controller was successfully placed\r
- in the state specified by State.\r
- @retval EFI_INVALID_PARAMETER State is invalid.\r
- @retval EFI_DEVICE_ERROR Failed to set the state due to device error.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciSetState(\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN EFI_USB_HC_STATE State\r
- )\r
-{\r
- EFI_STATUS Status;\r
- USB_OHCI_HC_DEV *Ohc;\r
-\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS(This);\r
-\r
- switch (State) {\r
- case EfiUsbHcStateHalt:\r
- Status = OhciSetHcControl (Ohc, HC_FUNCTIONAL_STATE, HC_STATE_RESET);\r
- break;\r
-\r
- case EfiUsbHcStateOperational:\r
- Status = OhciSetHcControl (Ohc, HC_FUNCTIONAL_STATE, HC_STATE_OPERATIONAL);\r
- break;\r
-\r
- case EfiUsbHcStateSuspend:\r
- Status = OhciSetHcControl (Ohc, HC_FUNCTIONAL_STATE, HC_STATE_SUSPEND);\r
- break;\r
-\r
- default:\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
-\r
- gBS->Stall (1000);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Submits control transfer to a target USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param IsSlowDevice Indicates whether the target device is slow device\r
- or full-speed device.\r
- @param MaxPaketLength Indicates the maximum packet size that the\r
- default control transfer endpoint is capable of\r
- sending or receiving.\r
- @param Request A pointer to the USB device request that will be sent\r
- to the USB device.\r
- @param TransferDirection Specifies the data direction for the transfer.\r
- There are three values available, DataIn, DataOut\r
- and NoData.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param DataLength Indicates the size, in bytes, of the data buffer\r
- specified by Data.\r
- @param TimeOut Indicates the maximum time, in microseconds,\r
- which the transfer is allowed to complete.\r
- @param TransferResult A pointer to the detailed result information generated\r
- by this control transfer.\r
-\r
- @retval EFI_SUCCESS The control transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The control transfer could not be completed due to a lack of resources.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_TIMEOUT The control transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR The control transfer failed due to host controller or device error.\r
- Caller should check TranferResult for detailed error information.\r
-\r
---*/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciControlTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN BOOLEAN IsSlowDevice,\r
- IN UINT8 MaxPacketLength,\r
- IN EFI_USB_DEVICE_REQUEST *Request,\r
- IN EFI_USB_DATA_DIRECTION TransferDirection,\r
- IN OUT VOID *Data OPTIONAL,\r
- IN OUT UINTN *DataLength OPTIONAL,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- ED_DESCRIPTOR *HeadEd;\r
- ED_DESCRIPTOR *Ed;\r
- TD_DESCRIPTOR *HeadTd;\r
- TD_DESCRIPTOR *SetupTd;\r
- TD_DESCRIPTOR *DataTd;\r
- TD_DESCRIPTOR *StatusTd;\r
- TD_DESCRIPTOR *EmptyTd;\r
- EFI_STATUS Status;\r
- UINT32 DataPidDir;\r
- UINT32 StatusPidDir;\r
- UINTN TimeCount;\r
- OHCI_ED_RESULT EdResult;\r
-\r
- EFI_PCI_IO_PROTOCOL_OPERATION MapOp;\r
-\r
- UINTN ActualSendLength;\r
- UINTN LeftLength;\r
- UINT8 DataToggle;\r
-\r
- VOID *ReqMapping = NULL;\r
- UINTN ReqMapLength = 0;\r
- EFI_PHYSICAL_ADDRESS ReqMapPhyAddr = 0;\r
-\r
- VOID *DataMapping = NULL;\r
- UINTN DataMapLength = 0;\r
- EFI_PHYSICAL_ADDRESS DataMapPhyAddr = 0;\r
-\r
- HeadTd = NULL;\r
- DataTd = NULL;\r
-\r
- if ((TransferDirection != EfiUsbDataOut && TransferDirection != EfiUsbDataIn &&\r
- TransferDirection != EfiUsbNoData) ||\r
- Request == NULL || DataLength == NULL || TransferResult == NULL ||\r
- (TransferDirection == EfiUsbNoData && (*DataLength != 0 || Data != NULL)) ||\r
- (TransferDirection != EfiUsbNoData && (*DataLength == 0 || Data == NULL)) ||\r
- (IsSlowDevice && MaxPacketLength != 8) ||\r
- (MaxPacketLength != 8 && MaxPacketLength != 16 &&\r
- MaxPacketLength != 32 && MaxPacketLength != 64)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (*DataLength > MAX_BYTES_PER_TD) {\r
- DEBUG ((EFI_D_ERROR, "OhciControlTransfer: Request data size is too large\r\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS(This);\r
-\r
- if (TransferDirection == EfiUsbDataIn) {\r
- DataPidDir = TD_IN_PID;\r
- StatusPidDir = TD_OUT_PID;\r
- } else {\r
- DataPidDir = TD_OUT_PID;\r
- StatusPidDir = TD_IN_PID;\r
- }\r
-\r
- Status = OhciSetHcControl (Ohc, CONTROL_ENABLE, 0);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: fail to disable CONTROL_ENABLE\r\n"));\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- return EFI_DEVICE_ERROR;\r
- }\r
- Status = OhciSetHcCommandStatus (Ohc, CONTROL_LIST_FILLED, 0);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: fail to disable CONTROL_LIST_FILLED\r\n"));\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- return EFI_DEVICE_ERROR;\r
- }\r
- gBS->Stall(20 * 1000);\r
-\r
- OhciSetMemoryPointer (Ohc, HC_CONTROL_HEAD, NULL);\r
- Ed = OhciCreateED (Ohc);\r
- if (Ed == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to allocate ED buffer\r\n"));\r
- goto CTRL_EXIT;\r
- }\r
- OhciSetEDField (Ed, ED_SKIP, 1);\r
- OhciSetEDField (Ed, ED_FUNC_ADD, DeviceAddress);\r
- OhciSetEDField (Ed, ED_ENDPT_NUM, 0);\r
- OhciSetEDField (Ed, ED_DIR, ED_FROM_TD_DIR);\r
- OhciSetEDField (Ed, ED_SPEED, IsSlowDevice);\r
- OhciSetEDField (Ed, ED_FORMAT | ED_HALTED | ED_DTTOGGLE, 0);\r
- OhciSetEDField (Ed, ED_MAX_PACKET, MaxPacketLength);\r
- OhciSetEDField (Ed, ED_PDATA, 0);\r
- OhciSetEDField (Ed, ED_ZERO, 0);\r
- OhciSetEDField (Ed, ED_TDHEAD_PTR, 0);\r
- OhciSetEDField (Ed, ED_TDTAIL_PTR, 0);\r
- OhciSetEDField (Ed, ED_NEXT_EDPTR, 0);\r
- HeadEd = OhciAttachEDToList (Ohc, CONTROL_LIST, Ed, NULL);\r
- //\r
- // Setup Stage\r
- //\r
- if(Request != NULL) {\r
- ReqMapLength = sizeof(EFI_USB_DEVICE_REQUEST);\r
- MapOp = EfiPciIoOperationBusMasterRead;\r
- Status = Ohc->PciIo->Map (Ohc->PciIo, MapOp, (UINT8 *)Request, &ReqMapLength, &ReqMapPhyAddr, &ReqMapping);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to Map Request Buffer\r\n"));\r
- goto FREE_ED_BUFF;\r
- }\r
- }\r
- SetupTd = OhciCreateTD (Ohc);\r
- if (SetupTd == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to allocate Setup TD buffer\r\n"));\r
- goto UNMAP_SETUP_BUFF;\r
- }\r
- HeadTd = SetupTd;\r
- OhciSetTDField (SetupTd, TD_PDATA, 0);\r
- OhciSetTDField (SetupTd, TD_BUFFER_ROUND, 1);\r
- OhciSetTDField (SetupTd, TD_DIR_PID, TD_SETUP_PID);\r
- OhciSetTDField (SetupTd, TD_DELAY_INT, TD_NO_DELAY);\r
- OhciSetTDField (SetupTd, TD_DT_TOGGLE, 2);\r
- OhciSetTDField (SetupTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (SetupTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- OhciSetTDField (SetupTd, TD_CURR_BUFFER_PTR, (UINT32)ReqMapPhyAddr);\r
- OhciSetTDField (SetupTd, TD_NEXT_PTR, 0);\r
- OhciSetTDField (SetupTd, TD_BUFFER_END_PTR, (UINT32)(ReqMapPhyAddr + sizeof (EFI_USB_DEVICE_REQUEST) - 1));\r
- SetupTd->ActualSendLength = sizeof (EFI_USB_DEVICE_REQUEST);\r
- SetupTd->DataBuffer = (UINT32)ReqMapPhyAddr;\r
- SetupTd->NextTDPointer = 0;\r
-\r
- if (TransferDirection == EfiUsbDataIn) {\r
- MapOp = EfiPciIoOperationBusMasterWrite;\r
- } else {\r
- MapOp = EfiPciIoOperationBusMasterRead;\r
- }\r
- DataMapLength = *DataLength;\r
- if ((Data != NULL) && (DataMapLength != 0)) {\r
- Status = Ohc->PciIo->Map (Ohc->PciIo, MapOp, Data, &DataMapLength, &DataMapPhyAddr, &DataMapping);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail To Map Data Buffer\r\n"));\r
- goto FREE_TD_BUFF;\r
- }\r
- }\r
- //\r
- //Data Stage\r
- //\r
- LeftLength = DataMapLength;\r
- ActualSendLength = DataMapLength;\r
- DataToggle = 1;\r
- while (LeftLength > 0) {\r
- ActualSendLength = LeftLength;\r
- if (LeftLength > MaxPacketLength) {\r
- ActualSendLength = MaxPacketLength;\r
- }\r
- DataTd = OhciCreateTD (Ohc);\r
- if (DataTd == NULL) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to allocate buffer for Data Stage TD\r\n"));\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto UNMAP_DATA_BUFF;\r
- }\r
- OhciSetTDField (DataTd, TD_PDATA, 0);\r
- OhciSetTDField (DataTd, TD_BUFFER_ROUND, 1);\r
- OhciSetTDField (DataTd, TD_DIR_PID, DataPidDir);\r
- OhciSetTDField (DataTd, TD_DELAY_INT, TD_NO_DELAY);\r
- OhciSetTDField (DataTd, TD_DT_TOGGLE, DataToggle);\r
- OhciSetTDField (DataTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (DataTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- OhciSetTDField (DataTd, TD_CURR_BUFFER_PTR, (UINT32) DataMapPhyAddr);\r
- OhciSetTDField (DataTd, TD_BUFFER_END_PTR, (UINT32)(DataMapPhyAddr + ActualSendLength - 1));\r
- OhciSetTDField (DataTd, TD_NEXT_PTR, 0);\r
- DataTd->ActualSendLength = (UINT32)ActualSendLength;\r
- DataTd->DataBuffer = (UINT32)DataMapPhyAddr;\r
- DataTd->NextTDPointer = 0;\r
- OhciLinkTD (HeadTd, DataTd);\r
- DataToggle ^= 1;\r
- DataMapPhyAddr += ActualSendLength;\r
- LeftLength -= ActualSendLength;\r
- }\r
- //\r
- // Status Stage\r
- //\r
- StatusTd = OhciCreateTD (Ohc);\r
- if (StatusTd == NULL) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to allocate buffer for Status Stage TD\r\n"));\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto UNMAP_DATA_BUFF;\r
- }\r
- OhciSetTDField (StatusTd, TD_PDATA, 0);\r
- OhciSetTDField (StatusTd, TD_BUFFER_ROUND, 1);\r
- OhciSetTDField (StatusTd, TD_DIR_PID, StatusPidDir);\r
- OhciSetTDField (StatusTd, TD_DELAY_INT, 7);\r
- OhciSetTDField (StatusTd, TD_DT_TOGGLE, 3);\r
- OhciSetTDField (StatusTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (StatusTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- OhciSetTDField (StatusTd, TD_CURR_BUFFER_PTR, 0);\r
- OhciSetTDField (StatusTd, TD_NEXT_PTR, 0);\r
- OhciSetTDField (StatusTd, TD_BUFFER_END_PTR, 0);\r
- StatusTd->ActualSendLength = 0;\r
- StatusTd->DataBuffer = 0;\r
- StatusTd->NextTDPointer = 0;\r
- OhciLinkTD (HeadTd, StatusTd);\r
- //\r
- // Empty Stage\r
- //\r
- EmptyTd = OhciCreateTD (Ohc);\r
- if (EmptyTd == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto UNMAP_DATA_BUFF;\r
- }\r
- OhciSetTDField (EmptyTd, TD_PDATA, 0);\r
- OhciSetTDField (EmptyTd, TD_BUFFER_ROUND, 0);\r
- OhciSetTDField (EmptyTd, TD_DIR_PID, 0);\r
- OhciSetTDField (EmptyTd, TD_DELAY_INT, 0);\r
- //OhciSetTDField (EmptyTd, TD_DT_TOGGLE, CurrentToggle);\r
- EmptyTd->Word0.DataToggle = 0;\r
- OhciSetTDField (EmptyTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (EmptyTd, TD_COND_CODE, 0);\r
- OhciSetTDField (EmptyTd, TD_CURR_BUFFER_PTR, 0);\r
- OhciSetTDField (EmptyTd, TD_BUFFER_END_PTR, 0);\r
- OhciSetTDField (EmptyTd, TD_NEXT_PTR, 0);\r
- EmptyTd->ActualSendLength = 0;\r
- EmptyTd->DataBuffer = 0;\r
- EmptyTd->NextTDPointer = 0;\r
- OhciLinkTD (HeadTd, EmptyTd);\r
- Ed->TdTailPointer = (UINT32)(UINTN)EmptyTd;\r
- OhciAttachTDListToED (Ed, HeadTd);\r
- //\r
- // For debugging, dump ED & TD buffer befor transferring\r
- //\r
- //\r
- //OhciDumpEdTdInfo (Ohc, Ed, HeadTd, TRUE);\r
- //\r
- OhciSetEDField (Ed, ED_SKIP, 0);\r
- Status = OhciSetHcControl (Ohc, CONTROL_ENABLE, 1);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: fail to enable CONTROL_ENABLE\r\n"));\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- Status = EFI_DEVICE_ERROR;\r
- goto UNMAP_DATA_BUFF;\r
- }\r
- Status = OhciSetHcCommandStatus (Ohc, CONTROL_LIST_FILLED, 1);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: fail to enable CONTROL_LIST_FILLED\r\n"));\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- Status = EFI_DEVICE_ERROR;\r
- goto UNMAP_DATA_BUFF;\r
- }\r
- gBS->Stall(20 * 1000);\r
-\r
-\r
- TimeCount = 0;\r
- Status = CheckIfDone (Ohc, CONTROL_LIST, Ed, HeadTd, &EdResult);\r
-\r
- while (Status == EFI_NOT_READY && TimeCount <= TimeOut) {\r
- gBS->Stall (1000);\r
- TimeCount++;\r
- Status = CheckIfDone (Ohc, CONTROL_LIST, Ed, HeadTd, &EdResult);\r
- }\r
- //\r
- // For debugging, dump ED & TD buffer after transferring\r
- //\r
- //OhciDumpEdTdInfo (Ohc, Ed, HeadTd, FALSE);\r
- //\r
- *TransferResult = ConvertErrorCode (EdResult.ErrorCode);\r
-\r
- if (EdResult.ErrorCode != TD_NO_ERROR) {\r
- if (EdResult.ErrorCode == TD_TOBE_PROCESSED) {\r
- DEBUG ((EFI_D_INFO, "Control pipe timeout, > %d mS\r\n", TimeOut));\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Control pipe broken\r\n"));\r
- }\r
- *DataLength = 0;\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Control transfer successed\r\n"));\r
- }\r
-\r
-UNMAP_DATA_BUFF:\r
- OhciSetEDField (Ed, ED_SKIP, 1);\r
- if (HeadEd == Ed) {\r
- OhciSetMemoryPointer (Ohc, HC_CONTROL_HEAD, NULL);\r
- } else {\r
- HeadEd->NextED = Ed->NextED;\r
- }\r
- if(DataMapping != NULL) {\r
- Ohc->PciIo->Unmap(Ohc->PciIo, DataMapping);\r
- }\r
-\r
-FREE_TD_BUFF:\r
- while (HeadTd) {\r
- DataTd = HeadTd;\r
- HeadTd = (TD_DESCRIPTOR *)(UINTN)(HeadTd->NextTDPointer);\r
- UsbHcFreeMem(Ohc->MemPool, DataTd, sizeof(TD_DESCRIPTOR));\r
- }\r
-\r
-UNMAP_SETUP_BUFF:\r
- if(ReqMapping != NULL) {\r
- Ohc->PciIo->Unmap(Ohc->PciIo, ReqMapping);\r
- }\r
-\r
-FREE_ED_BUFF:\r
- UsbHcFreeMem(Ohc->MemPool, Ed, sizeof(ED_DESCRIPTOR));\r
-\r
-CTRL_EXIT:\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Submits bulk transfer to a bulk endpoint of a USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress The combination of an endpoint number and an\r
- endpoint direction of the target USB device.\r
- Each endpoint address supports data transfer in\r
- one direction except the control endpoint\r
- (whose default endpoint address is 0).\r
- It is the caller's responsibility to make sure that\r
- the EndPointAddress represents a bulk endpoint.\r
- @param MaximumPacketLength Indicates the maximum packet size the target endpoint\r
- is capable of sending or receiving.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param DataLength When input, indicates the size, in bytes, of the data buffer\r
- specified by Data. When output, indicates the actually\r
- transferred data size.\r
- @param DataToggle A pointer to the data toggle value. On input, it indicates\r
- the initial data toggle value the bulk transfer should adopt;\r
- on output, it is updated to indicate the data toggle value\r
- of the subsequent bulk transfer.\r
- @param TimeOut Indicates the maximum time, in microseconds, which the\r
- transfer is allowed to complete.\r
- TransferResult A pointer to the detailed result information of the\r
- bulk transfer.\r
-\r
- @retval EFI_SUCCESS The bulk transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The bulk transfer could not be submitted due to lack of resource.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_TIMEOUT The bulk transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR The bulk transfer failed due to host controller or device error.\r
- Caller should check TranferResult for detailed error information.\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciBulkTransfer(\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN UINT8 MaxPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN OUT UINT8 *DataToggle,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- ED_DESCRIPTOR *HeadEd;\r
- ED_DESCRIPTOR *Ed;\r
- UINT32 DataPidDir;\r
- TD_DESCRIPTOR *HeadTd;\r
- TD_DESCRIPTOR *DataTd;\r
- TD_DESCRIPTOR *EmptyTd;\r
- EFI_STATUS Status;\r
- UINT8 EndPointNum;\r
- UINTN TimeCount;\r
- OHCI_ED_RESULT EdResult;\r
-\r
- EFI_PCI_IO_PROTOCOL_OPERATION MapOp;\r
- VOID *Mapping;\r
- UINTN MapLength;\r
- EFI_PHYSICAL_ADDRESS MapPyhAddr;\r
- UINTN LeftLength;\r
- UINTN ActualSendLength;\r
- BOOLEAN FirstTD;\r
-\r
- Mapping = NULL;\r
- MapLength = 0;\r
- MapPyhAddr = 0;\r
- LeftLength = 0;\r
- Status = EFI_SUCCESS;\r
-\r
- if (Data == NULL || DataLength == NULL || DataToggle == NULL || TransferResult == NULL ||\r
- *DataLength == 0 || (*DataToggle != 0 && *DataToggle != 1) ||\r
- (MaxPacketLength != 8 && MaxPacketLength != 16 &&\r
- MaxPacketLength != 32 && MaxPacketLength != 64)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
-\r
- if ((EndPointAddress & 0x80) != 0) {\r
- DataPidDir = TD_IN_PID;\r
- MapOp = EfiPciIoOperationBusMasterWrite;\r
- } else {\r
- DataPidDir = TD_OUT_PID;\r
- MapOp = EfiPciIoOperationBusMasterRead;\r
- }\r
-\r
- EndPointNum = (EndPointAddress & 0xF);\r
- EdResult.NextToggle = *DataToggle;\r
-\r
- Status = OhciSetHcControl (Ohc, BULK_ENABLE, 0);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: fail to disable BULK_ENABLE\r\n"));\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- return EFI_DEVICE_ERROR;\r
- }\r
- Status = OhciSetHcCommandStatus (Ohc, BULK_LIST_FILLED, 0);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: fail to disable BULK_LIST_FILLED\r\n"));\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- return EFI_DEVICE_ERROR;\r
- }\r
- gBS->Stall(20 * 1000);\r
-\r
- OhciSetMemoryPointer (Ohc, HC_BULK_HEAD, NULL);\r
-\r
- Ed = OhciCreateED (Ohc);\r
- if (Ed == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- OhciSetEDField (Ed, ED_SKIP, 1);\r
- OhciSetEDField (Ed, ED_FUNC_ADD, DeviceAddress);\r
- OhciSetEDField (Ed, ED_ENDPT_NUM, EndPointNum);\r
- OhciSetEDField (Ed, ED_DIR, ED_FROM_TD_DIR);\r
- OhciSetEDField (Ed, ED_SPEED, HI_SPEED);\r
- OhciSetEDField (Ed, ED_FORMAT | ED_HALTED | ED_DTTOGGLE, 0);\r
- OhciSetEDField (Ed, ED_MAX_PACKET, MaxPacketLength);\r
- OhciSetEDField (Ed, ED_PDATA, 0);\r
- OhciSetEDField (Ed, ED_ZERO, 0);\r
- OhciSetEDField (Ed, ED_TDHEAD_PTR, 0);\r
- OhciSetEDField (Ed, ED_TDTAIL_PTR, 0);\r
- OhciSetEDField (Ed, ED_NEXT_EDPTR, 0);\r
- HeadEd = OhciAttachEDToList (Ohc, BULK_LIST, Ed, NULL);\r
-\r
- if(Data != NULL) {\r
- MapLength = *DataLength;\r
- Status = Ohc->PciIo->Map (Ohc->PciIo, MapOp, (UINT8 *)Data, &MapLength, &MapPyhAddr, &Mapping);\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "OhciBulkTransfer: Fail to Map Data Buffer for Bulk\r\n"));\r
- goto FREE_ED_BUFF;\r
- }\r
- }\r
- //\r
- //Data Stage\r
- //\r
- LeftLength = MapLength;\r
- ActualSendLength = MapLength;\r
- HeadTd = NULL;\r
- FirstTD = TRUE;\r
- while (LeftLength > 0) {\r
- ActualSendLength = LeftLength;\r
- if (LeftLength > MaxPacketLength) {\r
- ActualSendLength = MaxPacketLength;\r
- }\r
- DataTd = OhciCreateTD (Ohc);\r
- if (DataTd == NULL) {\r
- DEBUG ((EFI_D_INFO, "OhciBulkTransfer: Fail to allocate buffer for Data Stage TD\r\n"));\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto FREE_OHCI_TDBUFF;\r
- }\r
- OhciSetTDField (DataTd, TD_PDATA, 0);\r
- OhciSetTDField (DataTd, TD_BUFFER_ROUND, 1);\r
- OhciSetTDField (DataTd, TD_DIR_PID, DataPidDir);\r
- OhciSetTDField (DataTd, TD_DELAY_INT, TD_NO_DELAY);\r
- OhciSetTDField (DataTd, TD_DT_TOGGLE, *DataToggle);\r
- OhciSetTDField (DataTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (DataTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- OhciSetTDField (DataTd, TD_CURR_BUFFER_PTR, (UINT32) MapPyhAddr);\r
- OhciSetTDField (DataTd, TD_BUFFER_END_PTR, (UINT32)(MapPyhAddr + ActualSendLength - 1));\r
- OhciSetTDField (DataTd, TD_NEXT_PTR, 0);\r
- DataTd->ActualSendLength = (UINT32)ActualSendLength;\r
- DataTd->DataBuffer = (UINT32)MapPyhAddr;\r
- DataTd->NextTDPointer = 0;\r
- if (FirstTD) {\r
- HeadTd = DataTd;\r
- FirstTD = FALSE;\r
- } else {\r
- OhciLinkTD (HeadTd, DataTd);\r
- }\r
- *DataToggle ^= 1;\r
- MapPyhAddr += ActualSendLength;\r
- LeftLength -= ActualSendLength;\r
- }\r
- //\r
- // Empty Stage\r
- //\r
- EmptyTd = OhciCreateTD (Ohc);\r
- if (EmptyTd == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_INFO, "OhciBulkTransfer: Fail to allocate buffer for Empty TD\r\n"));\r
- goto FREE_OHCI_TDBUFF;\r
- }\r
- OhciSetTDField (EmptyTd, TD_PDATA, 0);\r
- OhciSetTDField (EmptyTd, TD_BUFFER_ROUND, 0);\r
- OhciSetTDField (EmptyTd, TD_DIR_PID, 0);\r
- OhciSetTDField (EmptyTd, TD_DELAY_INT, 0);\r
- //OhciSetTDField (EmptyTd, TD_DT_TOGGLE, CurrentToggle);\r
- EmptyTd->Word0.DataToggle = 0;\r
- OhciSetTDField (EmptyTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (EmptyTd, TD_COND_CODE, 0);\r
- OhciSetTDField (EmptyTd, TD_CURR_BUFFER_PTR, 0);\r
- OhciSetTDField (EmptyTd, TD_BUFFER_END_PTR, 0);\r
- OhciSetTDField (EmptyTd, TD_NEXT_PTR, 0);\r
- EmptyTd->ActualSendLength = 0;\r
- EmptyTd->DataBuffer = 0;\r
- EmptyTd->NextTDPointer = 0;\r
- OhciLinkTD (HeadTd, EmptyTd);\r
- Ed->TdTailPointer = (UINT32)(UINTN)EmptyTd;\r
- OhciAttachTDListToED (Ed, HeadTd);\r
-\r
- OhciSetEDField (Ed, ED_SKIP, 0);\r
- Status = OhciSetHcCommandStatus (Ohc, BULK_LIST_FILLED, 1);\r
- if (EFI_ERROR(Status)) {\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- Status = EFI_DEVICE_ERROR;\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to enable BULK_LIST_FILLED\r\n"));\r
- goto FREE_OHCI_TDBUFF;\r
- }\r
- Status = OhciSetHcControl (Ohc, BULK_ENABLE, 1);\r
- if (EFI_ERROR(Status)) {\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- Status = EFI_DEVICE_ERROR;\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to enable BULK_ENABLE\r\n"));\r
- goto FREE_OHCI_TDBUFF;\r
- }\r
- gBS->Stall(20 * 1000);\r
-\r
- TimeCount = 0;\r
- Status = CheckIfDone (Ohc, BULK_LIST, Ed, HeadTd, &EdResult);\r
- while (Status == EFI_NOT_READY && TimeCount <= TimeOut) {\r
- gBS->Stall (1000);\r
- TimeCount++;\r
- Status = CheckIfDone (Ohc, BULK_LIST, Ed, HeadTd, &EdResult);\r
- }\r
-\r
- *TransferResult = ConvertErrorCode (EdResult.ErrorCode);\r
-\r
- if (EdResult.ErrorCode != TD_NO_ERROR) {\r
- if (EdResult.ErrorCode == TD_TOBE_PROCESSED) {\r
- DEBUG ((EFI_D_INFO, "Bulk pipe timeout, > %d mS\r\n", TimeOut));\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Bulk pipe broken\r\n"));\r
- *DataToggle = EdResult.NextToggle;\r
- }\r
- *DataLength = 0;\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Bulk transfer successed\r\n"));\r
- }\r
- //*DataToggle = (UINT8) OhciGetEDField (Ed, ED_DTTOGGLE);\r
-\r
-FREE_OHCI_TDBUFF:\r
- OhciSetEDField (Ed, ED_SKIP, 1);\r
- if (HeadEd == Ed) {\r
- OhciSetMemoryPointer (Ohc, HC_BULK_HEAD, NULL);\r
- }else {\r
- HeadEd->NextED = Ed->NextED;\r
- }\r
- while (HeadTd) {\r
- DataTd = HeadTd;\r
- HeadTd = (TD_DESCRIPTOR *)(UINTN)(HeadTd->NextTDPointer);\r
- UsbHcFreeMem(Ohc->MemPool, DataTd, sizeof(TD_DESCRIPTOR));\r
- }\r
-\r
- if(Mapping != NULL) {\r
- Ohc->PciIo->Unmap(Ohc->PciIo, Mapping);\r
- }\r
-\r
-FREE_ED_BUFF:\r
- UsbHcFreeMem(Ohc->MemPool, Ed, sizeof(ED_DESCRIPTOR));\r
-\r
- return Status;\r
-}\r
-/**\r
-\r
- Submits an interrupt transfer to an interrupt endpoint of a USB device.\r
-\r
- @param Ohc Device private data\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress The combination of an endpoint number and an endpoint\r
- direction of the target USB device. Each endpoint address\r
- supports data transfer in one direction except the\r
- control endpoint (whose default endpoint address is 0).\r
- It is the caller's responsibility to make sure that\r
- the EndPointAddress represents an interrupt endpoint.\r
- @param IsSlowDevice Indicates whether the target device is slow device\r
- or full-speed device.\r
- @param MaxPacketLength Indicates the maximum packet size the target endpoint\r
- is capable of sending or receiving.\r
- @param IsNewTransfer If TRUE, an asynchronous interrupt pipe is built between\r
- the host and the target interrupt endpoint.\r
- If FALSE, the specified asynchronous interrupt pipe\r
- is canceled.\r
- @param DataToggle A pointer to the data toggle value. On input, it is valid\r
- when IsNewTransfer is TRUE, and it indicates the initial\r
- data toggle value the asynchronous interrupt transfer\r
- should adopt.\r
- On output, it is valid when IsNewTransfer is FALSE,\r
- and it is updated to indicate the data toggle value of\r
- the subsequent asynchronous interrupt transfer.\r
- @param PollingInterval Indicates the interval, in milliseconds, that the\r
- asynchronous interrupt transfer is polled.\r
- This parameter is required when IsNewTransfer is TRUE.\r
- @param UCBuffer Uncacheable buffer\r
- @param DataLength Indicates the length of data to be received at the\r
- rate specified by PollingInterval from the target\r
- asynchronous interrupt endpoint. This parameter\r
- is only required when IsNewTransfer is TRUE.\r
- @param CallBackFunction The Callback function.This function is called at the\r
- rate specified by PollingInterval.This parameter is\r
- only required when IsNewTransfer is TRUE.\r
- @param Context The context that is passed to the CallBackFunction.\r
- This is an optional parameter and may be NULL.\r
- @param IsPeriodic Periodic interrupt or not\r
- @param OutputED The correspoding ED carried out\r
- @param OutputTD The correspoding TD carried out\r
-\r
-\r
- @retval EFI_SUCCESS The asynchronous interrupt transfer request has been successfully\r
- submitted or canceled.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciInterruptTransfer (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN BOOLEAN IsSlowDevice,\r
- IN UINT8 MaxPacketLength,\r
- IN BOOLEAN IsNewTransfer,\r
- IN OUT UINT8 *DataToggle OPTIONAL,\r
- IN UINTN PollingInterval OPTIONAL,\r
- IN VOID *UCBuffer OPTIONAL,\r
- IN UINTN DataLength OPTIONAL,\r
- IN EFI_ASYNC_USB_TRANSFER_CALLBACK CallBackFunction OPTIONAL,\r
- IN VOID *Context OPTIONAL,\r
- IN BOOLEAN IsPeriodic OPTIONAL,\r
- OUT ED_DESCRIPTOR **OutputED OPTIONAL,\r
- OUT TD_DESCRIPTOR **OutputTD OPTIONAL\r
- )\r
-{\r
- ED_DESCRIPTOR *Ed;\r
- UINT8 EdDir;\r
- ED_DESCRIPTOR *HeadEd;\r
- TD_DESCRIPTOR *HeadTd;\r
- TD_DESCRIPTOR *DataTd;\r
- TD_DESCRIPTOR *EmptTd;\r
- UINTN Depth;\r
- UINTN Index;\r
- EFI_STATUS Status;\r
- UINT8 EndPointNum;\r
- UINT32 DataPidDir;\r
- INTERRUPT_CONTEXT_ENTRY *Entry;\r
- EFI_TPL OldTpl;\r
- BOOLEAN FirstTD;\r
-\r
- VOID *Mapping;\r
- UINTN MapLength;\r
- EFI_PHYSICAL_ADDRESS MapPyhAddr;\r
- UINTN LeftLength;\r
- UINTN ActualSendLength;\r
-\r
-\r
- if (DataLength > MAX_BYTES_PER_TD) {\r
- DEBUG ((EFI_D_ERROR, "OhciInterruptTransfer: Error param\r\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if ((EndPointAddress & 0x80) != 0) {\r
- EdDir = ED_IN_DIR;\r
- DataPidDir = TD_IN_PID;\r
- } else {\r
- EdDir = ED_OUT_DIR;\r
- DataPidDir = TD_OUT_PID;\r
- }\r
-\r
- EndPointNum = (EndPointAddress & 0xF);\r
-\r
- if (!IsNewTransfer) {\r
- OldTpl = gBS->RaiseTPL (TPL_NOTIFY);\r
- OhciSetHcControl (Ohc, PERIODIC_ENABLE, 0);\r
- OhciFreeInterruptContext (Ohc, DeviceAddress, EndPointAddress, DataToggle);\r
- Status = OhciFreeInterruptEdByAddr (Ohc, DeviceAddress, EndPointNum);\r
- OhciSetHcControl (Ohc, PERIODIC_ENABLE, 1);\r
- gBS->RestoreTPL (OldTpl);\r
- return Status;\r
- }\r
- MapLength = DataLength;\r
- Status = Ohc->PciIo->Map(\r
- Ohc->PciIo,\r
- EfiPciIoOperationBusMasterWrite,\r
- UCBuffer,\r
- &MapLength,\r
- &MapPyhAddr,\r
- &Mapping\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "OhciInterruptTransfer: Failt to PciIo->Map buffer \r\n"));\r
- goto EXIT;\r
- }\r
- Depth = 5;\r
- Index = 1;\r
- while (PollingInterval >= Index * 2 && Depth > 0) {\r
- Index *= 2;\r
- Depth--;\r
- }\r
- //\r
- //ED Stage\r
- //\r
- HeadEd = OhciFindMinInterruptEDList (Ohc, (UINT32)Depth);\r
- if ((Ed = OhciFindWorkingEd (HeadEd, DeviceAddress, EndPointNum, EdDir)) != NULL) {\r
- OhciSetEDField (Ed, ED_SKIP, 1);\r
- } else {\r
- Ed = OhciCreateED (Ohc);\r
- if (Ed == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_ERROR, "OhciInterruptTransfer: Fail to allocate buffer for ED\r\n"));\r
- goto UNMAP_OHCI_XBUFF;\r
- }\r
- OhciSetEDField (Ed, ED_SKIP, 1);\r
- OhciSetEDField (Ed, ED_FUNC_ADD, DeviceAddress);\r
- OhciSetEDField (Ed, ED_ENDPT_NUM, EndPointNum);\r
- OhciSetEDField (Ed, ED_DIR, ED_FROM_TD_DIR);\r
- OhciSetEDField (Ed, ED_SPEED, IsSlowDevice);\r
- OhciSetEDField (Ed, ED_FORMAT, 0);\r
- OhciSetEDField (Ed, ED_MAX_PACKET, MaxPacketLength);\r
- OhciSetEDField (Ed, ED_PDATA | ED_ZERO | ED_HALTED | ED_DTTOGGLE, 0);\r
- OhciSetEDField (Ed, ED_TDHEAD_PTR, 0);\r
- OhciSetEDField (Ed, ED_TDTAIL_PTR, 0);\r
- OhciSetEDField (Ed, ED_NEXT_EDPTR, 0);\r
- OhciAttachEDToList (Ohc, INTERRUPT_LIST, Ed, HeadEd);\r
- }\r
- //\r
- //Data Stage\r
- //\r
- LeftLength = MapLength;\r
- ActualSendLength = MapLength;\r
- HeadTd = NULL;\r
- FirstTD = TRUE;\r
- while (LeftLength > 0) {\r
- ActualSendLength = LeftLength;\r
- if (LeftLength > MaxPacketLength) {\r
- ActualSendLength = MaxPacketLength;\r
- }\r
- DataTd = OhciCreateTD (Ohc);\r
- if (DataTd == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_ERROR, "OhciInterruptTransfer: Fail to allocate buffer for Data Stage TD\r\n"));\r
- goto FREE_OHCI_TDBUFF;\r
- }\r
- OhciSetTDField (DataTd, TD_PDATA, 0);\r
- OhciSetTDField (DataTd, TD_BUFFER_ROUND, 1);\r
- OhciSetTDField (DataTd, TD_DIR_PID, DataPidDir);\r
- OhciSetTDField (DataTd, TD_DELAY_INT, TD_NO_DELAY);\r
- OhciSetTDField (DataTd, TD_DT_TOGGLE, *DataToggle);\r
- OhciSetTDField (DataTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (DataTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- OhciSetTDField (DataTd, TD_CURR_BUFFER_PTR, (UINT32) MapPyhAddr);\r
- OhciSetTDField (DataTd, TD_BUFFER_END_PTR, (UINT32)(MapPyhAddr + ActualSendLength - 1));\r
- OhciSetTDField (DataTd, TD_NEXT_PTR, 0);\r
- DataTd->ActualSendLength = (UINT32)ActualSendLength;\r
- DataTd->DataBuffer = (UINT32)MapPyhAddr;\r
- DataTd->NextTDPointer = 0;\r
- if (FirstTD) {\r
- HeadTd = DataTd;\r
- FirstTD = FALSE;\r
- } else {\r
- OhciLinkTD (HeadTd, DataTd);\r
- }\r
- *DataToggle ^= 1;\r
- MapPyhAddr += ActualSendLength;\r
- LeftLength -= ActualSendLength;\r
- }\r
-\r
- EmptTd = OhciCreateTD (Ohc);\r
- if (EmptTd == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_ERROR, "OhciInterruptTransfer: Fail to allocate buffer for Empty Stage TD\r\n"));\r
- goto FREE_OHCI_TDBUFF;\r
- }\r
- OhciSetTDField (EmptTd, TD_PDATA, 0);\r
- OhciSetTDField (EmptTd, TD_BUFFER_ROUND, 0);\r
- OhciSetTDField (EmptTd, TD_DIR_PID, 0);\r
- OhciSetTDField (EmptTd, TD_DELAY_INT, 0);\r
- //OhciSetTDField (EmptTd, TD_DT_TOGGLE, CurrentToggle);\r
- EmptTd->Word0.DataToggle = 0;\r
- OhciSetTDField (EmptTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (EmptTd, TD_COND_CODE, 0);\r
- OhciSetTDField (EmptTd, TD_CURR_BUFFER_PTR, 0);\r
- OhciSetTDField (EmptTd, TD_BUFFER_END_PTR, 0);\r
- OhciSetTDField (EmptTd, TD_NEXT_PTR, 0);\r
- EmptTd->ActualSendLength = 0;\r
- EmptTd->DataBuffer = 0;\r
- EmptTd->NextTDPointer = 0;\r
- OhciLinkTD (HeadTd, EmptTd);\r
- Ed->TdTailPointer = (UINT32)(UINTN)EmptTd;\r
- OhciAttachTDListToED (Ed, HeadTd);\r
-\r
- if (OutputED != NULL) {\r
- *OutputED = Ed;\r
- }\r
- if (OutputTD != NULL) {\r
- *OutputTD = HeadTd;\r
- }\r
-\r
- if (CallBackFunction != NULL) {\r
- Entry = AllocatePool (sizeof (INTERRUPT_CONTEXT_ENTRY));\r
- if (Entry == NULL) {\r
- goto FREE_OHCI_TDBUFF;\r
- }\r
-\r
- Entry->DeviceAddress = DeviceAddress;\r
- Entry->EndPointAddress = EndPointAddress;\r
- Entry->Ed = Ed;\r
- Entry->DataTd = HeadTd;\r
- Entry->IsSlowDevice = IsSlowDevice;\r
- Entry->MaxPacketLength = MaxPacketLength;\r
- Entry->PollingInterval = PollingInterval;\r
- Entry->CallBackFunction = CallBackFunction;\r
- Entry->Context = Context;\r
- Entry->IsPeriodic = IsPeriodic;\r
- Entry->UCBuffer = UCBuffer;\r
- Entry->UCBufferMapping = Mapping;\r
- Entry->DataLength = DataLength;\r
- Entry->Toggle = DataToggle;\r
- Entry->NextEntry = NULL;\r
- OhciAddInterruptContextEntry (Ohc, Entry);\r
- }\r
- OhciSetEDField (Ed, ED_SKIP, 0);\r
-\r
- if (OhciGetHcControl (Ohc, PERIODIC_ENABLE) == 0) {\r
- Status = OhciSetHcControl (Ohc, PERIODIC_ENABLE, 1);\r
- gBS->Stall (1000);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-\r
-FREE_OHCI_TDBUFF:\r
- while (HeadTd) {\r
- DataTd = HeadTd;\r
- HeadTd = (TD_DESCRIPTOR *)(UINTN)(HeadTd->NextTDPointer);\r
- UsbHcFreeMem(Ohc->MemPool, DataTd, sizeof(TD_DESCRIPTOR));\r
- }\r
-\r
-//FREE_OHCI_EDBUFF:\r
- if ((HeadEd != Ed) && HeadEd && Ed) {\r
- while(HeadEd->NextED != (UINT32)(UINTN)Ed) {\r
- HeadEd = (ED_DESCRIPTOR *)(UINTN)(HeadEd->NextED);\r
- }\r
- HeadEd->NextED = Ed->NextED;\r
- UsbHcFreeMem(Ohc->MemPool, Ed, sizeof(ED_DESCRIPTOR));\r
- }\r
-\r
-UNMAP_OHCI_XBUFF:\r
- Ohc->PciIo->Unmap(Ohc->PciIo, Mapping);\r
-\r
-EXIT:\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Submits an asynchronous interrupt transfer to an interrupt endpoint of a USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress The combination of an endpoint number and an endpoint\r
- direction of the target USB device. Each endpoint address\r
- supports data transfer in one direction except the\r
- control endpoint (whose default endpoint address is 0).\r
- It is the caller's responsibility to make sure that\r
- the EndPointAddress represents an interrupt endpoint.\r
- @param IsSlowDevice Indicates whether the target device is slow device\r
- or full-speed device.\r
- @param MaxiumPacketLength Indicates the maximum packet size the target endpoint\r
- is capable of sending or receiving.\r
- @param IsNewTransfer If TRUE, an asynchronous interrupt pipe is built between\r
- the host and the target interrupt endpoint.\r
- If FALSE, the specified asynchronous interrupt pipe\r
- is canceled.\r
- @param DataToggle A pointer to the data toggle value. On input, it is valid\r
- when IsNewTransfer is TRUE, and it indicates the initial\r
- data toggle value the asynchronous interrupt transfer\r
- should adopt.\r
- On output, it is valid when IsNewTransfer is FALSE,\r
- and it is updated to indicate the data toggle value of\r
- the subsequent asynchronous interrupt transfer.\r
- @param PollingInterval Indicates the interval, in milliseconds, that the\r
- asynchronous interrupt transfer is polled.\r
- This parameter is required when IsNewTransfer is TRUE.\r
- @param DataLength Indicates the length of data to be received at the\r
- rate specified by PollingInterval from the target\r
- asynchronous interrupt endpoint. This parameter\r
- is only required when IsNewTransfer is TRUE.\r
- @param CallBackFunction The Callback function.This function is called at the\r
- rate specified by PollingInterval.This parameter is\r
- only required when IsNewTransfer is TRUE.\r
- @param Context The context that is passed to the CallBackFunction.\r
- This is an optional parameter and may be NULL.\r
-\r
- @retval EFI_SUCCESS The asynchronous interrupt transfer request has been successfully\r
- submitted or canceled.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciAsyncInterruptTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN BOOLEAN IsSlowDevice,\r
- IN UINT8 MaxPacketLength,\r
- IN BOOLEAN IsNewTransfer,\r
- IN OUT UINT8 *DataToggle OPTIONAL,\r
- IN UINTN PollingInterval OPTIONAL,\r
- IN UINTN DataLength OPTIONAL,\r
- IN EFI_ASYNC_USB_TRANSFER_CALLBACK CallBackFunction OPTIONAL,\r
- IN VOID *Context OPTIONAL\r
- )\r
-{\r
- EFI_STATUS Status;\r
- USB_OHCI_HC_DEV *Ohc;\r
- VOID *UCBuffer;\r
-\r
- if (DataToggle == NULL || (EndPointAddress & 0x80) == 0 ||\r
- (IsNewTransfer && (DataLength == 0 ||\r
- (*DataToggle != 0 && *DataToggle != 1) || (PollingInterval < 1 || PollingInterval > 255)))) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
- if ( IsNewTransfer ) {\r
- UCBuffer = AllocatePool(DataLength);\r
- if (UCBuffer == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- } else {\r
- UCBuffer = NULL;\r
- }\r
- Status = OhciInterruptTransfer (\r
- Ohc,\r
- DeviceAddress,\r
- EndPointAddress,\r
- IsSlowDevice,\r
- MaxPacketLength,\r
- IsNewTransfer,\r
- DataToggle,\r
- PollingInterval,\r
- UCBuffer,\r
- DataLength,\r
- CallBackFunction,\r
- Context,\r
- TRUE,\r
- NULL,\r
- NULL\r
- );\r
- if ( IsNewTransfer ) {\r
- if (EFI_ERROR(Status)) {\r
- gBS->FreePool (UCBuffer);\r
- }\r
- }\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Submits synchronous interrupt transfer to an interrupt endpoint\r
- of a USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress The combination of an endpoint number and an endpoint\r
- direction of the target USB device. Each endpoint\r
- address supports data transfer in one direction\r
- except the control endpoint (whose default\r
- endpoint address is 0). It is the caller's responsibility\r
- to make sure that the EndPointAddress represents\r
- an interrupt endpoint.\r
- @param IsSlowDevice Indicates whether the target device is slow device\r
- or full-speed device.\r
- @param MaxPacketLength Indicates the maximum packet size the target endpoint\r
- is capable of sending or receiving.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param DataLength On input, the size, in bytes, of the data buffer specified\r
- by Data. On output, the number of bytes transferred.\r
- @param DataToggle A pointer to the data toggle value. On input, it indicates\r
- the initial data toggle value the synchronous interrupt\r
- transfer should adopt;\r
- on output, it is updated to indicate the data toggle value\r
- of the subsequent synchronous interrupt transfer.\r
- @param TimeOut Indicates the maximum time, in microseconds, which the\r
- transfer is allowed to complete.\r
- @param TransferResult A pointer to the detailed result information from\r
- the synchronous interrupt transfer.\r
-\r
- @retval EFI_UNSUPPORTED This interface not available.\r
- @retval EFI_INVALID_PARAMETER Parameters not follow spec\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciSyncInterruptTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN BOOLEAN IsSlowDevice,\r
- IN UINT8 MaxPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN OUT UINT8 *DataToggle,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- EFI_STATUS Status;\r
- ED_DESCRIPTOR *Ed;\r
- TD_DESCRIPTOR *HeadTd;\r
- OHCI_ED_RESULT EdResult;\r
- VOID *UCBuffer;\r
-\r
- if ((EndPointAddress & 0x80) == 0 || Data == NULL || DataLength == NULL || *DataLength == 0 ||\r
- (IsSlowDevice && MaxPacketLength > 8) || (!IsSlowDevice && MaxPacketLength > 64) ||\r
- DataToggle == NULL || (*DataToggle != 0 && *DataToggle != 1) || TransferResult == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
- UCBuffer = AllocatePool (*DataLength);\r
- if (UCBuffer == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- Status = OhciInterruptTransfer (\r
- Ohc,\r
- DeviceAddress,\r
- EndPointAddress,\r
- IsSlowDevice,\r
- MaxPacketLength,\r
- TRUE,\r
- DataToggle,\r
- 1,\r
- UCBuffer,\r
- *DataLength,\r
- NULL,\r
- NULL,\r
- FALSE,\r
- &Ed,\r
- &HeadTd\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- Status = CheckIfDone (Ohc, INTERRUPT_LIST, Ed, HeadTd, &EdResult);\r
- while (Status == EFI_NOT_READY && TimeOut > 0) {\r
- gBS->Stall (1000);\r
- TimeOut--;\r
- Status = CheckIfDone (Ohc, INTERRUPT_LIST, Ed, HeadTd, &EdResult);\r
- }\r
-\r
- *TransferResult = ConvertErrorCode (EdResult.ErrorCode);\r
- }\r
- CopyMem(Data, UCBuffer, *DataLength);\r
- Status = OhciInterruptTransfer (\r
- Ohc,\r
- DeviceAddress,\r
- EndPointAddress,\r
- IsSlowDevice,\r
- MaxPacketLength,\r
- FALSE,\r
- DataToggle,\r
- 0,\r
- NULL,\r
- 0,\r
- NULL,\r
- NULL,\r
- FALSE,\r
- NULL,\r
- NULL\r
- );\r
-\r
- return Status;\r
-}\r
-/**\r
-\r
- Submits isochronous transfer to a target USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress End point address\r
- @param MaximumPacketLength Indicates the maximum packet size that the\r
- default control transfer endpoint is capable of\r
- sending or receiving.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param DataLength Indicates the size, in bytes, of the data buffer\r
- specified by Data.\r
- @param TransferResult A pointer to the detailed result information generated\r
- by this control transfer.\r
-\r
- @retval EFI_UNSUPPORTED This interface not available\r
- @retval EFI_INVALID_PARAMETER Data is NULL or DataLength is 0 or TransferResult is NULL\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciIsochronousTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN UINT8 MaximumPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN DataLength,\r
- OUT UINT32 *TransferResult\r
- )\r
-{\r
- if (Data == NULL || DataLength == 0 || TransferResult == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
-\r
- Submits Async isochronous transfer to a target USB device.\r
-\r
- @param his A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress End point address\r
- @param MaximumPacketLength Indicates the maximum packet size that the\r
- default control transfer endpoint is capable of\r
- sending or receiving.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param IsochronousCallBack When the transfer complete, the call back function will be called\r
- @param Context Pass to the call back function as parameter\r
-\r
- @retval EFI_UNSUPPORTED This interface not available\r
- @retval EFI_INVALID_PARAMETER Data is NULL or Datalength is 0\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciAsyncIsochronousTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN UINT8 MaximumPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN DataLength,\r
- IN EFI_ASYNC_USB_TRANSFER_CALLBACK IsochronousCallBack,\r
- IN VOID *Context OPTIONAL\r
- )\r
-{\r
-\r
- if (Data == NULL || DataLength == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
-\r
- Retrieves the number of root hub ports.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param NumOfPorts A pointer to the number of the root hub ports.\r
-\r
- @retval EFI_SUCCESS The port number was retrieved successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetRootHubNumOfPorts (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- OUT UINT8 *NumOfPorts\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
-\r
- if (NumOfPorts == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- *NumOfPorts = (UINT8)OhciGetRootHubDescriptor(Ohc, RH_NUM_DS_PORTS);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-/**\r
-\r
- Retrieves the current status of a USB root hub port.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL.\r
- @param PortNumber Specifies the root hub port from which the status\r
- is to be retrieved. This value is zero-based. For example,\r
- if a root hub has two ports, then the first port is numbered 0,\r
- and the second port is numbered 1.\r
- @param PortStatus A pointer to the current port status bits and\r
- port status change bits.\r
-\r
- @retval EFI_SUCCESS The status of the USB root hub port specified by PortNumber\r
- was returned in PortStatus.\r
- @retval EFI_INVALID_PARAMETER Port number not valid\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetRootHubPortStatus (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 PortNumber,\r
- OUT EFI_USB_PORT_STATUS *PortStatus\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- UINT8 NumOfPorts;\r
-\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
-\r
- OhciGetRootHubNumOfPorts (This, &NumOfPorts);\r
- if (PortNumber >= NumOfPorts) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- PortStatus->PortStatus = 0;\r
- PortStatus->PortChangeStatus = 0;\r
-\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_CURR_CONNECT_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_CONNECTION;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_ENABLE_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_ENABLE;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_SUSPEND_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_SUSPEND;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_OC_INDICATOR)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_OVERCURRENT;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_RESET_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_RESET;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_POWER_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_POWER;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_LSDEVICE_ATTACHED)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_LOW_SPEED;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_ENABLE;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_CONNECT_STATUS_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_CONNECTION;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_SUSPEND;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_OC_INDICATOR_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_OVERCURRENT;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_RESET;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-/**\r
-\r
- Sets a feature for the specified root hub port.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL.\r
- @param PortNumber Specifies the root hub port whose feature\r
- is requested to be set.\r
- @param PortFeature Indicates the feature selector associated\r
- with the feature set request.\r
-\r
- @retval EFI_SUCCESS The feature specified by PortFeature was set for the\r
- USB root hub port specified by PortNumber.\r
- @retval EFI_DEVICE_ERROR Set feature failed because of hardware issue\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid or PortFeature is invalid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciSetRootHubPortFeature (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 PortNumber,\r
- IN EFI_USB_PORT_FEATURE PortFeature\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- EFI_STATUS Status;\r
- UINT8 NumOfPorts;\r
- UINTN RetryTimes;\r
-\r
- OhciGetRootHubNumOfPorts (This, &NumOfPorts);\r
- if (PortNumber >= NumOfPorts) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
-\r
- Status = EFI_SUCCESS;\r
-\r
-\r
- switch (PortFeature) {\r
- case EfiUsbPortPower:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_SET_PORT_POWER);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_POWER_STAT) == 0 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortReset:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_SET_PORT_RESET);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while ((OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE) == 0 ||\r
- OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT) == 1) &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- OhciSetRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE);\r
- break;\r
-\r
- case EfiUsbPortEnable:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_SET_PORT_ENABLE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT) == 0 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
-\r
- case EfiUsbPortSuspend:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_SET_PORT_SUSPEND);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT) == 0 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- default:\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Clears a feature for the specified root hub port.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param PortNumber Specifies the root hub port whose feature\r
- is requested to be cleared.\r
- @param PortFeature Indicates the feature selector associated with the\r
- feature clear request.\r
-\r
- @retval EFI_SUCCESS The feature specified by PortFeature was cleared for the\r
- USB root hub port specified by PortNumber.\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid or PortFeature is invalid.\r
- @retval EFI_DEVICE_ERROR Some error happened when clearing feature\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciClearRootHubPortFeature (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 PortNumber,\r
- IN EFI_USB_PORT_FEATURE PortFeature\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- EFI_STATUS Status;\r
- UINT8 NumOfPorts;\r
- UINTN RetryTimes;\r
-\r
-\r
- OhciGetRootHubNumOfPorts (This, &NumOfPorts);\r
- if (PortNumber >= NumOfPorts) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- switch (PortFeature) {\r
- case EfiUsbPortEnable:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_CLEAR_PORT_ENABLE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortSuspend:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_CLEAR_SUSPEND_STATUS);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortReset:\r
- break;\r
-\r
- case EfiUsbPortPower:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_CLEAR_PORT_POWER);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_POWER_STAT) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortConnectChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_CONNECT_STATUS_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_CONNECT_STATUS_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortResetChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
-\r
- case EfiUsbPortEnableChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortSuspendChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortOverCurrentChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_OC_INDICATOR_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- gBS->Stall (1000);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_OC_INDICATOR_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- default:\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_DRIVER_BINDING_PROTOCOL gOhciDriverBinding = {\r
- OHCIDriverBindingSupported,\r
- OHCIDriverBindingStart,\r
- OHCIDriverBindingStop,\r
- 0x10,\r
- NULL,\r
- NULL\r
-};\r
-\r
-\r
-/**\r
- Entry point for EFI drivers.\r
-\r
- @param ImageHandle EFI_HANDLE.\r
- @param SystemTable EFI_SYSTEM_TABLE.\r
-\r
- @retval EFI_SUCCESS Driver is successfully loaded.\r
- @return Others Failed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OHCIDriverEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- return EfiLibInstallDriverBindingComponentName2 (\r
- ImageHandle,\r
- SystemTable,\r
- &gOhciDriverBinding,\r
- ImageHandle,\r
- &gOhciComponentName,\r
- &gOhciComponentName2\r
- );\r
-}\r
-\r
-\r
-/**\r
- Test to see if this driver supports ControllerHandle. Any\r
- ControllerHandle that has UsbHcProtocol installed will be supported.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @return EFI_SUCCESS This driver supports this device.\r
- @return EFI_UNSUPPORTED This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OHCIDriverBindingSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- USB_CLASSC UsbClassCReg;\r
- //\r
- // Test whether there is PCI IO Protocol attached on the controller handle.\r
- //\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Status = PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- PCI_CLASSCODE_OFFSET,\r
- sizeof (USB_CLASSC) / sizeof (UINT8),\r
- &UsbClassCReg\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- Status = EFI_UNSUPPORTED;\r
- goto ON_EXIT;\r
- }\r
- //\r
- // Test whether the controller belongs to OHCI type\r
- //\r
- if ((UsbClassCReg.BaseCode != PCI_CLASS_SERIAL) ||\r
- (UsbClassCReg.SubClassCode != PCI_CLASS_SERIAL_USB) ||\r
- (UsbClassCReg.ProgInterface != PCI_IF_OHCI)\r
- ) {\r
-\r
- Status = EFI_UNSUPPORTED;\r
- }\r
-ON_EXIT:\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
-\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
-\r
- Allocate and initialize the empty OHCI device.\r
-\r
- @param PciIo The PCIIO to use.\r
- @param OriginalPciAttributes The original PCI attributes.\r
-\r
- @return Allocated OHCI device If err, return NULL.\r
-\r
-**/\r
-\r
-USB_OHCI_HC_DEV *\r
-OhciAllocateDev (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT64 OriginalPciAttributes\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- EFI_STATUS Status;\r
- VOID *Buf;\r
- EFI_PHYSICAL_ADDRESS PhyAddr;\r
- VOID *Map;\r
- UINTN Pages;\r
- UINTN Bytes;\r
-\r
- Ohc = AllocateZeroPool (sizeof (USB_OHCI_HC_DEV));\r
- if (Ohc == NULL) {\r
- return NULL;\r
- }\r
-\r
- Ohc->Signature = USB_OHCI_HC_DEV_SIGNATURE;\r
- Ohc->PciIo = PciIo;\r
-\r
- Ohc->UsbHc.Reset = OhciReset;\r
- Ohc->UsbHc.GetState = OhciGetState;\r
- Ohc->UsbHc.SetState = OhciSetState;\r
- Ohc->UsbHc.ControlTransfer = OhciControlTransfer;\r
- Ohc->UsbHc.BulkTransfer = OhciBulkTransfer;\r
- Ohc->UsbHc.AsyncInterruptTransfer = OhciAsyncInterruptTransfer;\r
- Ohc->UsbHc.SyncInterruptTransfer = OhciSyncInterruptTransfer;\r
- Ohc->UsbHc.IsochronousTransfer = OhciIsochronousTransfer;\r
- Ohc->UsbHc.AsyncIsochronousTransfer = OhciAsyncIsochronousTransfer;\r
- Ohc->UsbHc.GetRootHubPortNumber = OhciGetRootHubNumOfPorts;\r
- Ohc->UsbHc.GetRootHubPortStatus = OhciGetRootHubPortStatus;\r
- Ohc->UsbHc.SetRootHubPortFeature = OhciSetRootHubPortFeature;\r
- Ohc->UsbHc.ClearRootHubPortFeature = OhciClearRootHubPortFeature;\r
- Ohc->UsbHc.MajorRevision = 0x1;\r
- Ohc->UsbHc.MinorRevision = 0x1;\r
-\r
- Ohc->OriginalPciAttributes = OriginalPciAttributes;\r
-\r
- Ohc->HccaMemoryBlock = NULL;\r
- Ohc->HccaMemoryMapping = NULL;\r
- Ohc->HccaMemoryBuf = NULL;\r
- Ohc->HccaMemoryPages = 0;\r
- Ohc->InterruptContextList = NULL;\r
- Ohc->ControllerNameTable = NULL;\r
- Ohc->HouseKeeperTimer = NULL;\r
-\r
- Ohc->MemPool = UsbHcInitMemPool(PciIo, TRUE, 0);\r
- if(Ohc->MemPool == NULL) {\r
- goto FREE_DEV_BUFFER;\r
- }\r
-\r
- Bytes = 4096;\r
- Pages = EFI_SIZE_TO_PAGES (Bytes);\r
-\r
- Status = PciIo->AllocateBuffer (\r
- PciIo,\r
- AllocateAnyPages,\r
- EfiBootServicesData,\r
- Pages,\r
- &Buf,\r
- 0\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto FREE_MEM_POOL;\r
- }\r
-\r
- Status = PciIo->Map (\r
- PciIo,\r
- EfiPciIoOperationBusMasterCommonBuffer,\r
- Buf,\r
- &Bytes,\r
- &PhyAddr,\r
- &Map\r
- );\r
-\r
- if (EFI_ERROR (Status) || (Bytes != 4096)) {\r
- goto FREE_MEM_PAGE;\r
- }\r
-\r
- Ohc->HccaMemoryBlock = (HCCA_MEMORY_BLOCK *)(UINTN)PhyAddr;\r
- Ohc->HccaMemoryMapping = Map;\r
- Ohc->HccaMemoryBuf = (VOID *)(UINTN)Buf;\r
- Ohc->HccaMemoryPages = Pages;\r
-\r
- return Ohc;\r
-\r
-FREE_MEM_PAGE:\r
- PciIo->FreeBuffer (PciIo, Pages, Buf);\r
-FREE_MEM_POOL:\r
- UsbHcFreeMemPool (Ohc->MemPool);\r
-FREE_DEV_BUFFER:\r
- FreePool(Ohc);\r
-\r
- return NULL;\r
-}\r
-/**\r
-\r
- Free the OHCI device and release its associated resources.\r
-\r
- @param Ohc The OHCI device to release.\r
-\r
-**/\r
-VOID\r
-OhciFreeDev (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- OhciFreeFixedIntMemory (Ohc);\r
-\r
- if (Ohc->HouseKeeperTimer != NULL) {\r
- gBS->CloseEvent (Ohc->HouseKeeperTimer);\r
- }\r
-\r
- if (Ohc->ExitBootServiceEvent != NULL) {\r
- gBS->CloseEvent (Ohc->ExitBootServiceEvent);\r
- }\r
-\r
- if (Ohc->MemPool != NULL) {\r
- UsbHcFreeMemPool (Ohc->MemPool);\r
- }\r
-\r
- if (Ohc->HccaMemoryMapping != NULL ) {\r
- Ohc->PciIo->FreeBuffer (Ohc->PciIo, Ohc->HccaMemoryPages, Ohc->HccaMemoryBuf);\r
- }\r
-\r
- if (Ohc->ControllerNameTable != NULL) {\r
- FreeUnicodeStringTable (Ohc->ControllerNameTable);\r
- }\r
-\r
- FreePool (Ohc);\r
-}\r
-/**\r
-\r
- Uninstall all Ohci Interface.\r
-\r
- @param Controller Controller handle.\r
- @param This Protocol instance pointer.\r
-\r
-**/\r
-VOID\r
-OhciCleanDevUp (\r
- IN EFI_HANDLE Controller,\r
- IN EFI_USB_HC_PROTOCOL *This\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
-\r
- //\r
- // Retrieve private context structure\r
- //\r
- Ohc = USB_OHCI_HC_DEV_FROM_THIS (This);\r
-\r
- //\r
- // Uninstall the USB_HC and USB_HC2 protocol\r
- //\r
- gBS->UninstallProtocolInterface (\r
- Controller,\r
- &gEfiUsbHcProtocolGuid,\r
- &Ohc->UsbHc\r
- );\r
-\r
- //\r
- // Cancel the timer event\r
- //\r
- gBS->SetTimer (Ohc->HouseKeeperTimer, TimerCancel, 0);\r
-\r
- //\r
- // Stop the host controller\r
- //\r
- OhciSetHcControl (Ohc, PERIODIC_ENABLE | CONTROL_ENABLE | ISOCHRONOUS_ENABLE | BULK_ENABLE, 0);\r
- This->Reset (This, EFI_USB_HC_RESET_GLOBAL);\r
- This->SetState (This, EfiUsbHcStateHalt);\r
-\r
- //\r
- // Free resources\r
- //\r
- OhciFreeDynamicIntMemory (Ohc);\r
-\r
- //\r
- // Restore original PCI attributes\r
- //\r
- Ohc->PciIo->Attributes (\r
- Ohc->PciIo,\r
- EfiPciIoAttributeOperationSet,\r
- Ohc->OriginalPciAttributes,\r
- NULL\r
- );\r
-\r
- //\r
- // Free the private context structure\r
- //\r
- OhciFreeDev (Ohc);\r
-}\r
-\r
-/**\r
-\r
- One notified function to stop the Host Controller when gBS->ExitBootServices() called.\r
-\r
- @param Event Pointer to this event\r
- @param Context Event handler private data\r
-**/\r
-VOID\r
-EFIAPI\r
-OhcExitBootService (\r
- EFI_EVENT Event,\r
- VOID *Context\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- EFI_USB_HC_PROTOCOL *UsbHc;\r
- Ohc = (USB_OHCI_HC_DEV *) Context;\r
-\r
- UsbHc = &Ohc->UsbHc;\r
- //\r
- // Stop the Host Controller\r
- //\r
- //OhciStopHc (Ohc, OHC_GENERIC_TIMEOUT);\r
- OhciSetHcControl (Ohc, PERIODIC_ENABLE | CONTROL_ENABLE | ISOCHRONOUS_ENABLE | BULK_ENABLE, 0);\r
- UsbHc->Reset (UsbHc, EFI_USB_HC_RESET_GLOBAL);\r
- UsbHc->SetState (UsbHc, EfiUsbHcStateHalt);\r
-\r
- return;\r
-}\r
-\r
-\r
-/**\r
- Starting the Usb OHCI Driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval EFI_UNSUPPORTED This driver does not support this device.\r
- @retval EFI_DEVICE_ERROR This driver cannot be started due to device Error.\r
- EFI_OUT_OF_RESOURCES- Failed due to resource shortage.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OHCIDriverBindingStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- USB_OHCI_HC_DEV *Ohc;\r
- UINT64 Supports;\r
- UINT64 OriginalPciAttributes;\r
- BOOLEAN PciAttributesSaved;\r
-\r
- //\r
- // Open PCIIO, then enable the HC device and turn off emulation\r
- //\r
- Ohc = NULL;\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **) &PciIo,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_BY_DRIVER\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- PciAttributesSaved = FALSE;\r
- //\r
- // Save original PCI attributes\r
- //\r
- Status = PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationGet,\r
- 0,\r
- &OriginalPciAttributes\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto CLOSE_PCIIO;\r
- }\r
- PciAttributesSaved = TRUE;\r
-\r
- //\r
- // Robustnesss improvement such as for UoL\r
- // Default is not required.\r
- //\r
- //if (FeaturePcdGet (PcdTurnOffUsbLegacySupport)) {\r
- // OhciTurnOffUsbEmulation (PciIo);\r
- //}\r
-\r
- Status = PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationSupported,\r
- 0,\r
- &Supports\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Supports &= EFI_PCI_DEVICE_ENABLE;\r
- Status = PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationEnable,\r
- Supports,\r
- NULL\r
- );\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto CLOSE_PCIIO;\r
- }\r
- //\r
- //Allocate memory for OHC private data structure\r
- //\r
- Ohc = OhciAllocateDev(PciIo, OriginalPciAttributes);\r
- if (Ohc == NULL){\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto CLOSE_PCIIO;\r
- }\r
-\r
- //Status = OhciInitializeInterruptList ( Uhc );\r
- //if (EFI_ERROR (Status)) {\r
- // goto FREE_OHC;\r
- //}\r
-\r
- //\r
- // Set 0.01 s timer\r
- //\r
- Status = gBS->CreateEvent (\r
- EVT_TIMER | EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- OhciHouseKeeper,\r
- Ohc,\r
- &Ohc->HouseKeeperTimer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto FREE_OHC;\r
- }\r
-\r
- Status = gBS->SetTimer (Ohc->HouseKeeperTimer, TimerPeriodic, 10 * 1000 * 10);\r
- if (EFI_ERROR (Status)) {\r
- goto FREE_OHC;\r
- }\r
-\r
- //\r
- //Install Host Controller Protocol\r
- //\r
- Status = gBS->InstallProtocolInterface (\r
- &Controller,\r
- &gEfiUsbHcProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &Ohc->UsbHc\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO, "Install protocol error"));\r
- goto FREE_OHC;\r
- }\r
- //\r
- // Create event to stop the HC when exit boot service.\r
- //\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- OhcExitBootService,\r
- Ohc,\r
- &gEfiEventExitBootServicesGuid,\r
- &Ohc->ExitBootServiceEvent\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO, "Create exit boot event error"));\r
- goto UNINSTALL_USBHC;\r
- }\r
- AddUnicodeString2 (\r
- "eng",\r
- gOhciComponentName.SupportedLanguages,\r
- &Ohc->ControllerNameTable,\r
- L"Usb Universal Host Controller",\r
- TRUE\r
- );\r
- AddUnicodeString2 (\r
- "en",\r
- gOhciComponentName2.SupportedLanguages,\r
- &Ohc->ControllerNameTable,\r
- L"Usb Universal Host Controller",\r
- FALSE\r
- );\r
-\r
- return EFI_SUCCESS;\r
-\r
-UNINSTALL_USBHC:\r
- gBS->UninstallMultipleProtocolInterfaces (\r
- Controller,\r
- &gEfiUsbHcProtocolGuid,\r
- &Ohc->UsbHc,\r
- NULL\r
- );\r
-\r
-FREE_OHC:\r
- OhciFreeDev (Ohc);\r
-\r
-CLOSE_PCIIO:\r
- if (PciAttributesSaved) {\r
- //\r
- // Restore original PCI attributes\r
- //\r
- PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationSet,\r
- OriginalPciAttributes,\r
- NULL\r
- );\r
- }\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
- return Status;\r
-}\r
-\r
-/**\r
- Stop this driver on ControllerHandle. Support stopping any child handles\r
- created by this driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to stop driver on.\r
- @param NumberOfChildren Number of Children in the ChildHandleBuffer.\r
- @param ChildHandleBuffer List of handles for the children we need to stop.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OHCIDriverBindingStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_HC_PROTOCOL *UsbHc;\r
-\r
- Status = gBS->OpenProtocol (\r
- Controller,\r
- &gEfiUsbHcProtocolGuid,\r
- (VOID **)&UsbHc,\r
- This->DriverBindingHandle,\r
- Controller,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- OhciCleanDevUp(Controller, UsbHc);\r
-\r
- gBS->CloseProtocol (\r
- Controller,\r
- &gEfiPciIoProtocolGuid,\r
- This->DriverBindingHandle,\r
- Controller\r
- );\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
+++ /dev/null
-/** @file\r
-Provides the definition of Usb Hc Protocol and OHCI controller\r
-private data structure.\r
-\r
-Copyright (c) 2013-2016 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#ifndef _OHCI_H\r
-#define _OHCI_H\r
-\r
-\r
-#include <Uefi.h>\r
-\r
-#include <Protocol/UsbHostController.h>\r
-#include <Protocol/PciIo.h>\r
-\r
-#include <Guid/EventGroup.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-\r
-#include <IndustryStandard/Pci.h>\r
-\r
-\r
-typedef struct _USB_OHCI_HC_DEV USB_OHCI_HC_DEV;\r
-\r
-#include "UsbHcMem.h"\r
-#include "OhciReg.h"\r
-#include "OhciSched.h"\r
-#include "OhciUrb.h"\r
-#include "Descriptor.h"\r
-#include "ComponentName.h"\r
-#include "OhciDebug.h"\r
-\r
-extern EFI_DRIVER_BINDING_PROTOCOL gOhciDriverBinding;\r
-extern EFI_COMPONENT_NAME_PROTOCOL gOhciComponentName;\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gOhciComponentName2;\r
-\r
-#define USB_OHCI_HC_DEV_SIGNATURE SIGNATURE_32('o','h','c','i')\r
-\r
-typedef struct _HCCA_MEMORY_BLOCK{\r
- UINT32 HccaInterruptTable[32]; // 32-bit Physical Address to ED_DESCRIPTOR\r
- UINT16 HccaFrameNumber;\r
- UINT16 HccaPad;\r
- UINT32 HccaDoneHead; // 32-bit Physical Address to TD_DESCRIPTOR\r
- UINT8 Reserved[116];\r
-} HCCA_MEMORY_BLOCK;\r
-\r
-\r
-struct _USB_OHCI_HC_DEV {\r
- UINTN Signature;\r
- EFI_USB_HC_PROTOCOL UsbHc;\r
- EFI_USB2_HC_PROTOCOL Usb2Hc;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT64 OriginalPciAttributes;\r
-\r
- HCCA_MEMORY_BLOCK *HccaMemoryBlock;\r
- VOID *HccaMemoryBuf;\r
- VOID *HccaMemoryMapping;\r
- UINTN HccaMemoryPages;\r
-\r
- ED_DESCRIPTOR *IntervalList[6][32];\r
- INTERRUPT_CONTEXT_ENTRY *InterruptContextList;\r
- VOID *MemPool;\r
-\r
- UINT32 ToggleFlag;\r
-\r
- EFI_EVENT HouseKeeperTimer;\r
- //\r
- // ExitBootServicesEvent is used to stop the OHC DMA operation\r
- // after exit boot service.\r
- //\r
- EFI_EVENT ExitBootServiceEvent;\r
-\r
- EFI_UNICODE_STRING_TABLE *ControllerNameTable;\r
-};\r
-\r
-#define USB_OHCI_HC_DEV_FROM_THIS(a) CR(a, USB_OHCI_HC_DEV, UsbHc, USB_OHCI_HC_DEV_SIGNATURE)\r
-#define USB2_OHCI_HC_DEV_FROM_THIS(a) CR(a, USB_OHCI_HC_DEV, Usb2Hc, USB_OHCI_HC_DEV_SIGNATURE)\r
-\r
-//\r
-// Func List\r
-//\r
-\r
-/**\r
- Provides software reset for the USB host controller.\r
-\r
- @param This This EFI_USB_HC_PROTOCOL instance.\r
- @param Attributes A bit mask of the reset operation to perform.\r
-\r
- @retval EFI_SUCCESS The reset operation succeeded.\r
- @retval EFI_INVALID_PARAMETER Attributes is not valid.\r
- @retval EFI_UNSUPPOURTED The type of reset specified by Attributes is\r
- not currently supported by the host controller.\r
- @retval EFI_DEVICE_ERROR Host controller isn't halted to reset.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciReset (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT16 Attributes\r
- );\r
-/**\r
- Retrieve the current state of the USB host controller.\r
-\r
- @param This This EFI_USB_HC_PROTOCOL instance.\r
- @param State Variable to return the current host controller\r
- state.\r
-\r
- @retval EFI_SUCCESS Host controller state was returned in State.\r
- @retval EFI_INVALID_PARAMETER State is NULL.\r
- @retval EFI_DEVICE_ERROR An error was encountered while attempting to\r
- retrieve the host controller's current state.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetState (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- OUT EFI_USB_HC_STATE *State\r
- );\r
-/**\r
- Sets the USB host controller to a specific state.\r
-\r
- @param This This EFI_USB_HC_PROTOCOL instance.\r
- @param State The state of the host controller that will be set.\r
-\r
- @retval EFI_SUCCESS The USB host controller was successfully placed\r
- in the state specified by State.\r
- @retval EFI_INVALID_PARAMETER State is invalid.\r
- @retval EFI_DEVICE_ERROR Failed to set the state due to device error.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciSetState(\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN EFI_USB_HC_STATE State\r
- );\r
-/**\r
-\r
- Submits control transfer to a target USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param IsSlowDevice Indicates whether the target device is slow device\r
- or full-speed device.\r
- @param MaxPaketLength Indicates the maximum packet size that the\r
- default control transfer endpoint is capable of\r
- sending or receiving.\r
- @param Request A pointer to the USB device request that will be sent\r
- to the USB device.\r
- @param TransferDirection Specifies the data direction for the transfer.\r
- There are three values available, DataIn, DataOut\r
- and NoData.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param DataLength Indicates the size, in bytes, of the data buffer\r
- specified by Data.\r
- @param TimeOut Indicates the maximum time, in microseconds,\r
- which the transfer is allowed to complete.\r
- @param TransferResult A pointer to the detailed result information generated\r
- by this control transfer.\r
-\r
- @retval EFI_SUCCESS The control transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The control transfer could not be completed due to a lack of resources.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_TIMEOUT The control transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR The control transfer failed due to host controller or device error.\r
- Caller should check TranferResult for detailed error information.\r
-\r
---*/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciControlTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN BOOLEAN IsSlowDevice,\r
- IN UINT8 MaxPacketLength,\r
- IN EFI_USB_DEVICE_REQUEST *Request,\r
- IN EFI_USB_DATA_DIRECTION TransferDirection,\r
- IN OUT VOID *Data OPTIONAL,\r
- IN OUT UINTN *DataLength OPTIONAL,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- );\r
-/**\r
-\r
- Submits bulk transfer to a bulk endpoint of a USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress The combination of an endpoint number and an\r
- endpoint direction of the target USB device.\r
- Each endpoint address supports data transfer in\r
- one direction except the control endpoint\r
- (whose default endpoint address is 0).\r
- It is the caller's responsibility to make sure that\r
- the EndPointAddress represents a bulk endpoint.\r
- @param MaximumPacketLength Indicates the maximum packet size the target endpoint\r
- is capable of sending or receiving.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param DataLength When input, indicates the size, in bytes, of the data buffer\r
- specified by Data. When output, indicates the actually\r
- transferred data size.\r
- @param DataToggle A pointer to the data toggle value. On input, it indicates\r
- the initial data toggle value the bulk transfer should adopt;\r
- on output, it is updated to indicate the data toggle value\r
- of the subsequent bulk transfer.\r
- @param TimeOut Indicates the maximum time, in microseconds, which the\r
- transfer is allowed to complete.\r
- TransferResult A pointer to the detailed result information of the\r
- bulk transfer.\r
-\r
- @retval EFI_SUCCESS The bulk transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The bulk transfer could not be submitted due to lack of resource.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_TIMEOUT The bulk transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR The bulk transfer failed due to host controller or device error.\r
- Caller should check TranferResult for detailed error information.\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciBulkTransfer(\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN UINT8 MaxPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN OUT UINT8 *DataToggle,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- );\r
-/**\r
-\r
- Submits an interrupt transfer to an interrupt endpoint of a USB device.\r
-\r
- @param Ohc Device private data\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress The combination of an endpoint number and an endpoint\r
- direction of the target USB device. Each endpoint address\r
- supports data transfer in one direction except the\r
- control endpoint (whose default endpoint address is 0).\r
- It is the caller's responsibility to make sure that\r
- the EndPointAddress represents an interrupt endpoint.\r
- @param IsSlowDevice Indicates whether the target device is slow device\r
- or full-speed device.\r
- @param MaxPacketLength Indicates the maximum packet size the target endpoint\r
- is capable of sending or receiving.\r
- @param IsNewTransfer If TRUE, an asynchronous interrupt pipe is built between\r
- the host and the target interrupt endpoint.\r
- If FALSE, the specified asynchronous interrupt pipe\r
- is canceled.\r
- @param DataToggle A pointer to the data toggle value. On input, it is valid\r
- when IsNewTransfer is TRUE, and it indicates the initial\r
- data toggle value the asynchronous interrupt transfer\r
- should adopt.\r
- On output, it is valid when IsNewTransfer is FALSE,\r
- and it is updated to indicate the data toggle value of\r
- the subsequent asynchronous interrupt transfer.\r
- @param PollingInterval Indicates the interval, in milliseconds, that the\r
- asynchronous interrupt transfer is polled.\r
- This parameter is required when IsNewTransfer is TRUE.\r
- @param UCBuffer Uncacheable buffer\r
- @param DataLength Indicates the length of data to be received at the\r
- rate specified by PollingInterval from the target\r
- asynchronous interrupt endpoint. This parameter\r
- is only required when IsNewTransfer is TRUE.\r
- @param CallBackFunction The Callback function.This function is called at the\r
- rate specified by PollingInterval.This parameter is\r
- only required when IsNewTransfer is TRUE.\r
- @param Context The context that is passed to the CallBackFunction.\r
- This is an optional parameter and may be NULL.\r
- @param IsPeriodic Periodic interrupt or not\r
- @param OutputED The correspoding ED carried out\r
- @param OutputTD The correspoding TD carried out\r
-\r
-\r
- @retval EFI_SUCCESS The asynchronous interrupt transfer request has been successfully\r
- submitted or canceled.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciInterruptTransfer (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN BOOLEAN IsSlowDevice,\r
- IN UINT8 MaxPacketLength,\r
- IN BOOLEAN IsNewTransfer,\r
- IN OUT UINT8 *DataToggle OPTIONAL,\r
- IN UINTN PollingInterval OPTIONAL,\r
- IN VOID *UCBuffer OPTIONAL,\r
- IN UINTN DataLength OPTIONAL,\r
- IN EFI_ASYNC_USB_TRANSFER_CALLBACK CallBackFunction OPTIONAL,\r
- IN VOID *Context OPTIONAL,\r
- IN BOOLEAN IsPeriodic OPTIONAL,\r
- OUT ED_DESCRIPTOR **OutputED OPTIONAL,\r
- OUT TD_DESCRIPTOR **OutputTD OPTIONAL\r
- );\r
-/**\r
-\r
- Submits an asynchronous interrupt transfer to an interrupt endpoint of a USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress The combination of an endpoint number and an endpoint\r
- direction of the target USB device. Each endpoint address\r
- supports data transfer in one direction except the\r
- control endpoint (whose default endpoint address is 0).\r
- It is the caller's responsibility to make sure that\r
- the EndPointAddress represents an interrupt endpoint.\r
- @param IsSlowDevice Indicates whether the target device is slow device\r
- or full-speed device.\r
- @param MaxiumPacketLength Indicates the maximum packet size the target endpoint\r
- is capable of sending or receiving.\r
- @param IsNewTransfer If TRUE, an asynchronous interrupt pipe is built between\r
- the host and the target interrupt endpoint.\r
- If FALSE, the specified asynchronous interrupt pipe\r
- is canceled.\r
- @param DataToggle A pointer to the data toggle value. On input, it is valid\r
- when IsNewTransfer is TRUE, and it indicates the initial\r
- data toggle value the asynchronous interrupt transfer\r
- should adopt.\r
- On output, it is valid when IsNewTransfer is FALSE,\r
- and it is updated to indicate the data toggle value of\r
- the subsequent asynchronous interrupt transfer.\r
- @param PollingInterval Indicates the interval, in milliseconds, that the\r
- asynchronous interrupt transfer is polled.\r
- This parameter is required when IsNewTransfer is TRUE.\r
- @param DataLength Indicates the length of data to be received at the\r
- rate specified by PollingInterval from the target\r
- asynchronous interrupt endpoint. This parameter\r
- is only required when IsNewTransfer is TRUE.\r
- @param CallBackFunction The Callback function.This function is called at the\r
- rate specified by PollingInterval.This parameter is\r
- only required when IsNewTransfer is TRUE.\r
- @param Context The context that is passed to the CallBackFunction.\r
- This is an optional parameter and may be NULL.\r
-\r
- @retval EFI_SUCCESS The asynchronous interrupt transfer request has been successfully\r
- submitted or canceled.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_OUT_OF_RESOURCES The request could not be completed due to a lack of resources.\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciAsyncInterruptTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN BOOLEAN IsSlowDevice,\r
- IN UINT8 MaxPacketLength,\r
- IN BOOLEAN IsNewTransfer,\r
- IN OUT UINT8 *DataToggle OPTIONAL,\r
- IN UINTN PollingInterval OPTIONAL,\r
- IN UINTN DataLength OPTIONAL,\r
- IN EFI_ASYNC_USB_TRANSFER_CALLBACK CallBackFunction OPTIONAL,\r
- IN VOID *Context OPTIONAL\r
- );\r
-/**\r
-\r
- Submits synchronous interrupt transfer to an interrupt endpoint\r
- of a USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress The combination of an endpoint number and an endpoint\r
- direction of the target USB device. Each endpoint\r
- address supports data transfer in one direction\r
- except the control endpoint (whose default\r
- endpoint address is 0). It is the caller's responsibility\r
- to make sure that the EndPointAddress represents\r
- an interrupt endpoint.\r
- @param IsSlowDevice Indicates whether the target device is slow device\r
- or full-speed device.\r
- @param MaxPacketLength Indicates the maximum packet size the target endpoint\r
- is capable of sending or receiving.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param DataLength On input, the size, in bytes, of the data buffer specified\r
- by Data. On output, the number of bytes transferred.\r
- @param DataToggle A pointer to the data toggle value. On input, it indicates\r
- the initial data toggle value the synchronous interrupt\r
- transfer should adopt;\r
- on output, it is updated to indicate the data toggle value\r
- of the subsequent synchronous interrupt transfer.\r
- @param TimeOut Indicates the maximum time, in microseconds, which the\r
- transfer is allowed to complete.\r
- @param TransferResult A pointer to the detailed result information from\r
- the synchronous interrupt transfer.\r
-\r
- @retval EFI_UNSUPPORTED This interface not available.\r
- @retval EFI_INVALID_PARAMETER Parameters not follow spec\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciSyncInterruptTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN BOOLEAN IsSlowDevice,\r
- IN UINT8 MaxPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN OUT UINT8 *DataToggle,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- );\r
-/**\r
-\r
- Submits isochronous transfer to a target USB device.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress End point address\r
- @param MaximumPacketLength Indicates the maximum packet size that the\r
- default control transfer endpoint is capable of\r
- sending or receiving.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param DataLength Indicates the size, in bytes, of the data buffer\r
- specified by Data.\r
- @param TransferResult A pointer to the detailed result information generated\r
- by this control transfer.\r
-\r
- @retval EFI_UNSUPPORTED This interface not available\r
- @retval EFI_INVALID_PARAMETER Data is NULL or DataLength is 0 or TransferResult is NULL\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciIsochronousTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN UINT8 MaximumPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN DataLength,\r
- OUT UINT32 *TransferResult\r
- );\r
-/**\r
-\r
- Submits Async isochronous transfer to a target USB device.\r
-\r
- @param his A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param DeviceAddress Represents the address of the target device on the USB,\r
- which is assigned during USB enumeration.\r
- @param EndPointAddress End point address\r
- @param MaximumPacketLength Indicates the maximum packet size that the\r
- default control transfer endpoint is capable of\r
- sending or receiving.\r
- @param Data A pointer to the buffer of data that will be transmitted\r
- to USB device or received from USB device.\r
- @param IsochronousCallBack When the transfer complete, the call back function will be called\r
- @param Context Pass to the call back function as parameter\r
-\r
- @retval EFI_UNSUPPORTED This interface not available\r
- @retval EFI_INVALID_PARAMETER Data is NULL or Datalength is 0\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciAsyncIsochronousTransfer (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN UINT8 MaximumPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN DataLength,\r
- IN EFI_ASYNC_USB_TRANSFER_CALLBACK IsochronousCallBack,\r
- IN VOID *Context OPTIONAL\r
- );\r
-\r
-/**\r
-\r
- Retrieves the number of root hub ports.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param NumOfPorts A pointer to the number of the root hub ports.\r
-\r
- @retval EFI_SUCCESS The port number was retrieved successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetRootHubNumOfPorts (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- OUT UINT8 *NumOfPorts\r
- );\r
-/**\r
-\r
- Retrieves the current status of a USB root hub port.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL.\r
- @param PortNumber Specifies the root hub port from which the status\r
- is to be retrieved. This value is zero-based. For example,\r
- if a root hub has two ports, then the first port is numbered 0,\r
- and the second port is numbered 1.\r
- @param PortStatus A pointer to the current port status bits and\r
- port status change bits.\r
-\r
- @retval EFI_SUCCESS The status of the USB root hub port specified by PortNumber\r
- was returned in PortStatus.\r
- @retval EFI_INVALID_PARAMETER Port number not valid\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetRootHubPortStatus (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 PortNumber,\r
- OUT EFI_USB_PORT_STATUS *PortStatus\r
- );\r
-\r
-/**\r
-\r
- Sets a feature for the specified root hub port.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL.\r
- @param PortNumber Specifies the root hub port whose feature\r
- is requested to be set.\r
- @param PortFeature Indicates the feature selector associated\r
- with the feature set request.\r
-\r
- @retval EFI_SUCCESS The feature specified by PortFeature was set for the\r
- USB root hub port specified by PortNumber.\r
- @retval EFI_DEVICE_ERROR Set feature failed because of hardware issue\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid or PortFeature is invalid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciSetRootHubPortFeature (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 PortNumber,\r
- IN EFI_USB_PORT_FEATURE PortFeature\r
- );\r
-/**\r
-\r
- Clears a feature for the specified root hub port.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL instance.\r
- @param PortNumber Specifies the root hub port whose feature\r
- is requested to be cleared.\r
- @param PortFeature Indicates the feature selector associated with the\r
- feature clear request.\r
-\r
- @retval EFI_SUCCESS The feature specified by PortFeature was cleared for the\r
- USB root hub port specified by PortNumber.\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid or PortFeature is invalid.\r
- @retval EFI_DEVICE_ERROR Some error happened when clearing feature\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciClearRootHubPortFeature (\r
- IN EFI_USB_HC_PROTOCOL *This,\r
- IN UINT8 PortNumber,\r
- IN EFI_USB_PORT_FEATURE PortFeature\r
- );\r
-\r
-\r
-/**\r
- Test to see if this driver supports ControllerHandle. Any\r
- ControllerHandle that has UsbHcProtocol installed will be supported.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @return EFI_SUCCESS This driver supports this device.\r
- @return EFI_UNSUPPORTED This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-\r
-OHCIDriverBindingSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Starting the Usb OHCI Driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Not used.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval EFI_UNSUPPORTED This driver does not support this device.\r
- @retval EFI_DEVICE_ERROR This driver cannot be started due to device Error.\r
- EFI_OUT_OF_RESOURCES- Failed due to resource shortage.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OHCIDriverBindingStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Stop this driver on ControllerHandle. Support stopping any child handles\r
- created by this driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to stop driver on.\r
- @param NumberOfChildren Number of Children in the ChildHandleBuffer.\r
- @param ChildHandleBuffer List of handles for the children we need to stop.\r
-\r
- @return EFI_SUCCESS\r
- @return others\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OHCIDriverBindingStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file provides the information dump support for OHCI when in debug mode.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "Ohci.h"\r
-\r
-\r
-/*++\r
-\r
- Print the data of ED and the TDs attached to the ED\r
-\r
- @param Uhc Pointer to OHCI private data\r
- @param Ed Pointer to a ED to free\r
- @param Td Pointer to the Td head\r
-\r
- @retval EFI_SUCCESS ED\r
-\r
-**/\r
-EFI_STATUS\r
-OhciDumpEdTdInfo (\r
- IN USB_OHCI_HC_DEV *Uhc,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *Td,\r
- BOOLEAN Stage\r
- )\r
-{\r
- UINT32 Index;\r
-\r
- if (Stage) {\r
- DEBUG ((EFI_D_INFO, "\n Before executing command\n"));\r
- }else{\r
- DEBUG ((EFI_D_INFO, "\n after executing command\n"));\r
- }\r
- if (Ed != NULL) {\r
- DEBUG ((EFI_D_INFO, "\nED Address:%p, ED buffer:\n", Ed));\r
- DEBUG ((EFI_D_INFO, "DWord0 :TD Tail :TD Head :Next ED\n"));\r
- for (Index = 0; Index < sizeof (ED_DESCRIPTOR)/4; Index ++) {\r
- DEBUG ((EFI_D_INFO, "%8x ", *((UINT32*)(Ed) + Index) ));\r
- }\r
- DEBUG ((EFI_D_INFO, "\nNext TD buffer:%p\n", Td));\r
- }\r
- while (Td != NULL) {\r
- if (Td->Word0.DirPID == TD_SETUP_PID) {\r
- DEBUG ((EFI_D_INFO, "\nSetup PID "));\r
- }else if (Td->Word0.DirPID == TD_OUT_PID) {\r
- DEBUG ((EFI_D_INFO, "\nOut PID "));\r
- }else if (Td->Word0.DirPID == TD_IN_PID) {\r
- DEBUG ((EFI_D_INFO, "\nIn PID "));\r
- }else if (Td->Word0.DirPID == TD_NODATA_PID) {\r
- DEBUG ((EFI_D_INFO, "\nNo data PID "));\r
- }\r
- DEBUG ((EFI_D_INFO, "TD Address:%p, TD buffer:\n", Td));\r
- DEBUG ((EFI_D_INFO, "DWord0 :CuBuffer:Next TD :Buff End:Next TD :DataBuff:ActLength\n"));\r
- for (Index = 0; Index < sizeof (TD_DESCRIPTOR)/4; Index ++) {\r
- DEBUG ((EFI_D_INFO, "%8x ", *((UINT32*)(Td) + Index) ));\r
- }\r
- DEBUG ((EFI_D_INFO, "\nCurrent TD Data buffer(size%d)\n", (UINT32)Td->ActualSendLength));\r
- for (Index = 0; Index < Td->ActualSendLength; Index ++) {\r
- DEBUG ((EFI_D_INFO, "%2x ", *(UINT8 *)(UINTN)(Td->DataBuffer + Index) ));\r
- }\r
- Td = (TD_DESCRIPTOR *)(UINTN)(Td->NextTDPointer);\r
- }\r
- DEBUG ((EFI_D_INFO, "\n TD buffer End\n"));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-\r
-\r
-\r
-\r
+++ /dev/null
-/** @file\r
-This file contains the definination for host controller\r
-debug support routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Print the data of ED and the TDs attached to the ED\r
-\r
- @param Uhc Pointer to OHCI private data\r
- @param Ed Pointer to a ED to free\r
- @param Td Pointer to the Td head\r
-\r
- @retval EFI_SUCCESS ED\r
-\r
-**/\r
-EFI_STATUS\r
-OhciDumpEdTdInfo (\r
- IN USB_OHCI_HC_DEV *Uhc,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *Td,\r
- BOOLEAN Stage\r
- );\r
-\r
-\r
-\r
-\r
-\r
-\r
-\r
-\r
-\r
-\r
+++ /dev/null
-## @file\r
-# OHCI USB Host Controller UEFI Driver\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = OhciDxe\r
- FILE_GUID = 4ACA697E-F883-446f-98F7-096416FFFFFF\r
- MODULE_TYPE = UEFI_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = OHCIDriverEntryPoint\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-# DRIVER_BINDING = gOhciDriverBinding\r
-# COMPONENT_NAME = gOhciComponentName\r
-# COMPONENT_NAME2 = gOhciComponentName2\r
-#\r
-[Sources]\r
- Descriptor.h\r
- Ohci.c\r
- Ohci.h\r
- OhciSched.c\r
- OhciSched.h\r
- OhciReg.c\r
- OhciReg.h\r
- OhciUrb.c\r
- OhciUrb.h\r
- OhciDebug.c\r
- OhciDebug.h\r
- ComponentName.c\r
- ComponentName.h\r
- UsbHcMem.c\r
- UsbHcMem.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- MemoryAllocationLib\r
- BaseLib\r
- UefiLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- BaseMemoryLib\r
- DebugLib\r
-\r
-[Guids]\r
- gEfiEventExitBootServicesGuid ## SOMETIMES_CONSUMES ## Event\r
-\r
-[Protocols]\r
- gEfiPciIoProtocolGuid ## TO_START\r
- gEfiUsbHcProtocolGuid ## BY_START\r
-\r
-#\r
-# [Event]\r
-# ##\r
-# # Periodic timer event for checking the result of interrupt transfer execution.\r
-# #\r
-# EVENT_TYPE_PERIODIC_TIMER ## CONSUMES\r
-#\r
+++ /dev/null
-/** @file\r
-The OHCI register operation routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "Ohci.h"\r
-\r
-/**\r
-\r
- Get OHCI operational reg value\r
-\r
- @param PciIo PciIo protocol instance\r
- @param Offset Offset of the operational reg\r
-\r
- @retval Value of the register\r
-\r
-**/\r
-UINT32\r
-OhciGetOperationalReg (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT32 Offset\r
- )\r
-{\r
- UINT32 Value;\r
-\r
- PciIo->Mem.Read(PciIo, EfiPciIoWidthUint32, OHC_BAR_INDEX, Offset, 1, &Value);\r
-\r
- return Value;\r
-}\r
-/**\r
-\r
- Set OHCI operational reg value\r
-\r
- @param PciIo PCI Bus Io protocol instance\r
- @param Offset Offset of the operational reg\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set to the reg\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-OhciSetOperationalReg (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT32 Offset,\r
- IN VOID *Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = PciIo->Mem.Write(PciIo, EfiPciIoWidthUint32, OHC_BAR_INDEX, Offset, 1, Value);\r
-\r
- return Status;\r
-}\r
-/**\r
-\r
- Get HcRevision reg value\r
-\r
- @param PciIo PCI Bus Io protocol instance\r
-\r
- @retval Value of the register\r
-\r
-**/\r
-\r
-\r
-UINT32\r
-OhciGetHcRevision (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo\r
- )\r
-{\r
- return OhciGetOperationalReg (PciIo, HC_REVISION);\r
-}\r
-/**\r
-\r
- Set HcReset reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcReset (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- HcRESET Reset;\r
-\r
- *(UINT32 *) &Reset = OhciGetOperationalReg (Ohc->PciIo, USBHOST_OFFSET_UHCHR);\r
-\r
- if (Field & RESET_SYSTEM_BUS) {\r
- Reset.FSBIR = Value;\r
- }\r
-\r
- if (Field & RESET_HOST_CONTROLLER) {\r
- Reset.FHR = Value;\r
- }\r
-\r
- if (Field & RESET_CLOCK_GENERATION) {\r
- Reset.CGR = Value;\r
- }\r
-\r
- if (Field & RESET_SSE_GLOBAL) {\r
- Reset.SSE = Value;\r
- }\r
-\r
- if (Field & RESET_PSPL) {\r
- Reset.PSPL = Value;\r
- }\r
-\r
- if (Field & RESET_PCPL) {\r
- Reset.PCPL = Value;\r
- }\r
-\r
- if (Field & RESET_SSEP1) {\r
- Reset.SSEP1 = Value;\r
- }\r
-\r
- if (Field & RESET_SSEP2) {\r
- Reset.SSEP2 = Value;\r
- }\r
-\r
- if (Field & RESET_SSEP3) {\r
- Reset.SSEP3 = Value;\r
- }\r
-\r
- OhciSetOperationalReg (Ohc->PciIo, USBHOST_OFFSET_UHCHR, &Reset);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Get specific field of HcReset reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcReset (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Field\r
- )\r
-{\r
- HcRESET Reset;\r
- UINT32 Value;\r
-\r
-\r
- *(UINT32 *) &Reset = OhciGetOperationalReg (Ohc->PciIo, USBHOST_OFFSET_UHCHR);\r
- Value = 0;\r
-\r
- switch (Field) {\r
- case RESET_SYSTEM_BUS:\r
- Value = Reset.FSBIR;\r
- break;\r
-\r
- case RESET_HOST_CONTROLLER:\r
- Value = Reset.FHR;\r
- break;\r
-\r
- case RESET_CLOCK_GENERATION:\r
- Value = Reset.CGR;\r
- break;\r
-\r
- case RESET_SSE_GLOBAL:\r
- Value = Reset.SSE;\r
- break;\r
-\r
- case RESET_PSPL:\r
- Value = Reset.PSPL;\r
- break;\r
-\r
- case RESET_PCPL:\r
- Value = Reset.PCPL;\r
- break;\r
-\r
- case RESET_SSEP1:\r
- Value = Reset.SSEP1;\r
- break;\r
-\r
- case RESET_SSEP2:\r
- Value = Reset.SSEP2;\r
- break;\r
-\r
- case RESET_SSEP3:\r
- Value = Reset.SSEP3;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
-\r
- return Value;\r
-}\r
-\r
-/**\r
-\r
- Set HcControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcCONTROL Control;\r
-\r
-\r
-\r
- *(UINT32 *) &Control = OhciGetOperationalReg (Ohc->PciIo, HC_CONTROL);\r
-\r
- if (Field & CONTROL_BULK_RATIO) {\r
- Control.ControlBulkRatio = Value;\r
- }\r
-\r
- if (Field & HC_FUNCTIONAL_STATE) {\r
- Control.FunctionalState = Value;\r
- }\r
-\r
- if (Field & PERIODIC_ENABLE) {\r
- Control.PeriodicEnable = Value;\r
- }\r
-\r
- if (Field & CONTROL_ENABLE) {\r
- Control.ControlEnable = Value;\r
- }\r
-\r
- if (Field & ISOCHRONOUS_ENABLE) {\r
- Control.IsochronousEnable = Value;\r
- }\r
-\r
- if (Field & BULK_ENABLE) {\r
- Control.BulkEnable = Value;\r
- }\r
-\r
- if (Field & INTERRUPT_ROUTING) {\r
- Control.InterruptRouting = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_CONTROL, &Control);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get specific field of HcControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-\r
-UINT32\r
-OhciGetHcControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcCONTROL Control;\r
-\r
- *(UINT32 *) &Control = OhciGetOperationalReg (Ohc->PciIo, HC_CONTROL);\r
-\r
- switch (Field) {\r
- case CONTROL_BULK_RATIO:\r
- return Control.ControlBulkRatio;\r
- break;\r
- case PERIODIC_ENABLE:\r
- return Control.PeriodicEnable;\r
- break;\r
- case CONTROL_ENABLE:\r
- return Control.ControlEnable;\r
- break;\r
- case BULK_ENABLE:\r
- return Control.BulkEnable;\r
- break;\r
- case ISOCHRONOUS_ENABLE:\r
- return Control.IsochronousEnable;\r
- break;\r
- case HC_FUNCTIONAL_STATE:\r
- return Control.FunctionalState;\r
- break;\r
- case INTERRUPT_ROUTING:\r
- return Control.InterruptRouting;\r
- break;\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set HcCommand reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcCommandStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcCOMMAND_STATUS CommandStatus;\r
-\r
- ZeroMem (&CommandStatus, sizeof (HcCOMMAND_STATUS));\r
-\r
- if(Field & HC_RESET){\r
- CommandStatus.HcReset = Value;\r
- }\r
-\r
- if(Field & CONTROL_LIST_FILLED){\r
- CommandStatus.ControlListFilled = Value;\r
- }\r
-\r
- if(Field & BULK_LIST_FILLED){\r
- CommandStatus.BulkListFilled = Value;\r
- }\r
-\r
- if(Field & CHANGE_OWNER_REQUEST){\r
- CommandStatus.ChangeOwnerRequest = Value;\r
- }\r
-\r
- if(Field & SCHEDULE_OVERRUN_COUNT){\r
- CommandStatus.ScheduleOverrunCount = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_COMMAND_STATUS, &CommandStatus);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get specific field of HcCommand reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcCommandStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcCOMMAND_STATUS CommandStatus;\r
-\r
- *(UINT32 *) &CommandStatus = OhciGetOperationalReg (Ohc->PciIo, HC_COMMAND_STATUS);\r
-\r
- switch (Field){\r
- case HC_RESET:\r
- return CommandStatus.HcReset;\r
- break;\r
- case CONTROL_LIST_FILLED:\r
- return CommandStatus.ControlListFilled;\r
- break;\r
- case BULK_LIST_FILLED:\r
- return CommandStatus.BulkListFilled;\r
- break;\r
- case CHANGE_OWNER_REQUEST:\r
- return CommandStatus.ChangeOwnerRequest;\r
- break;\r
- case SCHEDULE_OVERRUN_COUNT:\r
- return CommandStatus.ScheduleOverrunCount;\r
- break;\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Clear specific fields of Interrupt Status\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to clear\r
-\r
- @retval EFI_SUCCESS Fields cleared\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciClearInterruptStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcINTERRUPT_STATUS InterruptStatus;\r
-\r
- ZeroMem (&InterruptStatus, sizeof (HcINTERRUPT_STATUS));\r
-\r
- if(Field & SCHEDULE_OVERRUN){\r
- InterruptStatus.SchedulingOverrun = 1;\r
- }\r
-\r
- if(Field & WRITEBACK_DONE_HEAD){\r
- InterruptStatus.WriteBackDone = 1;\r
- }\r
- if(Field & START_OF_FRAME){\r
- InterruptStatus.Sof = 1;\r
- }\r
-\r
- if(Field & RESUME_DETECT){\r
- InterruptStatus.ResumeDetected = 1;\r
- }\r
-\r
- if(Field & UNRECOVERABLE_ERROR){\r
- InterruptStatus.UnrecoverableError = 1;\r
- }\r
-\r
- if(Field & FRAME_NUMBER_OVERFLOW){\r
- InterruptStatus.FrameNumOverflow = 1;\r
- }\r
-\r
- if(Field & ROOTHUB_STATUS_CHANGE){\r
- InterruptStatus.RHStatusChange = 1;\r
- }\r
-\r
- if(Field & OWNERSHIP_CHANGE){\r
- InterruptStatus.OwnerChange = 1;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_INTERRUPT_STATUS, &InterruptStatus);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get fields of HcInterrupt reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcInterruptStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcINTERRUPT_STATUS InterruptStatus;\r
-\r
- *(UINT32 *) &InterruptStatus = OhciGetOperationalReg (Ohc->PciIo, HC_INTERRUPT_STATUS);\r
-\r
- switch (Field){\r
- case SCHEDULE_OVERRUN:\r
- return InterruptStatus.SchedulingOverrun;\r
- break;\r
-\r
- case WRITEBACK_DONE_HEAD:\r
- return InterruptStatus.WriteBackDone;\r
- break;\r
-\r
- case START_OF_FRAME:\r
- return InterruptStatus.Sof;\r
- break;\r
-\r
- case RESUME_DETECT:\r
- return InterruptStatus.ResumeDetected;\r
- break;\r
-\r
- case UNRECOVERABLE_ERROR:\r
- return InterruptStatus.UnrecoverableError;\r
- break;\r
-\r
- case FRAME_NUMBER_OVERFLOW:\r
- return InterruptStatus.FrameNumOverflow;\r
- break;\r
-\r
- case ROOTHUB_STATUS_CHANGE:\r
- return InterruptStatus.RHStatusChange;\r
- break;\r
-\r
- case OWNERSHIP_CHANGE:\r
- return InterruptStatus.OwnerChange;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set Interrupt Control reg value\r
-\r
- @param Ohc UHC private data\r
- @param StatEnable Enable or Disable\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetInterruptControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN BOOLEAN StatEnable,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcINTERRUPT_CONTROL InterruptState;\r
-\r
-\r
- ZeroMem (&InterruptState, sizeof (HcINTERRUPT_CONTROL));\r
-\r
- if(Field & SCHEDULE_OVERRUN) {\r
- InterruptState.SchedulingOverrunInt = Value;\r
- }\r
-\r
- if(Field & WRITEBACK_DONE_HEAD) {\r
- InterruptState.WriteBackDoneInt = Value;\r
- }\r
- if(Field & START_OF_FRAME) {\r
- InterruptState.SofInt = Value;\r
- }\r
-\r
- if(Field & RESUME_DETECT) {\r
- InterruptState.ResumeDetectedInt = Value;\r
- }\r
-\r
- if(Field & UNRECOVERABLE_ERROR) {\r
- InterruptState.UnrecoverableErrorInt = Value;\r
- }\r
-\r
- if(Field & FRAME_NUMBER_OVERFLOW) {\r
- InterruptState.FrameNumOverflowInt = Value;\r
- }\r
-\r
- if(Field & ROOTHUB_STATUS_CHANGE) {\r
- InterruptState.RHStatusChangeInt = Value;\r
- }\r
-\r
- if(Field & OWNERSHIP_CHANGE) {\r
- InterruptState.OwnerChangedInt = Value;\r
- }\r
-\r
- if(Field & MASTER_INTERRUPT) {\r
- InterruptState.MasterInterruptEnable = Value;\r
- }\r
-\r
- if (StatEnable) {\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_INTERRUPT_ENABLE, &InterruptState);\r
- } else {\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_INTERRUPT_DISABLE, &InterruptState);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get field of HcInterruptControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcInterruptControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcINTERRUPT_CONTROL InterruptState;\r
-\r
- *(UINT32 *) &InterruptState = OhciGetOperationalReg (Ohc->PciIo, HC_INTERRUPT_ENABLE);\r
-\r
- switch (Field){\r
- case SCHEDULE_OVERRUN:\r
- return InterruptState.SchedulingOverrunInt;\r
- break;\r
-\r
- case WRITEBACK_DONE_HEAD:\r
- return InterruptState.WriteBackDoneInt;\r
- break;\r
-\r
- case START_OF_FRAME:\r
- return InterruptState.SofInt;\r
- break;\r
-\r
- case RESUME_DETECT:\r
- return InterruptState.ResumeDetectedInt;\r
- break;\r
-\r
- case UNRECOVERABLE_ERROR:\r
- return InterruptState.UnrecoverableErrorInt;\r
- break;\r
-\r
- case FRAME_NUMBER_OVERFLOW:\r
- return InterruptState.FrameNumOverflowInt;\r
- break;\r
-\r
- case ROOTHUB_STATUS_CHANGE:\r
- return InterruptState.RHStatusChangeInt;\r
- break;\r
-\r
- case OWNERSHIP_CHANGE:\r
- return InterruptState.OwnerChangedInt;\r
- break;\r
-\r
- case MASTER_INTERRUPT:\r
- return InterruptState.MasterInterruptEnable;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set memory pointer of specific type\r
-\r
- @param Ohc UHC private data\r
- @param PointerType Type of the pointer to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Memory pointer set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetMemoryPointer(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 PointerType,\r
- IN VOID *Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Verify;\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, PointerType, &Value);\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Verify = OhciGetOperationalReg (Ohc->PciIo, PointerType);\r
-\r
- while (Verify != (UINT32)(UINTN) Value) {\r
- gBS->Stall(1000);\r
- Verify = OhciGetOperationalReg (Ohc->PciIo, PointerType);\r
- };\r
-\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get memory pointer of specific type\r
-\r
- @param Ohc UHC private data\r
- @param PointerType Type of pointer\r
-\r
- @retval Memory pointer of the specific type\r
-\r
-**/\r
-\r
-VOID *\r
-OhciGetMemoryPointer (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 PointerType\r
- )\r
-{\r
-\r
- return (VOID *)(UINTN) OhciGetOperationalReg (Ohc->PciIo, PointerType);\r
-}\r
-\r
-\r
-/**\r
-\r
- Set Frame Interval value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameInterval (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcFRM_INTERVAL FrameInterval;\r
-\r
-\r
- *(UINT32 *) &FrameInterval = OhciGetOperationalReg(Ohc->PciIo, HC_FRM_INTERVAL);\r
-\r
- if (Field & FRAME_INTERVAL) {\r
- FrameInterval.FrmIntervalToggle = !FrameInterval.FrmIntervalToggle;\r
- FrameInterval.FrameInterval = Value;\r
- }\r
-\r
- if (Field & FS_LARGEST_DATA_PACKET) {\r
- FrameInterval.FSMaxDataPacket = Value;\r
- }\r
-\r
- if (Field & FRMINT_TOGGLE) {\r
- FrameInterval.FrmIntervalToggle = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (\r
- Ohc->PciIo,\r
- HC_FRM_INTERVAL,\r
- &FrameInterval\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get field of frame interval reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetFrameInterval (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcFRM_INTERVAL FrameInterval;\r
-\r
- *(UINT32 *) &FrameInterval = OhciGetOperationalReg (Ohc->PciIo, HC_FRM_INTERVAL);\r
-\r
- switch (Field){\r
- case FRAME_INTERVAL:\r
- return FrameInterval.FrameInterval;\r
- break;\r
-\r
- case FS_LARGEST_DATA_PACKET:\r
- return FrameInterval.FSMaxDataPacket;\r
- break;\r
-\r
- case FRMINT_TOGGLE:\r
- return FrameInterval.FrmIntervalToggle;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set Frame Remaining reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameRemaining (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcFRAME_REMAINING FrameRemaining;\r
-\r
-\r
- *(UINT32 *) &FrameRemaining = OhciGetOperationalReg (Ohc->PciIo, HC_FRM_REMAINING);\r
-\r
- FrameRemaining.FrameRemaining = Value;\r
- FrameRemaining.FrameRemainingToggle = !FrameRemaining.FrameRemainingToggle;\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_FRM_REMAINING, &FrameRemaining);\r
-\r
- return Status;\r
-}\r
-/**\r
-\r
- Get value of frame remaining reg\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of frame remaining reg\r
-\r
-**/\r
-UINT32\r
-OhciGetFrameRemaining (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-\r
-{\r
- HcFRAME_REMAINING FrameRemaining;\r
-\r
-\r
- *(UINT32 *) &FrameRemaining = OhciGetOperationalReg (Ohc->PciIo, HC_FRM_REMAINING);\r
-\r
- switch (Field){\r
- case FRAME_REMAINING:\r
- return FrameRemaining.FrameRemaining;\r
- break;\r
-\r
- case FRAME_REMAIN_TOGGLE:\r
- return FrameRemaining.FrameRemainingToggle;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set frame number reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameNumber(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_FRM_NUMBER, &Value);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get frame number reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of frame number reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetFrameNumber (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- return OhciGetOperationalReg(Ohc->PciIo, HC_FRM_NUMBER);\r
-}\r
-\r
-/**\r
-\r
- Set period start reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetPeriodicStart (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_PERIODIC_START, &Value);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get periodic start reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @param Value of periodic start reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetPeriodicStart (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- return OhciGetOperationalReg(Ohc->PciIo, HC_PERIODIC_START);\r
-}\r
-\r
-\r
-/**\r
-\r
- Set Ls Threshold reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetLsThreshold (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_LS_THREASHOLD, &Value);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get Ls Threshold reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of Ls Threshold reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetLsThreshold (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- return OhciGetOperationalReg(Ohc->PciIo, HC_LS_THREASHOLD);\r
-}\r
-\r
-/**\r
-\r
- Set Root Hub Descriptor reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetRootHubDescriptor (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcRH_DESC_A DescriptorA;\r
- HcRH_DESC_B DescriptorB;\r
-\r
-\r
- if (Field & (RH_DEV_REMOVABLE | RH_PORT_PWR_CTRL_MASK)) {\r
- *(UINT32 *) &DescriptorB = OhciGetOperationalReg (Ohc->PciIo, HC_RH_DESC_B);\r
-\r
- if(Field & RH_DEV_REMOVABLE) {\r
- DescriptorB.DeviceRemovable = Value;\r
- }\r
- if(Field & RH_PORT_PWR_CTRL_MASK) {\r
- DescriptorB.PortPowerControlMask = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_RH_DESC_B, &DescriptorB);\r
-\r
- return Status;\r
- }\r
-\r
- *(UINT32 *)&DescriptorA = OhciGetOperationalReg (Ohc->PciIo, HC_RH_DESC_A);\r
-\r
- if(Field & RH_NUM_DS_PORTS) {\r
- DescriptorA.NumDownStrmPorts = Value;\r
- }\r
- if(Field & RH_NO_PSWITCH) {\r
- DescriptorA.NoPowerSwitch = Value;\r
- }\r
- if(Field & RH_PSWITCH_MODE) {\r
- DescriptorA.PowerSwitchMode = Value;\r
- }\r
- if(Field & RH_DEVICE_TYPE) {\r
- DescriptorA.DeviceType = Value;\r
- }\r
- if(Field & RH_OC_PROT_MODE) {\r
- DescriptorA.OverCurrentProtMode = Value;\r
- }\r
- if(Field & RH_NOC_PROT) {\r
- DescriptorA.NoOverCurrentProtMode = Value;\r
- }\r
- if(Field & RH_NO_POTPGT) {\r
- DescriptorA.PowerOnToPowerGoodTime = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_RH_DESC_A, &DescriptorA);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get Root Hub Descriptor reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetRootHubDescriptor (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcRH_DESC_A DescriptorA;\r
- HcRH_DESC_B DescriptorB;\r
-\r
-\r
- *(UINT32 *) &DescriptorA = OhciGetOperationalReg (Ohc->PciIo, HC_RH_DESC_A);\r
- *(UINT32 *) &DescriptorB = OhciGetOperationalReg (Ohc->PciIo, HC_RH_DESC_B);\r
-\r
- switch (Field){\r
- case RH_DEV_REMOVABLE:\r
- return DescriptorB.DeviceRemovable;\r
- break;\r
-\r
- case RH_PORT_PWR_CTRL_MASK:\r
- return DescriptorB.PortPowerControlMask;\r
- break;\r
-\r
- case RH_NUM_DS_PORTS:\r
- return DescriptorA.NumDownStrmPorts;\r
- break;\r
-\r
- case RH_NO_PSWITCH:\r
- return DescriptorA.NoPowerSwitch;\r
- break;\r
-\r
- case RH_PSWITCH_MODE:\r
- return DescriptorA.PowerSwitchMode;\r
- break;\r
-\r
- case RH_DEVICE_TYPE:\r
- return DescriptorA.DeviceType;\r
- break;\r
-\r
- case RH_OC_PROT_MODE:\r
- return DescriptorA.OverCurrentProtMode;\r
- break;\r
-\r
- case RH_NOC_PROT:\r
- return DescriptorA.NoOverCurrentProtMode;\r
- break;\r
-\r
- case RH_NO_POTPGT:\r
- return DescriptorA.PowerOnToPowerGoodTime;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
-\r
- Set Root Hub Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetRootHubStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcRH_STATUS RootHubStatus;\r
-\r
-\r
- ZeroMem (&RootHubStatus, sizeof(HcRH_STATUS));\r
-\r
- if(Field & RH_LOCAL_PSTAT){\r
- RootHubStatus.LocalPowerStat = 1;\r
- }\r
- if(Field & RH_OC_ID){\r
- RootHubStatus.OverCurrentIndicator = 1;\r
- }\r
- if(Field & RH_REMOTE_WK_ENABLE){\r
- RootHubStatus.DevRemoteWakeupEnable = 1;\r
- }\r
- if(Field & RH_LOCAL_PSTAT_CHANGE){\r
- RootHubStatus.LocalPowerStatChange = 1;\r
- }\r
- if(Field & RH_OC_ID_CHANGE){\r
- RootHubStatus.OverCurrentIndicatorChange = 1;\r
- }\r
- if(Field & RH_CLR_RMT_WK_ENABLE){\r
- RootHubStatus.ClearRemoteWakeupEnable = 1;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_RH_STATUS, &RootHubStatus);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get Root Hub Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetRootHubStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcRH_STATUS RootHubStatus;\r
-\r
-\r
- *(UINT32 *) &RootHubStatus = OhciGetOperationalReg (Ohc->PciIo, HC_RH_STATUS);\r
-\r
- switch (Field) {\r
- case RH_LOCAL_PSTAT:\r
- return RootHubStatus.LocalPowerStat;\r
- break;\r
- case RH_OC_ID:\r
- return RootHubStatus.OverCurrentIndicator;\r
- break;\r
- case RH_REMOTE_WK_ENABLE:\r
- return RootHubStatus.DevRemoteWakeupEnable;\r
- break;\r
- case RH_LOCAL_PSTAT_CHANGE:\r
- return RootHubStatus.LocalPowerStatChange;\r
- break;\r
- case RH_OC_ID_CHANGE:\r
- return RootHubStatus.OverCurrentIndicatorChange;\r
- break;\r
- case RH_CLR_RMT_WK_ENABLE:\r
- return RootHubStatus.ClearRemoteWakeupEnable;\r
- break;\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
-\r
- Set Root Hub Port Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Index Index of the port\r
- @param Field Field to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetRootHubPortStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Index,\r
- IN UINTN Field\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcRHPORT_STATUS PortStatus;\r
-\r
-\r
- ZeroMem (&PortStatus, sizeof(HcRHPORT_STATUS));\r
-\r
- if (Field & RH_CLEAR_PORT_ENABLE) {\r
- PortStatus.CurrentConnectStat = 1;\r
- }\r
- if (Field & RH_SET_PORT_ENABLE) {\r
- PortStatus.EnableStat = 1;\r
- }\r
- if (Field & RH_SET_PORT_SUSPEND) {\r
- PortStatus.SuspendStat = 1;\r
- }\r
- if (Field & RH_CLEAR_SUSPEND_STATUS) {\r
- PortStatus.OCIndicator = 1;\r
- }\r
- if (Field & RH_SET_PORT_RESET) {\r
- PortStatus.ResetStat = 1;\r
- }\r
- if (Field & RH_SET_PORT_POWER) {\r
- PortStatus.PowerStat = 1;\r
- }\r
- if (Field & RH_CLEAR_PORT_POWER) {\r
- PortStatus.LsDeviceAttached = 1;\r
- }\r
- if (Field & RH_CONNECT_STATUS_CHANGE) {\r
- PortStatus.ConnectStatChange = 1;\r
- }\r
- if (Field & RH_PORT_ENABLE_STAT_CHANGE) {\r
- PortStatus.EnableStatChange = 1;\r
- }\r
- if (Field & RH_PORT_SUSPEND_STAT_CHANGE) {\r
- PortStatus.SuspendStatChange = 1;\r
- }\r
- if (Field & RH_OC_INDICATOR_CHANGE) {\r
- PortStatus.OCIndicatorChange = 1;\r
- }\r
- if (Field & RH_PORT_RESET_STAT_CHANGE ) {\r
- PortStatus.ResetStatChange = 1;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc->PciIo, HC_RH_PORT_STATUS + (Index * 4), &PortStatus);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get Root Hub Port Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Index Index of the port\r
- @param Field Field to get\r
-\r
- @retval Value of the field and index\r
-\r
-**/\r
-\r
-UINT32\r
-OhciReadRootHubPortStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Index,\r
- IN UINTN Field\r
- )\r
-{\r
- HcRHPORT_STATUS PortStatus;\r
-\r
- *(UINT32 *) &PortStatus = OhciGetOperationalReg (\r
- Ohc->PciIo,\r
- HC_RH_PORT_STATUS + (Index * 4)\r
- );\r
-\r
- switch (Field){\r
- case RH_CURR_CONNECT_STAT:\r
- return PortStatus.CurrentConnectStat;\r
- break;\r
- case RH_PORT_ENABLE_STAT:\r
- return PortStatus.EnableStat;\r
- break;\r
- case RH_PORT_SUSPEND_STAT:\r
- return PortStatus.SuspendStat;\r
- break;\r
- case RH_PORT_OC_INDICATOR:\r
- return PortStatus.OCIndicator;\r
- break;\r
- case RH_PORT_RESET_STAT:\r
- return PortStatus.ResetStat;\r
- break;\r
- case RH_PORT_POWER_STAT:\r
- return PortStatus.PowerStat;\r
- break;\r
- case RH_LSDEVICE_ATTACHED:\r
- return PortStatus.LsDeviceAttached;\r
- break;\r
- case RH_CONNECT_STATUS_CHANGE:\r
- return PortStatus.ConnectStatChange;\r
- break;\r
- case RH_PORT_ENABLE_STAT_CHANGE:\r
- return PortStatus.EnableStatChange;\r
- break;\r
- case RH_PORT_SUSPEND_STAT_CHANGE:\r
- return PortStatus.SuspendStatChange;\r
- break;\r
- case RH_OC_INDICATOR_CHANGE:\r
- return PortStatus.OCIndicatorChange;\r
- break;\r
- case RH_PORT_RESET_STAT_CHANGE:\r
- return PortStatus.ResetStatChange;\r
- break;\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
+++ /dev/null
-/** @file\r
-This file contains the definination for host controller\r
-register operation routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#ifndef _OHCI_REG_H\r
-#define _OHCI_REG_H\r
-\r
-#define HC_STATE_RESET 0x0\r
-#define HC_STATE_RESUME 0x1\r
-#define HC_STATE_OPERATIONAL 0x2\r
-#define HC_STATE_SUSPEND 0x3\r
-\r
-#define PERIODIC_ENABLE 0x01\r
-#define ISOCHRONOUS_ENABLE 0x02\r
-#define CONTROL_ENABLE 0x04\r
-#define BULK_ENABLE 0x08\r
-#define CONTROL_BULK_RATIO 0x10\r
-\r
-#define HC_FUNCTIONAL_STATE 0x20\r
-#define INTERRUPT_ROUTING 0x40\r
-\r
-#define HC_RESET 0x01\r
-#define CONTROL_LIST_FILLED 0x02\r
-#define BULK_LIST_FILLED 0x04\r
-#define CHANGE_OWNER_REQUEST 0x08\r
-\r
-#define SCHEDULE_OVERRUN_COUNT 0x10\r
-\r
-#define SCHEDULE_OVERRUN 0x00001\r
-#define WRITEBACK_DONE_HEAD 0x00002\r
-#define START_OF_FRAME 0x00004\r
-#define RESUME_DETECT 0x00008\r
-#define UNRECOVERABLE_ERROR 0x00010\r
-#define FRAME_NUMBER_OVERFLOW 0x00020\r
-#define ROOTHUB_STATUS_CHANGE 0x00040\r
-#define OWNERSHIP_CHANGE 0x00080\r
-\r
-#define MASTER_INTERRUPT 0x00400\r
-\r
-#define CONTROL_HEAD 0x001\r
-#define BULK_HEAD 0x002\r
-#define DONE_HEAD 0x004\r
-\r
-#define Hc_HCCA 0x001\r
-#define Hc_PERIODIC_CURRENT 0x002\r
-#define Hc_CONTOL_HEAD 0x004\r
-#define Hc_CONTROL_CURRENT_PTR 0x008\r
-#define Hc_BULK_HEAD 0x010\r
-#define Hc_BULK_CURRENT_PTR 0x020\r
-#define Hc_DONE_HEAD 0x040\r
-\r
-#define FRAME_INTERVAL 0x008\r
-#define FS_LARGEST_DATA_PACKET 0x010\r
-#define FRMINT_TOGGLE 0x020\r
-#define FRAME_REMAINING 0x040\r
-#define FRAME_REMAIN_TOGGLE 0x080\r
-\r
-#define RH_DESC_A 0x00001\r
-#define RH_DESC_B 0x00002\r
-#define RH_NUM_DS_PORTS 0x00004\r
-#define RH_NO_PSWITCH 0x00008\r
-#define RH_PSWITCH_MODE 0x00010\r
-#define RH_DEVICE_TYPE 0x00020\r
-#define RH_OC_PROT_MODE 0x00040\r
-#define RH_NOC_PROT 0x00080\r
-#define RH_POTPGT 0x00100\r
-#define RH_NO_POTPGT 0x00200\r
-#define RH_DEV_REMOVABLE 0x00400\r
-#define RH_PORT_PWR_CTRL_MASK 0x00800\r
-\r
-#define RH_LOCAL_PSTAT 0x00001\r
-#define RH_OC_ID 0x00002\r
-#define RH_REMOTE_WK_ENABLE 0x00004\r
-#define RH_LOCAL_PSTAT_CHANGE 0x00008\r
-#define RH_OC_ID_CHANGE 0x00010\r
-#define RH_CLR_RMT_WK_ENABLE 0x00020\r
-\r
-#define RH_CLEAR_PORT_ENABLE 0x0001\r
-#define RH_SET_PORT_ENABLE 0x0002\r
-#define RH_SET_PORT_SUSPEND 0x0004\r
-#define RH_CLEAR_SUSPEND_STATUS 0x0008\r
-#define RH_SET_PORT_RESET 0x0010\r
-#define RH_SET_PORT_POWER 0x0020\r
-#define RH_CLEAR_PORT_POWER 0x0040\r
-#define RH_CONNECT_STATUS_CHANGE 0x10000\r
-#define RH_PORT_ENABLE_STAT_CHANGE 0x20000\r
-#define RH_PORT_SUSPEND_STAT_CHANGE 0x40000\r
-#define RH_OC_INDICATOR_CHANGE 0x80000\r
-#define RH_PORT_RESET_STAT_CHANGE 0x100000\r
-\r
-#define RH_CURR_CONNECT_STAT 0x0001\r
-#define RH_PORT_ENABLE_STAT 0x0002\r
-#define RH_PORT_SUSPEND_STAT 0x0004\r
-#define RH_PORT_OC_INDICATOR 0x0008\r
-#define RH_PORT_RESET_STAT 0x0010\r
-#define RH_PORT_POWER_STAT 0x0020\r
-#define RH_LSDEVICE_ATTACHED 0x0040\r
-\r
-#define RESET_SYSTEM_BUS (1 << 0)\r
-#define RESET_HOST_CONTROLLER (1 << 1)\r
-#define RESET_CLOCK_GENERATION (1 << 2)\r
-#define RESET_SSE_GLOBAL (1 << 5)\r
-#define RESET_PSPL (1 << 6)\r
-#define RESET_PCPL (1 << 7)\r
-#define RESET_SSEP1 (1 << 9)\r
-#define RESET_SSEP2 (1 << 10)\r
-#define RESET_SSEP3 (1 << 11)\r
-\r
-#define ONE_SECOND 1000000\r
-#define ONE_MILLI_SEC 1000\r
-#define MAX_BYTES_PER_TD 0x1000\r
-#define MAX_RETRY_TIMES 100\r
-#define PORT_NUMBER_ON_MAINSTONE2 1\r
-\r
-\r
-//\r
-// Operational Register Offsets\r
-//\r
-\r
-//\r
-// Command & Status Registers Offsets\r
-//\r
-#define HC_REVISION 0x00\r
-#define HC_CONTROL 0x04\r
-#define HC_COMMAND_STATUS 0x08\r
-#define HC_INTERRUPT_STATUS 0x0C\r
-#define HC_INTERRUPT_ENABLE 0x10\r
-#define HC_INTERRUPT_DISABLE 0x14\r
-\r
-//\r
-// Memory Pointer Offsets\r
-//\r
-#define HC_HCCA 0x18\r
-#define HC_PERIODIC_CURRENT 0x1C\r
-#define HC_CONTROL_HEAD 0x20\r
-#define HC_CONTROL_CURRENT_PTR 0x24\r
-#define HC_BULK_HEAD 0x28\r
-#define HC_BULK_CURRENT_PTR 0x2C\r
-#define HC_DONE_HEAD 0x30\r
-\r
-//\r
-// Frame Register Offsets\r
-//\r
-#define HC_FRM_INTERVAL 0x34\r
-#define HC_FRM_REMAINING 0x38\r
-#define HC_FRM_NUMBER 0x3C\r
-#define HC_PERIODIC_START 0x40\r
-#define HC_LS_THREASHOLD 0x44\r
-\r
-//\r
-// Root Hub Register Offsets\r
-//\r
-#define HC_RH_DESC_A 0x48\r
-#define HC_RH_DESC_B 0x4C\r
-#define HC_RH_STATUS 0x50\r
-#define HC_RH_PORT_STATUS 0x54\r
-\r
-#define USBHOST_OFFSET_UHCHR 0x64 // Usb Host reset register\r
-\r
-#define OHC_BAR_INDEX 0\r
-\r
-//\r
-// Usb Host controller register offset\r
-//\r
-#define USBHOST_OFFSET_UHCREV 0x0 // Usb Host revision register\r
-#define USBHOST_OFFSET_UHCHCON 0x4 // Usb Host control register\r
-#define USBHOST_OFFSET_UHCCOMS 0x8 // Usb Host Command Status register\r
-#define USBHOST_OFFSET_UHCINTS 0xC // Usb Host Interrupt Status register\r
-#define USBHOST_OFFSET_UHCINTE 0x10 // Usb Host Interrupt Enable register\r
-#define USBHOST_OFFSET_UHCINTD 0x14 // Usb Host Interrupt Disable register\r
-#define USBHOST_OFFSET_UHCHCCA 0x18 // Usb Host Controller Communication Area\r
-#define USBHOST_OFFSET_UHCPCED 0x1C // Usb Host Period Current Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCCHED 0x20 // Usb Host Control Head Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCCCED 0x24 // Usb Host Control Current Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCBHED 0x28 // Usb Host Bulk Head Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCBCED 0x2C // Usb Host Bulk Current Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCDHEAD 0x30 // Usb Host Done Head register\r
-#define USBHOST_OFFSET_UHCFMI 0x34 // Usb Host Frame Interval register\r
-#define USBHOST_OFFSET_UHCFMR 0x38 // Usb Host Frame Remaining register\r
-#define USBHOST_OFFSET_UHCFMN 0x3C // Usb Host Frame Number register\r
-#define USBHOST_OFFSET_UHCPERS 0x40 // Usb Host Periodic Start register\r
-#define USBHOST_OFFSET_UHCLST 0x44 // Usb Host Low-Speed Threshold register\r
-#define USBHOST_OFFSET_UHCRHDA 0x48 // Usb Host Root Hub Descriptor A register\r
-#define USBHOST_OFFSET_UHCRHDB 0x4C // Usb Host Root Hub Descriptor B register\r
-#define USBHOST_OFFSET_UHCRHS 0x50 // Usb Host Root Hub Status register\r
-#define USBHOST_OFFSET_UHCRHPS1 0x54 // Usb Host Root Hub Port Status 1 register\r
-\r
-//\r
-// Usb Host controller register bit fields\r
-//\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT8 ProgInterface;\r
- UINT8 SubClassCode;\r
- UINT8 BaseCode;\r
-} USB_CLASSC;\r
-\r
-typedef struct {\r
- UINT32 Revision:8;\r
- UINT32 Rsvd:24;\r
-} HcREVISION;\r
-\r
-typedef struct {\r
- UINT32 ControlBulkRatio:2;\r
- UINT32 PeriodicEnable:1;\r
- UINT32 IsochronousEnable:1;\r
- UINT32 ControlEnable:1;\r
- UINT32 BulkEnable:1;\r
- UINT32 FunctionalState:2;\r
- UINT32 InterruptRouting:1;\r
- UINT32 RemoteWakeup:1;\r
- UINT32 RemoteWakeupEnable:1;\r
- UINT32 Reserved:21;\r
-} HcCONTROL;\r
-\r
-typedef struct {\r
- UINT32 HcReset:1;\r
- UINT32 ControlListFilled:1;\r
- UINT32 BulkListFilled:1;\r
- UINT32 ChangeOwnerRequest:1;\r
- UINT32 Reserved1:12;\r
- UINT32 ScheduleOverrunCount:2;\r
- UINT32 Reserved:14;\r
-} HcCOMMAND_STATUS;\r
-\r
-typedef struct {\r
- UINT32 SchedulingOverrun:1;\r
- UINT32 WriteBackDone:1;\r
- UINT32 Sof:1;\r
- UINT32 ResumeDetected:1;\r
- UINT32 UnrecoverableError:1;\r
- UINT32 FrameNumOverflow:1;\r
- UINT32 RHStatusChange:1;\r
- UINT32 Reserved1:23;\r
- UINT32 OwnerChange:1;\r
- UINT32 Reserved2:1;\r
-} HcINTERRUPT_STATUS;\r
-\r
-typedef struct {\r
- UINT32 SchedulingOverrunInt:1;\r
- UINT32 WriteBackDoneInt:1;\r
- UINT32 SofInt:1;\r
- UINT32 ResumeDetectedInt:1;\r
- UINT32 UnrecoverableErrorInt:1;\r
- UINT32 FrameNumOverflowInt:1;\r
- UINT32 RHStatusChangeInt:1;\r
- UINT32 Reserved:23;\r
- UINT32 OwnerChangedInt:1;\r
- UINT32 MasterInterruptEnable:1;\r
-} HcINTERRUPT_CONTROL;\r
-\r
-typedef struct {\r
- UINT32 Rerserved:8;\r
- UINT32 Hcca:24;\r
-} HcHCCA;\r
-\r
-typedef struct {\r
- UINT32 Reserved:4;\r
- UINT32 MemoryPtr:28;\r
-} HcMEMORY_PTR;\r
-\r
-typedef struct {\r
- UINT32 FrameInterval:14;\r
- UINT32 Reserved:2;\r
- UINT32 FSMaxDataPacket:15;\r
- UINT32 FrmIntervalToggle:1;\r
-} HcFRM_INTERVAL;\r
-\r
-typedef struct {\r
- UINT32 FrameRemaining:14;\r
- UINT32 Reserved:17;\r
- UINT32 FrameRemainingToggle:1;\r
-} HcFRAME_REMAINING;\r
-\r
-typedef struct {\r
- UINT32 FrameNumber:16;\r
- UINT32 Reserved:16;\r
-} HcFRAME_NUMBER;\r
-\r
-typedef struct {\r
- UINT32 PeriodicStart:14;\r
- UINT32 Reserved:18;\r
-} HcPERIODIC_START;\r
-\r
-typedef struct {\r
- UINT32 LsThreshold:12;\r
- UINT32 Reserved:20;\r
-} HcLS_THRESHOLD;\r
-\r
-typedef struct {\r
- UINT32 NumDownStrmPorts:8;\r
- UINT32 PowerSwitchMode:1;\r
- UINT32 NoPowerSwitch:1;\r
- UINT32 DeviceType:1;\r
- UINT32 OverCurrentProtMode:1;\r
- UINT32 NoOverCurrentProtMode:1;\r
- UINT32 Reserved:11;\r
- UINT32 PowerOnToPowerGoodTime:8;\r
-} HcRH_DESC_A;\r
-\r
-typedef struct {\r
- UINT32 DeviceRemovable:16;\r
- UINT32 PortPowerControlMask:16;\r
-} HcRH_DESC_B;\r
-\r
-typedef struct {\r
- UINT32 LocalPowerStat:1;\r
- UINT32 OverCurrentIndicator:1;\r
- UINT32 Reserved1:13;\r
- UINT32 DevRemoteWakeupEnable:1;\r
- UINT32 LocalPowerStatChange:1;\r
- UINT32 OverCurrentIndicatorChange:1;\r
- UINT32 Reserved2:13;\r
- UINT32 ClearRemoteWakeupEnable:1;\r
-} HcRH_STATUS;\r
-\r
-typedef struct {\r
- UINT32 CurrentConnectStat:1;\r
- UINT32 EnableStat:1;\r
- UINT32 SuspendStat:1;\r
- UINT32 OCIndicator:1;\r
- UINT32 ResetStat:1;\r
- UINT32 Reserved1:3;\r
- UINT32 PowerStat:1;\r
- UINT32 LsDeviceAttached:1;\r
- UINT32 Reserved2:6;\r
- UINT32 ConnectStatChange:1;\r
- UINT32 EnableStatChange:1;\r
- UINT32 SuspendStatChange:1;\r
- UINT32 OCIndicatorChange:1;\r
- UINT32 ResetStatChange:1;\r
- UINT32 Reserved3:11;\r
-} HcRHPORT_STATUS;\r
-\r
-typedef struct {\r
- UINT32 FSBIR:1;\r
- UINT32 FHR:1;\r
- UINT32 CGR:1;\r
- UINT32 SSDC:1;\r
- UINT32 UIT:1;\r
- UINT32 SSE:1;\r
- UINT32 PSPL:1;\r
- UINT32 PCPL:1;\r
- UINT32 Reserved0:1;\r
- UINT32 SSEP1:1;\r
- UINT32 SSEP2:1;\r
- UINT32 SSEP3:1;\r
- UINT32 Reserved1:20;\r
-} HcRESET;\r
-\r
-\r
-#pragma pack()\r
-\r
-//\r
-// Func List\r
-//\r
-\r
-\r
-/**\r
-\r
- Get OHCI operational reg value\r
-\r
- @param PciIo PciIo protocol instance\r
- @param Offset Offset of the operational reg\r
-\r
- @retval Value of the register\r
-\r
-**/\r
-UINT32\r
-OhciGetOperationalReg (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT32 Offset\r
- );\r
-\r
-/**\r
-\r
- Set OHCI operational reg value\r
-\r
- @param PciIo PCI Bus Io protocol instance\r
- @param Offset Offset of the operational reg\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set to the reg\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-OhciSetOperationalReg (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT32 Offset,\r
- IN VOID *Value\r
- );\r
-\r
-\r
-/**\r
-\r
- Get HcRevision reg value\r
-\r
- @param PciIo PCI Bus Io protocol instance\r
-\r
- @retval Value of the register\r
-\r
-**/\r
-\r
-\r
-UINT32\r
-OhciGetHcRevision (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo\r
- );\r
-\r
-/**\r
-\r
- Set HcReset reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcReset (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get specific field of HcReset reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcReset (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Field\r
- );\r
-/**\r
-\r
- Set HcControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-\r
-\r
-/**\r
-\r
- Get specific field of HcControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-\r
-UINT32\r
-OhciGetHcControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-\r
-/**\r
-\r
- Set HcCommand reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcCommandStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-\r
-/**\r
-\r
- Get specific field of HcCommand reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcCommandStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-/**\r
-\r
- Clear specific fields of Interrupt Status\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to clear\r
-\r
- @retval EFI_SUCCESS Fields cleared\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciClearInterruptStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-/**\r
-\r
- Get fields of HcInterrupt reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcInterruptStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-/**\r
-\r
- Set Interrupt Control reg value\r
-\r
- @param Ohc UHC private data\r
- @param StatEnable Enable or Disable\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetInterruptControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN BOOLEAN StatEnable,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-\r
-/**\r
-\r
- Get field of HcInterruptControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcInterruptControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-\r
-/**\r
-\r
- Set memory pointer of specific type\r
-\r
- @param Ohc UHC private data\r
- @param PointerType Type of the pointer to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Memory pointer set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetMemoryPointer(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 PointerType,\r
- IN VOID *Value\r
- );\r
-\r
-/**\r
-\r
- Get memory pointer of specific type\r
-\r
- @param Ohc UHC private data\r
- @param PointerType Type of pointer\r
-\r
- @retval Memory pointer of the specific type\r
-\r
-**/\r
-\r
-VOID *\r
-OhciGetMemoryPointer (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 PointerType\r
- );\r
-\r
-/**\r
-\r
- Set Frame Interval value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameInterval (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-\r
-\r
-/**\r
-\r
- Get field of frame interval reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetFrameInterval (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-\r
-/**\r
-\r
- Set Frame Remaining reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameRemaining (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- );\r
-\r
-/**\r
-\r
- Get value of frame remaining reg\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of frame remaining reg\r
-\r
-**/\r
-UINT32\r
-OhciGetFrameRemaining (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-/**\r
-\r
- Set frame number reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameNumber(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- );\r
-\r
-/**\r
-\r
- Get frame number reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of frame number reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetFrameNumber (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-\r
-/**\r
-\r
- Set period start reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetPeriodicStart (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- );\r
-\r
-\r
-/**\r
-\r
- Get periodic start reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @param Value of periodic start reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetPeriodicStart (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-\r
-/**\r
-\r
- Set Ls Threshold reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetLsThreshold (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- );\r
-\r
-/**\r
-\r
- Get Ls Threshold reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of Ls Threshold reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetLsThreshold (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-/**\r
-\r
- Set Root Hub Descriptor reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetRootHubDescriptor (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-\r
-\r
-/**\r
-\r
- Get Root Hub Descriptor reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetRootHubDescriptor (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-/**\r
-\r
- Set Root Hub Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetRootHubStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-\r
-/**\r
-\r
- Get Root Hub Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetRootHubStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-\r
-\r
-/**\r
-\r
- Set Root Hub Port Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Index Index of the port\r
- @param Field Field to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetRootHubPortStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Index,\r
- IN UINTN Field\r
- );\r
-\r
-\r
-/**\r
-\r
- Get Root Hub Port Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Index Index of the port\r
- @param Field Field to get\r
-\r
- @retval Value of the field and index\r
-\r
-**/\r
-\r
-UINT32\r
-OhciReadRootHubPortStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Index,\r
- IN UINTN Field\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-OHCI transfer scheduling routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "Ohci.h"\r
-\r
-/**\r
-\r
- Add an item of interrupt context\r
-\r
- @param Ohc UHC private data\r
- @param NewEntry New entry to add\r
-\r
- @retval EFI_SUCCESS Item successfully added\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAddInterruptContextEntry (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN INTERRUPT_CONTEXT_ENTRY *NewEntry\r
- )\r
-{\r
- INTERRUPT_CONTEXT_ENTRY *Entry;\r
- EFI_TPL OriginalTPL;\r
-\r
- OriginalTPL = gBS->RaiseTPL (TPL_NOTIFY);\r
-\r
- if (Ohc->InterruptContextList == NULL) {\r
- Ohc->InterruptContextList = NewEntry;\r
- } else {\r
- Entry = Ohc->InterruptContextList;\r
- while (Entry->NextEntry != NULL) {\r
- Entry = Entry->NextEntry;\r
- }\r
- Entry->NextEntry = NewEntry;\r
- }\r
-\r
- gBS->RestoreTPL (OriginalTPL);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Free a interrupt context entry\r
-\r
- @param Ohc UHC private data\r
- @param Entry Pointer to an interrupt context entry\r
-\r
- @retval EFI_SUCCESS Entry freed\r
- @retval EFI_INVALID_PARAMETER Entry is NULL\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeInterruptContextEntry (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN INTERRUPT_CONTEXT_ENTRY *Entry\r
- )\r
-{\r
- TD_DESCRIPTOR *Td;\r
- if (Entry == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- if (Entry->UCBufferMapping != NULL) {\r
- Ohc->PciIo->Unmap(Ohc->PciIo, Entry->UCBufferMapping);\r
- }\r
- if (Entry->UCBuffer != NULL) {\r
- FreePool(Entry->UCBuffer);\r
- }\r
- while (Entry->DataTd) {\r
- Td = Entry->DataTd;\r
- Entry->DataTd = (TD_DESCRIPTOR *)(UINTN)(Entry->DataTd->NextTDPointer);\r
- UsbHcFreeMem(Ohc->MemPool, Td, sizeof(TD_DESCRIPTOR));\r
- }\r
- FreePool(Entry);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Free entries match the device address and endpoint address\r
-\r
- @Param Ohc UHC private date\r
- @Param DeviceAddress Item to free must match this device address\r
- @Param EndPointAddress Item to free must match this end point address\r
- @Param DataToggle DataToggle for output\r
-\r
- @retval EFI_SUCCESS Items match the requirement removed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeInterruptContext(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- OUT UINT8 *DataToggle\r
- )\r
-{\r
- INTERRUPT_CONTEXT_ENTRY *Entry;\r
- INTERRUPT_CONTEXT_ENTRY *TempEntry;\r
- EFI_TPL OriginalTPL;\r
-\r
-\r
- OriginalTPL = gBS->RaiseTPL (TPL_NOTIFY);\r
-\r
- while (Ohc->InterruptContextList != NULL &&\r
- Ohc->InterruptContextList->DeviceAddress == DeviceAddress &&\r
- Ohc->InterruptContextList->EndPointAddress == EndPointAddress) {\r
- TempEntry = Ohc->InterruptContextList;\r
- Ohc->InterruptContextList = Ohc->InterruptContextList->NextEntry;\r
- if (DataToggle != NULL) {\r
- *DataToggle = (UINT8) (TempEntry->DataTd->Word0.DataToggle & 0x1);\r
- }\r
- OhciFreeInterruptContextEntry (Ohc, TempEntry);\r
- }\r
-\r
- Entry = Ohc->InterruptContextList;\r
- if (Entry == NULL) {\r
- gBS->RestoreTPL (OriginalTPL);\r
- return EFI_SUCCESS;\r
- }\r
- while (Entry->NextEntry != NULL) {\r
- if (Entry->NextEntry->DeviceAddress == DeviceAddress &&\r
- Entry->NextEntry->EndPointAddress == EndPointAddress) {\r
- TempEntry = Entry->NextEntry;\r
- Entry->NextEntry = Entry->NextEntry->NextEntry;\r
- if (DataToggle != NULL) {\r
- *DataToggle = (UINT8) (TempEntry->DataTd->Word0.DataToggle & 0x1);\r
- }\r
- OhciFreeInterruptContextEntry (Ohc, TempEntry);\r
- } else {\r
- Entry = Entry->NextEntry;\r
- }\r
- }\r
-\r
- gBS->RestoreTPL (OriginalTPL);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Convert Error code from OHCI format to EFI format\r
-\r
- @Param ErrorCode ErrorCode in OHCI format\r
-\r
- @retval ErrorCode in EFI format\r
-\r
-**/\r
-UINT32\r
-ConvertErrorCode (\r
- IN UINT32 ErrorCode\r
- )\r
-{\r
- UINT32 TransferResult;\r
-\r
- switch (ErrorCode) {\r
- case TD_NO_ERROR:\r
- TransferResult = EFI_USB_NOERROR;\r
- break;\r
-\r
- case TD_TOBE_PROCESSED:\r
- case TD_TOBE_PROCESSED_2:\r
- TransferResult = EFI_USB_ERR_NOTEXECUTE;\r
- break;\r
-\r
- case TD_DEVICE_STALL:\r
- TransferResult = EFI_USB_ERR_STALL;\r
- break;\r
-\r
- case TD_BUFFER_OVERRUN:\r
- case TD_BUFFER_UNDERRUN:\r
- TransferResult = EFI_USB_ERR_BUFFER;\r
- break;\r
-\r
- case TD_CRC_ERROR:\r
- TransferResult = EFI_USB_ERR_CRC;\r
- break;\r
-\r
- case TD_NO_RESPONSE:\r
- TransferResult = EFI_USB_ERR_TIMEOUT;\r
- break;\r
-\r
- case TD_BITSTUFFING_ERROR:\r
- TransferResult = EFI_USB_ERR_BITSTUFF;\r
- break;\r
-\r
- default:\r
- TransferResult = EFI_USB_ERR_SYSTEM;\r
- }\r
-\r
- return TransferResult;\r
-}\r
-\r
-\r
-/**\r
-\r
- Check TDs Results\r
-\r
- @Param Ohc UHC private data\r
- @Param Td TD_DESCRIPTOR\r
- @Param Result Result to return\r
-\r
- @retval TRUE means OK\r
- @retval FLASE means Error or Short packet\r
-\r
-**/\r
-BOOLEAN\r
-OhciCheckTDsResults (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN TD_DESCRIPTOR *Td,\r
- OUT UINT32 *Result\r
- )\r
-{\r
- UINT32 TdCompletionCode;\r
-\r
- *Result = EFI_USB_NOERROR;\r
-\r
- while (Td) {\r
- TdCompletionCode = Td->Word0.ConditionCode;\r
-\r
- *Result |= ConvertErrorCode(TdCompletionCode);\r
- //\r
- // if any error encountered, stop processing the left TDs.\r
- //\r
- if (*Result) {\r
- return FALSE;\r
- }\r
-\r
- Td = (TD_DESCRIPTOR *)(UINTN)(Td->NextTDPointer);\r
- }\r
- return TRUE;\r
-\r
-}\r
-\r
-\r
-/**\r
-\r
- Check the task status on an ED\r
-\r
- @Param Ed Pointer to the ED task that TD hooked on\r
- @Param HeadTd TD header for current transaction\r
-\r
- @retval Task Status Code\r
-\r
-**/\r
-\r
-UINT32\r
-CheckEDStatus (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd,\r
- OUT OHCI_ED_RESULT *EdResult\r
- )\r
-{\r
- while(HeadTd != NULL) {\r
- if (HeadTd->NextTDPointer == 0) {\r
- return TD_NO_ERROR;\r
- }\r
- if (HeadTd->Word0.ConditionCode != 0) {\r
- return HeadTd->Word0.ConditionCode;\r
- }\r
- EdResult->NextToggle = ((UINT8)(HeadTd->Word0.DataToggle) & BIT0) ^ BIT0;\r
- HeadTd = (TD_DESCRIPTOR *)(UINTN)(HeadTd->NextTDPointer);\r
- }\r
- if (OhciGetEDField (Ed, ED_TDHEAD_PTR) != OhciGetEDField (Ed, ED_TDTAIL_PTR)) {\r
- return TD_TOBE_PROCESSED;\r
- }\r
- return TD_NO_ERROR;\r
-}\r
-\r
-/**\r
-\r
- Check the task status\r
-\r
- @Param Ohc UHC private data\r
- @Param ListType Pipe type\r
- @Param Ed Pointer to the ED task hooked on\r
- @Param HeadTd Head of TD corresponding to the task\r
- @Param ErrorCode return the ErrorCode\r
-\r
- @retval EFI_SUCCESS Task done\r
- @retval EFI_NOT_READY Task on processing\r
- @retval EFI_DEVICE_ERROR Some error occured\r
-\r
-**/\r
-EFI_STATUS\r
-CheckIfDone (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN DESCRIPTOR_LIST_TYPE ListType,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd,\r
- OUT OHCI_ED_RESULT *EdResult\r
- )\r
-{\r
- EdResult->ErrorCode = TD_TOBE_PROCESSED;\r
-\r
- switch (ListType) {\r
- case CONTROL_LIST:\r
- if (OhciGetHcCommandStatus (Ohc, CONTROL_LIST_FILLED) != 0) {\r
- return EFI_NOT_READY;\r
- }\r
- break;\r
- case BULK_LIST:\r
- if (OhciGetHcCommandStatus (Ohc, BULK_LIST_FILLED) != 0) {\r
- return EFI_NOT_READY;\r
- }\r
- break;\r
- default:\r
- break;\r
- }\r
-\r
- EdResult->ErrorCode = CheckEDStatus (Ed, HeadTd, EdResult);\r
-\r
- if (EdResult->ErrorCode == TD_NO_ERROR) {\r
- return EFI_SUCCESS;\r
- } else if (EdResult->ErrorCode == TD_TOBE_PROCESSED) {\r
- return EFI_NOT_READY;\r
- } else {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-}\r
-\r
-\r
-/**\r
-\r
- Convert TD condition code to Efi Status\r
-\r
- @Param ConditionCode Condition code to convert\r
-\r
- @retval EFI_SUCCESS No error occured\r
- @retval EFI_NOT_READY TD still on processing\r
- @retval EFI_DEVICE_ERROR Error occured in processing TD\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciTDConditionCodeToStatus (\r
- IN UINT32 ConditionCode\r
- )\r
-{\r
- if (ConditionCode == TD_NO_ERROR) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (ConditionCode == TD_TOBE_PROCESSED) {\r
- return EFI_NOT_READY;\r
- }\r
-\r
- return EFI_DEVICE_ERROR;\r
-}\r
-\r
-/**\r
-\r
- Invoke callbacks hooked on done TDs\r
-\r
- @Param Entry Interrupt transfer transaction information data structure\r
- @Param Context Ohc private data\r
-\r
-**/\r
-\r
-VOID\r
-OhciInvokeInterruptCallBack(\r
- IN INTERRUPT_CONTEXT_ENTRY *Entry,\r
- IN UINT32 Result\r
-)\r
-{\r
- //Generally speaking, Keyboard driver should not\r
- //check the Keyboard buffer if an error happens, it will be robust\r
- //if we NULLed the buffer once error happens\r
- if (Result) {\r
- Entry->CallBackFunction (\r
- NULL,\r
- 0,\r
- Entry->Context,\r
- Result\r
- );\r
- }else{\r
- Entry->CallBackFunction (\r
- (VOID *)(UINTN)(Entry->DataTd->DataBuffer),\r
- Entry->DataTd->ActualSendLength,\r
- Entry->Context,\r
- Result\r
- );\r
- }\r
-}\r
-\r
-\r
-/**\r
-\r
- Timer to submit periodic interrupt transfer, and invoke callbacks hooked on done TDs\r
-\r
- @param Event Event handle\r
- @param Context Device private data\r
-\r
-**/\r
-\r
-VOID\r
-EFIAPI\r
-OhciHouseKeeper (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
-\r
- USB_OHCI_HC_DEV *Ohc;\r
- INTERRUPT_CONTEXT_ENTRY *Entry;\r
- INTERRUPT_CONTEXT_ENTRY *PreEntry;\r
- ED_DESCRIPTOR *Ed;\r
- TD_DESCRIPTOR *DataTd;\r
- TD_DESCRIPTOR *HeadTd;\r
-\r
- UINT8 Toggle;\r
- EFI_TPL OriginalTPL;\r
- UINT32 Result;\r
-\r
- Ohc = (USB_OHCI_HC_DEV *) Context;\r
- OriginalTPL = gBS->RaiseTPL(TPL_NOTIFY);\r
-\r
- Entry = Ohc->InterruptContextList;\r
- PreEntry = NULL;\r
-\r
- while(Entry != NULL) {\r
-\r
- OhciCheckTDsResults(Ohc, Entry->DataTd, &Result );\r
- if (((Result & EFI_USB_ERR_STALL) == EFI_USB_ERR_STALL) ||\r
- ((Result & EFI_USB_ERR_NOTEXECUTE) == EFI_USB_ERR_NOTEXECUTE)) {\r
- PreEntry = Entry;\r
- Entry = Entry->NextEntry;\r
- continue;\r
- }\r
-\r
- if (Entry->CallBackFunction != NULL) {\r
- OhciInvokeInterruptCallBack (Entry, Result);\r
- if (Ohc->InterruptContextList == NULL) {\r
- gBS->RestoreTPL (OriginalTPL);\r
- return;\r
- }\r
- }\r
- if (Entry->IsPeriodic) {\r
-\r
- Ed = Entry->Ed;\r
- HeadTd = Entry->DataTd;\r
- DataTd = HeadTd;\r
- Toggle = 0;\r
- if (Result == EFI_USB_NOERROR) {\r
- //\r
- // Update toggle if there is no error, and re-submit the interrupt Ed&Tds\r
- //\r
- if ((Ed != NULL) && (DataTd != NULL)) {\r
- Ed->Word0.Skip = 1;\r
- }\r
- //\r
- // From hcir1_0a.pdf 4.2.2\r
- // ToggleCarry:This bit is the data toggle carry bit,\r
- // Whenever a TD is retired, this bit is written to\r
- // contain the last data toggle value(LSb of data Toggel\r
- // file) from the retired TD.\r
- // This field is not used for Isochronous Endpoints\r
- //\r
- if (Ed == NULL) {\r
- return;\r
- }\r
- Toggle = (UINT8) OhciGetEDField (Ed, ED_DTTOGGLE);\r
- while(DataTd != NULL) {\r
- if (DataTd->NextTDPointer == 0) {\r
- DataTd->Word0.DataToggle = 0;\r
- break;\r
- } else {\r
- OhciSetTDField (DataTd, TD_DT_TOGGLE, Toggle);\r
- }\r
- DataTd = (TD_DESCRIPTOR *)(UINTN)(DataTd->NextTDPointer);\r
- Toggle ^= 1;\r
- }\r
- //\r
- // HC will only update DataToggle, ErrorCount, ConditionCode\r
- // CurrentBufferPointer & NextTD, so we only need to update\r
- // them once we want to active them again\r
- //\r
- DataTd = HeadTd;\r
- while (DataTd != NULL) {\r
- if (DataTd->NextTDPointer == 0) {\r
- OhciSetTDField (DataTd, TD_ERROR_CNT | TD_COND_CODE | TD_CURR_BUFFER_PTR | TD_NEXT_PTR, 0);\r
- break;\r
- }\r
- OhciSetTDField (DataTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (DataTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- DataTd->NextTD = DataTd->NextTDPointer;\r
- DataTd->CurrBufferPointer = DataTd->DataBuffer;\r
- DataTd = (TD_DESCRIPTOR *)(UINTN)(DataTd->NextTDPointer);\r
- }\r
- //\r
- // Active current Ed,Td\r
- //\r
- // HC will only update Halted, ToggleCarry & TDQueueHeadPointer,\r
- // So we only need to update them once we want to active them again.\r
- //\r
- if ((Ed != NULL) && (DataTd != NULL)) {\r
- Ed->Word2.TdHeadPointer = (UINT32)((UINTN)HeadTd>>4);\r
- OhciSetEDField (Ed, ED_HALTED | ED_DTTOGGLE, 0);\r
- Ed->Word0.Skip = 0;\r
- }\r
- }\r
- } else {\r
- if (PreEntry == NULL) {\r
- Ohc->InterruptContextList = Entry->NextEntry;\r
- } else {\r
- PreEntry = Entry;\r
- PreEntry->NextEntry = Entry->NextEntry;\r
- }\r
- OhciFreeInterruptContextEntry (Ohc, PreEntry);\r
- gBS->RestoreTPL (OriginalTPL);\r
- return;\r
- }\r
- PreEntry = Entry;\r
- Entry = Entry->NextEntry;\r
- }\r
- gBS->RestoreTPL (OriginalTPL);\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-This file contains the definination for host controller schedule routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#ifndef _OHCI_SCHED_H\r
-#define _OHCI_SCHED_H\r
-\r
-#include "Descriptor.h"\r
-\r
-#define HCCA_MEM_SIZE 256\r
-#define GRID_SIZE 16\r
-#define GRID_SHIFT 4\r
-\r
-typedef struct _INTERRUPT_CONTEXT_ENTRY INTERRUPT_CONTEXT_ENTRY;\r
-\r
-struct _INTERRUPT_CONTEXT_ENTRY{\r
- UINT8 DeviceAddress;\r
- UINT8 EndPointAddress;\r
- ED_DESCRIPTOR *Ed;\r
- TD_DESCRIPTOR *DataTd;\r
- BOOLEAN IsSlowDevice;\r
- UINT8 MaxPacketLength;\r
- UINTN PollingInterval;\r
- EFI_ASYNC_USB_TRANSFER_CALLBACK CallBackFunction;\r
- VOID *Context;\r
- BOOLEAN IsPeriodic;\r
- VOID *Buffer;\r
- UINTN DataLength;\r
- VOID *UCBuffer;\r
- VOID *UCBufferMapping;\r
- UINT8 *Toggle;\r
- INTERRUPT_CONTEXT_ENTRY *NextEntry;\r
-};\r
-\r
-\r
-typedef struct {\r
- UINT32 ErrorCode;\r
- UINT8 NextToggle;\r
-} OHCI_ED_RESULT;\r
-\r
-/**\r
-\r
- Add an item of interrupt context\r
-\r
- @param Ohc UHC private data\r
- @param NewEntry New entry to add\r
-\r
- @retval EFI_SUCCESS Item successfully added\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAddInterruptContextEntry (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN INTERRUPT_CONTEXT_ENTRY *NewEntry\r
- );\r
-\r
-/**\r
-\r
- Free a interrupt context entry\r
-\r
- @param Ohc UHC private data\r
- @param Entry Pointer to an interrupt context entry\r
-\r
- @retval EFI_SUCCESS Entry freed\r
- @retval EFI_INVALID_PARAMETER Entry is NULL\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeInterruptContextEntry (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN INTERRUPT_CONTEXT_ENTRY *Entry\r
- );\r
-\r
-/**\r
-\r
- Free entries match the device address and endpoint address\r
-\r
- @Param Ohc UHC private date\r
- @Param DeviceAddress Item to free must match this device address\r
- @Param EndPointAddress Item to free must match this end point address\r
- @Param DataToggle DataToggle for output\r
-\r
- @retval EFI_SUCCESS Items match the requirement removed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeInterruptContext(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- OUT UINT8 *DataToggle\r
- );\r
-\r
-\r
-/**\r
-\r
- Convert Error code from OHCI format to EFI format\r
-\r
- @Param ErrorCode ErrorCode in OHCI format\r
-\r
- @retval ErrorCode in EFI format\r
-\r
-**/\r
-UINT32\r
-ConvertErrorCode (\r
- IN UINT32 ErrorCode\r
- );\r
-\r
-\r
-/**\r
-\r
- Check TDs Results\r
-\r
- @Param Ohc UHC private data\r
- @Param Td TD_DESCRIPTOR\r
- @Param Result Result to return\r
-\r
- @retval TRUE means OK\r
- @retval FLASE means Error or Short packet\r
-\r
-**/\r
-BOOLEAN\r
-OhciCheckTDsResults (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN TD_DESCRIPTOR *Td,\r
- OUT UINT32 *Result\r
- );\r
-/**\r
-\r
- Check the task status on an ED\r
-\r
- @Param Ed Pointer to the ED task that TD hooked on\r
- @Param HeadTd TD header for current transaction\r
-\r
- @retval Task Status Code\r
-\r
-**/\r
-\r
-UINT32\r
-CheckEDStatus (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd,\r
- OUT OHCI_ED_RESULT *EdResult\r
- );\r
-/**\r
-\r
- Check the task status\r
-\r
- @Param Ohc UHC private data\r
- @Param ListType Pipe type\r
- @Param Ed Pointer to the ED task hooked on\r
- @Param HeadTd Head of TD corresponding to the task\r
- @Param ErrorCode return the ErrorCode\r
-\r
- @retval EFI_SUCCESS Task done\r
- @retval EFI_NOT_READY Task on processing\r
- @retval EFI_DEVICE_ERROR Some error occured\r
-\r
-**/\r
-EFI_STATUS\r
-CheckIfDone (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN DESCRIPTOR_LIST_TYPE ListType,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd,\r
- OUT OHCI_ED_RESULT *EdResult\r
- );\r
-\r
-/**\r
-\r
- Convert TD condition code to Efi Status\r
-\r
- @Param ConditionCode Condition code to convert\r
-\r
- @retval EFI_SUCCESS No error occured\r
- @retval EFI_NOT_READY TD still on processing\r
- @retval EFI_DEVICE_ERROR Error occured in processing TD\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciTDConditionCodeToStatus (\r
- IN UINT32 ConditionCode\r
- );\r
-\r
-/**\r
-\r
- Invoke callbacks hooked on done TDs\r
-\r
- @Param Entry Interrupt transfer transaction information data structure\r
- @Param Context Ohc private data\r
-\r
-**/\r
-\r
-VOID\r
-OhciInvokeInterruptCallBack(\r
- IN INTERRUPT_CONTEXT_ENTRY *Entry,\r
- IN UINT32 Result\r
-);\r
-\r
-\r
-/**\r
-\r
- Timer to submit periodic interrupt transfer, and invoke callbacks hooked on done TDs\r
-\r
- @param Event Event handle\r
- @param Context Device private data\r
-\r
-**/\r
-\r
-VOID\r
-EFIAPI\r
-OhciHouseKeeper (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file contains URB request, each request is warpped in a\r
-URB (Usb Request Block).\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#include "Ohci.h"\r
-\r
-\r
-/**\r
-\r
- Create a TD\r
-\r
- @Param Ohc UHC private data\r
-\r
- @retval TD structure pointer\r
-\r
-**/\r
-TD_DESCRIPTOR *\r
-OhciCreateTD (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- TD_DESCRIPTOR *Td;\r
-\r
- Td = UsbHcAllocateMem(Ohc->MemPool, sizeof(TD_DESCRIPTOR));\r
- if (Td == NULL) {\r
- DEBUG ((EFI_D_INFO, "STV allocate TD fail !\r\n"));\r
- return NULL;\r
- }\r
- Td->CurrBufferPointer = 0;\r
- Td->NextTD = 0;\r
- Td->BufferEndPointer = 0;\r
- Td->NextTDPointer = 0;\r
-\r
- return Td;\r
-}\r
-\r
-\r
-/**\r
-\r
- Free a TD\r
-\r
- @Param Ohc UHC private data\r
- @Param Td Pointer to a TD to free\r
-\r
- @retval EFI_SUCCESS TD freed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeTD (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN TD_DESCRIPTOR *Td\r
- )\r
-{\r
- if (Td == NULL) {\r
- return EFI_SUCCESS;\r
- }\r
- UsbHcFreeMem(Ohc->MemPool, Td, sizeof(TD_DESCRIPTOR));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Create a ED\r
-\r
- @Param Ohc Device private data\r
-\r
- @retval ED descriptor pointer\r
-\r
-**/\r
-ED_DESCRIPTOR *\r
-OhciCreateED (\r
- USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- ED_DESCRIPTOR *Ed;\r
- Ed = UsbHcAllocateMem(Ohc->MemPool, sizeof (ED_DESCRIPTOR));\r
- if (Ed == NULL) {\r
- DEBUG ((EFI_D_INFO, "STV allocate ED fail !\r\n"));\r
- return NULL;\r
- }\r
- Ed->Word0.Skip = 1;\r
- Ed->TdTailPointer = 0;\r
- Ed->Word2.TdHeadPointer = 0;\r
- Ed->NextED = 0;\r
-\r
- return Ed;\r
-}\r
-\r
-/**\r
-\r
- Free a ED\r
-\r
- @Param Ohc UHC private data\r
- @Param Ed Pointer to a ED to free\r
-\r
- @retval EFI_SUCCESS ED freed\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciFreeED (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *Ed\r
- )\r
-{\r
- if (Ed == NULL) {\r
- return EFI_SUCCESS;\r
- }\r
- UsbHcFreeMem(Ohc->MemPool, Ed, sizeof(ED_DESCRIPTOR));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Free ED\r
-\r
- @Param Ohc Device private data\r
- @Param Ed Pointer to a ED to free\r
-\r
- @retval EFI_SUCCESS ED freed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeAllTDFromED (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *Ed\r
- )\r
-{\r
- TD_DESCRIPTOR *HeadTd;\r
- TD_DESCRIPTOR *TailTd;\r
- TD_DESCRIPTOR *Td;\r
- TD_DESCRIPTOR *TempTd;\r
-\r
- if (Ed == NULL) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- HeadTd = TD_PTR (Ed->Word2.TdHeadPointer);\r
- TailTd = (TD_DESCRIPTOR *)(UINTN)(Ed->TdTailPointer);\r
-\r
- Td = HeadTd;\r
- while (Td != TailTd) {\r
- TempTd = Td;\r
- Td = (TD_DESCRIPTOR *)(UINTN)(Td->NextTDPointer);\r
- OhciFreeTD (Ohc, TempTd);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Find a working ED match the requirement\r
-\r
- @Param EdHead Head of the ED list\r
- @Param DeviceAddress Device address to search\r
- @Param EndPointNum End point num to search\r
- @Param EdDir ED Direction to search\r
-\r
- @retval ED descriptor searched\r
-\r
-**/\r
-\r
-ED_DESCRIPTOR *\r
-OhciFindWorkingEd (\r
- IN ED_DESCRIPTOR *EdHead,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointNum,\r
- IN UINT8 EdDir\r
- )\r
-{\r
- ED_DESCRIPTOR *Ed;\r
-\r
- for (Ed = EdHead; Ed != NULL; Ed = (ED_DESCRIPTOR *)(UINTN)(Ed->NextED)) {\r
- if (Ed->Word2.Halted == 0 && Ed->Word0.Skip == 0 &&\r
- Ed->Word0.FunctionAddress == DeviceAddress && Ed->Word0.EndPointNum == EndPointNum &&\r
- Ed->Word0.Direction == EdDir) {\r
- break;\r
- }\r
- }\r
-\r
- return Ed;\r
-}\r
-\r
-\r
-/**\r
-\r
- Initialize interrupt list.\r
-\r
- @Param Ohc Device private data\r
-\r
- @retval EFI_SUCCESS Initialization done\r
-\r
-**/\r
-EFI_STATUS\r
-OhciInitializeInterruptList (\r
- USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- static UINT32 Leaf[32] = {0, 16, 8, 24, 4, 20, 12, 28, 2, 18, 10, 26, 6, 22, 14, 30, 1, 17,\r
- 9, 25, 5, 21, 13, 29, 3, 19, 11, 27, 7, 23, 15, 31};\r
- UINT32 *HccaInterruptTable;\r
- UINTN Index;\r
- UINTN Level;\r
- UINTN Count;\r
- ED_DESCRIPTOR *NewEd;\r
-\r
- HccaInterruptTable = Ohc->HccaMemoryBlock->HccaInterruptTable;\r
-\r
- for (Index = 0; Index < 32; Index++) {\r
- NewEd = OhciCreateED (Ohc);\r
- if (NewEd == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- HccaInterruptTable[Index] = (UINT32)(UINTN)NewEd;\r
- }\r
-\r
- for (Index = 0; Index < 32; Index++) {\r
- Ohc->IntervalList[0][Index] = (ED_DESCRIPTOR *)(UINTN)HccaInterruptTable[Leaf[Index]];\r
- }\r
-\r
- Count = 32;\r
- for (Level = 1; Level <= 5; Level++) {\r
- Count = Count >> 1;\r
-\r
- for (Index = 0; Index < Count; Index++) {\r
- Ohc->IntervalList[Level][Index] = OhciCreateED (Ohc);\r
- if (HccaInterruptTable[Index] == 0) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- Ohc->IntervalList[Level - 1][Index * 2 ]->NextED = (UINT32)(UINTN)Ohc->IntervalList[Level][Index];\r
- Ohc->IntervalList[Level - 1][Index * 2 + 1]->NextED = (UINT32)(UINTN)Ohc->IntervalList[Level][Index];\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Attach an ED\r
-\r
- @Param Ed Ed to be attached\r
- @Param NewEd Ed to attach\r
-\r
- @retval EFI_SUCCESS NewEd attached to Ed\r
- @retval EFI_INVALID_PARAMETER Ed is NULL\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachED (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN ED_DESCRIPTOR *NewEd\r
- )\r
-{\r
- ED_DESCRIPTOR *Temp;\r
-\r
- if (Ed == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Ed->NextED == 0){\r
- Ed->NextED = (UINT32)(UINTN)NewEd;\r
- } else {\r
- Temp = (ED_DESCRIPTOR *)(UINTN)(Ed->NextED);\r
- Ed->NextED = (UINT32)(UINTN)NewEd;\r
- NewEd->NextED = (UINT32)(UINTN)Temp;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Count ED number on a ED chain\r
-\r
- @Param Ed Head of the ED chain\r
-\r
- @retval ED number on the chain\r
-\r
-**/\r
-\r
-UINTN\r
-CountEdNum (\r
- IN ED_DESCRIPTOR *Ed\r
- )\r
-{\r
- UINTN Count;\r
-\r
- Count = 0;\r
-\r
- while (Ed) {\r
- Ed = (ED_DESCRIPTOR *)(UINTN)(Ed->NextED);\r
- Count++;\r
- }\r
-\r
- return Count;\r
-}\r
-\r
-/**\r
-\r
- Find the minimal burn ED list on a specific depth level\r
-\r
- @Param Ohc Device private data\r
- @Param Depth Depth level\r
-\r
- @retval ED list found\r
-\r
-**/\r
-\r
-ED_DESCRIPTOR *\r
-OhciFindMinInterruptEDList (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Depth\r
- )\r
-{\r
- UINTN EdNum;\r
- UINTN MinEdNum;\r
- ED_DESCRIPTOR *TempEd;\r
- ED_DESCRIPTOR *HeadEd;\r
- UINTN Index;\r
-\r
- if (Depth > 5) {\r
- return NULL;\r
- }\r
-\r
- MinEdNum = 0xFFFFFFFF;\r
- TempEd = NULL;\r
- for (Index = 0; Index < (UINTN)(32 >> Depth); Index++) {\r
- HeadEd = Ohc->IntervalList[Depth][Index];\r
- EdNum = CountEdNum (HeadEd);\r
- if (EdNum < MinEdNum) {\r
- MinEdNum = EdNum;\r
- TempEd = HeadEd;\r
- }\r
- }\r
-\r
- ASSERT (TempEd != NULL);\r
-\r
- return TempEd;\r
-}\r
-\r
-\r
-/**\r
-\r
- Attach an ED to an ED list\r
-\r
- @Param OHC UHC private data\r
- @Param ListType Type of the ED list\r
- @Param Ed ED to attach\r
- @Param EdList ED list to be attached\r
-\r
- @retval EFI_SUCCESS ED attached to ED list\r
-\r
-**/\r
-ED_DESCRIPTOR *\r
-OhciAttachEDToList (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN DESCRIPTOR_LIST_TYPE ListType,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN ED_DESCRIPTOR *EdList\r
- )\r
-{\r
- ED_DESCRIPTOR *HeadEd;\r
-\r
- HeadEd = NULL;\r
- switch(ListType) {\r
- case CONTROL_LIST:\r
- HeadEd = (ED_DESCRIPTOR *) OhciGetMemoryPointer (Ohc, HC_CONTROL_HEAD);\r
- if (HeadEd == NULL) {\r
- OhciSetMemoryPointer (Ohc, HC_CONTROL_HEAD, Ed);\r
- HeadEd = Ed;\r
- } else {\r
- OhciAttachED (HeadEd, Ed);\r
- }\r
- break;\r
-\r
- case BULK_LIST:\r
- HeadEd = (ED_DESCRIPTOR *) OhciGetMemoryPointer (Ohc, HC_BULK_HEAD);\r
- if (HeadEd == NULL) {\r
- OhciSetMemoryPointer (Ohc, HC_BULK_HEAD, Ed);\r
- HeadEd = Ed;\r
- } else {\r
- OhciAttachED (HeadEd, Ed);\r
- }\r
- break;\r
-\r
- case INTERRUPT_LIST:\r
- OhciAttachED (EdList, Ed);\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return HeadEd;\r
-}\r
-\r
-/**\r
-\r
- Remove interrupt EDs that match requirement\r
-\r
- @Param Ohc UHC private data\r
- @Param IntEd The address of Interrupt endpoint\r
-\r
- @retval EFI_SUCCESS EDs match requirement removed\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciFreeInterruptEdByEd (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *IntEd\r
- )\r
-{\r
- ED_DESCRIPTOR *Ed;\r
- ED_DESCRIPTOR *TempEd;\r
- UINTN Index;\r
-\r
- if (IntEd == NULL)\r
- return EFI_SUCCESS;\r
-\r
- for (Index = 0; Index < 32; Index++) {\r
- Ed = (ED_DESCRIPTOR *)(UINTN)Ohc->HccaMemoryBlock->HccaInterruptTable[Index];\r
- if (Ed == NULL) {\r
- continue;\r
- }\r
- while (Ed->NextED != 0) {\r
- if (Ed->NextED == (UINT32)(UINTN)IntEd ) {\r
- TempEd = (ED_DESCRIPTOR *)(UINTN)(Ed->NextED);\r
- Ed->NextED = TempEd->NextED;\r
- OhciFreeED (Ohc, TempEd);\r
- } else {\r
- Ed = (ED_DESCRIPTOR *)(UINTN)(Ed->NextED);\r
- }\r
- }\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Remove interrupt EDs that match requirement\r
-\r
- @Param Ohc UHC private data\r
- @Param FunctionAddress Requirement on function address\r
- @Param EndPointNum Requirement on end point number\r
-\r
- @retval EFI_SUCCESS EDs match requirement removed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeInterruptEdByAddr (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT8 FunctionAddress,\r
- IN UINT8 EndPointNum\r
- )\r
-{\r
- ED_DESCRIPTOR *Ed;\r
- ED_DESCRIPTOR *TempEd;\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < 32; Index++) {\r
- Ed = (ED_DESCRIPTOR *)(UINTN)Ohc->HccaMemoryBlock->HccaInterruptTable[Index];\r
- if (Ed == NULL) {\r
- continue;\r
- }\r
-\r
- while (Ed->NextED != 0) {\r
- TempEd = (ED_DESCRIPTOR *)(UINTN)(Ed->NextED);\r
- if (TempEd->Word0.FunctionAddress == FunctionAddress &&\r
- TempEd->Word0.EndPointNum == EndPointNum ) {\r
- Ed->NextED = TempEd->NextED;\r
- OhciFreeED (Ohc, TempEd);\r
- } else {\r
- Ed = (ED_DESCRIPTOR *)(UINTN)(Ed->NextED);\r
- }\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Link Td2 to the end of Td1\r
-\r
- @Param Td1 TD to be linked\r
- @Param Td2 TD to link\r
-\r
- @retval EFI_SUCCESS TD successfully linked\r
- @retval EFI_INVALID_PARAMETER Td1 is NULL\r
-\r
-**/\r
-EFI_STATUS\r
-OhciLinkTD (\r
- IN TD_DESCRIPTOR *Td1,\r
- IN TD_DESCRIPTOR *Td2\r
- )\r
-{\r
- TD_DESCRIPTOR *TempTd;\r
-\r
- if (Td1 == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Td1 == Td2) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- TempTd = Td1;\r
- while (TempTd->NextTD != 0) {\r
- TempTd = (TD_DESCRIPTOR *)(UINTN)(TempTd->NextTD);\r
- }\r
-\r
- TempTd->NextTD = (UINT32)(UINTN)Td2;\r
- TempTd->NextTDPointer = (UINT32)(UINTN)Td2;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Attach TD list to ED\r
-\r
- @Param Ed ED which TD list attach on\r
- @Param HeadTd Head of the TD list to attach\r
-\r
- @retval EFI_SUCCESS TD list attached on the ED\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachTDListToED (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd\r
- )\r
-{\r
- TD_DESCRIPTOR *TempTd;\r
-\r
- TempTd = TD_PTR (Ed->Word2.TdHeadPointer);\r
-\r
- if (TempTd != NULL) {\r
- while (TempTd->NextTD != 0) {\r
- TempTd = (TD_DESCRIPTOR *)(UINTN)(TempTd->NextTD);\r
- }\r
- TempTd->NextTD = (UINT32)(UINTN)HeadTd;\r
- TempTd->NextTDPointer = (UINT32)(UINTN)HeadTd;\r
- } else {\r
- Ed->Word2.TdHeadPointer = RIGHT_SHIFT_4 ((UINT32)(UINTN)HeadTd);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Set value to ED specific field\r
-\r
- @Param Ed ED to be set\r
- @Param Field Field to be set\r
- @Param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetEDField (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- if (Field & ED_FUNC_ADD) {\r
- Ed->Word0.FunctionAddress = Value;\r
- }\r
- if (Field & ED_ENDPT_NUM) {\r
- Ed->Word0.EndPointNum = Value;\r
- }\r
- if (Field & ED_DIR) {\r
- Ed->Word0.Direction = Value;\r
- }\r
- if (Field & ED_SPEED) {\r
- Ed->Word0.Speed = Value;\r
- }\r
- if (Field & ED_SKIP) {\r
- Ed->Word0.Skip = Value;\r
- }\r
- if (Field & ED_FORMAT) {\r
- Ed->Word0.Format = Value;\r
- }\r
- if (Field & ED_MAX_PACKET) {\r
- Ed->Word0.MaxPacketSize = Value;\r
- }\r
- if (Field & ED_PDATA) {\r
- Ed->Word0.FreeSpace = Value;\r
- }\r
- if (Field & ED_ZERO) {\r
- Ed->Word2.Zero = Value;\r
- }\r
- if (Field & ED_TDTAIL_PTR) {\r
- Ed->TdTailPointer = Value;\r
- }\r
-\r
- if (Field & ED_HALTED) {\r
- Ed->Word2.Halted = Value;\r
- }\r
- if (Field & ED_DTTOGGLE) {\r
- Ed->Word2.ToggleCarry = Value;\r
- }\r
- if (Field & ED_TDHEAD_PTR) {\r
- Ed->Word2.TdHeadPointer = RIGHT_SHIFT_4 (Value);\r
- }\r
-\r
- if (Field & ED_NEXT_EDPTR) {\r
- Ed->NextED = Value;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Get value from an ED's specific field\r
-\r
- @Param Ed ED pointer\r
- @Param Field Field to get value from\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-UINT32\r
-OhciGetEDField (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN UINT32 Field\r
- )\r
-{\r
- switch (Field) {\r
- case ED_FUNC_ADD:\r
- return Ed->Word0.FunctionAddress;\r
- break;\r
- case ED_ENDPT_NUM:\r
- return Ed->Word0.EndPointNum;\r
- break;\r
- case ED_DIR:\r
- return Ed->Word0.Direction;\r
- break;\r
- case ED_SPEED:\r
- return Ed->Word0.Speed;\r
- break;\r
- case ED_SKIP:\r
- return Ed->Word0.Skip;\r
- break;\r
- case ED_FORMAT:\r
- return Ed->Word0.Format;\r
- break;\r
- case ED_MAX_PACKET:\r
- return Ed->Word0.MaxPacketSize;\r
- break;\r
-\r
- case ED_TDTAIL_PTR:\r
- return Ed->TdTailPointer;\r
- break;\r
-\r
- case ED_HALTED:\r
- return Ed->Word2.Halted;\r
- break;\r
-\r
- case ED_DTTOGGLE:\r
- return Ed->Word2.ToggleCarry;\r
- break;\r
-\r
- case ED_TDHEAD_PTR:\r
- return Ed->Word2.TdHeadPointer << 4;\r
- break;\r
-\r
- case ED_NEXT_EDPTR:\r
- return Ed->NextED;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
-\r
- Set value to TD specific field\r
-\r
- @Param Td TD to be set\r
- @Param Field Field to be set\r
- @Param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetTDField (\r
- IN TD_DESCRIPTOR *Td,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- if (Field & TD_PDATA) {\r
- Td->Word0.Reserved = Value;\r
- }\r
- if (Field & TD_BUFFER_ROUND) {\r
- Td->Word0.BufferRounding = Value;\r
- }\r
- if (Field & TD_DIR_PID) {\r
- Td->Word0.DirPID = Value;\r
- }\r
- if (Field & TD_DELAY_INT) {\r
- Td->Word0.DelayInterrupt = Value;\r
- }\r
- if (Field & TD_DT_TOGGLE) {\r
- Td->Word0.DataToggle = Value | 0x2;\r
- }\r
- if (Field & TD_ERROR_CNT) {\r
- Td->Word0.ErrorCount = Value;\r
- }\r
- if (Field & TD_COND_CODE) {\r
- Td->Word0.ConditionCode = Value;\r
- }\r
-\r
- if (Field & TD_CURR_BUFFER_PTR) {\r
- Td->CurrBufferPointer = Value;\r
- }\r
-\r
-\r
- if (Field & TD_NEXT_PTR) {\r
- Td->NextTD = Value;\r
- }\r
-\r
- if (Field & TD_BUFFER_END_PTR) {\r
- Td->BufferEndPointer = Value;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get value from ED specific field\r
-\r
- @Param Td TD pointer\r
- @Param Field Field to get value from\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetTDField (\r
- IN TD_DESCRIPTOR *Td,\r
- IN UINT32 Field\r
- )\r
-{\r
- switch (Field){\r
- case TD_BUFFER_ROUND:\r
- return Td->Word0.BufferRounding;\r
- break;\r
- case TD_DIR_PID:\r
- return Td->Word0.DirPID;\r
- break;\r
- case TD_DELAY_INT:\r
- return Td->Word0.DelayInterrupt;\r
- break;\r
- case TD_DT_TOGGLE:\r
- return Td->Word0.DataToggle;\r
- break;\r
- case TD_ERROR_CNT:\r
- return Td->Word0.ErrorCount;\r
- break;\r
- case TD_COND_CODE:\r
- return Td->Word0.ConditionCode;\r
- break;\r
- case TD_CURR_BUFFER_PTR:\r
- return Td->CurrBufferPointer;\r
- break;\r
-\r
- case TD_NEXT_PTR:\r
- return Td->NextTD;\r
- break;\r
-\r
- case TD_BUFFER_END_PTR:\r
- return Td->BufferEndPointer;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Free the Ed,Td,buffer that were created during transferring\r
-\r
- @Param Ohc Device private data\r
-**/\r
-\r
-VOID\r
-OhciFreeDynamicIntMemory(\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- INTERRUPT_CONTEXT_ENTRY *Entry;\r
- if (Ohc != NULL) {\r
- while (Ohc->InterruptContextList != NULL) {\r
- Entry = Ohc->InterruptContextList;\r
- Ohc->InterruptContextList = Ohc->InterruptContextList->NextEntry;\r
- OhciFreeInterruptEdByEd (Ohc, Entry->Ed);\r
- OhciFreeInterruptContextEntry (Ohc, Entry);\r
- }\r
- }\r
-}\r
-/**\r
-\r
- Free the Ed that were initilized during driver was starting,\r
- those memory were used as interrupt ED head\r
-\r
- @Param Ohc Device private data\r
-\r
-\r
-**/\r
-VOID\r
-OhciFreeFixedIntMemory (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- static UINT32 Leaf[] = {32,16,8,4,2,1};\r
- UINTN Index;\r
- UINTN Level;\r
-\r
- for (Level = 0; Level < 6; Level++) {\r
- for (Index = 0; Index < Leaf[Level]; Index++) {\r
- if (Ohc->IntervalList[Level][Index] != NULL) {\r
- UsbHcFreeMem(Ohc->MemPool, Ohc->IntervalList[Level][Index], sizeof(ED_DESCRIPTOR));\r
- }\r
- }\r
- }\r
-}\r
-/**\r
-\r
- Release all OHCI used memory when OHCI going to quit\r
-\r
- @Param Ohc Device private data\r
-\r
- @retval EFI_SUCCESS Memory released\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciFreeIntTransferMemory (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- //\r
- // Free the Ed,Td,buffer that were created during transferring\r
- //\r
- OhciFreeDynamicIntMemory (Ohc);\r
- //\r
- // Free the Ed that were initilized during driver was starting\r
- //\r
- OhciFreeFixedIntMemory (Ohc);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
+++ /dev/null
-/** @file\r
-Provides some data struct used by OHCI controller driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#ifndef _OHCI_URB_H\r
-#define _OHCI_URB_H\r
-\r
-#include "Descriptor.h"\r
-\r
-\r
-//\r
-// Func List\r
-//\r
-\r
-\r
-/**\r
-\r
- Create a TD\r
-\r
- @Param Ohc UHC private data\r
-\r
- @retval TD structure pointer\r
-\r
-**/\r
-TD_DESCRIPTOR *\r
-OhciCreateTD (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-/**\r
-\r
- Free a TD\r
-\r
- @Param Ohc UHC private data\r
- @Param Td Pointer to a TD to free\r
-\r
- @retval EFI_SUCCESS TD freed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeTD (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN TD_DESCRIPTOR *Td\r
- );\r
-\r
-/**\r
-\r
- Create a ED\r
-\r
- @Param Ohc Device private data\r
-\r
- @retval ED descriptor pointer\r
-\r
-**/\r
-ED_DESCRIPTOR *\r
-OhciCreateED (\r
- USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-\r
-/**\r
-\r
- Free a ED\r
-\r
- @Param Ohc UHC private data\r
- @Param Ed Pointer to a ED to free\r
-\r
- @retval EFI_SUCCESS ED freed\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciFreeED (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *Ed\r
- );\r
-\r
-/**\r
-\r
- Free ED\r
-\r
- @Param Ohc Device private data\r
- @Param Ed Pointer to a ED to free\r
-\r
- @retval EFI_SUCCESS ED freed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeAllTDFromED (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *Ed\r
- );\r
-\r
-/**\r
-\r
- Find a working ED match the requirement\r
-\r
- @Param EdHead Head of the ED list\r
- @Param DeviceAddress Device address to search\r
- @Param EndPointNum End point num to search\r
- @Param EdDir ED Direction to search\r
-\r
- @retval ED descriptor searched\r
-\r
-**/\r
-\r
-ED_DESCRIPTOR *\r
-OhciFindWorkingEd (\r
- IN ED_DESCRIPTOR *EdHead,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointNum,\r
- IN UINT8 EdDir\r
- );\r
-\r
-\r
-/**\r
-\r
- Initialize interrupt list.\r
-\r
- @Param Ohc Device private data\r
-\r
- @retval EFI_SUCCESS Initialization done\r
-\r
-**/\r
-EFI_STATUS\r
-OhciInitializeInterruptList (\r
- USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-/**\r
-\r
- Attach an ED\r
-\r
- @Param Ed Ed to be attached\r
- @Param NewEd Ed to attach\r
-\r
- @retval EFI_SUCCESS NewEd attached to Ed\r
- @retval EFI_INVALID_PARAMETER Ed is NULL\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachED (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN ED_DESCRIPTOR *NewEd\r
- );\r
-\r
-/**\r
-\r
- Count ED number on a ED chain\r
-\r
- @Param Ed Head of the ED chain\r
-\r
- @retval ED number on the chain\r
-\r
-**/\r
-\r
-UINTN\r
-CountEdNum (\r
- IN ED_DESCRIPTOR *Ed\r
- );\r
-\r
-/**\r
-\r
- Find the minimal burn ED list on a specific depth level\r
-\r
- @Param Ohc Device private data\r
- @Param Depth Depth level\r
-\r
- @retval ED list found\r
-\r
-**/\r
-\r
-ED_DESCRIPTOR *\r
-OhciFindMinInterruptEDList (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Depth\r
- );\r
-\r
-/**\r
-\r
- Attach an ED to an ED list\r
-\r
- @Param OHC UHC private data\r
- @Param ListType Type of the ED list\r
- @Param Ed ED to attach\r
- @Param EdList ED list to be attached\r
-\r
- @retval EFI_SUCCESS ED attached to ED list\r
-\r
-**/\r
-ED_DESCRIPTOR *\r
-OhciAttachEDToList (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN DESCRIPTOR_LIST_TYPE ListType,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN ED_DESCRIPTOR *EdList\r
- );\r
-\r
-/**\r
-\r
- Remove interrupt EDs that match requirement\r
-\r
- @Param Ohc UHC private data\r
- @Param IntEd The address of Interrupt endpoint\r
-\r
- @retval EFI_SUCCESS EDs match requirement removed\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciFreeInterruptEdByEd (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *IntEd\r
- );\r
-\r
-/**\r
-\r
- Remove interrupt EDs that match requirement\r
-\r
- @Param Ohc UHC private data\r
- @Param FunctionAddress Requirement on function address\r
- @Param EndPointNum Requirement on end point number\r
-\r
- @retval EFI_SUCCESS EDs match requirement removed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeInterruptEdByAddr (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT8 FunctionAddress,\r
- IN UINT8 EndPointNum\r
- );\r
-\r
-\r
-/**\r
-\r
- Link Td2 to the end of Td1\r
-\r
- @Param Td1 TD to be linked\r
- @Param Td2 TD to link\r
-\r
- @retval EFI_SUCCESS TD successfully linked\r
- @retval EFI_INVALID_PARAMETER Td1 is NULL\r
-\r
-**/\r
-EFI_STATUS\r
-OhciLinkTD (\r
- IN TD_DESCRIPTOR *Td1,\r
- IN TD_DESCRIPTOR *Td2\r
- );\r
-\r
-\r
-/**\r
-\r
- Attach TD list to ED\r
-\r
- @Param Ed ED which TD list attach on\r
- @Param HeadTd Head of the TD list to attach\r
-\r
- @retval EFI_SUCCESS TD list attached on the ED\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachTDListToED (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd\r
- );\r
-\r
-\r
-/**\r
-\r
- Set value to ED specific field\r
-\r
- @Param Ed ED to be set\r
- @Param Field Field to be set\r
- @Param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetEDField (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- );\r
-\r
-\r
-/**\r
-\r
- Get value from an ED's specific field\r
-\r
- @Param Ed ED pointer\r
- @Param Field Field to get value from\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-UINT32\r
-OhciGetEDField (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN UINT32 Field\r
- );\r
-\r
-\r
-/**\r
-\r
- Set value to TD specific field\r
-\r
- @Param Td TD to be set\r
- @Param Field Field to be set\r
- @Param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetTDField (\r
- IN TD_DESCRIPTOR *Td,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- );\r
-\r
-\r
-/**\r
-\r
- Get value from ED specific field\r
-\r
- @Param Td TD pointer\r
- @Param Field Field to get value from\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetTDField (\r
- IN TD_DESCRIPTOR *Td,\r
- IN UINT32 Field\r
- );\r
-/**\r
-\r
- Free the Ed,Td,buffer that were created during transferring\r
-\r
- @Param Ohc Device private data\r
-**/\r
-\r
-VOID\r
-OhciFreeDynamicIntMemory(\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-/**\r
-\r
- Free the Ed that were initilized during driver was starting,\r
- those memory were used as interrupt ED head\r
-\r
- @Param Ohc Device private data\r
-\r
-\r
-**/\r
-VOID\r
-OhciFreeFixedIntMemory (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-/**\r
-\r
- Release all OHCI used memory when OHCI going to quit\r
-\r
- @Param Ohc Device private data\r
-\r
- @retval EFI_SUCCESS Memory released\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciFreeIntTransferMemory (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Routine procedures for memory allocate/free.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "Ohci.h"\r
-\r
-\r
-/**\r
- Allocate a block of memory to be used by the buffer pool.\r
-\r
- @param Pool The buffer pool to allocate memory for.\r
- @param Pages How many pages to allocate.\r
-\r
- @return The allocated memory block or NULL if failed.\r
-\r
-**/\r
-USBHC_MEM_BLOCK *\r
-UsbHcAllocMemBlock (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN UINTN Pages\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Block;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- VOID *BufHost;\r
- VOID *Mapping;\r
- EFI_PHYSICAL_ADDRESS MappedAddr;\r
- UINTN Bytes;\r
- EFI_STATUS Status;\r
-\r
- PciIo = Pool->PciIo;\r
-\r
- Block = AllocateZeroPool (sizeof (USBHC_MEM_BLOCK));\r
- if (Block == NULL) {\r
- return NULL;\r
- }\r
-\r
- //\r
- // each bit in the bit array represents USBHC_MEM_UNIT\r
- // bytes of memory in the memory block.\r
- //\r
- ASSERT (USBHC_MEM_UNIT * 8 <= EFI_PAGE_SIZE);\r
-\r
- Block->BufLen = EFI_PAGES_TO_SIZE (Pages);\r
- Block->BitsLen = Block->BufLen / (USBHC_MEM_UNIT * 8);\r
- Block->Bits = AllocateZeroPool (Block->BitsLen);\r
-\r
- if (Block->Bits == NULL) {\r
- gBS->FreePool (Block);\r
- return NULL;\r
- }\r
-\r
- //\r
- // Allocate the number of Pages of memory, then map it for\r
- // bus master read and write.\r
- //\r
- Status = PciIo->AllocateBuffer (\r
- PciIo,\r
- AllocateAnyPages,\r
- EfiBootServicesData,\r
- Pages,\r
- &BufHost,\r
- 0\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- goto FREE_BITARRAY;\r
- }\r
-\r
- Bytes = EFI_PAGES_TO_SIZE (Pages);\r
- Status = PciIo->Map (\r
- PciIo,\r
- EfiPciIoOperationBusMasterCommonBuffer,\r
- BufHost,\r
- &Bytes,\r
- &MappedAddr,\r
- &Mapping\r
- );\r
-\r
- if (EFI_ERROR (Status) || (Bytes != EFI_PAGES_TO_SIZE (Pages))) {\r
- goto FREE_BUFFER;\r
- }\r
-\r
- //\r
- // Check whether the data structure used by the host controller\r
- // should be restricted into the same 4G\r
- //\r
- if (Pool->Check4G && (Pool->Which4G != USB_HC_HIGH_32BIT (MappedAddr))) {\r
- PciIo->Unmap (PciIo, Mapping);\r
- goto FREE_BUFFER;\r
- }\r
-\r
- Block->BufHost = BufHost;\r
- Block->Buf = (UINT8 *) ((UINTN) MappedAddr);\r
- Block->Mapping = Mapping;\r
-\r
- return Block;\r
-\r
-FREE_BUFFER:\r
- PciIo->FreeBuffer (PciIo, Pages, BufHost);\r
-\r
-FREE_BITARRAY:\r
- gBS->FreePool (Block->Bits);\r
- gBS->FreePool (Block);\r
- return NULL;\r
-}\r
-\r
-\r
-/**\r
- Free the memory block from the memory pool.\r
-\r
- @param Pool The memory pool to free the block from.\r
- @param Block The memory block to free.\r
-\r
-**/\r
-VOID\r
-UsbHcFreeMemBlock (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN USBHC_MEM_BLOCK *Block\r
- )\r
-{\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
-\r
- ASSERT ((Pool != NULL) && (Block != NULL));\r
-\r
- PciIo = Pool->PciIo;\r
-\r
- //\r
- // Unmap the common buffer then free the structures\r
- //\r
- PciIo->Unmap (PciIo, Block->Mapping);\r
- PciIo->FreeBuffer (PciIo, EFI_SIZE_TO_PAGES (Block->BufLen), Block->BufHost);\r
-\r
- gBS->FreePool (Block->Bits);\r
- gBS->FreePool (Block);\r
-}\r
-\r
-\r
-/**\r
- Alloc some memory from the block.\r
-\r
- @param Block The memory block to allocate memory from.\r
- @param Units Number of memory units to allocate.\r
-\r
- @return The pointer to the allocated memory. If couldn't allocate the needed memory,\r
- the return value is NULL.\r
-\r
-**/\r
-VOID *\r
-UsbHcAllocMemFromBlock (\r
- IN USBHC_MEM_BLOCK *Block,\r
- IN UINTN Units\r
- )\r
-{\r
- UINTN Byte;\r
- UINT8 Bit;\r
- UINTN StartByte;\r
- UINT8 StartBit;\r
- UINTN Available;\r
- UINTN Count;\r
-\r
- ASSERT ((Block != 0) && (Units != 0));\r
-\r
- StartByte = 0;\r
- StartBit = 0;\r
- Available = 0;\r
-\r
- for (Byte = 0, Bit = 0; Byte < Block->BitsLen;) {\r
- //\r
- // If current bit is zero, the corresponding memory unit is\r
- // available, otherwise we need to restart our searching.\r
- // Available counts the consective number of zero bit.\r
- //\r
- if (!USB_HC_BIT_IS_SET (Block->Bits[Byte], Bit)) {\r
- Available++;\r
-\r
- if (Available >= Units) {\r
- break;\r
- }\r
-\r
- NEXT_BIT (Byte, Bit);\r
-\r
- } else {\r
- NEXT_BIT (Byte, Bit);\r
-\r
- Available = 0;\r
- StartByte = Byte;\r
- StartBit = Bit;\r
- }\r
- }\r
-\r
- if (Available < Units) {\r
- return NULL;\r
- }\r
-\r
- //\r
- // Mark the memory as allocated\r
- //\r
- Byte = StartByte;\r
- Bit = StartBit;\r
-\r
- for (Count = 0; Count < Units; Count++) {\r
- ASSERT (!USB_HC_BIT_IS_SET (Block->Bits[Byte], Bit));\r
-\r
- Block->Bits[Byte] = (UINT8) (Block->Bits[Byte] | USB_HC_BIT (Bit));\r
- NEXT_BIT (Byte, Bit);\r
- }\r
-\r
- return Block->BufHost + (StartByte * 8 + StartBit) * USBHC_MEM_UNIT;\r
-}\r
-\r
-/**\r
- Calculate the corresponding pci bus address according to the Mem parameter.\r
-\r
- @param Pool The memory pool of the host controller.\r
- @param Mem The pointer to host memory.\r
- @param Size The size of the memory region.\r
-\r
- @return the pci memory address\r
-**/\r
-EFI_PHYSICAL_ADDRESS\r
-UsbHcGetPciAddressForHostMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN VOID *Mem,\r
- IN UINTN Size\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Head;\r
- USBHC_MEM_BLOCK *Block;\r
- UINTN AllocSize;\r
- EFI_PHYSICAL_ADDRESS PhyAddr;\r
- UINTN Offset;\r
-\r
- Head = Pool->Head;\r
- AllocSize = USBHC_MEM_ROUND (Size);\r
-\r
- if (Mem == NULL) {\r
- return 0;\r
- }\r
-\r
- for (Block = Head; Block != NULL; Block = Block->Next) {\r
- //\r
- // scan the memory block list for the memory block that\r
- // completely contains the allocated memory.\r
- //\r
- if ((Block->BufHost <= (UINT8 *) Mem) && (((UINT8 *) Mem + AllocSize) <= (Block->BufHost + Block->BufLen))) {\r
- break;\r
- }\r
- }\r
-\r
- ASSERT ((Block != NULL));\r
- //\r
- // calculate the pci memory address for host memory address.\r
- //\r
- Offset = (UINT8 *)Mem - Block->BufHost;\r
- PhyAddr = (EFI_PHYSICAL_ADDRESS)(UINTN) (Block->Buf + Offset);\r
- return PhyAddr;\r
-}\r
-\r
-\r
-/**\r
- Insert the memory block to the pool's list of the blocks.\r
-\r
- @param Head The head of the memory pool's block list.\r
- @param Block The memory block to insert.\r
-\r
-**/\r
-VOID\r
-UsbHcInsertMemBlockToPool (\r
- IN USBHC_MEM_BLOCK *Head,\r
- IN USBHC_MEM_BLOCK *Block\r
- )\r
-{\r
- ASSERT ((Head != NULL) && (Block != NULL));\r
- Block->Next = Head->Next;\r
- Head->Next = Block;\r
-}\r
-\r
-\r
-/**\r
- Is the memory block empty?\r
-\r
- @param Block The memory block to check.\r
-\r
- @retval TRUE The memory block is empty.\r
- @retval FALSE The memory block isn't empty.\r
-\r
-**/\r
-BOOLEAN\r
-UsbHcIsMemBlockEmpty (\r
- IN USBHC_MEM_BLOCK *Block\r
- )\r
-{\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < Block->BitsLen; Index++) {\r
- if (Block->Bits[Index] != 0) {\r
- return FALSE;\r
- }\r
- }\r
-\r
- return TRUE;\r
-}\r
-\r
-\r
-/**\r
- Unlink the memory block from the pool's list.\r
-\r
- @param Head The block list head of the memory's pool.\r
- @param BlockToUnlink The memory block to unlink.\r
-\r
-**/\r
-VOID\r
-UsbHcUnlinkMemBlock (\r
- IN USBHC_MEM_BLOCK *Head,\r
- IN USBHC_MEM_BLOCK *BlockToUnlink\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Block;\r
-\r
- ASSERT ((Head != NULL) && (BlockToUnlink != NULL));\r
-\r
- for (Block = Head; Block != NULL; Block = Block->Next) {\r
- if (Block->Next == BlockToUnlink) {\r
- Block->Next = BlockToUnlink->Next;\r
- BlockToUnlink->Next = NULL;\r
- break;\r
- }\r
- }\r
-}\r
-\r
-\r
-/**\r
- Initialize the memory management pool for the host controller.\r
-\r
- @param PciIo The PciIo that can be used to access the host controller.\r
- @param Check4G Whether the host controller requires allocated memory\r
- from one 4G address space.\r
- @param Which4G The 4G memory area each memory allocated should be from.\r
-\r
- @retval EFI_SUCCESS The memory pool is initialized.\r
- @retval EFI_OUT_OF_RESOURCE Fail to init the memory pool.\r
-\r
-**/\r
-USBHC_MEM_POOL *\r
-UsbHcInitMemPool (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN BOOLEAN Check4G,\r
- IN UINT32 Which4G\r
- )\r
-{\r
- USBHC_MEM_POOL *Pool;\r
-\r
- Pool = AllocatePool (sizeof (USBHC_MEM_POOL));\r
-\r
- if (Pool == NULL) {\r
- return Pool;\r
- }\r
-\r
- Pool->PciIo = PciIo;\r
- Pool->Check4G = Check4G;\r
- Pool->Which4G = Which4G;\r
- Pool->Head = UsbHcAllocMemBlock (Pool, USBHC_MEM_DEFAULT_PAGES);\r
-\r
- if (Pool->Head == NULL) {\r
- gBS->FreePool (Pool);\r
- Pool = NULL;\r
- }\r
-\r
- return Pool;\r
-}\r
-\r
-\r
-/**\r
- Release the memory management pool.\r
-\r
- @param Pool The USB memory pool to free.\r
-\r
- @retval EFI_SUCCESS The memory pool is freed.\r
- @retval EFI_DEVICE_ERROR Failed to free the memory pool.\r
-\r
-**/\r
-EFI_STATUS\r
-UsbHcFreeMemPool (\r
- IN USBHC_MEM_POOL *Pool\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Block;\r
-\r
- ASSERT (Pool->Head != NULL);\r
-\r
- //\r
- // Unlink all the memory blocks from the pool, then free them.\r
- // UsbHcUnlinkMemBlock can't be used to unlink and free the\r
- // first block.\r
- //\r
- for (Block = Pool->Head->Next; Block != NULL; Block = Pool->Head->Next) {\r
- UsbHcUnlinkMemBlock (Pool->Head, Block);\r
- UsbHcFreeMemBlock (Pool, Block);\r
- }\r
-\r
- UsbHcFreeMemBlock (Pool, Pool->Head);\r
- gBS->FreePool (Pool);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Allocate some memory from the host controller's memory pool\r
- which can be used to communicate with host controller.\r
-\r
- @param Pool The host controller's memory pool.\r
- @param Size Size of the memory to allocate.\r
-\r
- @return The allocated memory or NULL.\r
-\r
-**/\r
-VOID *\r
-UsbHcAllocateMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN UINTN Size\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Head;\r
- USBHC_MEM_BLOCK *Block;\r
- USBHC_MEM_BLOCK *NewBlock;\r
- VOID *Mem;\r
- UINTN AllocSize;\r
- UINTN Pages;\r
-\r
- Mem = NULL;\r
- AllocSize = USBHC_MEM_ROUND (Size);\r
- Head = Pool->Head;\r
- ASSERT (Head != NULL);\r
-\r
- //\r
- // First check whether current memory blocks can satisfy the allocation.\r
- //\r
- for (Block = Head; Block != NULL; Block = Block->Next) {\r
- Mem = UsbHcAllocMemFromBlock (Block, AllocSize / USBHC_MEM_UNIT);\r
-\r
- if (Mem != NULL) {\r
- ZeroMem (Mem, Size);\r
- break;\r
- }\r
- }\r
-\r
- if (Mem != NULL) {\r
- return Mem;\r
- }\r
-\r
- //\r
- // Create a new memory block if there is not enough memory\r
- // in the pool. If the allocation size is larger than the\r
- // default page number, just allocate a large enough memory\r
- // block. Otherwise allocate default pages.\r
- //\r
- if (AllocSize > EFI_PAGES_TO_SIZE (USBHC_MEM_DEFAULT_PAGES)) {\r
- Pages = EFI_SIZE_TO_PAGES (AllocSize) + 1;\r
- } else {\r
- Pages = USBHC_MEM_DEFAULT_PAGES;\r
- }\r
-\r
- NewBlock = UsbHcAllocMemBlock (Pool, Pages);\r
-\r
- if (NewBlock == NULL) {\r
- DEBUG ((EFI_D_INFO, "UsbHcAllocateMem: failed to allocate block\n"));\r
- return NULL;\r
- }\r
-\r
- //\r
- // Add the new memory block to the pool, then allocate memory from it\r
- //\r
- UsbHcInsertMemBlockToPool (Head, NewBlock);\r
- Mem = UsbHcAllocMemFromBlock (NewBlock, AllocSize / USBHC_MEM_UNIT);\r
-\r
- if (Mem != NULL) {\r
- ZeroMem (Mem, Size);\r
- }\r
-\r
- return Mem;\r
-}\r
-\r
-\r
-/**\r
- Free the allocated memory back to the memory pool.\r
-\r
- @param Pool The memory pool of the host controller.\r
- @param Mem The memory to free.\r
- @param Size The size of the memory to free.\r
-\r
-**/\r
-VOID\r
-UsbHcFreeMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN VOID *Mem,\r
- IN UINTN Size\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Head;\r
- USBHC_MEM_BLOCK *Block;\r
- UINT8 *ToFree;\r
- UINTN AllocSize;\r
- UINTN Byte;\r
- UINTN Bit;\r
- UINTN Count;\r
-\r
- Head = Pool->Head;\r
- AllocSize = USBHC_MEM_ROUND (Size);\r
- ToFree = (UINT8 *) Mem;\r
-\r
- for (Block = Head; Block != NULL; Block = Block->Next) {\r
- //\r
- // scan the memory block list for the memory block that\r
- // completely contains the memory to free.\r
- //\r
- if ((Block->BufHost <= ToFree) && ((ToFree + AllocSize) <= (Block->BufHost + Block->BufLen))) {\r
- //\r
- // compute the start byte and bit in the bit array\r
- //\r
- Byte = ((ToFree - Block->BufHost) / USBHC_MEM_UNIT) / 8;\r
- Bit = ((ToFree - Block->BufHost) / USBHC_MEM_UNIT) % 8;\r
-\r
- //\r
- // reset associated bits in bit arry\r
- //\r
- for (Count = 0; Count < (AllocSize / USBHC_MEM_UNIT); Count++) {\r
- ASSERT (USB_HC_BIT_IS_SET (Block->Bits[Byte], Bit));\r
-\r
- Block->Bits[Byte] = (UINT8) (Block->Bits[Byte] ^ USB_HC_BIT (Bit));\r
- NEXT_BIT (Byte, Bit);\r
- }\r
-\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // If Block == NULL, it means that the current memory isn't\r
- // in the host controller's pool. This is critical because\r
- // the caller has passed in a wrong memory point\r
- //\r
- ASSERT (Block != NULL);\r
-\r
- //\r
- // Release the current memory block if it is empty and not the head\r
- //\r
- if ((Block != Head) && UsbHcIsMemBlockEmpty (Block)) {\r
- UsbHcUnlinkMemBlock (Head, Block);\r
- UsbHcFreeMemBlock (Pool, Block);\r
- }\r
-\r
- return ;\r
-}\r
+++ /dev/null
-/** @file\r
-This file contains the definination for host controller memory\r
-management routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _USB_HC_MEM_H_\r
-#define _USB_HC_MEM_H_\r
-\r
-#define USB_HC_BIT(a) ((UINTN)(1 << (a)))\r
-\r
-#define USB_HC_BIT_IS_SET(Data, Bit) \\r
- ((BOOLEAN)(((Data) & USB_HC_BIT(Bit)) == USB_HC_BIT(Bit)))\r
-\r
-#define USB_HC_HIGH_32BIT(Addr64) \\r
- ((UINT32)(RShiftU64((UINTN)(Addr64), 32) & 0XFFFFFFFF))\r
-\r
-typedef struct _USBHC_MEM_BLOCK USBHC_MEM_BLOCK;\r
-struct _USBHC_MEM_BLOCK {\r
- UINT8 *Bits; // Bit array to record which unit is allocated\r
- UINTN BitsLen;\r
- UINT8 *Buf;\r
- UINT8 *BufHost;\r
- UINTN BufLen; // Memory size in bytes\r
- VOID *Mapping;\r
- USBHC_MEM_BLOCK *Next;\r
-};\r
-\r
-//\r
-// USBHC_MEM_POOL is used to manage the memory used by USB\r
-// host controller. EHCI requires the control memory and transfer\r
-// data to be on the same 4G memory.\r
-//\r
-typedef struct _USBHC_MEM_POOL {\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- BOOLEAN Check4G;\r
- UINT32 Which4G;\r
- USBHC_MEM_BLOCK *Head;\r
-} USBHC_MEM_POOL;\r
-\r
-//\r
-// Memory allocation unit, must be 2^n, n>4\r
-//\r
-#define USBHC_MEM_UNIT 64\r
-\r
-#define USBHC_MEM_UNIT_MASK (USBHC_MEM_UNIT - 1)\r
-#define USBHC_MEM_DEFAULT_PAGES 16\r
-\r
-#define USBHC_MEM_ROUND(Len) (((Len) + USBHC_MEM_UNIT_MASK) & (~USBHC_MEM_UNIT_MASK))\r
-\r
-//\r
-// Advance the byte and bit to the next bit, adjust byte accordingly.\r
-//\r
-#define NEXT_BIT(Byte, Bit) \\r
- do { \\r
- (Bit)++; \\r
- if ((Bit) > 7) { \\r
- (Byte)++; \\r
- (Bit) = 0; \\r
- } \\r
- } while (0)\r
-\r
-\r
-\r
-/**\r
- Initialize the memory management pool for the host controller.\r
-\r
- @param PciIo The PciIo that can be used to access the host controller.\r
- @param Check4G Whether the host controller requires allocated memory\r
- from one 4G address space.\r
- @param Which4G The 4G memory area each memory allocated should be from.\r
-\r
- @retval EFI_SUCCESS The memory pool is initialized.\r
- @retval EFI_OUT_OF_RESOURCE Fail to init the memory pool.\r
-\r
-**/\r
-USBHC_MEM_POOL *\r
-UsbHcInitMemPool (\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN BOOLEAN Check4G,\r
- IN UINT32 Which4G\r
- );\r
-\r
-\r
-/**\r
- Release the memory management pool.\r
-\r
- @param Pool The USB memory pool to free.\r
-\r
- @retval EFI_SUCCESS The memory pool is freed.\r
- @retval EFI_DEVICE_ERROR Failed to free the memory pool.\r
-\r
-**/\r
-EFI_STATUS\r
-UsbHcFreeMemPool (\r
- IN USBHC_MEM_POOL *Pool\r
- );\r
-\r
-\r
-/**\r
- Allocate some memory from the host controller's memory pool\r
- which can be used to communicate with host controller.\r
-\r
- @param Pool The host controller's memory pool.\r
- @param Size Size of the memory to allocate.\r
-\r
- @return The allocated memory or NULL.\r
-\r
-**/\r
-VOID *\r
-UsbHcAllocateMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN UINTN Size\r
- );\r
-\r
-\r
-/**\r
- Free the allocated memory back to the memory pool.\r
-\r
- @param Pool The memory pool of the host controller.\r
- @param Mem The memory to free.\r
- @param Size The size of the memory to free.\r
-\r
-**/\r
-VOID\r
-UsbHcFreeMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN VOID *Mem,\r
- IN UINTN Size\r
- );\r
-\r
-/**\r
- Calculate the corresponding pci bus address according to the Mem parameter.\r
-\r
- @param Pool The memory pool of the host controller.\r
- @param Mem The pointer to host memory.\r
- @param Size The size of the memory region.\r
-\r
- @return the pci memory address\r
-**/\r
-EFI_PHYSICAL_ADDRESS\r
-UsbHcGetPciAddressForHostMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN VOID *Mem,\r
- IN UINTN Size\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file contains the descriptor definination of OHCI spec\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#ifndef _DESCRIPTOR_H\r
-#define _DESCRIPTOR_H\r
-\r
-#define ED_FUNC_ADD 0x0001\r
-#define ED_ENDPT_NUM 0x0002\r
-#define ED_DIR 0x0004\r
-#define ED_SPEED 0x0008\r
-#define ED_SKIP 0x0010\r
-#define ED_FORMAT 0x0020\r
-#define ED_MAX_PACKET 0x0040\r
-#define ED_TDTAIL_PTR 0x0080\r
-#define ED_HALTED 0x0100\r
-#define ED_DTTOGGLE 0x0200\r
-#define ED_TDHEAD_PTR 0x0400\r
-#define ED_NEXT_EDPTR 0x0800\r
-#define ED_PDATA 0x1000\r
-#define ED_ZERO 0x2000\r
-\r
-#define TD_BUFFER_ROUND 0x0001\r
-#define TD_DIR_PID 0x0002\r
-#define TD_DELAY_INT 0x0004\r
-#define TD_DT_TOGGLE 0x0008\r
-#define TD_ERROR_CNT 0x0010\r
-#define TD_COND_CODE 0x0020\r
-#define TD_CURR_BUFFER_PTR 0x0040\r
-#define TD_NEXT_PTR 0x0080\r
-#define TD_BUFFER_END_PTR 0x0100\r
-#define TD_PDATA 0x0200\r
-\r
-#define ED_FROM_TD_DIR 0x0\r
-#define ED_OUT_DIR 0x1\r
-#define ED_IN_DIR 0x2\r
-#define ED_FROM_TD_ALSO_DIR 0x3\r
-\r
-#define TD_SETUP_PID 0x00\r
-#define TD_OUT_PID 0x01\r
-#define TD_IN_PID 0x02\r
-#define TD_NODATA_PID 0x03\r
-\r
-#define HI_SPEED 0\r
-#define LO_SPEED 1\r
-\r
-#define TD_NO_ERROR 0x00\r
-#define TD_CRC_ERROR 0x01\r
-#define TD_BITSTUFFING_ERROR 0x02\r
-#define TD_TOGGLE_ERROR 0x03\r
-#define TD_DEVICE_STALL 0x04\r
-#define TD_NO_RESPONSE 0x05\r
-#define TD_PIDCHK_FAIL 0x06\r
-#define TD_PID_UNEXPECTED 0x07\r
-#define TD_DATA_OVERRUN 0x08\r
-#define TD_DATA_UNDERRUN 0x09\r
-#define TD_BUFFER_OVERRUN 0x0C\r
-#define TD_BUFFER_UNDERRUN 0x0D\r
-#define TD_TOBE_PROCESSED 0x0E\r
-#define TD_TOBE_PROCESSED_2 0x0F\r
-\r
-#define TD_NO_DELAY 0x7\r
-\r
-#define TD_INT 0x1\r
-#define TD_CTL 0x2\r
-#define TD_BLK 0x3\r
-\r
-typedef struct {\r
- UINT32 Reserved:18;\r
- UINT32 BufferRounding:1;\r
- UINT32 DirPID:2;\r
- UINT32 DelayInterrupt:3;\r
- UINT32 DataToggle:2;\r
- UINT32 ErrorCount:2;\r
- UINT32 ConditionCode:4;\r
-} TD_DESCRIPTOR_WORD0;\r
-\r
-typedef struct _TD_DESCRIPTOR {\r
- TD_DESCRIPTOR_WORD0 Word0;\r
- VOID *CurrBufferPointer;\r
- struct _TD_DESCRIPTOR *NextTD;\r
- VOID *BufferEndPointer;\r
- struct _TD_DESCRIPTOR *NextTDPointer;\r
- UINT8 *DataBuffer;\r
- UINT32 ActualSendLength;\r
-} TD_DESCRIPTOR;\r
-\r
-typedef struct {\r
- UINT32 FunctionAddress:7;\r
- UINT32 EndPointNum:4;\r
- UINT32 Direction:2;\r
- UINT32 Speed:1;\r
- UINT32 Skip:1;\r
- UINT32 Format:1;\r
- UINT32 MaxPacketSize:11;\r
- UINT32 FreeSpace:5;\r
-} ED_DESCRIPTOR_WORD0;\r
-\r
-typedef struct {\r
- UINT32 Halted:1;\r
- UINT32 ToggleCarry:1;\r
- UINT32 Zero:2;\r
- UINT32 TdHeadPointer:28;\r
-} ED_DESCRIPTOR_WORD2;\r
-\r
-typedef struct _ED_DESCRIPTOR {\r
- ED_DESCRIPTOR_WORD0 Word0;\r
- TD_DESCRIPTOR *TdTailPointer;\r
- ED_DESCRIPTOR_WORD2 Word2;\r
- struct _ED_DESCRIPTOR *NextED;\r
-} ED_DESCRIPTOR;\r
-\r
-#define TD_PTR(p) ((TD_DESCRIPTOR *)((p) << 4))\r
-#define ED_PTR(p) ((ED_DESCRIPTOR *)((p) << 4))\r
-#define RIGHT_SHIFT_4(p) ((UINT32)(p) >> 4)\r
-\r
-typedef enum {\r
- CONTROL_LIST,\r
- BULK_LIST,\r
- INTERRUPT_LIST,\r
- ISOCHRONOUS_LIST\r
-} DESCRIPTOR_LIST_TYPE;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file contains the implementation of Usb Hc Protocol.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "OhcPeim.h"\r
-\r
-/**\r
- Submits control transfer to a target USB device.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param DeviceAddress The target device address.\r
- @param DeviceSpeed Target device speed.\r
- @param MaximumPacketLength Maximum packet size the default control transfer\r
- endpoint is capable of sending or receiving.\r
- @param Request USB device request to send.\r
- @param TransferDirection Specifies the data direction for the data stage.\r
- @param Data Data buffer to be transmitted or received from USB device.\r
- @param DataLength The size (in bytes) of the data buffer.\r
- @param TimeOut Indicates the maximum timeout, in millisecond.\r
- @param TransferResult Return the result of this control transfer.\r
-\r
- @retval EFI_SUCCESS Transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The transfer failed due to lack of resources.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_TIMEOUT Transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR Transfer failed due to host controller or device error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciControlTransfer (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 DeviceSpeed,\r
- IN UINT8 MaxPacketLength,\r
- IN EFI_USB_DEVICE_REQUEST *Request,\r
- IN EFI_USB_DATA_DIRECTION TransferDirection,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- ED_DESCRIPTOR *Ed;\r
- TD_DESCRIPTOR *HeadTd;\r
- TD_DESCRIPTOR *SetupTd;\r
- TD_DESCRIPTOR *DataTd;\r
- TD_DESCRIPTOR *StatusTd;\r
- TD_DESCRIPTOR *EmptyTd;\r
- EFI_STATUS Status;\r
- UINT32 DataPidDir;\r
- UINT32 StatusPidDir;\r
- UINTN TimeCount;\r
- UINT32 ErrorCode;\r
-\r
- UINTN ActualSendLength;\r
- UINTN LeftLength;\r
- UINT8 DataToggle;\r
-\r
- EFI_PHYSICAL_ADDRESS ReqMapPhyAddr = 0;\r
-\r
- UINTN DataMapLength = 0;\r
- EFI_PHYSICAL_ADDRESS DataMapPhyAddr = 0;\r
-\r
- HeadTd = NULL;\r
- DataTd = NULL;\r
-\r
- if ((TransferDirection != EfiUsbDataOut && TransferDirection != EfiUsbDataIn &&\r
- TransferDirection != EfiUsbNoData) ||\r
- Request == NULL || DataLength == NULL || TransferResult == NULL ||\r
- (TransferDirection == EfiUsbNoData && (*DataLength != 0 || Data != NULL)) ||\r
- (TransferDirection != EfiUsbNoData && (*DataLength == 0 || Data == NULL)) ||\r
- (DeviceSpeed != EFI_USB_SPEED_LOW && DeviceSpeed != EFI_USB_SPEED_FULL) ||\r
- (MaxPacketLength != 8 && MaxPacketLength != 16 &&\r
- MaxPacketLength != 32 && MaxPacketLength != 64)) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: EFI_INVALID_PARAMETER\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (*DataLength > MAX_BYTES_PER_TD) {\r
- DEBUG ((EFI_D_ERROR, "OhciControlTransfer: Request data size is too large\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = PEI_RECOVERY_USB_OHC_DEV_FROM_EHCI_THIS(This);\r
-\r
- if (TransferDirection == EfiUsbDataIn) {\r
- DataPidDir = TD_IN_PID;\r
- StatusPidDir = TD_OUT_PID;\r
- } else {\r
- DataPidDir = TD_OUT_PID;\r
- StatusPidDir = TD_IN_PID;\r
- }\r
-\r
- OhciSetHcControl (Ohc, CONTROL_ENABLE, 0);\r
- if (OhciGetHcControl (Ohc, CONTROL_ENABLE) != 0) {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- if (OhciGetHcControl (Ohc, CONTROL_ENABLE) != 0) {\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to disable CONTROL transfer\n"));\r
- return EFI_DEVICE_ERROR;\r
- }\r
- }\r
- OhciSetMemoryPointer (Ohc, HC_CONTROL_HEAD, NULL);\r
- Ed = OhciCreateED (Ohc);\r
- if (Ed == NULL) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to allocate ED buffer\n"));\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- OhciSetEDField (Ed, ED_SKIP, 1);\r
- OhciSetEDField (Ed, ED_FUNC_ADD, DeviceAddress);\r
- OhciSetEDField (Ed, ED_ENDPT_NUM, 0);\r
- OhciSetEDField (Ed, ED_DIR, ED_FROM_TD_DIR);\r
- OhciSetEDField (Ed, ED_SPEED, DeviceSpeed);\r
- OhciSetEDField (Ed, ED_FORMAT | ED_HALTED | ED_DTTOGGLE, 0);\r
- OhciSetEDField (Ed, ED_MAX_PACKET, MaxPacketLength);\r
- OhciSetEDField (Ed, ED_PDATA, 0);\r
- OhciSetEDField (Ed, ED_ZERO, 0);\r
- OhciSetEDField (Ed, ED_TDHEAD_PTR, (UINT32) NULL);\r
- OhciSetEDField (Ed, ED_TDTAIL_PTR, (UINT32) NULL);\r
- OhciSetEDField (Ed, ED_NEXT_EDPTR, (UINT32) NULL);\r
- OhciAttachEDToList (Ohc, CONTROL_LIST, Ed, NULL);\r
- //\r
- // Setup Stage\r
- //\r
- if(Request != NULL) {\r
- ReqMapPhyAddr = (EFI_PHYSICAL_ADDRESS)(UINTN)Request;\r
- }\r
- SetupTd = OhciCreateTD (Ohc);\r
- if (SetupTd == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to allocate Setup TD buffer\n"));\r
- goto FREE_ED_BUFF;\r
- }\r
- HeadTd = SetupTd;\r
- OhciSetTDField (SetupTd, TD_PDATA, 0);\r
- OhciSetTDField (SetupTd, TD_BUFFER_ROUND, 1);\r
- OhciSetTDField (SetupTd, TD_DIR_PID, TD_SETUP_PID);\r
- OhciSetTDField (SetupTd, TD_DELAY_INT, TD_NO_DELAY);\r
- OhciSetTDField (SetupTd, TD_DT_TOGGLE, 2);\r
- OhciSetTDField (SetupTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (SetupTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- OhciSetTDField (SetupTd, TD_CURR_BUFFER_PTR, (UINTN)ReqMapPhyAddr);\r
- OhciSetTDField (SetupTd, TD_NEXT_PTR, (UINT32) NULL);\r
- OhciSetTDField (SetupTd, TD_BUFFER_END_PTR, (UINTN)ReqMapPhyAddr + sizeof (EFI_USB_DEVICE_REQUEST) - 1);\r
- SetupTd->ActualSendLength = 0;\r
- SetupTd->DataBuffer = NULL;\r
- SetupTd->NextTDPointer = NULL;\r
-\r
- DataMapLength = *DataLength;\r
- if ((Data != NULL) && (DataMapLength != 0)) {\r
- DataMapPhyAddr = (EFI_PHYSICAL_ADDRESS)(UINTN)Data;\r
- }\r
- //\r
- //Data Stage\r
- //\r
- LeftLength = DataMapLength;\r
- ActualSendLength = DataMapLength;\r
- DataToggle = 1;\r
- while (LeftLength > 0) {\r
- ActualSendLength = LeftLength;\r
- if (LeftLength > MaxPacketLength) {\r
- ActualSendLength = MaxPacketLength;\r
- }\r
- DataTd = OhciCreateTD (Ohc);\r
- if (DataTd == NULL) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to allocate Data TD buffer\n"));\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto FREE_TD_BUFF;\r
- }\r
- OhciSetTDField (DataTd, TD_PDATA, 0);\r
- OhciSetTDField (DataTd, TD_BUFFER_ROUND, 1);\r
- OhciSetTDField (DataTd, TD_DIR_PID, DataPidDir);\r
- OhciSetTDField (DataTd, TD_DELAY_INT, TD_NO_DELAY);\r
- OhciSetTDField (DataTd, TD_DT_TOGGLE, DataToggle);\r
- OhciSetTDField (DataTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (DataTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- OhciSetTDField (DataTd, TD_CURR_BUFFER_PTR, (UINT32) DataMapPhyAddr);\r
- OhciSetTDField (DataTd, TD_BUFFER_END_PTR, (UINT32) DataMapPhyAddr + ActualSendLength - 1);\r
- OhciSetTDField (DataTd, TD_NEXT_PTR, (UINT32) NULL);\r
- DataTd->ActualSendLength = ActualSendLength;\r
- DataTd->DataBuffer = (UINT8 *)(UINTN)DataMapPhyAddr;\r
- DataTd->NextTDPointer = 0;\r
- OhciLinkTD (HeadTd, DataTd);\r
- DataToggle ^= 1;\r
- DataMapPhyAddr += ActualSendLength;\r
- LeftLength -= ActualSendLength;\r
- }\r
- //\r
- // Status Stage\r
- //\r
- StatusTd = OhciCreateTD (Ohc);\r
- if (StatusTd == NULL) {\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to allocate Status TD buffer\n"));\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto FREE_TD_BUFF;\r
- }\r
- OhciSetTDField (StatusTd, TD_PDATA, 0);\r
- OhciSetTDField (StatusTd, TD_BUFFER_ROUND, 1);\r
- OhciSetTDField (StatusTd, TD_DIR_PID, StatusPidDir);\r
- OhciSetTDField (StatusTd, TD_DELAY_INT, 7);\r
- OhciSetTDField (StatusTd, TD_DT_TOGGLE, 3);\r
- OhciSetTDField (StatusTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (StatusTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- OhciSetTDField (StatusTd, TD_CURR_BUFFER_PTR, (UINT32) NULL);\r
- OhciSetTDField (StatusTd, TD_NEXT_PTR, (UINT32) NULL);\r
- OhciSetTDField (StatusTd, TD_BUFFER_END_PTR, (UINT32) NULL);\r
- StatusTd->ActualSendLength = 0;\r
- StatusTd->DataBuffer = NULL;\r
- StatusTd->NextTDPointer = NULL;\r
- OhciLinkTD (HeadTd, StatusTd);\r
- //\r
- // Empty Stage\r
- //\r
- EmptyTd = OhciCreateTD (Ohc);\r
- if (EmptyTd == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to allocate Empty TD buffer\n"));\r
- goto FREE_TD_BUFF;\r
- }\r
- OhciSetTDField (EmptyTd, TD_PDATA, 0);\r
- OhciSetTDField (EmptyTd, TD_BUFFER_ROUND, 0);\r
- OhciSetTDField (EmptyTd, TD_DIR_PID, 0);\r
- OhciSetTDField (EmptyTd, TD_DELAY_INT, 0);\r
- //OhciSetTDField (EmptyTd, TD_DT_TOGGLE, CurrentToggle);\r
- EmptyTd->Word0.DataToggle = 0;\r
- OhciSetTDField (EmptyTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (EmptyTd, TD_COND_CODE, 0);\r
- OhciSetTDField (EmptyTd, TD_CURR_BUFFER_PTR, 0);\r
- OhciSetTDField (EmptyTd, TD_BUFFER_END_PTR, 0);\r
- OhciSetTDField (EmptyTd, TD_NEXT_PTR, 0);\r
- EmptyTd->ActualSendLength = 0;\r
- EmptyTd->DataBuffer = NULL;\r
- EmptyTd->NextTDPointer = NULL;\r
- OhciLinkTD (HeadTd, EmptyTd);\r
- Ed->TdTailPointer = EmptyTd;\r
- OhciAttachTDListToED (Ed, HeadTd);\r
- //\r
- OhciSetEDField (Ed, ED_SKIP, 0);\r
- MicroSecondDelay (20 * HC_1_MILLISECOND);\r
- OhciSetHcCommandStatus (Ohc, CONTROL_LIST_FILLED, 1);\r
- OhciSetHcControl (Ohc, CONTROL_ENABLE, 1);\r
- MicroSecondDelay (20 * HC_1_MILLISECOND);\r
- if (OhciGetHcControl (Ohc, CONTROL_ENABLE) != 1) {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- if (OhciGetHcControl (Ohc, CONTROL_ENABLE) != 1) {\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- Status = EFI_DEVICE_ERROR;\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Fail to enable CONTROL transfer\n"));\r
- goto FREE_TD_BUFF;\r
- }\r
- }\r
-\r
- TimeCount = 0;\r
- Status = CheckIfDone (Ohc, CONTROL_LIST, Ed, HeadTd, &ErrorCode);\r
-\r
- while (Status == EFI_NOT_READY && TimeCount <= TimeOut) {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- TimeCount++;\r
- Status = CheckIfDone (Ohc, CONTROL_LIST, Ed, HeadTd, &ErrorCode);\r
- }\r
- //\r
- *TransferResult = ConvertErrorCode (ErrorCode);\r
-\r
- if (ErrorCode != TD_NO_ERROR) {\r
- if (ErrorCode == TD_TOBE_PROCESSED) {\r
- DEBUG ((EFI_D_INFO, "Control pipe timeout, > %d mS\r\n", TimeOut));\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Control pipe broken\r\n"));\r
- }\r
-\r
- *DataLength = 0;\r
- }\r
-\r
- OhciSetHcControl (Ohc, CONTROL_ENABLE, 0);\r
- if (OhciGetHcControl (Ohc, CONTROL_ENABLE) != 0) {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- if (OhciGetHcControl (Ohc, CONTROL_ENABLE) != 0) {\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- DEBUG ((EFI_D_INFO, "OhciControlTransfer: Cannot disable CONTROL_ENABLE transfer\n"));\r
- goto FREE_TD_BUFF;\r
- }\r
- }\r
-\r
-FREE_TD_BUFF:\r
- while (HeadTd) {\r
- DataTd = HeadTd;\r
- HeadTd = HeadTd->NextTDPointer;\r
- UsbHcFreeMem(Ohc->MemPool, DataTd, sizeof(TD_DESCRIPTOR));\r
- }\r
-\r
-FREE_ED_BUFF:\r
- UsbHcFreeMem(Ohc->MemPool, Ed, sizeof(ED_DESCRIPTOR));\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Submits bulk transfer to a bulk endpoint of a USB device.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param DeviceAddress Target device address.\r
- @param EndPointAddress Endpoint number and its direction in bit 7.\r
- @param MaxiPacketLength Maximum packet size the endpoint is capable of\r
- sending or receiving.\r
- @param Data A pointers to the buffers of data to transmit\r
- from or receive into.\r
- @param DataLength The lenght of the data buffer.\r
- @param DataToggle On input, the initial data toggle for the transfer;\r
- On output, it is updated to to next data toggle to use of\r
- the subsequent bulk transfer.\r
- @param TimeOut Indicates the maximum time, in millisecond, which the\r
- transfer is allowed to complete.\r
- @param TransferResult A pointer to the detailed result information of the\r
- bulk transfer.\r
-\r
- @retval EFI_SUCCESS The transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The transfer failed due to lack of resource.\r
- @retval EFI_INVALID_PARAMETER Parameters are invalid.\r
- @retval EFI_TIMEOUT The transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR The transfer failed due to host controller error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciBulkTransfer (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN UINT8 MaxPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN OUT UINT8 *DataToggle,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- ED_DESCRIPTOR *Ed;\r
- UINT32 DataPidDir;\r
- TD_DESCRIPTOR *HeadTd;\r
- TD_DESCRIPTOR *DataTd;\r
- TD_DESCRIPTOR *EmptyTd;\r
- EFI_STATUS Status;\r
- UINT8 EndPointNum;\r
- UINTN TimeCount;\r
- UINT32 ErrorCode;\r
-\r
- UINT8 CurrentToggle;\r
- UINTN MapLength;\r
- EFI_PHYSICAL_ADDRESS MapPyhAddr;\r
- UINTN LeftLength;\r
- UINTN ActualSendLength;\r
- BOOLEAN FirstTD;\r
-\r
- MapLength = 0;\r
- MapPyhAddr = 0;\r
- LeftLength = 0;\r
- Status = EFI_SUCCESS;\r
-\r
- if (Data == NULL || DataLength == NULL || DataToggle == NULL || TransferResult == NULL ||\r
- *DataLength == 0 || (*DataToggle != 0 && *DataToggle != 1) ||\r
- (MaxPacketLength != 8 && MaxPacketLength != 16 &&\r
- MaxPacketLength != 32 && MaxPacketLength != 64)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = PEI_RECOVERY_USB_OHC_DEV_FROM_EHCI_THIS (This);\r
-\r
- if ((EndPointAddress & 0x80) != 0) {\r
- DataPidDir = TD_IN_PID;\r
- } else {\r
- DataPidDir = TD_OUT_PID;\r
- }\r
-\r
- EndPointNum = (EndPointAddress & 0xF);\r
-\r
- OhciSetHcControl (Ohc, BULK_ENABLE, 0);\r
- if (OhciGetHcControl (Ohc, BULK_ENABLE) != 0) {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- if (OhciGetHcControl (Ohc, BULK_ENABLE) != 0) {\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- return EFI_DEVICE_ERROR;\r
- }\r
- }\r
-\r
- OhciSetMemoryPointer (Ohc, HC_BULK_HEAD, NULL);\r
-\r
- Ed = OhciCreateED (Ohc);\r
- if (Ed == NULL) {\r
- DEBUG ((EFI_D_INFO, "OhcBulkTransfer: Fail to allocate ED buffer\r\n"));\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- OhciSetEDField (Ed, ED_SKIP, 1);\r
- OhciSetEDField (Ed, ED_FUNC_ADD, DeviceAddress);\r
- OhciSetEDField (Ed, ED_ENDPT_NUM, EndPointNum);\r
- OhciSetEDField (Ed, ED_DIR, ED_FROM_TD_DIR);\r
- OhciSetEDField (Ed, ED_SPEED, HI_SPEED);\r
- OhciSetEDField (Ed, ED_FORMAT | ED_HALTED | ED_DTTOGGLE, 0);\r
- OhciSetEDField (Ed, ED_MAX_PACKET, MaxPacketLength);\r
- OhciSetEDField (Ed, ED_PDATA, 0);\r
- OhciSetEDField (Ed, ED_ZERO, 0);\r
- OhciSetEDField (Ed, ED_TDHEAD_PTR, (UINT32) NULL);\r
- OhciSetEDField (Ed, ED_TDTAIL_PTR, (UINT32) NULL);\r
- OhciSetEDField (Ed, ED_NEXT_EDPTR, (UINT32) NULL);\r
- OhciAttachEDToList (Ohc, BULK_LIST, Ed, NULL);\r
-\r
- if(Data != NULL) {\r
- MapLength = *DataLength;\r
- MapPyhAddr = (EFI_PHYSICAL_ADDRESS)(UINTN)Data;\r
- }\r
- //\r
- //Data Stage\r
- //\r
- LeftLength = MapLength;\r
- ActualSendLength = MapLength;\r
- CurrentToggle = *DataToggle;\r
- HeadTd = NULL;\r
- FirstTD = TRUE;\r
- while (LeftLength > 0) {\r
- ActualSendLength = LeftLength;\r
- if (LeftLength > MaxPacketLength) {\r
- ActualSendLength = MaxPacketLength;\r
- }\r
- DataTd = OhciCreateTD (Ohc);\r
- if (DataTd == NULL) {\r
- DEBUG ((EFI_D_INFO, "OhcBulkTransfer: Fail to allocate Data TD buffer\r\n"));\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto FREE_TD_BUFF;\r
- }\r
- OhciSetTDField (DataTd, TD_PDATA, 0);\r
- OhciSetTDField (DataTd, TD_BUFFER_ROUND, 1);\r
- OhciSetTDField (DataTd, TD_DIR_PID, DataPidDir);\r
- OhciSetTDField (DataTd, TD_DELAY_INT, TD_NO_DELAY);\r
- OhciSetTDField (DataTd, TD_DT_TOGGLE, CurrentToggle);\r
- OhciSetTDField (DataTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (DataTd, TD_COND_CODE, TD_TOBE_PROCESSED);\r
- OhciSetTDField (DataTd, TD_CURR_BUFFER_PTR, (UINT32) MapPyhAddr);\r
- OhciSetTDField (DataTd, TD_BUFFER_END_PTR, (UINT32) MapPyhAddr + ActualSendLength - 1);\r
- OhciSetTDField (DataTd, TD_NEXT_PTR, (UINT32) NULL);\r
- DataTd->ActualSendLength = ActualSendLength;\r
- DataTd->DataBuffer = (UINT8 *)(UINTN)MapPyhAddr;\r
- DataTd->NextTDPointer = 0;\r
- if (FirstTD) {\r
- HeadTd = DataTd;\r
- FirstTD = FALSE;\r
- } else {\r
- OhciLinkTD (HeadTd, DataTd);\r
- }\r
- CurrentToggle ^= 1;\r
- MapPyhAddr += ActualSendLength;\r
- LeftLength -= ActualSendLength;\r
- }\r
- //\r
- // Empty Stage\r
- //\r
- EmptyTd = OhciCreateTD (Ohc);\r
- if (EmptyTd == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- DEBUG ((EFI_D_INFO, "OhcBulkTransfer: Fail to allocate Empty TD buffer\r\n"));\r
- goto FREE_TD_BUFF;\r
- }\r
- OhciSetTDField (EmptyTd, TD_PDATA, 0);\r
- OhciSetTDField (EmptyTd, TD_BUFFER_ROUND, 0);\r
- OhciSetTDField (EmptyTd, TD_DIR_PID, 0);\r
- OhciSetTDField (EmptyTd, TD_DELAY_INT, 0);\r
- //OhciSetTDField (EmptyTd, TD_DT_TOGGLE, CurrentToggle);\r
- EmptyTd->Word0.DataToggle = 0;\r
- OhciSetTDField (EmptyTd, TD_ERROR_CNT, 0);\r
- OhciSetTDField (EmptyTd, TD_COND_CODE, 0);\r
- OhciSetTDField (EmptyTd, TD_CURR_BUFFER_PTR, 0);\r
- OhciSetTDField (EmptyTd, TD_BUFFER_END_PTR, 0);\r
- OhciSetTDField (EmptyTd, TD_NEXT_PTR, 0);\r
- EmptyTd->ActualSendLength = 0;\r
- EmptyTd->DataBuffer = NULL;\r
- EmptyTd->NextTDPointer = NULL;\r
- OhciLinkTD (HeadTd, EmptyTd);\r
- Ed->TdTailPointer = EmptyTd;\r
- OhciAttachTDListToED (Ed, HeadTd);\r
-\r
- OhciSetEDField (Ed, ED_SKIP, 0);\r
- OhciSetHcCommandStatus (Ohc, BULK_LIST_FILLED, 1);\r
- OhciSetHcControl (Ohc, BULK_ENABLE, 1);\r
- if (OhciGetHcControl (Ohc, BULK_ENABLE) != 1) {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- if (OhciGetHcControl (Ohc, BULK_ENABLE) != 1) {\r
- *TransferResult = EFI_USB_ERR_SYSTEM;\r
- goto FREE_TD_BUFF;\r
- }\r
- }\r
-\r
- TimeCount = 0;\r
- Status = CheckIfDone (Ohc, BULK_LIST, Ed, HeadTd, &ErrorCode);\r
-\r
- while (Status == EFI_NOT_READY && TimeCount <= TimeOut) {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- TimeCount++;\r
- Status = CheckIfDone (Ohc, BULK_LIST, Ed, HeadTd, &ErrorCode);\r
- }\r
-\r
- *TransferResult = ConvertErrorCode (ErrorCode);\r
-\r
- if (ErrorCode != TD_NO_ERROR) {\r
- if (ErrorCode == TD_TOBE_PROCESSED) {\r
- DEBUG ((EFI_D_INFO, "Bulk pipe timeout, > %d mS\r\n", TimeOut));\r
- } else {\r
- DEBUG ((EFI_D_INFO, "Bulk pipe broken\r\n"));\r
- }\r
- *DataLength = 0;\r
- }\r
- *DataToggle = (UINT8) OhciGetEDField (Ed, ED_DTTOGGLE);\r
-\r
-FREE_TD_BUFF:\r
- while (HeadTd) {\r
- DataTd = HeadTd;\r
- HeadTd = HeadTd->NextTDPointer;\r
- UsbHcFreeMem(Ohc->MemPool, DataTd, sizeof(TD_DESCRIPTOR));\r
- }\r
- UsbHcFreeMem(Ohc->MemPool, Ed, sizeof(ED_DESCRIPTOR));\r
-\r
- return Status;\r
-}\r
-/**\r
- Retrieves the number of root hub ports.\r
-\r
- @param[in] PeiServices The pointer to the PEI Services Table.\r
- @param[in] This The pointer to this instance of the\r
- PEI_USB_HOST_CONTROLLER_PPI.\r
- @param[out] NumOfPorts The pointer to the number of the root hub ports.\r
-\r
- @retval EFI_SUCCESS The port number was retrieved successfully.\r
- @retval EFI_INVALID_PARAMETER PortNumber is NULL.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetRootHubNumOfPorts (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- OUT UINT8 *NumOfPorts\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- if (NumOfPorts == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- Ohc = PEI_RECOVERY_USB_OHC_DEV_FROM_EHCI_THIS (This);\r
- *NumOfPorts = (UINT8)OhciGetRootHubDescriptor(Ohc, RH_NUM_DS_PORTS);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-/**\r
- Retrieves the current status of a USB root hub port.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param PortNumber The root hub port to retrieve the state from.\r
- @param PortStatus Variable to receive the port state.\r
-\r
- @retval EFI_SUCCESS The status of the USB root hub port specified.\r
- by PortNumber was returned in PortStatus.\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetRootHubPortStatus (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 PortNumber,\r
- OUT EFI_USB_PORT_STATUS *PortStatus\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- UINT8 NumOfPorts;\r
-\r
- Ohc = PEI_RECOVERY_USB_OHC_DEV_FROM_EHCI_THIS (This);\r
-\r
- OhciGetRootHubNumOfPorts (PeiServices, This, &NumOfPorts);\r
- if (PortNumber >= NumOfPorts) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- PortStatus->PortStatus = 0;\r
- PortStatus->PortChangeStatus = 0;\r
-\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_CURR_CONNECT_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_CONNECTION;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_ENABLE_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_ENABLE;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_SUSPEND_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_SUSPEND;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_OC_INDICATOR)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_OVERCURRENT;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_RESET_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_RESET;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_PORT_POWER_STAT)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_POWER;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc,PortNumber, RH_LSDEVICE_ATTACHED)) {\r
- PortStatus->PortStatus |= USB_PORT_STAT_LOW_SPEED;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_ENABLE;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_CONNECT_STATUS_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_CONNECTION;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_SUSPEND;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_OC_INDICATOR_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_OVERCURRENT;\r
- }\r
- if (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE)) {\r
- PortStatus->PortChangeStatus |= USB_PORT_STAT_C_RESET;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-/**\r
- Sets a feature for the specified root hub port.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI\r
- @param PortNumber Root hub port to set.\r
- @param PortFeature Feature to set.\r
-\r
- @retval EFI_SUCCESS The feature specified by PortFeature was set.\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid or PortFeature is invalid.\r
- @retval EFI_TIMEOUT The time out occurred.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciSetRootHubPortFeature (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 PortNumber,\r
- IN EFI_USB_PORT_FEATURE PortFeature\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- EFI_STATUS Status;\r
- UINT8 NumOfPorts;\r
- UINTN RetryTimes;\r
-\r
- OhciGetRootHubNumOfPorts (PeiServices, This, &NumOfPorts);\r
- if (PortNumber >= NumOfPorts) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = PEI_RECOVERY_USB_OHC_DEV_FROM_EHCI_THIS (This);\r
-\r
- Status = EFI_SUCCESS;\r
-\r
-\r
- switch (PortFeature) {\r
- case EfiUsbPortPower:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_SET_PORT_POWER);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_POWER_STAT) == 0 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortReset:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_SET_PORT_RESET);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while ((OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE) == 0 ||\r
- OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT) == 1) &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- OhciSetRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE);\r
- break;\r
-\r
- case EfiUsbPortEnable:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_SET_PORT_ENABLE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);;\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT) == 0 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
-\r
- case EfiUsbPortSuspend:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_SET_PORT_SUSPEND);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);;\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT) == 0 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- default:\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Clears a feature for the specified root hub port.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param PortNumber Specifies the root hub port whose feature\r
- is requested to be cleared.\r
- @param PortFeature Indicates the feature selector associated with the\r
- feature clear request.\r
-\r
- @retval EFI_SUCCESS The feature specified by PortFeature was cleared\r
- for the USB root hub port specified by PortNumber.\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid or PortFeature is invalid.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciClearRootHubPortFeature (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 PortNumber,\r
- IN EFI_USB_PORT_FEATURE PortFeature\r
- )\r
-{\r
- USB_OHCI_HC_DEV *Ohc;\r
- EFI_STATUS Status;\r
- UINT8 NumOfPorts;\r
- UINTN RetryTimes;\r
-\r
-\r
- OhciGetRootHubNumOfPorts (PeiServices, This, &NumOfPorts);\r
- if (PortNumber >= NumOfPorts) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Ohc = PEI_RECOVERY_USB_OHC_DEV_FROM_EHCI_THIS (This);\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- switch (PortFeature) {\r
- case EfiUsbPortEnable:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_CLEAR_PORT_ENABLE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortSuspend:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_CLEAR_SUSPEND_STATUS);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortReset:\r
- break;\r
-\r
- case EfiUsbPortPower:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_CLEAR_PORT_POWER);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_POWER_STAT) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortConnectChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_CONNECT_STATUS_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_CONNECT_STATUS_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortResetChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_RESET_STAT_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
-\r
- case EfiUsbPortEnableChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_ENABLE_STAT_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortSuspendChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_PORT_SUSPEND_STAT_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- case EfiUsbPortOverCurrentChange:\r
- Status = OhciSetRootHubPortStatus (Ohc, PortNumber, RH_OC_INDICATOR_CHANGE);\r
-\r
- //\r
- // Verify the state\r
- //\r
- RetryTimes = 0;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- RetryTimes++;\r
- } while (OhciReadRootHubPortStatus (Ohc, PortNumber, RH_OC_INDICATOR_CHANGE) == 1 &&\r
- RetryTimes < MAX_RETRY_TIMES);\r
-\r
- if (RetryTimes >= MAX_RETRY_TIMES) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- break;\r
-\r
- default:\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return Status;\r
-}\r
-/**\r
- Provides software reset for the USB host controller.\r
-\r
- @param This This EFI_USB_HC_PROTOCOL instance.\r
- @param Attributes A bit mask of the reset operation to perform.\r
-\r
- @retval EFI_SUCCESS The reset operation succeeded.\r
- @retval EFI_INVALID_PARAMETER Attributes is not valid.\r
- @retval EFI_UNSUPPOURTED The type of reset specified by Attributes is\r
- not currently supported by the host controller.\r
- @retval EFI_DEVICE_ERROR Host controller isn't halted to reset.\r
-\r
-**/\r
-EFI_STATUS\r
-InitializeUsbHC (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT16 Attributes\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Index;\r
- UINT8 NumOfPorts;\r
- UINT32 PowerOnGoodTime;\r
- UINT32 Data32;\r
- BOOLEAN Flag = FALSE;\r
-\r
- if ((Attributes & ~(EFI_USB_HC_RESET_GLOBAL | EFI_USB_HC_RESET_HOST_CONTROLLER)) != 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- Status = EFI_SUCCESS;\r
-\r
- if ((Attributes & EFI_USB_HC_RESET_HOST_CONTROLLER) != 0) {\r
- MicroSecondDelay (50 * HC_1_MILLISECOND);\r
- Status = OhciSetHcCommandStatus (Ohc, HC_RESET, HC_RESET);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- MicroSecondDelay (50 * HC_1_MILLISECOND);\r
- //\r
- // Wait for host controller reset.\r
- //\r
- PowerOnGoodTime = 50;\r
- do {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- Data32 = OhciGetOperationalReg (Ohc, HC_COMMAND_STATUS );\r
- if ((Data32 & HC_RESET) == 0) {\r
- Flag = TRUE;\r
- break;\r
- }\r
- }while(PowerOnGoodTime--);\r
- if (!Flag){\r
- return EFI_DEVICE_ERROR;\r
- }\r
- }\r
-\r
- OhciSetFrameInterval (Ohc, FRAME_INTERVAL, 0x2edf);\r
- if ((Attributes & EFI_USB_HC_RESET_GLOBAL) != 0) {\r
- Status = OhciSetHcControl (Ohc, HC_FUNCTIONAL_STATE, HC_STATE_RESET);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
- MicroSecondDelay (50 * HC_1_MILLISECOND);\r
- }\r
- //\r
- // Initialize host controller operational registers\r
- //\r
- OhciSetFrameInterval (Ohc, FS_LARGEST_DATA_PACKET, 0x2778);\r
- OhciSetFrameInterval (Ohc, FRAME_INTERVAL, 0x2edf);\r
- OhciSetPeriodicStart (Ohc, 0x2a2f);\r
- OhciSetHcControl (Ohc, CONTROL_BULK_RATIO, 0x0);\r
- OhciSetHcCommandStatus (Ohc, CONTROL_LIST_FILLED | BULK_LIST_FILLED, 0);\r
- OhciSetRootHubDescriptor (Ohc, RH_PSWITCH_MODE, 0);\r
- OhciSetRootHubDescriptor (Ohc, RH_NO_PSWITCH | RH_NOC_PROT, 1);\r
- //OhciSetRootHubDescriptor (Hc, RH_PSWITCH_MODE | RH_NO_PSWITCH, 0);\r
- //OhciSetRootHubDescriptor (Hc, RH_PSWITCH_MODE | RH_NOC_PROT, 1);\r
-\r
- OhciSetRootHubDescriptor (Ohc, RH_DEV_REMOVABLE, 0);\r
- OhciSetRootHubDescriptor (Ohc, RH_PORT_PWR_CTRL_MASK, 0xffff);\r
- OhciSetRootHubStatus (Ohc, RH_LOCAL_PSTAT_CHANGE);\r
- OhciSetRootHubPortStatus (Ohc, 0, RH_SET_PORT_POWER);\r
- OhciGetRootHubNumOfPorts (PeiServices, &Ohc->UsbHostControllerPpi, &NumOfPorts);\r
- for (Index = 0; Index < NumOfPorts; Index++) {\r
- if (!EFI_ERROR (OhciSetRootHubPortFeature (PeiServices, &Ohc->UsbHostControllerPpi, Index, EfiUsbPortReset))) {\r
- MicroSecondDelay (200 * HC_1_MILLISECOND);\r
- OhciClearRootHubPortFeature (PeiServices, &Ohc->UsbHostControllerPpi, Index, EfiUsbPortReset);\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- OhciSetRootHubPortFeature (PeiServices, &Ohc->UsbHostControllerPpi, Index, EfiUsbPortEnable);\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- }\r
- }\r
-\r
- Ohc->MemPool = UsbHcInitMemPool(TRUE, 0);\r
- if(Ohc->MemPool == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- OhciSetMemoryPointer (Ohc, HC_CONTROL_HEAD, NULL);\r
- OhciSetMemoryPointer (Ohc, HC_BULK_HEAD, NULL);\r
- OhciSetHcControl (Ohc, CONTROL_ENABLE | BULK_ENABLE, 1);\r
- OhciSetHcControl (Ohc, HC_FUNCTIONAL_STATE, HC_STATE_OPERATIONAL);\r
- MicroSecondDelay (50 * HC_1_MILLISECOND);\r
- //\r
- // Wait till first SOF occurs, and then clear it\r
- //\r
- while (OhciGetHcInterruptStatus (Ohc, START_OF_FRAME) == 0);\r
- OhciClearInterruptStatus (Ohc, START_OF_FRAME);\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Submits control transfer to a target USB device.\r
-\r
- Calls underlying OhciControlTransfer to do work. This wrapper routine required\r
- on Quark so that USB DMA transfers do not cause an IMR violation.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param DeviceAddress The target device address.\r
- @param DeviceSpeed Target device speed.\r
- @param MaximumPacketLength Maximum packet size the default control transfer\r
- endpoint is capable of sending or receiving.\r
- @param Request USB device request to send.\r
- @param TransferDirection Specifies the data direction for the data stage.\r
- @param Data Data buffer to be transmitted or received from USB device.\r
- @param DataLength The size (in bytes) of the data buffer.\r
- @param TimeOut Indicates the maximum timeout, in millisecond.\r
- @param TransferResult Return the result of this control transfer.\r
-\r
- @retval EFI_SUCCESS Transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The transfer failed due to lack of resources.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_TIMEOUT Transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR Transfer failed due to host controller or device error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-RedirectOhciControlTransfer (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 DeviceSpeed,\r
- IN UINT8 MaxPacketLength,\r
- IN EFI_USB_DEVICE_REQUEST *Request,\r
- IN EFI_USB_DATA_DIRECTION TransferDirection,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_REQUEST *NewRequest;\r
- VOID *NewData;\r
- UINT8 *Alloc;\r
-\r
- //\r
- // Allocate memory external to IMR protected region for transfer data.\r
- //\r
- Status = PeiServicesAllocatePool (\r
- sizeof(EFI_USB_DEVICE_REQUEST) + *DataLength,\r
- (VOID **) &Alloc\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Setup pointers to transfer buffers.\r
- //\r
- NewRequest = (EFI_USB_DEVICE_REQUEST *) Alloc;\r
- Alloc += sizeof(EFI_USB_DEVICE_REQUEST);\r
- NewData = (VOID *) Alloc;\r
-\r
- //\r
- // Copy callers request packet into transfer request packet.\r
- //\r
- if (Request != NULL) {\r
- CopyMem (NewRequest,Request,sizeof(EFI_USB_DEVICE_REQUEST));\r
- } else {\r
- NewRequest = NULL;\r
- }\r
- //\r
- // Copy callers data into transfer data buffer.\r
- //\r
- if (Data != NULL) {\r
- if (DataLength > 0) {\r
- CopyMem (NewData,Data,*DataLength);\r
- }\r
- } else {\r
- NewData = NULL;\r
- }\r
-\r
- //\r
- // Call underlying OhciControlTransfer to do work.\r
- //\r
- Status = OhciControlTransfer (\r
- PeiServices,\r
- This,\r
- DeviceAddress,\r
- DeviceSpeed,\r
- MaxPacketLength,\r
- NewRequest,\r
- TransferDirection,\r
- NewData,\r
- DataLength,\r
- TimeOut,\r
- TransferResult\r
- );\r
-\r
- //\r
- // Copy transfer buffer back into callers buffer.\r
- //\r
- if (Data != NULL && *DataLength > 0) {\r
- CopyMem (Data, NewData, *DataLength);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Submits bulk transfer to a bulk endpoint of a USB device.\r
-\r
- Calls underlying OhciBulkTransfer to do work. This wrapper routine required\r
- on Quark so that USB DMA transfers do not cause an IMR violation.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param DeviceAddress Target device address.\r
- @param EndPointAddress Endpoint number and its direction in bit 7.\r
- @param MaxiPacketLength Maximum packet size the endpoint is capable of\r
- sending or receiving.\r
- @param Data A pointers to the buffers of data to transmit\r
- from or receive into.\r
- @param DataLength The lenght of the data buffer.\r
- @param DataToggle On input, the initial data toggle for the transfer;\r
- On output, it is updated to to next data toggle to use of\r
- the subsequent bulk transfer.\r
- @param TimeOut Indicates the maximum time, in millisecond, which the\r
- transfer is allowed to complete.\r
- @param TransferResult A pointer to the detailed result information of the\r
- bulk transfer.\r
-\r
- @retval EFI_SUCCESS The transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The transfer failed due to lack of resource.\r
- @retval EFI_INVALID_PARAMETER Parameters are invalid.\r
- @retval EFI_TIMEOUT The transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR The transfer failed due to host controller error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-RedirectOhciBulkTransfer (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN UINT8 MaxPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN OUT UINT8 *DataToggle,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 *NewData;\r
-\r
- //\r
- // Allocate memory external to IMR protected region for transfer data.\r
- //\r
- Status = PeiServicesAllocatePool (\r
- *DataLength,\r
- (VOID **) &NewData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Copy callers data into transfer buffer.\r
- //\r
- if (Data != NULL) {\r
- if (DataLength > 0) {\r
- CopyMem (NewData,Data,*DataLength);\r
- }\r
- } else {\r
- NewData = NULL;\r
- }\r
-\r
- //\r
- // Call underlying OhciBulkTransfer to do work.\r
- //\r
- Status = OhciBulkTransfer (\r
- PeiServices,\r
- This,\r
- DeviceAddress,\r
- EndPointAddress,\r
- MaxPacketLength,\r
- NewData,\r
- DataLength,\r
- DataToggle,\r
- TimeOut,\r
- TransferResult\r
- );\r
-\r
- //\r
- // Copy transfer buffer back into callers buffer.\r
- //\r
- if (Data != NULL && *DataLength > 0) {\r
- CopyMem (Data, NewData, *DataLength);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- @param FileHandle Handle of the file being invoked.\r
- @param PeiServices Describes the list of possible PEI Services.\r
-\r
- @retval EFI_SUCCESS PPI successfully installed.\r
-\r
-**/\r
-EFI_STATUS\r
-OhcPeimEntry (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-\r
- PEI_USB_CONTROLLER_PPI *ChipSetUsbControllerPpi;\r
- EFI_STATUS Status;\r
- UINT8 Index;\r
- UINTN ControllerType;\r
- UINTN BaseAddress;\r
- UINTN MemPages;\r
- USB_OHCI_HC_DEV *Ohc;\r
- EFI_PHYSICAL_ADDRESS TempPtr;\r
-\r
-\r
- //\r
- // Shadow this PEIM to run from memory\r
- //\r
- if (!EFI_ERROR (PeiServicesRegisterForShadow (FileHandle))) {\r
- return EFI_SUCCESS;\r
- }\r
- Status = PeiServicesLocatePpi (\r
- &gPeiUsbControllerPpiGuid,\r
- 0,\r
- NULL,\r
- (VOID **) &ChipSetUsbControllerPpi\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Index = 0;\r
- while (TRUE) {\r
- Status = ChipSetUsbControllerPpi->GetUsbController (\r
- (EFI_PEI_SERVICES **) PeiServices,\r
- ChipSetUsbControllerPpi,\r
- Index,\r
- &ControllerType,\r
- &BaseAddress\r
- );\r
- //\r
- // When status is error, meant no controller is found\r
- //\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- //\r
- // This PEIM is for OHC type controller.\r
- //\r
- if (ControllerType != PEI_OHCI_CONTROLLER) {\r
- Index++;\r
- continue;\r
- }\r
-\r
- MemPages = sizeof (USB_OHCI_HC_DEV) / PAGESIZE + 1;\r
- Status = PeiServicesAllocatePages (\r
- EfiBootServicesCode,\r
- MemPages,\r
- &TempPtr\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO, "OhcPeimEntry: Fail to allocate buffer for the %dth OHCI ControllerPpi\n", Index));\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- ZeroMem((VOID *)(UINTN)TempPtr, MemPages*PAGESIZE);\r
- Ohc = (USB_OHCI_HC_DEV *) ((UINTN) TempPtr);\r
-\r
- Ohc->Signature = USB_OHCI_HC_DEV_SIGNATURE;\r
-\r
- Ohc->UsbHostControllerBaseAddress = (UINT32) BaseAddress;\r
-\r
- //\r
- // Initialize Uhc's hardware\r
- //\r
- Status = InitializeUsbHC (\r
- (EFI_PEI_SERVICES **)PeiServices,\r
- Ohc,\r
- EFI_USB_HC_RESET_GLOBAL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO, "OhcPeimEntry: Fail to init %dth OHCI ControllerPpi\n", Index));\r
- return Status;\r
- }\r
- //\r
- // Control & Bulk transfer services are accessed via their Redirect\r
- // routine versions on Quark so that USB DMA transfers do not cause an\r
- // IMR violation.\r
- //\r
- Ohc->UsbHostControllerPpi.ControlTransfer = RedirectOhciControlTransfer;\r
- Ohc->UsbHostControllerPpi.BulkTransfer = RedirectOhciBulkTransfer;\r
- Ohc->UsbHostControllerPpi.GetRootHubPortNumber = OhciGetRootHubNumOfPorts;\r
- Ohc->UsbHostControllerPpi.GetRootHubPortStatus = OhciGetRootHubPortStatus;\r
- Ohc->UsbHostControllerPpi.SetRootHubPortFeature = OhciSetRootHubPortFeature;\r
- Ohc->UsbHostControllerPpi.ClearRootHubPortFeature = OhciClearRootHubPortFeature;\r
-\r
- Ohc->PpiDescriptor.Flags = (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST);\r
- Ohc->PpiDescriptor.Guid = &gPeiUsbHostControllerPpiGuid;\r
- Ohc->PpiDescriptor.Ppi = &Ohc->UsbHostControllerPpi;\r
-\r
- Status = PeiServicesInstallPpi (&Ohc->PpiDescriptor);\r
- if (EFI_ERROR (Status)) {\r
- Index++;\r
- continue;\r
- }\r
- Index++;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-Provides the definition of Usb Hc Protocol and OHCI controller\r
-private data structure.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#ifndef _OHCI_PEIM_H\r
-#define _OHCI_PEIM_H\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Ppi/UsbController.h>\r
-#include <Ppi/UsbHostController.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/PeimEntryPoint.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/IoLib.h>\r
-\r
-typedef struct _USB_OHCI_HC_DEV USB_OHCI_HC_DEV;\r
-\r
-#include "UsbHcMem.h"\r
-#include "OhciReg.h"\r
-#include "OhciSched.h"\r
-#include "OhciUrb.h"\r
-#include "Descriptor.h"\r
-\r
-#define EFI_USB_SPEED_FULL 0x0000\r
-#define EFI_USB_SPEED_LOW 0x0001\r
-#define EFI_USB_SPEED_HIGH 0x0002\r
-\r
-#define PAGESIZE 4096\r
-\r
-#define HC_1_MICROSECOND 1\r
-#define HC_1_MILLISECOND (1000 * HC_1_MICROSECOND)\r
-#define HC_1_SECOND (1000 * HC_1_MILLISECOND)\r
-\r
-\r
-#define USB_OHCI_HC_DEV_SIGNATURE SIGNATURE_32('o','h','c','i')\r
-\r
-struct _USB_OHCI_HC_DEV {\r
- UINTN Signature;\r
- PEI_USB_HOST_CONTROLLER_PPI UsbHostControllerPpi;\r
- EFI_PEI_PPI_DESCRIPTOR PpiDescriptor;\r
- UINT32 UsbHostControllerBaseAddress;\r
- VOID *MemPool;\r
-};\r
-\r
-#define PEI_RECOVERY_USB_OHC_DEV_FROM_EHCI_THIS(a) CR (a, USB_OHCI_HC_DEV, UsbHostControllerPpi, USB_OHCI_HC_DEV_SIGNATURE)\r
-\r
-//\r
-// Func List\r
-//\r
-\r
-/**\r
- Provides software reset for the USB host controller.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param Attributes A bit mask of the reset operation to perform.\r
-\r
- @retval EFI_SUCCESS The reset operation succeeded.\r
- @retval EFI_INVALID_PARAMETER Attributes is not valid.\r
- @retval EFI_UNSUPPOURTED The type of reset specified by Attributes is\r
- not currently supported by the host controller.\r
- @retval EFI_DEVICE_ERROR Host controller isn't halted to reset.\r
-\r
-**/\r
-EFI_STATUS\r
-InitializeUsbHC (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT16 Attributes\r
- );\r
-\r
-/**\r
- Submits control transfer to a target USB device.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param DeviceAddress The target device address.\r
- @param DeviceSpeed Target device speed.\r
- @param MaximumPacketLength Maximum packet size the default control transfer\r
- endpoint is capable of sending or receiving.\r
- @param Request USB device request to send.\r
- @param TransferDirection Specifies the data direction for the data stage.\r
- @param Data Data buffer to be transmitted or received from USB device.\r
- @param DataLength The size (in bytes) of the data buffer.\r
- @param TimeOut Indicates the maximum timeout, in millisecond.\r
- @param TransferResult Return the result of this control transfer.\r
-\r
- @retval EFI_SUCCESS Transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The transfer failed due to lack of resources.\r
- @retval EFI_INVALID_PARAMETER Some parameters are invalid.\r
- @retval EFI_TIMEOUT Transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR Transfer failed due to host controller or device error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciControlTransfer (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 DeviceSpeed,\r
- IN UINT8 MaxPacketLength,\r
- IN EFI_USB_DEVICE_REQUEST *Request,\r
- IN EFI_USB_DATA_DIRECTION TransferDirection,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- );\r
-/**\r
- Submits bulk transfer to a bulk endpoint of a USB device.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param DeviceAddress Target device address.\r
- @param EndPointAddress Endpoint number and its direction in bit 7.\r
- @param MaxiPacketLength Maximum packet size the endpoint is capable of\r
- sending or receiving.\r
- @param Data A pointers to the buffers of data to transmit\r
- from or receive into.\r
- @param DataLength The lenght of the data buffer.\r
- @param DataToggle On input, the initial data toggle for the transfer;\r
- On output, it is updated to to next data toggle to use of\r
- the subsequent bulk transfer.\r
- @param TimeOut Indicates the maximum time, in millisecond, which the\r
- transfer is allowed to complete.\r
- @param TransferResult A pointer to the detailed result information of the\r
- bulk transfer.\r
-\r
- @retval EFI_SUCCESS The transfer was completed successfully.\r
- @retval EFI_OUT_OF_RESOURCES The transfer failed due to lack of resource.\r
- @retval EFI_INVALID_PARAMETER Parameters are invalid.\r
- @retval EFI_TIMEOUT The transfer failed due to timeout.\r
- @retval EFI_DEVICE_ERROR The transfer failed due to host controller error.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciBulkTransfer (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 DeviceAddress,\r
- IN UINT8 EndPointAddress,\r
- IN UINT8 MaxPacketLength,\r
- IN OUT VOID *Data,\r
- IN OUT UINTN *DataLength,\r
- IN OUT UINT8 *DataToggle,\r
- IN UINTN TimeOut,\r
- OUT UINT32 *TransferResult\r
- );\r
-/**\r
- Retrieves the number of root hub ports.\r
-\r
- @param[in] PeiServices The pointer to the PEI Services Table.\r
- @param[in] This The pointer to this instance of the\r
- PEI_USB_HOST_CONTROLLER_PPI.\r
- @param[out] NumOfPorts The pointer to the number of the root hub ports.\r
-\r
- @retval EFI_SUCCESS The port number was retrieved successfully.\r
- @retval EFI_INVALID_PARAMETER PortNumber is NULL.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetRootHubNumOfPorts (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- OUT UINT8 *NumOfPorts\r
- );\r
-/**\r
- Retrieves the current status of a USB root hub port.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param PortNumber The root hub port to retrieve the state from.\r
- @param PortStatus Variable to receive the port state.\r
-\r
- @retval EFI_SUCCESS The status of the USB root hub port specified.\r
- by PortNumber was returned in PortStatus.\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciGetRootHubPortStatus (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 PortNumber,\r
- OUT EFI_USB_PORT_STATUS *PortStatus\r
- );\r
-/**\r
-\r
- Sets a feature for the specified root hub port.\r
-\r
- @param This A pointer to the EFI_USB_HC_PROTOCOL.\r
- @param PortNumber Specifies the root hub port whose feature\r
- is requested to be set.\r
- @param PortFeature Indicates the feature selector associated\r
- with the feature set request.\r
-\r
- @retval EFI_SUCCESS The feature specified by PortFeature was set for the\r
- USB root hub port specified by PortNumber.\r
- @retval EFI_DEVICE_ERROR Set feature failed because of hardware issue\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid or PortFeature is invalid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-OhciSetRootHubPortFeature (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 PortNumber,\r
- IN EFI_USB_PORT_FEATURE PortFeature\r
- );\r
-/**\r
- Clears a feature for the specified root hub port.\r
-\r
- @param PeiServices The pointer of EFI_PEI_SERVICES.\r
- @param This The pointer of PEI_USB_HOST_CONTROLLER_PPI.\r
- @param PortNumber Specifies the root hub port whose feature\r
- is requested to be cleared.\r
- @param PortFeature Indicates the feature selector associated with the\r
- feature clear request.\r
-\r
- @retval EFI_SUCCESS The feature specified by PortFeature was cleared\r
- for the USB root hub port specified by PortNumber.\r
- @retval EFI_INVALID_PARAMETER PortNumber is invalid or PortFeature is invalid.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-OhciClearRootHubPortFeature (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_HOST_CONTROLLER_PPI *This,\r
- IN UINT8 PortNumber,\r
- IN EFI_USB_PORT_FEATURE PortFeature\r
- );\r
-#endif\r
+++ /dev/null
-## @file\r
-# OHCI USB Host Controller PEIM\r
-#\r
-# Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = OhciPei\r
- FILE_GUID = 332A0926-429B-4624-9211-A36B23DF0389\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = OhcPeimEntry\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- Descriptor.h\r
- OhcPeim.c\r
- OhcPeim.h\r
- OhciSched.c\r
- OhciSched.h\r
- OhciReg.c\r
- OhciReg.h\r
- OhciUrb.c\r
- OhciUrb.h\r
- UsbHcMem.c\r
- UsbHcMem.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- QuarkSocPkg/QuarkSocPkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- TimerLib\r
- BaseMemoryLib\r
- PeimEntryPoint\r
- PeiServicesLib\r
-\r
-[Ppis]\r
- gPeiUsbHostControllerPpiGuid # PPI ALWAYS_PRODUCED\r
- gPeiUsbControllerPpiGuid # PPI ALWAYS_CONSUMED\r
-\r
-[Depex]\r
- gEfiPeiMemoryDiscoveredPpiGuid AND gPeiUsbControllerPpiGuid AND gEfiPeiBootInRecoveryModePpiGuid\r
+++ /dev/null
-/** @file\r
-The OHCI register operation routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "OhcPeim.h"\r
-\r
-/**\r
-\r
- Get OHCI operational reg value\r
-\r
- @param Ohc UHC private data\r
- @param Offset Offset of the operational reg\r
-\r
- @retval Value of the register\r
-\r
-**/\r
-UINT32\r
-OhciGetOperationalReg (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Offset\r
- )\r
-{\r
-\r
- return MmioRead32 (Ohc->UsbHostControllerBaseAddress + Offset);\r
-\r
-}\r
-/**\r
-\r
- Set OHCI operational reg value\r
-\r
- @param Ohc UHC private data\r
- @param Offset Offset of the operational reg\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set to the reg\r
-\r
-**/\r
-\r
-\r
-EFI_STATUS\r
-OhciSetOperationalReg (\r
- USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Offset,\r
- IN UINT32 *Value\r
- )\r
-{\r
- MmioWrite32(Ohc->UsbHostControllerBaseAddress + Offset, *Value);\r
- return EFI_SUCCESS;\r
-}\r
-/**\r
-\r
- Get HcRevision reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of the register\r
-\r
-**/\r
-\r
-\r
-UINT32\r
-OhciGetHcRevision (\r
- USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- return OhciGetOperationalReg (Ohc, HC_REVISION);\r
-}\r
-/**\r
-\r
- Set HcReset reg value\r
-\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcReset (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- HcRESET Reset;\r
-\r
- *(UINT32 *) &Reset = OhciGetOperationalReg (Ohc, USBHOST_OFFSET_UHCHR);\r
-\r
- if (Field & RESET_SYSTEM_BUS) {\r
- Reset.FSBIR = Value;\r
- }\r
-\r
- if (Field & RESET_HOST_CONTROLLER) {\r
- Reset.FHR = Value;\r
- }\r
-\r
- if (Field & RESET_CLOCK_GENERATION) {\r
- Reset.CGR = Value;\r
- }\r
-\r
- if (Field & RESET_SSE_GLOBAL) {\r
- Reset.SSE = Value;\r
- }\r
-\r
- if (Field & RESET_PSPL) {\r
- Reset.PSPL = Value;\r
- }\r
-\r
- if (Field & RESET_PCPL) {\r
- Reset.PCPL = Value;\r
- }\r
-\r
- if (Field & RESET_SSEP1) {\r
- Reset.SSEP1 = Value;\r
- }\r
-\r
- if (Field & RESET_SSEP2) {\r
- Reset.SSEP2 = Value;\r
- }\r
-\r
- if (Field & RESET_SSEP3) {\r
- Reset.SSEP3 = Value;\r
- }\r
-\r
- OhciSetOperationalReg (Ohc, USBHOST_OFFSET_UHCHR, (UINT32*)&Reset);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Get specific field of HcReset reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcReset (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Field\r
- )\r
-{\r
- HcRESET Reset;\r
- UINT32 Value;\r
-\r
-\r
- *(UINT32 *) &Reset = OhciGetOperationalReg (Ohc, USBHOST_OFFSET_UHCHR);\r
- Value = 0;\r
-\r
- switch (Field) {\r
- case RESET_SYSTEM_BUS:\r
- Value = Reset.FSBIR;\r
- break;\r
-\r
- case RESET_HOST_CONTROLLER:\r
- Value = Reset.FHR;\r
- break;\r
-\r
- case RESET_CLOCK_GENERATION:\r
- Value = Reset.CGR;\r
- break;\r
-\r
- case RESET_SSE_GLOBAL:\r
- Value = Reset.SSE;\r
- break;\r
-\r
- case RESET_PSPL:\r
- Value = Reset.PSPL;\r
- break;\r
-\r
- case RESET_PCPL:\r
- Value = Reset.PCPL;\r
- break;\r
-\r
- case RESET_SSEP1:\r
- Value = Reset.SSEP1;\r
- break;\r
-\r
- case RESET_SSEP2:\r
- Value = Reset.SSEP2;\r
- break;\r
-\r
- case RESET_SSEP3:\r
- Value = Reset.SSEP3;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
-\r
- return Value;\r
-}\r
-\r
-/**\r
-\r
- Set HcControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcCONTROL Control;\r
-\r
-\r
-\r
- *(UINT32 *) &Control = OhciGetOperationalReg (Ohc, HC_CONTROL);\r
-\r
- if (Field & CONTROL_BULK_RATIO) {\r
- Control.ControlBulkRatio = Value;\r
- }\r
-\r
- if (Field & HC_FUNCTIONAL_STATE) {\r
- Control.FunctionalState = Value;\r
- }\r
-\r
- if (Field & PERIODIC_ENABLE) {\r
- Control.PeriodicEnable = Value;\r
- }\r
-\r
- if (Field & CONTROL_ENABLE) {\r
- Control.ControlEnable = Value;\r
- }\r
-\r
- if (Field & ISOCHRONOUS_ENABLE) {\r
- Control.IsochronousEnable = Value;\r
- }\r
-\r
- if (Field & BULK_ENABLE) {\r
- Control.BulkEnable = Value;\r
- }\r
-\r
- if (Field & INTERRUPT_ROUTING) {\r
- Control.InterruptRouting = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_CONTROL, (UINT32*)&Control);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get specific field of HcControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-\r
-UINT32\r
-OhciGetHcControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcCONTROL Control;\r
-\r
- *(UINT32 *) &Control = OhciGetOperationalReg (Ohc, HC_CONTROL);\r
-\r
- switch (Field) {\r
- case CONTROL_BULK_RATIO:\r
- return Control.ControlBulkRatio;\r
- break;\r
- case PERIODIC_ENABLE:\r
- return Control.PeriodicEnable;\r
- break;\r
- case CONTROL_ENABLE:\r
- return Control.ControlEnable;\r
- break;\r
- case BULK_ENABLE:\r
- return Control.BulkEnable;\r
- break;\r
- case ISOCHRONOUS_ENABLE:\r
- return Control.IsochronousEnable;\r
- break;\r
- case HC_FUNCTIONAL_STATE:\r
- return Control.FunctionalState;\r
- break;\r
- case INTERRUPT_ROUTING:\r
- return Control.InterruptRouting;\r
- break;\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set HcCommand reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcCommandStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcCOMMAND_STATUS CommandStatus;\r
-\r
- ZeroMem (&CommandStatus, sizeof (HcCOMMAND_STATUS));\r
-\r
- if(Field & HC_RESET){\r
- CommandStatus.HcReset = Value;\r
- }\r
-\r
- if(Field & CONTROL_LIST_FILLED){\r
- CommandStatus.ControlListFilled = Value;\r
- }\r
-\r
- if(Field & BULK_LIST_FILLED){\r
- CommandStatus.BulkListFilled = Value;\r
- }\r
-\r
- if(Field & CHANGE_OWNER_REQUEST){\r
- CommandStatus.ChangeOwnerRequest = Value;\r
- }\r
-\r
- if(Field & SCHEDULE_OVERRUN_COUNT){\r
- CommandStatus.ScheduleOverrunCount = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_COMMAND_STATUS, (UINT32*)&CommandStatus);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get specific field of HcCommand reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcCommandStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcCOMMAND_STATUS CommandStatus;\r
-\r
- *(UINT32 *) &CommandStatus = OhciGetOperationalReg (Ohc, HC_COMMAND_STATUS);\r
-\r
- switch (Field){\r
- case HC_RESET:\r
- return CommandStatus.HcReset;\r
- break;\r
- case CONTROL_LIST_FILLED:\r
- return CommandStatus.ControlListFilled;\r
- break;\r
- case BULK_LIST_FILLED:\r
- return CommandStatus.BulkListFilled;\r
- break;\r
- case CHANGE_OWNER_REQUEST:\r
- return CommandStatus.ChangeOwnerRequest;\r
- break;\r
- case SCHEDULE_OVERRUN_COUNT:\r
- return CommandStatus.ScheduleOverrunCount;\r
- break;\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Clear specific fields of Interrupt Status\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to clear\r
-\r
- @retval EFI_SUCCESS Fields cleared\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciClearInterruptStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcINTERRUPT_STATUS InterruptStatus;\r
-\r
- ZeroMem (&InterruptStatus, sizeof (HcINTERRUPT_STATUS));\r
-\r
- if(Field & SCHEDULE_OVERRUN){\r
- InterruptStatus.SchedulingOverrun = 1;\r
- }\r
-\r
- if(Field & WRITEBACK_DONE_HEAD){\r
- InterruptStatus.WriteBackDone = 1;\r
- }\r
- if(Field & START_OF_FRAME){\r
- InterruptStatus.Sof = 1;\r
- }\r
-\r
- if(Field & RESUME_DETECT){\r
- InterruptStatus.ResumeDetected = 1;\r
- }\r
-\r
- if(Field & UNRECOVERABLE_ERROR){\r
- InterruptStatus.UnrecoverableError = 1;\r
- }\r
-\r
- if(Field & FRAME_NUMBER_OVERFLOW){\r
- InterruptStatus.FrameNumOverflow = 1;\r
- }\r
-\r
- if(Field & ROOTHUB_STATUS_CHANGE){\r
- InterruptStatus.RHStatusChange = 1;\r
- }\r
-\r
- if(Field & OWNERSHIP_CHANGE){\r
- InterruptStatus.OwnerChange = 1;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_INTERRUPT_STATUS, (UINT32*)&InterruptStatus);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get fields of HcInterrupt reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcInterruptStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcINTERRUPT_STATUS InterruptStatus;\r
-\r
- *(UINT32 *) &InterruptStatus = OhciGetOperationalReg (Ohc, HC_INTERRUPT_STATUS);\r
-\r
- switch (Field){\r
- case SCHEDULE_OVERRUN:\r
- return InterruptStatus.SchedulingOverrun;\r
- break;\r
-\r
- case WRITEBACK_DONE_HEAD:\r
- return InterruptStatus.WriteBackDone;\r
- break;\r
-\r
- case START_OF_FRAME:\r
- return InterruptStatus.Sof;\r
- break;\r
-\r
- case RESUME_DETECT:\r
- return InterruptStatus.ResumeDetected;\r
- break;\r
-\r
- case UNRECOVERABLE_ERROR:\r
- return InterruptStatus.UnrecoverableError;\r
- break;\r
-\r
- case FRAME_NUMBER_OVERFLOW:\r
- return InterruptStatus.FrameNumOverflow;\r
- break;\r
-\r
- case ROOTHUB_STATUS_CHANGE:\r
- return InterruptStatus.RHStatusChange;\r
- break;\r
-\r
- case OWNERSHIP_CHANGE:\r
- return InterruptStatus.OwnerChange;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set Interrupt Control reg value\r
-\r
- @param Ohc UHC private data\r
- @param StatEnable Enable or Disable\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetInterruptControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN BOOLEAN StatEnable,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcINTERRUPT_CONTROL InterruptState;\r
-\r
-\r
- ZeroMem (&InterruptState, sizeof (HcINTERRUPT_CONTROL));\r
-\r
- if(Field & SCHEDULE_OVERRUN) {\r
- InterruptState.SchedulingOverrunInt = Value;\r
- }\r
-\r
- if(Field & WRITEBACK_DONE_HEAD) {\r
- InterruptState.WriteBackDoneInt = Value;\r
- }\r
- if(Field & START_OF_FRAME) {\r
- InterruptState.SofInt = Value;\r
- }\r
-\r
- if(Field & RESUME_DETECT) {\r
- InterruptState.ResumeDetectedInt = Value;\r
- }\r
-\r
- if(Field & UNRECOVERABLE_ERROR) {\r
- InterruptState.UnrecoverableErrorInt = Value;\r
- }\r
-\r
- if(Field & FRAME_NUMBER_OVERFLOW) {\r
- InterruptState.FrameNumOverflowInt = Value;\r
- }\r
-\r
- if(Field & ROOTHUB_STATUS_CHANGE) {\r
- InterruptState.RHStatusChangeInt = Value;\r
- }\r
-\r
- if(Field & OWNERSHIP_CHANGE) {\r
- InterruptState.OwnerChangedInt = Value;\r
- }\r
-\r
- if(Field & MASTER_INTERRUPT) {\r
- InterruptState.MasterInterruptEnable = Value;\r
- }\r
-\r
- if (StatEnable) {\r
- Status = OhciSetOperationalReg (Ohc, HC_INTERRUPT_ENABLE, (UINT32*)&InterruptState);\r
- } else {\r
- Status = OhciSetOperationalReg (Ohc, HC_INTERRUPT_DISABLE, (UINT32*)&InterruptState);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get field of HcInterruptControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcInterruptControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcINTERRUPT_CONTROL InterruptState;\r
-\r
- *(UINT32 *) &InterruptState = OhciGetOperationalReg (Ohc, HC_INTERRUPT_ENABLE);\r
-\r
- switch (Field){\r
- case SCHEDULE_OVERRUN:\r
- return InterruptState.SchedulingOverrunInt;\r
- break;\r
-\r
- case WRITEBACK_DONE_HEAD:\r
- return InterruptState.WriteBackDoneInt;\r
- break;\r
-\r
- case START_OF_FRAME:\r
- return InterruptState.SofInt;\r
- break;\r
-\r
- case RESUME_DETECT:\r
- return InterruptState.ResumeDetectedInt;\r
- break;\r
-\r
- case UNRECOVERABLE_ERROR:\r
- return InterruptState.UnrecoverableErrorInt;\r
- break;\r
-\r
- case FRAME_NUMBER_OVERFLOW:\r
- return InterruptState.FrameNumOverflowInt;\r
- break;\r
-\r
- case ROOTHUB_STATUS_CHANGE:\r
- return InterruptState.RHStatusChangeInt;\r
- break;\r
-\r
- case OWNERSHIP_CHANGE:\r
- return InterruptState.OwnerChangedInt;\r
- break;\r
-\r
- case MASTER_INTERRUPT:\r
- return InterruptState.MasterInterruptEnable;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set memory pointer of specific type\r
-\r
- @param Ohc UHC private data\r
- @param PointerType Type of the pointer to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Memory pointer set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetMemoryPointer(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN PointerType,\r
- IN VOID *Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Verify;\r
-\r
- Status = OhciSetOperationalReg (Ohc, PointerType, (UINT32*)&Value);\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Verify = OhciGetOperationalReg (Ohc, PointerType);\r
-\r
- while (Verify != (UINT32) Value) {\r
- MicroSecondDelay (HC_1_MILLISECOND);\r
- Verify = OhciGetOperationalReg (Ohc, PointerType);\r
- };\r
-\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get memory pointer of specific type\r
-\r
- @param Ohc UHC private data\r
- @param PointerType Type of pointer\r
-\r
- @retval Memory pointer of the specific type\r
-\r
-**/\r
-\r
-VOID *\r
-OhciGetMemoryPointer (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN PointerType\r
- )\r
-{\r
-\r
- return (VOID *) OhciGetOperationalReg (Ohc, PointerType);\r
-}\r
-\r
-\r
-/**\r
-\r
- Set Frame Interval value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameInterval (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcFRM_INTERVAL FrameInterval;\r
-\r
-\r
- *(UINT32 *) &FrameInterval = OhciGetOperationalReg(Ohc, HC_FRM_INTERVAL);\r
-\r
- if (Field & FRAME_INTERVAL) {\r
- FrameInterval.FrmIntervalToggle = !FrameInterval.FrmIntervalToggle;\r
- FrameInterval.FrameInterval = Value;\r
- }\r
-\r
- if (Field & FS_LARGEST_DATA_PACKET) {\r
- FrameInterval.FSMaxDataPacket = Value;\r
- }\r
-\r
- if (Field & FRMINT_TOGGLE) {\r
- FrameInterval.FrmIntervalToggle = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (\r
- Ohc,\r
- HC_FRM_INTERVAL,\r
- (UINT32*)&FrameInterval\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get field of frame interval reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetFrameInterval (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcFRM_INTERVAL FrameInterval;\r
-\r
- *(UINT32 *) &FrameInterval = OhciGetOperationalReg (Ohc, HC_FRM_INTERVAL);\r
-\r
- switch (Field){\r
- case FRAME_INTERVAL:\r
- return FrameInterval.FrameInterval;\r
- break;\r
-\r
- case FS_LARGEST_DATA_PACKET:\r
- return FrameInterval.FSMaxDataPacket;\r
- break;\r
-\r
- case FRMINT_TOGGLE:\r
- return FrameInterval.FrmIntervalToggle;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set Frame Remaining reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameRemaining (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcFRAME_REMAINING FrameRemaining;\r
-\r
-\r
- *(UINT32 *) &FrameRemaining = OhciGetOperationalReg (Ohc, HC_FRM_REMAINING);\r
-\r
- FrameRemaining.FrameRemaining = Value;\r
- FrameRemaining.FrameRemainingToggle = !FrameRemaining.FrameRemainingToggle;\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_FRM_REMAINING, (UINT32*)&FrameRemaining);\r
-\r
- return Status;\r
-}\r
-/**\r
-\r
- Get value of frame remaining reg\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of frame remaining reg\r
-\r
-**/\r
-UINT32\r
-OhciGetFrameRemaining (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-\r
-{\r
- HcFRAME_REMAINING FrameRemaining;\r
-\r
-\r
- *(UINT32 *) &FrameRemaining = OhciGetOperationalReg (Ohc, HC_FRM_REMAINING);\r
-\r
- switch (Field){\r
- case FRAME_REMAINING:\r
- return FrameRemaining.FrameRemaining;\r
- break;\r
-\r
- case FRAME_REMAIN_TOGGLE:\r
- return FrameRemaining.FrameRemainingToggle;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-/**\r
-\r
- Set frame number reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameNumber(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_FRM_NUMBER, &Value);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Get frame number reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of frame number reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetFrameNumber (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- return OhciGetOperationalReg(Ohc, HC_FRM_NUMBER);\r
-}\r
-\r
-/**\r
-\r
- Set period start reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetPeriodicStart (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_PERIODIC_START, &Value);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get periodic start reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @param Value of periodic start reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetPeriodicStart (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- return OhciGetOperationalReg(Ohc, HC_PERIODIC_START);\r
-}\r
-\r
-\r
-/**\r
-\r
- Set Ls Threshold reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetLsThreshold (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_LS_THREASHOLD, &Value);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get Ls Threshold reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of Ls Threshold reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetLsThreshold (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- return OhciGetOperationalReg(Ohc, HC_LS_THREASHOLD);\r
-}\r
-\r
-/**\r
-\r
- Set Root Hub Descriptor reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetRootHubDescriptor (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcRH_DESC_A DescriptorA;\r
- HcRH_DESC_B DescriptorB;\r
-\r
-\r
- if (Field & (RH_DEV_REMOVABLE || RH_PORT_PWR_CTRL_MASK)) {\r
- *(UINT32 *) &DescriptorB = OhciGetOperationalReg (Ohc, HC_RH_DESC_B);\r
-\r
- if(Field & RH_DEV_REMOVABLE) {\r
- DescriptorB.DeviceRemovable = Value;\r
- }\r
- if(Field & RH_PORT_PWR_CTRL_MASK) {\r
- DescriptorB.PortPowerControlMask = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_RH_DESC_B, (UINT32*)&DescriptorB);\r
-\r
- return Status;\r
- }\r
-\r
- *(UINT32 *)&DescriptorA = OhciGetOperationalReg (Ohc, HC_RH_DESC_A);\r
-\r
- if(Field & RH_NUM_DS_PORTS) {\r
- DescriptorA.NumDownStrmPorts = Value;\r
- }\r
- if(Field & RH_NO_PSWITCH) {\r
- DescriptorA.NoPowerSwitch = Value;\r
- }\r
- if(Field & RH_PSWITCH_MODE) {\r
- DescriptorA.PowerSwitchMode = Value;\r
- }\r
- if(Field & RH_DEVICE_TYPE) {\r
- DescriptorA.DeviceType = Value;\r
- }\r
- if(Field & RH_OC_PROT_MODE) {\r
- DescriptorA.OverCurrentProtMode = Value;\r
- }\r
- if(Field & RH_NOC_PROT) {\r
- DescriptorA.NoOverCurrentProtMode = Value;\r
- }\r
- if(Field & RH_NO_POTPGT) {\r
- DescriptorA.PowerOnToPowerGoodTime = Value;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_RH_DESC_A, (UINT32*)&DescriptorA);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get Root Hub Descriptor reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetRootHubDescriptor (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcRH_DESC_A DescriptorA;\r
- HcRH_DESC_B DescriptorB;\r
-\r
-\r
- *(UINT32 *) &DescriptorA = OhciGetOperationalReg (Ohc, HC_RH_DESC_A);\r
- *(UINT32 *) &DescriptorB = OhciGetOperationalReg (Ohc, HC_RH_DESC_B);\r
-\r
- switch (Field){\r
- case RH_DEV_REMOVABLE:\r
- return DescriptorB.DeviceRemovable;\r
- break;\r
-\r
- case RH_PORT_PWR_CTRL_MASK:\r
- return DescriptorB.PortPowerControlMask;\r
- break;\r
-\r
- case RH_NUM_DS_PORTS:\r
- return DescriptorA.NumDownStrmPorts;\r
- break;\r
-\r
- case RH_NO_PSWITCH:\r
- return DescriptorA.NoPowerSwitch;\r
- break;\r
-\r
- case RH_PSWITCH_MODE:\r
- return DescriptorA.PowerSwitchMode;\r
- break;\r
-\r
- case RH_DEVICE_TYPE:\r
- return DescriptorA.DeviceType;\r
- break;\r
-\r
- case RH_OC_PROT_MODE:\r
- return DescriptorA.OverCurrentProtMode;\r
- break;\r
-\r
- case RH_NOC_PROT:\r
- return DescriptorA.NoOverCurrentProtMode;\r
- break;\r
-\r
- case RH_NO_POTPGT:\r
- return DescriptorA.PowerOnToPowerGoodTime;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
-\r
- Set Root Hub Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetRootHubStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcRH_STATUS RootHubStatus;\r
-\r
-\r
- ZeroMem (&RootHubStatus, sizeof(HcRH_STATUS));\r
-\r
- if(Field & RH_LOCAL_PSTAT){\r
- RootHubStatus.LocalPowerStat = 1;\r
- }\r
- if(Field & RH_OC_ID){\r
- RootHubStatus.OverCurrentIndicator = 1;\r
- }\r
- if(Field & RH_REMOTE_WK_ENABLE){\r
- RootHubStatus.DevRemoteWakeupEnable = 1;\r
- }\r
- if(Field & RH_LOCAL_PSTAT_CHANGE){\r
- RootHubStatus.LocalPowerStatChange = 1;\r
- }\r
- if(Field & RH_OC_ID_CHANGE){\r
- RootHubStatus.OverCurrentIndicatorChange = 1;\r
- }\r
- if(Field & RH_CLR_RMT_WK_ENABLE){\r
- RootHubStatus.ClearRemoteWakeupEnable = 1;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_RH_STATUS, (UINT32*)&RootHubStatus);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get Root Hub Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetRootHubStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- )\r
-{\r
- HcRH_STATUS RootHubStatus;\r
-\r
-\r
- *(UINT32 *) &RootHubStatus = OhciGetOperationalReg (Ohc, HC_RH_STATUS);\r
-\r
- switch (Field) {\r
- case RH_LOCAL_PSTAT:\r
- return RootHubStatus.LocalPowerStat;\r
- break;\r
- case RH_OC_ID:\r
- return RootHubStatus.OverCurrentIndicator;\r
- break;\r
- case RH_REMOTE_WK_ENABLE:\r
- return RootHubStatus.DevRemoteWakeupEnable;\r
- break;\r
- case RH_LOCAL_PSTAT_CHANGE:\r
- return RootHubStatus.LocalPowerStatChange;\r
- break;\r
- case RH_OC_ID_CHANGE:\r
- return RootHubStatus.OverCurrentIndicatorChange;\r
- break;\r
- case RH_CLR_RMT_WK_ENABLE:\r
- return RootHubStatus.ClearRemoteWakeupEnable;\r
- break;\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
-\r
- Set Root Hub Port Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Index Index of the port\r
- @param Field Field to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetRootHubPortStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Index,\r
- IN UINTN Field\r
- )\r
-{\r
- EFI_STATUS Status;\r
- HcRHPORT_STATUS PortStatus;\r
-\r
-\r
- ZeroMem (&PortStatus, sizeof(HcRHPORT_STATUS));\r
-\r
- if (Field & RH_CLEAR_PORT_ENABLE) {\r
- PortStatus.CurrentConnectStat = 1;\r
- }\r
- if (Field & RH_SET_PORT_ENABLE) {\r
- PortStatus.EnableStat = 1;\r
- }\r
- if (Field & RH_SET_PORT_SUSPEND) {\r
- PortStatus.SuspendStat = 1;\r
- }\r
- if (Field & RH_CLEAR_SUSPEND_STATUS) {\r
- PortStatus.OCIndicator = 1;\r
- }\r
- if (Field & RH_SET_PORT_RESET) {\r
- PortStatus.ResetStat = 1;\r
- }\r
- if (Field & RH_SET_PORT_POWER) {\r
- PortStatus.PowerStat = 1;\r
- }\r
- if (Field & RH_CLEAR_PORT_POWER) {\r
- PortStatus.LsDeviceAttached = 1;\r
- }\r
- if (Field & RH_CONNECT_STATUS_CHANGE) {\r
- PortStatus.ConnectStatChange = 1;\r
- }\r
- if (Field & RH_PORT_ENABLE_STAT_CHANGE) {\r
- PortStatus.EnableStatChange = 1;\r
- }\r
- if (Field & RH_PORT_SUSPEND_STAT_CHANGE) {\r
- PortStatus.SuspendStatChange = 1;\r
- }\r
- if (Field & RH_OC_INDICATOR_CHANGE) {\r
- PortStatus.OCIndicatorChange = 1;\r
- }\r
- if (Field & RH_PORT_RESET_STAT_CHANGE ) {\r
- PortStatus.ResetStatChange = 1;\r
- }\r
-\r
- Status = OhciSetOperationalReg (Ohc, HC_RH_PORT_STATUS + (Index * 4), (UINT32*)&PortStatus);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get Root Hub Port Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Index Index of the port\r
- @param Field Field to get\r
-\r
- @retval Value of the field and index\r
-\r
-**/\r
-\r
-UINT32\r
-OhciReadRootHubPortStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Index,\r
- IN UINTN Field\r
- )\r
-{\r
- HcRHPORT_STATUS PortStatus;\r
-\r
- *(UINT32 *) &PortStatus = OhciGetOperationalReg (\r
- Ohc,\r
- HC_RH_PORT_STATUS + (Index * 4)\r
- );\r
-\r
- switch (Field){\r
- case RH_CURR_CONNECT_STAT:\r
- return PortStatus.CurrentConnectStat;\r
- break;\r
- case RH_PORT_ENABLE_STAT:\r
- return PortStatus.EnableStat;\r
- break;\r
- case RH_PORT_SUSPEND_STAT:\r
- return PortStatus.SuspendStat;\r
- break;\r
- case RH_PORT_OC_INDICATOR:\r
- return PortStatus.OCIndicator;\r
- break;\r
- case RH_PORT_RESET_STAT:\r
- return PortStatus.ResetStat;\r
- break;\r
- case RH_PORT_POWER_STAT:\r
- return PortStatus.PowerStat;\r
- break;\r
- case RH_LSDEVICE_ATTACHED:\r
- return PortStatus.LsDeviceAttached;\r
- break;\r
- case RH_CONNECT_STATUS_CHANGE:\r
- return PortStatus.ConnectStatChange;\r
- break;\r
- case RH_PORT_ENABLE_STAT_CHANGE:\r
- return PortStatus.EnableStatChange;\r
- break;\r
- case RH_PORT_SUSPEND_STAT_CHANGE:\r
- return PortStatus.SuspendStatChange;\r
- break;\r
- case RH_OC_INDICATOR_CHANGE:\r
- return PortStatus.OCIndicatorChange;\r
- break;\r
- case RH_PORT_RESET_STAT_CHANGE:\r
- return PortStatus.ResetStatChange;\r
- break;\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
+++ /dev/null
-/** @file\r
-This file contains the definination for host controller\r
-register operation routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#ifndef _OHCI_REGS_H\r
-#define _OHCI_REGS_H\r
-\r
-#define HC_STATE_RESET 0x0\r
-#define HC_STATE_RESUME 0x1\r
-#define HC_STATE_OPERATIONAL 0x2\r
-#define HC_STATE_SUSPEND 0x3\r
-\r
-#define PERIODIC_ENABLE 0x01\r
-#define ISOCHRONOUS_ENABLE 0x02\r
-#define CONTROL_ENABLE 0x04\r
-#define BULK_ENABLE 0x08\r
-#define CONTROL_BULK_RATIO 0x10\r
-\r
-#define HC_FUNCTIONAL_STATE 0x20\r
-#define INTERRUPT_ROUTING 0x40\r
-\r
-#define HC_RESET 0x01\r
-#define CONTROL_LIST_FILLED 0x02\r
-#define BULK_LIST_FILLED 0x04\r
-#define CHANGE_OWNER_REQUEST 0x08\r
-\r
-#define SCHEDULE_OVERRUN_COUNT 0x10\r
-\r
-#define SCHEDULE_OVERRUN 0x00001\r
-#define WRITEBACK_DONE_HEAD 0x00002\r
-#define START_OF_FRAME 0x00004\r
-#define RESUME_DETECT 0x00008\r
-#define UNRECOVERABLE_ERROR 0x00010\r
-#define FRAME_NUMBER_OVERFLOW 0x00020\r
-#define ROOTHUB_STATUS_CHANGE 0x00040\r
-#define OWNERSHIP_CHANGE 0x00080\r
-\r
-#define MASTER_INTERRUPT 0x00400\r
-\r
-#define CONTROL_HEAD 0x001\r
-#define BULK_HEAD 0x002\r
-#define DONE_HEAD 0x004\r
-\r
-#define Hc_HCCA 0x001\r
-#define Hc_PERIODIC_CURRENT 0x002\r
-#define Hc_CONTOL_HEAD 0x004\r
-#define Hc_CONTROL_CURRENT_PTR 0x008\r
-#define Hc_BULK_HEAD 0x010\r
-#define Hc_BULK_CURRENT_PTR 0x020\r
-#define Hc_DONE_HEAD 0x040\r
-\r
-#define FRAME_INTERVAL 0x008\r
-#define FS_LARGEST_DATA_PACKET 0x010\r
-#define FRMINT_TOGGLE 0x020\r
-#define FRAME_REMAINING 0x040\r
-#define FRAME_REMAIN_TOGGLE 0x080\r
-\r
-#define RH_DESC_A 0x00001\r
-#define RH_DESC_B 0x00002\r
-#define RH_NUM_DS_PORTS 0x00004\r
-#define RH_NO_PSWITCH 0x00008\r
-#define RH_PSWITCH_MODE 0x00010\r
-#define RH_DEVICE_TYPE 0x00020\r
-#define RH_OC_PROT_MODE 0x00040\r
-#define RH_NOC_PROT 0x00080\r
-#define RH_POTPGT 0x00100\r
-#define RH_NO_POTPGT 0x00200\r
-#define RH_DEV_REMOVABLE 0x00400\r
-#define RH_PORT_PWR_CTRL_MASK 0x00800\r
-\r
-#define RH_LOCAL_PSTAT 0x00001\r
-#define RH_OC_ID 0x00002\r
-#define RH_REMOTE_WK_ENABLE 0x00004\r
-#define RH_LOCAL_PSTAT_CHANGE 0x00008\r
-#define RH_OC_ID_CHANGE 0x00010\r
-#define RH_CLR_RMT_WK_ENABLE 0x00020\r
-\r
-#define RH_CLEAR_PORT_ENABLE 0x0001\r
-#define RH_SET_PORT_ENABLE 0x0002\r
-#define RH_SET_PORT_SUSPEND 0x0004\r
-#define RH_CLEAR_SUSPEND_STATUS 0x0008\r
-#define RH_SET_PORT_RESET 0x0010\r
-#define RH_SET_PORT_POWER 0x0020\r
-#define RH_CLEAR_PORT_POWER 0x0040\r
-#define RH_CONNECT_STATUS_CHANGE 0x10000\r
-#define RH_PORT_ENABLE_STAT_CHANGE 0x20000\r
-#define RH_PORT_SUSPEND_STAT_CHANGE 0x40000\r
-#define RH_OC_INDICATOR_CHANGE 0x80000\r
-#define RH_PORT_RESET_STAT_CHANGE 0x100000\r
-\r
-#define RH_CURR_CONNECT_STAT 0x0001\r
-#define RH_PORT_ENABLE_STAT 0x0002\r
-#define RH_PORT_SUSPEND_STAT 0x0004\r
-#define RH_PORT_OC_INDICATOR 0x0008\r
-#define RH_PORT_RESET_STAT 0x0010\r
-#define RH_PORT_POWER_STAT 0x0020\r
-#define RH_LSDEVICE_ATTACHED 0x0040\r
-\r
-#define RESET_SYSTEM_BUS (1 << 0)\r
-#define RESET_HOST_CONTROLLER (1 << 1)\r
-#define RESET_CLOCK_GENERATION (1 << 2)\r
-#define RESET_SSE_GLOBAL (1 << 5)\r
-#define RESET_PSPL (1 << 6)\r
-#define RESET_PCPL (1 << 7)\r
-#define RESET_SSEP1 (1 << 9)\r
-#define RESET_SSEP2 (1 << 10)\r
-#define RESET_SSEP3 (1 << 11)\r
-\r
-#define ONE_SECOND 1000000\r
-#define ONE_MILLI_SEC 1000\r
-#define MAX_BYTES_PER_TD 0x1000\r
-#define MAX_RETRY_TIMES 100\r
-#define PORT_NUMBER_ON_MAINSTONE2 1\r
-\r
-\r
-//\r
-// Operational Register Offsets\r
-//\r
-\r
-//\r
-// Command & Status Registers Offsets\r
-//\r
-#define HC_REVISION 0x00\r
-#define HC_CONTROL 0x04\r
-#define HC_COMMAND_STATUS 0x08\r
-#define HC_INTERRUPT_STATUS 0x0C\r
-#define HC_INTERRUPT_ENABLE 0x10\r
-#define HC_INTERRUPT_DISABLE 0x14\r
-\r
-//\r
-// Memory Pointer Offsets\r
-//\r
-#define HC_HCCA 0x18\r
-#define HC_PERIODIC_CURRENT 0x1C\r
-#define HC_CONTROL_HEAD 0x20\r
-#define HC_CONTROL_CURRENT_PTR 0x24\r
-#define HC_BULK_HEAD 0x28\r
-#define HC_BULK_CURRENT_PTR 0x2C\r
-#define HC_DONE_HEAD 0x30\r
-\r
-//\r
-// Frame Register Offsets\r
-//\r
-#define HC_FRM_INTERVAL 0x34\r
-#define HC_FRM_REMAINING 0x38\r
-#define HC_FRM_NUMBER 0x3C\r
-#define HC_PERIODIC_START 0x40\r
-#define HC_LS_THREASHOLD 0x44\r
-\r
-//\r
-// Root Hub Register Offsets\r
-//\r
-#define HC_RH_DESC_A 0x48\r
-#define HC_RH_DESC_B 0x4C\r
-#define HC_RH_STATUS 0x50\r
-#define HC_RH_PORT_STATUS 0x54\r
-\r
-#define USBHOST_OFFSET_UHCHR 0x64 // Usb Host reset register\r
-\r
-#define OHC_BAR_INDEX 0\r
-\r
-//\r
-// Usb Host controller register offset\r
-//\r
-#define USBHOST_OFFSET_UHCREV 0x0 // Usb Host revision register\r
-#define USBHOST_OFFSET_UHCHCON 0x4 // Usb Host control register\r
-#define USBHOST_OFFSET_UHCCOMS 0x8 // Usb Host Command Status register\r
-#define USBHOST_OFFSET_UHCINTS 0xC // Usb Host Interrupt Status register\r
-#define USBHOST_OFFSET_UHCINTE 0x10 // Usb Host Interrupt Enable register\r
-#define USBHOST_OFFSET_UHCINTD 0x14 // Usb Host Interrupt Disable register\r
-#define USBHOST_OFFSET_UHCHCCA 0x18 // Usb Host Controller Communication Area\r
-#define USBHOST_OFFSET_UHCPCED 0x1C // Usb Host Period Current Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCCHED 0x20 // Usb Host Control Head Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCCCED 0x24 // Usb Host Control Current Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCBHED 0x28 // Usb Host Bulk Head Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCBCED 0x2C // Usb Host Bulk Current Endpoint Descriptor\r
-#define USBHOST_OFFSET_UHCDHEAD 0x30 // Usb Host Done Head register\r
-#define USBHOST_OFFSET_UHCFMI 0x34 // Usb Host Frame Interval register\r
-#define USBHOST_OFFSET_UHCFMR 0x38 // Usb Host Frame Remaining register\r
-#define USBHOST_OFFSET_UHCFMN 0x3C // Usb Host Frame Number register\r
-#define USBHOST_OFFSET_UHCPERS 0x40 // Usb Host Periodic Start register\r
-#define USBHOST_OFFSET_UHCLST 0x44 // Usb Host Low-Speed Threshold register\r
-#define USBHOST_OFFSET_UHCRHDA 0x48 // Usb Host Root Hub Descriptor A register\r
-#define USBHOST_OFFSET_UHCRHDB 0x4C // Usb Host Root Hub Descriptor B register\r
-#define USBHOST_OFFSET_UHCRHS 0x50 // Usb Host Root Hub Status register\r
-#define USBHOST_OFFSET_UHCRHPS1 0x54 // Usb Host Root Hub Port Status 1 register\r
-\r
-//\r
-// Usb Host controller register bit fields\r
-//\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT8 ProgInterface;\r
- UINT8 SubClassCode;\r
- UINT8 BaseCode;\r
-} USB_CLASSC;\r
-\r
-typedef struct {\r
- UINT32 Revision:8;\r
- UINT32 Rsvd:24;\r
-} HcREVISION;\r
-\r
-typedef struct {\r
- UINT32 ControlBulkRatio:2;\r
- UINT32 PeriodicEnable:1;\r
- UINT32 IsochronousEnable:1;\r
- UINT32 ControlEnable:1;\r
- UINT32 BulkEnable:1;\r
- UINT32 FunctionalState:2;\r
- UINT32 InterruptRouting:1;\r
- UINT32 RemoteWakeup:1;\r
- UINT32 RemoteWakeupEnable:1;\r
- UINT32 Reserved:21;\r
-} HcCONTROL;\r
-\r
-typedef struct {\r
- UINT32 HcReset:1;\r
- UINT32 ControlListFilled:1;\r
- UINT32 BulkListFilled:1;\r
- UINT32 ChangeOwnerRequest:1;\r
- UINT32 Reserved1:12;\r
- UINT32 ScheduleOverrunCount:2;\r
- UINT32 Reserved:14;\r
-} HcCOMMAND_STATUS;\r
-\r
-typedef struct {\r
- UINT32 SchedulingOverrun:1;\r
- UINT32 WriteBackDone:1;\r
- UINT32 Sof:1;\r
- UINT32 ResumeDetected:1;\r
- UINT32 UnrecoverableError:1;\r
- UINT32 FrameNumOverflow:1;\r
- UINT32 RHStatusChange:1;\r
- UINT32 Reserved1:23;\r
- UINT32 OwnerChange:1;\r
- UINT32 Reserved2:1;\r
-} HcINTERRUPT_STATUS;\r
-\r
-typedef struct {\r
- UINT32 SchedulingOverrunInt:1;\r
- UINT32 WriteBackDoneInt:1;\r
- UINT32 SofInt:1;\r
- UINT32 ResumeDetectedInt:1;\r
- UINT32 UnrecoverableErrorInt:1;\r
- UINT32 FrameNumOverflowInt:1;\r
- UINT32 RHStatusChangeInt:1;\r
- UINT32 Reserved:23;\r
- UINT32 OwnerChangedInt:1;\r
- UINT32 MasterInterruptEnable:1;\r
-} HcINTERRUPT_CONTROL;\r
-\r
-typedef struct {\r
- UINT32 Rerserved:8;\r
- UINT32 Hcca:24;\r
-} HcHCCA;\r
-\r
-typedef struct {\r
- UINT32 Reserved:4;\r
- UINT32 MemoryPtr:28;\r
-} HcMEMORY_PTR;\r
-\r
-typedef struct {\r
- UINT32 FrameInterval:14;\r
- UINT32 Reserved:2;\r
- UINT32 FSMaxDataPacket:15;\r
- UINT32 FrmIntervalToggle:1;\r
-} HcFRM_INTERVAL;\r
-\r
-typedef struct {\r
- UINT32 FrameRemaining:14;\r
- UINT32 Reserved:17;\r
- UINT32 FrameRemainingToggle:1;\r
-} HcFRAME_REMAINING;\r
-\r
-typedef struct {\r
- UINT32 FrameNumber:16;\r
- UINT32 Reserved:16;\r
-} HcFRAME_NUMBER;\r
-\r
-typedef struct {\r
- UINT32 PeriodicStart:14;\r
- UINT32 Reserved:18;\r
-} HcPERIODIC_START;\r
-\r
-typedef struct {\r
- UINT32 LsThreshold:12;\r
- UINT32 Reserved:20;\r
-} HcLS_THRESHOLD;\r
-\r
-typedef struct {\r
- UINT32 NumDownStrmPorts:8;\r
- UINT32 PowerSwitchMode:1;\r
- UINT32 NoPowerSwitch:1;\r
- UINT32 DeviceType:1;\r
- UINT32 OverCurrentProtMode:1;\r
- UINT32 NoOverCurrentProtMode:1;\r
- UINT32 Reserved:11;\r
- UINT32 PowerOnToPowerGoodTime:8;\r
-} HcRH_DESC_A;\r
-\r
-typedef struct {\r
- UINT32 DeviceRemovable:16;\r
- UINT32 PortPowerControlMask:16;\r
-} HcRH_DESC_B;\r
-\r
-typedef struct {\r
- UINT32 LocalPowerStat:1;\r
- UINT32 OverCurrentIndicator:1;\r
- UINT32 Reserved1:13;\r
- UINT32 DevRemoteWakeupEnable:1;\r
- UINT32 LocalPowerStatChange:1;\r
- UINT32 OverCurrentIndicatorChange:1;\r
- UINT32 Reserved2:13;\r
- UINT32 ClearRemoteWakeupEnable:1;\r
-} HcRH_STATUS;\r
-\r
-typedef struct {\r
- UINT32 CurrentConnectStat:1;\r
- UINT32 EnableStat:1;\r
- UINT32 SuspendStat:1;\r
- UINT32 OCIndicator:1;\r
- UINT32 ResetStat:1;\r
- UINT32 Reserved1:3;\r
- UINT32 PowerStat:1;\r
- UINT32 LsDeviceAttached:1;\r
- UINT32 Reserved2:6;\r
- UINT32 ConnectStatChange:1;\r
- UINT32 EnableStatChange:1;\r
- UINT32 SuspendStatChange:1;\r
- UINT32 OCIndicatorChange:1;\r
- UINT32 ResetStatChange:1;\r
- UINT32 Reserved3:11;\r
-} HcRHPORT_STATUS;\r
-\r
-typedef struct {\r
- UINT32 FSBIR:1;\r
- UINT32 FHR:1;\r
- UINT32 CGR:1;\r
- UINT32 SSDC:1;\r
- UINT32 UIT:1;\r
- UINT32 SSE:1;\r
- UINT32 PSPL:1;\r
- UINT32 PCPL:1;\r
- UINT32 Reserved0:1;\r
- UINT32 SSEP1:1;\r
- UINT32 SSEP2:1;\r
- UINT32 SSEP3:1;\r
- UINT32 Reserved1:20;\r
-} HcRESET;\r
-\r
-#pragma pack()\r
-\r
-//\r
-// Func List\r
-//\r
-/**\r
-\r
- Get OHCI operational reg value\r
-\r
- @param Ohc UHC private data\r
- @param Offset Offset of the operational reg\r
-\r
- @retval Value of the register\r
-\r
-**/\r
-UINT32\r
-OhciGetOperationalReg (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Offset\r
- );\r
-/**\r
-\r
- Set OHCI operational reg value\r
-\r
- @param Ohc UHC private data\r
- @param Offset Offset of the operational reg\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set to the reg\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetOperationalReg (\r
- USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Offset,\r
- IN UINT32 *Value\r
- );\r
-/**\r
-\r
- Get HcRevision reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of the register\r
-\r
-**/\r
-\r
-\r
-UINT32\r
-OhciGetHcRevision (\r
- USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-/**\r
-\r
- Set HcReset reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcReset (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get specific field of HcReset reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcReset (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Field\r
- );\r
-/**\r
-\r
- Set HcControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get specific field of HcControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-\r
-UINT32\r
-OhciGetHcControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Set HcCommand reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetHcCommandStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get specific field of HcCommand reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcCommandStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Clear specific fields of Interrupt Status\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to clear\r
-\r
- @retval EFI_SUCCESS Fields cleared\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciClearInterruptStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Get fields of HcInterrupt reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcInterruptStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Set Interrupt Control reg value\r
-\r
- @param Ohc UHC private data\r
- @param StatEnable Enable or Disable\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetInterruptControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN BOOLEAN StatEnable,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get field of HcInterruptControl reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetHcInterruptControl (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Set memory pointer of specific type\r
-\r
- @param Ohc UHC private data\r
- @param PointerType Type of the pointer to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Memory pointer set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetMemoryPointer(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN PointerType,\r
- IN VOID *Value\r
- );\r
-/**\r
-\r
- Get memory pointer of specific type\r
-\r
- @param Ohc UHC private data\r
- @param PointerType Type of pointer\r
-\r
- @retval Memory pointer of the specific type\r
-\r
-**/\r
-\r
-VOID *\r
-OhciGetMemoryPointer (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN PointerType\r
- );\r
-/**\r
-\r
- Set Frame Interval value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameInterval (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get field of frame interval reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetFrameInterval (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Set Frame Remaining reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameRemaining (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get value of frame remaining reg\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of frame remaining reg\r
-\r
-**/\r
-UINT32\r
-OhciGetFrameRemaining (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Set frame number reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetFrameNumber(\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get frame number reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of frame number reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetFrameNumber (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-/**\r
-\r
- Set period start reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetPeriodicStart (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get periodic start reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @param Value of periodic start reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetPeriodicStart (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-/**\r
-\r
- Set Ls Threshold reg value\r
-\r
- @param Ohc UHC private data\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetLsThreshold (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get Ls Threshold reg value\r
-\r
- @param Ohc UHC private data\r
-\r
- @retval Value of Ls Threshold reg\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetLsThreshold (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-/**\r
-\r
- Set Root Hub Descriptor reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
- @param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetRootHubDescriptor (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field,\r
- IN UINT32 Value\r
- );\r
-/**\r
-\r
- Get Root Hub Descriptor reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetRootHubDescriptor (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Set Root Hub Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetRootHubStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Get Root Hub Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Field Field to get\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetRootHubStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Set Root Hub Port Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Index Index of the port\r
- @param Field Field to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciSetRootHubPortStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Index,\r
- IN UINTN Field\r
- );\r
-/**\r
-\r
- Get Root Hub Port Status reg value\r
-\r
- @param Ohc UHC private data\r
- @param Index Index of the port\r
- @param Field Field to get\r
-\r
- @retval Value of the field and index\r
-\r
-**/\r
-\r
-UINT32\r
-OhciReadRootHubPortStatus (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN UINT32 Index,\r
- IN UINTN Field\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-OHCI transfer scheduling routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "OhcPeim.h"\r
-\r
-/**\r
-\r
- Convert Error code from OHCI format to EFI format\r
-\r
- @Param ErrorCode ErrorCode in OHCI format\r
-\r
- @retval ErrorCode in EFI format\r
-\r
-**/\r
-UINT32\r
-ConvertErrorCode (\r
- IN UINT32 ErrorCode\r
- )\r
-{\r
- UINT32 TransferResult;\r
-\r
- switch (ErrorCode) {\r
- case TD_NO_ERROR:\r
- TransferResult = EFI_USB_NOERROR;\r
- break;\r
-\r
- case TD_TOBE_PROCESSED:\r
- case TD_TOBE_PROCESSED_2:\r
- TransferResult = EFI_USB_ERR_NOTEXECUTE;\r
- break;\r
-\r
- case TD_DEVICE_STALL:\r
- TransferResult = EFI_USB_ERR_STALL;\r
- break;\r
-\r
- case TD_BUFFER_OVERRUN:\r
- case TD_BUFFER_UNDERRUN:\r
- TransferResult = EFI_USB_ERR_BUFFER;\r
- break;\r
-\r
- case TD_CRC_ERROR:\r
- TransferResult = EFI_USB_ERR_CRC;\r
- break;\r
-\r
- case TD_NO_RESPONSE:\r
- TransferResult = EFI_USB_ERR_TIMEOUT;\r
- break;\r
-\r
- case TD_BITSTUFFING_ERROR:\r
- TransferResult = EFI_USB_ERR_BITSTUFF;\r
- break;\r
-\r
- default:\r
- TransferResult = EFI_USB_ERR_SYSTEM;\r
- }\r
-\r
- return TransferResult;\r
-}\r
-\r
-\r
-/**\r
-\r
- Check TDs Results\r
-\r
- @Param Ohc UHC private data\r
- @Param Td TD_DESCRIPTOR\r
- @Param Result Result to return\r
-\r
- @retval TRUE means OK\r
- @retval FLASE means Error or Short packet\r
-\r
-**/\r
-BOOLEAN\r
-OhciCheckTDsResults (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN TD_DESCRIPTOR *Td,\r
- OUT UINT32 *Result\r
- )\r
-{\r
- UINT32 TdCompletionCode;\r
-\r
- *Result = EFI_USB_NOERROR;\r
-\r
- while (Td) {\r
- TdCompletionCode = Td->Word0.ConditionCode;\r
-\r
- *Result |= ConvertErrorCode(TdCompletionCode);\r
- //\r
- // if any error encountered, stop processing the left TDs.\r
- //\r
- if (*Result) {\r
- return FALSE;\r
- }\r
-\r
- Td = Td->NextTDPointer;\r
- }\r
- return TRUE;\r
-\r
-}\r
-\r
-\r
-/**\r
-\r
- Check the task status on an ED\r
-\r
- @Param Ed Pointer to the ED task that TD hooked on\r
- @Param HeadTd TD header for current transaction\r
-\r
- @retval Task Status Code\r
-\r
-**/\r
-\r
-UINT32\r
-CheckEDStatus (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd\r
- )\r
-{\r
- while(HeadTd != NULL) {\r
- if (HeadTd->Word0.ConditionCode != 0) {\r
- return HeadTd->Word0.ConditionCode;\r
- }\r
- HeadTd = HeadTd->NextTDPointer;\r
- }\r
-\r
- if (OhciGetEDField (Ed, ED_TDHEAD_PTR) != OhciGetEDField (Ed, ED_TDTAIL_PTR)) {\r
- return TD_TOBE_PROCESSED;\r
- }\r
-\r
- return TD_NO_ERROR;\r
-}\r
-\r
-/**\r
-\r
- Check the task status\r
-\r
- @Param Ohc UHC private data\r
- @Param ListType Pipe type\r
- @Param Ed Pointer to the ED task hooked on\r
- @Param HeadTd Head of TD corresponding to the task\r
- @Param ErrorCode return the ErrorCode\r
-\r
- @retval EFI_SUCCESS Task done\r
- @retval EFI_NOT_READY Task on processing\r
- @retval EFI_DEVICE_ERROR Some error occured\r
-\r
-**/\r
-EFI_STATUS\r
-CheckIfDone (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN DESCRIPTOR_LIST_TYPE ListType,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd,\r
- OUT UINT32 *ErrorCode\r
- )\r
-{\r
- *ErrorCode = TD_TOBE_PROCESSED;\r
-\r
- switch (ListType) {\r
- case CONTROL_LIST:\r
- if (OhciGetHcCommandStatus (Ohc, CONTROL_LIST_FILLED) != 0) {\r
- return EFI_NOT_READY;\r
- }\r
- break;\r
-\r
- case BULK_LIST:\r
- if (OhciGetHcCommandStatus (Ohc, BULK_LIST_FILLED) != 0) {\r
- return EFI_NOT_READY;\r
- }\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
-\r
- *ErrorCode = CheckEDStatus (Ed, HeadTd);\r
-\r
-\r
- if (*ErrorCode == TD_NO_ERROR) {\r
- return EFI_SUCCESS;\r
- } else if (*ErrorCode == TD_TOBE_PROCESSED) {\r
- return EFI_NOT_READY;\r
- } else {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-}\r
-\r
-\r
-/**\r
-\r
- Convert TD condition code to Efi Status\r
-\r
- @Param ConditionCode Condition code to convert\r
-\r
- @retval EFI_SUCCESS No error occured\r
- @retval EFI_NOT_READY TD still on processing\r
- @retval EFI_DEVICE_ERROR Error occured in processing TD\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciTDConditionCodeToStatus (\r
- IN UINT32 ConditionCode\r
- )\r
-{\r
- if (ConditionCode == TD_NO_ERROR) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (ConditionCode == TD_TOBE_PROCESSED) {\r
- return EFI_NOT_READY;\r
- }\r
-\r
- return EFI_DEVICE_ERROR;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-This file contains the definination for host controller schedule routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#ifndef _OHCI_SCHED_H\r
-#define _OHCI_SCHED_H\r
-\r
-#include "Descriptor.h"\r
-\r
-#define HCCA_MEM_SIZE 256\r
-#define GRID_SIZE 16\r
-#define GRID_SHIFT 4\r
-\r
-/**\r
-\r
- Convert Error code from OHCI format to EFI format\r
-\r
- @Param ErrorCode ErrorCode in OHCI format\r
-\r
- @retval ErrorCode in EFI format\r
-\r
-**/\r
-UINT32\r
-ConvertErrorCode (\r
- IN UINT32 ErrorCode\r
- );\r
-/**\r
-\r
- Check TDs Results\r
-\r
- @Param Ohc UHC private data\r
- @Param Td TD_DESCRIPTOR\r
- @Param Result Result to return\r
-\r
- @retval TRUE means OK\r
- @retval FLASE means Error or Short packet\r
-\r
-**/\r
-BOOLEAN\r
-OhciCheckTDsResults (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN TD_DESCRIPTOR *Td,\r
- OUT UINT32 *Result\r
- );\r
-/**\r
-\r
- Check the task status on an ED\r
-\r
- @Param Ed Pointer to the ED task that TD hooked on\r
- @Param HeadTd TD header for current transaction\r
-\r
- @retval Task Status Code\r
-\r
-**/\r
-\r
-UINT32\r
-CheckEDStatus (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd\r
- );\r
-/**\r
-\r
- Check the task status\r
-\r
- @Param Ohc UHC private data\r
- @Param ListType Pipe type\r
- @Param Ed Pointer to the ED task hooked on\r
- @Param HeadTd Head of TD corresponding to the task\r
- @Param ErrorCode return the ErrorCode\r
-\r
- @retval EFI_SUCCESS Task done\r
- @retval EFI_NOT_READY Task on processing\r
- @retval EFI_DEVICE_ERROR Some error occured\r
-\r
-**/\r
-EFI_STATUS\r
-CheckIfDone (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN DESCRIPTOR_LIST_TYPE ListType,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd,\r
- OUT UINT32 *ErrorCode\r
- );\r
-/**\r
-\r
- Convert TD condition code to Efi Status\r
-\r
- @Param ConditionCode Condition code to convert\r
-\r
- @retval EFI_SUCCESS No error occured\r
- @retval EFI_NOT_READY TD still on processing\r
- @retval EFI_DEVICE_ERROR Error occured in processing TD\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciTDConditionCodeToStatus (\r
- IN UINT32 ConditionCode\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-This file contains URB request, each request is warpped in a\r
-URB (Usb Request Block).\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-\r
-#include "OhcPeim.h"\r
-\r
-\r
-/**\r
-\r
- Create a TD\r
-\r
- @Param Ohc UHC private data\r
-\r
- @retval TD structure pointer\r
-\r
-**/\r
-TD_DESCRIPTOR *\r
-OhciCreateTD (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- TD_DESCRIPTOR *Td;\r
-\r
- Td = UsbHcAllocateMem(Ohc->MemPool, sizeof(TD_DESCRIPTOR));\r
- if (Td == NULL) {\r
- return NULL;\r
- }\r
- Td->CurrBufferPointer = NULL;\r
- Td->NextTD = NULL;\r
- Td->BufferEndPointer = NULL;\r
- Td->NextTDPointer = NULL;\r
-\r
- return Td;\r
-}\r
-\r
-\r
-/**\r
-\r
- Free a TD\r
-\r
- @Param Ohc UHC private data\r
- @Param Td Pointer to a TD to free\r
-\r
- @retval EFI_SUCCESS TD freed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeTD (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN TD_DESCRIPTOR *Td\r
- )\r
-{\r
- if (Td == NULL) {\r
- return EFI_SUCCESS;\r
- }\r
- UsbHcFreeMem(Ohc->MemPool, Td, sizeof(TD_DESCRIPTOR));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Create a ED\r
-\r
- @Param Ohc Device private data\r
-\r
- @retval ED descriptor pointer\r
-\r
-**/\r
-ED_DESCRIPTOR *\r
-OhciCreateED (\r
- USB_OHCI_HC_DEV *Ohc\r
- )\r
-{\r
- ED_DESCRIPTOR *Ed;\r
- Ed = UsbHcAllocateMem(Ohc->MemPool, sizeof (ED_DESCRIPTOR));\r
- if (Ed == NULL) {\r
- return NULL;\r
- }\r
- Ed->Word0.Skip = 1;\r
- Ed->TdTailPointer = NULL;\r
- Ed->Word2.TdHeadPointer = RIGHT_SHIFT_4 ((UINT32) NULL);\r
- Ed->NextED = NULL;\r
-\r
- return Ed;\r
-}\r
-\r
-/**\r
-\r
- Free a ED\r
-\r
- @Param Ohc UHC private data\r
- @Param Ed Pointer to a ED to free\r
-\r
- @retval EFI_SUCCESS ED freed\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciFreeED (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *Ed\r
- )\r
-{\r
- if (Ed == NULL) {\r
- return EFI_SUCCESS;\r
- }\r
- UsbHcFreeMem(Ohc->MemPool, Ed, sizeof(ED_DESCRIPTOR));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Free ED\r
-\r
- @Param Ohc Device private data\r
- @Param Ed Pointer to a ED to free\r
-\r
- @retval EFI_SUCCESS ED freed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeAllTDFromED (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *Ed\r
- )\r
-{\r
- TD_DESCRIPTOR *HeadTd;\r
- TD_DESCRIPTOR *TailTd;\r
- TD_DESCRIPTOR *Td;\r
- TD_DESCRIPTOR *TempTd;\r
-\r
- if (Ed == NULL) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- HeadTd = TD_PTR (Ed->Word2.TdHeadPointer);\r
- TailTd = Ed->TdTailPointer;\r
-\r
- Td = HeadTd;\r
- while (Td != TailTd) {\r
- TempTd = Td;\r
- Td = Td->NextTDPointer;\r
- OhciFreeTD (Ohc, TempTd);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Attach an ED\r
-\r
- @Param Ed Ed to be attached\r
- @Param NewEd Ed to attach\r
-\r
- @retval EFI_SUCCESS NewEd attached to Ed\r
- @retval EFI_INVALID_PARAMETER Ed is NULL\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachED (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN ED_DESCRIPTOR *NewEd\r
- )\r
-{\r
- ED_DESCRIPTOR *Temp;\r
-\r
- if (Ed == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Ed->NextED == NULL){\r
- Ed->NextED = NewEd;\r
- } else {\r
- Temp = Ed->NextED;\r
- Ed->NextED = NewEd;\r
- NewEd->NextED = Temp;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-/**\r
-\r
- Attach an ED to an ED list\r
-\r
- @Param OHC UHC private data\r
- @Param ListType Type of the ED list\r
- @Param Ed ED to attach\r
- @Param EdList ED list to be attached\r
-\r
- @retval EFI_SUCCESS ED attached to ED list\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachEDToList (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN DESCRIPTOR_LIST_TYPE ListType,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN ED_DESCRIPTOR *EdList\r
- )\r
-{\r
- ED_DESCRIPTOR *HeadEd;\r
-\r
- switch(ListType) {\r
- case CONTROL_LIST:\r
- HeadEd = (ED_DESCRIPTOR *) OhciGetMemoryPointer (Ohc, HC_CONTROL_HEAD);\r
- if (HeadEd == NULL) {\r
- OhciSetMemoryPointer (Ohc, HC_CONTROL_HEAD, Ed);\r
- } else {\r
- OhciAttachED (HeadEd, Ed);\r
- }\r
- break;\r
-\r
- case BULK_LIST:\r
- HeadEd = (ED_DESCRIPTOR *) OhciGetMemoryPointer (Ohc, HC_BULK_HEAD);\r
- if (HeadEd == NULL) {\r
- OhciSetMemoryPointer (Ohc, HC_BULK_HEAD, Ed);\r
- } else {\r
- OhciAttachED (HeadEd, Ed);\r
- }\r
- break;\r
-\r
- case INTERRUPT_LIST:\r
- OhciAttachED (EdList, Ed);\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-/**\r
-\r
- Link Td2 to the end of Td1\r
-\r
- @Param Td1 TD to be linked\r
- @Param Td2 TD to link\r
-\r
- @retval EFI_SUCCESS TD successfully linked\r
- @retval EFI_INVALID_PARAMETER Td1 is NULL\r
-\r
-**/\r
-EFI_STATUS\r
-OhciLinkTD (\r
- IN TD_DESCRIPTOR *Td1,\r
- IN TD_DESCRIPTOR *Td2\r
- )\r
-{\r
- TD_DESCRIPTOR *TempTd;\r
-\r
- if (Td1 == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (Td1 == Td2) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- TempTd = Td1;\r
- while (TempTd->NextTD != NULL) {\r
- TempTd = TempTd->NextTD;\r
- }\r
-\r
- TempTd->NextTD = Td2;\r
- TempTd->NextTDPointer = Td2;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Attach TD list to ED\r
-\r
- @Param Ed ED which TD list attach on\r
- @Param HeadTd Head of the TD list to attach\r
-\r
- @retval EFI_SUCCESS TD list attached on the ED\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachTDListToED (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd\r
- )\r
-{\r
- TD_DESCRIPTOR *TempTd;\r
-\r
- TempTd = TD_PTR (Ed->Word2.TdHeadPointer);\r
-\r
- if (TempTd != NULL) {\r
- while (TempTd->NextTD != NULL) {\r
- TempTd = TempTd->NextTD;\r
- }\r
- TempTd->NextTD = HeadTd;\r
- TempTd->NextTDPointer = HeadTd;\r
- } else {\r
- Ed->Word2.TdHeadPointer = RIGHT_SHIFT_4 ((UINT32) HeadTd);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Set value to ED specific field\r
-\r
- @Param Ed ED to be set\r
- @Param Field Field to be set\r
- @Param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetEDField (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- if (Field & ED_FUNC_ADD) {\r
- Ed->Word0.FunctionAddress = Value;\r
- }\r
- if (Field & ED_ENDPT_NUM) {\r
- Ed->Word0.EndPointNum = Value;\r
- }\r
- if (Field & ED_DIR) {\r
- Ed->Word0.Direction = Value;\r
- }\r
- if (Field & ED_SPEED) {\r
- Ed->Word0.Speed = Value;\r
- }\r
- if (Field & ED_SKIP) {\r
- Ed->Word0.Skip = Value;\r
- }\r
- if (Field & ED_FORMAT) {\r
- Ed->Word0.Format = Value;\r
- }\r
- if (Field & ED_MAX_PACKET) {\r
- Ed->Word0.MaxPacketSize = Value;\r
- }\r
- if (Field & ED_PDATA) {\r
- Ed->Word0.FreeSpace = Value;\r
- }\r
- if (Field & ED_ZERO) {\r
- Ed->Word2.Zero = Value;\r
- }\r
- if (Field & ED_TDTAIL_PTR) {\r
- Ed->TdTailPointer = (VOID *) Value;\r
- }\r
-\r
- if (Field & ED_HALTED) {\r
- Ed->Word2.Halted = Value;\r
- }\r
- if (Field & ED_DTTOGGLE) {\r
- Ed->Word2.ToggleCarry = Value;\r
- }\r
- if (Field & ED_TDHEAD_PTR) {\r
- Ed->Word2.TdHeadPointer = RIGHT_SHIFT_4 (Value);\r
- }\r
-\r
- if (Field & ED_NEXT_EDPTR) {\r
- Ed->NextED = (VOID *) Value;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Get value from an ED's specific field\r
-\r
- @Param Ed ED pointer\r
- @Param Field Field to get value from\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-UINT32\r
-OhciGetEDField (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN UINT32 Field\r
- )\r
-{\r
- switch (Field) {\r
- case ED_FUNC_ADD:\r
- return Ed->Word0.FunctionAddress;\r
- break;\r
- case ED_ENDPT_NUM:\r
- return Ed->Word0.EndPointNum;\r
- break;\r
- case ED_DIR:\r
- return Ed->Word0.Direction;\r
- break;\r
- case ED_SPEED:\r
- return Ed->Word0.Speed;\r
- break;\r
- case ED_SKIP:\r
- return Ed->Word0.Skip;\r
- break;\r
- case ED_FORMAT:\r
- return Ed->Word0.Format;\r
- break;\r
- case ED_MAX_PACKET:\r
- return Ed->Word0.MaxPacketSize;\r
- break;\r
-\r
- case ED_TDTAIL_PTR:\r
- return (UINT32) Ed->TdTailPointer;\r
- break;\r
-\r
- case ED_HALTED:\r
- return Ed->Word2.Halted;\r
- break;\r
-\r
- case ED_DTTOGGLE:\r
- return Ed->Word2.ToggleCarry;\r
- break;\r
-\r
- case ED_TDHEAD_PTR:\r
- return Ed->Word2.TdHeadPointer << 4;\r
- break;\r
-\r
- case ED_NEXT_EDPTR:\r
- return (UINT32) Ed->NextED;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
-\r
-\r
-/**\r
-\r
- Set value to TD specific field\r
-\r
- @Param Td TD to be set\r
- @Param Field Field to be set\r
- @Param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetTDField (\r
- IN TD_DESCRIPTOR *Td,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- )\r
-{\r
- if (Field & TD_PDATA) {\r
- Td->Word0.Reserved = Value;\r
- }\r
- if (Field & TD_BUFFER_ROUND) {\r
- Td->Word0.BufferRounding = Value;\r
- }\r
- if (Field & TD_DIR_PID) {\r
- Td->Word0.DirPID = Value;\r
- }\r
- if (Field & TD_DELAY_INT) {\r
- Td->Word0.DelayInterrupt = Value;\r
- }\r
- if (Field & TD_DT_TOGGLE) {\r
- Td->Word0.DataToggle = Value | 0x2;\r
- }\r
- if (Field & TD_ERROR_CNT) {\r
- Td->Word0.ErrorCount = Value;\r
- }\r
- if (Field & TD_COND_CODE) {\r
- Td->Word0.ConditionCode = Value;\r
- }\r
-\r
- if (Field & TD_CURR_BUFFER_PTR) {\r
- Td->CurrBufferPointer = (VOID *) Value;\r
- }\r
-\r
-\r
- if (Field & TD_NEXT_PTR) {\r
- Td->NextTD = (VOID *) Value;\r
- }\r
-\r
- if (Field & TD_BUFFER_END_PTR) {\r
- Td->BufferEndPointer = (VOID *) Value;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
-\r
- Get value from ED specific field\r
-\r
- @Param Td TD pointer\r
- @Param Field Field to get value from\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetTDField (\r
- IN TD_DESCRIPTOR *Td,\r
- IN UINT32 Field\r
- )\r
-{\r
- switch (Field){\r
- case TD_BUFFER_ROUND:\r
- return Td->Word0.BufferRounding;\r
- break;\r
- case TD_DIR_PID:\r
- return Td->Word0.DirPID;\r
- break;\r
- case TD_DELAY_INT:\r
- return Td->Word0.DelayInterrupt;\r
- break;\r
- case TD_DT_TOGGLE:\r
- return Td->Word0.DataToggle;\r
- break;\r
- case TD_ERROR_CNT:\r
- return Td->Word0.ErrorCount;\r
- break;\r
- case TD_COND_CODE:\r
- return Td->Word0.ConditionCode;\r
- break;\r
- case TD_CURR_BUFFER_PTR:\r
- return (UINT32) Td->CurrBufferPointer;\r
- break;\r
-\r
- case TD_NEXT_PTR:\r
- return (UINT32) Td->NextTD;\r
- break;\r
-\r
- case TD_BUFFER_END_PTR:\r
- return (UINT32) Td->BufferEndPointer;\r
- break;\r
-\r
- default:\r
- ASSERT (FALSE);\r
- }\r
-\r
- return 0;\r
-}\r
+++ /dev/null
-/** @file\r
-Provides some data struct used by OHCI controller driver.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#ifndef _OHCI_URB_H\r
-#define _OHCI_URB_H\r
-\r
-#include "Descriptor.h"\r
-\r
-\r
-//\r
-// Func List\r
-//\r
-\r
-\r
-/**\r
-\r
- Create a TD\r
-\r
- @Param Ohc UHC private data\r
-\r
- @retval TD structure pointer\r
-\r
-**/\r
-TD_DESCRIPTOR *\r
-OhciCreateTD (\r
- IN USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-/**\r
-\r
- Free a TD\r
-\r
- @Param Ohc UHC private data\r
- @Param Td Pointer to a TD to free\r
-\r
- @retval EFI_SUCCESS TD freed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeTD (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN TD_DESCRIPTOR *Td\r
- );\r
-\r
-/**\r
-\r
- Create a ED\r
-\r
- @Param Ohc Device private data\r
-\r
- @retval ED descriptor pointer\r
-\r
-**/\r
-ED_DESCRIPTOR *\r
-OhciCreateED (\r
- USB_OHCI_HC_DEV *Ohc\r
- );\r
-\r
-\r
-/**\r
-\r
- Free a ED\r
-\r
- @Param Ohc UHC private data\r
- @Param Ed Pointer to a ED to free\r
-\r
- @retval EFI_SUCCESS ED freed\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-OhciFreeED (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *Ed\r
- );\r
-\r
-/**\r
-\r
- Free ED\r
-\r
- @Param Ohc Device private data\r
- @Param Ed Pointer to a ED to free\r
-\r
- @retval EFI_SUCCESS ED freed\r
-\r
-**/\r
-EFI_STATUS\r
-OhciFreeAllTDFromED (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN ED_DESCRIPTOR *Ed\r
- );\r
-\r
-/**\r
-\r
- Attach an ED\r
-\r
- @Param Ed Ed to be attached\r
- @Param NewEd Ed to attach\r
-\r
- @retval EFI_SUCCESS NewEd attached to Ed\r
- @retval EFI_INVALID_PARAMETER Ed is NULL\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachED (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN ED_DESCRIPTOR *NewEd\r
- );\r
-/**\r
-\r
- Attach an ED to an ED list\r
-\r
- @Param OHC UHC private data\r
- @Param ListType Type of the ED list\r
- @Param Ed ED to attach\r
- @Param EdList ED list to be attached\r
-\r
- @retval EFI_SUCCESS ED attached to ED list\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachEDToList (\r
- IN USB_OHCI_HC_DEV *Ohc,\r
- IN DESCRIPTOR_LIST_TYPE ListType,\r
- IN ED_DESCRIPTOR *Ed,\r
- IN ED_DESCRIPTOR *EdList\r
- );\r
-EFI_STATUS\r
-OhciLinkTD (\r
- IN TD_DESCRIPTOR *Td1,\r
- IN TD_DESCRIPTOR *Td2\r
- );\r
-\r
-\r
-/**\r
-\r
- Attach TD list to ED\r
-\r
- @Param Ed ED which TD list attach on\r
- @Param HeadTd Head of the TD list to attach\r
-\r
- @retval EFI_SUCCESS TD list attached on the ED\r
-\r
-**/\r
-EFI_STATUS\r
-OhciAttachTDListToED (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN TD_DESCRIPTOR *HeadTd\r
- );\r
-\r
-\r
-/**\r
-\r
- Set value to ED specific field\r
-\r
- @Param Ed ED to be set\r
- @Param Field Field to be set\r
- @Param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetEDField (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- );\r
-\r
-\r
-/**\r
-\r
- Get value from an ED's specific field\r
-\r
- @Param Ed ED pointer\r
- @Param Field Field to get value from\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-UINT32\r
-OhciGetEDField (\r
- IN ED_DESCRIPTOR *Ed,\r
- IN UINT32 Field\r
- );\r
-\r
-\r
-/**\r
-\r
- Set value to TD specific field\r
-\r
- @Param Td TD to be set\r
- @Param Field Field to be set\r
- @Param Value Value to set\r
-\r
- @retval EFI_SUCCESS Value set\r
-\r
-**/\r
-EFI_STATUS\r
-OhciSetTDField (\r
- IN TD_DESCRIPTOR *Td,\r
- IN UINT32 Field,\r
- IN UINT32 Value\r
- );\r
-\r
-\r
-/**\r
-\r
- Get value from ED specific field\r
-\r
- @Param Td TD pointer\r
- @Param Field Field to get value from\r
-\r
- @retval Value of the field\r
-\r
-**/\r
-\r
-UINT32\r
-OhciGetTDField (\r
- IN TD_DESCRIPTOR *Td,\r
- IN UINT32 Field\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-Routine procedures for memory allocate/free.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include "OhcPeim.h"\r
-\r
-\r
-/**\r
- Allocate a block of memory to be used by the buffer pool.\r
-\r
- Use Redirect memory services to allocate memmory so that USB DMA transfers do\r
- not cause IMR violations on Quark.\r
-\r
- @param Pool The buffer pool to allocate memory for.\r
- @param Pages How many pages to allocate.\r
-\r
- @return The allocated memory block or NULL if failed.\r
-\r
-**/\r
-USBHC_MEM_BLOCK *\r
-UsbHcAllocMemBlock (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN UINTN Pages\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Block;\r
- VOID *BufHost;\r
- VOID *Mapping;\r
- EFI_PHYSICAL_ADDRESS MappedAddr;\r
- EFI_STATUS Status;\r
- UINTN PageNumber;\r
- EFI_PHYSICAL_ADDRESS TempPtr;\r
-\r
- Mapping = NULL;\r
- PageNumber = sizeof(USBHC_MEM_BLOCK)/PAGESIZE +1;\r
- Status = PeiServicesAllocatePages (\r
- EfiBootServicesCode,\r
- PageNumber,\r
- &TempPtr\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return NULL;\r
- }\r
- ZeroMem ((VOID *)(UINTN)TempPtr, PageNumber*EFI_PAGE_SIZE);\r
-\r
- //\r
- // each bit in the bit array represents USBHC_MEM_UNIT\r
- // bytes of memory in the memory block.\r
- //\r
- ASSERT (USBHC_MEM_UNIT * 8 <= EFI_PAGE_SIZE);\r
-\r
- Block = (USBHC_MEM_BLOCK*)(UINTN)TempPtr;\r
- Block->BufLen = EFI_PAGES_TO_SIZE (Pages);\r
- Block->BitsLen = Block->BufLen / (USBHC_MEM_UNIT * 8);\r
-\r
- PageNumber = (Block->BitsLen)/PAGESIZE +1;\r
- Status = PeiServicesAllocatePages (\r
- EfiBootServicesCode,\r
- PageNumber,\r
- &TempPtr\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return NULL;\r
- }\r
- ZeroMem ((VOID *)(UINTN)TempPtr, PageNumber*EFI_PAGE_SIZE);\r
-\r
- Block->Bits = (UINT8 *)(UINTN)TempPtr;\r
-\r
- Status = PeiServicesAllocatePages (\r
- EfiBootServicesCode,\r
- Pages,\r
- &TempPtr\r
- );\r
- ZeroMem ((VOID *)(UINTN)TempPtr, Pages*EFI_PAGE_SIZE);\r
-\r
- BufHost = (VOID *)(UINTN)TempPtr;\r
- MappedAddr = (EFI_PHYSICAL_ADDRESS) (UINTN) BufHost;\r
- //\r
- // Check whether the data structure used by the host controller\r
- // should be restricted into the same 4G\r
- //\r
- if (Pool->Check4G && (Pool->Which4G != USB_HC_HIGH_32BIT (MappedAddr))) {\r
- return NULL;\r
- }\r
-\r
- Block->BufHost = BufHost;\r
- Block->Buf = (UINT8 *) ((UINTN) MappedAddr);\r
- Block->Mapping = Mapping;\r
- Block->Next = NULL;\r
-\r
- return Block;\r
-\r
-}\r
-\r
-\r
-/**\r
- Free the memory block from the memory pool.\r
-\r
- @param Pool The memory pool to free the block from.\r
- @param Block The memory block to free.\r
-\r
-**/\r
-VOID\r
-UsbHcFreeMemBlock (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN USBHC_MEM_BLOCK *Block\r
- )\r
-{\r
-\r
- ASSERT ((Pool != NULL) && (Block != NULL));\r
-}\r
-\r
-\r
-/**\r
- Alloc some memory from the block.\r
-\r
- @param Block The memory block to allocate memory from.\r
- @param Units Number of memory units to allocate.\r
-\r
- @return The pointer to the allocated memory. If couldn't allocate the needed memory,\r
- the return value is NULL.\r
-\r
-**/\r
-VOID *\r
-UsbHcAllocMemFromBlock (\r
- IN USBHC_MEM_BLOCK *Block,\r
- IN UINTN Units\r
- )\r
-{\r
- UINTN Byte;\r
- UINT8 Bit;\r
- UINTN StartByte;\r
- UINT8 StartBit;\r
- UINTN Available;\r
- UINTN Count;\r
-\r
- ASSERT ((Block != 0) && (Units != 0));\r
-\r
- StartByte = 0;\r
- StartBit = 0;\r
- Available = 0;\r
-\r
- for (Byte = 0, Bit = 0; Byte < Block->BitsLen;) {\r
- //\r
- // If current bit is zero, the corresponding memory unit is\r
- // available, otherwise we need to restart our searching.\r
- // Available counts the consective number of zero bit.\r
- //\r
- if (!USB_HC_BIT_IS_SET (Block->Bits[Byte], Bit)) {\r
- Available++;\r
-\r
- if (Available >= Units) {\r
- break;\r
- }\r
-\r
- NEXT_BIT (Byte, Bit);\r
-\r
- } else {\r
- NEXT_BIT (Byte, Bit);\r
-\r
- Available = 0;\r
- StartByte = Byte;\r
- StartBit = Bit;\r
- }\r
- }\r
-\r
- if (Available < Units) {\r
- return NULL;\r
- }\r
-\r
- //\r
- // Mark the memory as allocated\r
- //\r
- Byte = StartByte;\r
- Bit = StartBit;\r
-\r
- for (Count = 0; Count < Units; Count++) {\r
- ASSERT (!USB_HC_BIT_IS_SET (Block->Bits[Byte], Bit));\r
-\r
- Block->Bits[Byte] = (UINT8) (Block->Bits[Byte] | (UINT8) USB_HC_BIT (Bit));\r
- NEXT_BIT (Byte, Bit);\r
- }\r
-\r
- return Block->BufHost + (StartByte * 8 + StartBit) * USBHC_MEM_UNIT;\r
-}\r
-\r
-/**\r
- Insert the memory block to the pool's list of the blocks.\r
-\r
- @param Head The head of the memory pool's block list.\r
- @param Block The memory block to insert.\r
-\r
-**/\r
-VOID\r
-UsbHcInsertMemBlockToPool (\r
- IN USBHC_MEM_BLOCK *Head,\r
- IN USBHC_MEM_BLOCK *Block\r
- )\r
-{\r
- ASSERT ((Head != NULL) && (Block != NULL));\r
- Block->Next = Head->Next;\r
- Head->Next = Block;\r
-}\r
-\r
-\r
-/**\r
- Is the memory block empty?\r
-\r
- @param Block The memory block to check.\r
-\r
- @retval TRUE The memory block is empty.\r
- @retval FALSE The memory block isn't empty.\r
-\r
-**/\r
-BOOLEAN\r
-UsbHcIsMemBlockEmpty (\r
- IN USBHC_MEM_BLOCK *Block\r
- )\r
-{\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < Block->BitsLen; Index++) {\r
- if (Block->Bits[Index] != 0) {\r
- return FALSE;\r
- }\r
- }\r
-\r
- return TRUE;\r
-}\r
-\r
-\r
-/**\r
- Unlink the memory block from the pool's list.\r
-\r
- @param Head The block list head of the memory's pool.\r
- @param BlockToUnlink The memory block to unlink.\r
-\r
-**/\r
-VOID\r
-UsbHcUnlinkMemBlock (\r
- IN USBHC_MEM_BLOCK *Head,\r
- IN USBHC_MEM_BLOCK *BlockToUnlink\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Block;\r
-\r
- ASSERT ((Head != NULL) && (BlockToUnlink != NULL));\r
-\r
- for (Block = Head; Block != NULL; Block = Block->Next) {\r
- if (Block->Next == BlockToUnlink) {\r
- Block->Next = BlockToUnlink->Next;\r
- BlockToUnlink->Next = NULL;\r
- break;\r
- }\r
- }\r
-}\r
-\r
-\r
-/**\r
- Initialize the memory management pool for the host controller.\r
-\r
- @param PciIo The PciIo that can be used to access the host controller.\r
- @param Check4G Whether the host controller requires allocated memory\r
- from one 4G address space.\r
- @param Which4G The 4G memory area each memory allocated should be from.\r
-\r
- @retval EFI_SUCCESS The memory pool is initialized.\r
- @retval EFI_OUT_OF_RESOURCE Fail to init the memory pool.\r
-\r
-**/\r
-USBHC_MEM_POOL *\r
-UsbHcInitMemPool (\r
- IN BOOLEAN Check4G,\r
- IN UINT32 Which4G\r
- )\r
-{\r
- USBHC_MEM_POOL *Pool;\r
- UINTN PageNumber;\r
- EFI_STATUS Status;\r
- EFI_PHYSICAL_ADDRESS TempPtr;\r
-\r
- PageNumber = sizeof(USBHC_MEM_POOL)/PAGESIZE +1;\r
- Status = PeiServicesAllocatePages (\r
- EfiBootServicesCode,\r
- PageNumber,\r
- &TempPtr\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return NULL;\r
- }\r
- ZeroMem ((VOID *)(UINTN)TempPtr, PageNumber*EFI_PAGE_SIZE);\r
-\r
- Pool = (USBHC_MEM_POOL *) ((UINTN) TempPtr);\r
- Pool->Check4G = Check4G;\r
- Pool->Which4G = Which4G;\r
- Pool->Head = UsbHcAllocMemBlock (Pool, USBHC_MEM_DEFAULT_PAGES);\r
-\r
- if (Pool->Head == NULL) {\r
- Pool = NULL;\r
- }\r
-\r
- return Pool;\r
-}\r
-\r
-\r
-/**\r
- Release the memory management pool.\r
-\r
- @param Pool The USB memory pool to free.\r
-\r
- @retval EFI_SUCCESS The memory pool is freed.\r
- @retval EFI_DEVICE_ERROR Failed to free the memory pool.\r
-\r
-**/\r
-EFI_STATUS\r
-UsbHcFreeMemPool (\r
- IN USBHC_MEM_POOL *Pool\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Block;\r
-\r
- ASSERT (Pool->Head != NULL);\r
-\r
- //\r
- // Unlink all the memory blocks from the pool, then free them.\r
- // UsbHcUnlinkMemBlock can't be used to unlink and free the\r
- // first block.\r
- //\r
- for (Block = Pool->Head->Next; Block != NULL; Block = Pool->Head->Next) {\r
- UsbHcFreeMemBlock (Pool, Block);\r
- }\r
-\r
- UsbHcFreeMemBlock (Pool, Pool->Head);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Allocate some memory from the host controller's memory pool\r
- which can be used to communicate with host controller.\r
-\r
- @param Pool The host controller's memory pool.\r
- @param Size Size of the memory to allocate.\r
-\r
- @return The allocated memory or NULL.\r
-\r
-**/\r
-VOID *\r
-UsbHcAllocateMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN UINTN Size\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Head;\r
- USBHC_MEM_BLOCK *Block;\r
- USBHC_MEM_BLOCK *NewBlock;\r
- VOID *Mem;\r
- UINTN AllocSize;\r
- UINTN Pages;\r
-\r
- Mem = NULL;\r
- AllocSize = USBHC_MEM_ROUND (Size);\r
- Head = Pool->Head;\r
- ASSERT (Head != NULL);\r
-\r
- //\r
- // First check whether current memory blocks can satisfy the allocation.\r
- //\r
- for (Block = Head; Block != NULL; Block = Block->Next) {\r
- Mem = UsbHcAllocMemFromBlock (Block, AllocSize / USBHC_MEM_UNIT);\r
-\r
- if (Mem != NULL) {\r
- ZeroMem (Mem, Size);\r
- break;\r
- }\r
- }\r
-\r
- if (Mem != NULL) {\r
- return Mem;\r
- }\r
-\r
- //\r
- // Create a new memory block if there is not enough memory\r
- // in the pool. If the allocation size is larger than the\r
- // default page number, just allocate a large enough memory\r
- // block. Otherwise allocate default pages.\r
- //\r
- if (AllocSize > EFI_PAGES_TO_SIZE (USBHC_MEM_DEFAULT_PAGES)) {\r
- Pages = EFI_SIZE_TO_PAGES (AllocSize) + 1;\r
- } else {\r
- Pages = USBHC_MEM_DEFAULT_PAGES;\r
- }\r
-\r
- NewBlock = UsbHcAllocMemBlock (Pool, Pages);\r
-\r
- if (NewBlock == NULL) {\r
- DEBUG ((EFI_D_INFO, "UsbHcAllocateMem: failed to allocate block\n"));\r
- return NULL;\r
- }\r
-\r
- //\r
- // Add the new memory block to the pool, then allocate memory from it\r
- //\r
- UsbHcInsertMemBlockToPool (Head, NewBlock);\r
- Mem = UsbHcAllocMemFromBlock (NewBlock, AllocSize / USBHC_MEM_UNIT);\r
-\r
- if (Mem != NULL) {\r
- ZeroMem (Mem, Size);\r
- }\r
-\r
- return Mem;\r
-}\r
-\r
-\r
-/**\r
- Free the allocated memory back to the memory pool.\r
-\r
- @param Pool The memory pool of the host controller.\r
- @param Mem The memory to free.\r
- @param Size The size of the memory to free.\r
-\r
-**/\r
-VOID\r
-UsbHcFreeMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN VOID *Mem,\r
- IN UINTN Size\r
- )\r
-{\r
- USBHC_MEM_BLOCK *Head;\r
- USBHC_MEM_BLOCK *Block;\r
- UINT8 *ToFree;\r
- UINTN AllocSize;\r
- UINTN Byte;\r
- UINTN Bit;\r
- UINTN Count;\r
-\r
- Head = Pool->Head;\r
- AllocSize = USBHC_MEM_ROUND (Size);\r
- ToFree = (UINT8 *) Mem;\r
-\r
- for (Block = Head; Block != NULL; Block = Block->Next) {\r
- //\r
- // scan the memory block list for the memory block that\r
- // completely contains the memory to free.\r
- //\r
- if ((Block->BufHost <= ToFree) && ((ToFree + AllocSize) <= (Block->BufHost + Block->BufLen))) {\r
- //\r
- // compute the start byte and bit in the bit array\r
- //\r
- Byte = ((ToFree - Block->BufHost) / USBHC_MEM_UNIT) / 8;\r
- Bit = ((ToFree - Block->BufHost) / USBHC_MEM_UNIT) % 8;\r
-\r
- //\r
- // reset associated bits in bit arry\r
- //\r
- for (Count = 0; Count < (AllocSize / USBHC_MEM_UNIT); Count++) {\r
- ASSERT (USB_HC_BIT_IS_SET (Block->Bits[Byte], Bit));\r
-\r
- Block->Bits[Byte] = (UINT8) (Block->Bits[Byte] ^ USB_HC_BIT (Bit));\r
- NEXT_BIT (Byte, Bit);\r
- }\r
-\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // If Block == NULL, it means that the current memory isn't\r
- // in the host controller's pool. This is critical because\r
- // the caller has passed in a wrong memory point\r
- //\r
- ASSERT (Block != NULL);\r
-\r
- //\r
- // Release the current memory block if it is empty and not the head\r
- //\r
- if ((Block != Head) && UsbHcIsMemBlockEmpty (Block)) {\r
- UsbHcFreeMemBlock (Pool, Block);\r
- }\r
-\r
- return ;\r
-}\r
+++ /dev/null
-/** @file\r
-This file contains the definination for host controller memory\r
-management routines.\r
-\r
-Copyright (c) 2013-2015 Intel Corporation.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _USB_HC_MEM_H_\r
-#define _USB_HC_MEM_H_\r
-\r
-#define USB_HC_BIT(a) ((UINTN)(1 << (a)))\r
-\r
-#define USB_HC_BIT_IS_SET(Data, Bit) \\r
- ((BOOLEAN)(((Data) & USB_HC_BIT(Bit)) == USB_HC_BIT(Bit)))\r
-\r
-#define USB_HC_HIGH_32BIT(Addr64) \\r
- ((UINT32)(RShiftU64((UINTN)(Addr64), 32) & 0XFFFFFFFF))\r
-\r
-typedef struct _USBHC_MEM_BLOCK USBHC_MEM_BLOCK;\r
-struct _USBHC_MEM_BLOCK {\r
- UINT8 *Bits; // Bit array to record which unit is allocated\r
- UINTN BitsLen;\r
- UINT8 *Buf;\r
- UINT8 *BufHost;\r
- UINTN BufLen; // Memory size in bytes\r
- VOID *Mapping;\r
- USBHC_MEM_BLOCK *Next;\r
-};\r
-\r
-//\r
-// USBHC_MEM_POOL is used to manage the memory used by USB\r
-// host controller. EHCI requires the control memory and transfer\r
-// data to be on the same 4G memory.\r
-//\r
-typedef struct _USBHC_MEM_POOL {\r
- BOOLEAN Check4G;\r
- UINT32 Which4G;\r
- USBHC_MEM_BLOCK *Head;\r
-} USBHC_MEM_POOL;\r
-\r
-//\r
-// Memory allocation unit, must be 2^n, n>4\r
-//\r
-#define USBHC_MEM_UNIT 64\r
-\r
-#define USBHC_MEM_UNIT_MASK (USBHC_MEM_UNIT - 1)\r
-#define USBHC_MEM_DEFAULT_PAGES 16\r
-\r
-#define USBHC_MEM_ROUND(Len) (((Len) + USBHC_MEM_UNIT_MASK) & (~USBHC_MEM_UNIT_MASK))\r
-\r
-//\r
-// Advance the byte and bit to the next bit, adjust byte accordingly.\r
-//\r
-#define NEXT_BIT(Byte, Bit) \\r
- do { \\r
- (Bit)++; \\r
- if ((Bit) > 7) { \\r
- (Byte)++; \\r
- (Bit) = 0; \\r
- } \\r
- } while (0)\r
-\r
-\r
-\r
-/**\r
- Initialize the memory management pool for the host controller.\r
-\r
- @param PciIo The PciIo that can be used to access the host controller.\r
- @param Check4G Whether the host controller requires allocated memory\r
- from one 4G address space.\r
- @param Which4G The 4G memory area each memory allocated should be from.\r
-\r
- @retval EFI_SUCCESS The memory pool is initialized.\r
- @retval EFI_OUT_OF_RESOURCE Fail to init the memory pool.\r
-\r
-**/\r
-USBHC_MEM_POOL *\r
-UsbHcInitMemPool (\r
- IN BOOLEAN Check4G,\r
- IN UINT32 Which4G\r
- );\r
-\r
-\r
-/**\r
- Release the memory management pool.\r
-\r
- @param Pool The USB memory pool to free.\r
-\r
- @retval EFI_SUCCESS The memory pool is freed.\r
- @retval EFI_DEVICE_ERROR Failed to free the memory pool.\r
-\r
-**/\r
-EFI_STATUS\r
-UsbHcFreeMemPool (\r
- IN USBHC_MEM_POOL *Pool\r
- );\r
-\r
-\r
-/**\r
- Allocate some memory from the host controller's memory pool\r
- which can be used to communicate with host controller.\r
-\r
- @param Pool The host controller's memory pool.\r
- @param Size Size of the memory to allocate.\r
-\r
- @return The allocated memory or NULL.\r
-\r
-**/\r
-VOID *\r
-UsbHcAllocateMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN UINTN Size\r
- );\r
-\r
-\r
-/**\r
- Free the allocated memory back to the memory pool.\r
-\r
- @param Pool The memory pool of the host controller.\r
- @param Mem The memory to free.\r
- @param Size The size of the memory to free.\r
-\r
-**/\r
-VOID\r
-UsbHcFreeMem (\r
- IN USBHC_MEM_POOL *Pool,\r
- IN VOID *Mem,\r
- IN UINTN Size\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-\r
-// Use this information when determining the Possible IRQs that can be\r
-// used in a given system.\r
-//\r
-// The following IRQs are always in use by legacy devices:\r
-// 0 = System Timer\r
-// 2 = 8259 PIC\r
-// 8 = RTC\r
-// 9 = SCI Interrupt (It may be used, we choose not to)\r
-// 13 = Co-processor Error\r
-//\r
-// The following may be in use by legacy devices:\r
-// 1 = If using PS/2 Keyboard\r
-// 3 = If COMx Port Enabled and IRQ = 3\r
-// 4 = If COMx Port Enabled and IRQ = 4\r
-// 5 = If LPT Port Enabled and IRQ = 5\r
-// 6 = If FDC Enabled\r
-// 7 = If LPT Port Enabled and IRQ = 7\r
-// 12 = If using PS/2 Mouse\r
-// 14 = Primary IDE (If populated and in Compatibility Mode)\r
-// 15 = Secondary IDE (If populated and in Compatibility Mode)\r
-//\r
-// The following will never be in use by legacy devices:\r
-// 10 = Assign to PARC, PCRC, PERC, PGRC\r
-// 11 = Assign to PBRC, PDRC, PFRC, PHRC\r
-\r
-Device(LNKA) // PARC Routing Resource\r
-{\r
- Name(_HID,EISAID("PNP0C0F")) // PCI Interrupt Link Device\r
-\r
- Name(_UID,1) // Unique to other Link Devices\r
-\r
- // Disable the PCI IRQ.\r
-\r
- Method(_DIS,0,Serialized)\r
- {\r
- Or(PARC,0x80,PARC)\r
- }\r
-\r
- // Possible IRQ Resource Setting.\r
-\r
- Method (_PRS, 0, Serialized)\r
- {\r
- return (PRSA)\r
- }\r
-\r
- // Current IRQ Resource Setting.\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(RTLA,ResourceTemplate()\r
- {\r
- IRQ(Level,ActiveLow,Shared) {}\r
- })\r
-\r
- // Point to specific byte.\r
-\r
- CreateWordField(RTLA,1,IRQ0)\r
-\r
- // Zero out IRQ mask bits 0-15\r
-\r
- Store(Zero,IRQ0)\r
-\r
- ShiftLeft(1,And(PARC,0x0F),IRQ0)\r
-\r
- Return(RTLA)\r
- }\r
-\r
- // Set IRQ Resource Setting.\r
-\r
- Method(_SRS,1,Serialized)\r
- {\r
- // Point to the specific byte passed in\r
-\r
- CreateWordField(Arg0,1,IRQ0)\r
-\r
- // Determine the IRQ bit to set and store it\r
-\r
- FindSetRightBit(IRQ0,Local0)\r
- Decrement(Local0)\r
- Store(Local0,PARC)\r
- }\r
-\r
- // PCI IRQ Status.\r
-\r
- Method(_STA,0,Serialized)\r
- {\r
- If(And(PARC,0x80))\r
- {\r
- Return(0x0009)\r
- }\r
- Else\r
- {\r
- Return(0x000B)\r
- }\r
- }\r
-}\r
-\r
-Device(LNKB) // PBRC Routing Resource\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID,2)\r
-\r
- // Disable the PCI IRQ.\r
-\r
- Method(_DIS,0,Serialized)\r
- {\r
- Or(PBRC,0x80,PBRC)\r
- }\r
-\r
- // Possible IRQ Resource Setting.\r
-\r
- Method (_PRS, 0, Serialized)\r
- {\r
- return (PRSB)\r
- }\r
-\r
- // Current IRQ Resource Setting.\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(RTLB,ResourceTemplate()\r
- {\r
- IRQ(Level,ActiveLow,Shared) {}\r
- })\r
-\r
- // Point to specific byte.\r
-\r
- CreateWordField(RTLB,1,IRQ0)\r
-\r
- // Zero out IRQ mask bits 0-15\r
-\r
- Store(Zero,IRQ0)\r
-\r
- ShiftLeft(1,And(PBRC,0x0F),IRQ0)\r
-\r
- Return(RTLB)\r
- }\r
-\r
- // Set IRQ Resource Setting.\r
-\r
- Method(_SRS,1,Serialized)\r
- {\r
- // Point to the specific byte passed in.\r
-\r
- CreateWordField(Arg0,1,IRQ0)\r
-\r
- // Determine the IRQ bit to set and store it,\r
-\r
- FindSetRightBit(IRQ0,Local0)\r
- Decrement(Local0)\r
- Store(Local0,PBRC)\r
- }\r
-\r
- // PCI IRQ Status.\r
-\r
- Method(_STA,0,Serialized)\r
- {\r
- If(And(PBRC,0x80))\r
- {\r
- Return(0x0009)\r
- }\r
- Else\r
- {\r
- Return(0x000B)\r
- }\r
- }\r
-}\r
-\r
-Device(LNKC) // PCRC Routing Resource\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID,3)\r
-\r
- // Disable the PCI IRQ.\r
-\r
- Method(_DIS,0,Serialized)\r
- {\r
- Or(PCRC,0x80,PCRC)\r
- }\r
-\r
- // Possible IRQ Resource Setting.\r
-\r
- Method (_PRS, 0, Serialized)\r
- {\r
- return (PRSC)\r
- }\r
-\r
- // Current IRQ Resource Setting.\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(RTLC,ResourceTemplate()\r
- {\r
- IRQ(Level,ActiveLow,Shared) {}\r
- })\r
-\r
- // Point to specific byte.\r
-\r
- CreateWordField(RTLC,1,IRQ0)\r
-\r
- // Zero out IRQ mask bits 0-15\r
-\r
- Store(Zero,IRQ0)\r
-\r
- ShiftLeft(1,And(PCRC,0x0F),IRQ0)\r
-\r
- Return(RTLC)\r
- }\r
-\r
- // Set IRQ Resource Setting.\r
-\r
- Method(_SRS,1,Serialized)\r
- {\r
- // Point to the specific byte passed in.\r
-\r
- CreateWordField(Arg0,1,IRQ0)\r
-\r
- // Determine the IRQ bit to set and store it,\r
-\r
- FindSetRightBit(IRQ0,Local0)\r
- Decrement(Local0)\r
- Store(Local0,PCRC)\r
- }\r
-\r
- // PCI IRQ Status.\r
-\r
- Method(_STA,0,Serialized)\r
- {\r
- If(And(PCRC,0x80))\r
- {\r
- Return(0x0009)\r
- }\r
- Else\r
- {\r
- Return(0x000B)\r
- }\r
- }\r
-}\r
-\r
-Device(LNKD) // PDRC Routing Resource\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID,4)\r
-\r
- // Disable the PCI IRQ.\r
-\r
- Method(_DIS,0,Serialized)\r
- {\r
- Or(PDRC,0x80,PDRC)\r
- }\r
-\r
- // Possible IRQ Resource Setting.\r
-\r
- Method (_PRS, 0, Serialized)\r
- {\r
- return (PRSD)\r
- }\r
-\r
- // Current IRQ Resource Setting.\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(RTLD,ResourceTemplate()\r
- {\r
- IRQ(Level,ActiveLow,Shared) {}\r
- })\r
-\r
- // Point to specific byte.\r
-\r
- CreateWordField(RTLD,1,IRQ0)\r
-\r
- // Zero out IRQ mask bits 0-15\r
-\r
- Store(Zero,IRQ0)\r
-\r
- ShiftLeft(1,And(PDRC,0x0F),IRQ0)\r
-\r
- Return(RTLD)\r
- }\r
-\r
- // Set IRQ Resource Setting.\r
-\r
- Method(_SRS,1,Serialized)\r
- {\r
- // Point to the specific byte passed in.\r
-\r
- CreateWordField(Arg0,1,IRQ0)\r
-\r
- // Determine the IRQ bit to set and store it,\r
-\r
- FindSetRightBit(IRQ0,Local0)\r
- Decrement(Local0)\r
- Store(Local0,PDRC)\r
- }\r
-\r
- // PCI IRQ Status.\r
-\r
- Method(_STA,0,Serialized)\r
- {\r
- If(And(PDRC,0x80))\r
- {\r
- Return(0x0009)\r
- }\r
- Else\r
- {\r
- Return(0x000B)\r
- }\r
- }\r
-}\r
-\r
-Device(LNKE) // PERC Routing Resource\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID,5)\r
-\r
- // Disable the PCI IRQ.\r
-\r
- Method(_DIS,0,Serialized)\r
- {\r
- Or(PERC,0x80,PERC)\r
- }\r
-\r
- // Possible IRQ Resource Setting.\r
-\r
- Method (_PRS, 0, Serialized)\r
- {\r
- return (PRSE)\r
- }\r
-\r
- // Current IRQ Resource Setting.\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(RTLE,ResourceTemplate()\r
- {\r
- IRQ(Level,ActiveLow,Shared) {}\r
- })\r
-\r
- // Point to specific byte.\r
-\r
- CreateWordField(RTLE,1,IRQ0)\r
-\r
- // Zero out IRQ mask bits 0-15\r
-\r
- Store(Zero,IRQ0)\r
-\r
- ShiftLeft(1,And(PERC,0x0F),IRQ0)\r
-\r
- Return(RTLE)\r
- }\r
-\r
- // Set IRQ Resource Setting.\r
-\r
- Method(_SRS,1,Serialized)\r
- {\r
- // Point to the specific byte passed in\r
-\r
- CreateWordField(Arg0,1,IRQ0)\r
-\r
- // Determine the IRQ bit to set and store it\r
-\r
- FindSetRightBit(IRQ0,Local0)\r
- Decrement(Local0)\r
- Store(Local0,PERC)\r
- }\r
-\r
- // PCI IRQ Status.\r
-\r
- Method(_STA,0,Serialized)\r
- {\r
- If(And(PERC,0x80))\r
- {\r
- Return(0x0009)\r
- }\r
- Else\r
- {\r
- Return(0x000B)\r
- }\r
- }\r
-}\r
-\r
-Device(LNKF) // PFRC Routing Resource\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID,6)\r
-\r
- // Disable the PCI IRQ.\r
-\r
- Method(_DIS,0,Serialized)\r
- {\r
- Or(PFRC,0x80,PFRC)\r
- }\r
-\r
- // Possible IRQ Resource Setting.\r
-\r
- Method (_PRS, 0, Serialized)\r
- {\r
- return (PRSF)\r
- }\r
-\r
- // Current IRQ Resource Setting.\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(RTLF,ResourceTemplate()\r
- {\r
- IRQ(Level,ActiveLow,Shared) {}\r
- })\r
-\r
- // Point to specific byte.\r
-\r
- CreateWordField(RTLF,1,IRQ0)\r
-\r
- // Zero out IRQ mask bits 0-15\r
-\r
- Store(Zero,IRQ0)\r
-\r
- ShiftLeft(1,And(PFRC,0x0F),IRQ0)\r
-\r
- Return(RTLF)\r
- }\r
-\r
- // Set IRQ Resource Setting.\r
-\r
- Method(_SRS,1,Serialized)\r
- {\r
- // Point to the specific byte passed in.\r
-\r
- CreateWordField(Arg0,1,IRQ0)\r
-\r
- // Determine the IRQ bit to set and store it,\r
-\r
- FindSetRightBit(IRQ0,Local0)\r
- Decrement(Local0)\r
- Store(Local0,PFRC)\r
- }\r
-\r
- // PCI IRQ Status.\r
-\r
- Method(_STA,0,Serialized)\r
- {\r
- If(And(PFRC,0x80))\r
- {\r
- Return(0x0009)\r
- }\r
- Else\r
- {\r
- Return(0x000B)\r
- }\r
- }\r
-}\r
-\r
-Device(LNKG) // PGRC Routing Resource\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID,7)\r
-\r
- // Disable the PCI IRQ.\r
-\r
- Method(_DIS,0,Serialized)\r
- {\r
- Or(PGRC,0x80,PGRC)\r
- }\r
-\r
- // Possible IRQ Resource Setting.\r
-\r
- Method (_PRS, 0, Serialized)\r
- {\r
- return (PRSG)\r
- }\r
-\r
- // Current IRQ Resource Setting.\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(RTLG,ResourceTemplate()\r
- {\r
- IRQ(Level,ActiveLow,Shared) {}\r
- })\r
-\r
- // Point to specific byte.\r
-\r
- CreateWordField(RTLG,1,IRQ0)\r
-\r
- // Zero out IRQ mask bits 0-15\r
-\r
- Store(Zero,IRQ0)\r
-\r
- ShiftLeft(1,And(PGRC,0x0F),IRQ0)\r
-\r
- Return(RTLG)\r
- }\r
-\r
- // Set IRQ Resource Setting.\r
-\r
- Method(_SRS,1,Serialized)\r
- {\r
- // Point to the specific byte passed in.\r
-\r
- CreateWordField(Arg0,1,IRQ0)\r
-\r
- // Determine the IRQ bit to set and store it,\r
-\r
- FindSetRightBit(IRQ0,Local0)\r
- Decrement(Local0)\r
- Store(Local0,PGRC)\r
- }\r
-\r
- // PCI IRQ Status.\r
-\r
- Method(_STA,0,Serialized)\r
- {\r
- If(And(PGRC,0x80))\r
- {\r
- Return(0x0009)\r
- }\r
- Else\r
- {\r
- Return(0x000B)\r
- }\r
- }\r
-}\r
-\r
-Device(LNKH) // PHRC Routing Resource\r
-{\r
- Name(_HID,EISAID("PNP0C0F"))\r
-\r
- Name(_UID,8)\r
-\r
- // Disable the PCI IRQ.\r
-\r
- Method(_DIS,0,Serialized)\r
- {\r
- Or(PHRC,0x80,PHRC)\r
- }\r
-\r
- // Possible IRQ Resource Setting.\r
-\r
- Method (_PRS, 0, Serialized)\r
- {\r
- return (PRSH)\r
- }\r
-\r
- // Current IRQ Resource Setting.\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- Name(RTLH,ResourceTemplate()\r
- {\r
- IRQ(Level,ActiveLow,Shared) {}\r
- })\r
-\r
- // Point to specific byte.\r
-\r
- CreateWordField(RTLH,1,IRQ0)\r
-\r
- // Zero out IRQ mask bits 0-15\r
-\r
- Store(Zero,IRQ0)\r
-\r
- ShiftLeft(1,And(PHRC,0x0F),IRQ0)\r
-\r
- Return(RTLH)\r
- }\r
-\r
- // Set IRQ Resource Setting.\r
-\r
- Method(_SRS,1,Serialized)\r
- {\r
- // Point to the specific byte passed in.\r
-\r
- CreateWordField(Arg0,1,IRQ0)\r
-\r
- // Determine the IRQ bit to set and store it,\r
-\r
- FindSetRightBit(IRQ0,Local0)\r
- Decrement(Local0)\r
- Store(Local0,PHRC)\r
- }\r
-\r
- // PCI IRQ Status.\r
-\r
- Method(_STA,0,Serialized)\r
- {\r
- If(And(PHRC,0x80))\r
- {\r
- Return(0x0009)\r
- }\r
- Else\r
- {\r
- Return(0x000B)\r
- }\r
- }\r
-}\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- AcpiTablePlatform.h\r
-\r
-\r
-Abstract: File contains platform specific ACPI defines for use in ACPI tables\r
-\r
-\r
---*/\r
-#ifndef _Platform_h_INCLUDED_\r
-#define _Platform_h_INCLUDED_\r
-\r
-#ifdef ECP_FLAG\r
-#include "EdkIIGlueDxe.h"\r
-#endif\r
-#include <IndustryStandard/Acpi.h>\r
-//\r
-// ACPI table information used to initialize tables.\r
-//\r
-#define EFI_ACPI_OEM_ID 'O','E','M','I','D',' ' // OEMID 6 bytes long\r
-#define EFI_ACPI_OEM_TABLE_ID SIGNATURE_64('O','E','M','T','A','B','L','E') // OEM table id 8 bytes long\r
-#define EFI_ACPI_OEM_REVISION 0x00000005\r
-#define EFI_ACPI_CREATOR_ID SIGNATURE_32('C','R','E','A')\r
-#define EFI_ACPI_CREATOR_REVISION 0x0100000D\r
-#define INT_MODEL 0x01\r
-#define PM_PROFILE EFI_ACPI_4_0_PM_PROFILE_MOBILE\r
-#define SCI_INT_VECTOR 0x0009\r
-#define SMI_CMD_IO_PORT 0x000000B2\r
-#define ACPI_ENABLE 0x0A0\r
-#define ACPI_DISABLE 0x0A1\r
-#define S4BIOS_REQ 0x00\r
-#define PSTATE_CNT 0x00\r
-#define PM1a_EVT_BLK 0x00000400\r
-#define PM1b_EVT_BLK 0x00000000\r
-#define PM1a_CNT_BLK 0x00000404\r
-#define PM1b_CNT_BLK 0x00000000\r
-#define PM2_CNT_BLK 0x00000450\r
-#define PM_TMR_BLK 0x00000408\r
-#define GPE0_BLK 0x00000420\r
-#define GPE1_BLK 0x00000000\r
-#define PM1_EVT_LEN 0x04\r
-#define PM1_CNT_LEN 0x02\r
-#define PM2_CNT_LEN 0x01\r
-#define PM_TM_LEN 0x04\r
-#define GPE0_BLK_LEN 0x10\r
-#define GPE1_BLK_LEN 0x00\r
-#define GPE1_BASE 0x00\r
-#define CST_CNT 0x00\r
-#define P_LVL2_LAT 0x0064\r
-#define P_LVL3_LAT 0x01F4\r
-#define FLUSH_SIZE 0x0400\r
-#define FLUSH_STRIDE 0x0010\r
-#define DUTY_OFFSET 0x01\r
-#define DUTY_WIDTH 0x03\r
-#define DAY_ALRM 0x0D\r
-#define MON_ALRM 0x00\r
-#define CENTURY 0x32\r
-#define FLAG ( EFI_ACPI_4_0_WBINVD | EFI_ACPI_4_0_SLP_BUTTON | EFI_ACPI_4_0_RESET_REG_SUP | EFI_ACPI_4_0_RTC_S4)\r
-#define IAPC_BOOT_ARCH ( EFI_ACPI_4_0_VGA_NOT_PRESENT | EFI_ACPI_4_0_8042 | EFI_ACPI_4_0_LEGACY_DEVICES)\r
-#define RESERVED 0x00\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for PlatformAcpiTable module.\r
-#\r
-# Build acpi table data required by system boot.\r
-# All .asi files tagged with "ToolCode="DUMMY"" in following file list are device description and are included\r
-# by top level ASL file which will be dealed with by asl.exe application.\r
-#\r
-# Copyright (c) 1999 - 2016, Intel Corporation. All rights reserved\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#\r
-##\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = AcpiTables\r
- FILE_GUID = 7E374E25-8E01-4FEE-87F2-390C23C606CD\r
- MODULE_TYPE = USER_DEFINED\r
- VERSION_STRING = 1.0\r
- EDK_RELEASE_VERSION = 0x00020000\r
- EFI_SPECIFICATION_VERSION = 0x00020000\r
-\r
-[sources.common]\r
- DSDT.ASL\r
- RhProxy.asl\r
- Facs/Facs.aslc\r
- Facp/Facp.aslc\r
- Madt/Madt30.aslc\r
- Mcfg/Mcfg.aslc\r
- Hpet/Hpet.aslc\r
- Lpit/Lpit.aslc\r
- Wsmt/Wsmt.aslc\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-\r
-// NOTE: The _PDC Implementation is out of the scope of this\r
-// reference code. Please see the latest Hyper-Threading Technology\r
-// Reference Code for complete implementation details.\r
-\r
-Scope(\_PR)\r
-{\r
- Processor(CPU0, // Unique name for Processor 0.\r
- 1, // Unique ID for Processor 0.\r
- 0x00, // CPU0 ACPI P_BLK address = ACPIBASE + 10h.\r
- 0) // CPU0 P_BLK length = 6 bytes.\r
- {}\r
-\r
- Processor(CPU1, // Unique name for Processor 1.\r
- 2, // Unique ID for Processor 1.\r
- 0x00,\r
- 0) // CPU1 P_BLK length = 6 bytes.\r
- {}\r
-\r
- Processor(CPU2, // Unique name for Processor 2.\r
- 3, // Unique ID for Processor 2.\r
- 0x00,\r
- 0) // CPU2 P_BLK length = 6 bytes.\r
- {}\r
-\r
- Processor(CPU3, // Unique name for Processor 3.\r
- 4, // Unique ID for Processor 3.\r
- 0x00,\r
- 0) // CPU3 P_BLK length = 6 bytes.\r
- {}\r
-} // End _PR\r
-\r
-\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Sandy Bridge *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2015, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-DefinitionBlock (\r
- "DSDT.aml",\r
- "DSDT",\r
- 0x02, // DSDT revision.\r
- "OEMID", // OEM ID (6 byte string)\r
- "VLV-SOC", // OEM table ID (8 byte string)\r
- 0x0 // OEM version of DSDT table (4 byte Integer)\r
-)\r
-\r
-// BEGIN OF ASL SCOPE\r
-{\r
- External(MDBG, MethodObj)\r
-\r
- Method(ADBG, 1, Serialized)\r
- {\r
-\r
- If(CondRefOf(MDBG)) //check if SSDT is loaded\r
- {\r
- Return(MDBG(Arg0))\r
- }\r
-\r
- Return(0)\r
- }\r
-\r
-\r
-// Miscellaneous services enabled in Project\r
- include ("token.asl")\r
- include ("GloblNvs.asl")\r
- include ("PciTree.asl")\r
- include ("Pch.asl")\r
- include ("Vlv.asl")\r
- include ("CPU.asl")\r
- include ("Platform.asl")\r
- include ("THERMAL.ASL")\r
- include ("PCI_DRC.ASL")\r
- include ("Video.asl")\r
- include ("Gpe.asl")\r
- //include ("IoTVirtualDevice.asl")\r
-\r
- // Sleep states supported by Chipset/Board.\r
- // SSx - BIOS setup controlled enabled _Sx Sleep state status\r
- // Values to be written to SLP_TYPE register are provided by SBACPI.SDL (South Bridge ACPI ModulePart)\r
-\r
- Name(\_S0, Package(4) {0x0,0x0,0,0}) // mandatory System state\r
- Name(\_S1, Package(4) {0x1,0x0,0,0})\r
- Name(\_S3, Package(4) {0x5,0x0,0,0})\r
- Name(\_S4, Package(4) {0x6,0x0,0,0})\r
- Name(\_S5, Package(4) {0x7,0x0,0,0}) // mandatory System state\r
-\r
- Method(PTS, 1) // METHOD CALLED FROM _PTS PRIOR TO ENTER ANY SLEEP STATE\r
- {\r
- If(Arg0) // entering any sleep state\r
- {\r
- }\r
- }\r
- Method(WAK, 1) // METHOD CALLED FROM _WAK RIGHT AFTER WAKE UP\r
- {\r
- }\r
-\r
-}// End of ASL File\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Facp.c\r
-\r
-\r
-Abstract: The fixed ACPI description Table (FADT) Structure\r
-\r
-\r
---*/\r
-#ifdef ECP_FLAG\r
-#include "EDKIIGlueDxe.h"\r
-#else\r
-#include <PiDxe.h>\r
-#endif\r
-#include <IndustryStandard/Acpi50.h>\r
-#include "AcpiTablePlatform.h"\r
-\r
-EFI_ACPI_5_0_FIXED_ACPI_DESCRIPTION_TABLE FACP = {\r
- {\r
- EFI_ACPI_5_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE,\r
- sizeof (EFI_ACPI_5_0_FIXED_ACPI_DESCRIPTION_TABLE),\r
- EFI_ACPI_5_0_FIXED_ACPI_DESCRIPTION_TABLE_REVISION,\r
- 0, // to make sum of entire table == 0\r
- EFI_ACPI_OEM_ID, // OEMID is a 6 bytes long field\r
- EFI_ACPI_OEM_TABLE_ID, // OEM table identification(8 bytes long)\r
- EFI_ACPI_OEM_REVISION, // OEM revision number\r
- EFI_ACPI_CREATOR_ID, // ASL compiler vendor ID\r
- EFI_ACPI_CREATOR_REVISION // ASL compiler revision number\r
- },\r
- 0, // Physical addesss of FACS\r
- 0, // Physical address of DSDT\r
- INT_MODEL, // System Interrupt Model (ignored in 2k and later, must be 0 for 98)\r
- PM_PROFILE, // Preferred PM Profile\r
- SCI_INT_VECTOR, // System vector of SCI interrupt\r
- SMI_CMD_IO_PORT, // Port address of SMI command port\r
- ACPI_ENABLE, // value to write to port smi_cmd to enable ACPI\r
- ACPI_DISABLE, // value to write to port smi_cmd to disable ACPI\r
- S4BIOS_REQ, // Value to write to SMI CMD port to enter the S4BIOS state\r
- PSTATE_CNT, // PState control\r
- PM1a_EVT_BLK, // Port address of Power Mgt 1a Event Reg Blk\r
- PM1b_EVT_BLK, // Port address of Power Mgt 1b Event Reg Blk\r
- PM1a_CNT_BLK, // Port address of Power Mgt 1a Ctrl Reg Blk\r
- PM1b_CNT_BLK, // Port address of Power Mgt 1b Ctrl Reg Blk\r
- PM2_CNT_BLK, // Port address of Power Mgt 2 Ctrl Reg Blk\r
- PM_TMR_BLK, // Port address of Power Mgt Timer Ctrl Reg Blk\r
- GPE0_BLK, // Port addr of General Purpose Event 0 Reg Blk\r
- GPE1_BLK, // Port addr of General Purpose Event 1 Reg Blk\r
- PM1_EVT_LEN, // Byte Length of ports at pm1X_evt_blk\r
- PM1_CNT_LEN, // Byte Length of ports at pm1X_cnt_blk\r
- PM2_CNT_LEN, // Byte Length of ports at pm2_cnt_blk\r
- PM_TM_LEN, // Byte Length of ports at pm_tm_blk\r
- GPE0_BLK_LEN, // Byte Length of ports at gpe0_blk\r
- GPE1_BLK_LEN, // Byte Length of ports at gpe1_blk\r
- GPE1_BASE, // offset in gpe model where gpe1 events start\r
- CST_CNT, // _CST support\r
- P_LVL2_LAT, // worst case HW latency to enter/exit C2 state\r
- P_LVL3_LAT, // worst case HW latency to enter/exit C3 state\r
- FLUSH_SIZE, // Size of area read to flush caches\r
- FLUSH_STRIDE, // Stride used in flushing caches\r
- DUTY_OFFSET, // bit location of duty cycle field in p_cnt reg\r
- DUTY_WIDTH, // bit width of duty cycle field in p_cnt reg\r
- DAY_ALRM, // index to day-of-month alarm in RTC CMOS RAM\r
- MON_ALRM, // index to month-of-year alarm in RTC CMOS RAM\r
- CENTURY, // index to century in RTC CMOS RAM\r
- IAPC_BOOT_ARCH, // IA-PCI Boot Architecture Flag\r
- RESERVED, // reserved\r
- FLAG,\r
- {\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 8,\r
- 0,\r
- 0,\r
- 0xCF9\r
- },\r
- 0x0E, // Hardware reset value\r
- 0, 0, 0, // Reserved\r
- 0, // XFirmwareCtrl\r
- 0, // XDsdt\r
- //\r
- // X_PM1a Event Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x20,\r
- 0x00,\r
- EFI_ACPI_3_0_DWORD,\r
- PM1a_EVT_BLK,\r
-\r
- //\r
- // X_PM1b Event Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x00,\r
- 0x00,\r
- EFI_ACPI_RESERVED_BYTE,\r
- PM1b_EVT_BLK,\r
-\r
- //\r
- // X_PM1a Control Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x10,\r
- 0x00,\r
- EFI_ACPI_3_0_WORD,\r
- PM1a_CNT_BLK,\r
-\r
- //\r
- // X_PM1b Control Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x00,\r
- 0x00,\r
- EFI_ACPI_RESERVED_BYTE,\r
- PM1b_CNT_BLK,\r
-\r
- //\r
- // X_PM2 Control Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x08,\r
- 0x00,\r
- EFI_ACPI_3_0_BYTE,\r
- PM2_CNT_BLK,\r
-\r
- //\r
- // X_PM Timer Control Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x20,\r
- 0x00,\r
- EFI_ACPI_3_0_DWORD,\r
- PM_TMR_BLK,\r
-\r
- //\r
- // X_General Purpose Event 0 Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x80,\r
- 0x00,\r
- EFI_ACPI_RESERVED_BYTE,\r
- GPE0_BLK,\r
-\r
- //\r
- // X_General Purpose Event 1 Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x00,\r
- 0x00,\r
- EFI_ACPI_RESERVED_BYTE,\r
- GPE1_BLK,\r
-\r
- //\r
- // Sleep Control Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x08,\r
- 0x00,\r
- EFI_ACPI_RESERVED_BYTE,\r
- 0,\r
-\r
- //\r
- // Sleep Status Register Block\r
- //\r
- EFI_ACPI_5_0_SYSTEM_IO,\r
- 0x08,\r
- 0x00,\r
- EFI_ACPI_RESERVED_BYTE,\r
- 0,\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from\r
- // removing the data structure from the executable\r
- //\r
- return (VOID*)&FACP;\r
-}\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Ea815acpiFACS.c\r
-\r
-\r
-Abstract:\r
-\r
- This file contains the FACS structure definition.\r
-\r
---*/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#ifdef ECP_FLAG\r
-#include "EDKIIGlueDxe.h"\r
-#else\r
-#include <PiDxe.h>\r
-#endif\r
-#include <IndustryStandard/Acpi50.h>\r
-#include "AcpiTablePlatform.h"\r
-\r
-EFI_ACPI_5_0_FIRMWARE_ACPI_CONTROL_STRUCTURE FACS = {\r
- EFI_ACPI_5_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE,\r
- sizeof (EFI_ACPI_5_0_FIRMWARE_ACPI_CONTROL_STRUCTURE),\r
-\r
- //\r
- // Hardware Signature will be updated at runtime\r
- //\r
- 0x00000000, //HardwareSignature\r
- 0x00000000, //FirmwareWakingVector\r
- 0x00000000, //GlobalLock\r
- 0x00000000, //Flags\r
- 0x0000000000000000, //XFirmwareWakingVector\r
- EFI_ACPI_5_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_VERSION,\r
- EFI_ACPI_RESERVED_BYTE, //Reserved0[3]\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- 0x00000000, //OspmFlags\r
- EFI_ACPI_RESERVED_BYTE, //Reserved1[24]\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE,\r
- EFI_ACPI_RESERVED_BYTE\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from\r
- // removing the data structure from the executable\r
- //\r
- return (VOID*)&FACS;\r
-}\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 1999 - 2016, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-\r
-// Define a Global region of ACPI NVS Region that may be used for any\r
-// type of implementation. The starting offset and size will be fixed\r
-// up by the System BIOS during POST. Note that the Size must be a word\r
-// in size to be fixed up correctly.\r
-\r
-OperationRegion(GNVS,SystemMemory,0xFFFF0000,0xAA55)\r
-Field(GNVS,AnyAcc,Lock,Preserve)\r
-{\r
- Offset(0), // Miscellaneous Dynamic Registers:\r
- OSYS, 16, // (00) Operating System\r
- , 8, // (02)\r
- , 8, // (03)\r
- , 8, // (04)\r
- , 8, // (05)\r
- , 8, // (06)\r
- , 8, // (07)\r
- , 8, // (08)\r
- , 8, // (09)\r
- , 8, // (10)\r
- P80D, 32, // (11) Port 80 Debug Port Value\r
- LIDS, 8, // (15) Lid State (Lid Open = 1)\r
- , 8, // (16)\r
- , 8, // (17)\r
- Offset(18), // Thermal Policy Registers:\r
- , 8, // (18)\r
- , 8, // (19)\r
- ACTT, 8, // (20) Active Trip Point\r
- PSVT, 8, // (21) Passive Trip Point\r
- TC1V, 8, // (22) Passive Trip Point TC1 Value\r
- TC2V, 8, // (23) Passive Trip Point TC2 Value\r
- TSPV, 8, // (24) Passive Trip Point TSP Value\r
- CRTT, 8, // (25) Critical Trip Point\r
- DTSE, 8, // (26) Digital Thermal Sensor Enable\r
- DTS1, 8, // (27) Digital Thermal Sensor 1 Reading\r
- DTS2, 8, // (28) Digital Thermal Sensor 2 Reading\r
- DTSF, 8, // (29) DTS SMI Function Call\r
- Offset(30), // Battery Support Registers:\r
- , 8, // (30)\r
- , 8, // (31)\r
- , 8, // (32)\r
- , 8, // (33)\r
- , 8, // (34)\r
- , 8, // (35)\r
- , 8, // (36)\r
- Offset(40), // CPU Identification Registers:\r
- APIC, 8, // (40) APIC Enabled by SBIOS (APIC Enabled = 1)\r
- MPEN, 8, // (41) Number of Logical Processors if MP Enabled != 0\r
- , 8, // (42)\r
- , 8, // (43)\r
- , 8, // (44)\r
- , 32, // (45)\r
- Offset(50), // SIO CMOS Configuration Registers:\r
- , 8, // (50)\r
- , 8, // (51)\r
- , 8, // (52)\r
- , 8, // (53)\r
- , 8, // (54)\r
- , 8, // (55)\r
- , 8, // (56)\r
- , 8, // (57)\r
- , 8, // (58)\r
- Offset(60), // Internal Graphics Registers:\r
- , 8, // (60)\r
- , 8, // (61)\r
- CADL, 8, // (62) Current Attached Device List\r
- , 8, // (63)\r
- CSTE, 16, // (64) Current Display State\r
- NSTE, 16, // (66) Next Display State\r
- , 16, // (68)\r
- NDID, 8, // (70) Number of Valid Device IDs\r
- DID1, 32, // (71) Device ID 1\r
- DID2, 32, // (75) Device ID 2\r
- DID3, 32, // (79) Device ID 3\r
- DID4, 32, // (83) Device ID 4\r
- DID5, 32, // (87) Device ID 5\r
- , 32, // (91)\r
- , 8, // (95) Fifth byte of AKSV (mannufacturing mode)\r
- Offset(103), // Backlight Control Registers:\r
- , 8, // (103)\r
- BRTL, 8, // (104) Brightness Level Percentage\r
- Offset(105), // Ambiant Light Sensor Registers:\r
- , 8, // (105)\r
- , 8, // (106)\r
- LLOW, 8, // (107) LUX Low Value\r
- , 8, // (108)\r
- Offset(110), // EMA Registers:\r
- , 8, // (110)\r
- , 16, // (111)\r
- , 16, // (113)\r
- Offset(116), // MEF Registers:\r
- , 8, // (116) MEF Enable\r
- Offset(117), // PCIe Dock:\r
- , 8, // (117)\r
- Offset(120), // TPM Registers:\r
- , 8, // (120)\r
- , 8, // (121)\r
- , 8, // (122)\r
- , 8, // (123)\r
- , 32, // (124)\r
- , 8, // (125)\r
- , 8, // (129)\r
- Offset(130), //\r
- , 56, // (130)\r
- , 56, // (137)\r
- , 8, // (144)\r
- , 56, // (145)\r
- Offset(170), // IGD OpRegion/Software SCI base address\r
- ASLB, 32, // (170) IGD OpRegion base address\r
- Offset(174), // IGD OpRegion/Software SCI shared data\r
- IBTT, 8, // (174) IGD Boot Display Device\r
- IPAT, 8, // (175) IGD Panel Type CMOs option\r
- ITVF, 8, // (176) IGD TV Format CMOS option\r
- ITVM, 8, // (177) IGD TV Minor Format CMOS option\r
- IPSC, 8, // (178) IGD Panel Scaling\r
- IBLC, 8, // (179) IGD BLC Configuration\r
- IBIA, 8, // (180) IGD BIA Configuration\r
- ISSC, 8, // (181) IGD SSC Configuration\r
- I409, 8, // (182) IGD 0409 Modified Settings Flag\r
- I509, 8, // (183) IGD 0509 Modified Settings Flag\r
- I609, 8, // (184) IGD 0609 Modified Settings Flag\r
- I709, 8, // (185) IGD 0709 Modified Settings Flag\r
- IDMM, 8, // (186) IGD DVMT Mode\r
- IDMS, 8, // (187) IGD DVMT Memory Size\r
- IF1E, 8, // (188) IGD Function 1 Enable\r
- HVCO, 8, // (189) HPLL VCO\r
- NXD1, 32, // (190) Next state DID1 for _DGS\r
- NXD2, 32, // (194) Next state DID2 for _DGS\r
- NXD3, 32, // (198) Next state DID3 for _DGS\r
- NXD4, 32, // (202) Next state DID4 for _DGS\r
- NXD5, 32, // (206) Next state DID5 for _DGS\r
- NXD6, 32, // (210) Next state DID6 for _DGS\r
- NXD7, 32, // (214) Next state DID7 for _DGS\r
- NXD8, 32, // (218) Next state DID8 for _DGS\r
- GSMI, 8, // (222) GMCH SMI/SCI mode (0=SCI)\r
- PAVP, 8, // (223) IGD PAVP data\r
- Offset(225),\r
- OSCC, 8, // (225) PCIE OSC Control\r
- NEXP, 8, // (226) Native PCIE Setup Value\r
- Offset(235), // Global Variables\r
- DSEN, 8, // (235) _DOS Display Support Flag.\r
- ECON, 8, // (236) Embedded Controller Availability Flag.\r
- GPIC, 8, // (237) Global IOAPIC/8259 Interrupt Mode Flag.\r
- CTYP, 8, // (238) Global Cooling Type Flag.\r
- L01C, 8, // (239) Global L01 Counter.\r
- VFN0, 8, // (240) Virtual Fan0 Status.\r
- VFN1, 8, // (241) Virtual Fan1 Status.\r
- Offset(256),\r
- NVGA, 32, // (256) NVIG opregion address\r
- NVHA, 32, // (260) NVHM opregion address\r
- AMDA, 32, // (264) AMDA opregion address\r
- DID6, 32, // (268) Device ID 6\r
- DID7, 32, // (272) Device ID 7\r
- DID8, 32, // (276) Device ID 8\r
- Offset(332),\r
- USEL, 8, // (332) UART Selection\r
- PU1E, 8, // (333) PCU UART 1 Enabled\r
- PU2E, 8, // (334) PCU UART 2 Enabled\r
-\r
- LPE0, 32, // (335) LPE Bar0\r
- LPE1, 32, // (339) LPE Bar1\r
- LPE2, 32, // (343) LPE Bar2\r
-\r
- Offset(347),\r
- , 8, // (347)\r
- , 8, // (348)\r
- PFLV, 8, // (349) Platform Flavor\r
-\r
- Offset(351),\r
- ICNF, 8, // (351) ISCT / AOAC Configuration\r
- XHCI, 8, // (352) xHCI controller mode\r
- PMEN, 8, // (353) PMIC enable/disable\r
-\r
- LPEE, 8, // (354) LPE enable/disable\r
- ISPA, 32, // (355) ISP Base Addr\r
- ISPD, 8, // (359) ISP Device Selection 0: Disabled; 1: PCI Device 2; 2: PCI Device 3\r
-\r
- offset(360), // ((4+8+6)*4+2)*4=296\r
- //\r
- // Lpss controllers\r
- //\r
- PCIB, 32,\r
- PCIT, 32,\r
- D10A, 32, //DMA1\r
- D10L, 32,\r
- D11A, 32,\r
- D11L, 32,\r
- P10A, 32, // PWM1\r
- P10L, 32,\r
- P11A, 32,\r
- P11L, 32,\r
- P20A, 32, // PWM2\r
- P20L, 32,\r
- P21A, 32,\r
- P21L, 32,\r
- U10A, 32, // UART1\r
- U10L, 32,\r
- U11A, 32,\r
- U11L, 32,\r
- U20A, 32, // UART2\r
- U20L, 32,\r
- U21A, 32,\r
- U21L, 32,\r
- SP0A, 32, // SPI\r
- SP0L, 32,\r
- SP1A, 32,\r
- SP1L, 32,\r
-\r
- D20A, 32, //DMA2\r
- D20L, 32,\r
- D21A, 32,\r
- D21L, 32,\r
- I10A, 32, // I2C1\r
- I10L, 32,\r
- I11A, 32,\r
- I11L, 32,\r
- I20A, 32, // I2C2\r
- I20L, 32,\r
- I21A, 32,\r
- I21L, 32,\r
- I30A, 32, // I2C3\r
- I30L, 32,\r
- I31A, 32,\r
- I31L, 32,\r
- I40A, 32, // I2C4\r
- I40L, 32,\r
- I41A, 32,\r
- I41L, 32,\r
- I50A, 32, // I2C5\r
- I50L, 32,\r
- I51A, 32,\r
- I51L, 32,\r
- I60A, 32, // I2C6\r
- I60L, 32,\r
- I61A, 32,\r
- I61L, 32,\r
- I70A, 32, // I2C7\r
- I70L, 32,\r
- I71A, 32,\r
- I71L, 32,\r
- //\r
- // Scc controllers\r
- //\r
- eM0A, 32, // EMMC\r
- eM0L, 32,\r
- eM1A, 32,\r
- eM1L, 32,\r
- SI0A, 32, // SDIO\r
- SI0L, 32,\r
- SI1A, 32,\r
- SI1L, 32,\r
- SD0A, 32, // SDCard\r
- SD0L, 32,\r
- SD1A, 32,\r
- SD1L, 32,\r
- MH0A, 32, //\r
- MH0L, 32,\r
- MH1A, 32,\r
- MH1L, 32,\r
-\r
- offset(656),\r
- SDRM, 8,\r
- offset(657),\r
- HLPS, 8, //(657) Hide Devices\r
- offset(658),\r
- OSEL, 8, //(658) OS Seletion - Windows/Android\r
-\r
- offset(659), // VLV1 DPTF\r
- SDP1, 8, //(659) An enumerated value corresponding to SKU\r
- DPTE, 8, //(660) DPTF Enable\r
- THM0, 8, //(661) System Thermal 0\r
- THM1, 8, //(662) System Thermal 1\r
- THM2, 8, //(663) System Thermal 2\r
- THM3, 8, //(664) System Thermal 3\r
- THM4, 8, //(665) System Thermal 3\r
- CHGR, 8, //(666) DPTF Changer Device\r
- DDSP, 8, //(667) DPTF Display Device\r
- DSOC, 8, //(668) DPTF SoC device\r
- DPSR, 8, //(669) DPTF Processor device\r
- DPCT, 32, //(670) DPTF Processor participant critical temperature\r
- DPPT, 32, //(674) DPTF Processor participant passive temperature\r
- DGC0, 32, //(678) DPTF Generic sensor0 participant critical temperature\r
- DGP0, 32, //(682) DPTF Generic sensor0 participant passive temperature\r
- DGC1, 32, //(686) DPTF Generic sensor1 participant critical temperature\r
- DGP1, 32, //(690) DPTF Generic sensor1 participant passive temperature\r
- DGC2, 32, //(694) DPTF Generic sensor2 participant critical temperature\r
- DGP2, 32, //(698) DPTF Generic sensor2 participant passive temperature\r
- DGC3, 32, //(702) DPTF Generic sensor3 participant critical temperature\r
- DGP3, 32, //(706) DPTF Generic sensor3 participant passive temperature\r
- DGC4, 32, //(710)DPTF Generic sensor3 participant critical temperature\r
- DGP4, 32, //(714)DPTF Generic sensor3 participant passive temperature\r
- DLPM, 8, //(718) DPTF Current low power mode setting\r
- DSC0, 32, //(719) DPTF Critical threshold0 for SCU\r
- DSC1, 32, //(723) DPTF Critical threshold1 for SCU\r
- DSC2, 32, //(727) DPTF Critical threshold2 for SCU\r
- DSC3, 32, //(731) DPTF Critical threshold3 for SCU\r
- DSC4, 32, //(735) DPTF Critical threshold3 for SCU\r
- DDBG, 8, //(739) DPTF Super Debug option. 0 - Disabled, 1 - Enabled\r
- LPOE, 32, //(740) DPTF LPO Enable\r
- LPPS, 32, //(744) P-State start index\r
- LPST, 32, //(748) Step size\r
- LPPC, 32, //(752) Power control setting\r
- LPPF, 32, //(756) Performance control setting\r
- DPME, 8, //(760) DPTF DPPM enable/disable\r
- BCSL, 8, //(761) Battery charging solution 0-CLV 1-ULPMC\r
- NFCS, 8, //(762) NFCx Select 1: NFC1 2:NFC2\r
- PCIM, 8, //(763) EMMC device 0-ACPI mode, 1-PCI mode\r
- TPMA, 32, //(764)\r
- TPML, 32, //(768)\r
- ITSA, 8, //(772) I2C Touch Screen Address\r
- S0IX, 8, //(773) S0ix status\r
- SDMD, 8, //(774) SDIO Mode\r
- EMVR, 8, //(775) eMMC controller version\r
- BMBD, 32, //(776) BM Bound\r
- FSAS, 8, //(780) FSA Status\r
- BDID, 8, //(781) Board ID\r
- FBID, 8, //(782) FAB ID\r
- OTGM, 8, //(783) OTG mode\r
- STEP, 8, //(784) Stepping ID\r
- WITT, 8, //(785) Enable Test Device connected to I2C for WHCK test.\r
- SOCS, 8, //(786) provide the SoC stepping infomation\r
- AMTE, 8, //(787) Ambient Trip point change\r
- UTS, 8, //(788) Enable Test Device connected to URT for WHCK test.\r
- SCPE, 8, //(789) Allow higher performance on AC/USB - Enable/Disable\r
- Offset(792),\r
- EDPV, 8, //(792) Check for eDP display device\r
- DIDX, 32, //(793) Device ID for eDP device\r
- IOT, 8, //(794) MinnowBoard Max JP1 is configured for MSFT IOT project.\r
- BATT, 8, //(795) The Flag of RTC Battery Prensent.\r
- LPAD, 8, //(796)\r
-}\r
-\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-// General Purpose Events. This Scope handles the Run-time and\r
-// Wake-time SCIs. The specific method called will be determined by\r
-// the _Lxx value, where xx equals the bit location in the General\r
-// Purpose Event register(s).\r
-\r
-Scope(\_GPE)\r
-{\r
- //\r
- // Software GPE caused the event.\r
- //\r
- Method(_L02)\r
- {\r
- // Clear GPE status bit.\r
- Store(0,GPEC)\r
- //\r
- // Handle DTS Thermal Events.\r
- //\r
- External(DTSE, IntObj)\r
- If(CondRefOf(DTSE))\r
- {\r
- If(LGreaterEqual(DTSE, 0x01))\r
- {\r
- Notify(\_TZ.TZ01,0x80)\r
- }\r
- }\r
- }\r
-\r
- //\r
- // PUNIT SCI event.\r
- //\r
- Method(_L04)\r
- {\r
- // Clear the PUNIT Status Bit.\r
- Store(1, PSCI)\r
- }\r
-\r
-\r
- //\r
- // IGD OpRegion SCI event (see IGD OpRegion/Software SCI BIOS SPEC).\r
- //\r
- Method(_L05)\r
- {\r
- If(LAnd(\_SB.PCI0.GFX0.GSSE, LNot(GSMI))) // Graphics software SCI event?\r
- {\r
- \_SB.PCI0.GFX0.GSCI() // Handle the SWSCI\r
- }\r
- }\r
-\r
- //\r
- // This PME event (PCH's GPE #13) is received when any PCH internal device with PCI Power Management capabilities\r
- // on bus 0 asserts the equivalent of the PME# signal.\r
- //\r
- Method(_L0D, 0)\r
- {\r
- If(LAnd(\_SB.PCI0.EHC1.PMEE, \_SB.PCI0.EHC1.PMES))\r
- {\r
- If(LNotEqual(OSEL, 1))\r
- {\r
- Store(1, \_SB.PCI0.EHC1.PMES) //Clear PME status\r
- Store(0, \_SB.PCI0.EHC1.PMEE) //Disable PME\r
- }\r
- Notify(\_SB.PCI0.EHC1, 0x02)\r
- }\r
- If(LAnd(\_SB.PCI0.XHC1.PMEE, \_SB.PCI0.XHC1.PMES))\r
- {\r
- If(LNotEqual(OSEL, 1))\r
- {\r
- Store(1, \_SB.PCI0.XHC1.PMES) //Clear PME status\r
- Store(0, \_SB.PCI0.XHC1.PMEE) //Disable PME\r
- }\r
- Notify(\_SB.PCI0.XHC1, 0x02)\r
- }\r
- If(LAnd(\_SB.PCI0.HDEF.PMEE, \_SB.PCI0.HDEF.PMES))\r
- {\r
- If(LNotEqual(OSEL, 1))\r
- {\r
- Store(1, \_SB.PCI0.HDEF.PMES) //Clear PME status\r
- Store(0, \_SB.PCI0.HDEF.PMEE) //Disable PME\r
- }\r
- Notify(\_SB.PCI0.HDEF, 0x02)\r
- }\r
- }\r
-}\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- HOST_BUS.ASL\r
-\r
-Abstract:\r
-\r
- Baytrail PCI configuration space definition.\r
-\r
----*/\r
-Device(VLVC)\r
-{\r
- Name(_ADR, 0x00000000) // Device 0, Function 0\r
-\r
- // Define various MCH Controller PCI Configuration Space\r
- // registers which will be used to dynamically produce all\r
- // resources in the Host Bus _CRS.\r
- OperationRegion(HBUS, PCI_Config, 0x00, 0xFF)\r
- Field(HBUS, DWordAcc, NoLock, Preserve)\r
- {\r
- Offset(0xD0),\r
- SMCR, 32, // VLV Message Control Register (0xD0)\r
- Offset(0xD4),\r
- SMDR, 32, // VLV Message Data Register (0xD4)\r
- Offset(0xD8),\r
- MCRX, 32, // VLV Message Control Register Extension (0xD8)\r
- }\r
-\r
- // Define a method to read a 32-bit register on the VLV Message bus.\r
- // Arg0 = Port\r
- // Arg1 = Register\r
- //\r
- // Returns 32-bit register value\r
-\r
- Method(RMBR, 2, Serialized)\r
- {\r
-\r
- // Initiate regsiter read message on VLV Message Bus MCR\r
-\r
- Or(ShiftLeft(Arg0, 16), ShiftLeft(Arg1, 8), Local0)\r
- Or(0x100000F0, Local0, SMCR)\r
-\r
- // Read register value from Message Data Register\r
-\r
- Return(SMDR)\r
- }\r
-\r
-\r
- // Define a method to write a 32-bit register on the VLV Message bus MDR.\r
- // Arg0 = Port\r
- // Arg1 = Register\r
- // Arg2 = 32-bit value\r
-\r
- Method(WMBR, 3, Serialized)\r
- {\r
-\r
- // Write register value to Message Data Register\r
-\r
- Store(Arg2, SMDR)\r
-\r
- // Initiate register write message on VLV Message Bus\r
-\r
- Or(ShiftLeft(Arg0, 16), ShiftLeft(Arg1, 8), Local0)\r
- Or(0x110000F0, Local0, SMCR)\r
- }\r
-}\r
-\r
-//\r
-// BUS, I/O, and MMIO resources\r
-//\r
-Method(_CRS,0,Serialized)\r
-{\r
- //Update ISP0 reserved memory\r
- CreateDwordField(RES0, ^ISP0._MIN,ISMN)\r
- CreateDwordField(RES0, ^ISP0._MAX,ISMX)\r
- CreateDwordField(RES0, ^ISP0._LEN,ISLN)\r
- If (LEqual(ISPD,1))\r
- {\r
- Store (ISPA, ISMN)\r
- Add (ISMN, ISLN, ISMX)\r
- Subtract(ISMX, 1, ISMX)\r
- } Else\r
- {\r
- Store (0, ISMN)\r
- Store (0, ISMX)\r
- Store (0, ISLN)\r
- }\r
-\r
- //PCI MMIO SPACE\r
- CreateDwordField(RES0, ^PM01._MIN,M1MN)\r
- CreateDwordField(RES0, ^PM01._MAX,M1MX)\r
- CreateDwordField(RES0, ^PM01._LEN,M1LN)\r
-\r
- //Get dBMBOUND Base\r
- And(BMBD, 0xFF000000, M1MN)\r
-\r
- //Get ECBASE\r
- Store(PCIT, M1MX)\r
- Add(Subtract(M1MX, M1MN), 1, M1LN)\r
- Subtract(M1MX, 1, M1MX)\r
-\r
- // Create pointers to Gfx Stolen Memory Sizing values.\r
- CreateDwordField(RES0, ^STOM._MIN,GSMN)\r
- CreateDwordField(RES0, ^STOM._MAX,GSMX)\r
- CreateDwordField(RES0, ^STOM._LEN,GSLN)\r
-\r
- If (LNotEqual (\_SB.PCI0.GFX0.GSTM, 0xFFFFFFFF))\r
- {\r
- Store(0x00, GSMN) //Read the Stolen memory base from B0:D2:F0:R5C\r
- } else\r
- {\r
- Store(\_SB.PCI0.GFX0.GSTM, GSMN) //Read the Stolen memory base from B0:D2:F0:R5C\r
- }\r
- If (LNotEqual (\_SB.PCI0.GFX0.GUMA, 0xFFFFFFFF))\r
- {\r
- Store(0x00, GSLN) //Read the Stolen memory base from B0:D2:F0:R5C\r
- } else\r
- {\r
- ShiftLeft(\_SB.PCI0.GFX0.GUMA, 25, GSLN) //Read Stolen memory base form B0:D2:F0:R50\r
- }\r
- Add(GSMN, GSLN, GSMX) //Store the Stolen Memory Size\r
- Subtract(GSMX, 1, GSMX)\r
-\r
- Return(RES0)\r
-}\r
-\r
-Name( RES0,ResourceTemplate()\r
-{\r
- WORDBusNumber ( // Bus number resource (0); the bridge produces bus numbers for its subsequent buses\r
- ResourceProducer, // bit 0 of general flags is 1\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- PosDecode, // PosDecode\r
- 0x0000, // Granularity\r
- 0x0000, // Min\r
- 0x00FF, // Max\r
- 0x0000, // Translation\r
- 0x0100 // Range Length = Max-Min+1\r
- )\r
-\r
- IO (Decode16, 0x70, 0x77, 0x01, 0x08) //Consumed resource (0xCF8-0xCFF)\r
- IO (Decode16, 0xCF8, 0xCF8, 0x01, 0x08) //Consumed resource (0xCF8-0xCFF)\r
-\r
- WORDIO ( // Consumed-and-produced resource (all I/O below CF8)\r
- ResourceProducer, // bit 0 of general flags is 0\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- PosDecode,\r
- EntireRange,\r
- 0x0000, // Granularity\r
- 0x0000, // Min\r
- 0x006F, // Max\r
- 0x0000, // Translation\r
- 0x0070 // Range Length\r
- )\r
-\r
- WORDIO ( // Consumed-and-produced resource\r
- ResourceProducer, // bit 0 of general flags is 0\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- PosDecode,\r
- EntireRange,\r
- 0x0000, // Granularity\r
- 0x0078, // Min\r
- 0x0CF7, // Max\r
- 0x0000, // Translation\r
- 0x0C80 // Range Length\r
- )\r
-\r
- WORDIO ( // Consumed-and-produced resource (all I/O above CFF)\r
- ResourceProducer, // bit 0 of general flags is 0\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- PosDecode,\r
- EntireRange,\r
- 0x0000, // Granularity\r
- 0x0D00, // Min\r
- 0xFFFF, // Max\r
- 0x0000, // Translation\r
- 0xF300 // Range Length\r
- )\r
-\r
- DWORDMEMORY ( // Descriptor for legacy VGA video RAM\r
- ResourceProducer, // bit 0 of general flags is 0\r
- PosDecode,\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- Cacheable,\r
- ReadWrite,\r
- 0x00000000, // Granularity\r
- 0x000A0000, // Min\r
- 0x000BFFFF, // Max\r
- 0x00000000, // Translation\r
- 0x00020000 // Range Length\r
- )\r
-\r
- DWORDMEMORY ( // Descriptor for legacy OptionRom\r
- ResourceProducer, // bit 0 of general flags is 0\r
- PosDecode,\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- Cacheable,\r
- ReadWrite,\r
- 0x00000000, // Granularity\r
- 0x000C0000, // Min\r
- 0x000DFFFF, // Max\r
- 0x00000000, // Translation\r
- 0x00020000 // Range Length\r
- )\r
-\r
- DWORDMEMORY ( // Descriptor for BIOS Area\r
- ResourceProducer, // bit 0 of general flags is 0\r
- PosDecode,\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- Cacheable,\r
- ReadWrite,\r
- 0x00000000, // Granularity\r
- 0x000E0000, // Min\r
- 0x000FFFFF, // Max\r
- 0x00000000, // Translation\r
- 0x00020000 // Range Length\r
- )\r
-\r
- DWORDMEMORY ( // Descriptor for ISP0 reserved Mem\r
- ResourceProducer, // bit 0 of general flags is 0\r
- PosDecode,\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- Cacheable,\r
- ReadWrite,\r
- 0x00000000, // Granularity\r
- 0x7A000000, // Min\r
- 0x7A3FFFFF, // Max\r
- 0x00000000, // Translation\r
- 0x00400000 // Range Length\r
- ,,,\r
- ISP0\r
- )\r
-\r
- DWORDMEMORY ( // Descriptor for VGA Stolen Mem\r
- ResourceProducer, // bit 0 of general flags is 0\r
- PosDecode,\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- Cacheable,\r
- ReadWrite,\r
- 0x00000000, // Granularity\r
- 0x7C000000, // Min\r
- 0x7FFFFFFF, // Max\r
- 0x00000000, // Translation\r
- 0x04000000 // Range Length\r
- ,,,\r
- STOM\r
- )\r
-\r
- DWORDMEMORY ( // Descriptor for PCI MMIO\r
- ResourceProducer, // bit 0 of general flags is 0\r
- PosDecode,\r
- MinFixed, // Range is fixed\r
- MaxFixed, // Range is fixed\r
- Cacheable,\r
- ReadWrite,\r
- 0x00000000, // Granularity\r
- 0x80000000, // Min\r
- 0xDFFFFFFF, // Max\r
- 0x00000000, // Translation\r
- 0x60000000 // Range Length\r
- ,,,\r
- PM01\r
- )\r
-})\r
-\r
-//Name(GUID,UUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))\r
-Name(GUID,Buffer()\r
-{\r
- 0x5b, 0x4d, 0xdb, 0x33,\r
- 0xf7, 0x1f,\r
- 0x1c, 0x40,\r
- 0x96, 0x57,\r
- 0x74, 0x41, 0xc0, 0x3d, 0xd7, 0x66\r
-})\r
-\r
-\r
-Name(SUPP,0) // PCI _OSC Support Field value\r
-Name(CTRL,0) // PCI _OSC Control Field value\r
-\r
-Method(_OSC,4,Serialized)\r
-{\r
- // Check for proper UUID\r
- // Save the capabilities buffer\r
- Store(Arg3,Local0)\r
-\r
- // Create DWord-adressable fields from the Capabilties Buffer\r
- CreateDWordField(Local0,0,CDW1)\r
- CreateDWordField(Local0,4,CDW2)\r
- CreateDWordField(Local0,8,CDW3)\r
-\r
- // Check for proper UUID\r
- If(LAnd(LEqual(Arg0,GUID),NEXP))\r
- {\r
- // Save Capabilities DWord2 & 3\r
- Store(CDW2,SUPP)\r
- Store(CDW3,CTRL)\r
-\r
- If(Not(And(CDW1,1))) // Query flag clear?\r
- {\r
- // Disable GPEs for features granted native control.\r
- If(And(CTRL,0x02))\r
- {\r
- NHPG()\r
- }\r
- If(And(CTRL,0x04)) // PME control granted?\r
- {\r
- NPME()\r
- }\r
- }\r
-\r
- If(LNotEqual(Arg1,One))\r
- {\r
- // Unknown revision\r
- Or(CDW1,0x08,CDW1)\r
- }\r
-\r
- If(LNotEqual(CDW3,CTRL))\r
- {\r
- // Capabilities bits were masked\r
- Or(CDW1,0x10,CDW1)\r
- }\r
- // Update DWORD3 in the buffer\r
- And(CTRL,0xfe,CTRL) \r
- Store(CTRL,CDW3)\r
- Store(CTRL,OSCC)\r
- Return(Local0)\r
- } Else\r
- {\r
- Or(CDW1,4,CDW1) // Unrecognized UUID\r
- Return(Local0)\r
- }\r
-} // End _OSC\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Hpet.c\r
-\r
-Abstract:\r
-\r
- This file contains a structure definition for the ACPI HPET Table.\r
---*/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#ifdef ECP_FLAG\r
-#include <Tiano.h>\r
-#endif\r
-#include <Hpet.h>\r
-#include "AcpiTablePlatform.h"\r
-\r
-// Hpet Table\r
-EFI_ACPI_HIGH_PRECISION_EVENT_TIMER_TABLE_HEADER HPET = {\r
- {\r
- EFI_ACPI_3_0_HIGH_PRECISION_EVENT_TIMER_TABLE_SIGNATURE,\r
- sizeof (EFI_ACPI_HIGH_PRECISION_EVENT_TIMER_TABLE_HEADER),\r
- EFI_ACPI_HIGH_PRECISION_EVENT_TIMER_TABLE_REVISION,\r
- 0, // to make sum of entire table == 0\r
- EFI_ACPI_OEM_ID, // OEMID is a 6 bytes long field\r
- EFI_ACPI_OEM_TABLE_ID, // OEM table identification(8 bytes long)\r
- EFI_ACPI_OEM_REVISION, // OEM revision\r
- EFI_ACPI_CREATOR_ID, // ASL compiler vendor ID\r
- EFI_ACPI_CREATOR_REVISION // ASL compiler revision number\r
- },\r
- 0x0, // EventTimerBlockId\r
- {\r
- 0x00, // Address_Space_ID = System Memory\r
- 0x40, // Register_Bit_Width = 32 bits, mentioned about write failures when in 64bit in SCU HAS\r
- 0x00, // Register_Bit_offset\r
- 0x00, // Dword access\r
- HPET_BASE_ADDRESS, // Base addresse of HPET\r
- },\r
- 0x0, // Only HPET's _UID in Namespace\r
- MAIN_COUNTER_MIN_PERIODIC_CLOCK_TICKS,\r
- 0x0\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from\r
- // removing the data structure from the executable\r
- //\r
- return (VOID*)&HPET;\r
-}\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- INTELGFX.ASL\r
-\r
-Abstract:\r
-\r
- IGD OpRegion/Software ACPI Reference Code for the Baytrail Family.\r
-\r
---*/\r
-\r
-// Enable/Disable Output Switching. In WIN2K/WINXP, _DOS = 0 will\r
-// get called during initialization to prepare for an ACPI Display\r
-// Switch Event. During an ACPI Display Switch, the OS will call\r
-// _DOS = 2 immediately after a Notify=0x80 to temporarily disable\r
-// all Display Switching. After ACPI Display Switching is complete,\r
-// the OS will call _DOS = 0 to re-enable ACPI Display Switching.\r
-\r
-Method(_DOS,1)\r
-{\r
- // Store Display Switching and LCD brightness BIOS control bit\r
- Store(And(Arg0,7),DSEN)\r
-}\r
-\r
-// Enumerate the Display Environment. This method will return\r
-// valid addresses for all display device encoders present in the\r
-// system. The Miniport Driver will reject the addresses for every\r
-// encoder that does not have an attached display device. After\r
-// enumeration is complete, the OS will call the _DGS methods\r
-// during a display switch only for the addresses accepted by the\r
-// Miniport Driver. For hot-insertion and removal of display\r
-// devices, a re-enumeration notification will be required so the\r
-// address of the newly present display device will be accepted by\r
-// the Miniport Driver.\r
-\r
-Method(_DOD, 0, Serialized)\r
-{\r
- Store(0, NDID)\r
- If(LNotEqual(DIDL, Zero))\r
- {\r
- Store(SDDL(DIDL),DID1)\r
- }\r
- If(LNotEqual(DDL2, Zero))\r
- {\r
- Store(SDDL(DDL2),DID2)\r
- }\r
- If(LNotEqual(DDL3, Zero))\r
- {\r
- Store(SDDL(DDL3),DID3)\r
- }\r
- If(LNotEqual(DDL4, Zero))\r
- {\r
- Store(SDDL(DDL4),DID4)\r
- }\r
- If(LNotEqual(DDL5, Zero))\r
- {\r
- Store(SDDL(DDL5),DID5)\r
- }\r
-\r
- // TODO - This level of flexibility is not needed for a true\r
- // OEM design. Simply determine the greatest number of\r
- // encoders the platform will suppport then remove all\r
- // return packages beyond that value. Note that for\r
- // current silicon, the maximum number of encoders\r
- // possible is 5.\r
-\r
- If(LEqual(NDID,1))\r
- {\r
- If (LNOTEqual (ISPD, 0))\r
- {\r
- Name(TMP0,Package() {0xFFFFFFFF,0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP0,0))\r
- //Add ISP device to GFX0\r
- Store(0x00020F38, Index(TMP0,1))\r
- Return(TMP0)\r
- } Else\r
- {\r
- Name(TMP1,Package() {0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP1,0))\r
- Return(TMP1)\r
- }\r
- }\r
-\r
- If(LEqual(NDID,2))\r
- {\r
- If (LNOTEqual (ISPD, 0))\r
- {\r
- Name(TMP2,Package() {0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP2,0))\r
- Store(Or(0x10000,DID2),Index(TMP2,1))\r
- //Add ISP device to GFX0\r
- Store(0x00020F38, Index(TMP2,2))\r
- Return(TMP2)\r
- } Else\r
- {\r
- Name(TMP3,Package() {0xFFFFFFFF, 0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP3,0))\r
- Store(Or(0x10000,DID2),Index(TMP3,1))\r
- Return(TMP3)\r
- }\r
- }\r
-\r
- If(LEqual(NDID,3))\r
- {\r
- If (LNOTEqual (ISPD, 0))\r
- {\r
- Name(TMP4,Package() {0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF,0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP4,0))\r
- Store(Or(0x10000,DID2),Index(TMP4,1))\r
- Store(Or(0x10000,DID3),Index(TMP4,2))\r
- //Add ISP device to GFX0\r
- Store(0x00020F38, Index(TMP4,3))\r
- Return(TMP4)\r
- } Else\r
- {\r
- Name(TMP5,Package() {0xFFFFFFFF, 0xFFFFFFFF,0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP5,0))\r
- Store(Or(0x10000,DID2),Index(TMP5,1))\r
- Store(Or(0x10000,DID3),Index(TMP5,2))\r
- Return(TMP5)\r
- }\r
- }\r
-\r
- If(LEqual(NDID,4))\r
- {\r
- If (LNOTEqual (ISPD, 0))\r
- {\r
- Name(TMP6,Package() {0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP6,0))\r
- Store(Or(0x10000,DID2),Index(TMP6,1))\r
- Store(Or(0x10000,DID3),Index(TMP6,2))\r
- Store(Or(0x10000,DID4),Index(TMP6,3))\r
- //Add ISP device to GFX0\r
- Store(0x00020F38, Index(TMP6,4))\r
- Return(TMP6)\r
- } Else\r
- {\r
- Name(TMP7,Package() {0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP7,0))\r
- Store(Or(0x10000,DID2),Index(TMP7,1))\r
- Store(Or(0x10000,DID3),Index(TMP7,2))\r
- Store(Or(0x10000,DID4),Index(TMP7,3))\r
- Return(TMP7)\r
- }\r
- }\r
-\r
- If(LGreater(NDID,4))\r
- {\r
- If (LNOTEqual (ISPD, 0))\r
- {\r
- Name(TMP8,Package() {0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP8,0))\r
- Store(Or(0x10000,DID2),Index(TMP8,1))\r
- Store(Or(0x10000,DID3),Index(TMP8,2))\r
- Store(Or(0x10000,DID4),Index(TMP8,3))\r
- Store(Or(0x10000,DID5),Index(TMP8,4))\r
- //Add ISP device to GFX0\r
- Store(0x00020F38, Index(TMP8,5))\r
- Return(TMP8)\r
- } Else\r
- {\r
- Name(TMP9,Package() {0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF})\r
- Store(Or(0x10000,DID1),Index(TMP9,0))\r
- Store(Or(0x10000,DID2),Index(TMP9,1))\r
- Store(Or(0x10000,DID3),Index(TMP9,2))\r
- Store(Or(0x10000,DID4),Index(TMP9,3))\r
- Store(Or(0x10000,DID5),Index(TMP9,4))\r
- Return(TMP9)\r
- }\r
- }\r
-\r
- // If nothing else, return Unknown LFP.\r
- // (Prevents compiler warning.)\r
-\r
- //Add ISP device to GFX0\r
- If (LNOTEqual (ISPD, 0))\r
- {\r
- Return(Package() {0x00000400, 0x00020F38})\r
- } Else\r
- {\r
- Return(Package() {0x00000400})\r
- }\r
-}\r
-\r
-Device(DD01)\r
-{\r
-\r
- // Return Unique ID.\r
-\r
- Method(_ADR,0,Serialized)\r
- {\r
- If(LEqual(And(0x0F00,DID1),0x400))\r
- {\r
- Store(0x1, EDPV)\r
- Store(DID1, DIDX)\r
- Return(1)\r
- }\r
- If(LEqual(DID1,0))\r
- {\r
- Return(1)\r
- }\r
- Else\r
- {\r
- Return(And(0xFFFF,DID1))\r
- }\r
- }\r
-\r
- // Return the Current Status.\r
-\r
- Method(_DCS,0)\r
- {\r
- Return(CDDS(DID1))\r
- }\r
-\r
- // Query Graphics State (active or inactive).\r
-\r
- Method(_DGS,0)\r
- {\r
- Return(NDDS(DID1))\r
- }\r
-\r
- // Device Set State.\r
-\r
- // _DSS Table:\r
- //\r
- // BIT31 BIT30 Execution\r
- // 0 0 Don't implement.\r
- // 0 1 Cache change. Nothing to Implement.\r
- // 1 0 Don't Implement.\r
- // 1 1 Display Switch Complete. Implement.\r
-\r
- Method(_DSS,1)\r
- {\r
- If(LEqual(And(Arg0,0xC0000000),0xC0000000))\r
- {\r
-\r
- // State change was performed by the\r
- // Video Drivers. Simply update the\r
- // New State.\r
-\r
- Store(NSTE,CSTE)\r
- }\r
- }\r
-}\r
-\r
-Device(DD02)\r
-{\r
-\r
- // Return Unique ID.\r
-\r
- Method(_ADR,0,Serialized)\r
- {\r
- If(LEqual(And(0x0F00,DID2),0x400))\r
- {\r
- Store(0x2, EDPV)\r
- Store(DID2, DIDX)\r
- Return(2)\r
- }\r
- If(LEqual(DID2,0))\r
- {\r
- Return(2)\r
- }\r
- Else\r
- {\r
- Return(And(0xFFFF,DID2))\r
- }\r
- }\r
-\r
- // Return the Current Status.\r
-\r
- Method(_DCS,0)\r
- {\r
- Return(CDDS(DID2))\r
- }\r
-\r
- // Query Graphics State (active or inactive).\r
-\r
- Method(_DGS,0)\r
- {\r
- // Return the Next State.\r
- Return(NDDS(DID2))\r
- }\r
-\r
- // Device Set State. (See table above.)\r
-\r
- Method(_DSS,1)\r
- {\r
- If(LEqual(And(Arg0,0xC0000000),0xC0000000))\r
- {\r
-\r
- // State change was performed by the\r
- // Video Drivers. Simply update the\r
- // New State.\r
-\r
- Store(NSTE,CSTE)\r
- }\r
- }\r
-}\r
-\r
-Device(DD03)\r
-{\r
-\r
- // Return Unique ID.\r
-\r
- Method(_ADR,0,Serialized)\r
- {\r
- If(LEqual(And(0x0F00,DID3),0x400))\r
- {\r
- Store(0x3, EDPV)\r
- Store(DID3, DIDX)\r
- Return(3)\r
- }\r
- If(LEqual(DID3,0))\r
- {\r
- Return(3)\r
- }\r
- Else\r
- {\r
- Return(And(0xFFFF,DID3))\r
- }\r
- }\r
-\r
- // Return the Current Status.\r
-\r
- Method(_DCS,0)\r
- {\r
- If(LEqual(DID3,0))\r
- {\r
- Return(0x0B)\r
- }\r
- Else\r
- {\r
- Return(CDDS(DID3))\r
- }\r
- }\r
-\r
- // Query Graphics State (active or inactive).\r
-\r
- Method(_DGS,0)\r
- {\r
- Return(NDDS(DID3))\r
- }\r
-\r
- // Device Set State. (See table above.)\r
-\r
- Method(_DSS,1)\r
- {\r
- If(LEqual(And(Arg0,0xC0000000),0xC0000000))\r
- {\r
- // State change was performed by the\r
- // Video Drivers. Simply update the\r
- // New State.\r
-\r
- Store(NSTE,CSTE)\r
- }\r
- }\r
-}\r
-\r
-Device(DD04)\r
-{\r
-\r
- // Return Unique ID.\r
-\r
- Method(_ADR,0,Serialized)\r
- {\r
- If(LEqual(And(0x0F00,DID4),0x400))\r
- {\r
- Store(0x4, EDPV)\r
- Store(DID4, DIDX)\r
- Return(4)\r
- }\r
- If(LEqual(DID4,0))\r
- {\r
- Return(4)\r
- }\r
- Else\r
- {\r
- Return(And(0xFFFF,DID4))\r
- }\r
- }\r
-\r
- // Return the Current Status.\r
-\r
- Method(_DCS,0)\r
- {\r
- If(LEqual(DID4,0))\r
- {\r
- Return(0x0B)\r
- }\r
- Else\r
- {\r
- Return(CDDS(DID4))\r
- }\r
- }\r
-\r
- // Query Graphics State (active or inactive).\r
-\r
- Method(_DGS,0)\r
- {\r
- Return(NDDS(DID4))\r
- }\r
-\r
- // Device Set State. (See table above.)\r
-\r
- Method(_DSS,1)\r
- {\r
- If(LEqual(And(Arg0,0xC0000000),0xC0000000))\r
- {\r
-\r
- // State change was performed by the\r
- // Video Drivers. Simply update the\r
- // New State.\r
-\r
- Store(NSTE,CSTE)\r
- }\r
- }\r
-}\r
-\r
-\r
-Device(DD05)\r
-{\r
-\r
- // Return Unique ID.\r
-\r
- Method(_ADR,0,Serialized)\r
- {\r
- If(LEqual(And(0x0F00,DID5),0x400))\r
- {\r
- Store(0x5, EDPV)\r
- Store(DID5, DIDX)\r
- Return(5)\r
- }\r
- If(LEqual(DID5,0))\r
- {\r
- Return(5)\r
- }\r
- Else\r
- {\r
- Return(And(0xFFFF,DID5))\r
- }\r
- }\r
-\r
- // Return the Current Status.\r
-\r
- Method(_DCS,0)\r
- {\r
- If(LEqual(DID5,0))\r
- {\r
- Return(0x0B)\r
- }\r
- Else\r
- {\r
- Return(CDDS(DID5))\r
- }\r
- }\r
-\r
- // Query Graphics State (active or inactive).\r
-\r
- Method(_DGS,0)\r
- {\r
- Return(NDDS(DID5))\r
- }\r
-\r
- // Device Set State. (See table above.)\r
-\r
- Method(_DSS,1)\r
- {\r
- If(LEqual(And(Arg0,0xC0000000),0xC0000000))\r
- {\r
- // State change was performed by the\r
- // Video Drivers. Simply update the\r
- // New State.\r
-\r
- Store(NSTE,CSTE)\r
- }\r
- }\r
-}\r
-\r
-\r
-Device(DD06)\r
-{\r
-\r
- // Return Unique ID.\r
-\r
- Method(_ADR,0,Serialized)\r
- {\r
- If(LEqual(And(0x0F00,DID6),0x400))\r
- {\r
- Store(0x6, EDPV)\r
- Store(DID6, DIDX)\r
- Return(6)\r
- }\r
- If(LEqual(DID6,0))\r
- {\r
- Return(6)\r
- }\r
- Else\r
- {\r
- Return(And(0xFFFF,DID6))\r
- }\r
- }\r
-\r
- // Return the Current Status.\r
-\r
- Method(_DCS,0)\r
- {\r
- If(LEqual(DID6,0))\r
- {\r
- Return(0x0B)\r
- }\r
- Else\r
- {\r
- Return(CDDS(DID6))\r
- }\r
- }\r
-\r
- // Query Graphics State (active or inactive).\r
-\r
- Method(_DGS,0)\r
- {\r
- Return(NDDS(DID6))\r
- }\r
-\r
- // Device Set State. (See table above.)\r
-\r
- Method(_DSS,1)\r
- {\r
- If(LEqual(And(Arg0,0xC0000000),0xC0000000))\r
- {\r
- // State change was performed by the\r
- // Video Drivers. Simply update the\r
- // New State.\r
-\r
- Store(NSTE,CSTE)\r
- }\r
- }\r
-}\r
-\r
-\r
-Device(DD07)\r
-{\r
-\r
- // Return Unique ID.\r
-\r
- Method(_ADR,0,Serialized)\r
- {\r
- If(LEqual(And(0x0F00,DID7),0x400))\r
- {\r
- Store(0x7, EDPV)\r
- Store(DID7, DIDX)\r
- Return(7)\r
- }\r
- If(LEqual(DID7,0))\r
- {\r
- Return(7)\r
- }\r
- Else\r
- {\r
- Return(And(0xFFFF,DID7))\r
- }\r
- }\r
-\r
- // Return the Current Status.\r
-\r
- Method(_DCS,0)\r
- {\r
- If(LEqual(DID7,0))\r
- {\r
- Return(0x0B)\r
- }\r
- Else\r
- {\r
- Return(CDDS(DID7))\r
- }\r
- }\r
-\r
- // Query Graphics State (active or inactive).\r
-\r
- Method(_DGS,0)\r
- {\r
- Return(NDDS(DID7))\r
- }\r
-\r
- // Device Set State. (See table above.)\r
-\r
- Method(_DSS,1)\r
- {\r
- If(LEqual(And(Arg0,0xC0000000),0xC0000000))\r
- {\r
- // State change was performed by the\r
- // Video Drivers. Simply update the\r
- // New State.\r
-\r
- Store(NSTE,CSTE)\r
- }\r
- }\r
-}\r
-\r
-\r
-Device(DD08)\r
-{\r
-\r
- // Return Unique ID.\r
-\r
- Method(_ADR,0,Serialized)\r
- {\r
- If(LEqual(And(0x0F00,DID8),0x400))\r
- {\r
- Store(0x8, EDPV)\r
- Store(DID8, DIDX)\r
- Return(8)\r
- }\r
- If(LEqual(DID8,0))\r
- {\r
- Return(8)\r
- }\r
- Else\r
- {\r
- Return(And(0xFFFF,DID8))\r
- }\r
- }\r
-\r
- // Return the Current Status.\r
-\r
- Method(_DCS,0)\r
- {\r
- If(LEqual(DID8,0))\r
- {\r
- Return(0x0B)\r
- }\r
- Else\r
- {\r
- Return(CDDS(DID8))\r
- }\r
- }\r
-\r
- // Query Graphics State (active or inactive).\r
-\r
- Method(_DGS,0)\r
- {\r
- Return(NDDS(DID8))\r
- }\r
-\r
- // Device Set State. (See table above.)\r
-\r
- Method(_DSS,1)\r
- {\r
- If(LEqual(And(Arg0,0xC0000000),0xC0000000))\r
- {\r
- // State change was performed by the\r
- // Video Drivers. Simply update the\r
- // New State.\r
-\r
- Store(NSTE,CSTE)\r
- }\r
- }\r
-}\r
-\r
-//device for eDP\r
-Device(DD1F)\r
-{\r
- // Return Unique ID.\r
-\r
- Method(_ADR,0,Serialized)\r
- {\r
- If(LEqual(EDPV, 0x0))\r
- {\r
- Return(0x1F)\r
- }\r
- Else\r
- {\r
- Return(And(0xFFFF,DIDX))\r
- }\r
- }\r
-\r
- // Return the Current Status.\r
-\r
- Method(_DCS,0)\r
- {\r
- If(LEqual(EDPV, 0x0))\r
- {\r
- Return(0x00)\r
- }\r
- Else\r
- {\r
- Return(CDDS(DIDX))\r
- }\r
- }\r
-\r
- // Query Graphics State (active or inactive).\r
-\r
- Method(_DGS,0)\r
- {\r
- Return(NDDS(DIDX))\r
- }\r
-\r
- // Device Set State. (See table above.)\r
-\r
- Method(_DSS,1)\r
- {\r
- If(LEqual(And(Arg0,0xC0000000),0xC0000000))\r
- {\r
- // State change was performed by the\r
- // Video Drivers. Simply update the\r
- // New State.\r
- Store(NSTE,CSTE)\r
- }\r
- }\r
- // Query List of Brightness Control Levels Supported.\r
-\r
- Method(_BCL,0)\r
- {\r
- // List of supported brightness levels in the following sequence.\r
-\r
- // Level when machine has full power.\r
- // Level when machine is on batteries.\r
- // Other supported levels.\r
- Return(Package() {80, 50, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100})\r
- }\r
-\r
- // Set the Brightness Level.\r
-\r
- Method (_BCM,1)\r
- {\r
- // Set the requested level if it is between 0 and 100%.\r
-\r
- If(LAnd(LGreaterEqual(Arg0,0),LLessEqual(Arg0,100)))\r
- {\r
- \_SB.PCI0.GFX0.AINT(1, Arg0)\r
- Store(Arg0,BRTL) // Store Brightness Level.\r
- }\r
- }\r
-\r
- // Brightness Query Current level.\r
-\r
- Method (_BQC,0)\r
- {\r
- Return(BRTL)\r
- }\r
-}\r
-\r
-Method(SDDL,1)\r
-{\r
- Increment(NDID)\r
- Store(And(Arg0,0xF0F),Local0)\r
- Or(0x80000000,Local0, Local1)\r
- If(LEqual(DIDL,Local0))\r
- {\r
- Return(Local1)\r
- }\r
- If(LEqual(DDL2,Local0))\r
- {\r
- Return(Local1)\r
- }\r
- If(LEqual(DDL3,Local0))\r
- {\r
- Return(Local1)\r
- }\r
- If(LEqual(DDL4,Local0))\r
- {\r
- Return(Local1)\r
- }\r
- If(LEqual(DDL5,Local0))\r
- {\r
- Return(Local1)\r
- }\r
- If(LEqual(DDL6,Local0))\r
- {\r
- Return(Local1)\r
- }\r
- If(LEqual(DDL7,Local0))\r
- {\r
- Return(Local1)\r
- }\r
- If(LEqual(DDL8,Local0))\r
- {\r
- Return(Local1)\r
- }\r
- Return(0)\r
-}\r
-\r
-Method(CDDS,1)\r
-{\r
- Store(And(Arg0,0xF0F),Local0)\r
-\r
- If(LEqual(0, Local0))\r
- {\r
- Return(0x1D)\r
- }\r
- If(LEqual(CADL, Local0))\r
- {\r
- Return(0x1F)\r
- }\r
- If(LEqual(CAL2, Local0))\r
- {\r
- Return(0x1F)\r
- }\r
- If(LEqual(CAL3, Local0))\r
- {\r
- Return(0x1F)\r
- }\r
- If(LEqual(CAL4, Local0))\r
- {\r
- Return(0x1F)\r
- }\r
- If(LEqual(CAL5, Local0))\r
- {\r
- Return(0x1F)\r
- }\r
- If(LEqual(CAL6, Local0))\r
- {\r
- Return(0x1F)\r
- }\r
- If(LEqual(CAL7, Local0))\r
- {\r
- Return(0x1F)\r
- }\r
- If(LEqual(CAL8, Local0))\r
- {\r
- Return(0x1F)\r
- }\r
- Return(0x1D)\r
-}\r
-\r
-Method(NDDS,1)\r
-{\r
- Store(And(Arg0,0xF0F),Local0)\r
-\r
- If(LEqual(0, Local0))\r
- {\r
- Return(0)\r
- }\r
- If(LEqual(NADL, Local0))\r
- {\r
- Return(1)\r
- }\r
- If(LEqual(NDL2, Local0))\r
- {\r
- Return(1)\r
- }\r
- If(LEqual(NDL3, Local0))\r
- {\r
- Return(1)\r
- }\r
- If(LEqual(NDL4, Local0))\r
- {\r
- Return(1)\r
- }\r
- If(LEqual(NDL5, Local0))\r
- {\r
- Return(1)\r
- }\r
- If(LEqual(NDL6, Local0))\r
- {\r
- Return(1)\r
- }\r
- If(LEqual(NDL7, Local0))\r
- {\r
- Return(1)\r
- }\r
- If(LEqual(NDL8, Local0))\r
- {\r
- Return(1)\r
- }\r
- Return(0)\r
-}\r
-\r
-//\r
-// Include IGD OpRegion/Software SCI interrupt handler which is use by\r
-// the graphics drivers to request data from system BIOS.\r
-//\r
-include("IgdOpRn.ASL")\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- INTELISPDev2.ASL\r
-\r
-Abstract:\r
-\r
- ISP Exist as B0D2F0 Software ACPI Reference Code for the Baytrail Family.\r
-\r
---*/\r
-////Device ISP0\r
-Device(ISP0)\r
-{\r
- Name(_ADR, 0x0F38)\r
- //Name (_HID, "80860F38")\r
- //Name (_CID, "80860F38")\r
- Name(_DDN, "VLV2 ISP - 80860F38")\r
- Name(_UID, 0x01)\r
-\r
- Method (_STA, 0, NotSerialized)\r
- {\r
- If(LEqual(ISPD,1)) //Dev2 need report ISP0 as GFX0 child\r
- {\r
- Return (0xF)\r
- }\r
- Else\r
- {\r
- Return (0x0)\r
- }\r
- }\r
- Name(SBUF,ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00400000, ISP0)\r
- })\r
- Method(_CRS, 0x0, NotSerialized)\r
- {\r
- Return (SBUF)\r
- }\r
- Method (_SRS, 0x1, NotSerialized)\r
- {\r
- }\r
- Method (_DIS, 0x0, NotSerialized)\r
- {\r
- }\r
- Method(_DSM, 0x4, NotSerialized)\r
- {\r
- If (LEqual (Arg0, 0x01))\r
- {\r
- ///Switch ISP to D3H\r
- Return (0x01)\r
- }\r
- Elseif (LEqual (Arg0, 0x02))\r
- {\r
- //Switch ISP to D0\r
- Return (0x02)\r
- }\r
- Else\r
- {\r
- //Do nothing\r
- Return (0x0F)\r
- }\r
- }\r
-} ///End ISP0\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- IgdOGBDA.ASL\r
-\r
-Abstract:\r
-\r
- IGD OpRegion/Software SCI Reference Code for the Baytrail Family.\r
- This file contains Get BIOS Data Area funciton support for\r
- the Integrated Graphics Device (IGD) OpRegion/Software SCI mechanism.\r
-\r
---*/\r
-\r
-\r
-Method (GBDA, 0, Serialized)\r
-{\r
-\r
- // Supported calls: Sub-function 0\r
-\r
- If (LEqual(GESF, 0))\r
- {\r
- //<TODO> Update implementation specific supported calls. Reference\r
- // code is set to Intel's validated implementation.\r
-\r
- Store(0x0000279, PARM)\r
-\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Return(SUCC) // Success\r
- }\r
-\r
- // Requested callbacks: Sub-function 1\r
-\r
- If (LEqual(GESF, 1))\r
- {\r
-\r
- //<TODO> Update implementation specific system BIOS requested call\r
- // back functions. Call back functions are where the driver calls the\r
- // system BIOS at function indicated event.\r
-\r
- Store(0x00000240, PARM)\r
-\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Return(SUCC) // Success\r
- }\r
-\r
- // Get Boot display Preferences: Sub-function 4\r
-\r
- If (LEqual(GESF, 4))\r
- {\r
-\r
- //<TODO> Update the implementation specific Get Boot Display\r
- // Preferences function.\r
-\r
- And(PARM, 0xEFFF0000, PARM) // PARM[30:16] = Boot device ports\r
- And(PARM, ShiftLeft(DeRefOf(Index(DBTB, IBTT)), 16), PARM)\r
- Or(IBTT, PARM, PARM) // PARM[7:0] = Boot device type\r
-\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Return(SUCC) // Success\r
- }\r
-\r
- // Panel details: Sub-function 5\r
-\r
- If (LEqual(GESF, 5))\r
- {\r
-\r
- //<TODO> Update the implementation specific Get Panel Details\r
- // function.\r
-\r
- Store(IPSC, PARM) // Report the scaling setting\r
- Or(PARM, ShiftLeft(IPAT, 8), PARM)\r
- Add(PARM, 0x100, PARM) // Adjust panel type, 0 = VBT default\r
- Or(PARM, ShiftLeft(LIDS, 16), PARM) // Report the lid state\r
- Add(PARM, 0x10000, PARM) // Adjust the lid state, 0 = Unknown\r
- Or(PARM, ShiftLeft(IBLC, 18), PARM) // Report the BLC setting\r
- Or(PARM, ShiftLeft(IBIA, 20), PARM) // Report the BIA setting\r
- Store(Zero, GESF)\r
- Return(SUCC)\r
- }\r
-\r
- // TV-standard/Video-connector: Sub-function 6\r
-\r
- If (LEqual(GESF, 6))\r
- {\r
-\r
- //<TODO> Update the implementation specific Get\r
- // TV-standard/Video-connectorPanel function.\r
-\r
- Store(ITVF, PARM)\r
- Or(PARM, ShiftLeft(ITVM, 4), PARM)\r
- Store(Zero, GESF)\r
- Return(SUCC)\r
- }\r
-\r
- // Internal graphics: Sub-function 7\r
-\r
- If (LEqual(GESF, 7))\r
- {\r
- Store(GIVD, PARM) // PARM[0] - VGA mode(1=VGA)\r
- Xor(PARM, 1, PARM) // Invert the VGA mode polarity\r
- Or(PARM, ShiftLeft(GMFN, 1), PARM) // PARM[1] - # IGD PCI functions-1\r
- // PARM[3:2] - Reserved\r
- // PARM[4] - IGD D3 support(0=cold)\r
- // PARM[10:5] - Reserved\r
- Or(PARM, ShiftLeft(3, 11), PARM) // PARM[12:11] - DVMT mode(11b = 5.0)\r
-\r
- //\r
- // Report DVMT 5.0 Total Graphics memory size.\r
- //\r
- Or(PARM, ShiftLeft(IDMS, 17), PARM) // Bits 20:17 are for Gfx total memory size\r
-\r
- // If the "Set Internal Graphics" call is supported, the modified\r
- // settings flag must be programmed per the specification. This means\r
- // that the flag must be set to indicate that system BIOS requests\r
- // these settings. Once "Set Internal Graphics" is called, the\r
- // modified settings flag must be cleared on all subsequent calls to\r
- // this function.\r
-\r
- // Report the graphics frequency based on DISPLAY_CLOCK_FREQUENCY_ENCODING [MMADR+0x20C8]\r
-\r
- Or(ShiftLeft(Derefof(Index(CDCT, \_SB.PCI0.GFX0.MCHK.DCFE)), 21),PARM, PARM)\r
-\r
- Store(1, GESF) // Set the modified settings flag\r
- Return(SUCC)\r
- }\r
-\r
- // Spread spectrum clocks: Sub-function 10\r
-\r
- If (LEqual(GESF, 10))\r
- {\r
-\r
- Store(0, PARM) // Assume SSC is disabled\r
-\r
- If(ISSC)\r
- {\r
- Or(PARM, 3, PARM) // If SSC enabled, return SSC1+Enabled\r
- }\r
-\r
- Store(0, GESF) // Set the modified settings flag\r
- Return(SUCC) // Success\r
- }\r
-\r
-\r
- // A call to a reserved "Get BIOS data" function was received.\r
-\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Return(CRIT) // Reserved, "Critical failure"\r
-}\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- IgdOMOBF.ASL\r
-\r
-Abstract:\r
-\r
- IGD OpRegion/Software SCI Reference Code for the Baytrail Family.\r
- This file contains ASL code with the purpose of handling events\r
- i.e. hotkeys and other system interrupts.\r
-\r
---*/\r
-\r
-\r
-// Notes:\r
-// 1. The following routines are to be called from the appropriate event\r
-// handlers.\r
-// 2. This code cannot comprehend the exact implementation in the OEM's BIOS.\r
-// Therefore, an OEM must call these methods from the existing event\r
-// handler infrastructure. Details on when/why to call each method is\r
-// included in the method header under the "usage" section.\r
-\r
-\r
-/************************************************************************;\r
-;* ACPI Notification Methods\r
-;************************************************************************/\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: PDRD\r
-;*\r
-;* Description: Check if the graphics driver is ready to process\r
-;* notifications and video extensions.\r
-;*\r
-;* Usage: This method is to be called prior to performing any\r
-;* notifications or handling video extensions.\r
-;* Ex: If (PDRD()) {Return (FAIL)}\r
-;*\r
-;* Input: None\r
-;*\r
-;* Output: None\r
-;*\r
-;* References: DRDY (Driver ready status), ASLP (Driver recommended\r
-;* sleep timeout value).\r
-;*\r
-;************************************************************************/\r
-\r
-Method(PDRD)\r
-{\r
- If(LNot(DRDY))\r
- {\r
-\r
- // Sleep for ASLP milliseconds if the driver is not ready.\r
-\r
- Sleep(ASLP)\r
- }\r
-\r
- // If DRDY is clear, the driver is not ready. If the return value is\r
- // !=0, do not perform any notifications or video extension handling.\r
-\r
- Return(LNot(DRDY))\r
-}\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: PSTS\r
-;*\r
-;* Description: Check if the graphics driver has completed the previous\r
-;* "notify" command.\r
-;*\r
-;* Usage: This method is called before every "notify" command. A\r
-;* "notify" should only be set if the driver has completed the\r
-;* previous command. Else, ignore the event and exit the parent\r
-;* method.\r
-;* Ex: If (PSTS()) {Return (FAIL)}\r
-;*\r
-;* Input: None\r
-;*\r
-;* Output: None\r
-;*\r
-;* References: CSTS (Notification status), ASLP (Driver recommended sleep\r
-;* timeout value).\r
-;*\r
-;************************************************************************/\r
-\r
-Method(PSTS)\r
-{\r
- If(LGreater(CSTS, 2))\r
- {\r
- // Sleep for ASLP milliseconds if the status is not "success,\r
- // failure, or pending"\r
- //\r
- Sleep(ASLP)\r
- }\r
-\r
- Return(LEqual(CSTS, 3)) // Return True if still Dispatched\r
-}\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: GNOT\r
-;*\r
-;* Description: Call the appropriate methods to query the graphics driver\r
-;* status. If all methods return success, do a notification of\r
-;* the graphics device.\r
-;*\r
-;* Usage: This method is to be called when a graphics device\r
-;* notification is required (display switch hotkey, etc).\r
-;*\r
-;* Input: Arg0 = Current event type:\r
-;* 1 = display switch\r
-;* 2 = lid\r
-;* 3 = dock\r
-;* Arg1 = Notification type:\r
-;* 0 = Re-enumeration\r
-;* 0x80 = Display switch\r
-;*\r
-;* Output: Returns 0 = success, 1 = failure\r
-;*\r
-;* References: PDRD and PSTS methods. OSYS (OS version)\r
-;*\r
-;************************************************************************/\r
-\r
-Method(GNOT, 2)\r
-{\r
- // Check for 1. Driver loaded, 2. Driver ready.\r
- // If any of these cases is not met, skip this event and return failure.\r
- //\r
- If(PDRD())\r
- {\r
- Return(0x1) // Return failure if driver not loaded.\r
- }\r
-\r
- Store(Arg0, CEVT) // Set up the current event value\r
- Store(3, CSTS) // CSTS=BIOS dispatched an event\r
-\r
- If(LAnd(LEqual(CHPD, 0), LEqual(Arg1, 0))) // Do not re-enum if driver supports hotplug\r
- {\r
- If(LOr(LGreater(OSYS, 2000), LLess(OSYS, 2006)))\r
- {\r
- //\r
- // WINXP requires that the entire PCI Bridge be re-enumerated.\r
- //\r
- Notify(\_SB.PCI0, Arg1)\r
- }\r
- Else\r
- {\r
- //\r
- // Re-enumerate the Graphics Device for non-XP operating systems.\r
- //\r
- Notify(\_SB.PCI0.GFX0, Arg1)\r
- }\r
- }\r
-\r
- Notify(\_SB.PCI0.GFX0,0x80)\r
-\r
-\r
- Return(0x0) // Return success\r
-}\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: GHDS\r
-;*\r
-;* Description: Handle a hotkey display switching event (performs a\r
-;* Notify(GFX0, 0).\r
-;*\r
-;* Usage: This method must be called when a hotkey event occurs and the\r
-;* purpose of that hotkey is to do a display switch.\r
-;*\r
-;* Input: Arg0 = Toggle table number.\r
-;*\r
-;* Output: Returns 0 = success, 1 = failure.\r
-;* CEVT and TIDX are indirect outputs.\r
-;*\r
-;* References: TIDX, GNOT\r
-;*\r
-;************************************************************************/\r
-\r
-Method(GHDS, 1)\r
-{\r
- Store(Arg0, TIDX) // Store the table number\r
-\r
- // Call GNOT for CEVT = 1 = hotkey, notify value = 0\r
-\r
- Return(GNOT(1, 0)) // Return stats from GNOT\r
-}\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: GLID\r
-;*\r
-;* Description: Handle a lid event (performs the Notify(GFX0, 0), but not the\r
-;* lid notify).\r
-;*\r
-;* Usage: This method must be called when a lid event occurs. A\r
-;* Notify(LID0, 0x80) must follow the call to this method.\r
-;*\r
-;* Input: Arg0 = Lid state:\r
-;* 0 = All closed\r
-;* 1 = internal LFP lid open\r
-;* 2 = external lid open\r
-;* 3 = both external and internal open\r
-;*\r
-;* Output: Returns 0=success, 1=failure.\r
-;* CLID and CEVT are indirect outputs.\r
-;*\r
-;* References: CLID, GNOT\r
-;*\r
-;************************************************************************/\r
-\r
-Method(GLID, 1)\r
-{\r
- Store(Arg0, CLID) // Store the current lid state\r
-\r
- // Call GNOT for CEVT=2=Lid, notify value = 0\r
-\r
- Return(GNOT(2, 0)) // Return stats from GNOT\r
-}\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: GDCK\r
-;*\r
-;* Description: Handle a docking event by updating the current docking status\r
-;* and doing a notification.\r
-;*\r
-;* Usage: This method must be called when a docking event occurs.\r
-;*\r
-;* Input: Arg0 = Docking state:\r
-;* 0 = Undocked\r
-;* 1 = Docked\r
-;*\r
-;* Output: Returns 0=success, 1=failure.\r
-;* CDCK and CEVT are indirect outputs.\r
-;*\r
-;* References: CDCK, GNOT\r
-;*\r
-;************************************************************************/\r
-\r
-Method(GDCK, 1)\r
-{\r
- Store(Arg0, CDCK) // Store the current dock state\r
-\r
- // Call GNOT for CEVT=4=Dock, notify value = 0\r
-\r
- Return(GNOT(4, 0)) // Return stats from GNOT\r
-}\r
-\r
-\r
-/************************************************************************;\r
-;* ASLE Interrupt Methods\r
-;************************************************************************/\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: PARD\r
-;*\r
-;* Description: Check if the driver is ready to handle ASLE interrupts\r
-;* generate by the system BIOS.\r
-;*\r
-;* Usage: This method must be called before generating each ASLE\r
-;* interrupt.\r
-;*\r
-;* Input: None\r
-;*\r
-;* Output: Returns 0 = success, 1 = failure.\r
-;*\r
-;* References: ARDY (Driver readiness), ASLP (Driver recommended sleep\r
-;* timeout value)\r
-;*\r
-;************************************************************************/\r
-\r
-Method(PARD)\r
-{\r
- If(LNot(ARDY))\r
- {\r
-\r
- // Sleep for ASLP milliseconds if the driver is not ready.\r
-\r
- Sleep(ASLP)\r
- }\r
-\r
- // If ARDY is clear, the driver is not ready. If the return value is\r
- // !=0, do not generate the ASLE interrupt.\r
-\r
- Return(LNot(ARDY))\r
-}\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: AINT\r
-;*\r
-;* Description: Call the appropriate methods to generate an ASLE interrupt.\r
-;* This process includes ensuring the graphics driver is ready\r
-;* to process the interrupt, ensuring the driver supports the\r
-;* interrupt of interest, and passing information about the event\r
-;* to the graphics driver.\r
-;*\r
-;* Usage: This method must called to generate an ASLE interrupt.\r
-;*\r
-;* Input: Arg0 = ASLE command function code:\r
-;* 0 = Set ALS illuminance\r
-;* 1 = Set backlight brightness\r
-;* 2 = Do Panel Fitting\r
-;* Arg1 = If Arg0 = 0, current ALS reading:\r
-;* 0 = Reading below sensor range\r
-;* 1-0xFFFE = Current sensor reading\r
-;* 0xFFFF = Reading above sensor range\r
-;* Arg1 = If Arg0 = 1, requested backlight percentage\r
-;*\r
-;* Output: Returns 0 = success, 1 = failure\r
-;*\r
-;* References: PARD method.\r
-;*\r
-;************************************************************************/\r
-\r
-Method(AINT, 2)\r
-{\r
-\r
- // Return failure if the requested feature is not supported by the\r
- // driver.\r
-\r
- If(LNot(And(TCHE, ShiftLeft(1, Arg0))))\r
- {\r
- Return(0x1)\r
- }\r
-\r
- // Return failure if the driver is not ready to handle an ASLE\r
- // interrupt.\r
-\r
- If(PARD())\r
- {\r
- Return(0x1)\r
- }\r
-\r
- // Evaluate the first argument (Panel fitting, backlight brightness, or ALS).\r
-\r
- If(LEqual(Arg0, 2)) // Arg0 = 2, so request a panel fitting mode change.\r
- {\r
- If(CPFM) // If current mode field is non-zero use it.\r
- {\r
- And(CPFM, 0x0F, Local0) // Create variables without reserved\r
- And(EPFM, 0x0F, Local1) // or valid bits.\r
-\r
- If(LEqual(Local0, 1)) // If current mode is centered,\r
- {\r
- If(And(Local1, 6)) // and if stretched is enabled,\r
- {\r
- Store(6, PFIT) // request stretched.\r
- }\r
- Else // Otherwise,\r
- {\r
- If(And(Local1, 8)) // if aspect ratio is enabled,\r
- {\r
- Store(8, PFIT) // request aspect ratio.\r
- }\r
- Else // Only centered mode is enabled\r
- {\r
- Store(1, PFIT) // so request centered. (No change.)\r
- }\r
- }\r
- }\r
- If(LEqual(Local0, 6)) // If current mode is stretched,\r
- {\r
- If(And(Local1, 8)) // and if aspect ratio is enabled,\r
- {\r
- Store(8, PFIT) // request aspect ratio.\r
- }\r
- Else // Otherwise,\r
- {\r
- If(And(Local1, 1)) // if centered is enabled,\r
- {\r
- Store(1, PFIT) // request centered.\r
- }\r
- Else // Only stretched mode is enabled\r
- {\r
- Store(6, PFIT) // so request stretched. (No change.)\r
- }\r
- }\r
- }\r
- If(LEqual(Local0, 8)) // If current mode is aspect ratio,\r
- {\r
- If(And(Local1, 1)) // and if centered is enabled,\r
- {\r
- Store(1, PFIT) // request centered.\r
- }\r
- Else // Otherwise,\r
- {\r
- If(And(Local1, 6)) // if stretched is enabled,\r
- {\r
- Store(6, PFIT) // request stretched.\r
- }\r
- Else // Only aspect ratio mode is enabled\r
- {\r
- Store(8, PFIT) // so request aspect ratio. (No change.)\r
- }\r
- }\r
- }\r
- }\r
-\r
- // The following code for panel fitting (within the Else condition) is retained for backward compatiblity.\r
-\r
- Else // If CFPM field is zero use PFIT and toggle the\r
- {\r
- Xor(PFIT,7,PFIT) // mode setting between stretched and centered only.\r
- }\r
-\r
- Or(PFIT,0x80000000,PFIT) // Set the valid bit for all cases.\r
-\r
- Store(4, ASLC) // Store "Panel fitting event" to ASLC[31:1]\r
- }\r
- Else\r
- {\r
- If(LEqual(Arg0, 1)) // Arg0=1, so set the backlight brightness.\r
- {\r
- Store(Divide(Multiply(Arg1, 255), 100), BCLP) // Convert from percent to 0-255.\r
-\r
- Or(BCLP, 0x80000000, BCLP) // Set the valid bit.\r
-\r
- Store(2, ASLC) // Store "Backlight control event" to ASLC[31:1]\r
- }\r
- Else\r
- {\r
- If(LEqual(Arg0, 0)) // Arg0=0, so set the ALS illuminace\r
- {\r
- Store(Arg1, ALSI)\r
-\r
- Store(1, ASLC) // Store "ALS event" to ASLC[31:1]\r
- }\r
- Else\r
- {\r
- Return(0x1) // Unsupported function\r
- }\r
- }\r
- }\r
-\r
- Store(0x01, ASLE) // Generate ASLE interrupt\r
- Return(0x0) // Return success\r
-}\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: SCIP\r
-;*\r
-;* Description: Checks the presence of the OpRegion and SCI\r
-;*\r
-;* Usage: This method is called before other OpRegion methods. The\r
-;* former "GSMI True/False is not always valid. This method\r
-;* checks if the OpRegion Version is non-zero and if non-zero,\r
-;* (present and readable) then checks the GSMI flag.\r
-;*\r
-;* Input: None\r
-;*\r
-;* Output: Boolean True = SCI present.\r
-;*\r
-;* References: None\r
-;*\r
-;************************************************************************/\r
-\r
-Method(SCIP)\r
-{\r
- If(LNotEqual(OVER,0)) // If OpRegion Version not 0.\r
- {\r
- Return(LNot(GSMI)) // Return True if SCI.\r
- }\r
-\r
- Return(0) // Else Return False.\r
-}\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- IgdOSBCB.ASL\r
-\r
-Abstract:\r
-\r
- IGD OpRegion/Software SCI Reference Code for the Baytrail Family.\r
- This file contains the system BIOS call back functionality for the\r
- OpRegion/Software SCI mechanism.\r
-\r
---*/\r
-\r
-\r
-Method (SBCB, 0, Serialized)\r
-{\r
-\r
- // Supported Callbacks: Sub-function 0\r
-\r
- If (LEqual(GESF, 0x0))\r
- {\r
-\r
- //<TODO> An OEM may support the driver->SBIOS status callbacks, but\r
- // the supported callbacks value must be modified. The code that is\r
- // executed upon reception of the callbacks must be also be updated\r
- // to perform the desired functionality.\r
-\r
- Store(0x00000000, PARM) // No callbacks supported\r
-\r
- If(LEqual(PFLV,FMBL))\r
- {\r
- Store(0x000F87FD, PARM) // Mobile\r
- }\r
- If(LEqual(PFLV,FDTP))\r
- {\r
- Store(0x000F87BD, PARM) // Desktop\r
- }\r
-\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Return(SUCC) // "Success"\r
- }\r
-\r
- // BIOS POST Completion: Sub-function 1\r
-\r
- If (LEqual(GESF, 1))\r
- {\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Not supported, but no failure\r
- }\r
-\r
- // Pre-Hires Set Mode: Sub-function 3\r
-\r
- If (LEqual(GESF, 3))\r
- {\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Not supported, but no failure\r
- }\r
-\r
- // Post-Hires Set Mode: Sub-function 4\r
-\r
- If (LEqual(GESF, 4))\r
- {\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Not supported, but no failure\r
- }\r
-\r
- // Display Switch: Sub-function 5\r
-\r
- If (LEqual(GESF, 5))\r
- {\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Not supported, but no failure\r
- }\r
-\r
- // Set TV format: Sub-function 6\r
-\r
- If (LEqual(GESF, 6))\r
- {\r
-\r
- //<TODO> If implemented, the input values must be saved into\r
- // non-volatile storage for parsing during the next boot. The\r
- // following Sample code is Intel validated implementation.\r
-\r
- Store(And(PARM, 0x0F), ITVF)\r
- Store(ShiftRight(And(PARM, 0xF0), 4), ITVM)\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC)\r
- }\r
-\r
- // Adapter Power State: Sub-function 7\r
-\r
- If (LEqual(GESF, 7))\r
- {\r
-\r
- // Upon notification from driver that the Adapter Power State = D0,\r
- // check if previous lid event failed. If it did, retry the lid\r
- // event here.\r
- If(LEqual(PARM, 0))\r
- {\r
- Store(CLID, Local0)\r
- If(And(0x80000000,Local0))\r
- {\r
- And(CLID, 0x0000000F, CLID)\r
- GLID(CLID)\r
- }\r
- }\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Not supported, but no failure\r
- }\r
-\r
- // Display Power State: Sub-function 8\r
-\r
- If (LEqual(GESF, 8))\r
- {\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Not supported, but no failure\r
- }\r
-\r
- // Set Boot Display: Sub-function 9\r
-\r
- If (LEqual(GESF, 9))\r
- {\r
-\r
- //<TODO> An OEM may elect to implement this method. In that case,\r
- // the input values must be saved into non-volatile storage for\r
- // parsing during the next boot. The following Sample code is Intel\r
- // validated implementation.\r
-\r
- And(PARM, 0xFF, IBTT) // Save the boot display to NVS\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Reserved, "Critical failure"\r
- }\r
-\r
- // Set Panel Details: Sub-function 10 (0Ah)\r
-\r
- If (LEqual(GESF, 10))\r
- {\r
-\r
- //<TODO> An OEM may elect to implement this method. In that case,\r
- // the input values must be saved into non-volatile storage for\r
- // parsing during the next boot. The following Sample code is Intel\r
- // validated implementation.\r
-\r
- // Set the panel-related NVRAM variables based the input from the driver.\r
-\r
- And(PARM, 0xFF, IPSC)\r
-\r
- // Change panel type if a change is requested by the driver (Change if\r
- // panel type input is non-zero). Zero=No change requested.\r
-\r
- If(And(ShiftRight(PARM, 8), 0xFF))\r
- {\r
- And(ShiftRight(PARM, 8), 0xFF, IPAT)\r
- Decrement(IPAT) // 0 = no change, so fit to CMOS map\r
- }\r
- And(ShiftRight(PARM, 18), 0x3, IBLC)\r
- And(ShiftRight(PARM, 20), 0x7, IBIA)\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Success\r
- }\r
-\r
- // Set Internal Graphics: Sub-function 11 (0Bh)\r
-\r
- If (LEqual(GESF, 11))\r
- {\r
-\r
- //<TODO> An OEM may elect to implement this method. In that case,\r
- // the input values must be saved into non-volatile storage for\r
- // parsing during the next boot. The following Sample code is Intel\r
- // validated implementation.\r
-\r
- And(ShiftRight(PARM, 1), 1, IF1E) // Program the function 1 option\r
-\r
- // Fixed memory/DVMT memory\r
-\r
- And(ShiftRight(PARM, 17), 0xF, IDMS) // Program DVMT/fixed memory size\r
-\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Success\r
- }\r
-\r
- // Post-Hires to DOS FS: Sub-function 16 (10h)\r
-\r
- If (LEqual(GESF, 16))\r
- {\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Not supported, but no failure\r
- }\r
-\r
- // APM Complete: Sub-function 17 (11h)\r
-\r
- If (LEqual(GESF, 17))\r
- {\r
-\r
- Store(ShiftLeft(LIDS, 8), PARM) // Report the lid state\r
- Add(PARM, 0x100, PARM) // Adjust the lid state, 0 = Unknown\r
-\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Return(SUCC) // Not supported, but no failure\r
- }\r
-\r
- // Set Spread Spectrum Clocks: Sub-function 18 (12h)\r
-\r
- If (LEqual(GESF, 18))\r
- {\r
-\r
- //<TODO> An OEM may elect to implement this method. In that case,\r
- // the input values must be saved into non-volatile storage for\r
- // parsing during the next boot. The following Sample code is Intel\r
- // validated implementation.\r
-\r
- If(And(PARM, 1))\r
- {\r
- If(LEqual(ShiftRight(PARM, 1), 1))\r
- {\r
- Store(1, ISSC) // Enable HW SSC, only for clock 1\r
- }\r
- Else\r
- {\r
- Store(Zero, GESF)\r
- Return(CRIT) // Failure, as the SSC clock must be 1\r
- }\r
- }\r
- Else\r
- {\r
- Store(0, ISSC) // Disable SSC\r
- }\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Success\r
- }\r
-\r
- // Post VBE/PM Callback: Sub-function 19 (13h)\r
-\r
- If (LEqual(GESF, 19))\r
- {\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Not supported, but no failure\r
- }\r
-\r
- // Set PAVP Data: Sub-function 20 (14h)\r
-\r
- If (LEqual(GESF, 20))\r
- {\r
- And(PARM, 0xF, PAVP) // Store PAVP info\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Store(Zero, PARM)\r
- Return(SUCC) // Success\r
- }\r
-\r
- // A call to a reserved "System BIOS callbacks" function was received\r
-\r
- Store(Zero, GESF) // Clear the exit parameter\r
- Return(SUCC) // Reserved, "Critical failure"\r
-}\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- IgdOpRn.ASL\r
-\r
-Abstract:\r
-\r
- IGD OpRegion/Software SCI Reference Code for the Baytrail Family.\r
- This file contains the interrupt handler code for the Integrated\r
- Graphics Device (IGD) OpRegion/Software SCI mechanism.\r
-\r
---*/\r
-\r
-\r
-//NOTES:\r
-//\r
-// (1) The code contained in this file inherits the scope in which it\r
-// was included. So BIOS developers must be sure to include this\r
-// file in the scope associated with the graphics device\r
-// (ex. \_SB.PCI0.GFX0).\r
-// (2) Create a _L06 method under the GPE scope to handle the event\r
-// generated by the graphics driver. The _L06 method must call\r
-// the GSCI method in this file.\r
-// (3) The MCHP operation region assumes that _ADR and _BBN names\r
-// corresponding to bus 0, device0, function 0 have been declared\r
-// under the PCI0 scope.\r
-// (4) Before the first execution of the GSCI method, the base address\r
-// of the GMCH SCI OpRegion must be programmed where the driver can\r
-// access it. A 32bit scratch register at 0xFC in the IGD PCI\r
-// configuration space (B0/D2/F0/R0FCh) is used for this purpose.\r
-\r
-// Define an OperationRegion to cover the GMCH PCI configuration space as\r
-// described in the IGD OpRegion specificiation.\r
-\r
-// Define an OperationRegion to cover the IGD PCI configuration space as\r
-// described in the IGD OpRegion specificiation.\r
-\r
-OperationRegion(IGDP, PCI_Config,0x00,0x100)\r
-Field(IGDP, AnyAcc, NoLock, Preserve)\r
-{\r
- Offset(0x10), // GTTMMADR\r
- MADR, 32,\r
- Offset(0x50), // GMCH Graphics Control Register\r
- , 1,\r
- GIVD, 1, // IGD VGA disable bit\r
- , 1,\r
- GUMA, 5, // Stolen memory size\r
- , 8,\r
- Offset(0x54),\r
- , 4,\r
- GMFN, 1, // Gfx function 1 enable\r
- , 27,\r
- Offset(0x5C), // Stolen Memory Base Address\r
- GSTM, 32,\r
- Offset(0xE0), // Reg 0xE8, SWSCI control register\r
- GSSE, 1, // Graphics SCI event (1=event pending)\r
- GSSB, 14, // Graphics SCI scratchpad bits\r
- GSES, 1, // Graphics event select (1=SCI)\r
- Offset(0xE4),\r
- ASLE, 8, // Reg 0xE4, ASLE interrupt register\r
- , 24, // Only use first byte of ASLE reg\r
- Offset(0xFC),\r
- ASLS, 32, // Reg 0xFC, Address of the IGD OpRegion\r
-}\r
-\r
-Method (MCHK, 0, Serialized)\r
-{\r
-\r
- If (LNotEqual (MADR, 0xFFFFFFFF))\r
- {\r
- OperationRegion(IGMM,SystemMemory,MADR,0x3000)\r
- Field(IGMM,AnyAcc, NoLock, Preserve)\r
- {\r
- Offset(0X20C8),\r
- , 4,\r
- DCFE, 4, // DISPLAY_CLOCK_FREQUENCY_ENCODING\r
- }\r
- }\r
-}\r
-\r
-\r
-// Define an OperationRegion to cover the IGD OpRegion layout.\r
-\r
-OperationRegion(IGDM, SystemMemory, ASLB, 0x2000)\r
-Field(IGDM, AnyAcc, NoLock, Preserve)\r
-{\r
-\r
- // OpRegion Header\r
-\r
- SIGN, 128, // Signature-"IntelGraphicsMem"\r
- SIZE, 32, // OpRegion Size\r
- OVER, 32, // OpRegion Version\r
- SVER, 256, // System BIOS Version\r
- VVER, 128, // VBIOS Version\r
- GVER, 128, // Driver version\r
- MBOX, 32, // Mailboxes supported\r
- DMOD, 32, // Driver Model\r
- PCON, 32, // 96, Platform Configuration\r
-\r
- // OpRegion Mailbox 1 (Public ACPI Methods)\r
- // Note: Mailbox 1 is normally reserved for desktop platforms.\r
-\r
- Offset(0x100),\r
- DRDY, 32, // Driver readiness (ACPI notification)\r
- CSTS, 32, // Notification status\r
- CEVT, 32, // Current event\r
- Offset(0x120),\r
- DIDL, 32, // Supported display device ID list\r
- DDL2, 32, // Allows for 8 devices\r
- DDL3, 32,\r
- DDL4, 32,\r
- DDL5, 32,\r
- DDL6, 32,\r
- DDL7, 32,\r
- DDL8, 32,\r
- CPDL, 32, // Currently present display list\r
- CPL2, 32, // Allows for 8 devices\r
- CPL3, 32,\r
- CPL4, 32,\r
- CPL5, 32,\r
- CPL6, 32,\r
- CPL7, 32,\r
- CPL8, 32,\r
- CAD1, 32, // Currently active display list\r
- CAL2, 32, // Allows for 8 devices\r
- CAL3, 32,\r
- CAL4, 32,\r
- CAL5, 32,\r
- CAL6, 32,\r
- CAL7, 32,\r
- CAL8, 32,\r
- NADL, 32, // Next active display list\r
- NDL2, 32, // Allows for 8 devices\r
- NDL3, 32,\r
- NDL4, 32,\r
- NDL5, 32,\r
- NDL6, 32,\r
- NDL7, 32,\r
- NDL8, 32,\r
- ASLP, 32, // ASL sleep timeout\r
- TIDX, 32, // Toggle table index\r
- CHPD, 32, // Current hot plug enable indicator\r
- CLID, 32, // Current lid state indicator\r
- CDCK, 32, // Current docking state indicator\r
- SXSW, 32, // Display switch notify on resume\r
- EVTS, 32, // Events supported by ASL (diag only)\r
- CNOT, 32, // Current OS notifications (diag only)\r
- NRDY, 32,\r
-\r
- // OpRegion Mailbox 2 (Software SCI Interface)\r
-\r
- Offset(0x200), // SCIC\r
- SCIE, 1, // SCI entry bit (1=call unserviced)\r
- GEFC, 4, // Entry function code\r
- GXFC, 3, // Exit result\r
- GESF, 8, // Entry/exit sub-function/parameter\r
- , 16, // SCIC[31:16] reserved\r
- Offset(0x204), // PARM\r
- PARM, 32, // PARM register (extra parameters)\r
- DSLP, 32, // Driver sleep time out\r
-\r
- // OpRegion Mailbox 3 (BIOS to Driver Notification)\r
- // Note: Mailbox 3 is normally reserved for desktop platforms.\r
-\r
- Offset(0x300),\r
- ARDY, 32, // Driver readiness (power conservation)\r
- ASLC, 32, // ASLE interrupt command/status\r
- TCHE, 32, // Technology enabled indicator\r
- ALSI, 32, // Current ALS illuminance reading\r
- BCLP, 32, // Backlight brightness\r
- PFIT, 32, // Panel fitting state or request\r
- CBLV, 32, // Current brightness level\r
- BCLM, 320, // Backlight brightness level duty cycle mapping table\r
- CPFM, 32, // Current panel fitting mode\r
- EPFM, 32, // Enabled panel fitting modes\r
- PLUT, 592, // Optional. 74-byte Panel LUT Table\r
- PFMB, 32, // Optional. PWM Frequency and Minimum Brightness\r
- CCDV, 32, // Optional. Gamma, Brightness, Contrast values.\r
- PCFT, 32, // Optional. Power Conservation Features\r
-\r
- Offset(0x3B6),\r
- STAT, 32, // Status register\r
-\r
- // OpRegion Mailbox 4 (VBT)\r
-\r
- Offset(0x400),\r
- GVD1, 0xC000, // 6K bytes maximum VBT image\r
-\r
- // OpRegion Mailbox 5 (BIOS to Driver Notification Extension)\r
-\r
- Offset(0x1C00),\r
- PHED, 32, // Panel Header\r
- BDDC, 2048, // Panel EDID (Max 256 bytes)\r
-\r
-}\r
-\r
-\r
-\r
-// Convert boot display type into a port mask.\r
-\r
-Name (DBTB, Package()\r
-{\r
- 0x0000, // Automatic\r
- 0x0007, // Port-0 : Integrated CRT\r
- 0x0038, // Port-1 : DVO-A, or Integrated LVDS\r
- 0x01C0, // Port-2 : SDVO-B, or SDVO-B/C\r
- 0x0E00, // Port-3 : SDVO-C\r
- 0x003F, // [CRT + DVO-A / Integrated LVDS]\r
- 0x01C7, // [CRT + SDVO-B] or [CRT + SDVO-B/C]\r
- 0x0E07, // [CRT + SDVO-C]\r
- 0x01F8, // [DVO-A / Integrated LVDS + SDVO-B]\r
- 0x0E38, // [DVO-A / Integrated LVDS + SDVO-C]\r
- 0x0FC0, // [SDVO-B + SDVO-C]\r
- 0x0000, // Reserved\r
- 0x0000, // Reserved\r
- 0x0000, // Reserved\r
- 0x0000, // Reserved\r
- 0x0000, // Reserved\r
- 0x7000, // Port-4: Integrated TV\r
- 0x7007, // [Integrated TV + CRT]\r
- 0x7038, // [Integrated TV + LVDS]\r
- 0x71C0, // [Integrated TV + DVOB]\r
- 0x7E00 // [Integrated TV + DVOC]\r
-})\r
-\r
-// Core display clock value table.\r
-\r
-Name (CDCT, Package()\r
-{\r
- Package() {160},\r
- Package() {200},\r
- Package() {267},\r
- Package() {320},\r
- Package() {356},\r
- Package() {400},\r
-})\r
-\r
-// Defined exit result values:\r
-\r
-Name (SUCC, 1) // Exit result: Success\r
-Name (NVLD, 2) // Exit result: Invalid parameter\r
-Name (CRIT, 4) // Exit result: Critical failure\r
-Name (NCRT, 6) // Exit result: Non-critical failure\r
-\r
-\r
-/************************************************************************;\r
-;*\r
-;* Name: GSCI\r
-;*\r
-;* Description: Handles an SCI generated by the graphics driver. The\r
-;* PARM and SCIC input fields are parsed to determine the\r
-;* functionality requested by the driver. GBDA or SBCB\r
-;* is called based on the input data in SCIC.\r
-;*\r
-;* Usage: The method must be called in response to a GPE 06 event\r
-;* which will be generated by the graphics driver.\r
-;* Ex: Method(\_GPE._L06) {Return(\_SB.PCI0.GFX0.GSCI())}\r
-;*\r
-;* Input: PARM and SCIC are indirect inputs\r
-;*\r
-;* Output: PARM and SIC are indirect outputs\r
-;*\r
-;* References: GBDA (Get BIOS Data method), SBCB (System BIOS Callback\r
-;* method)\r
-;*\r
-;************************************************************************/\r
-\r
-Method (GSCI, 0, Serialized)\r
-{\r
- Include("IgdOGBDA.ASL") // "Get BIOS Data" Functions\r
- Include("IgdOSBCB.ASL") // "System BIOS CallBacks"\r
-\r
- If (LEqual(GEFC, 4))\r
- {\r
- Store(GBDA(), GXFC) // Process Get BIOS Data functions\r
- }\r
-\r
- If (LEqual(GEFC, 6))\r
- {\r
- Store(SBCB(), GXFC) // Process BIOS Callback functions\r
- }\r
-\r
- Store(0, GEFC) // Wipe out the entry function code\r
- Store(1, SCIS) // Clear the GUNIT SCI status bit in PCH ACPI I/O space.\r
- Store(0, GSSE) // Clear the SCI generation bit in PCI space.\r
- Store(0, SCIE) // Clr SCI serviced bit to signal completion\r
-\r
- Return(Zero)\r
-}\r
-\r
-// Include MOBLFEAT.ASL for mobile systems only. Remove for desktop.\r
-Include("IgdOMOBF.ASL") // IGD SCI mobile features\r
+++ /dev/null
-/** @file\r
-Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-Device(IOTD) { \r
- Name(_HID, "MSFT8000")\r
- Name(_CID, "MSFT8000")\r
- \r
- Name(_CRS, ResourceTemplate() { \r
- // Index 0 \r
- SPISerialBus( // Pin 5, 7, 9 , 11 of JP1 for SIO_SPI\r
- 1, // Device selection\r
- PolarityLow, // Device selection polarity\r
- FourWireMode, // wiremode\r
- 8, // databit len\r
- ControllerInitiated, // slave mode\r
- 8000000, // Connection speed\r
- ClockPolarityLow, // Clock polarity\r
- ClockPhaseSecond, // clock phase\r
- "\\_SB.SPI1", // ResourceSource: SPI bus controller name\r
- 0, // ResourceSourceIndex\r
- ResourceConsumer, // Resource usage\r
- JSPI, // DescriptorName: creates name for offset of resource descriptor\r
- ) // Vendor Data \r
- \r
- // Index 1 \r
- I2CSerialBus( // Pin 13, 15 of JP1, for SIO_I2C5 (signal)\r
- 0x00, // SlaveAddress: bus address (TBD)\r
- , // SlaveMode: default to ControllerInitiated\r
- 400000, // ConnectionSpeed: in Hz\r
- , // Addressing Mode: default to 7 bit\r
- "\\_SB.I2C6", // ResourceSource: I2C bus controller name (For MinnowBoard Max, hardware I2C5(0-based) is reported as ACPI I2C6(1-based))\r
- ,\r
- ,\r
- JI2C, // Descriptor Name: creates name for offset of resource descriptor\r
- ) // VendorData\r
- \r
- // Index 2\r
- UARTSerialBus( // Pin 17, 19 of JP1, for SIO_UART2\r
- 115200, // InitialBaudRate: in bits ber second\r
- , // BitsPerByte: default to 8 bits\r
- , // StopBits: Defaults to one bit\r
- 0xfc, // LinesInUse: 8 1-bit flags to declare line enabled\r
- , // IsBigEndian: default to LittleEndian\r
- , // Parity: Defaults to no parity\r
- , // FlowControl: Defaults to no flow control\r
- 32, // ReceiveBufferSize\r
- 32, // TransmitBufferSize\r
- "\\_SB.URT2", // ResourceSource: UART bus controller name\r
- ,\r
- ,\r
- UAR2, // DescriptorName: creates name for offset of resource descriptor\r
- ) \r
- \r
- // Index 3\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO2",) {0} // Pin 21 of JP1 (GPIO_S5[00])\r
- // Index 4\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO2",) {0} \r
- \r
- // Index 5\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO2",) {1} // Pin 23 of JP1 (GPIO_S5[01])\r
- // Index 6\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO2",) {1}\r
- \r
- // Index 7\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO2",) {2} // Pin 25 of JP1 (GPIO_S5[02])\r
- // Index 8\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO2",) {2} \r
- \r
- // Index 9\r
- UARTSerialBus( // Pin 6, 8, 10, 12 of JP1, for SIO_UART1\r
- 115200, // InitialBaudRate: in bits ber second\r
- , // BitsPerByte: default to 8 bits\r
- , // StopBits: Defaults to one bit\r
- 0xfc, // LinesInUse: 8 1-bit flags to declare line enabled\r
- , // IsBigEndian: default to LittleEndian\r
- , // Parity: Defaults to no parity\r
- FlowControlHardware, // FlowControl: Defaults to no flow control\r
- 32, // ReceiveBufferSize\r
- 32, // TransmitBufferSize\r
- "\\_SB.URT1", // ResourceSource: UART bus controller name\r
- ,\r
- ,\r
- UAR1, // DescriptorName: creates name for offset of resource descriptor\r
- ) \r
- \r
- // Index 10\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {62} // Pin 14 of JP1 (GPIO_SC[62])\r
- // Index 11\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {62} \r
- \r
- // Index 12\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {63} // Pin 16 of JP1 (GPIO_SC[63])\r
- // Index 13\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {63} \r
- \r
- // Index 14\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {65} // Pin 18 of JP1 (GPIO_SC[65])\r
- // Index 15\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {65} \r
- \r
- // Index 16\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {64} // Pin 20 of JP1 (GPIO_SC[64])\r
- // Index 17\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {64} \r
- \r
- // Index 18\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {94} // Pin 22 of JP1 (GPIO_SC[94])\r
- // Index 19\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {94} \r
- \r
- // Index 20\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {95} // Pin 24 of JP1 (GPIO_SC[95])\r
- // Index 21\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {95} \r
- \r
- // Index 22\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {54} // Pin 26 of JP1 (GPIO_SC[54])\r
- // Index 23\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {54}\r
- })\r
-\r
- Name(_DSD, Package() {\r
- ToUUID("daffd814-6eba-4d8c-8a91-bc9bbf4aa301"),\r
- Package(1) { // Just one Property for IOT (at this time) \r
- Package(2) { //The \93symbolic-identifiers\94 property\r
- "symbolic-identifiers", \r
- Package() { //Contains all the <resource index, symbolic-identifier> pairs \r
- 0, "SPI0", \r
- 1, "I2C5", \r
- 2, "UART2",\r
- 3, 21, // Pin 21 of JP1 (GPIO_S5[00])\r
- 4, 21, // Pin 21 for separate resource. \r
- 5, 23, // Pin 23 of JP1 (GPIO_S5[01])\r
- 6, 23,\r
- 7, 25, // Pin 25 of JP1 (GPIO_S5[02])\r
- 8, 25,\r
- 9, "UART1",\r
- 10, 14, // Pin 14 of JP1 (GPIO_SC[62])\r
- 11, 14,\r
- 12, 16, // Pin 16 of JP1 (GPIO_SC[63])\r
- 13, 16,\r
- 14, 18, // Pin 18 of JP1 (GPIO_SC[65])\r
- 15, 18,\r
- 16, 20, // Pin 20 of JP1 (GPIO_SC[64])\r
- 17, 20,\r
- 18, 22, // Pin 22 of JP1 (GPIO_SC[94])\r
- 19, 22,\r
- 20, 24, // Pin 24 of JP1 (GPIO_SC[95])\r
- 21, 24,\r
- 22, 26, // Pin 26 of JP1 (GPIO_SC[54])\r
- 23, 26\r
- }\r
- } \r
- }\r
- })\r
- \r
- Method(_STA,0,Serialized) {\r
- \r
- //\r
- // Only report IoT virtual device when all pins' configuration follows MSFT's datasheet.\r
- //\r
- If (LEqual(IOT, 1)) {\r
- Return (0xF)\r
- }\r
- \r
- Return (0x0)\r
- }\r
-}\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-Device(FWHD) // Firmware Hub Device\r
-{\r
- Name(_HID,EISAID("INT0800"))\r
-\r
- Name(_CRS,ResourceTemplate()\r
- {\r
- Memory32Fixed(ReadOnly,0xFF000000,0x1000000)\r
- })\r
-}\r
-\r
-Device(IPIC) // 8259 PIC\r
-{\r
- Name(_HID,EISAID("PNP0000"))\r
-\r
- Name(_CRS,ResourceTemplate()\r
- {\r
- IO(Decode16,0x20,0x20,0x01,0x02)\r
- IO(Decode16,0x24,0x24,0x01,0x02)\r
- IO(Decode16,0x28,0x28,0x01,0x02)\r
- IO(Decode16,0x2C,0x2C,0x01,0x02)\r
- IO(Decode16,0x30,0x30,0x01,0x02)\r
- IO(Decode16,0x34,0x34,0x01,0x02)\r
- IO(Decode16,0x38,0x38,0x01,0x02)\r
- IO(Decode16,0x3C,0x3C,0x01,0x02)\r
- IO(Decode16,0xA0,0xA0,0x01,0x02)\r
- IO(Decode16,0xA4,0xA4,0x01,0x02)\r
- IO(Decode16,0xA8,0xA8,0x01,0x02)\r
- IO(Decode16,0xAC,0xAC,0x01,0x02)\r
- IO(Decode16,0xB0,0xB0,0x01,0x02)\r
- IO(Decode16,0xB4,0xB4,0x01,0x02)\r
- IO(Decode16,0xB8,0xB8,0x01,0x02)\r
- IO(Decode16,0xBC,0xBC,0x01,0x02)\r
- IO(Decode16,0x4D0,0x4D0,0x01,0x02)\r
- IRQNoFlags() {2}\r
- })\r
-}\r
-\r
-Device(LDRC) // LPC Device Resource Consumption\r
-{\r
- Name(_HID,EISAID("PNP0C02"))\r
-\r
- Name(_UID,2)\r
-\r
- Name(_CRS,ResourceTemplate()\r
- {\r
- IO(Decode16,0x4E,0x4E,0x1,0x02) // LPC Slot Access.\r
- IO(Decode16,0x61,0x61,0x1,0x1) // NMI Status.\r
- IO(Decode16,0x63,0x63,0x1,0x1) // Processor I/F.\r
- IO(Decode16,0x65,0x65,0x1,0x1) // Processor I/F.\r
- IO(Decode16,0x67,0x67,0x1,0x1) // Processor I/F.\r
- IO(Decode16,0x70,0x70,0x1,0x1) // NMI Enable.\r
- IO(Decode16,0x80,0x80,0x1,0x10) // Postcode.\r
- IO(Decode16,0x92,0x92,0x1,0x1) // Processor I/F.\r
- IO(Decode16,0xB2,0xB2,0x01,0x02) // Software SMI.\r
- IO(Decode16,0x680,0x680,0x1,0x20) // 32 Byte I/O.\r
- IO(Decode16,0x400,0x400,0x1,0x80) // ACPI Base.\r
- IO(Decode16,0x500,0x500,0x1,0xFF) // GPIO Base.\r
- })\r
-}\r
-\r
-Device(TIMR) // 8254 Timer\r
-{\r
- Name(_HID,EISAID("PNP0100"))\r
-\r
- Name(_CRS,ResourceTemplate()\r
- {\r
- IO(Decode16,0x40,0x40,0x01,0x04)\r
- IO(Decode16,0x50,0x50,0x10,0x04)\r
- IRQNoFlags() {0}\r
- })\r
-}\r
-\r
-Device(IUR3) // Internal UART\r
-{\r
- Name(_HID, EISAID("PNP0501"))\r
-\r
- Name(_UID,1)\r
-\r
- // Status Method for internal UART\r
-\r
- Method(_STA,0,Serialized)\r
- {\r
- // Only report resources to the OS if internal UART is\r
- // not set to Disabled in BIOS Setup.\r
-\r
- If(LEqual(USEL,0))\r
- {\r
- If(LEqual(PU1E,1))\r
- {\r
- Store(1,UI3E) // Enable IRQ3 for UART\r
- Store(1,UI4E) // Enable IRQ4 for UART\r
- Store(1,C1EN) // Enable UART\r
- Return(0x000F)\r
- }\r
- }\r
-\r
- Return(0x0000)\r
- }\r
-\r
- // Disable Method for internal UART\r
-\r
- Method(_DIS,0,Serialized)\r
- {\r
- Store(0,UI3E)\r
- Store(0,UI4E)\r
- Store(0,C1EN)\r
- }\r
-\r
- // Current Resource Setting Method for internal UART\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
- // Create the Buffer that stores the Resources to\r
- // be returned.\r
-\r
- Name(BUF0,ResourceTemplate()\r
- {\r
- IO(Decode16,0x03F8,0x03F8,0x01,0x08)\r
- IRQNoFlags() {3}\r
- })\r
-\r
- Name(BUF1,ResourceTemplate()\r
- {\r
- IO(Decode16,0x03F8,0x03F8,0x01,0x08)\r
- IRQNoFlags() {4}\r
- })\r
-\r
- If (LLessEqual(SRID, 0x04))\r
- {\r
- Return(BUF0)\r
- } Else\r
- {\r
- Return(BUF1)\r
- }\r
- }\r
-}\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-// LPC Bridge - Device 31, Function 0\r
-// Define the needed LPC registers used by ASL.\r
-\r
-scope(\_SB)\r
-{\r
- OperationRegion(ILBR, SystemMemory, \IBAS, 0x8C)\r
- Field(ILBR, AnyAcc, NoLock, Preserve)\r
- {\r
- Offset(0x08), // 0x08\r
- PARC, 8,\r
- PBRC, 8,\r
- PCRC, 8,\r
- PDRC, 8,\r
- PERC, 8,\r
- PFRC, 8,\r
- PGRC, 8,\r
- PHRC, 8,\r
- Offset(0x88), // 0x88\r
- , 3,\r
- UI3E, 1,\r
- UI4E, 1\r
- }\r
-\r
- Include ("98_LINK.ASL")\r
-}\r
-\r
-OperationRegion(LPC0, PCI_Config, 0x00, 0xC0)\r
-Field(LPC0, AnyAcc, NoLock, Preserve)\r
-{\r
- Offset(0x08), // 0x08\r
- SRID, 8, // Revision ID\r
- Offset(0x080), // 0x80\r
- C1EN, 1, // COM1 Enable\r
- , 31\r
-}\r
-\r
-\r
-Include ("LPC_DEV.ASL")\r
-\r
-\r
-\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
---*/\r
-\r
-//\r
-// Include files\r
-//\r
-\r
-#include <PiDxe.h>\r
-#include <IndustryStandard/Acpi50.h>\r
-\r
-\r
-\r
-//\r
-// LPIT Definitions\r
-//\r
-\r
-#define EFI_ACPI_LOW_POWER_IDLE_TABLE_REVISION 0x1\r
-\r
-//\r
-// Ensure proper structure formats\r
-//\r
-#pragma pack(1)\r
-\r
-typedef union _EFI_ACPI_LPI_STATE_FLAGS {\r
- struct {\r
- UINT32 Disabled :1;\r
- UINT32 CounterUnavailable :1;\r
- UINT32 Reserved :30;\r
- };\r
- UINT32 AsUlong;\r
-} EFI_ACPI_LPI_STATE_FLAGS, *PEFI_ACPI_LPI_STATE_FLAGS;\r
-\r
-// Only Mwait LPI here:\r
-\r
-typedef struct _EFI_ACPI_MWAIT_LPI_STATE_DESCRIPTOR {\r
- UINT32 Type; // offset: 0\r
- UINT32 Length; // offset: 4\r
- UINT16 UniqueId; // offset: 8\r
- UINT8 Reserved[2]; // offset: 9\r
- EFI_ACPI_LPI_STATE_FLAGS Flags; // offset: 12\r
- EFI_ACPI_2_0_GENERIC_ADDRESS_STRUCTURE EntryTrigger; // offset: 16\r
- UINT32 Residency; // offset: 28\r
- UINT32 Latency; // offset: 32\r
- EFI_ACPI_2_0_GENERIC_ADDRESS_STRUCTURE ResidencyCounter; // offset: 36\r
- UINT64 ResidencyCounterFrequency; //offset: 48\r
-} EFI_ACPI_MWAIT_LPI_STATE_DESCRIPTOR;\r
-\r
-\r
-//\r
-// Defines for LPIT table, some are VLV specific\r
-//\r
-\r
-\r
-// signature "LPIT"\r
-#define EFI_ACPI_LOW_POWER_IDLE_TABLE_SIGNATURE 0x5449504c\r
-\r
-#define EFI_ACPI_OEM_LPIT_REVISION 0x00000000\r
-\r
-#define EFI_ACPI_LOW_POWER_IDLE_MWAIT_TYPE 0x0\r
-#define EFI_ACPI_LOW_POWER_IDLE_DEFAULT_FLAG 0x0\r
-#define EFI_ACPI_LOW_POWER_IDLE_RES_FREQ_8K 0x8000 // 32768\r
-\r
-//\r
-// LPI state count (4 on VLV: S0ir, S0i1, S0i2, S0i3)\r
-//\r
-\r
-#define EFI_ACPI_VLV_LPI_STATE_COUNT 0x4\r
-\r
-//\r
-// LPI TRIGGER (HW C7 on VLV),\r
-// TOFIX!!!\r
-//\r
-#define EFI_ACPI_VLV_LPI_TRIGGER {0x7F,0x1,0x2,0x0,0x64}\r
-\r
-//\r
-// LPI residency counter (MMIO)\r
-//\r
-#define EFI_ACPI_VLV_LPI_RES_COUNTER0 {0x0,32,0x0,0x03,0xFED03080}\r
-#define EFI_ACPI_VLV_LPI_RES_COUNTER1 {0x0,32,0x0,0x03,0xFED03084}\r
-#define EFI_ACPI_VLV_LPI_RES_COUNTER2 {0x0,32,0x0,0x03,0xFED03088}\r
-#define EFI_ACPI_VLV_LPI_RES_COUNTER3 {0x0,32,0x0,0x03,0xFED0308C}\r
-\r
-//\r
-// LPI break-even residency in us - all match S0i3 residency\r
-// Residency estimate: Latency x 3\r
-//\r
-#define EFI_ACPI_VLV_LPI_MIN_RES0 15000\r
-#define EFI_ACPI_VLV_LPI_MIN_RES1 15000\r
-#define EFI_ACPI_VLV_LPI_MIN_RES2 15000\r
-#define EFI_ACPI_VLV_LPI_MIN_RES3 15000\r
-\r
-//\r
-// LPI latency in us - all match S0i3 latency\r
-//\r
-#define EFI_ACPI_VLV_LPI_LATENCY0 5000\r
-#define EFI_ACPI_VLV_LPI_LATENCY1 5000\r
-#define EFI_ACPI_VLV_LPI_LATENCY2 5000\r
-#define EFI_ACPI_VLV_LPI_LATENCY3 5000\r
-\r
-\r
-//\r
-// LPI ID\r
-//\r
-#define EFI_ACPI_VLV_LPI_UNIQUE_ID0 0\r
-#define EFI_ACPI_VLV_LPI_UNIQUE_ID1 1\r
-#define EFI_ACPI_VLV_LPI_UNIQUE_ID2 2\r
-#define EFI_ACPI_VLV_LPI_UNIQUE_ID3 3\r
-\r
-//\r
-// LPI ACPI table header\r
-//\r
-\r
-\r
-typedef struct _EFI_ACPI_LOW_POWER_IDLE_TABLE {\r
- EFI_ACPI_DESCRIPTION_HEADER Header;\r
- EFI_ACPI_MWAIT_LPI_STATE_DESCRIPTOR LpiStates[EFI_ACPI_VLV_LPI_STATE_COUNT];\r
-} EFI_ACPI_LOW_POWER_IDLE_TABLE;\r
-\r
-#pragma pack()\r
-\r
-EFI_ACPI_LOW_POWER_IDLE_TABLE Lpit = {\r
-\r
- //\r
- // Header\r
- //\r
-\r
-\r
- EFI_ACPI_LOW_POWER_IDLE_TABLE_SIGNATURE,\r
- sizeof (EFI_ACPI_LOW_POWER_IDLE_TABLE),\r
- EFI_ACPI_LOW_POWER_IDLE_TABLE_REVISION ,\r
-\r
- //\r
- // Checksum will be updated at runtime\r
- //\r
- 0x00,\r
-\r
- //\r
- // It is expected that these values will be updated at runtime\r
- //\r
- ' ', ' ', ' ', ' ', ' ', ' ',\r
-\r
- 0,\r
- EFI_ACPI_OEM_LPIT_REVISION,\r
- 0,\r
- 0,\r
-\r
-\r
-\r
- //\r
- // Descriptor\r
- //\r
- {\r
- {\r
- EFI_ACPI_LOW_POWER_IDLE_MWAIT_TYPE,\r
- sizeof(EFI_ACPI_MWAIT_LPI_STATE_DESCRIPTOR),\r
- EFI_ACPI_VLV_LPI_UNIQUE_ID0,\r
- {0,0},\r
- {EFI_ACPI_LOW_POWER_IDLE_DEFAULT_FLAG}, // Flags\r
- EFI_ACPI_VLV_LPI_TRIGGER, //EntryTrigger\r
- EFI_ACPI_VLV_LPI_MIN_RES0, //Residency\r
- EFI_ACPI_VLV_LPI_LATENCY0, //Latency\r
- EFI_ACPI_VLV_LPI_RES_COUNTER0, //ResidencyCounter\r
- EFI_ACPI_LOW_POWER_IDLE_RES_FREQ_8K //Residency counter frequency\r
- },\r
- {\r
- EFI_ACPI_LOW_POWER_IDLE_MWAIT_TYPE,\r
- sizeof(EFI_ACPI_MWAIT_LPI_STATE_DESCRIPTOR),\r
- EFI_ACPI_VLV_LPI_UNIQUE_ID1,\r
- {0,0},\r
- {EFI_ACPI_LOW_POWER_IDLE_DEFAULT_FLAG}, // Flags\r
- EFI_ACPI_VLV_LPI_TRIGGER, //EntryTrigger\r
- EFI_ACPI_VLV_LPI_MIN_RES1, //Residency\r
- EFI_ACPI_VLV_LPI_LATENCY1, //Latency\r
- EFI_ACPI_VLV_LPI_RES_COUNTER1, //ResidencyCounter\r
- EFI_ACPI_LOW_POWER_IDLE_RES_FREQ_8K //Residency counter frequency\r
- },\r
- {\r
- EFI_ACPI_LOW_POWER_IDLE_MWAIT_TYPE,\r
- sizeof(EFI_ACPI_MWAIT_LPI_STATE_DESCRIPTOR),\r
- EFI_ACPI_VLV_LPI_UNIQUE_ID2,\r
- {0,0},\r
- {EFI_ACPI_LOW_POWER_IDLE_DEFAULT_FLAG}, // Flags\r
- EFI_ACPI_VLV_LPI_TRIGGER, //EntryTrigger\r
- EFI_ACPI_VLV_LPI_MIN_RES2, //Residency\r
- EFI_ACPI_VLV_LPI_LATENCY2, //Latency\r
- EFI_ACPI_VLV_LPI_RES_COUNTER2, //ResidencyCounter\r
- EFI_ACPI_LOW_POWER_IDLE_RES_FREQ_8K //Residency counter frequency\r
- },\r
- {\r
- EFI_ACPI_LOW_POWER_IDLE_MWAIT_TYPE,\r
- sizeof(EFI_ACPI_MWAIT_LPI_STATE_DESCRIPTOR),\r
- EFI_ACPI_VLV_LPI_UNIQUE_ID3,\r
- {0,0},\r
- {EFI_ACPI_LOW_POWER_IDLE_DEFAULT_FLAG}, // Flags\r
- EFI_ACPI_VLV_LPI_TRIGGER, //EntryTrigger\r
- EFI_ACPI_VLV_LPI_MIN_RES3, //Residency\r
- EFI_ACPI_VLV_LPI_LATENCY3, //Latency\r
- EFI_ACPI_VLV_LPI_RES_COUNTER3, //ResidencyCounter\r
- EFI_ACPI_LOW_POWER_IDLE_RES_FREQ_8K //Residency counter frequency\r
- }\r
- }\r
-\r
-};\r
-\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from\r
- // removing the data structure from the executable\r
- //\r
- return (VOID*)&Lpit;\r
-}\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- Madt.h\r
-\r
-Abstract:\r
-\r
- This file describes the contents of the ACPI Multiple APIC Description\r
- Table (MADT). Some additional ACPI values are defined in Acpi1_0.h and\r
- Acpi2_0.h.\r
- To make changes to the MADT, it is necessary to update the count for the\r
- APIC structure being updated, and to modify table found in Madt.c.\r
-\r
---*/\r
-\r
-#ifndef _MADT_H\r
-#define _MADT_H\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include "AcpiTablePlatform.h"\r
-#include <IndustryStandard/Acpi10.h>\r
-#include <IndustryStandard/Acpi20.h>\r
-#include <IndustryStandard/Acpi30.h>\r
-#include "Platform.h"\r
-\r
-//\r
-// MADT Definitions\r
-//\r
-#define EFI_ACPI_OEM_MADT_REVISION 0x00000000\r
-//\r
-// Multiple APIC Flags are defined in AcpiX.0.h\r
-//\r
-#define EFI_ACPI_1_0_MULTIPLE_APIC_FLAGS (EFI_ACPI_1_0_PCAT_COMPAT)\r
-#define EFI_ACPI_2_0_MULTIPLE_APIC_FLAGS (EFI_ACPI_2_0_PCAT_COMPAT)\r
-#define EFI_ACPI_3_0_MULTIPLE_APIC_FLAGS (EFI_ACPI_3_0_PCAT_COMPAT)\r
-#define EFI_ACPI_4_0_MULTIPLE_APIC_FLAGS (EFI_ACPI_4_0_PCAT_COMPAT)\r
-\r
-//\r
-// Define the number of each table type.\r
-// This is where the table layout is modified.\r
-//\r
-#define EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT MAX_CPU_NUM\r
-#define EFI_ACPI_LOCAL_APIC_NMI_COUNT MAX_CPU_NUM\r
-#define EFI_ACPI_IO_APIC_COUNT 1\r
-#define EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT 2\r
-#define EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT 0\r
-#define EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT 0\r
-#define EFI_ACPI_IO_SAPIC_COUNT 0\r
-#define EFI_ACPI_PROCESSOR_LOCAL_SAPIC_COUNT 0\r
-#define EFI_ACPI_PLATFORM_INTERRUPT_SOURCES_COUNT 0\r
-\r
-//\r
-// MADT structure\r
-//\r
-//\r
-// Ensure proper structure formats\r
-//\r
-#pragma pack(1)\r
-//\r
-// ACPI 1.0 Table structure\r
-//\r
-typedef struct {\r
- EFI_ACPI_1_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER Header;\r
-\r
-#if EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT > 0\r
- EFI_ACPI_1_0_PROCESSOR_LOCAL_APIC_STRUCTURE LocalApic[EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_IO_APIC_COUNT > 0\r
- EFI_ACPI_1_0_IO_APIC_STRUCTURE IoApic[EFI_ACPI_IO_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT > 0\r
- EFI_ACPI_1_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE Iso[EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT > 0\r
- EFI_ACPI_1_0_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE NmiSource[EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_NMI_COUNT > 0\r
- EFI_ACPI_1_0_LOCAL_APIC_NMI_STRUCTURE LocalApicNmi[EFI_ACPI_LOCAL_APIC_NMI_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT > 0\r
- EFI_ACPI_1_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE LocalApicOverride[EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT];\r
-#endif\r
-\r
-} EFI_ACPI_1_0_MULTIPLE_APIC_DESCRIPTION_TABLE;\r
-\r
-//\r
-// ACPI 2.0 Table structure\r
-//\r
-typedef struct {\r
- EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER Header;\r
-\r
-#if EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT > 0\r
- EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE LocalApic[EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_IO_APIC_COUNT > 0\r
- EFI_ACPI_2_0_IO_APIC_STRUCTURE IoApic[EFI_ACPI_IO_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT > 0\r
- EFI_ACPI_2_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE Iso[EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT > 0\r
- EFI_ACPI_2_0_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE NmiSource[EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_NMI_COUNT > 0\r
- EFI_ACPI_2_0_LOCAL_APIC_NMI_STRUCTURE LocalApicNmi[EFI_ACPI_LOCAL_APIC_NMI_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT > 0\r
- EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE LocalApicOverride[EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_IO_SAPIC_COUNT > 0\r
- EFI_ACPI_2_0_IO_SAPIC_STRUCTURE IoSapic[EFI_ACPI_IO_SAPIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_PROCESSOR_LOCAL_SAPIC_COUNT > 0\r
- EFI_ACPI_2_0_PROCESSOR_LOCAL_SAPIC_STRUCTURE LocalSapic[EFI_ACPI_PROCESSOR_LOCAL_SAPIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_PLATFORM_INTERRUPT_SOURCES_COUNT > 0\r
- EFI_ACPI_2_0_PLATFORM_INTERRUPT_SOURCES_STRUCTURE PlatformInterruptSources[EFI_ACPI_PLATFORM_INTERRUPT_SOURCES_COUNT];\r
-#endif\r
-\r
-} EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE;\r
-\r
-//\r
-// ACPI 3.0 Table structure\r
-//\r
-typedef struct {\r
- EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER Header;\r
-\r
-#if EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT > 0 // Type 0x00\r
- EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC_STRUCTURE LocalApic[EFI_ACPI_PROCESSOR_LOCAL_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_IO_APIC_COUNT > 0 // Type 0x01\r
- EFI_ACPI_3_0_IO_APIC_STRUCTURE IoApic[EFI_ACPI_IO_APIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT > 0 // Type 0x02\r
- EFI_ACPI_3_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE Iso[EFI_ACPI_INTERRUPT_SOURCE_OVERRIDE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT > 0 // Type 0x03\r
- EFI_ACPI_3_0_NON_MASKABLE_INTERRUPT_SOURCE_STRUCTURE NmiSource[EFI_ACPI_NON_MASKABLE_INTERRUPT_SOURCE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_NMI_COUNT > 0 // Type 0x04\r
- EFI_ACPI_3_0_LOCAL_APIC_NMI_STRUCTURE LocalApicNmi[EFI_ACPI_LOCAL_APIC_NMI_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT > 0 // Type 0x05\r
- EFI_ACPI_3_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE LocalApicOverride[EFI_ACPI_LOCAL_APIC_ADDRESS_OVERRIDE_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_IO_SAPIC_COUNT > 0 // Type 0x06\r
- EFI_ACPI_3_0_IO_SAPIC_STRUCTURE IoSapic[EFI_ACPI_IO_SAPIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_PROCESSOR_LOCAL_SAPIC_COUNT > 0 // Type 0x07 : This table changes in madt 2.0\r
- EFI_ACPI_3_0_PROCESSOR_LOCAL_SAPIC_STRUCTURE LocalSapic[EFI_ACPI_PROCESSOR_LOCAL_SAPIC_COUNT];\r
-#endif\r
-\r
-#if EFI_ACPI_PLATFORM_INTERRUPT_SOURCES_COUNT > 0 // Type 0x08\r
- EFI_ACPI_3_0_PLATFORM_INTERRUPT_SOURCES_STRUCTURE PlatformInterruptSources[EFI_ACPI_PLATFORM_INTERRUPT_SOURCES_COUNT];\r
-#endif\r
-\r
-} EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE;\r
-\r
-#pragma pack()\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Madt3.0.c\r
-\r
-Abstract:\r
-\r
- This file contains a structure definition for the ACPI 2.0 Multiple APIC\r
- Description Table (MADT). Any changes to the MADT table require updating the\r
- respective structure count in Madt.h and then adding the structure to the\r
- MADT defined in this file. The table layout is defined in Madt.h and the\r
- table contents are defined in Acpi3_0.h and Madt.h.\r
-\r
---*/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include "Madt.h"\r
-#include <IndustryStandard/Acpi50.h>\r
-\r
-//\r
-// Multiple APIC Description Table\r
-//\r
-EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE Madt = {\r
- EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE_SIGNATURE, // **Signatures are the same 1.0-3.0 because it says "APIC".\r
- sizeof (EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE), // **Length\r
- EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE_REVISION,\r
- //\r
- // EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE_REVISION, // **Table Revision must be 2.0 for ACPI 3.0\r
- // Checksum will be updated at runtime\r
- //\r
- 0x00, // **Check sum\r
- //\r
- // It is expected that these values will be programmed at runtime\r
- //\r
- ' ', // OEMID\r
- ' ', // Creative way to\r
- ' ', // make six bytes\r
- ' ', // of space in\r
- ' ', // a table for\r
- ' ', // **OEMID\r
- 0, // **OEM Table ID\r
- EFI_ACPI_OEM_MADT_REVISION, // **OEM Revision\r
- 0, // **Creator ID\r
- 0, // **Creator Revision\r
- //\r
- // MADT specific fields\r
- //\r
- LOCAL_APIC_ADDRESS, // **Local APIC Address\r
- EFI_ACPI_4_0_MULTIPLE_APIC_FLAGS, // **Flags\r
- //\r
- // Processor Local APIC Structure\r
- // Correct processor order, Primary threads first then Hyper threads\r
- // And correct APIC-ids\r
- // This text below is included as a reference until Thurley is 100%:\r
- // According to EDS the Local APIC ID is determined based of a bit structure\r
- // Bit 24: Core ID Bit 25: Core Pair ID Bit 26-27: Reserved Bit 28-30: Socket ID Bit 31: Reserved\r
- // 4 Sockets and 4 Cores per Socket.\r
- // So possible LAPIC IDs 00, 01, 02, 03, 10, 11, 12, 13, 20, 21, 22, 23, 30, 31, 32, 33\r
- // Static Entries 00, 10, 20, 30, 01, 11, 21, 31, 02, 12, 22, 32, 03, 13, 23, 33\r
- // BSP needs to be first entry in table. Check before boot. If BSP non zero need to rotate the entries.\r
- // Suppore BSP is LAPIC ID xy. Rotate the table by using formula [x + (y * 4)]\r
- // So if BSP LAPIC ID is 21 then table rotated 6 times.\r
- // End of Reference Text.\r
- // Thurley is supposed to be 2 sockets, 4 cores, and hyperthreading available per each core.\r
- // 2 (sockets) x 4 (cores) = 8 (processors non-HT), 8 (processors non-HT) x 2 (HT/proc) = 16 (HT procs)\r
- // Rhyme & reason of the ordering below. This is a best guess ordering for now,\r
- // Thurley EPS may give better info on LAPIC numbers.\r
- // Ordering was established to help dissipate heat across two sockets evenly.\r
- // Since logical processor number only has to be unique, I followed\r
- // a similar approach to high end servers and have the first digit of the LAPIC\r
- // id the socket number.\r
- //\r
- EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC, // Type 0x00\r
- sizeof (EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC_STRUCTURE), // Length\r
- 0x01, // Processor ID\r
- 0x00, // Local APIC ID\r
- 0x00000001, // Flags - Disabled (until initialized by platform driver)\r
- EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC, // Type\r
- sizeof (EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC_STRUCTURE), // Length\r
- 0x02, // Processor ID\r
- 0x04, // Local APIC ID \r
- 0x00000001, // Flags - Disabled (until initialized by platform driver)\r
- EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC, // Type\r
- sizeof (EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC_STRUCTURE), // Length\r
- 0x03, // Processor ID\r
- 0x02, // Local APIC ID\r
- 0x00000001, // Flags - Disabled (until initialized by platform driver)\r
- EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC, // Type\r
- sizeof (EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC_STRUCTURE), // Length\r
- 0x04, // Processor ID\r
- 0x06, // Local APIC ID\r
- 0x00000001, // Flags - Disabled (until initialized by platform driver)\r
- //\r
- // *************** IO APIC Structure ******************\r
- //\r
- //\r
- //\r
- // ************************** I/O APIC **************\r
- //\r
- EFI_ACPI_3_0_IO_APIC, // Type 0x01\r
- sizeof (EFI_ACPI_3_0_IO_APIC_STRUCTURE), // Length\r
- ICH_IOAPIC_ID, // IO APIC ID\r
- EFI_ACPI_RESERVED_BYTE, // Reserved EFI_ACPI_RESERVED_BYTE\r
- IO_APIC_ADDRESS, // IO APIC Address (physical) 0xFEC00000\r
- 0x18 * 0, // Global System Interrupt Base\r
-\r
- //\r
- // Interrupt Source Override Structure: Sample\r
- //\r
- // EFI_ACPI_2_0_INTERRUPT_SOURCE_OVERRIDE, // Type 0x02\r
- // sizeof (EFI_ACPI_2_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE),// Length\r
- // 0x00, // Bus\r
- // 0x00, // Source\r
- // 0x00000000, // Global System Interrupt\r
- // 0x0000, // Flags\r
- //\r
- // IRQ0=>IRQ2 Interrupt Source Override Structure\r
- //\r
- EFI_ACPI_3_0_INTERRUPT_SOURCE_OVERRIDE, // Type 0x02\r
- sizeof (EFI_ACPI_3_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE), // Length\r
- 0x00, // Bus - ISA\r
- 0x00, // Source - IRQ0\r
- 0x00000002, // Global System Interrupt - IRQ2\r
- 0x0000, // Flags - Conforms to specifications of the bus\r
- //\r
- // ISO (SCI Active High) Interrupt Source Override Structure\r
- //\r
- EFI_ACPI_3_0_INTERRUPT_SOURCE_OVERRIDE, // Type 0x02\r
- sizeof (EFI_ACPI_3_0_INTERRUPT_SOURCE_OVERRIDE_STRUCTURE), // Length\r
- 0x00, // Bus - ISA\r
- 0x09, // Source - IRQ0\r
- 0x00000009, // Global System Interrupt - IRQ2\r
- 0x000D, // Flags - Level-tiggered, Active High\r
-\r
-\r
-\r
- EFI_ACPI_3_0_LOCAL_APIC_NMI, // Type\r
- sizeof (EFI_ACPI_3_0_LOCAL_APIC_NMI_STRUCTURE), // Length\r
- 0x01, // ACPI Processor ID\r
- 0x000D, // Flags - Level-tiggered, Active High\r
- 0x01, // Local APIC LINT#\r
- EFI_ACPI_3_0_LOCAL_APIC_NMI, // Type\r
- sizeof (EFI_ACPI_3_0_LOCAL_APIC_NMI_STRUCTURE), // Length\r
- 0x02, // ACPI Processor ID\r
- 0x000D, // Flags - Level-tiggered, Active High\r
- 0x01, // Local APIC LINT#\r
- EFI_ACPI_3_0_LOCAL_APIC_NMI, // Type\r
- sizeof (EFI_ACPI_3_0_LOCAL_APIC_NMI_STRUCTURE), // Length\r
- 0x03, // ACPI Processor ID\r
- 0x000D, // Flags - Level-tiggered, Active High\r
- 0x01, // Local APIC LINT#\r
- EFI_ACPI_3_0_LOCAL_APIC_NMI, // Type\r
- sizeof (EFI_ACPI_3_0_LOCAL_APIC_NMI_STRUCTURE), // Length\r
- 0x04, // ACPI Processor ID\r
- 0x000D, // Flags - Level-tiggered, Active High\r
- 0x01, // Local APIC LINT#\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from\r
- // removing the data structure from the executable\r
- //\r
- return (VOID*)&Madt;\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Mcfg.c\r
-\r
-Abstract:\r
-\r
- This file contains a structure definition for the ACPI Memory mapped\r
- configuration space base address Description Table (MCFG). Any changes\r
- to the MCFG table require updating the respective structure count in\r
- Mcfg.h and then adding the structure to the MCFG defined in this file.\r
- The table layout is defined in Mcfg.h and the table contents are defined\r
- in McfgTable.h and Mcfg.h.\r
-\r
---*/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include <Mcfg.h>\r
-\r
-//\r
-// MCFG Table definition\r
-//\r
-EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE MCFG = {\r
- EFI_ACPI_3_0_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE_SIGNATURE,\r
- sizeof (EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE),\r
- EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE_REVISION,\r
- //\r
- // Checksum will be updated at runtime\r
- //\r
- 0x00,\r
- //\r
- // It is expected that these values will be programmed at runtime\r
- //\r
- ' ',\r
- ' ',\r
- ' ',\r
- ' ',\r
- ' ',\r
- ' ',\r
-\r
- 0,\r
- EFI_ACPI_OEM_MCFG_REVISION,\r
- 0,\r
- 0,\r
- //\r
- // Beginning of MCFG specific fields\r
- //\r
- EFI_ACPI_RESERVED_QWORD,\r
- //\r
- // Sample Memory Mapped Configuration Space Base Address Structure\r
- //\r
- // 0x0, // Base Address\r
- // 0x0, // PCI Segment Group Number\r
- // 0x0, // Start Bus Number\r
- // 0x0, // End Bus Number\r
- // EFI_ACPI_RESERVED_DWORD, // Reserved\r
- //\r
- // Memory Mapped Configuration Space Base Address Structure\r
- //\r
- 0x0, // Base Address, will be updated by AcpiPlatform\r
- 0x0, // PCI Segment Group Number\r
- 0x0, // Start Bus Number\r
- PLATFORM_MAX_BUS_NUM, // End Bus Number\r
- EFI_ACPI_RESERVED_DWORD, // Reserved\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from\r
- // removing the data structure from the executable\r
- //\r
- return (VOID*)&MCFG;\r
-}\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-\r
-Scope (\_SB.PCI0)\r
-{\r
-\r
- Device(PDRC) // PCI Device Resource Consumption\r
- {\r
- Name(_HID,EISAID("PNP0C02"))\r
-\r
- Name(_UID,1)\r
-\r
- Name(BUF0,ResourceTemplate()\r
- {\r
- //\r
- // PCI Express BAR _BAS and _LEN will be updated in _CRS below according to B0:D0:F0:Reg.60h\r
- // Forced hard code at the moment.\r
- //\r
- //Memory32Fixed(ReadWrite,0,0,PCIX) // PCIEX BAR\r
- Memory32Fixed(ReadWrite,0x0E0000000,0x010000000,PCIX)\r
-\r
- //\r
- // SPI BAR. Check if the hard code meets the real configuration.\r
- // If not, dynamically update it like the _CRS method below.\r
- //\r
- Memory32Fixed(ReadWrite,0x0FED01000,0x01000,SPIB) // SPI BAR\r
-\r
- //\r
- // PMC BAR. Check if the hard code meets the real configuration.\r
- // If not, dynamically update it like the _CRS method below.\r
- //\r
- Memory32Fixed(ReadWrite,0x0FED03000,0x01000,PMCB) // PMC BAR\r
-\r
- //\r
- // SMB BAR. Check if the hard code meets the real configuration.\r
- // If not, dynamically update it like the _CRS method below.\r
- //\r
- Memory32Fixed(ReadWrite,0x0FED04000,0x01000,SMBB) // SMB BAR\r
-\r
- //\r
- // IO BAR. Check if the hard code meets the real configuration.\r
- // If not, dynamically update it like the _CRS method below.\r
- //\r
- Memory32Fixed(ReadWrite,0x0FED0C000,0x04000,IOBR) // IO BAR\r
-\r
- //\r
- // ILB BAR. Check if the hard code meets the real configuration.\r
- // If not, dynamically update it like the _CRS method below.\r
- //\r
- Memory32Fixed(ReadWrite,0x0FED08000,0x01000,ILBB) // ILB BAR\r
-\r
- //\r
- // RCRB BAR _BAS will be updated in _CRS below according to B0:D31:F0:Reg.F0h\r
- //\r
- Memory32Fixed(ReadWrite,0x0FED1C000,0x01000,RCRB) // RCRB BAR\r
-\r
- //\r
- // Local APIC range(0xFEE0_0000 to 0xFEEF_FFFF)\r
- //\r
- Memory32Fixed (ReadOnly, 0x0FEE00000, 0x0100000, LIOH)\r
-\r
- //\r
- // MPHY BAR. Check if the hard code meets the real configuration.\r
- // If not, dynamically update it like the _CRS method below.\r
- //\r
- Memory32Fixed(ReadWrite,0x0FEF00000,0x0100000,MPHB) // MPHY BAR\r
- })\r
-\r
- Method(_CRS,0,Serialized)\r
- {\r
-\r
- Return(BUF0)\r
- }\r
-\r
- }\r
-}\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2016, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-Scope(\)\r
-{\r
- //\r
- // Define VLV ABASE I/O as an ACPI operating region. The base address\r
- // can be found in Device 31, Registers 40-43h.\r
- //\r
- OperationRegion(PMIO, SystemIo, \PMBS, 0x46)\r
- Field(PMIO, ByteAcc, NoLock, Preserve)\r
- {\r
- , 8,\r
- PWBS, 1, // Power Button Status\r
- Offset(0x20),\r
- , 13,\r
- PMEB, 1, // PME_B0_STS\r
- Offset(0x42), // General Purpose Control\r
- , 1,\r
- GPEC, 1\r
- }\r
- Field(PMIO, ByteAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset(0x20), // GPE0 Status\r
- , 4,\r
- PSCI, 1, // PUNIT SCI Status\r
- SCIS, 1 // GUNIT SCI Status\r
- }\r
-\r
-\r
-\r
- //\r
- // Define a Memory Region that will allow access to the PMC\r
- // Register Block. Note that in the Intel Reference Solution, the PMC\r
- // will get fixed up dynamically during POST.\r
- //\r
- OperationRegion(PMCR, SystemMemory, \PFDR, 0x04)// PMC Function Disable Register\r
- Field(PMCR,DWordAcc,Lock,Preserve)\r
- {\r
- Offset(0x00), // Function Disable Register\r
- L10D, 1, // (0) LPIO1 DMA Disable\r
- L11D, 1, // (1) LPIO1 PWM #1 Disable\r
- L12D, 1, // (2) LPIO1 PWM #2 Disable\r
- L13D, 1, // (3) LPIO1 HS-UART #1 Disable\r
- L14D, 1, // (4) LPIO1 HS-UART #2 Disable\r
- L15D, 1, // (5) LPIO1 SPI Disable\r
- , 2, // (6:7) Reserved\r
- SD1D, 1, // (8) SCC SDIO #1 Disable\r
- SD2D, 1, // (9) SCC SDIO #2 Disable\r
- SD3D, 1, // (10) SCC SDIO #3 Disable\r
- HSID, 1, // (11)\r
- HDAD, 1, // (12) Azalia Disable\r
- LPED, 1, // (13) LPE Disable\r
- OTGD, 1, // (14) USB OTG Disable\r
- , 1, // (15) USH Disable\r
- , 1, // (16)\r
- , 1, // (17)\r
- , 1, // (18) USB Disable\r
- , 1, // (19) SEC Disable\r
- RP1D, 1, // (20) Root Port 0 Disable\r
- RP2D, 1, // (21) Root Port 1 Disable\r
- RP3D, 1, // (22) Root Port 2 Disable\r
- RP4D, 1, // (23) Root Port 3 Disable\r
- L20D, 1, // (24) LPIO2 DMA Disable\r
- L21D, 1, // (25) LPIO2 I2C #1 Disable\r
- L22D, 1, // (26) LPIO2 I2C #2 Disable\r
- L23D, 1, // (27) LPIO2 I2C #3 Disable\r
- L24D, 1, // (28) LPIO2 I2C #4 Disable\r
- L25D, 1, // (29) LPIO2 I2C #5 Disable\r
- L26D, 1, // (30) LPIO2 I2C #6 Disable\r
- L27D, 1 // (31) LPIO2 I2C #7 Disable\r
- }\r
-\r
-\r
- OperationRegion(CLKC, SystemMemory, \PCLK, 0x18)// PMC CLK CTL Registers\r
- Field(CLKC,DWordAcc,Lock,Preserve)\r
- {\r
- Offset(0x00), // PLT_CLK_CTL_0\r
- CKC0, 2,\r
- CKF0, 1,\r
- , 29,\r
- Offset(0x04), // PLT_CLK_CTL_1\r
- CKC1, 2,\r
- CKF1, 1,\r
- , 29,\r
- Offset(0x08), // PLT_CLK_CTL_2\r
- CKC2, 2,\r
- CKF2, 1,\r
- , 29,\r
- Offset(0x0C), // PLT_CLK_CTL_3\r
- CKC3, 2,\r
- CKF3, 1,\r
- , 29,\r
- Offset(0x10), // PLT_CLK_CTL_4\r
- CKC4, 2,\r
- CKF4, 1,\r
- , 29,\r
- Offset(0x14), // PLT_CLK_CTL_5\r
- CKC5, 2,\r
- CKF5, 1,\r
- , 29,\r
- }\r
-} //end Scope(\)\r
-\r
-scope (\_SB)\r
-{\r
- Device(LPEA)\r
- {\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F28")\r
- Name (_CID, "80860F28")\r
- //Name (_CLS, Package (3) {0x04, 0x01, 0x00})\r
- Name (_DDN, "Intel(R) Low Power Audio Controller - 80860F28")\r
- Name (_SUB, "80867270")\r
- Name (_UID, 1)\r
- Name (_DEP, Package() {\_SB.I2C2.RTEK})\r
- Name(_PR0,Package() {PLPE})\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- If (LAnd(LAnd(LEqual(LPEE, 2), LEqual(LPED, 0)), LEqual(OSEL, 0)))\r
- {\r
- If(LEqual(LPAD, 1))\r
- {\r
- Return (0xF)\r
- }\r
- }\r
- Return (0x0)\r
- }\r
-\r
- Method (_DIS, 0x0, NotSerialized)\r
- {\r
- //Add a dummy disable function\r
- }\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0xFE400000, 0x00200000, BAR0) // MMIO 1 - LPE MMIO\r
- Memory32Fixed (ReadWrite, 0xFE830000, 0x00001000, BAR1) // MMIO 2 - Shadowed PCI Config Space\r
- Memory32Fixed (ReadWrite, 0x55AA55AA, 0x00100000, BAR2) // LPE Memory Bar Allocate during post\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {24}\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {25}\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {26}\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {27}\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {28}\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {29}\r
- GpioInt(Edge, ActiveBoth, ExclusiveAndWake, PullNone, 0,"\\_SB.GPO2") {28} // Audio jack interrupt\r
- }\r
- )\r
-\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- Store(LPE0, B0BA)\r
- CreateDwordField(^RBUF, ^BAR1._BAS, B1BA)\r
- Store(LPE1, B1BA)\r
- CreateDwordField(^RBUF, ^BAR2._BAS, B2BA)\r
- Store(LPE2, B2BA)\r
- Return (RBUF)\r
- }\r
-\r
- OperationRegion (KEYS, SystemMemory, LPE1, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
- PowerResource(PLPE, 0, 0) // Power Resource for LPEA\r
- {\r
- Method (_STA)\r
- {\r
- Return (1) // Power Resource is always available.\r
- }\r
-\r
- Method (_ON)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- Method (_OFF)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- } // End PLPE\r
- } // End "Low Power Engine Audio"\r
-\r
- Device(LPA2)\r
- {\r
- Name (_ADR, 0)\r
- Name (_HID, "LPE0F28") // _HID: Hardware ID\r
- Name (_CID, "LPE0F28") // _CID: Compatible ID\r
- Name (_DDN, "Intel(R) SST Audio - LPE0F28") // _DDN: DOS Device Name\r
- Name (_SUB, "80867270")\r
- Name (_UID, 1)\r
- Name (_DEP, Package() {\_SB.I2C2.RTEK})\r
- Name(_PR0,Package() {PLPE})\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- If (LAnd(LAnd(LEqual(LPEE, 2), LEqual(LPED, 0)), LEqual(OSEL, 1)))\r
- {\r
- If(LEqual(LPAD, 1))\r
- {\r
- Return (0xF)\r
- }\r
- }\r
- Return (0x0)\r
- }\r
-\r
- Method (_DIS, 0x0, NotSerialized)\r
- {\r
- //Add a dummy disable function\r
- }\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x55AA55AA, 0x00100000, BAR2) // LPE Memory Bar Allocate during post\r
- Memory32Fixed (ReadWrite, 0x55AA55AA, 0x00000100, SHIM)\r
- Memory32Fixed (ReadWrite, 0x55AA55AA, 0x00001000, MBOX)\r
- Memory32Fixed (ReadWrite, 0x55AA55AA, 0x00014000, IRAM)\r
- Memory32Fixed (ReadWrite, 0x55AA55AA, 0x00028000, DRAM)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {29}\r
- Memory32Fixed (ReadWrite, 0xFE830000, 0x00001000, BAR1) // MMIO 2 - Shadowed PCI Config Space\r
- }\r
- )\r
-\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^SHIM._BAS, SHBA)\r
- Add(LPE0, 0x140000, SHBA)\r
- CreateDwordField(^RBUF, ^MBOX._BAS, MBBA)\r
- Add(LPE0, 0x144000, MBBA)\r
- CreateDwordField(^RBUF, ^IRAM._BAS, IRBA)\r
- Add(LPE0, 0xC0000, IRBA)\r
- CreateDwordField(^RBUF, ^DRAM._BAS, DRBA)\r
- Add(LPE0, 0x100000, DRBA)\r
- CreateDwordField(^RBUF, ^BAR1._BAS, B1BA)\r
- Store(LPE1, B1BA)\r
- CreateDwordField(^RBUF, ^BAR2._BAS, B2BA)\r
- Store(LPE2, B2BA)\r
- Return (RBUF)\r
- }\r
-\r
- OperationRegion (KEYS, SystemMemory, LPE1, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
- PowerResource(PLPE, 0, 0) // Power Resource for LPEA\r
- {\r
- Method (_STA)\r
- {\r
- Return (1) // Power Resource is always available.\r
- }\r
-\r
- Method (_ON)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- Method (_OFF)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- } // End PLPE\r
-\r
- Device (ADMA)\r
- {\r
- Name (_ADR, Zero) // _ADR: Address\r
- Name (_HID, "DMA0F28") // _HID: Hardware ID\r
- Name (_CID, "DMA0F28") // _CID: Compatible ID\r
- Name (_DDN, "Intel(R) Audio DMA0 - DMA0F28") // _DDN: DOS Device Name\r
- Name (_UID, One) // _UID: Unique ID\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x55AA55AA, 0x00001000, DMA0) // LPE BASE + LPE DMA0 offset\r
- Memory32Fixed (ReadWrite, 0x55AA55AA, 0x00001000, SHIM) // LPE BASE + LPE SHIM offset\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {24}\r
- })\r
-\r
- Method (_CRS, 0, NotSerialized) // _CRS: Current Resource Settings\r
- {\r
- CreateDwordField(^RBUF, ^DMA0._BAS, D0BA)\r
- Add(LPE0, 0x98000, D0BA)\r
- CreateDwordField(^RBUF, ^SHIM._BAS, SHBA)\r
- Add(LPE0, 0x140000, SHBA)\r
- Return (RBUF)\r
- }\r
- }\r
- } // End "Low Power Engine Audio" for Android\r
-}\r
-\r
-scope (\_SB.PCI0)\r
-{\r
-\r
- //\r
- // Serial ATA Host Controller - Device 19, Function 0\r
- //\r
-\r
- Device(SATA)\r
- {\r
- Name(_ADR,0x00130000)\r
- //\r
- // SATA Methods pulled in via SSDT.\r
- //\r
-\r
- OperationRegion(SATR, PCI_Config, 0x74,0x4)\r
- Field(SATR,WordAcc,NoLock,Preserve)\r
- {\r
- Offset(0x00), // 0x74, PMCR\r
- , 8,\r
- PMEE, 1, //PME_EN\r
- , 6,\r
- PMES, 1 //PME_STS\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- Return(0xf)\r
- }\r
-\r
- Method(_DSW, 3)\r
- {\r
- } // End _DSW\r
- }\r
-\r
- //\r
- // For eMMC 4.41 PCI mode in order to present non-removable device under Windows environment\r
- //\r
- Device(EM41)\r
- {\r
- Name(_ADR,0x00100000)\r
- OperationRegion(SDIO, PCI_Config, 0x84,0x4)\r
- Field(SDIO,WordAcc,NoLock,Preserve)\r
- {\r
- Offset(0x00), // 0x84, PMCR\r
- , 8,\r
- PMEE, 1, //PME_EN\r
- , 6,\r
- PMES, 1 //PME_STS\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- If (LAnd(LEqual(PCIM, 1), LEqual(SD1D, 0)))\r
- {\r
- Return(0xF)\r
- }\r
- Else\r
- {\r
- Return(0x0)\r
- }\r
- }\r
-\r
- Method(_DSW, 3)\r
- {\r
- } // End _DSW\r
-\r
- Device (CARD)\r
- {\r
- Name (_ADR, 0x00000008)\r
- Method(_RMV, 0x0, NotSerialized)\r
- {\r
- Return (0)\r
- } // End _DSW\r
- }\r
- }\r
-\r
- //\r
- // For eMMC 4.5 PCI mode in order to present non-removable device under Windows environment\r
- //\r
- Device(EM45)\r
- {\r
- Name(_ADR,0x00170000)\r
- OperationRegion(SDIO, PCI_Config, 0x84,0x4)\r
- Field(SDIO,WordAcc,NoLock,Preserve)\r
- {\r
- Offset(0x00), // 0x84, PMCR\r
- , 8,\r
- PMEE, 1, //PME_EN\r
- , 6,\r
- PMES, 1 //PME_STS\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- If (LAnd(LEqual(PCIM, 1), LEqual(HSID, 0)))\r
- {\r
- Return(0xF)\r
- }\r
- Else\r
- {\r
- Return(0x0)\r
- }\r
- }\r
-\r
- Method(_DSW, 3)\r
- {\r
- } // End _DSW\r
-\r
- Device (CARD)\r
- {\r
- Name (_ADR, 0x00000008)\r
- Method(_RMV, 0x0, NotSerialized)\r
- {\r
- Return (0)\r
- } // End _DSW\r
- }\r
- }\r
- //\r
- // For SD Host Controller (Bus 0x00 : Dev 0x12 : Func 0x00) PCI mode in order to present non-removable device under Windows environment\r
- //\r
- Device(SD12)\r
- {\r
- Name(_ADR,0x00120000)\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 0)) {\r
- Return (0x0)\r
- }\r
-\r
- //\r
- // If device is disabled.\r
- //\r
- If (LEqual(SD3D, 1))\r
- {\r
- Return (0x0)\r
- }\r
-\r
- Return (0xF)\r
- }\r
-\r
- Device (CARD)\r
- {\r
- Name (_ADR, 0x00000008)\r
- Method(_RMV, 0x0, NotSerialized)\r
- {\r
- // SDRM = 0 non-removable;\r
- If (LEqual(SDRM, 0))\r
- {\r
- Return (0)\r
- }\r
-\r
- Return (1)\r
- }\r
- }\r
- }\r
-\r
- // xHCI Controller - Device 20, Function 0\r
- include("PchXhci.asl")\r
-\r
- //\r
- // High Definition Audio Controller - Device 27, Function 0\r
- //\r
- Device(HDEF)\r
- {\r
- Name(_ADR, 0x001B0000)\r
- include("PchAudio.asl")\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- If (LEqual(HDAD, 0))\r
- {\r
- Return(0xf)\r
- }\r
- Return(0x0)\r
- }\r
-\r
- Method(_DSW, 3)\r
- {\r
- } // End _DSW\r
- } // end "High Definition Audio Controller"\r
-\r
-\r
-\r
- //\r
- // PCIE Root Port #1\r
- //\r
- Device(RP01)\r
- {\r
- Name(_ADR, 0x001C0000)\r
- include("PchPcie.asl")\r
- Name(_PRW, Package() {9, 4})\r
-\r
- Method(_PRT,0)\r
- {\r
- If(PICM) { Return(AR04) }// APIC mode\r
- Return (PR04) // PIC Mode\r
- } // end _PRT\r
- } // end "PCIE Root Port #1"\r
-\r
- //\r
- // PCIE Root Port #2\r
- //\r
- Device(RP02)\r
- {\r
- Name(_ADR, 0x001C0001)\r
- include("PchPcie.asl")\r
- Name(_PRW, Package() {9, 4})\r
-\r
- Method(_PRT,0)\r
- {\r
- If(PICM) { Return(AR05) }// APIC mode\r
- Return (PR05) // PIC Mode\r
- } // end _PRT\r
-\r
- } // end "PCIE Root Port #2"\r
-\r
- //\r
- // PCIE Root Port #3\r
- //\r
- Device(RP03)\r
- {\r
- Name(_ADR, 0x001C0002)\r
- include("PchPcie.asl")\r
- Name(_PRW, Package() {9, 4})\r
- Method(_PRT,0)\r
- {\r
- If(PICM) { Return(AR06) }// APIC mode\r
- Return (PR06) // PIC Mode\r
- } // end _PRT\r
-\r
- } // end "PCIE Root Port #3"\r
-\r
- //\r
- // PCIE Root Port #4\r
- //\r
- Device(RP04)\r
- {\r
- Name(_ADR, 0x001C0003)\r
- include("PchPcie.asl")\r
- Name(_PRW, Package() {9, 4})\r
- Method(_PRT,0)\r
- {\r
- If(PICM) { Return(AR07) }// APIC mode\r
- Return (PR07) // PIC Mode\r
- } // end _PRT\r
-\r
- } // end "PCIE Root Port #4"\r
-\r
-\r
- Scope(\_SB)\r
- {\r
- //\r
- // Dummy power resource for USB D3 cold support\r
- //\r
- PowerResource(USBC, 0, 0)\r
- {\r
- Method(_STA) { Return (0xF) }\r
- Method(_ON) {}\r
- Method(_OFF) {}\r
- }\r
- }\r
- //\r
- // EHCI Controller - Device 29, Function 0\r
- //\r
- Device(EHC1)\r
- {\r
- Name(_ADR, 0x001D0000)\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- include("PchEhci.asl")\r
- Name(_PRW, Package() {0x0D, 4})\r
-\r
- OperationRegion(USBR, PCI_Config, 0x54,0x4)\r
- Field(USBR,WordAcc,NoLock,Preserve)\r
- {\r
- Offset(0x00), // 0x54, PMCR\r
- , 8,\r
- PMEE, 1, //PME_EN\r
- , 6,\r
- PMES, 1 //PME_STS\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- If(LEqual(XHCI, 0)) //XHCI is not present. It means EHCI is there\r
- {\r
- Return (0xF)\r
- } Else\r
- {\r
- Return (0x0)\r
- }\r
- }\r
-\r
- Method (_RMV, 0, NotSerialized)\r
- {\r
- Return (0x0)\r
- }\r
- //\r
- // Create a dummy PR3 method to indicate to the PCI driver\r
- // that the device is capable of D3 cold\r
- //\r
- Method(_PR3, 0x0, NotSerialized)\r
- {\r
- return (Package() {\_SB.USBC})\r
- }\r
-\r
- } // end "EHCI Controller"\r
-\r
- //\r
- // SMBus Controller - Device 31, Function 3\r
- //\r
- Device(SBUS)\r
- {\r
- Name(_ADR,0x001F0003)\r
- Include("PchSmb.asl")\r
- }\r
-\r
- Device(SEC0)\r
- {\r
- Name (_ADR, 0x001a0000) // Device 0x1a, Function 0\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
-\r
-\r
- OperationRegion (PMEB, PCI_Config, 0x84, 0x04) //PMECTRLSTATUS\r
- Field (PMEB, WordAcc, NoLock, Preserve)\r
- {\r
- , 8,\r
- PMEE, 1, //bit8 PMEENABLE\r
- , 6,\r
- PMES, 1 //bit15 PMESTATUS\r
- }\r
-\r
- // Arg0 -- integer that contains the device wake capability control (0-disable 1- enable)\r
- // Arg1 -- integer that contains target system state (0-4)\r
- // Arg2 -- integer that contains the target device state\r
- Method (_DSW, 3, NotSerialized) // _DSW: Device Sleep Wake\r
- {\r
- }\r
-\r
- Method (_CRS, 0, NotSerialized)\r
- {\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x1e000000, 0x2000000)\r
- })\r
-\r
- If (LEqual(PAVP, 2))\r
- {\r
- Return (RBUF)\r
- }\r
- Return (ResourceTemplate() {})\r
- }\r
-\r
- Method (_STA)\r
- {\r
- If (LNotEqual(PAVP, 0))\r
- {\r
- Return (0xF)\r
- }\r
- Return (0x0)\r
- }\r
- } // Device(SEC0)\r
-\r
-} // End scope (\_SB.PCI0)\r
-\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-//\r
-// High Definition Audio - Device 27, Function 0\r
-//\r
-OperationRegion(HDAR, PCI_Config, 0x4C,0x10)\r
-Field(HDAR,WordAcc,NoLock,Preserve)\r
-{\r
- Offset(0x00), // 0x4C, Dock Control Register\r
- DCKA, 1, // Dock Attach\r
- , 7,\r
- Offset(0x01), // 04Dh, Dock Status Register\r
- DCKM, 1, // Dock Mated\r
- , 6,\r
- DCKS, 1, // Docking Supported\r
- Offset(0x08), // 0x54, Power Management Control and Status Register\r
- , 8,\r
- PMEE, 1, // PME_EN\r
- , 6,\r
- PMES, 1 // PME Status\r
-}\r
-\r
-\r
-\r
+++ /dev/null
-/***************************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved *;\r
-;* *;\r
-;* ThSPDX-License-Identifier: BSD-2-Clause-Patent\r
-;* *;\r
-;* *;\r
-;* *;\r
-;***************************************************************************************/\r
-\r
-OperationRegion(PWKE,PCI_Config,0x62,0x04)\r
-\r
-Field(PWKE,DWordAcc,NoLock,Preserve)\r
-{\r
- , 1,\r
- PWUC, 8 // Port Wake Up Capability Mask\r
-}\r
-\r
-Method(_PSW,1)\r
-{\r
- If(Arg0)\r
- {\r
- Store(Ones,PWUC)\r
- }\r
- Else\r
- {\r
- Store(0,PWUC)\r
- }\r
-}\r
-\r
-// Leaves the USB ports on in S3/S4 to allow\r
-// the ability to Wake from USB. Therefore, define\r
-// the below control methods to state D2 entry during\r
-// the given S-State.\r
-\r
-Method(_S3D,0)\r
-{\r
- Return(2)\r
-}\r
-\r
-Method(_S4D,0)\r
-{\r
- Return(2)\r
-}\r
-\r
-Device(HUBN)\r
-{\r
- Name(_ADR, Zero)\r
- Device(PR01)\r
- {\r
- Name(_ADR, One)\r
-\r
- //\r
- // There will have "Generic USB Hub" existed at Port 1 of each EHCI controller\r
- // in Windows "Device Manager" while RMH is enabled, so need to add _UPC\r
- // and _PLD to report OS that it's not user visible to pass WHQL: Single Computer\r
- // Display Object test in Win7\r
- //\r
- Name(_UPC, Package()\r
- {\r
- 0xFF, // Port is connectable\r
- 0x00, // Connector type - Type "A"\r
- 0x00000000, // Reserved 0 - must be zero\r
- 0x00000000\r
- }) // Reserved 1 - must be zero\r
-\r
- Name(_PLD, Package()\r
- {\r
- Buffer (0x10)\r
- {\r
- 0x81, 0x00, 0x00, 0x00, // Revision 1, Ignore color\r
- 0x00, 0x00, 0x00, 0x00,\r
- 0x30, 0x1C, 0x00, 0x00, // Panel Unknown, Shape Unknown\r
- 0x00, 0x00, 0x00, 0x00\r
- }\r
- })\r
-\r
- Device(PR11)\r
- {\r
- Name(_ADR, One)\r
- Name(_UPC, Package()\r
- {\r
- 0xFF, // Port is connectable\r
- 0xFF, // Proprietary connector\r
- 0x00000000, // Reserved 0 - must be zero\r
- 0x00000000\r
- }) // Reserved 1 - must be zero\r
- Name(_PLD, Package()\r
- {\r
- Buffer (0x10)\r
- {\r
- 0x81, 0x00, 0x00, 0x00, // Revision 1, Ignore color\r
- 0x00, 0x00, 0x00, 0x00,\r
- 0xE1, 0x1C, 0x00, 0x00, // Front Panel, Vertical Upper, Horz. Left, Shape Unknown\r
- 0x00, 0x00, 0x00, 0x00\r
- }\r
- })\r
- }\r
-\r
- Device(PR12)\r
- {\r
- Name(_ADR, 0x02)\r
- Name(_UPC, Package()\r
- {\r
- 0xFF, // Port is connectable\r
- 0xFF, // Proprietary connector\r
- 0x00000000, // Reserved 0 - must be zero\r
- 0x00000000\r
- }) // Reserved 1 - must be zero\r
- Name(_PLD, Package()\r
- {\r
- Buffer (0x10)\r
- {\r
- 0x81, 0x00, 0x00, 0x00, // Revision 1, Ignore color\r
- 0x00, 0x00, 0x00, 0x00,\r
- 0xE1, 0x1D, 0x00, 0x00, // Front Panel, Vertical Center, Horz. Left, Shape Unknown\r
- 0x00, 0x00, 0x00, 0x00\r
- }\r
- })\r
- }\r
-\r
- Device(PR13)\r
- {\r
- Name(_ADR, 0x03)\r
- Name(_UPC, Package()\r
- {\r
- 0xFF, // Port is connectable\r
- 0xFF, // Proprietary connector\r
- 0x00000000, // Reserved 0 - must be zero\r
- 0x00000000\r
- }) // Reserved 1 - must be zero\r
- Name(_PLD, Package()\r
- {\r
- Buffer (0x10)\r
- {\r
- 0x81, 0x00, 0x00, 0x00, // Revision 1, Ignore color\r
- 0x00, 0x00, 0x00, 0x00,\r
- 0xE1, 0x1D, 0x00, 0x00, // Front Panel, Vertical Center, Horz. Left, Shape Unknown\r
- 0x00, 0x00, 0x00, 0x00\r
- }\r
- })\r
- }\r
-\r
- Device(PR14)\r
- {\r
- Name(_ADR, 0x04)\r
- Name(_UPC, Package()\r
- {\r
- 0xFF, // Port is connectable\r
- 0xFF, // Proprietary connector\r
- 0x00000000, // Reserved 0 - must be zero\r
- 0x00000000\r
- }) // Reserved 1 - must be zero\r
-\r
- Name(_PLD, Package()\r
- {\r
- Buffer (0x10)\r
- {\r
- 0x81, 0x00, 0x00, 0x00, // Revision 1, Ignore color\r
- 0x00, 0x00, 0x00, 0x00,\r
- 0xE1, 0x1E, 0x00, 0x00, // Front Panel, Vertical Lower, Horz. Left, Shape Unknown\r
- 0x00, 0x00, 0x00, 0x00\r
- }\r
- })\r
-\r
- // copy USB Sideband Deferring GPE Vector (HOST_ALERT#1) to DSM method\r
- Include("UsbSbd.asl")\r
- }\r
-\r
- Device(PR15)\r
- {\r
- Name(_ADR, 0x05)\r
- Name(_UPC, Package()\r
- {\r
- 0xFF, // Port is connectable\r
- 0xFF, // Proprietary connector\r
- 0x00000000, // Reserved 0 - must be zero\r
- 0x00000000\r
- }) // Reserved 1 - must be zero\r
- Name(_PLD, Package()\r
- {\r
- Buffer (0x10)\r
- {\r
- 0x81, 0x00, 0x00, 0x00, // Revision 1, Ignore color\r
- 0x00, 0x00, 0x00, 0x00,\r
- 0xB1, 0x1E, 0x00, 0x00, // Panel Unknown, Shape Unknown\r
- 0x00, 0x00, 0x00, 0x00\r
- }\r
- })\r
- // copy USB Sideband Deferring GPE Vector (HOST_ALERT#2) to DSM method\r
- Include("UsbSbd.asl")\r
- }\r
-\r
- Device(PR16)\r
- {\r
- Name(_ADR, 0x06)\r
- Name(_UPC, Package()\r
- {\r
- 0xFF, // Port is connectable\r
- 0xFF, // Proprietary connector\r
- 0x00000000, // Reserved 0 - must be zero\r
- 0x00000000\r
- }) // Reserved 1 - must be zero\r
- Name(_PLD, Package()\r
- {\r
- Buffer (0x10)\r
- {\r
- 0x81, 0x00, 0x00, 0x00, // Revision 1, Ignore color\r
- 0x00, 0x00, 0x00, 0x00,\r
- 0xB1, 0x1E, 0x00, 0x00, // Panel Unknown, Shape Unknown\r
- 0x00, 0x00, 0x00, 0x00\r
- }\r
- })\r
- // copy USB Sideband Deferring GPE Vector (HOST_ALERT#1) to DSM method\r
- Include("UsbSbd.asl")\r
- }\r
-\r
- Device(PR17)\r
- {\r
- Name(_ADR, 0x07)\r
- Name(_UPC, Package()\r
- {\r
- 0xFF, // Port is connectable\r
- 0xFF, // Proprietary connector\r
- 0x00000000, // Reserved 0 - must be zero\r
- 0x00000000\r
- }) // Reserved 1 - must be zero\r
- Name(_PLD, Package()\r
- {\r
- Buffer (0x10)\r
- {\r
- 0x81, 0x00, 0x00, 0x00, // Revision 1, Ignore color\r
- 0x00, 0x00, 0x00, 0x00,\r
- 0xB1, 0x1E, 0x00, 0x00, // Panel Unknown, Shape Unknown\r
- 0x00, 0x00, 0x00, 0x00\r
- }\r
- })\r
- // copy USB Sideband Deferring GPE Vector (HOST_ALERT#2) to DSM method\r
- Include("UsbSbd.asl")\r
- }\r
-\r
- Device(PR18)\r
- {\r
- Name(_ADR, 0x08)\r
- Name(_UPC, Package()\r
- {\r
- 0xFF, // Port is connectable\r
- 0xFF, // Proprietary connector\r
- 0x00000000, // Reserved 0 - must be zero\r
- 0x00000000\r
- }) // Reserved 1 - must be zero\r
- Name(_PLD, Package()\r
- {\r
- Buffer (0x10)\r
- {\r
- 0x81, 0x00, 0x00, 0x00, // Revision 1, Ignore color\r
- 0x00, 0x00, 0x00, 0x00,\r
- 0xB1, 0x1E, 0x00, 0x00, // Panel Unknown, Shape Unknown\r
- 0x00, 0x00, 0x00, 0x00\r
- }\r
- })\r
- }\r
- } // End of PR01\r
-} // End of HUBN\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2016, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-//\r
-// LPIO1 DMA#1 (Synopsis GP DMA)\r
-//\r
-Device (GDM1)\r
-{\r
- Name (_HID, "INTL9C60")\r
- Name (_DDN, "Intel(R) DMA Controller #1 - INTL9C60")\r
- Name (_UID, 1)\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00004000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {42} // DMA #1 IRQ\r
- })\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(D10A, B0BA)\r
- Store(D10L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(D10A, 0), LEqual(L10D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-}\r
-\r
-//\r
-// LPIO1 DMA#2 (Synopsis GP DMA)\r
-//\r
-Device (GDM2)\r
-{\r
- Name (_HID, "INTL9C60")\r
- Name (_DDN, "Intel(R) DMA Controller #2 - INTL9C60")\r
- Name (_UID, 2)\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00004000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {43} // DMA #2 IRQ\r
- })\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(D20A, B0BA)\r
- Store(D20L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(D20A, 0), LEqual(L20D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-}\r
-\r
-//\r
-// LPIO1 PWM #1\r
-//\r
-Device(PWM1)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F09")\r
- Name (_CID, "80860F09")\r
- Name (_DDN, "Intel(R) PWM Controller #1 - 80860F08")\r
- Name (_UID, 1)\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- })\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(P10A, B0BA)\r
- Store(P10L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(P10A, 0), LEqual(L11D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-}\r
-\r
-//\r
-// LPIO1 PWM #2\r
-//\r
-Device(PWM2)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F09")\r
- Name (_CID, "80860F09")\r
- Name (_DDN, "Intel(R) PWM Controller #2 - 80860F09")\r
- Name (_UID, 2)\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- })\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(P20A, B0BA)\r
- Store(P20L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(P20A, 0), LEqual(L12D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-}\r
-\r
-//\r
-// LPIO1 HS-UART #1\r
-//\r
-Device(URT1)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F0A")\r
- Name (_CID, "80860F0A")\r
- Name (_DDN, "Intel(R) HS-UART Controller #1 - 80860F0A")\r
- Name (_UID, 1)\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {39} // HS-UART #1 IRQ\r
-\r
- FixedDMA(0x2, 0x2, Width32Bit, )\r
- FixedDMA(0x3, 0x3, Width32Bit, )\r
- })\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(U10A, B0BA)\r
- Store(U10L, B0LN)\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(U10A, 0), LEqual(L13D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- OperationRegion (KEYS, SystemMemory, U11A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-}// Device (URT1)\r
-\r
-//\r
-// LPIO1 HS-UART #2\r
-//\r
-Device(URT2)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F0A")\r
- Name (_CID, "80860F0A")\r
- Name (_DDN, "Intel(R) HS-UART Controller #2 - 80860F0C")\r
- Name (_UID, 2)\r
-\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {40} // HS-UART #2 IRQ\r
-\r
- FixedDMA(0x4, 0x4, Width32Bit, )\r
- FixedDMA(0x5, 0x5, Width32Bit, )\r
- })\r
-\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
-\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(U20A, B0BA)\r
- Store(U20L, B0LN)\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(U20A, 0), LEqual(L14D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- OperationRegion (KEYS, SystemMemory, U21A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-}// Device (URT2)\r
-\r
-//\r
-// LPIO1 SPI\r
-//\r
-Device(SPI1)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F0E")\r
- Name (_CID, "80860F0E")\r
- Name (_UID, "0") // Static bus number assignment\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- Name (_DDN, "Intel(R) SPI Controller - 80860F0E")\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {41} // SPI IRQ\r
-\r
- FixedDMA(0x0, 0x0, Width32Bit, )\r
- FixedDMA(0x1, 0x1, Width32Bit, )\r
- })\r
-\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
-\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(SP0A, B0BA)\r
- Store(SP0L, B0LN)\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(SP0A, 0), LEqual(L15D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- OperationRegion (KEYS, SystemMemory, SP1A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-}// Device (SPI1)\r
-\r
-//\r
-// LPIO2 I2C #1\r
-//\r
-Device(I2C1)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F41")\r
- Name (_CID, "80860F41")\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- Name (_DDN, "Intel(R) I2C Controller #1 - 80860F41")\r
- Name (_UID, 1)\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {32} // I2C #1 IRQ\r
-\r
- FixedDMA(0x10, 0x0, Width32Bit, )\r
- FixedDMA(0x11, 0x1, Width32Bit, )\r
- })\r
-\r
- Method (SSCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x200, 0x200, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FMCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x55, 0x99, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FPCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x1b, 0x3a, 0x06 })\r
- Return (PKG)\r
- }\r
-\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(I10A, B0BA)\r
- Store(I10L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(I10A, 0), LEqual(L21D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
-\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- OperationRegion (KEYS, SystemMemory, I11A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
-}\r
-\r
-//\r
-// LPIO2 I2C #2\r
-//\r
-Device(I2C2)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F41")\r
- Name (_CID, "80860F41")\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- Name (_DDN, "Intel(R) I2C Controller #2 - 80860F42")\r
- Name (_UID, 2)\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {33} // I2C #2 IRQ\r
-\r
- FixedDMA(0x12, 0x2, Width32Bit, )\r
- FixedDMA(0x13, 0x3, Width32Bit, )\r
- })\r
-\r
- Method (SSCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x200, 0x200, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FMCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x55, 0x99, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FPCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x1b, 0x3a, 0x06 })\r
- Return (PKG)\r
- }\r
-\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(I20A, B0BA)\r
- Store(I20L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(I20A, 0), LEqual(L22D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
-\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- OperationRegion (KEYS, SystemMemory, I21A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
-\r
- //\r
- // Realtek Audio Codec\r
- //\r
- Device (RTEK) //Audio Codec driver I2C\r
- {\r
- Name (_ADR, 0)\r
- Name (_HID, "10EC5640")\r
- Name (_CID, "10EC5640")\r
- Name (_DDN, "RTEK Codec Controller " )\r
- Name (_UID, 1)\r
-\r
-\r
- Method(_CRS, 0x0, Serialized)\r
- {\r
- Name(SBUF,ResourceTemplate ()\r
- {\r
- I2CSerialBus(0x1C, //SlaveAddress: bus address\r
- , //SlaveMode: default to ControllerInitiated\r
- 400000, //ConnectionSpeed: in Hz\r
- , //Addressing Mode: default to 7 bit\r
- "\\_SB.I2C2", //ResourceSource: I2C bus controller name\r
- , //ResourceSourceIndex: defaults to 0\r
- , //ResourceUsage: Defaults to ResourceConsumer\r
- , //Descriptor Name: creates name for offset of resource descriptor\r
- ) //VendorData\r
- GpioInt(Edge, ActiveHigh, ExclusiveAndWake, PullNone, 0,"\\_SB.GPO2") {4} // AUD_INT\r
- })\r
- Return (SBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
-\r
- If (LEqual(LPEE, 2)) { // LPE enable/disable\r
- If (LEqual(LPAD, 1))\r
- {\r
- Return(0xF)\r
- }\r
- }\r
- Return(0)\r
- }\r
-\r
- Method (_DIS, 0x0, NotSerialized)\r
- {\r
-\r
- }\r
- } // Device (RTEK)\r
-} // Device (I2C2)\r
-\r
-//\r
-// LPIO2 I2C #3\r
-//\r
-Device(I2C3)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F41")\r
- Name (_CID, "80860F41")\r
- Name (_DDN, "Intel(R) I2C Controller #3 - 80860F43")\r
- Name (_UID, 3)\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {34} // I2C #3 IRQ\r
-\r
- FixedDMA(0x14, 0x4, Width32Bit, )\r
- FixedDMA(0x15, 0x5, Width32Bit, )\r
- })\r
-\r
- Method (SSCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x200, 0x200, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FMCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x55, 0x99, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FPCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x1b, 0x3a, 0x06 })\r
- Return (PKG)\r
- }\r
-\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(I30A, B0BA)\r
- Store(I30L, B0LN)\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(I30A, 0), LEqual(L23D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
-\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- OperationRegion (KEYS, SystemMemory, I31A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
-\r
-}\r
-\r
-//\r
-// LPIO2 I2C #4\r
-//\r
-Device(I2C4)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F41")\r
- Name (_CID, "80860F41")\r
- Name (_DDN, "Intel(R) I2C Controller #4 - 80860F44")\r
- Name (_UID, 4)\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {35} // I2C #4 IRQ\r
-\r
- FixedDMA(0x16, 0x6, Width32Bit, )\r
- FixedDMA(0x17, 0x7, Width32Bit, )\r
- })\r
-\r
- Method (SSCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x200, 0x200, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FMCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x55, 0x99, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FPCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x1b, 0x3a, 0x06 })\r
- Return (PKG)\r
- }\r
-\r
-\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(I40A, B0BA)\r
- Store(I40L, B0LN)\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(I40A, 0), LEqual(L24D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
-\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- OperationRegion (KEYS, SystemMemory, I41A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
- PowerResource (CLK0, 0x00, 0x0000)\r
- {\r
- Method (_STA, 0, NotSerialized) // _STA: Status\r
- {\r
- Return (CKC0)\r
- }\r
-\r
- Method (_ON, 0, NotSerialized) // _ON_: Power On\r
- {\r
- Store (One, CKC0)\r
- Store (One, CKF0)\r
- Sleep (0x20)\r
- }\r
-\r
- Method (_OFF, 0, NotSerialized) // _OFF: Power Off\r
- {\r
- Store (0x02, CKC0)\r
- }\r
- }\r
- PowerResource (CLK1, 0x00, 0x0000)\r
- {\r
- Method (_STA, 0, NotSerialized) // _STA: Status\r
- {\r
- Return (CKC1)\r
- }\r
-\r
- Method (_ON, 0, NotSerialized) // _ON_: Power On\r
- {\r
- Store (One, CKC1)\r
- Store (One, CKF1)\r
- Sleep (0x20)\r
- }\r
-\r
- Method (_OFF, 0, NotSerialized) // _OFF: Power Off\r
- {\r
- Store (0x02, CKC1)\r
- }\r
- }\r
-}\r
-\r
-//\r
-// LPIO2 I2C #5\r
-//\r
-Device(I2C5)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F41")\r
- Name (_CID, "80860F41")\r
- Name (_DDN, "Intel(R) I2C Controller #5 - 80860F45")\r
- Name (_UID, 5)\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {36} // I2C #5 IRQ\r
-\r
- FixedDMA(0x18, 0x0, Width32Bit, )\r
- FixedDMA(0x19, 0x1, Width32Bit, )\r
- })\r
-\r
- Method (SSCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x200, 0x200, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FMCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x55, 0x99, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FPCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x1b, 0x3a, 0x06 })\r
- Return (PKG)\r
- }\r
-\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(I50A, B0BA)\r
- Store(I50L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(I50A, 0), LEqual(L25D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- OperationRegion (KEYS, SystemMemory, I51A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-}\r
-\r
-//\r
-// LPIO2 I2C #6\r
-//\r
-Device(I2C6)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F41")\r
- Name (_CID, "80860F41")\r
- Name (_DDN, "Intel(R) I2C Controller #6 - 80860F46")\r
- Name (_UID, 6)\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {37} // I2C #6 IRQ\r
-\r
- FixedDMA(0x1A, 0x02, Width32Bit, )\r
- FixedDMA(0x1B, 0x03, Width32Bit, )\r
- })\r
-\r
- Method (SSCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x200, 0x200, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FMCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x55, 0x99, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FPCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x1b, 0x3a, 0x06 })\r
- Return (PKG)\r
- }\r
-\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(I60A, B0BA)\r
- Store(I60L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(I60A, 0), LEqual(L26D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- OperationRegion (KEYS, SystemMemory, I61A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-}\r
-\r
-//\r
-// LPIO2 I2C #7\r
-//\r
-Device(I2C7)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F41")\r
- Name (_CID, "80860F41")\r
- //Name (_CLS, Package (3) {0x0C, 0x80, 0x00})\r
- Name (_DDN, "Intel(R) I2C Controller #7 - 80860F47")\r
- Name (_UID, 7)\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {38} // I2C #7 IRQ\r
-\r
- FixedDMA(0x1C, 0x4, Width32Bit, )\r
- FixedDMA(0x1D, 0x5, Width32Bit, )\r
- })\r
-\r
- Method (SSCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x200, 0x200, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FMCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x55, 0x99, 0x06 })\r
- Return (PKG)\r
- }\r
- Method (FPCN, 0x0, NotSerialized)\r
- {\r
- Name (PKG, Package(3) { 0x1b, 0x3a, 0x06 })\r
- Return (PKG)\r
- }\r
-\r
- Method (_HRV, 0x0, NotSerialized)\r
- {\r
- Return (SOCS)\r
- }\r
-\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(I70A, B0BA)\r
- Store(I70L, B0LN)\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(I70A, 0), LEqual(L27D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
-\r
- OperationRegion (KEYS, SystemMemory, I71A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
-}\r
-\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-OperationRegion(PXCS,PCI_Config,0x40,0xC0)\r
-Field(PXCS,AnyAcc, NoLock, Preserve)\r
-{\r
- Offset(0x10), // LCTL - Link Control Register\r
- L0SE, 1, // 0, L0s Entry Enabled\r
- , 7,\r
- Offset(0x12), // LSTS - Link Status Register\r
- , 13,\r
- LASX, 1, // 0, Link Active Status\r
- Offset(0x1A), // SLSTS[7:0] - Slot Status Register\r
- ABPX, 1, // 0, Attention Button Pressed\r
- , 2,\r
- PDCX, 1, // 3, Presence Detect Changed\r
- , 2,\r
- PDSX, 1, // 6, Presence Detect State\r
- , 1,\r
- Offset(0x20), // RSTS - Root Status Register\r
- , 16,\r
- PSPX, 1, // 16, PME Status\r
-}\r
-\r
-\r
-Device(PXSX)\r
-{\r
- Name(_ADR, 0x00000000)\r
-\r
- // NOTE: Any PCIE Hot-Plug dependency for this port is\r
- // specific to the CRB. Please modify the code based on\r
- // your platform requirements.\r
-\r
- Name(_PRW, Package() {9,4})\r
-}\r
-\r
-\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-Device (PEPD)\r
-{\r
- Name (_HID, "INT3396")\r
- Name(_CID, 0x800dd041)\r
- Name (_UID, 0x1)\r
-\r
- // Indicates if the platform PEP has loaded\r
- Name(PEPP, Zero)\r
-\r
- // Devices score-boarded by the PEP, Rev0 format\r
- Name (DEVS, Package() {0})\r
-\r
- // Devices score-boarded by the PEP, Rev1 format\r
- Name(DEVX, Package()\r
- {\r
- Package () {"\\_SB.PCI0.XHC1", 0x1},\r
- Package () {"\\_SB.PCI0.EHC1", 0x1},\r
- Package () {"\\_SB.PCI0.GFX0", 0x1},\r
- Package () {"\\_SB.PCI0.GFX0.ISP0", 0x1},\r
- Package () {"\\_SB.PCI0.SEC0", 0x1},\r
- Package () {"\\_SB.I2C1", 0x1},\r
- Package () {"\\_SB.I2C2", 0x1},\r
- Package () {"\\_SB.I2C3", 0x1},\r
- Package () {"\\_SB.I2C4", 0x1},\r
- Package () {"\\_SB.I2C5", 0x1},\r
- Package () {"\\_SB.I2C6", 0x1},\r
- Package () {"\\_SB.I2C7", 0x1},\r
- Package () {"\\_SB.SDHA", 0x1},\r
- Package () {"\\_SB.SDHB", 0x1},\r
- Package () {"\\_SB.SDHC", 0x1},\r
- Package () {"\\_SB.SPI1", 0x1},\r
- Package () {"\\_SB.URT1", 0x1},\r
- Package () {"\\_SB.URT2", 0x1},\r
- })\r
- // Crashdump device package\r
- Name(CDMP, Package(2) {})\r
- // Device dependency for uPEP\r
- Name(DEVY, Package()\r
- {\r
- Package() {"\\_PR.CPU0", 0x1, Package() {Package() {0xFF, 0}}},\r
- Package() {"\\_PR.CPU1", 0x1, Package() {Package() {0xFF, 0}}},\r
- Package() {"\\_PR.CPU2", 0x1, Package() {Package() {0xFF, 0}}},\r
- Package() {"\\_PR.CPU3", 0x1, Package() {Package() {0xFF, 0}}},\r
- Package() {"\\_SB.I2C1", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.I2C2", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.I2C3", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.I2C4", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.I2C5", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.I2C6", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.I2C7", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.PCI0.GFX0", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.PCI0.SEC0", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.PCI0.XHC1", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.PCI0.GFX0.ISP0", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.LPEA", 0x1, Package() {Package() {0x0,3}, Package() {0x1,0}, Package() {0x2,3}, Package() {0x3,3}}},\r
- Package() {"\\_SB.SDHA", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.SDHB", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.SDHC", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.SPI1", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.URT1", 0x1, Package() {Package() {0xFF,3}}},\r
- Package() {"\\_SB.URT2", 0x1, Package() {Package() {0xFF,3}}}\r
- })\r
- // BCCD crashdump information\r
- Name(BCCD, Package()\r
- {\r
- Package()\r
- {\r
- "\\_SB.SDHA",\r
- Package()\r
- {\r
- Package() { Package() {0, 32, 0, 3, 0xFFFFFFFFFFFFFFFF}, Package() {0xFFFFFFFC, 0x0, 0x4}, 0}\r
- }\r
- }\r
- })\r
-\r
- Method(_STA, 0x0, NotSerialized)\r
- {\r
- Return(0xf)\r
- }\r
-\r
- Method(_DSM, 0x4, Serialized)\r
- {\r
- If(LEqual(Arg0,ToUUID("B8FEBFE0-BAF8-454b-AECD-49FB91137B21")))\r
- {\r
-\r
- // Number of fn IDs supported\r
- If(LEqual(Arg2, Zero))\r
- {\r
- Return(Buffer(One)\r
- {\r
- 0xf\r
- })\r
- }\r
-\r
- // Pep presence\r
- If(LEqual(Arg2, One))\r
- {\r
- Store(0x1, PEPP)\r
- Return(0xf)\r
- }\r
-\r
- // Mitigation devices\r
- If(LEqual(Arg2, 0x2))\r
- {\r
- If(LEqual(Arg1, 0x0))\r
- {\r
- // Rev0\r
- Return(DEVS)\r
- }\r
- If(LEqual(Arg1, 0x1))\r
- {\r
- // Rev1\r
- Return(DEVX)\r
- }\r
- }\r
-\r
- // Crashdump device data\r
- If(LEqual(Arg2, 0x3))\r
- {\r
- Store("\\_SB.SDHA", Index(CDMP,0))\r
- Store(EM1A, Index(CDMP,1))\r
- Return(CDMP)\r
- }\r
- }\r
- // New UUID for built-in uPEP\r
- If(LEqual(Arg0,ToUUID("C4EB40A0-6CD2-11E2-BCFD-0800200C9A66")))\r
- {\r
-\r
- // Number of fn IDs supported\r
- If(LEqual(Arg2, Zero))\r
- {\r
- Return(Buffer(One)\r
- {\r
- 0x7\r
- })\r
- }\r
- // LPI device dependencies\r
- If(LEqual(Arg2, 0x1))\r
- {\r
- Return(DEVY)\r
- }\r
- // Crashdump device data\r
- If(LEqual(Arg2, 0x2))\r
- {\r
- Store(EM1A, Local0)\r
- Add(Local0, 0x84, Local0)\r
- Store(Local0, Index(DerefOf(Index(DerefOf(Index(DerefOf(Index(DerefOf(Index(BCCD, Zero, )), One, )), Zero, )), Zero, )), 0x4, ))\r
- Return(BCCD)\r
- }\r
- }\r
-\r
- Return(One)\r
- }\r
-}\r
-\r
-//\r
-// eMMC 4.41\r
-//\r
-Device(SDHA)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F14")\r
- Name (_CID, "PNP0D40")\r
- Name (_DDN, "Intel(R) eMMC Controller - 80860F14")\r
- Name (_UID, 1)\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
-\r
- Name (RBF1, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {45} // eMMC 4.41 IRQ\r
- })\r
-\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- // Update the Base address for BAR0 of eMMC 4.41\r
- CreateDwordField(^RBF1, ^BAR0._BAS, B0B1)\r
- CreateDwordField(^RBF1, ^BAR0._LEN, B0L1)\r
- Store(eM0A, B0B1)\r
- Store(eM0L, B0L1)\r
- Return (RBF1)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- // SD1D>> 0:eMMC 4.41 enable 1:eMMC 4.41 disable\r
- //\r
- If (LAnd(LEqual(PCIM, 0), LEqual(SD1D, 0)))\r
- {\r
- Return (0xF)\r
- }\r
- Else\r
- {\r
- Return (0x0)\r
- }\r
- }\r
-\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- //\r
- // If not B1, still keep 2 ms w/a\r
- //\r
- If(LLess(SOCS, 0x03))\r
- {\r
- Sleep(2)\r
- }\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- //\r
- // If not B1, still keep 2 ms w/a\r
- //\r
- If(LLess(SOCS, 0x03))\r
- {\r
- Sleep(2)\r
- }\r
- }\r
-\r
- OperationRegion (KEYS, SystemMemory, eM1A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
- Method (_DIS, 0x0, NotSerialized)\r
- {\r
- //Adding dummy disable methods for device EMM0\r
- }\r
-\r
- Device (EMMD)\r
- {\r
- Name (_ADR, 0x00000008) // Slot 0, Function 8\r
- Method (_RMV, 0, NotSerialized)\r
- {\r
- Return (0x0)\r
- }\r
- }\r
-}\r
-\r
-\r
-//\r
-// eMMC 4.5\r
-//\r
-Device(SDHD)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F14")\r
- Name (_CID, "PNP0D40")\r
- Name (_DDN, "Intel(R) eMMC Controller - 80860F14")\r
- Name (_UID, 1)\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
-\r
- Name (RBF1, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {44} // eMMC 4.5 IRQ\r
- })\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBF1, ^BAR0._BAS, B0B1)\r
- CreateDwordField(^RBF1, ^BAR0._LEN, B0L1)\r
- Store(eM0A, B0B1)\r
- Store(eM0L, B0L1)\r
- Return (RBF1)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- // HSID>> 0:eMMC 4.5 enable 1:eMMC 4.5 disable\r
- //\r
- If (LAnd(LEqual(PCIM, 0), LEqual(HSID, 0)))\r
- {\r
- Return (0xF)\r
- }\r
- Else\r
- {\r
- Return (0x0)\r
- }\r
- }\r
-\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- //\r
- // If not B1, still keep 2 ms w/a\r
- //\r
- If(LLess(SOCS, 0x03))\r
- {\r
- Sleep(2)\r
- }\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- //\r
- // If not B1, still keep 2 ms w/a\r
- //\r
- If(LLess(SOCS, 0x03))\r
- {\r
- Sleep(2)\r
- }\r
- }\r
-\r
- OperationRegion (KEYS, SystemMemory, eM1A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
- Method (_DIS, 0x0, NotSerialized)\r
- {\r
- //Adding dummy disable methods for device EMM0\r
- }\r
-\r
- Device (EM45)\r
- {\r
- Name (_ADR, 0x00000008) // Slot 0, Function 8\r
- Method (_RMV, 0, NotSerialized)\r
- {\r
- Return (0x0)\r
- }\r
- }\r
-}\r
-\r
-\r
-//\r
-// SDIO\r
-//\r
-Device(SDHB)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "INT33BB")\r
- Name (_CID, "PNP0D40")\r
- Name (_DDN, "Intel(R) SDIO Controller - 80860F15")\r
- Name (_UID, 2)\r
- Name (_HRV, 2)\r
- Name(_DEP, Package(0x01)\r
- {\r
- PEPD\r
- })\r
- Name (PSTS, 0x0)\r
-\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {46} // SDIO IRQ\r
- })\r
-\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
-\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(SI0A, B0BA)\r
- Store(SI0L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- If (LLessEqual(STEP, 0x04))\r
- {\r
- //A stepping\r
- Store(SDMD, _HRV)\r
- }\r
-\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(SI0A, 0), LEqual(SD2D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
- Method (_DIS, 0x0, NotSerialized)\r
- {\r
- //Adding dummy disable methods for device EMM0\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
-\r
- if(LEqual(\_SB.SDHB.PSTS,0x0))\r
- {\r
- if(LEqual (\_SB.GPO2.AVBL, 1))\r
- {\r
- Store( 0x01, \_SB.GPO2.WFD3 ) // WL_WIFI_REQ_ON = 1 put the device to normal state\r
- Store( 0x01, \_SB.SDHB.PSTS) // indicates that the device powered ON\r
- }\r
- }\r
-\r
-\r
- }\r
- OperationRegion (KEYS, SystemMemory, SI1A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
-\r
- Device (BRCM)\r
- {\r
- Name (_ADR, 0x01) //SlotNumber + Function\r
- Name (_DEP, Package() {\_SB.GPO2})\r
-\r
- Method (_RMV, 0, NotSerialized)\r
- {\r
- Return (0x0)\r
- }\r
- Name (_PRW, Package() {0, 0})\r
- Name (_S4W, 2)\r
-\r
- Method (_CRS, 0, Serialized)\r
- {\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Interrupt (ResourceConsumer, Edge, ActiveHigh, ExclusiveAndWake, , , ) {73}\r
- })\r
- Return (RBUF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- if(LEqual (\_SB.GPO2.AVBL, 1))\r
- {\r
- Store( 0x00, \_SB.GPO2.WFD3 ) // WL_WIFI_REQ_ON = 0 puts the device in reset state\r
- Store( 0x00, \_SB.SDHB.PSTS) //Indicates that the device is powered off\r
- }\r
-\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- if(LEqual(\_SB.SDHB.PSTS,0x0))\r
- {\r
- if(LEqual (\_SB.GPO2.AVBL, 1))\r
- {\r
- Store( 0x01, \_SB.GPO2.WFD3 ) // WL_WIFI_REQ_ON = 1 put the device to normal state\r
- Store( 0x01, \_SB.SDHB.PSTS) // indicates that the device powered ON\r
- }\r
- }\r
- }\r
- } // Device (BRCM)\r
- //\r
- // Secondary Broadcom WIFI function\r
- //\r
- Device(BRC2)\r
- {\r
- Name(_ADR, 0x2) // function 2\r
- Name(_STA, 0xf)\r
- //\r
- // The device is not removable. This must be a method.\r
- //\r
- Method(_RMV, 0x0, NotSerialized)\r
- {\r
- Return(0x0)\r
- }\r
-\r
- //\r
- // Describe a vendor-defined connection between this device and the\r
- // primary wifi device\r
- //\r
-\r
- Method(_CRS)\r
- {\r
- Name(NAM, Buffer() {"\\_SB.SDHB.BRCM"})\r
- Name(SPB, Buffer()\r
- {\r
- 0x8E, // SPB Descriptor\r
- 0x18, 0x00, // Length including NAM above\r
- 0x01, // +0x00 SPB Descriptor Revision\r
- 0x00, // +0x01 Resource Source Index\r
- 0xc0, // +0x02 Bus type - vendor defined\r
- 0x02, // +0x03 Consumer + controller initiated\r
- 0x00, 0x00, // +0x04 Type specific flags\r
- 0x01, // +0x06 Type specific revision\r
- 0x00, 0x00 // +0x07 type specific data length\r
- // +0x09 - 0xf bytes for NULL-terminated NAM\r
- // Length = 0x18\r
- })\r
-\r
- Name(END, Buffer() {0x79, 0x00})\r
- Concatenate(SPB, NAM, Local0)\r
- Concatenate(Local0, END, Local1)\r
- Return(Local1)\r
- }\r
- }\r
-\r
-}\r
-\r
-//\r
-// SD Card\r
-//\r
-Device(SDHC)\r
-{\r
- Name (_ADR, 0)\r
- Name (_HID, "80860F16")\r
- Name (_CID, "PNP0D40")\r
- Name (_DDN, "Intel(R) SD Card Controller - 80860F16")\r
- Name (_UID, 3)\r
- Name(_DEP, Package(0x01)\r
- {\r
- PEPD\r
- })\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x00000000, 0x00001000, BAR0)\r
- Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, , , ) {47} // SD Card IRQ\r
- })\r
- Method (_CRS, 0x0, NotSerialized)\r
- {\r
- CreateDwordField(^RBUF, ^BAR0._BAS, B0BA)\r
- CreateDwordField(^RBUF, ^BAR0._LEN, B0LN)\r
- Store(SD0A, B0BA)\r
- Store(SD0L, B0LN)\r
- Return (RBUF)\r
- }\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // PCIM>> 0:ACPI mode 1:PCI mode\r
- //\r
- If (LEqual(PCIM, 1)) {\r
- Return (0x0)\r
- }\r
-\r
- If (LOr(LEqual(SD0A, 0), LEqual(SD3D, 1)))\r
- {\r
- Return (0x0)\r
- }\r
- Return (0xF)\r
- }\r
-\r
- Method (_PS3, 0, NotSerialized)\r
- {\r
- OR(PSAT, 0x00000003, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- Method (_PS0, 0, NotSerialized)\r
- {\r
- And(PSAT, 0xfffffffC, PSAT)\r
- OR(PSAT, 0X00000000, PSAT)\r
- }\r
- OperationRegion (KEYS, SystemMemory, SD1A, 0x100)\r
- Field (KEYS, DWordAcc, NoLock, WriteAsZeros)\r
- {\r
- Offset (0x84),\r
- PSAT, 32\r
- }\r
-\r
- Device (CARD)\r
- {\r
- Name (_ADR, 0x00000008)\r
- Method(_RMV, 0x0, NotSerialized)\r
- {\r
- // SDRM = 0 non-removable;\r
- If (LEqual(SDRM, 0))\r
- {\r
- Return (0)\r
- }\r
-\r
- Return (1)\r
- }\r
- }\r
-\r
-}\r
-\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-// Define various SMBus PCI Configuration Space Registers.\r
-\r
-OperationRegion(SMBP,PCI_Config,0x40,0xC0)\r
-Field(SMBP,DWordAcc,NoLock,Preserve)\r
-{\r
- , 2,\r
- I2CE, 1\r
-}\r
-\r
-// SMBus Send Byte - This function will write a single byte of\r
-// data to a specific Slave Device per SMBus Send Byte Protocol.\r
-// Arg0 = Address\r
-// Arg1 = Data\r
-// Return: Success = 1\r
-// Failure = 0\r
-\r
- Method(SSXB,2,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
-\r
- // Step 1: Confirm the ICHx SMBus is ready to perform\r
- // communication.\r
-\r
- If(STRT())\r
- {\r
- Return(0)\r
- }\r
-\r
- // Step 2: Initiate a Send Byte.\r
-\r
- Store(0,I2CE) // Ensure SMbus Mode.\r
- Store(0xBF,HSTS) // Clear all but INUSE_STS.\r
- Store(Arg0,TXSA) // Write Address in TXSA.\r
- Store(Arg1,HCOM) // Data in HCOM.\r
-\r
- // Set the SMBus Host control register to 0x48.\r
- // Bit 7: = 0 = reserved\r
- // Bit 6: = 1 = start\r
- // Bit 5: = 0 = disregard, I2C related bit\r
- // Bits 4:2: = 001 = Byte Protocol\r
- // Bit 1: = 0 = Normal Function\r
- // Bit 0: = 0 = Disable interrupt generation\r
-\r
- Store(0x48,HCON)\r
-\r
- // Step 3: Exit the Method correctly.\r
-\r
- If(COMP)\r
- {\r
- Or(HSTS,0xFF,HSTS) // Clear INUSE_STS and others..\r
- Return(1) // Return Success.\r
- }\r
-\r
- Return(0)\r
-}\r
-\r
-// SMBus Receive Byte - This function will write a single byte\r
-// of data to a specific Slave Device per SMBus Receive Byte\r
-// Protocol.\r
-// Arg0 = Address\r
-// Return: Success = Byte-Size Value\r
-// Failure = Word-Size Value = FFFFh.\r
-\r
-Method(SRXB,1,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- // Step 1: Confirm the ICHx SMBus is ready to perform\r
- // communication.\r
-\r
- If(STRT())\r
- {\r
- Return(0xFFFF)\r
- }\r
-\r
- // Step 2: Initiate a Receive Byte.\r
-\r
- Store(0,I2CE) // Ensure SMbus Mode.\r
- Store(0xBF,HSTS) // Clear all but INUSE_STS.\r
- Store(Or(Arg0,1),TXSA) // Read Address in TXSA.\r
-\r
- // Set the SMBus Host control register to 0x48.\r
- // Bit 7: = 0 = reserved\r
- // Bit 6: = 1 = start\r
- // Bit 5: = 0 = disregard, I2C related bit\r
- // Bits 4:2: = 001 = Byte Protocol\r
- // Bit 1: = 0 = Normal Function\r
- // Bit 0: = 0 = Disable interrupt generation\r
-\r
- Store(0x44,HCON)\r
-\r
- // Step 3: Exit the Method correctly.\r
-\r
- If(COMP)\r
- {\r
- Or(HSTS,0xFF,HSTS) // Clear INUSE_STS and others..\r
- Return(DAT0) // Return Success.\r
- }\r
-\r
- Return(0xFFFF) // Return Failure.\r
-}\r
-\r
-// SMBus Write Byte - This function will write a single byte\r
-// of data to a specific Slave Device per SMBus Write Byte\r
-// Protocol.\r
-// Arg0 = Address\r
-// Arg1 = Command\r
-// Arg2 = Data\r
-// Return: Success = 1\r
-// Failure = 0\r
-\r
-Method(SWRB,3,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- // Step 1: Confirm the ICHx SMBus is ready to perform communication.\r
-\r
- If(STRT())\r
- {\r
- Return(0)\r
- }\r
-\r
- // Step 2: Initiate a Write Byte.\r
-\r
- Store(0,I2CE) // Ensure SMbus Mode.\r
- Store(0xBF,HSTS) // Clear all but INUSE_STS.\r
- Store(Arg0,TXSA) // Write Address in TXSA.\r
- Store(Arg1,HCOM) // Command in HCOM.\r
- Store(Arg2,DAT0) // Data in DAT0.\r
-\r
- // Set the SMBus Host control register to 0x48.\r
- // Bit 7: = 0 = reserved\r
- // Bit 6: = 1 = start\r
- // Bit 5: = 0 = disregard, I2C related bit\r
- // Bits 4:2: = 010 = Byte Data Protocol\r
- // Bit 1: = 0 = Normal Function\r
- // Bit 0: = 0 = Disable interrupt generation\r
-\r
- Store(0x48,HCON)\r
-\r
- // Step 3: Exit the Method correctly.\r
-\r
- If(COMP)\r
- {\r
- Or(HSTS,0xFF,HSTS) // Clear INUSE_STS and others..\r
- Return(1) // Return Success.\r
- }\r
-\r
- Return(0) // Return Failure.\r
-}\r
-\r
-// SMBus Read Byte - This function will read a single byte of data\r
-// from a specific slave device per SMBus Read Byte Protocol.\r
-// Arg0 = Address\r
-// Arg1 = Command\r
-// Return: Success = Byte-Size Value\r
-// Failure = Word-Size Value\r
-\r
-Method(SRDB,2,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- // Step 1: Confirm the ICHx SMBus is ready to perform communication.\r
-\r
- If(STRT())\r
- {\r
- Return(0xFFFF)\r
- }\r
-\r
- // Step 2: Initiate a Read Byte.\r
-\r
- Store(0,I2CE) // Ensure SMbus Mode.\r
- Store(0xBF,HSTS) // Clear all but INUSE_STS.\r
- Store(Or(Arg0,1),TXSA) // Read Address in TXSA.\r
- Store(Arg1,HCOM) // Command in HCOM.\r
-\r
- // Set the SMBus Host control register to 0x48.\r
- // Bit 7: = 0 = reserved\r
- // Bit 6: = 1 = start\r
- // Bit 5: = 0 = disregard, I2C related bit\r
- // Bits 4:2: = 010 = Byte Data Protocol\r
- // Bit 1: = 0 = Normal Function\r
- // Bit 0: = 0 = Disable interrupt generation\r
-\r
- Store(0x48,HCON)\r
-\r
- // Step 3: Exit the Method correctly.\r
-\r
- If(COMP)\r
- {\r
- Or(HSTS,0xFF,HSTS) // Clear INUSE_STS and others..\r
- Return(DAT0) // Return Success.\r
- }\r
-\r
- Return(0xFFFF) // Return Failure.\r
-}\r
-\r
-// SMBus Write Word - This function will write a single word\r
-// of data to a specific Slave Device per SMBus Write Word\r
-// Protocol.\r
-// Arg0 = Address\r
-// Arg1 = Command\r
-// Arg2 = Data (16 bits in size)\r
-// Return: Success = 1\r
-// Failure = 0\r
-\r
-Method(SWRW,3,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- // Step 1: Confirm the ICHx SMBus is ready to perform communication.\r
-\r
- If(STRT())\r
- {\r
- Return(0)\r
- }\r
-\r
- // Step 2: Initiate a Write Word.\r
-\r
- Store(0,I2CE) // Ensure SMbus Mode.\r
- Store(0xBF,HSTS) // Clear all but INUSE_STS.\r
- Store(Arg0,TXSA) // Write Address in TXSA.\r
- Store(Arg1,HCOM) // Command in HCOM.\r
- And(Arg2,0xFF,DAT1) // Low byte Data in DAT1.\r
- And(ShiftRight(Arg2,8),0xFF,DAT0) // High byte Data in DAT0.\r
-\r
- // Set the SMBus Host control register to 0x4C.\r
- // Bit 7: = 0 = reserved\r
- // Bit 6: = 1 = start\r
- // Bit 5: = 0 = disregard, I2C related bit\r
- // Bits 4:2: = 011 = Word Data Protocol\r
- // Bit 1: = 0 = Normal Function\r
- // Bit 0: = 0 = Disable interrupt generation\r
-\r
- Store(0x4C,HCON)\r
-\r
- // Step 3: Exit the Method correctly.\r
-\r
- If(COMP())\r
- {\r
- Or(HSTS,0xFF,HSTS) // Clear INUSE_STS and others.\r
- Return(1) // Return Success.\r
- }\r
-\r
- Return(0) // Return Failure.\r
-}\r
-\r
-// SMBus Read Word - This function will read a single byte of data\r
-// from a specific slave device per SMBus Read Word Protocol.\r
-// Arg0 = Address\r
-// Arg1 = Command\r
-// Return: Success = Word-Size Value\r
-// Failure = Dword-Size Value\r
-\r
-Method(SRDW,2,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- // Step 1: Confirm the ICHx SMBus is ready to perform communication.\r
-\r
- If(STRT())\r
- {\r
- Return(0xFFFF)\r
- }\r
-\r
- // Step 2: Initiate a Read Word.\r
-\r
- Store(0,I2CE) // Ensure SMbus Mode.\r
- Store(0xBF,HSTS) // Clear all but INUSE_STS.\r
- Store(Or(Arg0,1),TXSA) // Read Address in TXSA.\r
- Store(Arg1,HCOM) // Command in HCOM.\r
-\r
- // Set the SMBus Host control register to 0x4C.\r
- // Bit 7: = 0 = reserved\r
- // Bit 6: = 1 = start\r
- // Bit 5: = 0 = disregard, I2C related bit\r
- // Bits 4:2: = 011 = Word Data Protocol\r
- // Bit 1: = 0 = Normal Function\r
- // Bit 0: = 0 = Disable interrupt generation\r
-\r
- Store(0x4C,HCON)\r
-\r
- // Step 3: Exit the Method correctly.\r
-\r
- If(COMP())\r
- {\r
- Or(HSTS,0xFF,HSTS) // Clear INUSE_STS and others.\r
- Return(Or(ShiftLeft(DAT0,8),DAT1)) // Return Success.\r
- }\r
-\r
- Return(0xFFFFFFFF) // Return Failure.\r
-}\r
-\r
-// SMBus Block Write - This function will write an entire block of data\r
-// to a specific slave device per SMBus Block Write Protocol.\r
-// Arg0 = Address\r
-// Arg1 = Command\r
-// Arg2 = Buffer of Data to Write\r
-// Arg3 = 1 = I2C Block Write, 0 = SMBus Block Write\r
-// Return: Success = 1\r
-// Failure = 0\r
-\r
-Method(SBLW,4,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- // Step 1: Confirm the ICHx SMBus is ready to perform communication.\r
-\r
- If(STRT())\r
- {\r
- Return(0)\r
- }\r
-\r
- // Step 2: Initiate a Block Write.\r
-\r
- Store(Arg3,I2CE) // Select the proper protocol.\r
- Store(0xBF,HSTS) // Clear all but INUSE_STS.\r
- Store(Arg0,TXSA) // Write Address in TXSA.\r
- Store(Arg1,HCOM) // Command in HCOM.\r
- Store(Sizeof(Arg2),DAT0) // Count in DAT0.\r
- Store(0,Local1) // Init Pointer to Buffer.\r
- Store(DerefOf(Index(Arg2,0)),HBDR) // First Byte in HBD Register.\r
-\r
- // Set the SMBus Host control register to 0x48.\r
- // Bit 7: = 0 = reserved\r
- // Bit 6: = 1 = start\r
- // Bit 5: = 0 = disregard, I2C related bit\r
- // Bits 4:2: = 101 = Block Protocol\r
- // Bit 1: = 0 = Normal Function\r
- // Bit 0: = 0 = Disable interrupt generation\r
-\r
- Store(0x54,HCON)\r
-\r
- // Step 3: Send the entire Block of Data.\r
-\r
- While(LGreater(Sizeof(Arg2),Local1))\r
- {\r
- // Wait up to 200ms for Host Status to get set.\r
-\r
- Store(4000,Local0) // 4000 * 50us = 200ms.\r
-\r
- While(LAnd(LNot(And(HSTS,0x80)),Local0))\r
- {\r
- Decrement(Local0) // Decrement Count.\r
- Stall(50) // Delay = 50us.\r
- }\r
-\r
- If(LNot(Local0)) // Timeout?\r
- {\r
- KILL() // Yes. Kill Communication.\r
- Return(0) // Return failure.\r
- }\r
-\r
- Store(0x80,HSTS) // Clear Host Status.\r
- Increment(Local1) // Point to Next Byte.\r
-\r
- // Place next byte in HBDR if last byte has not been sent.\r
-\r
- If(LGreater(Sizeof(Arg2),Local1))\r
- {\r
- Store(DerefOf(Index(Arg2,Local1)),HBDR)\r
- }\r
- }\r
-\r
- // Step 4: Exit the Method correctly.\r
-\r
- If(COMP())\r
- {\r
- Or(HSTS,0xFF,HSTS) // Clear all status bits.\r
- Return(1) // Return Success.\r
- }\r
-\r
- Return(0) // Return Failure.\r
-}\r
-\r
-// SMBus Block Read - This function will read a block of data from\r
-// a specific slave device per SMBus Block Read Protocol.\r
-// Arg0 = Address\r
-// Arg1 = Command\r
-// Arg2 = 1 = I2C Block Write, 0 = SMBus Block Write\r
-// Return: Success = Data Buffer (First Byte = length)\r
-// Failure = 0\r
-\r
-Method(SBLR,3,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- Name(TBUF, Buffer(256) {})\r
-\r
- // Step 1: Confirm the ICHx SMBus is ready to perform communication.\r
-\r
- If(STRT())\r
- {\r
- Return(0)\r
- }\r
-\r
- // Step 2: Initiate a Block Read.\r
-\r
- Store(Arg2,I2CE) // Select the proper protocol.\r
- Store(0xBF,HSTS) // Clear all but INUSE_STS.\r
- Store(Or(Arg0,1),TXSA) // Read Address in TXSA.\r
- Store(Arg1,HCOM) // Command in HCOM.\r
-\r
- // Set the SMBus Host control register to 0x48.\r
- // Bit 7: = 0 = reserved\r
- // Bit 6: = 1 = start\r
- // Bit 5: = 0 = disregard, I2C related bit\r
- // Bits 4:2: = 101 = Block Protocol\r
- // Bit 1: = 0 = Normal Function\r
- // Bit 0: = 0 = Disable interrupt generation\r
-\r
- Store(0x54,HCON)\r
-\r
- // Step 3: Wait up to 200ms to get the Data Count.\r
-\r
- Store(4000,Local0) // 4000 * 50us = 200ms.\r
-\r
- While(LAnd(LNot(And(HSTS,0x80)),Local0))\r
- {\r
- Decrement(Local0) // Decrement Count.\r
- Stall(50) // Delay = 50us.\r
- }\r
-\r
- If(LNot(Local0)) // Timeout?\r
- {\r
- KILL() // Yes. Kill Communication.\r
- Return(0) // Return failure.\r
- }\r
-\r
- Store(DAT0,Index(TBUF,0)) // Get the Data Count.\r
- Store(0x80,HSTS) // Clear Host Status.\r
- Store(1,Local1) // Local1 = Buffer Pointer.\r
-\r
- // Step 4: Get the Block Data and store it.\r
-\r
- While(LLess(Local1,DerefOf(Index(TBUF,0))))\r
- {\r
- // Wait up to 200ms for Host Status to get set.\r
-\r
- Store(4000,Local0) // 4000 * 50us = 200ms.\r
-\r
- While(LAnd(LNot(And(HSTS,0x80)),Local0))\r
- {\r
- Decrement(Local0) // Decrement Count.\r
- Stall(50) // Delay = 50us.\r
- }\r
-\r
- If(LNot(Local0)) // Timeout?\r
- {\r
- KILL() // Yes. Kill Communication.\r
- Return(0) // Return failure.\r
- }\r
-\r
- Store(HBDR,Index(TBUF,Local1)) // Place into Buffer.\r
- Store(0x80,HSTS) // Clear Host Status.\r
- Increment(Local1)\r
- }\r
-\r
- // Step 5: Exit the Method correctly.\r
-\r
- If(COMP())\r
- {\r
- Or(HSTS,0xFF,HSTS) // Clear INUSE_STS and others.\r
- Return(TBUF) // Return Success.\r
- }\r
-\r
- Return(0) // Return Failure.\r
-}\r
-\r
-\r
-// SMBus Start Check\r
-// Return: Success = 0\r
-// Failure = 1\r
-\r
-Method(STRT,0,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- // Wait up to 200ms to confirm the SMBus Semaphore has been\r
- // released (In Use Status = 0). Note that the Sleep time may take\r
- // longer as the This function will yield the Processor such that it\r
- // may perform different tasks during the delay.\r
-\r
- Store(200,Local0) // 200 * 1ms = 200ms.\r
-\r
- While(Local0)\r
- {\r
- If(And(HSTS,0x40)) // In Use Set?\r
- {\r
- Decrement(Local0) // Yes. Decrement Count.\r
- Sleep(1) // Delay = 1ms.\r
- If(LEqual(Local0,0)) // Count = 0?\r
- {\r
- Return(1) // Return failure.\r
- }\r
- }\r
- Else\r
- {\r
- Store(0,Local0) // In Use Clear. Continue.\r
- }\r
- }\r
-\r
- // In Use Status = 0 during last read, which will make subsequent\r
- // reads return In Use Status = 1 until software clears it. All\r
- // software using ICHx SMBus should check this bit before initiating\r
- // any SMBus communication.\r
-\r
- // Wait up to 200ms to confirm the Host Interface is\r
- // not processing a command.\r
-\r
- Store(4000,Local0) // 4000 * 50us = 200ms.\r
-\r
- While(Local0)\r
- {\r
- If(And(HSTS,0x01)) // Host Busy Set?\r
- {\r
- Decrement(Local0) // Decrement Count.\r
- Stall(50) // Delay = 50us.\r
- If(LEqual(Local0,0)) // Count = 0?\r
- {\r
- KILL() // Yes. Kill Communication.\r
- }\r
- }\r
- Else\r
- {\r
- Return(0)\r
- }\r
- }\r
-\r
- Return(1) // Timeout. Return failure.\r
-}\r
-\r
-// SMBus Completion Check\r
-// Return: Success = 1\r
-// Failure = 0\r
-\r
-Method(COMP,0,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- // Wait for up to 200ms for the Completion Command\r
- // Status to get set.\r
-\r
- Store(4000,Local0) // 4000 * 50us = 200ms.\r
-\r
- While(Local0)\r
- {\r
- If(And(HSTS,0x02)) // Completion Status Set?\r
- {\r
- Return(1) // Yes. We are done.\r
- }\r
- Else\r
- {\r
- Decrement(Local0) // Decrement Count.\r
- Stall(50) // Delay 50us.\r
- If(LEqual(Local0,0)) // Count = 0?\r
- {\r
- KILL() // Yes. Kill Communication.\r
- }\r
- }\r
- }\r
-\r
- Return(0) // Timeout. Return Failure.\r
-}\r
-\r
-// SMBus Kill Command\r
-\r
-Method(KILL,0,Serialized)\r
-{\r
- OperationRegion(SMPB,PCI_Config,0x20,4)\r
- Field(SMPB,DWordAcc,NoLock,Preserve)\r
- {\r
- , 5,\r
- SBAR, 11\r
- }\r
-\r
- // Define various SMBus IO Mapped Registers.\r
-\r
- OperationRegion(SMBI,SystemIO,ShiftLeft(SBAR,5),0x10)\r
- Field(SMBI,ByteAcc,NoLock,Preserve)\r
- {\r
- HSTS, 8, // 0 - Host Status Register\r
- Offset(0x02),\r
- HCON, 8, // 2 - Host Control\r
- HCOM, 8, // 3 - Host Command\r
- TXSA, 8, // 4 - Transmit Slave Address\r
- DAT0, 8, // 5 - Host Data 0\r
- DAT1, 8, // 6 - Host Data 1\r
- HBDR, 8, // 7 - Host Block Data\r
- PECR, 8, // 8 - Packer Error Check\r
- RXSA, 8, // 9 - Receive Slave Address\r
- SDAT, 16, // A - Slave Data\r
- }\r
- Or(HCON,0x02,HCON) // Yes. Send Kill command.\r
- Or(HSTS,0xFF,HSTS) // Clear all status.\r
-}\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Haswell *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2010 - 2015, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-//scope is \_SB.PCI0.XHC\r
-Device(XHC1)\r
-{\r
- Name(_ADR, 0x00140000) //Device 20, Function 0\r
-\r
- //When it is in Host mode, USH core is connected to USB3 microAB(USB3 P1 and USB2 P0)\r
- Name (_DDN, "Baytrail XHCI controller (CCG core/Host only)" )\r
-\r
- Method(XDEP, 0)\r
- {\r
- If(LEqual(OSYS,2013))\r
- {\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- }\r
- }\r
-\r
- Name (_STR, Unicode ("Baytrail XHCI controller (CCG core/Host only)"))\r
- Name(_PRW, Package() {0xD,4})\r
-\r
- Method(_PSW,1)\r
- {\r
- If (LAnd (PMES, PMEE)) {\r
- Store (0, PMEE)\r
- Store (1, PMES)\r
- }\r
- }\r
-\r
- OperationRegion (PMEB, PCI_Config, 0x74, 0x04) // Power Management Control/Status\r
- Field (PMEB, WordAcc, NoLock, Preserve)\r
- {\r
- , 8,\r
- PMEE, 1, //bit8 PME_En\r
- , 6,\r
- PMES, 1 //bit15 PME_Status\r
- }\r
-\r
- Method(_STA, 0)\r
- {\r
- If(LNotEqual(XHCI, 0)) //NVS variable controls present of XHCI controller\r
- {\r
- Return (0xF)\r
- } Else\r
- {\r
- Return (0x0)\r
- }\r
- }\r
-\r
- OperationRegion(XPRT,PCI_Config,0xD0,0x10)\r
- Field(XPRT,DWordAcc,NoLock,Preserve) //usbx_top.doc.xml\r
- {\r
- PR2, 32, //bit[8:0] USB2HCSEL\r
- PR2M, 32, //bit[8:0] USB2HCSELM\r
- PR3, 32, //bit[3:0] USB3SSEN\r
- PR3M, 32 //bit[3:0] USB3SSENM\r
- }\r
-\r
- Device(RHUB)\r
- {\r
- Name(_ADR, Zero) //address 0 is reserved for root hub\r
-\r
- //\r
- // Super Speed Ports - must match _UPC declarations of the coresponding Full Speed Ports.\r
- // Paired with Port 1\r
- Device(SSP1)\r
- {\r
- Name(_ADR, 0x07)\r
-\r
- Method(_UPC,0,Serialized)\r
- {\r
- Name(UPCP, Package()\r
- {\r
- 0xFF, // Port is connectable if non-zero\r
- 0x06, // USB3 uAB connector\r
- 0x00,\r
- 0x00\r
- })\r
- Return(UPCP)\r
- }\r
-\r
- Method(_PLD,0,Serialized)\r
- {\r
- Name(PLDP, Package() //pls check ACPI 5.0 section 6.1.8\r
- {\r
- Buffer(0x14)\r
- {\r
- //31:0 - Bit[6:0]=2 revision is 0x2, Bit[7]=1 Ignore Color Bit[31:8]=0 RGB color is ignored\r
- 0x82, 0x00, 0x00, 0x00,\r
- //63:32 - Bit[47:32]=0 width: 0x0000 Bit[63:48]=0 Height:0x0000\r
- 0x00, 0x00, 0x00, 0x00,\r
- //95:64 - bit[66:64]=b'011 visiable/docking/no lid bit[69:67]=b'001 bottom panel bit[71:70]=b'01 Center bit[73:72]=b'01 Center\r
- // bit[77:74]=6 Horizontal Trapezoid bit[78]=0 bit[86:79]=0 bit[94:87]='0 no group info' bit[95]=0 not a bay\r
- 0x4B, 0x19, 0x00, 0x00,\r
- //127:96 -bit[96]=1 Ejectable bit[97]=1 OSPM Ejection required Bit[105:98]=0 no Cabinet Number\r
- // bit[113:106]=0 no Card cage Number bit[114]=0 no reference shape Bit[118:115]=0 no rotation Bit[123:119]=0 no order\r
- 0x03, 0x00, 0x00, 0x00,\r
- //159:128 Vert. and Horiz. Offsets not supplied\r
- 0xFF, 0xFF, 0xFF, 0xFF\r
- }\r
- })\r
- Return (PLDP)\r
- }\r
- }\r
- //\r
- // High Speed Ports\r
- // pair port with port 7 (SS)\r
- // The UPC declarations for LS/FS/HS and SS ports that are paired to form a USB3.0 compatible connector.\r
- // A "pair" is defined by two ports that declare _PLDs with identical Panel, Vertical Position, Horizontal Postion, Shape, Group Orientation\r
- // and Group Token\r
- Device(HS01)\r
- {\r
- Name(_ADR, 0x01)\r
-\r
- Method(_UPC,0,Serialized)\r
- {\r
- Name(UPCP, Package() { 0xFF,0x06,0x00,0x00 })\r
- Return(UPCP)\r
- }\r
-\r
- Method(_PLD,0,Serialized)\r
- {\r
- Name(PLDP, Package() //pls check ACPI 5.0 section 6.1.8\r
- {\r
- Buffer(0x14)\r
- {\r
- //31:0 - Bit[6:0]=2 revision is 0x2, Bit[7]=1 Ignore Color Bit[31:8]=0 RGB color is ignored\r
- 0x82, 0x00, 0x00, 0x00,\r
- //63:32 - Bit[47:32]=0 width: 0x0000 Bit[63:48]=0 Height:0x0000\r
- 0x00, 0x00, 0x00, 0x00,\r
- //95:64 - bit[66:64]=b'011 visiable/docking/no lid bit[69:67]=b'001 bottom panel bit[71:70]=b'01 Center bit[73:72]=b'01 Center\r
- // bit[77:74]=6 Horizontal Trapezoid bit[78]=0 bit[86:79]=0 bit[94:87]='0 no group info' bit[95]=0 not a bay\r
- 0x4B, 0x19, 0x00, 0x00,\r
- //127:96 -bit[96]=1 Ejectable bit[97]=1 OSPM Ejection required Bit[105:98]=0 no Cabinet Number\r
- // bit[113:106]=0 no Card cage Number bit[114]=0 no reference shape Bit[118:115]=0 no rotation Bit[123:119]=0 no order\r
- 0x03, 0x00, 0x00, 0x00,\r
- //159:128 Vert. and Horiz. Offsets not supplied\r
- 0xFF, 0xFF, 0xFF, 0xFF\r
- }\r
- })\r
- Return (PLDP)\r
- }\r
- }//end of HS01\r
-\r
- // USB2 Type-A/USB2 only\r
- // EHCI debug capable\r
- Device(HS02)\r
- {\r
- Name(_ADR, 0x02) // 0 is for root hub so physical port index starts from 1 (it is port1 in schematic)\r
-\r
- Method(_UPC,0,Serialized)\r
- {\r
- Name(UPCP, Package()\r
- {\r
- 0xFF, // connectable\r
- 0xFF, //\r
- 0x00,\r
- 0x00\r
- })\r
-\r
- Return(UPCP)\r
- }\r
-\r
- Method(_PLD,0,Serialized)\r
- {\r
- Name(PLDP, Package()\r
- {\r
- Buffer(0x14)\r
- {\r
- //31:0 - Bit[6:0]=2 revision is 0x2, Bit[7]=1 Ignore Color Bit[31:8]=0 RGB color is ignored\r
- 0x82, 0x00, 0x00, 0x00,\r
- //63:32 - Bit[47:32]=0 width: 0x0000 Bit[63:48]=0 Height:0x0000\r
- 0x00, 0x00, 0x00, 0x00,\r
- //95:64 - bit[66:64]=b'011 visiable/docking/no lid bit[69:67]=b'001 bottom panel bit[71:70]=b'01 Center bit[73:72]=b'00 Left\r
- // bit[77:74]=2 Square bit[78]=0 bit[86:79]=0 bit[94:87]='0 no group info' bit[95]=0 not a bay\r
- 0x4B, 0x08, 0x00, 0x00,\r
- //127:96 -bit[96]=1 Ejectable bit[97]=1 OSPM Ejection required Bit[105:98]=0 no Cabinet Number\r
- // bit[113:106]=0 no Card cage Number bit[114]=0 no reference shape Bit[118:115]=0 no rotation Bit[123:119]=0 no order\r
- 0x03, 0x00, 0x00, 0x00,\r
- //159:128 Vert. and Horiz. Offsets not supplied\r
- 0xFF, 0xFF, 0xFF, 0xFF\r
- }\r
- })\r
-\r
- Return (PLDP)\r
- }\r
- }//end of HS02\r
- // high speed port 3\r
- Device(HS03)\r
- {\r
- Name(_ADR, 0x03)\r
-\r
- Method(_UPC,0,Serialized)\r
- {\r
- Name(UPCP, Package()\r
- {\r
- 0xFF, // connectable\r
- 0xFF,\r
- 0x00,\r
- 0x00\r
- })\r
-\r
- Return(UPCP)\r
- }\r
-\r
- Method(_RMV, 0) // for XHCICV debug purpose\r
- {\r
- Return(0x0)\r
- }\r
-\r
- Method(_PLD,0,Serialized)\r
- {\r
- Name(PLDP, Package()\r
- {\r
- Buffer(0x14)\r
- {\r
- //31:0 - Bit[6:0]=2 revision is 0x2, Bit[7]=1 Ignore Color Bit[31:8]=0 RGB color is ignored\r
- 0x82, 0x00, 0x00, 0x00,\r
- //63:32 - Bit[47:32]=0 width: 0x0000 Bit[63:48]=0 Height:0x0000\r
- 0x00, 0x00, 0x00, 0x00,\r
- //95:64 - bit[66:64]=b'000 not Visible/no docking/no lid bit[69:67]=6 (b'110) unknown(Vertical Position and Horizontal Position will be ignored)\r
- // bit[71:70]=b'00 Vertical Position ignore bit[73:72]=b'00 Horizontal Position ignore\r
- // bit[77:74]=2 Square bit[78]=0 bit[86:79]=0 bit[94:87]='0 no group info' bit[95]=0 not a bay\r
- 0x30, 0x08, 0x00, 0x00,\r
- //127:96 -bit[96]=0 not Ejectable bit[97]=0 OSPM Ejection not required Bit[105:98]=0 no Cabinet Number\r
- // bit[113:106]=0 no Card cage Number bit[114]=0 no reference shape Bit[118:115]=0 no rotation Bit[123:119]=0 no order\r
- 0x00, 0x00, 0x00, 0x00,\r
- //159:128 Vert. and Horiz. Offsets not supplied\r
- 0xFF, 0xFF, 0xFF, 0xFF\r
- }\r
- })\r
- Return (PLDP)\r
- }\r
- }\r
-\r
- Device(HS04)\r
- {\r
- Name(_ADR, 0x04)\r
-\r
- Method(_UPC,0,Serialized)\r
- {\r
- Name(UPCP, Package()\r
- {\r
- 0xFF, //connectable\r
- 0xFF, //Proprietary connector (FPC connector)\r
- 0x00,\r
- 0x00\r
- })\r
-\r
- Return(UPCP)\r
- }\r
- Method(_PLD,0,Serialized)\r
- {\r
- Name(PLDP, Package()\r
- {\r
- Buffer(0x14)\r
- {\r
- //31:0 - Bit[6:0]=2 revision is 0x2, Bit[7]=1 Ignore Color Bit[31:8]=0 RGB color is ignored\r
- 0x82, 0x00, 0x00, 0x00,\r
- //63:32 - Bit[47:32]=0 width: 0x0000 Bit[63:48]=0 Height:0x0000\r
- 0x00, 0x00, 0x00, 0x00,\r
- //95:64 - bit[66:64]=b'000 not Visible/no docking/no lid bit[69:67]=6 (b'110) unknown(Vertical Position and Horizontal Position will be ignored)\r
- // bit[71:70]=b'00 Vertical Position ignore bit[73:72]=b'00 Horizontal Position ignore\r
- // bit[77:74]=2 Square bit[78]=0 bit[86:79]=0 bit[94:87]='0 no group info' bit[95]=0 not a bay\r
- 0x30, 0x08, 0x00, 0x00,\r
- //127:96 -bit[96]=0 not Ejectable bit[97]=0 OSPM Ejection not required Bit[105:98]=0 no Cabinet Number\r
- // bit[113:106]=0 no Card cage Number bit[114]=0 no reference shape Bit[118:115]=0 no rotation Bit[123:119]=0 no order\r
- 0x00, 0x00, 0x00, 0x00,\r
- //159:128 Vert. and Horiz. Offsets not supplied\r
- 0xFF, 0xFF, 0xFF, 0xFF\r
- }\r
- })\r
-\r
- Return (PLDP)\r
- }\r
- }\r
-\r
-\r
- Device(HSC1) // USB2 HSIC 01\r
- {\r
- Name(_ADR, 0x05)\r
-\r
- Method(_UPC,0,Serialized)\r
- {\r
- Name(UPCP, Package()\r
- {\r
- 0xFF, //connectable\r
- 0xFF, //Proprietary connector (FPC connector)\r
- 0x00,\r
- 0x00\r
- })\r
-\r
- Return(UPCP)\r
- }\r
- Method(_PLD,0,Serialized)\r
- {\r
- Name(PLDP, Package()\r
- {\r
- Buffer(0x14)\r
- {\r
- //31:0 - Bit[6:0]=2 revision is 0x2, Bit[7]=1 Ignore Color Bit[31:8]=0 RGB color is ignored\r
- 0x82, 0x00, 0x00, 0x00,\r
- //63:32 - Bit[47:32]=0 width: 0x0000 Bit[63:48]=0 Height:0x0000\r
- 0x00, 0x00, 0x00, 0x00,\r
- //95:64 - bit[66:64]=b'000 not Visible/no docking/no lid bit[69:67]=6 (b'110) unknown(Vertical Position and Horizontal Position will be ignored)\r
- // bit[71:70]=b'00 Vertical Position ignore bit[73:72]=b'00 Horizontal Position ignore\r
- // bit[77:74]=2 Square bit[78]=0 bit[86:79]=0 bit[94:87]='0 no group info' bit[95]=0 not a bay\r
- 0x30, 0x08, 0x00, 0x00,\r
- //127:96 -bit[96]=0 not Ejectable bit[97]=0 OSPM Ejection not required Bit[105:98]=0 no Cabinet Number\r
- // bit[113:106]=0 no Card cage Number bit[114]=0 no reference shape Bit[118:115]=0 no rotation Bit[123:119]=0 no order\r
- 0x00, 0x00, 0x00, 0x00,\r
- //159:128 Vert. and Horiz. Offsets not supplied\r
- 0xFF, 0xFF, 0xFF, 0xFF\r
- }\r
- })\r
- Return (PLDP)\r
- }\r
- }\r
-\r
- Device(HSC2) // USB2 HSIC 02\r
- {\r
- Name(_ADR, 0x06)\r
-\r
- Method(_UPC,0,Serialized)\r
- {\r
- Name(UPCP, Package()\r
- {\r
- 0xFF, //connectable\r
- 0xFF, //Proprietary connector (FPC connector)\r
- 0x00,\r
- 0x00\r
- })\r
-\r
- Return(UPCP)\r
- }\r
- Method(_PLD,0,Serialized)\r
- {\r
- Name(PLDP, Package()\r
- {\r
- Buffer(0x14)\r
- {\r
- //31:0 - Bit[6:0]=2 revision is 0x2, Bit[7]=1 Ignore Color Bit[31:8]=0 RGB color is ignored\r
- 0x82, 0x00, 0x00, 0x00,\r
- //63:32 - Bit[47:32]=0 width: 0x0000 Bit[63:48]=0 Height:0x0000\r
- 0x00, 0x00, 0x00, 0x00,\r
- //95:64 - bit[66:64]=b'000 not Visible/no docking/no lid bit[69:67]=6 (b'110) unknown(Vertical Position and Horizontal Position will be ignored)\r
- // bit[71:70]=b'00 Vertical Position ignore bit[73:72]=b'00 Horizontal Position ignore\r
- // bit[77:74]=2 Square bit[78]=0 bit[86:79]=0 bit[94:87]='0 no group info' bit[95]=0 not a bay\r
- 0x30, 0x08, 0x00, 0x00,\r
- //127:96 -bit[96]=0 not Ejectable bit[97]=0 OSPM Ejection not required Bit[105:98]=0 no Cabinet Number\r
- // bit[113:106]=0 no Card cage Number bit[114]=0 no reference shape Bit[118:115]=0 no rotation Bit[123:119]=0 no order\r
- 0x00, 0x00, 0x00, 0x00,\r
- //159:128 Vert. and Horiz. Offsets not supplied\r
- 0xFF, 0xFF, 0xFF, 0xFF\r
- }\r
- })\r
- Return (PLDP)\r
- }\r
- }\r
- } //end of root hub\r
-\r
-} // end of XHC1\r
-\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Sandy Bridge *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2015, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-Scope(\_SB)\r
-{\r
-//RTC\r
- Device(RTC) // RTC\r
- {\r
- Name(_HID,EISAID("PNP0B00"))\r
-\r
- Name(_CRS,ResourceTemplate()\r
- {\r
- IO(Decode16,0x70,0x70,0x01,0x08)\r
- })\r
-\r
- Method(_STA,0,Serialized) {\r
-\r
- //\r
- // Report RTC Battery is Prensent or Not Present.\r
- //\r
- If (LEqual(BATT, 1)) {\r
- Return (0xF)\r
- }\r
- Return (0x0)\r
- }\r
- }\r
-//RTC\r
-\r
- Device(HPET) // High Performance Event Timer\r
- {\r
- Name (_HID, EisaId ("PNP0103"))\r
- Name (_UID, 0x00)\r
- Method (_STA, 0, NotSerialized)\r
- {\r
- Return (0x0F)\r
- }\r
-\r
- Method (_CRS, 0, Serialized)\r
- {\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite,\r
- 0xFED00000, // Address Base\r
- 0x00000400, // Address Length\r
- )\r
- Interrupt (ResourceConsumer, Level, ActiveHigh, Exclusive, ,, )\r
- {\r
- 0x00000008, //0xB HPET-2\r
- }\r
- })\r
- Return (RBUF)\r
- }\r
- }\r
-//HPET\r
-\r
- Name(PR00, Package()\r
- {\r
-// SD Host #0 - eMMC\r
- Package() {0x0010FFFF, 0, LNKA, 0 },\r
-// SD Host #1 - SDIO\r
- Package() {0x0011FFFF, 0, LNKB, 0 },\r
-// SD Host #2 - SD Card\r
- Package() {0x0012FFFF, 0, LNKC, 0 },\r
-// SATA Controller\r
- Package() {0x0013FFFF, 0, LNKD, 0 },\r
-// xHCI Host\r
- Package() {0x0014FFFF, 0, LNKE, 0 },\r
-// Low Power Audio Engine\r
- Package() {0x0015FFFF, 0, LNKF, 0 },\r
-// USB OTG\r
- Package() {0x0016FFFF, 0, LNKG, 0 },\r
-// MIPI-HSI/eMMC4.5\r
- Package() {0x0017FFFF, 0, LNKH, 0 },\r
-// LPSS2 DMA\r
-// LPSS2 I2C #4\r
- Package() {0x0018FFFF, 0, LNKB, 0 },\r
-// LPSS2 I2C #1\r
-// LPSS2 I2C #5\r
- Package() {0x0018FFFF, 2, LNKD, 0 },\r
-// LPSS2 I2C #2\r
-// LPSS2 I2C #6\r
- Package() {0x0018FFFF, 3, LNKC, 0 },\r
-// LPSS2 I2C #3\r
-// LPSS2 I2C #7\r
- Package() {0x0018FFFF, 1, LNKA, 0 },\r
-// SeC\r
- Package() {0x001AFFFF, 0, LNKF, 0 },\r
-//\r
-// High Definition Audio Controller\r
- Package() {0x001BFFFF, 0, LNKG, 0 },\r
-//\r
-// EHCI Controller\r
- Package() {0x001DFFFF, 0, LNKH, 0 },\r
-// LPSS DMA\r
- Package() {0x001EFFFF, 0, LNKD, 0 },\r
-// LPSS I2C #0\r
- Package() {0x001EFFFF, 3, LNKA, 0 },\r
-// LPSS I2C #1\r
- Package() {0x001EFFFF, 1, LNKB, 0 },\r
-// LPSS PCM\r
- Package() {0x001EFFFF, 2, LNKC, 0 },\r
-// LPSS I2S\r
-// LPSS HS-UART #0\r
-// LPSS HS-UART #1\r
-// LPSS SPI\r
-// LPC Bridge\r
-//\r
-// SMBus Controller\r
- Package() {0x001FFFFF, 1, LNKC, 0 },\r
-//\r
-// PCIE Root Port #1\r
- Package() {0x001CFFFF, 0, LNKA, 0 },\r
-// PCIE Root Port #2\r
- Package() {0x001CFFFF, 1, LNKB, 0 },\r
-// PCIE Root Port #3\r
- Package() {0x001CFFFF, 2, LNKC, 0 },\r
-// PCIE Root Port #4\r
- Package() {0x001CFFFF, 3, LNKD, 0 },\r
-\r
-// Host Bridge\r
-// Mobile IGFX\r
- Package() {0x0002FFFF, 0, LNKA, 0 },\r
- })\r
-\r
- Name(AR00, Package()\r
- {\r
-// SD Host #0 - eMMC\r
- Package() {0x0010FFFF, 0, 0, 16 },\r
-// SD Host #1 - SDIO\r
- Package() {0x0011FFFF, 0, 0, 17 },\r
-// SD Host #2 - SD Card\r
- Package() {0x0012FFFF, 0, 0, 18 },\r
-// SATA Controller\r
- Package() {0x0013FFFF, 0, 0, 19 },\r
-// xHCI Host\r
- Package() {0x0014FFFF, 0, 0, 20 },\r
-// Low Power Audio Engine\r
- Package() {0x0015FFFF, 0, 0, 21 },\r
-// USB OTG\r
- Package() {0x0016FFFF, 0, 0, 22 },\r
-//\r
-// MIPI-HSI\r
- Package() {0x0017FFFF, 0, 0, 23 },\r
-//\r
-// LPSS2 DMA\r
-// LPSS2 I2C #4\r
- Package() {0x0018FFFF, 0, 0, 17 },\r
-// LPSS2 I2C #1\r
-// LPSS2 I2C #5\r
- Package() {0x0018FFFF, 2, 0, 19 },\r
-// LPSS2 I2C #2\r
-// LPSS2 I2C #6\r
- Package() {0x0018FFFF, 3, 0, 18 },\r
-// LPSS2 I2C #3\r
-// LPSS2 I2C #7\r
- Package() {0x0018FFFF, 1, 0, 16 },\r
-\r
-// SeC\r
- Package() {0x001AFFFF, 0, 0, 21 },\r
-//\r
-// High Definition Audio Controller\r
- Package() {0x001BFFFF, 0, 0, 22 },\r
-//\r
-// EHCI Controller\r
- Package() {0x001DFFFF, 0, 0, 23 },\r
-// LPSS DMA\r
- Package() {0x001EFFFF, 0, 0, 19 },\r
-// LPSS I2C #0\r
- Package() {0x001EFFFF, 3, 0, 16 },\r
-// LPSS I2C #1\r
- Package() {0x001EFFFF, 1, 0, 17 },\r
-// LPSS PCM\r
- Package() {0x001EFFFF, 2, 0, 18 },\r
-// LPSS I2S\r
-// LPSS HS-UART #0\r
-// LPSS HS-UART #1\r
-// LPSS SPI\r
-// LPC Bridge\r
-//\r
-// SMBus Controller\r
- Package() {0x001FFFFF, 1, 0, 18 },\r
-//\r
-// PCIE Root Port #1\r
- Package() {0x001CFFFF, 0, 0, 16 },\r
-// PCIE Root Port #2\r
- Package() {0x001CFFFF, 1, 0, 17 },\r
-// PCIE Root Port #3\r
- Package() {0x001CFFFF, 2, 0, 18 },\r
-// PCIE Root Port #4\r
- Package() {0x001CFFFF, 3, 0, 19 },\r
-// Host Bridge\r
-// Mobile IGFX\r
- Package() {0x0002FFFF, 0, 0, 16 },\r
- })\r
-\r
- Name(PR04, Package()\r
- {\r
-// PCIE Port #1 Slot\r
- Package() {0x0000FFFF, 0, LNKA, 0 },\r
- Package() {0x0000FFFF, 1, LNKB, 0 },\r
- Package() {0x0000FFFF, 2, LNKC, 0 },\r
- Package() {0x0000FFFF, 3, LNKD, 0 },\r
- })\r
-\r
- Name(AR04, Package()\r
- {\r
-// PCIE Port #1 Slot\r
- Package() {0x0000FFFF, 0, 0, 16 },\r
- Package() {0x0000FFFF, 1, 0, 17 },\r
- Package() {0x0000FFFF, 2, 0, 18 },\r
- Package() {0x0000FFFF, 3, 0, 19 },\r
- })\r
-\r
- Name(PR05, Package()\r
- {\r
-// PCIE Port #2 Slot\r
- Package() {0x0000FFFF, 0, LNKB, 0 },\r
- Package() {0x0000FFFF, 1, LNKC, 0 },\r
- Package() {0x0000FFFF, 2, LNKD, 0 },\r
- Package() {0x0000FFFF, 3, LNKA, 0 },\r
- })\r
-\r
- Name(AR05, Package()\r
- {\r
-// PCIE Port #2 Slot\r
- Package() {0x0000FFFF, 0, 0, 17 },\r
- Package() {0x0000FFFF, 1, 0, 18 },\r
- Package() {0x0000FFFF, 2, 0, 19 },\r
- Package() {0x0000FFFF, 3, 0, 16 },\r
- })\r
-\r
- Name(PR06, Package()\r
- {\r
-// PCIE Port #3 Slot\r
- Package() {0x0000FFFF, 0, LNKC, 0 },\r
- Package() {0x0000FFFF, 1, LNKD, 0 },\r
- Package() {0x0000FFFF, 2, LNKA, 0 },\r
- Package() {0x0000FFFF, 3, LNKB, 0 },\r
- })\r
-\r
- Name(AR06, Package()\r
- {\r
-// PCIE Port #3 Slot\r
- Package() {0x0000FFFF, 0, 0, 18 },\r
- Package() {0x0000FFFF, 1, 0, 19 },\r
- Package() {0x0000FFFF, 2, 0, 16 },\r
- Package() {0x0000FFFF, 3, 0, 17 },\r
- })\r
-\r
- Name(PR07, Package()\r
- {\r
-// PCIE Port #4 Slot\r
- Package() {0x0000FFFF, 0, LNKD, 0 },\r
- Package() {0x0000FFFF, 1, LNKA, 0 },\r
- Package() {0x0000FFFF, 2, LNKB, 0 },\r
- Package() {0x0000FFFF, 3, LNKC, 0 },\r
- })\r
-\r
- Name(AR07, Package()\r
- {\r
-// PCIE Port #4 Slot\r
- Package() {0x0000FFFF, 0, 0, 19 },\r
- Package() {0x0000FFFF, 1, 0, 16 },\r
- Package() {0x0000FFFF, 2, 0, 17 },\r
- Package() {0x0000FFFF, 3, 0, 18 },\r
- })\r
-\r
- Name(PR01, Package()\r
- {\r
-// PCI slot 1\r
- Package() {0x0000FFFF, 0, LNKF, 0 },\r
- Package() {0x0000FFFF, 1, LNKG, 0 },\r
- Package() {0x0000FFFF, 2, LNKH, 0 },\r
- Package() {0x0000FFFF, 3, LNKE, 0 },\r
-// PCI slot 2\r
- Package() {0x0001FFFF, 0, LNKG, 0 },\r
- Package() {0x0001FFFF, 1, LNKF, 0 },\r
- Package() {0x0001FFFF, 2, LNKE, 0 },\r
- Package() {0x0001FFFF, 3, LNKH, 0 },\r
-// PCI slot 3\r
- Package() {0x0002FFFF, 0, LNKC, 0 },\r
- Package() {0x0002FFFF, 1, LNKD, 0 },\r
- Package() {0x0002FFFF, 2, LNKB, 0 },\r
- Package() {0x0002FFFF, 3, LNKA, 0 },\r
-// PCI slot 4\r
- Package() {0x0003FFFF, 0, LNKD, 0 },\r
- Package() {0x0003FFFF, 1, LNKC, 0 },\r
- Package() {0x0003FFFF, 2, LNKF, 0 },\r
- Package() {0x0003FFFF, 3, LNKG, 0 },\r
- })\r
-\r
- Name(AR01, Package()\r
- {\r
-// PCI slot 1\r
- Package() {0x0000FFFF, 0, 0, 21 },\r
- Package() {0x0000FFFF, 1, 0, 22 },\r
- Package() {0x0000FFFF, 2, 0, 23 },\r
- Package() {0x0000FFFF, 3, 0, 20 },\r
-// PCI slot 2\r
- Package() {0x0001FFFF, 0, 0, 22 },\r
- Package() {0x0001FFFF, 1, 0, 21 },\r
- Package() {0x0001FFFF, 2, 0, 20 },\r
- Package() {0x0001FFFF, 3, 0, 23 },\r
-// PCI slot 3\r
- Package() {0x0002FFFF, 0, 0, 18 },\r
- Package() {0x0002FFFF, 1, 0, 19 },\r
- Package() {0x0002FFFF, 2, 0, 17 },\r
- Package() {0x0002FFFF, 3, 0, 16 },\r
-// PCI slot 4\r
- Package() {0x0003FFFF, 0, 0, 19 },\r
- Package() {0x0003FFFF, 1, 0, 18 },\r
- Package() {0x0003FFFF, 2, 0, 21 },\r
- Package() {0x0003FFFF, 3, 0, 22 },\r
- })\r
-//---------------------------------------------------------------------------\r
-// List of IRQ resource buffers compatible with _PRS return format.\r
-//---------------------------------------------------------------------------\r
-// Naming legend:\r
-// RSxy, PRSy - name of the IRQ resource buffer to be returned by _PRS, "xy" - last two characters of IRQ Link name.\r
-// Note. PRSy name is generated if IRQ Link name starts from "LNK".\r
-// HLxy , LLxy - reference names, can be used to access bit mask of available IRQs. HL and LL stand for active High(Low) Level triggered Irq model.\r
-//---------------------------------------------------------------------------\r
- Name(PRSA, ResourceTemplate() // Link name: LNKA\r
- {\r
- IRQ(Level, ActiveLow, Shared, LLKA) {3,4,5,6,10,11,12,14,15}\r
- })\r
- Alias(PRSA,PRSB) // Link name: LNKB\r
- Alias(PRSA,PRSC) // Link name: LNKC\r
- Alias(PRSA,PRSD) // Link name: LNKD\r
- Alias(PRSA,PRSE) // Link name: LNKE\r
- Alias(PRSA,PRSF) // Link name: LNKF\r
- Alias(PRSA,PRSG) // Link name: LNKG\r
- Alias(PRSA,PRSH) // Link name: LNKH\r
-//---------------------------------------------------------------------------\r
-// Begin PCI tree object scope\r
-//---------------------------------------------------------------------------\r
-\r
- Device(PCI0) // PCI Bridge "Host Bridge"\r
- {\r
- Name(_HID, EISAID("PNP0A08")) // Indicates PCI Express/PCI-X Mode2 host hierarchy\r
- Name(_CID, EISAID("PNP0A03")) // To support legacy OS that doesn't understand the new HID\r
- Name(_ADR, 0x00000000)\r
- Method(^BN00, 0) { return(0x0000) } // Returns default Bus number for Peer PCI busses. Name can be overriden with control method placed directly under Device scope\r
- Method(_BBN, 0) { return(BN00()) } // Bus number, optional for the Root PCI Bus\r
- Name(_UID, 0x0000) // Unique Bus ID, optional\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
-\r
- Method(_PRT,0)\r
- {\r
- If(PICM) {Return(AR00)} // APIC mode\r
- Return (PR00) // PIC Mode\r
- } // end _PRT\r
-\r
- include("HOST_BUS.ASL")\r
- Device(LPCB) // LPC Bridge\r
- {\r
- Name(_ADR, 0x001F0000)\r
- include("LpcB.asl")\r
- } // end "LPC Bridge"\r
-\r
- } // end PCI0 Bridge "Host Bridge"\r
-} // end _SB scope\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-// Define the following External variables to prevent a WARNING when\r
-// using ASL.EXE and an ERROR when using IASL.EXE.\r
-\r
-External(PDC0)\r
-External(PDC1)\r
-External(PDC2)\r
-External(PDC3)\r
-External(CFGD)\r
-External(\_PR.CPU0._PPC, IntObj)\r
-External(\_SB.PCI0.LPCB.TPM.PTS, MethodObj)\r
-External(\_SB.STR3, DeviceObj)\r
-External(\_SB.I2C1.BATC, DeviceObj)\r
-External(\_SB.DPTF, DeviceObj)\r
-External(\_SB.TCHG, DeviceObj)\r
-External(\_SB.IAOE.PTSL)\r
-External(\_SB.IAOE.WKRS)\r
-\r
-//\r
-// Create a Global MUTEX.\r
-//\r
-Mutex(MUTX,0)\r
-\r
-\r
-\r
-// Port 80h Update:\r
-// Update 8 bits of the 32-bit Port 80h.\r
-//\r
-// Arguments:\r
-// Arg0: 0 = Write Port 80h, Bits 7:0 Only.\r
-// 1 = Write Port 80h, Bits 15:8 Only.\r
-// 2 = Write Port 80h, Bits 23:16 Only.\r
-// 3 = Write Port 80h, Bits 31:24 Only.\r
-// Arg1: 8-bit Value to write\r
-//\r
-// Return Value:\r
-// None\r
-\r
-Method(P8XH,2,Serialized)\r
-{\r
- If(LEqual(Arg0,0)) // Write Port 80h, Bits 7:0.\r
- {\r
- Store(Or(And(P80D,0xFFFFFF00),Arg1),P80D)\r
- }\r
-\r
- If(LEqual(Arg0,1)) // Write Port 80h, Bits 15:8.\r
- {\r
- Store(Or(And(P80D,0xFFFF00FF),ShiftLeft(Arg1,8)),P80D)\r
- }\r
-\r
- If(LEqual(Arg0,2)) // Write Port 80h, Bits 23:16.\r
- {\r
- Store(Or(And(P80D,0xFF00FFFF),ShiftLeft(Arg1,16)),P80D)\r
- }\r
-\r
- If(LEqual(Arg0,3)) // Write Port 80h, Bits 31:24.\r
- {\r
- Store(Or(And(P80D,0x00FFFFFF),ShiftLeft(Arg1,24)),P80D)\r
- }\r
-\r
-}\r
-\r
-//\r
-// Define SW SMI port as an ACPI Operating Region to use for generate SW SMI.\r
-//\r
-OperationRegion (SPRT, SystemIO, 0xB2, 2)\r
-Field (SPRT, ByteAcc, Lock, Preserve)\r
-{\r
- SSMP, 8\r
-}\r
-\r
-// The _PIC Control Method is optional for ACPI design. It allows the\r
-// OS to inform the ASL code which interrupt controller is being used,\r
-// the 8259 or APIC. The reference code in this document will address\r
-// PCI IRQ Routing and resource allocation for both cases.\r
-//\r
-// The values passed into _PIC are:\r
-// 0 = 8259\r
-// 1 = IOAPIC\r
-\r
-Method(\_PIC,1)\r
-{\r
- Store(Arg0,GPIC)\r
- Store(Arg0,PICM)\r
-}\r
-\r
-OperationRegion(SWC0, SystemIO, 0x610, 0x0F)\r
-Field(SWC0, ByteAcc, NoLock, Preserve)\r
-{\r
- G1S, 8, //SWC GPE1_STS\r
- Offset(0x4),\r
- G1E, 8,\r
- Offset(0xA),\r
- G1S2, 8, //SWC GPE1_STS_2\r
- G1S3, 8 //SWC GPE1_STS_3\r
-}\r
-\r
-OperationRegion (SWC1, SystemIO, \PMBS, 0x2C)\r
-Field(SWC1, DWordAcc, NoLock, Preserve)\r
-{\r
- Offset(0x20),\r
- G0S, 32, //GPE0_STS\r
- Offset(0x28),\r
- G0EN, 32 //GPE0_EN\r
-}\r
-\r
-// Prepare to Sleep. The hook is called when the OS is about to\r
-// enter a sleep state. The argument passed is the numeric value of\r
-// the Sx state.\r
-\r
-Method(_PTS,1)\r
-{\r
- Store(0,P80D) // Zero out the entire Port 80h DWord.\r
- P8XH(0,Arg0) // Output Sleep State to Port 80h, Byte 0.\r
-\r
- //clear the 3 SWC status bits\r
- Store(Ones, G1S3)\r
- Store(Ones, G1S2)\r
- Store(1, G1S)\r
-\r
- //set SWC GPE1_EN\r
- Store(1,G1E)\r
-\r
- //clear GPE0_STS\r
- Store(Ones, G0S)\r
-\r
-\r
- If(LEqual(Arg0,3)) // If S3 Suspend\r
- {\r
- //\r
- // Disable Digital Thermal Sensor function when doing S3 suspend\r
- //\r
- If(CondRefOf(DTSE))\r
- {\r
- If(LGreaterEqual(DTSE, 0x01))\r
- {\r
- Store(30, DTSF) // DISABLE_UPDATE_DTS_EVERY_SMI\r
- Store(0xD0, SSMP) // DTS SW SMI\r
- }\r
- }\r
- }\r
-}\r
-\r
-// Wake. This hook is called when the OS is about to wake from a\r
-// sleep state. The argument passed is the numeric value of the\r
-// sleep state the system is waking from.\r
-Method(_WAK,1,Serialized)\r
-{\r
- P8XH(1,0xAB) // Beginning of _WAK.\r
-\r
- Notify(\_SB.PWRB,0x02)\r
-\r
- If(NEXP)\r
- {\r
- // Reinitialize the Native PCI Express after resume\r
- If(And(OSCC,0x02))\r
- {\r
- \_SB.PCI0.NHPG()\r
- }\r
-\r
- If(And(OSCC,0x04)) // PME control granted?\r
- {\r
- \_SB.PCI0.NPME()\r
- }\r
- }\r
-\r
- If(LOr(LEqual(Arg0,3), LEqual(Arg0,4))) // If S3 or S4 Resume\r
- {\r
-\r
-\r
- // If CMP is enabled, we may need to restore the C-State and/or\r
- // P-State configuration, as it may have been saved before the\r
- // configuration was finalized based on OS/driver support.\r
- //\r
- // CFGD[24] = Two or more cores enabled\r
- //\r
- If(And(CFGD,0x01000000))\r
- {\r
- //\r
- // If CMP and the OSYS is WinXP SP1, we will enable C1-SMI if\r
- // C-States are enabled.\r
- //\r
- // CFGD[7:4] = C4, C3, C2, C1 Capable/Enabled\r
- //\r
- //\r
- }\r
-\r
- // Windows XP SP2 does not properly restore the P-State\r
- // upon resume from S4 or S3 with degrade modes enabled.\r
- // Use the existing _PPC methods to cycle the available\r
- // P-States such that the processor ends up running at\r
- // the proper P-State.\r
- //\r
- // Note: For S4, another possible W/A is to always boot\r
- // the system in LFM.\r
- //\r
- If(LEqual(OSYS,2002))\r
- {\r
- If(And(CFGD,0x01))\r
- {\r
- If(LGreater(\_PR.CPU0._PPC,0))\r
- {\r
- Subtract(\_PR.CPU0._PPC,1,\_PR.CPU0._PPC)\r
- PNOT()\r
- Add(\_PR.CPU0._PPC,1,\_PR.CPU0._PPC)\r
- PNOT()\r
- }\r
- Else\r
- {\r
- Add(\_PR.CPU0._PPC,1,\_PR.CPU0._PPC)\r
- PNOT()\r
- Subtract(\_PR.CPU0._PPC,1,\_PR.CPU0._PPC)\r
- PNOT()\r
- }\r
- }\r
- }\r
- }\r
- Return(Package() {0,0})\r
-}\r
-\r
-// Power Notification:\r
-// Perform all needed OS notifications during a\r
-// Power Switch.\r
-//\r
-// Arguments:\r
-// None\r
-//\r
-// Return Value:\r
-// None\r
-\r
-Method(PNOT,0,Serialized)\r
-{\r
- // If MP enabled and driver support is present, notify all\r
- // processors.\r
-\r
- If(MPEN)\r
- {\r
- If(And(PDC0,0x0008))\r
- {\r
- Notify(\_PR.CPU0,0x80) // Eval CPU0 _PPC.\r
-\r
- If(And(PDC0,0x0010))\r
- {\r
- Sleep(100)\r
- Notify(\_PR.CPU0,0x81) // Eval _CST.\r
- }\r
- }\r
-\r
- If(And(PDC1,0x0008))\r
- {\r
- Notify(\_PR.CPU1,0x80) // Eval CPU1 _PPC.\r
-\r
- If(And(PDC1,0x0010))\r
- {\r
- Sleep(100)\r
- Notify(\_PR.CPU1,0x81) // Eval _CST.\r
- }\r
- }\r
-\r
- If(And(PDC2,0x0008))\r
- {\r
- Notify(\_PR.CPU2,0x80) // Eval CPU2 _PPC.\r
-\r
- If(And(PDC2,0x0010))\r
- {\r
- Sleep(100)\r
- Notify(\_PR.CPU2,0x81) // Eval _CST.\r
- }\r
- }\r
-\r
- If(And(PDC3,0x0008))\r
- {\r
- Notify(\_PR.CPU3,0x80) // Eval CPU3 _PPC.\r
-\r
- If(And(PDC3,0x0010))\r
- {\r
- Sleep(100)\r
- Notify(\_PR.CPU3,0x81) // Eval _CST.\r
- }\r
- }\r
- }\r
- Else\r
- {\r
- Notify(\_PR.CPU0,0x80) // Eval _PPC.\r
- Sleep(100)\r
- Notify(\_PR.CPU0,0x81) // Eval _CST\r
- }\r
-}\r
-\r
-//\r
-// System Bus\r
-//\r
-Scope(\_SB)\r
-{\r
- Name(CRTT, 110) // Processor critical temperature\r
- Name(ACTT, 77) // Active temperature limit for processor participant\r
- Name(GCR0, 70) // Critical temperature for Generic participant 0 in degree celsius\r
- Name(GCR1, 70) // Critical temperature for Generic participant 1 in degree celsius\r
- Name(GCR2, 70) // Critical temperature for Generic participant 2 in degree celsius\r
- Name(GCR3, 70) // Critical temperature for Generic participant 3 in degree celsius\r
- Name(GCR4, 70) // Critical temperature for Generic participant 4 in degree celsius\r
- Name(GCR5, 70) // Critical temperature for Generic participant 5 in degree celsius\r
- Name(GCR6, 70) // Critical temperature for Generic participant 6 in degree celsius\r
- Name(PST0, 60) // Passive temperature limit for Generic Participant 0 in degree celsius\r
- Name(PST1, 60) // Passive temperature limit for Generic Participant 1 in degree celsius\r
- Name(PST2, 60) // Passive temperature limit for Generic Participant 2 in degree celsius\r
- Name(PST3, 60) // Passive temperature limit for Generic Participant 3 in degree celsius\r
- Name(PST4, 60) // Passive temperature limit for Generic Participant 4 in degree celsius\r
- Name(PST5, 60) // Passive temperature limit for Generic Participant 5 in degree celsius\r
- Name(PST6, 60) // Passive temperature limit for Generic Participant 6 in degree celsius\r
- Name(LPMV, 3)\r
- Name(PDBG, 0) // DPTF Super debug option\r
- Name(PDPM, 1) // DPTF DPPM enable\r
- Name(PDBP, 1) // DPTF DBPT enable (dynamic battery protection technology)\r
- Name(DLPO, Package()\r
- {\r
- 0x1, // Revision\r
- 0x1, // LPO Enable\r
- 0x1, // LPO StartPState\r
- 25, // LPO StepSize\r
- 0x1, //\r
- 0x1, //\r
- })\r
- Name(BRQD, 0x00) // This is used to determine if DPTF display participant requested Brightness level change\r
- // or it is from Graphics driver. Value of 1 is for DPTF else it is 0\r
-\r
- Method(_INI,0)\r
- {\r
- // NVS has stale DTS data. Get and update the values\r
- // with current temperatures. Note that this will also\r
- // re-arm any AP Thermal Interrupts.\r
- // Read temperature settings from global NVS\r
- Store(DPCT, CRTT)\r
- Store(Subtract(DPPT, 8), ACTT) // Active Trip point = Passive trip point - 8\r
- Store(DGC0, GCR0)\r
- Store(DGC0, GCR1)\r
- Store(DGC1, GCR2)\r
- Store(DGC1, GCR3)\r
- Store(DGC1, GCR4)\r
- Store(DGC2, GCR5)\r
- Store(DGC2, GCR6)\r
- Store(DGP0, PST0)\r
- Store(DGP0, PST1)\r
- Store(DGP1, PST2)\r
- Store(DGP1, PST3)\r
- Store(DGP1, PST4)\r
- Store(DGP2, PST5)\r
- Store(DGP2, PST6)\r
- // Read Current low power mode setting from global NVS\r
- Store(DLPM, LPMV)\r
-\r
-\r
- // Update DPTF Super Debug option\r
- Store(DDBG, PDBG)\r
-\r
-\r
- // Update DPTF LPO Options\r
- Store(LPOE, Index(DLPO,1))\r
- Store(LPPS, Index(DLPO,2))\r
- Store(LPST, Index(DLPO,3))\r
- Store(LPPC, Index(DLPO,4))\r
- Store(LPPF, Index(DLPO,5))\r
- Store(DPME, PDPM)\r
- }\r
-\r
- // Define a (Control Method) Power Button.\r
- Device(PWRB)\r
- {\r
- Name(_HID,EISAID("PNP0C0C"))\r
-\r
- // GPI_SUS0 = GPE16 = Waketime SCI. The PRW isn't working when\r
- // placed in any of the logical locations ( PS2K, PS2M),\r
- // so a Power Button Device was created specifically\r
- // for the WAKETIME_SCI PRW.\r
-\r
- Name(_PRW, Package() {16,4})\r
- }\r
-\r
- Device(SLPB)\r
- {\r
- Name(_HID, EISAID("PNP0C0E"))\r
- } // END SLPB\r
-\r
- Scope(PCI0)\r
- {\r
- Method(_INI,0)\r
- {\r
- // Determine the OS and store the value, where:\r
- //\r
- // OSYS = 2009 = Windows 7 and Windows Server 2008 R2.\r
- // OSYS = 2012 = Windows 8 and Windows Server 2012.\r
- //\r
- // Assume Windows 7 at a minimum.\r
-\r
- Store(2009,OSYS)\r
-\r
- // Check for a specific OS which supports _OSI.\r
-\r
- If(CondRefOf(\_OSI,Local0))\r
- {\r
- // Linux returns _OSI = TRUE for numerous Windows\r
- // strings so that it is fully compatible with\r
- // BIOSes available in the market today. There are\r
- // currently 2 known exceptions to this model:\r
- // 1) Video Repost - Linux supports S3 without\r
- // requireing a Driver, meaning a Video\r
- // Repost will be required.\r
- // 2) On-Screen Branding - a full CMT Logo\r
- // is limited to the WIN2K and WINXP\r
- // Operating Systems only.\r
-\r
- // Use OSYS for Windows Compatibility.\r
- If(\_OSI("Windows 2009")) // Windows 7 or Windows Server 2008 R2\r
- {\r
- Store(2009,OSYS)\r
- }\r
- If(\_OSI("Windows 2012")) // Windows 8 or Windows Server 2012\r
- {\r
- Store(2012,OSYS)\r
- }\r
- If(\_OSI("Windows 2013")) //Windows Blue\r
- {\r
- Store(2013,OSYS)\r
- }\r
-\r
- //\r
- // If CMP is enabled, enable SMM C-State\r
- // coordination. SMM C-State coordination\r
- // will be disabled in _PDC if driver support\r
- // for independent C-States deeper than C1\r
- // is indicated.\r
- }\r
- }\r
-\r
- Method(NHPG,0,Serialized)\r
- {\r
-\r
- }\r
-\r
- Method(NPME,0,Serialized)\r
- {\r
-\r
- }\r
- } // end Scope(PCI0)\r
-\r
- Device (GPED) //virtual GPIO device for ASL based AC/Battery/Expection notification\r
- {\r
- Name (_ADR, 0)\r
- Name (_HID, "INT0002")\r
- Name (_CID, "INT0002")\r
- Name (_DDN, "Virtual GPIO controller" )\r
- Name (_UID, 1)\r
-\r
- Method (_CRS, 0x0, Serialized)\r
- {\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Interrupt (ResourceConsumer, Level, ActiveHigh, Exclusive, ,, ) {0x9} // Was 9\r
- })\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- Return(0x0)\r
- }\r
-\r
- Method (_AEI, 0x0, Serialized)\r
- {\r
- Name(RBUF, ResourceTemplate()\r
- {\r
- GpioInt(Edge, ActiveHigh, ExclusiveAndWake, PullDown,,"\\_SB.GPED",) {2} //pin 2\r
- })\r
- Return(RBUF)\r
- }\r
-\r
- Method(_E02) // _Exx method will be called when interrupt is raised\r
- {\r
- If (LEqual (PWBS, 1))\r
- {\r
- Store (1, PWBS) //Clear PowerButton Status\r
- }\r
- If (LEqual (PMEB, 1))\r
- {\r
- Store (1, PMEB) //Clear PME_B0_STS\r
- }\r
- If (LEqual (\_SB.PCI0.SATA.PMES, 1))\r
- {\r
- Store (1, \_SB.PCI0.SATA.PMES)\r
- Notify (\_SB.PCI0.SATA, 0x02)\r
- }\r
- //\r
- // eMMC 4.41\r
- //\r
- If (LAnd(LEqual (\_SB.PCI0.EM41.PMES, 1), LEqual(PCIM, 1)))\r
- {\r
- Store (1, \_SB.PCI0.EM41.PMES)\r
- Notify (\_SB.PCI0.EM41, 0x02)\r
- }\r
-\r
- //\r
- // eMMC 4.5\r
- //\r
- If (LAnd(LEqual (\_SB.PCI0.EM45.PMES, 1), LEqual(PCIM, 1)))\r
- {\r
- Store (1, \_SB.PCI0.EM45.PMES)\r
- Notify (\_SB.PCI0.EM45, 0x02)\r
- }\r
-\r
- If (LEqual(HDAD, 0))\r
- {\r
- If (LEqual (\_SB.PCI0.HDEF.PMES, 1))\r
- {\r
- Store (1, \_SB.PCI0.HDEF.PMES)\r
- Notify (\_SB.PCI0.HDEF, 0x02)\r
- }\r
- }\r
-\r
- If (LEqual (\_SB.PCI0.EHC1.PMES, 1))\r
- {\r
- Store (1, \_SB.PCI0.EHC1.PMES)\r
- Notify (\_SB.PCI0.EHC1, 0x02)\r
- }\r
- If (LEqual (\_SB.PCI0.XHC1.PMES, 1))\r
- {\r
- Store (1, \_SB.PCI0.XHC1.PMES)\r
- Notify (\_SB.PCI0.XHC1, 0x02)\r
- }\r
- If (LEqual (\_SB.PCI0.SEC0.PMES, 1))\r
- {\r
- Or (\_SB.PCI0.SEC0.PMES, Zero, \_SB.PCI0.SEC0.PMES)\r
- Notify (\_SB.PCI0.SEC0, 0x02)\r
- }\r
- }\r
- } // Device (GPED)\r
-\r
- //--------------------\r
- // GPIO\r
- //--------------------\r
- Device (GPO0)\r
- {\r
- Name (_ADR, 0)\r
- Name (_HID, "INT33FC")\r
- Name (_CID, "INT33B2")\r
- Name (_DDN, "ValleyView2 General Purpose Input/Output (GPIO) controller" )\r
- Name (_UID, 1)\r
- Method (_CRS, 0x0, Serialized)\r
- {\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x0FED0C000, 0x00001000)\r
- Interrupt(ResourceConsumer, Level, ActiveLow, Shared, , , ) {49}\r
-\r
- })\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- //\r
- // GPO driver will report present if any of below New IO bus exist\r
- //\r
- If (LOr(LEqual(L11D, 0), LEqual(L12D, 0))) // LPIO1 PWM #1 or #2 exist\r
- { Return(0xF) }\r
- If (LOr(LEqual(L13D, 0), LEqual(L14D, 0))) // LPIO1 HS-UART #1 or #2 exist\r
- { Return(0xF) }\r
- If (LOr(LEqual(L15D, 0), LEqual(SD1D, 0))) // LPIO1 SPI or SCC SDIO #1 exist\r
- { Return(0xF) }\r
- If (LOr(LEqual(SD2D, 0), LEqual(SD3D, 0))) // SCC SDIO #2 or #3 exist\r
- { Return(0xF) }\r
- If (LOr(LEqual(L21D, 0), LEqual(L22D, 0))) // LPIO2 I2C #1 or #2 exist\r
- { Return(0xF) }\r
- If (LOr(LEqual(L23D, 0), LEqual(L24D, 0))) // LPIO2 I2C #3 or #4 exist\r
- { Return(0xF) }\r
- If (LOr(LEqual(L25D, 0), LEqual(L26D, 0))) // LPIO2 I2C #5 or #6 exist\r
- { Return(0xF) }\r
- If (LEqual(L27D, 0)) // LPIO2 I2C #7 exist\r
- { Return(0xF) }\r
-\r
- Return(0x0)\r
- }\r
-\r
- // Track status of GPIO OpRegion availability for this controller\r
- Name(AVBL, 0)\r
- Method(_REG,2)\r
- {\r
- If (Lequal(Arg0, 8))\r
- {\r
- Store(Arg1, ^AVBL)\r
- }\r
- }\r
-\r
- OperationRegion(GPOP, SystemIo, \GPBS, 0x50)\r
- Field(GPOP, ByteAcc, NoLock, Preserve) {\r
- Offset(0x28), // cfio_ioreg_SC_GP_LVL_63_32_ - [GPIO_BASE_ADDRESS] + 28h\r
- , 21,\r
- BTD3, 1, //This field is not used. Pin not defined in schematics. Closest is GPIO_S5_35 - COMBO_BT_WAKEUP\r
- Offset(0x48), // cfio_ioreg_SC_GP_LVL_95_64_ - [GPIO_BASE_ADDRESS] + 48h\r
- , 30,\r
- SHD3, 1 //GPIO_S0_SC_95 - SENS_HUB_RST_N\r
- }\r
-\r
-\r
-\r
- } // Device (GPO0)\r
-\r
- Device (GPO1)\r
- {\r
- Name (_ADR, 0)\r
- Name (_HID, "INT33FC")\r
- Name (_CID, "INT33B2")\r
- Name (_DDN, "ValleyView2 GPNCORE controller" )\r
- Name (_UID, 2)\r
- Method (_CRS, 0x0, Serialized)\r
- {\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x0FED0D000, 0x00001000)\r
- Interrupt(ResourceConsumer, Level, ActiveLow, Shared, , , ) {48}\r
- })\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- Return(\_SB.GPO0._STA)\r
- }\r
- } // Device (GPO1)\r
-\r
- Device (GPO2)\r
- {\r
- Name (_ADR, 0)\r
- Name (_HID, "INT33FC")\r
- Name (_CID, "INT33B2")\r
- Name (_DDN, "ValleyView2 GPSUS controller" )\r
- Name (_UID, 3)\r
- Method (_CRS, 0x0, Serialized)\r
- {\r
- Name (RBUF, ResourceTemplate ()\r
- {\r
- Memory32Fixed (ReadWrite, 0x0FED0E000, 0x00001000)\r
- Interrupt(ResourceConsumer, Level, ActiveLow, Shared, , , ) {50}\r
- })\r
- Return (RBUF)\r
- }\r
-\r
- Method (_STA, 0x0, NotSerialized)\r
- {\r
- Return(^^GPO0._STA)\r
- }\r
-\r
- // Track status of GPIO OpRegion availability for this controller\r
- Name(AVBL, 0)\r
- Method(_REG,2)\r
- {\r
- If (Lequal(Arg0, 8))\r
- {\r
- Store(Arg1, ^AVBL)\r
- }\r
- }\r
- //Manipulate GPIO line using GPIO operation regions.\r
- Name (GMOD, ResourceTemplate () //One method of creating a Connection for OpRegion accesses in Field definitions\r
- {\r
- //is creating a named object that refers to the connection attributes\r
- GpioIo (Exclusive, PullDefault, 0, 0, IoRestrictionOutputOnly, "\\_SB.GPO2") {21} //sus 21+128 BT+WLAN_ENABLE\r
- })\r
-\r
- OperationRegion(GPOP, SystemIo, \GPBS, 0x100)\r
- Field(GPOP, ByteAcc, NoLock, Preserve) {\r
- Offset(0x88), // cfio_ioreg_SUS_GP_LVL_31_0_ - [GPIO_BASE_ADDRESS] + 88h\r
- , 20,\r
- WFD3, 1\r
- }\r
-\r
-\r
- } // Device (GPO2)\r
- include ("PchScc.asl")\r
- include ("PchLpss.asl")\r
-\r
- Scope(I2C7)\r
- {\r
-\r
- } //End Scope(I2C7)\r
-\r
-} // end Scope(\_SB)\r
-\r
-Name(PICM, 0) // Global Name, returns current Interrupt controller mode; updated from _PIC control method\r
-\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-DefinitionBlock (\r
- "Rtd3.aml",\r
- "SSDT",\r
- 1,\r
- "AcpiRef",\r
- "Msg_Rtd3",\r
- 0x1000\r
-)\r
-{\r
- External(RTD3) //flag if RTD3 is enabled\r
-\r
- If(LEqual(RTD3,1))\r
- {\r
- Scope (\_SB)\r
- {\r
- Name(OSCI, 0) // \_SB._OSC DWORD2 input\r
- Name(OSCO, 0) // \_SB._OSC DWORD2 output\r
-\r
- //Arg0 -- A buffer containing UUID\r
- //Arg1 -- An Interger containing a Revision ID of the buffer format\r
- //Arg2 -- An interger containing a count of entries in Arg3\r
- //Arg3 -- A buffer containing a list of DWORD capacities\r
- Method(_OSC, 4, NotSerialized)\r
- {\r
- // Check for proper UUID\r
- If(LEqual(Arg0, ToUUID("0811B06E-4A27-44F9-8D60-3CBBC22E7B48")))\r
- {\r
- CreateDWordField(Arg3,0,CDW1) //bit1,2 is always clear\r
- CreateDWordField(Arg3,4,CDW2) //Table 6-147 from ACPI spec\r
-\r
- Store(CDW2, OSCI) // Save DWord2\r
- Or(OSCI, 0x4, OSCO) // Only allow _PR3 support\r
-\r
- If(LNotEqual(Arg1,One))\r
- {\r
- Or(CDW1,0x08,CDW1) // Unknown revision\r
- }\r
-\r
- If(LNotEqual(OSCI, OSCO))\r
- {\r
- Or(CDW1,0x10,CDW1) // Capabilities bits were masked\r
- }\r
-\r
- Store(OSCO, CDW2) // Replace DWord2\r
- Return(Arg3)\r
- } Else\r
- {\r
- Or(CDW1,4,CDW1) // Unrecognized UUID\r
- Return(Arg3)\r
- }\r
- }// End _OSC\r
- }\r
- }//end of RTD3 condition\r
-\r
-\r
- //USB RTD3 code\r
- If(LEqual(RTD3,1))\r
- {\r
- Scope(\_SB.PCI0.EHC1.HUBN.PR01.PR13)\r
- {\r
- Name(_PR0, Package() {\PR34})\r
- Name(_PR3, Package() {\PR34})\r
-\r
- Method(_S0W, 0)\r
- {\r
- If(And(\_SB.OSCO, 0x04)) // PMEs can be genrated from D3cold\r
- {\r
- Return(4) // OS comprehends D3cold, as described via \_SB._OSC\r
- } Else\r
- {\r
- Return(3)\r
- }\r
- } // End _S0W\r
- }\r
-\r
- Scope(\_SB.PCI0.EHC1.HUBN.PR01.PR14)\r
- {\r
- Name(_PR0, Package() {\PR34})\r
- Name(_PR3, Package() {\PR34})\r
-\r
- Method(_S0W, 0)\r
- {\r
- If(And(\_SB.OSCO, 0x04))\r
- {\r
- Return(4)\r
- } Else\r
- {\r
- Return(3)\r
- }\r
- } // End _S0W\r
- }\r
-\r
-\r
- Scope(\_SB.PCI0.EHC1.HUBN.PR01.PR15)\r
- {\r
- Name(_PR0, Package() {\PR56})\r
- Name(_PR3, Package() {\PR56})\r
-\r
- Method(_S0W, 0)\r
- {\r
- If(And(\_SB.OSCO, 0x04))\r
- {\r
- Return(4)\r
- } Else\r
- {\r
- Return(3)\r
- }\r
- } // End _S0W\r
- }\r
-\r
- Scope(\_SB.PCI0.EHC1.HUBN.PR01.PR16)\r
- {\r
- Name(_PR0, Package() {\PR56})\r
- Name(_PR3, Package() {\PR56})\r
-\r
- Method(_S0W, 0)\r
- {\r
- If(And(\_SB.OSCO, 0x04))\r
- {\r
- Return(4)\r
- } Else\r
- {\r
- Return(3)\r
- }\r
- } // End _S0W\r
- }\r
-\r
- Scope(\_SB.PCI0.XHC1) // XHCI host only controller\r
- {\r
-\r
- Method(_PS0,0,Serialized) // set device into D0 state\r
- {\r
- }\r
-\r
- Method(_PS3,0,Serialized) // place device into D3H state\r
- {\r
- //write to PMCSR\r
- }\r
-\r
- Method(_DSW, 3,Serialized) // enable or disable the device’s ability to wake a sleeping system.\r
- {\r
- }\r
- }\r
-\r
- Scope(\_SB.PCI0.XHC1.RHUB.HS01)\r
- {\r
-\r
- }\r
-\r
- Scope(\_SB.PCI0.XHC1.RHUB.SSP1)\r
- {\r
-\r
- }\r
-\r
- Scope(\_SB.PCI0.XHC2) // OTG\r
- {\r
-\r
- Method(_PS0,0,Serialized) // set device into D0 state\r
- {\r
- }\r
-\r
- Method(_PS3,0,Serialized) // place device into D3H state\r
- {\r
- //write to PMCSR\r
- }\r
-\r
- Method(_DSW, 3,Serialized) // enable or disable the device’s ability to wake a sleeping system.\r
- {\r
- }\r
- }\r
-\r
- Scope(\_SB.PCI0.XHC2.RHUB.HS01)\r
- {\r
-\r
- }\r
-\r
- Scope(\_SB.PCI0.XHC2.RHUB.SSP1)\r
- {\r
-\r
- }\r
- } //If(LEqual(RTD3,1)) USB\r
-\r
-}//end of SSDT\r
+++ /dev/null
-/** @file\r
- SSDT for RhProxy Driver.\r
-\r
-Copyright (c) 2015, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-DefinitionBlock ("RHPX.aml", "SSDT", 1, "MSFT", "RHPROXY", 1)\r
-{\r
- Scope (\_SB)\r
- {\r
- //\r
- // Test peripheral device node for MinnowBoardMax\r
- //\r
- Device(RHPX)\r
- {\r
- Name(_HID, "MSFT8000")\r
- Name(_CID, "MSFT8000")\r
- Name(_UID, 1)\r
-\r
- Name(_CRS, ResourceTemplate() \r
- { \r
- // Index 0 \r
- SPISerialBus( // Pin 5, 7, 9 , 11 of JP1 for SIO_SPI\r
- 1, // Device selection\r
- PolarityLow, // Device selection polarity\r
- FourWireMode, // wiremode\r
- 8, // databit len\r
- ControllerInitiated, // slave mode\r
- 8000000, // Connection speed\r
- ClockPolarityLow, // Clock polarity\r
- ClockPhaseSecond, // clock phase\r
- "\\_SB.SPI1", // ResourceSource: SPI bus controller name\r
- 0, // ResourceSourceIndex\r
- ResourceConsumer, // Resource usage\r
- JSPI, // DescriptorName: creates name for offset of resource descriptor\r
- ) // Vendor Data \r
- \r
- // Index 1 \r
- I2CSerialBus( // Pin 13, 15 of JP1, for SIO_I2C5 (signal)\r
- 0xFF, // SlaveAddress: bus address (TBD)\r
- , // SlaveMode: default to ControllerInitiated\r
- 400000, // ConnectionSpeed: in Hz\r
- , // Addressing Mode: default to 7 bit\r
- "\\_SB.I2C6", // ResourceSource: I2C bus controller name (For MinnowBoard Max, hardware I2C5(0-based) is reported as ACPI I2C6(1-based))\r
- ,\r
- ,\r
- JI2C, // Descriptor Name: creates name for offset of resource descriptor\r
- ) // VendorData\r
- \r
- // Index 2\r
- UARTSerialBus( // Pin 17, 19 of JP1, for SIO_UART2\r
- 115200, // InitialBaudRate: in bits ber second\r
- , // BitsPerByte: default to 8 bits\r
- , // StopBits: Defaults to one bit\r
- 0xfc, // LinesInUse: 8 1-bit flags to declare line enabled\r
- , // IsBigEndian: default to LittleEndian\r
- , // Parity: Defaults to no parity\r
- , // FlowControl: Defaults to no flow control\r
- 32, // ReceiveBufferSize\r
- 32, // TransmitBufferSize\r
- "\\_SB.URT2", // ResourceSource: UART bus controller name\r
- ,\r
- ,\r
- UAR2, // DescriptorName: creates name for offset of resource descriptor\r
- ) \r
- \r
- // Index 3\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO2",) {0} // Pin 21 of JP1 (GPIO_S5[00])\r
- // Index 4\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO2",) {0} \r
- \r
- // Index 5\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO2",) {1} // Pin 23 of JP1 (GPIO_S5[01])\r
- // Index 6\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO2",) {1}\r
- \r
- // Index 7\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO2",) {2} // Pin 25 of JP1 (GPIO_S5[02])\r
- // Index 8\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO2",) {2} \r
- \r
- // Index 9\r
- UARTSerialBus( // Pin 6, 8, 10, 12 of JP1, for SIO_UART1\r
- 115200, // InitialBaudRate: in bits ber second\r
- , // BitsPerByte: default to 8 bits\r
- , // StopBits: Defaults to one bit\r
- 0xfc, // LinesInUse: 8 1-bit flags to declare line enabled\r
- , // IsBigEndian: default to LittleEndian\r
- , // Parity: Defaults to no parity\r
- FlowControlHardware, // FlowControl: Defaults to no flow control\r
- 32, // ReceiveBufferSize\r
- 32, // TransmitBufferSize\r
- "\\_SB.URT1", // ResourceSource: UART bus controller name\r
- ,\r
- ,\r
- UAR1, // DescriptorName: creates name for offset of resource descriptor\r
- ) \r
- \r
- // Index 10\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {62} // Pin 14 of JP1 (GPIO_SC[62])\r
- // Index 11\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {62} \r
-\r
- // Index 12\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {63} // Pin 16 of JP1 (GPIO_SC[63])\r
- // Index 13\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {63} \r
- \r
- // Index 14\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {65} // Pin 18 of JP1 (GPIO_SC[65])\r
- // Index 15\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {65} \r
- \r
- // Index 16\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {64} // Pin 20 of JP1 (GPIO_SC[64])\r
- // Index 17\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {64} \r
- \r
- // Index 18\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {94} // Pin 22 of JP1 (GPIO_SC[94])\r
- // Index 19\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {94} \r
- \r
- // Index 20\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {95} // Pin 24 of JP1 (GPIO_SC[95])\r
- // Index 21\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {95} \r
- \r
- // Index 22\r
- GpioIo (Shared, PullDefault, 0, 0, IoRestrictionNone, "\\_SB.GPO0",) {54} // Pin 26 of JP1 (GPIO_SC[54])\r
- // Index 23\r
- GpioInt(Edge, ActiveBoth, SharedAndWake, PullNone, 0,"\\_SB.GPO0",) {54}\r
- })\r
- \r
- Name(_DSD, Package() \r
- {\r
- ToUUID("daffd814-6eba-4d8c-8a91-bc9bbf4aa301"),\r
- Package() \r
- {\r
- // SPI Mapping\r
- Package(2) { "bus-SPI-SPI0", Package() { 0 }},\r
-\r
- // TODO: Intel will need to provide the right value for SPI0 properties\r
- Package(2) { "SPI0-MinClockInHz", 100000 },\r
- Package(2) { "SPI0-MaxClockInHz", 15000000 },\r
- // SupportedDataBitLengths takes a list of support data bit length\r
- // Example : Package(2) { "SPI0-SupportedDataBitLengths", Package() { 8, 7, 16 }},\r
- Package(2) { "SPI0-SupportedDataBitLengths", Package() { 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 }},\r
- // I2C Mapping\r
- Package(2) { "bus-I2C-I2C5", Package() { 1 }},\r
- // UART Mapping\r
- Package(2) { "bus-UART-UART2", Package() { 2 }},\r
- Package(2) { "bus-UART-UART1", Package() { 9 }},\r
- }\r
- })\r
- }\r
- }\r
-}
\ No newline at end of file
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 1999 - 2017, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-// THERMAL.ASL represents a Thermal Zone to be used for testing on the\r
-// Customer Reference Boards.\r
-\r
-External(\_SB.DPTF.CTOK, MethodObj)\r
-\r
-Scope(\_TZ)\r
-{\r
-\r
- // Thermal Zone 1 = DTS Thermal Zone.\r
-\r
- ThermalZone(TZ01)\r
- {\r
- // Return the temperature at which the OS must perform a Critcal\r
- // Shutdown.\r
-\r
- Method(_CRT,0,Serialized)\r
- {\r
- Return(Add(2732,Multiply(CRTT,10)))\r
- }\r
-\r
- // Notifies ASL Code the current cooling mode.\r
- // 0 - Active cooling\r
- // 1 - Passive cooling\r
-\r
- Method(_SCP,1,Serialized)\r
- {\r
- Store(Arg0,CTYP)\r
- }\r
-\r
- // _TMP (Temperature)\r
- //\r
- // Return the highest of the CPU temperatures to the OS.\r
- //\r
- // Arguments: (0)\r
- // None\r
- // Return Value:\r
- // An Integer containing the current temperature of the thermal zone (in tenths of degrees Kelvin)\r
- //\r
- Method(_TMP,0,Serialized)\r
- {\r
- If(DTSE)\r
- {\r
- If(LGreater(DTS2, DTS1))\r
- {\r
- Store(DTS2,Local0)\r
- } else\r
- {\r
- Store(DTS1,Local0)\r
- }\r
- If (LEqual(And(Local0, 0x80), 0)) {\r
- Return(Add(2732,Multiply(Local0,10)))\r
- } else {\r
- Add(Subtract(255, Local0), 1, Local0)\r
- Return(Subtract(2732,Multiply(Local0,10)))\r
- }\r
- //\r
- // Else return a static value if both EC and DTS are unavailable.\r
- //\r
- } Else\r
- {\r
- Return(3000) // (3000-2732)/10 = 26.8 degree C\r
- }\r
- }\r
-\r
- // Return the Processor(s) used for Passive Cooling.\r
-\r
- Method(_PSL,0,Serialized)\r
- {\r
- If(LEqual(MPEN, 4))\r
- {\r
- // CMP - Throttling controls all four logical CPUs.\r
- Return(Package() {\_PR.CPU0,\_PR.CPU1,\_PR.CPU2,\_PR.CPU3})\r
- }\r
-\r
- If(MPEN)\r
- {\r
- // CMP - Throttling controls both CPUs.\r
-\r
- Return(Package() {\_PR.CPU0,\_PR.CPU1})\r
- }\r
-\r
- Return(Package() {\_PR.CPU0})\r
- }\r
-\r
- // Returns the temperature at which the OS initiates CPU throttling.\r
-\r
- Method(_PSV,0,Serialized)\r
- {\r
- Return(Add(2732,Multiply(PSVT,10)))\r
- }\r
-\r
- // Returns TC1 value used in the passive cooling formula.\r
-\r
- Method(_TC1,0,Serialized)\r
- {\r
- Return(TC1V)\r
- }\r
-\r
- // Returns TC2 value used in the passive cooling formula.\r
-\r
- Method(_TC2,0,Serialized)\r
- {\r
- Return(TC2V)\r
- }\r
-\r
- // Returns the sampling period used in the passive cooling formula.\r
-\r
- Method(_TSP,0,Serialized)\r
- {\r
- Return(TSPV)\r
- }\r
-\r
- // Returns Hot Temperature\r
-\r
- Method(_HOT,0,Serialized)\r
- {\r
- Subtract(CRTT, 5, Local0)\r
- Return(Add(2732,Multiply(Local0,10)))\r
- }\r
- }\r
-}\r
+++ /dev/null
-/************************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* MPG-MSAE *;\r
-;* *;\r
-;* Copyright (c) 1999 - 2014, Intel Corporation. *;\r
-;* *;\r
-;* ThSPDX-License-Identifier: BSD-2-Clause-Patent\r
-;* *;\r
-;* *;\r
-;* This program has been developed by Intel Corporation. *;\r
-;* Licensee has Intel's permission to incorporate this source code *;\r
-;* into their product, royalty free. This source code may NOT be *;\r
-;* redistributed to anyone without Intel's written permission. *;\r
-;* *;\r
-;* Intel specifically disclaims all warranties, express or *;\r
-;* implied, and all liability, including consequential and other *;\r
-;* indirect damages, for the use of this code, including liability *;\r
-;* for infringement of any proprietary rights, and including the *;\r
-;* warranties of merchantability and fitness for a particular *;\r
-;* purpose. Intel does not assume any responsibility for any *;\r
-;* errors which may appear in this code nor any responsibility to *;\r
-;* update it. *;\r
-;* *;\r
-;* Version: See README.TXT *;\r
-;* *;\r
-;************************************************************************************/\r
-\r
-//\r
-// _DSM : Device Specific Method supporting USB Sideband Deferring function\r
-//\r
-// Arg0: UUID Unique function identifier\r
-// Arg1: Integer Revision Level\r
-// Arg2: Integer Function Index\r
-// Arg3: Package Parameters\r
-//\r
-Method (_DSM, 4, Serialized, 0, UnknownObj, {BuffObj, IntObj, IntObj, PkgObj})\r
-{\r
-\r
- If (LEqual(Arg0, ToUUID ("A5FC708F-8775-4BA6-BD0C-BA90A1EC72F8")))\r
- {\r
- //\r
- // Switch by function index\r
- //\r
- Switch (ToInteger(Arg2))\r
- {\r
- //\r
- // Standard query - A bitmask of functions supported\r
- // Supports function 0-2\r
- //\r
- Case (0)\r
- {\r
- if (LEqual(Arg1, 1)) // test Arg1 for the revision\r
- {\r
- Return (Buffer () {0x07})\r
- }\r
- else\r
- {\r
- Return (Buffer () {0})\r
- }\r
- }\r
- //\r
- // USB Sideband Deferring Support\r
- // 0: USB Sideband Deferring not supported on this device\r
- // 1: USB Sideband Deferring supported\r
- //\r
- Case (1)\r
- {\r
- if (LEqual(SDGV,0xFF)) // check for valid GPE vector\r
- {\r
- Return (0)\r
- }\r
- else\r
- {\r
- Return (1)\r
- }\r
- }\r
- //\r
- // GPE Vector\r
- // Return the bit offset within the GPE block of the GPIO (HOST_ALERT) driven by this device\r
- //\r
- Case (2)\r
- {\r
- Return (SDGV)\r
- }\r
- }\r
- }\r
-\r
- Return (0)\r
-}\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Baytrail *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-\r
-\r
-\r
-// Brightness Notification:\r
-// Generate a brightness related notification\r
-// to the LFP if its populated.\r
-//\r
-// Arguments:\r
-// Arg0: Notification value.\r
-//\r
-// Return Value:\r
-// None\r
-Method(BRTN,1,Serialized)\r
-{\r
- If(LEqual(And(DIDX,0x0F00),0x400))\r
- {\r
- Notify(\_SB.PCI0.GFX0.DD1F,Arg0)\r
- }\r
-}\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- VLV.ASL\r
-\r
-Abstract:\r
-\r
- Baytrail PCI configuration space definition.\r
-\r
---*/\r
-Scope (\_SB.PCI0)\r
-{\r
-\r
- Device(GFX0) // Mobile I.G.D\r
- {\r
- Name(_ADR, 0x00020000)\r
-\r
- Method(GDEP, 0)\r
- {\r
- If(LEqual(OSYS,2013))\r
- {\r
- Name(_DEP, Package(0x1)\r
- {\r
- PEPD\r
- })\r
- }\r
- }\r
-\r
- include("INTELGFX.ASL")\r
- include("INTELISPDev2.ASL")\r
- } // end "Mobile I.G.D"\r
-}//end scope\r
+++ /dev/null
-/*++\r
- Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Wsmt.c\r
-\r
-Abstract:\r
-\r
- This file contains a structure definition for the Windows SMM Security\r
- Mitigations Table (WSMT).\r
-\r
-++*/\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include "AcpiTablePlatform.h"\r
-#include <IndustryStandard/WindowsSmmSecurityMitigationTable.h>\r
-\r
-//\r
-// WSMT Table definition\r
-//\r
-EFI_ACPI_WSMT_TABLE WSMT = {\r
- EFI_ACPI_WINDOWS_SMM_SECURITY_MITIGATION_TABLE_SIGNATURE,\r
- sizeof (EFI_ACPI_WSMT_TABLE),\r
- EFI_WSMT_TABLE_REVISION,\r
- //\r
- // Checksum will be updated at runtime\r
- //\r
- 0,\r
- EFI_ACPI_OEM_ID, // OEMID is a 6 bytes long field\r
- EFI_ACPI_OEM_TABLE_ID, // OEM table identification(8 bytes long)\r
- EFI_ACPI_OEM_REVISION, // OEM revision\r
- EFI_ACPI_CREATOR_ID, // ASL compiler vendor ID\r
- EFI_ACPI_CREATOR_REVISION, // ASL compiler revision number\r
- 0x00000000, // Protection flag\r
-};\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from\r
- // removing the data structure from the executable\r
- //\r
- return (VOID*)&WSMT;\r
-}\r
+++ /dev/null
-/**************************************************************************;\r
-;* *;\r
-;* *;\r
-;* Intel Corporation - ACPI Reference Code for the Sandy Bridge *;\r
-;* Family of Customer Reference Boards. *;\r
-;* *;\r
-;* *;\r
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;\r
-;\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-;* *;\r
-;* *;\r
-;**************************************************************************/\r
-\r
-Name(PMBS, 0x400) // ASL alias for ACPI I/O base address.\r
-Name(SMIP, 0xb2) // I/O port to trigger SMI\r
-Name(GPBS, 0x500) // GPIO Register Block address\r
-Name(APCB, 0xfec00000) // Default I/O APIC(s) memory start address, 0x0FEC00000 - default, 0 - I/O APIC's disabled\r
-Name(APCL, 0x1000) // I/O APIC(s) memory decoded range, 0x1000 - default, 0 - I/O APIC's not decoded\r
-Name(PFDR, 0xfed03034) // PMC Function Disable Register\r
-Name(PMCB, 0xfed03000) // PMC Base Address\r
-Name(PCLK, 0xfed03060) // PMC Clock Control Register\r
-Name(PUNB, 0xfed05000) // PUNIT Base Address\r
-Name(IBAS, 0xfed08000) // ILB Base Address\r
-Name(SRCB, 0xfed1c000) // RCBA (Root Complex Base Address)\r
-Name(SRCL, 0x1000) // RCBA length\r
-Name(HPTB, 0xfed00000) // Same as HPET_BASE_ADDRESS for ASL use\r
-Name(PEBS, 0xe0000000) // PCIe Base\r
-Name(PELN, 0x10000000) //\r
-Name(FMBL, 0x1) // Platform Flavor - Mobile flavor for ASL code.\r
-Name(FDTP, 0x2) // Platform Flavor - Desktop flavor for ASL code.\r
-Name(SDGV, 0x1c) // UHCI Controller HOST_ALERT's bit offset within the GPE block. GPIO[0:15] corresponding to GPE[16:31]\r
-Name(PEHP, 0x1) // _OSC: Pci Express Native Hot Plug Control\r
-Name(SHPC, 0x0) // _OSC: Standard Hot Plug Controller (SHPC) Native Hot Plug control\r
-Name(PEPM, 0x1) // _OSC: Pci Express Native Power Management Events control\r
-Name(PEER, 0x1) // _OSC: Pci Express Advanced Error Reporting control\r
-Name(PECS, 0x1) // _OSC: Pci Express Capability Structure control\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- Vlv2DeviceRefCodeTokenSpace.h\r
-\r
-Abstract:\r
-\r
- Interface definition details for GUID.\r
-\r
---*/\r
-#ifndef __VLV2_REF_CODE__PKG_TOKEN_SPACE_GUID_H__\r
-#define __VLV2_REF_CODE__PKG_TOKEN_SPACE_GUID_H__\r
-\r
-#define EFI_VLV_TOKEN_SPACE_GUID \\r
- { 0xca452c68, 0xdf0c, 0x45c9, {0x82, 0xfb, 0xea, 0xe4, 0x2b, 0x31, 0x29, 0x46}}\r
-extern EFI_GUID gEfiVLVTokenSpaceGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#ifndef _EFI_PTT_PASS_THRU_PPI_H\r
-#define _EFI_PTT_PASS_THRU_PPI_H\r
-\r
-#define PTT_PASS_THRU_PPI_GUID \\r
- { \\r
- 0xc5068bac, 0xa7dc, 0x42f1, 0xae, 0x80, 0xca, 0xa2, 0x4b, 0xb4, 0x90, 0x4b \\r
- }\r
-// {C5068BAC-A7DC-42f1-AE80-CAA24BB4904B}\r
-//static const GUID <<name>> = \r
-//{ 0xc5068bac, 0xa7dc, 0x42f1, { 0xae, 0x80, 0xca, 0xa2, 0x4b, 0xb4, 0x90, 0x4b } };\r
-\r
-\r
-\r
-//#define EFI_PTT_PROTOCOL_GUID HECI_PROTOCOL_GUID\r
-\r
-typedef struct _PTT_PASS_THRU_PPI PTT_PASS_THRU_PPI;\r
-\r
-/**\r
- This service enables the sending of commands to the TPM2.\r
-\r
- @param[in] InputParameterBlockSize Size of the TPM2 input parameter block.\r
- @param[in] InputParameterBlock Pointer to the TPM2 input parameter block.\r
- @param[in,out] OutputParameterBlockSize Size of the TPM2 output parameter block.\r
- @param[in] OutputParameterBlock Pointer to the TPM2 output parameter block.\r
-\r
- @retval EFI_SUCCESS The command byte stream was successfully sent to the device and a response was successfully received.\r
- @retval EFI_DEVICE_ERROR The command was not successfully sent to the device or a response was not successfully received from the device.\r
- @retval EFI_BUFFER_TOO_SMALL The output parameter block is too small. \r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *TPM2_SUBMIT_COMMAND) (\r
- IN PTT_PASS_THRU_PPI *This,\r
- IN UINT32 InputParameterBlockSize,\r
- IN UINT8 *InputParameterBlock,\r
- IN OUT UINT32 *OutputParameterBlockSize,\r
- IN UINT8 *OutputParameterBlock\r
- );\r
-\r
-/**\r
- This service requests use TPM2.\r
-\r
- @retval EFI_SUCCESS Get the control of TPM2 chip.\r
- @retval EFI_NOT_FOUND TPM2 not found.\r
- @retval EFI_DEVICE_ERROR Unexpected device behavior.\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *TPM2_REQUEST_USE_TPM) (\r
- IN PTT_PASS_THRU_PPI *This\r
- );\r
-\r
-typedef struct {\r
- EFI_GUID ProviderGuid;\r
- TPM2_SUBMIT_COMMAND Tpm2SubmitCommand;\r
- TPM2_REQUEST_USE_TPM Tpm2RequestUseTpm;\r
-} PTT_TPM2_DEVICE_INTERFACE;\r
-\r
-\r
-/**\r
- This service register TPM2 device.\r
-\r
- @param Tpm2Device TPM2 device\r
-\r
- @retval EFI_SUCCESS This TPM2 device is registered successfully.\r
- @retval EFI_UNSUPPORTED System does not support register this TPM2 device.\r
- @retval EFI_ALREADY_STARTED System already register this TPM2 device.\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *TPM2_REGISTER_TPM2_DEVICE_LIB) (\r
- IN PTT_PASS_THRU_PPI *This,\r
- IN PTT_TPM2_DEVICE_INTERFACE *Tpm2Device\r
- );\r
- \r
-typedef struct _PTT_PASS_THRU_PPI {\r
- TPM2_SUBMIT_COMMAND Tpm2SubmitCommand;\r
- TPM2_REQUEST_USE_TPM Tpm2RequestUseTpm;\r
- TPM2_REGISTER_TPM2_DEVICE_LIB Tpm2RegisterTpm2DeviceLib;\r
-} PTT_PASS_THRU_PPI;\r
-\r
-extern EFI_GUID gPttPassThruPpiGuid;\r
-\r
-#endif // _EFI_HECI_H\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#ifndef _SEC_FTPM_POLICY_PPI_H_\r
-#define _SEC_FTPM_POLICY_PPI_H_\r
-\r
-#define SEC_FTPM_POLICY_PPI_GUID \\r
- { \\r
- 0x4fd1ba49, 0x8f90, 0x471a, 0xa2, 0xc9, 0x17, 0x3c, 0x7a, 0x73, 0x2f, 0xd0 \\r
- }\r
-\r
-extern EFI_GUID gSeCfTPMPolicyPpiGuid;\r
-\r
-//\r
-// PPI definition\r
-//\r
-typedef struct SEC_FTPM_POLICY_PPI {\r
- BOOLEAN fTPMEnable;\r
-} SEC_FTPM_POLICY_PPI;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#ifndef _EFI_PTT_PASS_THRU_H\r
-#define _EFI_PTT_PASS_THRU_H\r
-\r
-#define PTT_PASS_THRU_PROTOCOL_GUID \\r
- { \\r
- 0x73e2576, 0xf6c1, 0x4b91, 0x92, 0xa9, 0xd4, 0x67, 0x5d, 0xda, 0x34, 0xb1 \\r
- }\r
-// {073E2576-F6C1-4b91-92A9-D4675DDA34B1}\r
-//static const GUID <<name>> = \r
-//{ 0x73e2576, 0xf6c1, 0x4b91, { 0x92, 0xa9, 0xd4, 0x67, 0x5d, 0xda, 0x34, 0xb1 } };\r
-\r
-\r
-//#define EFI_PTT_PROTOCOL_GUID HECI_PROTOCOL_GUID\r
-\r
-typedef struct _PTT_PASS_THRU_PROTOCOL PTT_PASS_THRU_PROTOCOL;\r
-\r
-/**\r
- This service enables the sending of commands to the TPM2.\r
-\r
- @param[in] InputParameterBlockSize Size of the TPM2 input parameter block.\r
- @param[in] InputParameterBlock Pointer to the TPM2 input parameter block.\r
- @param[in,out] OutputParameterBlockSize Size of the TPM2 output parameter block.\r
- @param[in] OutputParameterBlock Pointer to the TPM2 output parameter block.\r
-\r
- @retval EFI_SUCCESS The command byte stream was successfully sent to the device and a response was successfully received.\r
- @retval EFI_DEVICE_ERROR The command was not successfully sent to the device or a response was not successfully received from the device.\r
- @retval EFI_BUFFER_TOO_SMALL The output parameter block is too small. \r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *TPM2_SUBMIT_COMMAND) (\r
- IN PTT_PASS_THRU_PROTOCOL *This,\r
- IN UINT32 InputParameterBlockSize,\r
- IN UINT8 *InputParameterBlock,\r
- IN OUT UINT32 *OutputParameterBlockSize,\r
- IN UINT8 *OutputParameterBlock\r
- );\r
-\r
-/**\r
- This service requests use TPM2.\r
-\r
- @retval EFI_SUCCESS Get the control of TPM2 chip.\r
- @retval EFI_NOT_FOUND TPM2 not found.\r
- @retval EFI_DEVICE_ERROR Unexpected device behavior.\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *TPM2_REQUEST_USE_TPM) (\r
- IN PTT_PASS_THRU_PROTOCOL *This\r
- );\r
-\r
-typedef struct {\r
- EFI_GUID ProviderGuid;\r
- TPM2_SUBMIT_COMMAND Tpm2SubmitCommand;\r
- TPM2_REQUEST_USE_TPM Tpm2RequestUseTpm;\r
-} PTT_TPM2_DEVICE_INTERFACE;\r
-\r
-\r
-/**\r
- This service register TPM2 device.\r
-\r
- @param Tpm2Device TPM2 device\r
-\r
- @retval EFI_SUCCESS This TPM2 device is registered successfully.\r
- @retval EFI_UNSUPPORTED System does not support register this TPM2 device.\r
- @retval EFI_ALREADY_STARTED System already register this TPM2 device.\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *TPM2_REGISTER_TPM2_DEVICE_LIB) (\r
- IN PTT_PASS_THRU_PROTOCOL *This,\r
- IN PTT_TPM2_DEVICE_INTERFACE *Tpm2Device\r
- );\r
- \r
-typedef struct _PTT_PASS_THRU_PROTOCOL {\r
- TPM2_SUBMIT_COMMAND Tpm2SubmitCommand;\r
- TPM2_REQUEST_USE_TPM Tpm2RequestUseTpm;\r
- TPM2_REGISTER_TPM2_DEVICE_LIB Tpm2RegisterTpm2DeviceLib;\r
-} PTT_PASS_THRU_PROTOCOL;\r
-\r
-extern EFI_GUID gPttPassThruProtocolGuid;\r
-\r
-#endif // _EFI_HECI_H\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- PowerManagementAcpiTableStorage.h\r
-\r
-Abstract:\r
-\r
- GUID definition for the Power Management ACPI table storage file name\r
-\r
---*/\r
-\r
-#ifndef _POWER_MANAGEMENT_ACPI_TABLE_STORAGE_H_\r
-#define _POWER_MANAGEMENT_ACPI_TABLE_STORAGE_H_\r
-\r
-#define POWER_MANAGEMENT_ACPI_TABLE_STORAGE_GUID \\r
- { 0x161be597, 0xe9c5, 0x49db, 0xae, 0x50, 0xc4, 0x62, 0xab, 0x54, 0xee, 0xda }\r
-\r
-extern EFI_GUID gPowerManagementAcpiTableStorageGuid;\r
-\r
-#endif\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- VlvPolicy.h\r
-\r
-Abstract:\r
-\r
- Interface definition details between ValleyView MRC and platform drivers during PEI phase.\r
-\r
---*/\r
-\r
-#ifndef _VLV_POLICY_PPI_H_\r
-#define _VLV_POLICY_PPI_H_\r
-\r
-//\r
-// MRC Policy provided by platform for PEI phase {7D84B2C2-22A1-4372-B12C-EBB232D3A6A3}\r
-//\r
-#define VLV_POLICY_PPI_GUID \\r
- { \\r
- 0x7D84B2C2, 0x22A1, 0x4372, 0xB1, 0x2C, 0xEB, 0xB2, 0x32, 0xD3, 0xA6, 0xA3 \\r
- }\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gVlvPolicyPpiGuid;\r
-\r
-//\r
-// PPI revision number\r
-// Any backwards compatible changes to this PPI will result in an update in the revision number\r
-// Major changes will require publication of a new PPI\r
-//\r
-#define MRC_PLATFORM_POLICY_PPI_REVISION 1\r
-\r
-#ifndef MAX_SOCKETS\r
-#define MAX_SOCKETS 4\r
-#endif\r
-\r
-#define S3_TIMING_DATA_LEN 9\r
-#define S3_READ_TRAINING_DATA_LEN 16\r
-#define S3_WRITE_TRAINING_DATA_LEN 12\r
-\r
-#ifndef S3_RESTORE_DATA_LEN\r
-#define S3_RESTORE_DATA_LEN (S3_TIMING_DATA_LEN + S3_READ_TRAINING_DATA_LEN + S3_WRITE_TRAINING_DATA_LEN)\r
-#endif // S3_RESTORE_DATA_LEN\r
-#pragma pack(1)\r
-//\r
-// MRC Platform Data Structure\r
-//\r
-typedef struct {\r
- UINT8 SpdAddressTable[MAX_SOCKETS];\r
- UINT8 TSonDimmSmbusAddress[MAX_SOCKETS];\r
-\r
- UINT16 SmbusBar;\r
- UINT32 IchRcba;\r
- UINT32 WdbBaseAddress; // Write Data Buffer area (WC caching mode)\r
- UINT32 WdbRegionSize;\r
- UINT32 SmBusAddress;\r
- UINT8 UserBd;\r
- UINT8 PlatformType;\r
- UINT8 FastBoot;\r
- UINT8 DynSR;\r
-} VLV_PLATFORM_DATA;\r
-\r
-\r
-typedef struct {\r
- UINT16 MmioSize;\r
- UINT16 GttSize;\r
- UINT8 IgdDvmt50PreAlloc;\r
- UINT8 PrimaryDisplay;\r
- UINT8 PAVPMode;\r
- UINT8 ApertureSize;\r
-} GT_CONFIGURATION;\r
-\r
-typedef struct {\r
- UINT8 EccSupport;\r
- UINT16 DdrFreqLimit;\r
- UINT8 MaxTolud;\r
-} MEMORY_CONFIGURATION;\r
-\r
-\r
-//\r
-// MRC Platform Policiy PPI\r
-//\r
-typedef struct _VLV_POLICY_PPI {\r
- UINT8 Revision;\r
- VLV_PLATFORM_DATA PlatformData;\r
- GT_CONFIGURATION GtConfig;\r
- MEMORY_CONFIGURATION MemConfig;\r
- VOID *S3DataPtr; // was called MRC_PARAMS_SAVE_RESTORE\r
- UINT8 ISPEn; //ISP (IUNIT) Device Enabled\r
- UINT8 ISPPciDevConfig; //ISP (IUNIT) Device Config: 0->B0/D2/F0 for Window OS, 1->B0D3/F0 for Linux OS\r
-} VLV_POLICY_PPI;\r
-\r
-#pragma pack()\r
-\r
-#endif // _VLV_POLICY_PPI_H_\r
+++ /dev/null
-/** \r
- Copyright (c) 2009 - 2013, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-/*++\r
-\r
-Module Name:\r
-\r
- PpmPlatformPolicy.h\r
-\r
-Abstract:\r
-\r
- Interface definition details between PPM and platform drivers during DXE phase.\r
-\r
---*/\r
-#ifndef _PPM_PLATFORM_POLICY_H_\r
-#define _PPM_PLATFORM_POLICY_H_\r
-\r
-//\r
-// PPM policy provided by platform for DXE phase {DDABFEAC-EF63-452c-8F39-ED7FAED8265E}\r
-//\r
-#define PPM_PLATFORM_POLICY_PROTOCOL_GUID \\r
- {0xddabfeac, 0xef63, 0x452c, 0x8f, 0x39, 0xed, 0x7f, 0xae, 0xd8, 0x26, 0x5e}\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gPpmPlatformPolicyProtocolGuid;\r
-\r
-//\r
-// Forward reference for ANSI C compatibility\r
-//\r
-typedef struct _PPM_PLATFORM_POLICY_PROTOCOL PPM_PLATFORM_POLICY_PROTOCOL;\r
-\r
-//\r
-// Protocol revision number\r
-// Any backwards compatible changes to this protocol will result in an update in the revision number\r
-// Major changes will require publication of a new protocol\r
-//\r
-// Revision 1: Original version\r
-// Revision 2: Added T-states field to the PPM_FUNCTION_ENABLES structure, Renamed unused fields - CxPopUpEnable, CxPopDownEnable, FastC4ExitEnable\r
-// Revision 3: Extended VidCpuid to 32 bits for extended CPUID support (Penryn)\r
-// Revision 4: Added support for extended C6 residency enabling\r
-//\r
-#define PPM_PLATFORM_POLICY_PROTOCOL_REVISION 1\r
-#define PPM_PLATFORM_POLICY_PROTOCOL_REVISION_2 2\r
-#define PPM_PLATFORM_POLICY_PROTOCOL_REVISION_3 3\r
-#define PPM_PLATFORM_POLICY_PROTOCOL_REVISION_4 4\r
-\r
-//\r
-// Define maximum number of custom VID states supported\r
-//\r
-#ifndef MAX_CUSTOM_VID_TABLE_STATES\r
-#define MAX_CUSTOM_VID_TABLE_STATES 6\r
-#endif\r
-//\r
-// Custom VID table\r
-//\r
-typedef struct {\r
- UINT8 VidNumber;\r
- UINT32 VidCpuid;\r
- UINT16 VidMaxRatio;\r
- UINT16 VidMaxVid;\r
- UINT16 StateRatio[MAX_CUSTOM_VID_TABLE_STATES];\r
- UINT16 StateVid[MAX_CUSTOM_VID_TABLE_STATES];\r
-} PPM_CUSTOM_VID_TABLE;\r
-\r
-//\r
-// PPM functional enables\r
-//\r
-typedef struct {\r
- UINT8 EnableGv :1; // 0: Disabled; 1: Enabled\r
- UINT8 EnableCx :1;\r
- UINT8 EnableCxe :1;\r
- UINT8 EnableC4 :1;\r
- UINT8 EnableC6 :1;\r
- UINT8 EnableC7 :1;\r
- UINT8 EnableTm :1;\r
- UINT8 Reserve00 :1;\r
- UINT8 Reserve01 :1;\r
- UINT8 EnableTurboMode :1;\r
- UINT8 PowerLimit2 :1;\r
- UINT8 EnableProcHot :1;\r
- UINT8 Reserve02 :1;\r
- UINT8 EnableCMP :1;\r
- UINT8 TStatesEnable :1;\r
- UINT8 Reserve03 :1;\r
- UINT8 Reserve04 ;\r
-\r
-} PPM_FUNCTION_ENABLES;\r
-\r
-\r
-//\r
-// PPM Turbo settings\r
-//\r
-typedef struct _PPM_TURBO_SETTINGS {\r
- UINT16 PowerLimit1;\r
- UINT32 PowerLimit1Time;\r
- UINT16 PowerLimit2;\r
- UINT8 TurboPowerLimitLock;\r
-} PPM_TURBO_SETTINGS;\r
-\r
-//\r
-// Platform Policy\r
-//\r
-struct _PPM_PLATFORM_POLICY_PROTOCOL {\r
- UINT8 Revision;\r
- PPM_FUNCTION_ENABLES FunctionEnables;\r
- PPM_CUSTOM_VID_TABLE CustomVidTable;\r
- PPM_TURBO_SETTINGS TurboSettings;\r
-\r
- UINT8 Reserve00;\r
- UINT8 Reserve01;\r
- UINT8 Reserve02;\r
- UINT8 Reserve03;\r
- UINT8 Reserve04;\r
- UINT8 Reserve05;\r
- UINT8 Reserve06;\r
-\r
- UINT8 S3RestoreMsrSwSmiNumber;\r
- UINT8 Reserve07;\r
- UINT32 Reserve08;\r
- UINT8 Reserve09;\r
- //\r
- // Primary and Secondary Plane Current Limits\r
- //\r
- UINT16 Reserve10;\r
- UINT8 Reserve11;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Types.h\r
-\r
-Abstract:\r
-\r
- This file include all the external data types.\r
-\r
---*/\r
-\r
-#ifndef _TYPES_H_\r
-#define _TYPES_H_\r
-\r
-\r
-\r
-//\r
-// Modifiers to abstract standard types to aid in debug of problems\r
-//\r
-#define CONST const\r
-#define STATIC static\r
-#define VOID void\r
-#define VOLATILE volatile\r
-\r
-//\r
-// Constants. They may exist in other build structures, so #ifndef them.\r
-//\r
-#ifndef TRUE\r
-#define TRUE ((BOOLEAN) 1 == 1)\r
-#endif\r
-\r
-#ifndef FALSE\r
-#define FALSE ((BOOLEAN) 0 == 1)\r
-#endif\r
-\r
-#ifndef NULL\r
-#define NULL ((VOID *) 0)\r
-#endif\r
-\r
-typedef UINT32 STATUS;\r
-#define SUCCESS 0\r
-#define FAILURE 0xFFFFFFFF\r
-\r
-#ifndef MRC_DEADLOOP\r
-#define MRC_DEADLOOP() while (TRUE)\r
-#endif\r
-\r
-#endif\r
+++ /dev/null
-#\r
-#/*++\r
-#\r
-#Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#Module Name:\r
-#\r
-# PowerManagementAcpiTables.inf\r
-#\r
-#Abstract:\r
-#\r
-# Component description file for the ACPI tables\r
-#\r
-#--*/\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PowerManagementAcpiTables2\r
- FILE_GUID = 161BE597-E9C5-49DB-AE50-C462AB54EEDA\r
- MODULE_TYPE = USER_DEFINED\r
- VERSION_STRING = 1.0\r
- EDK_RELEASE_VERSION = 0x00020000\r
- EFI_SPECIFICATION_VERSION = 0x00020000\r
-\r
-\r
-[sources.common]\r
- Ssdt/Cpu0Cst.asl\r
- Ssdt/Cpu0Ist.asl\r
- Ssdt/Cpu0Tst.asl\r
- Ssdt/ApCst.asl\r
- Ssdt/ApIst.asl\r
- Ssdt/ApTst.asl\r
- Ssdt/CpuPm.asl\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
+++ /dev/null
-/*-----------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-\r
- Intel Silvermont Processor Power Management BIOS Reference Code\r
-\r
- Copyright (c) 2006 - 2014, Intel Corporation\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
- Filename: CPU1CST.ASL\r
-\r
- Revision: Refer to Readme\r
-\r
- Date: Refer to Readme\r
-\r
---------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
- This Processor Power Management BIOS Source Code is furnished under license\r
- and may only be used or copied in accordance with the terms of the license.\r
- The information in this document is furnished for informational use only, is\r
- subject to change without notice, and should not be construed as a commitment\r
- by Intel Corporation. Intel Corporation assumes no responsibility or liability\r
- for any errors or inaccuracies that may appear in this document or any\r
- software that may be provided in association with this document.\r
-\r
- Except as permitted by such license, no part of this document may be\r
- reproduced, stored in a retrieval system, or transmitted in any form or by\r
- any means without the express written consent of Intel Corporation.\r
-\r
- WARNING: You are authorized and licensed to install and use this BIOS code\r
- ONLY on an IST PC. This utility may damage any system that does not\r
- meet these requirements.\r
-\r
- An IST PC is a computer which\r
- (1) Is capable of seamlessly and automatically transitioning among\r
- multiple performance states (potentially operating at different\r
- efficiency ratings) based upon power source changes, END user\r
- preference, processor performance demand, and thermal conditions; and\r
- (2) Includes an Intel Pentium II processors, Intel Pentium III\r
- processor, Mobile Intel Pentium III Processor-M, Mobile Intel Pentium 4\r
- Processor-M, Intel Pentium M Processor, or any other future Intel\r
- processors that incorporates the capability to transition between\r
- different performance states by altering some, or any combination of,\r
- the following processor attributes: core voltage, core frequency, bus\r
- frequency, number of processor cores available, or any other attribute\r
- that changes the efficiency (instructions/unit time-power) at which the\r
- processor operates.\r
-\r
--------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-NOTES:\r
- (1) <TODO> - IF the trap range and port definitions do not match those\r
- specified by this reference code, this file must be modified IAW the\r
- individual implmentation.\r
-\r
---------------------------------------------------------------------------------\r
-------------------------------------------------------------------------------*/\r
-\r
-\r
-DefinitionBlock (\r
- "APCST.aml",\r
- "SSDT",\r
- 1,\r
- "PmRef",\r
- "ApCst",\r
- 0x3000\r
- )\r
-{\r
-External(\_PR.CPU1, DeviceObj)\r
-External(\_PR.CPU2, DeviceObj)\r
-External(\_PR.CPU3, DeviceObj)\r
-External(\_PR.CPU0._CST)\r
-\r
- Scope(\_PR.CPU1)\r
- {\r
- Method(_CST,0)\r
- {\r
- //\r
- // Return P0's _CST object.\r
- //\r
- Return(\_PR.CPU0._CST)\r
- }\r
- }\r
-\r
- Scope(\_PR.CPU2)\r
- {\r
- Method(_CST,0)\r
- {\r
- //\r
- // Return P0's _CST object.\r
- //\r
- Return(\_PR.CPU0._CST)\r
- }\r
- }\r
-\r
- Scope(\_PR.CPU3)\r
- {\r
- Method(_CST,0)\r
- {\r
- //\r
- // Return P0's _CST object.\r
- //\r
- Return(\_PR.CPU0._CST)\r
- }\r
- }\r
-} // End of Definition Block\r
+++ /dev/null
-/*-----------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-\r
- Intel Silvermont Processor Power Management BIOS Reference Code\r
-\r
- Copyright (c) 2006 - 2014, Intel Corporation\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
- Filename: APIST.ASL\r
-\r
- Revision: Refer to Readme\r
-\r
- Date: Refer to Readme\r
-\r
---------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
- This Processor Power Management BIOS Source Code is furnished under license\r
- and may only be used or copied in accordance with the terms of the license.\r
- The information in this document is furnished for informational use only, is\r
- subject to change without notice, and should not be construed as a commitment\r
- by Intel Corporation. Intel Corporation assumes no responsibility or liability\r
- for any errors or inaccuracies that may appear in this document or any\r
- software that may be provided in association with this document.\r
-\r
- Except as permitted by such license, no part of this document may be\r
- reproduced, stored in a retrieval system, or transmitted in any form or by\r
- any means without the express written consent of Intel Corporation.\r
-\r
- WARNING: You are authorized and licensed to install and use this BIOS code\r
- ONLY on an IST PC. This utility may damage any system that does not\r
- meet these requirements.\r
-\r
- An IST PC is a computer which\r
- (1) Is capable of seamlessly and automatically transitioning among\r
- multiple performance states (potentially operating at different\r
- efficiency ratings) based upon power source changes, END user\r
- preference, processor performance demand, and thermal conditions; and\r
- (2) Includes an Intel Pentium II processors, Intel Pentium III\r
- processor, Mobile Intel Pentium III Processor-M, Mobile Intel Pentium 4\r
- Processor-M, Intel Pentium M Processor, or any other future Intel\r
- processors that incorporates the capability to transition between\r
- different performance states by altering some, or any combination of,\r
- the following processor attributes: core voltage, core frequency, bus\r
- frequency, number of processor cores available, or any other attribute\r
- that changes the efficiency (instructions/unit time-power) at which the\r
- processor operates.\r
-\r
--------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-NOTES:\r
- (1) <TODO> - IF the trap range and port definitions do not match those\r
- specified by this reference code, this file must be modified IAW the\r
- individual implmentation.\r
-\r
---------------------------------------------------------------------------------\r
-------------------------------------------------------------------------------*/\r
-\r
-\r
-DefinitionBlock (\r
- "APIST.aml",\r
- "SSDT",\r
- 1,\r
- "PmRef",\r
- "ApIst",\r
- 0x3000\r
- )\r
-{\r
- External(\_PR.CPU0._PSS, MethodObj)\r
- External(\_PR.CPU0._PCT, MethodObj)\r
- External(\_PR.CPU0._PPC, IntObj)\r
- External(\_PR.CPU0._PSD, MethodObj)\r
- External(\_PR.CPU1, DeviceObj)\r
- External(\_PR.CPU2, DeviceObj)\r
- External(\_PR.CPU3, DeviceObj)\r
- External (CFGD)\r
- External (PDC0)\r
-\r
- Scope(\_PR.CPU1)\r
- {\r
- Method(_PPC,0)\r
- {\r
- Return(\_PR.CPU0._PPC) // Return P0 _PPC value.\r
- }\r
-\r
- Method(_PCT,0)\r
- {\r
- Return(\_PR.CPU0._PCT) // Return P0 _PCT.\r
- }\r
-\r
- Method(_PSS,0)\r
- {\r
- //Return the same table as CPU0 for CMP cases.\r
- Return(\_PR.CPU0._PSS)\r
- }\r
-\r
- // The _PSD object provides information to the OSPM related\r
- // to P-State coordination between processors in a multi-processor\r
- // configurations.\r
- //\r
- Method(_PSD,0)\r
- {\r
- Return(\_PR.CPU0._PSD) // Return P0 _PSD.\r
- }\r
- }\r
-\r
- Scope(\_PR.CPU2)\r
- {\r
- Method(_PPC,0)\r
- {\r
- Return(\_PR.CPU0._PPC) // Return P0 _PPC value.\r
- }\r
-\r
- Method(_PCT,0)\r
- {\r
- Return(\_PR.CPU0._PCT) // Return P0 _PCT.\r
- }\r
-\r
- Method(_PSS,0)\r
- {\r
- //Return the same table as CPU0 for CMP cases.\r
- Return(\_PR.CPU0._PSS)\r
- }\r
-\r
- // The _PSD object provides information to the OSPM related\r
- // to P-State coordination between processors in a multi-processor\r
- // configurations.\r
- //\r
- Method(_PSD,0)\r
- {\r
- Return(\_PR.CPU0._PSD) // Return P0 _PSD.\r
- }\r
- }\r
-\r
- Scope(\_PR.CPU3)\r
- {\r
- Method(_PPC,0)\r
- {\r
- Return(\_PR.CPU0._PPC) // Return P0 _PPC value.\r
- }\r
-\r
- Method(_PCT,0)\r
- {\r
- Return(\_PR.CPU0._PCT) // Return P0 _PCT.\r
- }\r
-\r
- Method(_PSS,0)\r
- {\r
- //Return the same table as CPU0 for CMP cases.\r
- Return(\_PR.CPU0._PSS)\r
- }\r
-\r
- // The _PSD object provides information to the OSPM related\r
- // to P-State coordination between processors in a multi-processor\r
- // configurations.\r
- //\r
- Method(_PSD,0)\r
- {\r
- Return(\_PR.CPU0._PSD) // Return P0 _PSD.\r
- }\r
- }\r
-} // End of Definition Block\r
+++ /dev/null
-/*-----------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-\r
- Intel Platform Processor Power Management BIOS Reference Code\r
-\r
- Copyright (c) 2007 - 2014, Intel Corporation\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
- Filename: APTST.ASL\r
-\r
- Revision: Refer to Readme\r
-\r
- Date: Refer to Readme\r
-\r
---------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
- This Processor Power Management BIOS Source Code is furnished under license\r
- and may only be used or copied in accordance with the terms of the license.\r
- The information in this document is furnished for informational use only, is\r
- subject to change without notice, and should not be construed as a commitment\r
- by Intel Corporation. Intel Corporation assumes no responsibility or liability\r
- for any errors or inaccuracies that may appear in this document or any\r
- software that may be provided in association with this document.\r
-\r
- Except as permitted by such license, no part of this document may be\r
- reproduced, stored in a retrieval system, or transmitted in any form or by\r
- any means without the express written consent of Intel Corporation.\r
-\r
- WARNING: You are authorized and licensed to install and use this BIOS code\r
- ONLY on an IST PC. This utility may damage any system that does not\r
- meet these requirements.\r
-\r
- An IST PC is a computer which\r
- (1) Is capable of seamlessly and automatically transitioning among\r
- multiple performance states (potentially operating at different\r
- efficiency ratings) based upon power source changes, END user\r
- preference, processor performance demand, and thermal conditions; and\r
- (2) Includes an Intel Pentium II processors, Intel Pentium III\r
- processor, Mobile Intel Pentium III Processor-M, Mobile Intel Pentium 4\r
- Processor-M, Intel Pentium M Processor, or any other future Intel\r
- processors that incorporates the capability to transition between\r
- different performance states by altering some, or any combination of,\r
- the following processor attributes: core voltage, core frequency, bus\r
- frequency, number of processor cores available, or any other attribute\r
- that changes the efficiency (instructions/unit time-power) at which the\r
- processor operates.\r
-\r
--------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-NOTES:\r
- (1) <TODO> - IF the trap range and port definitions do not match those\r
- specified by this reference code, this file must be modified IAW the\r
- individual implmentation.\r
-\r
---------------------------------------------------------------------------------\r
-------------------------------------------------------------------------------*/\r
-\r
-\r
-DefinitionBlock(\r
- "APTST.aml",\r
- "SSDT",\r
- 0x01,\r
- "PmRef",\r
- "ApTst",\r
- 0x3000\r
- )\r
-{\r
- External(\_PR.CPU1, DeviceObj)\r
- External(\_PR.CPU2, DeviceObj)\r
- External(\_PR.CPU3, DeviceObj)\r
- External(\_PR.CPU0._PTC)\r
- External(\_PR.CPU0._TSS)\r
- External(PDC0)\r
- External(CFGD)\r
- External(MPEN)\r
-\r
- Scope(\_PR.CPU1)\r
- {\r
- Name(_TPC, 0) // All T-States are available\r
-\r
- //\r
- // T-State Control/Status interface\r
- //\r
- Method(_PTC, 0)\r
- {\r
- Return(\_PR.CPU0._PTC)\r
- }\r
-\r
- Method(_TSS, 0)\r
- {\r
- Return(\_PR.CPU0._TSS)\r
- }\r
-\r
- //\r
- // T-State Dependency\r
- //\r
- Method(_TSD, 0)\r
- {\r
- //\r
- // IF four cores are supported/enabled && !(direct access to MSR)\r
- // Report 4 processors and SW_ANY as the coordination\r
- // IF two cores are supported/enabled && !(direct access to MSR)\r
- // Report 2 processors and SW_ANY as the coordination type\r
- // ELSE\r
- // Report 1 processor and SW_ALL as the coordination type (domain 1)\r
- //\r
- // CFGD[23] = Four cores enabled\r
- // CFGD[24] = Two or more cores enabled\r
- // PDCx[2] = OSPM is capable of direct access to On\r
- // Demand throttling MSR\r
- //\r
-\r
- If(LNot(And(PDC0,4)))\r
- {\r
- Return(Package(){ // SW_ANY\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFD, // Coord Type- SW_ANY\r
- MPEN // # processors.\r
- }\r
- })\r
- }\r
- Return(Package(){ // SW_ALL\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 1, // Domain #.\r
- 0xFC, // Coord Type- SW_ALL\r
- 1 // # processors.\r
- }\r
- })\r
- }\r
- } // End of CPU1\r
-\r
- Scope(\_PR.CPU2)\r
- {\r
- Name(_TPC, 0) // All T-States are available\r
-\r
- //\r
- // T-State Control/Status interface\r
- //\r
- Method(_PTC, 0)\r
- {\r
- Return(\_PR.CPU0._PTC)\r
- }\r
-\r
- Method(_TSS, 0)\r
- {\r
- Return(\_PR.CPU0._TSS)\r
- }\r
-\r
- //\r
- // T-State Dependency\r
- //\r
- Method(_TSD, 0)\r
- {\r
- //\r
- // IF four cores are supported/enabled && !(direct access to MSR)\r
- // Report 4 processors and SW_ANY as the coordination\r
- // IF two cores are supported/enabled && !(direct access to MSR)\r
- // Report 2 processors and SW_ANY as the coordination type\r
- // ELSE\r
- // Report 1 processor and SW_ALL as the coordination type (domain 1)\r
- //\r
- // CFGD[23] = Four cores enabled\r
- // CFGD[24] = Two or more cores enabled\r
- // PDCx[2] = OSPM is capable of direct access to On\r
- // Demand throttling MSR\r
- //\r
-\r
- If(LNot(And(PDC0,4)))\r
- {\r
- Return(Package(){ // SW_ANY\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFD, // Coord Type- SW_ANY\r
- MPEN // # processors.\r
- }\r
- })\r
- }\r
- Return(Package(){ // SW_ALL\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 1, // Domain #.\r
- 0xFC, // Coord Type- SW_ALL\r
- 1 // # processors.\r
- }\r
- })\r
- }\r
- } // End of CPU2\r
-\r
- Scope(\_PR.CPU3)\r
- {\r
- Name(_TPC, 0) // All T-States are available\r
-\r
- //\r
- // T-State Control/Status interface\r
- //\r
- Method(_PTC, 0)\r
- {\r
- Return(\_PR.CPU0._PTC)\r
- }\r
-\r
- Method(_TSS, 0)\r
- {\r
- Return(\_PR.CPU0._TSS)\r
- }\r
-\r
- //\r
- // T-State Dependency\r
- //\r
- Method(_TSD, 0)\r
- {\r
- //\r
- // IF four cores are supported/enabled && !(direct access to MSR)\r
- // Report 4 processors and SW_ANY as the coordination\r
- // IF two cores are supported/enabled && !(direct access to MSR)\r
- // Report 2 processors and SW_ANY as the coordination type\r
- // ELSE\r
- // Report 1 processor and SW_ALL as the coordination type (domain 1)\r
- //\r
- // CFGD[23] = Four cores enabled\r
- // CFGD[24] = Two or more cores enabled\r
- // PDCx[2] = OSPM is capable of direct access to On\r
- // Demand throttling MSR\r
- //\r
-\r
- If(LNot(And(PDC0,4)))\r
- {\r
- Return(Package(){ // SW_ANY\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFD, // Coord Type- SW_ANY\r
- MPEN // # processors.\r
- }\r
- })\r
- }\r
- Return(Package(){ // SW_ALL\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 1, // Domain #.\r
- 0xFC, // Coord Type- SW_ALL\r
- 1 // # processors.\r
- }\r
- })\r
- }\r
- } // End of CPU3\r
-} // End of Definition Block\r
-\r
+++ /dev/null
-\r
-/*-----------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-\r
- Intel Silvermont Processor Power Management BIOS Reference Code\r
-\r
- Copyright (c) 2006 - 2014, Intel Corporation\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
- Filename: CPU0CST.ASL\r
-\r
- Revision: Refer to Readme\r
-\r
- Date: Refer to Readme\r
-\r
---------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
- This Processor Power Management BIOS Source Code is furnished under license\r
- and may only be used or copied in accordance with the terms of the license.\r
- The information in this document is furnished for informational use only, is\r
- subject to change without notice, and should not be construed as a commitment\r
- by Intel Corporation. Intel Corporation assumes no responsibility or liability\r
- for any errors or inaccuracies that may appear in this document or any\r
- software that may be provided in association with this document.\r
-\r
- Except as permitted by such license, no part of this document may be\r
- reproduced, stored in a retrieval system, or transmitted in any form or by\r
- any means without the express written consent of Intel Corporation.\r
-\r
- WARNING: You are authorized and licensed to install and use this BIOS code\r
- ONLY on an IST PC. This utility may damage any system that does not\r
- meet these requirements.\r
-\r
- An IST PC is a computer which\r
- (1) Is capable of seamlessly and automatically transitioning among\r
- multiple performance states (potentially operating at different\r
- efficiency ratings) based upon power source changes, END user\r
- preference, processor performance demand, and thermal conditions; and\r
- (2) Includes an Intel Pentium II processors, Intel Pentium III\r
- processor, Mobile Intel Pentium III Processor-M, Mobile Intel Pentium 4\r
- Processor-M, Intel Pentium M Processor, or any other future Intel\r
- processors that incorporates the capability to transition between\r
- different performance states by altering some, or any combination of,\r
- the following processor attributes: core voltage, core frequency, bus\r
- frequency, number of processor cores available, or any other attribute\r
- that changes the efficiency (instructions/unit time-power) at which the\r
- processor operates.\r
-\r
--------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-NOTES:\r
- (1) <TODO> - IF the trap range and port definitions do not match those\r
- specified by this reference code, this file must be modified IAW the\r
- individual implmentation.\r
-\r
---------------------------------------------------------------------------------\r
-------------------------------------------------------------------------------*/\r
-\r
-\r
-DefinitionBlock (\r
- "CPU0CST.aml",\r
- "SSDT",\r
- 1,\r
- "PmRef",\r
- "Cpu0Cst",\r
- 0x3001\r
- )\r
-{\r
- External(\_PR.CPU0, DeviceObj)\r
- External(PWRS)\r
- External(CFGD)\r
- External(PDC0)\r
-\r
- Scope(\_PR.CPU0)\r
- {\r
- OperationRegion (DEB0, SystemIO, 0x80, 1) //DBG\r
- Field (DEB0, ByteAcc,NoLock,Preserve) //DBG\r
- { DBG8, 8,} //DBG\r
-\r
- Method (_CST, 0)\r
- {\r
- Store(0x60,DBG8) //DBG\r
-\r
- // IF CMP is supported, but independent C-States beyond C1 are\r
- // not supported; return C1 Halt and rely on BIOS based software\r
- // coordination\r
- //\r
- // CFGD[24] = CMP support\r
- // PDCx[4] = 0 - OS does not support ind. C2/C3 in MP systems\r
- //\r
- // Note: SMI will be generated when both processor enter the\r
- // Halt state.\r
- //\r
- If(LAnd(And(CFGD,0x01000000), LNot(And(PDC0,0x10))))\r
- {\r
- Store(0x61,DBG8) //DBG\r
- Return(Package() {\r
- 1,\r
- Package()\r
- { // C1 halt, but with BIOS coordination\r
- ResourceTemplate(){Register(FFixedHW, 0, 0, 0)},\r
- 1,\r
- 157,\r
- 1000\r
- }\r
- })\r
- }\r
-\r
- // IF MWAIT extensions are supported, use them.\r
- //\r
- // IF C6 capable/enabled AND Battery\r
- // Report MWAIT C1, C2, C6 w/ BM_STS avoidance\r
- // ELSE IF C4 capable/enabled AND Battery\r
- // Report MWAIT C1, C2, C4 w/ BM_STS avoidance\r
- // ELSE IF C3 capable/enabled\r
- // Report MWAIT C1, C2, C3 w/ BM_STS avoidance\r
- // ELSE IF C2 capable/enabled\r
- // Report MWAIT C1, C2\r
- // ELSE\r
- // Report MWAIT C1\r
- //\r
- // CFGD[21] = 1 - MWAIT extensions supported\r
- // CFGD[13] = 1 - C7 Capable/Enabled\r
- // CFGD[12] = 1 - C6S Capable/Enabled\r
- // CFGD[11] = 1 - C6 Capable/Enabled\r
- // CFGD[7] = 1 - C4 Capable/Enabled\r
- // CFGD[5] = 1 - C3 Capable/Enabled\r
- // PDCx[9] = 1 - OS supports MWAIT extensions\r
- // PDCx[8] = 1 - OS supports MWAIT for C1\r
- // (Inferred from PDCx[9] = 1.)\r
- // PDCx[4] = 1 - OS supports independent C2/C3 in MP systems\r
- // or\r
- // NOT CMP (Inferred from previous check.)\r
- //\r
- If(LAnd(And(CFGD, 0x200000), And(PDC0,0x200)))\r
- {\r
- //\r
- // <TODO> The implementor may wish to only report C1-C2\r
- // when on AC power. In this case, the IF clause below can\r
- // be modified to something like:\r
- //\r
- // "If(LAnd(And(CFGD,0x200), LNot(PWRS)))"\r
- //\r
- // Which uses the power state of the system (PWRS) to\r
- // determine whether to allow deepers states.\r
- //\r
- // IF C7 supported AND on battery\r
- // report MWAIT C1, C6, C7\r
- //\r
- // CFGD[13] = C7 Capable/Enabled\r
- // CFGD[11] = C6 Capable/Enabled\r
- //\r
- If(LAnd(And(CFGD,0x2000),And(CFGD,0x40000000)))\r
- {\r
- Store(0x77,DBG8) //DBG\r
- Return( Package()\r
- {\r
- 3,\r
- Package()\r
- { // C1, MWAIT\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- {\r
- // C6, MWAIT Extension with Incremental L2 Shrink\r
- // ResourceTemplate(){Register(FFixedHW, 1, 2, 0x50, 1)},\r
- // C6, MWAIT Extension with No L2 Shrink\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x51, 1)},\r
- 2,\r
- 500,\r
- 10\r
- },\r
- Package()\r
- {\r
- // C7, MWAIT Extension with Full L2 Shrink\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x64, 1)},\r
- 3,\r
- 1500, //PnP setting, 1.5 ms for worst-case exit latency\r
- 10\r
- }\r
- })\r
- }\r
-\r
-\r
- If(LAnd(And(CFGD,0x2000),LNot(And(CFGD,0x40000000))))\r
- {\r
- Store(0x67,DBG8) //DBG\r
- Return( Package()\r
- {\r
- 3,\r
- Package()\r
- { // C1, MWAIT\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- {\r
- // C6, MWAIT Extension with Incremental L2 Shrink\r
- // ResourceTemplate(){Register(FFixedHW, 1, 2, 0x50, 1)},\r
- // C6 = C6NS, MWAIT Extension with No L2 Shrink\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x51, 1)},\r
- 2,\r
- 500,\r
- 10\r
- },\r
- Package()\r
- {\r
-\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x52, 1)},\r
- 3,\r
- 1500, //PnP setting, 1.5 ms for worst-case exit latency\r
- 10\r
- }\r
- })\r
- }\r
-\r
- If(And(CFGD,0x800)) // Setup Max C-State = C6\r
- {\r
- Store(0x76,DBG8) //DBG\r
- Return( Package()\r
- {\r
- 2,\r
- Package()\r
- { // C1, MWAIT\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- },\r
- Package()\r
- {\r
- // C6, MWAIT Extension with Incremental L2 Shrink\r
- // ResourceTemplate(){Register(FFixedHW, 1, 2, 0x50, 1)},\r
- // C6, MWAIT Extension with No L2 Shrink\r
- ResourceTemplate(){Register(FFixedHW, 1, 2, 0x51, 1)},\r
- 2,\r
- 500,\r
- 10\r
- }\r
- })\r
- }\r
- //\r
- // IF no deeper C-States are supported; report MWAIT C1.\r
- //\r
- Store(0x71,DBG8) //DBG\r
- Return(Package()\r
- {\r
- 1,\r
- Package()\r
- { // C1, MWAIT\r
- ResourceTemplate () {Register(FFixedHW, 1, 2, 0x00, 1)},\r
- 1,\r
- 1,\r
- 1000\r
- }\r
- })\r
- }\r
-\r
-\r
- }\r
- }\r
-}\r
-\r
-\r
+++ /dev/null
-/*-----------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-\r
- Intel Silvermont Processor Power Management BIOS Reference Code\r
-\r
- Copyright (c) 2006 - 2014, Intel Corporation\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
- Filename: CPU0IST.ASL\r
-\r
- Revision: Refer to Readme\r
-\r
- Date: Refer to Readme\r
-\r
---------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
- This Processor Power Management BIOS Source Code is furnished under license\r
- and may only be used or copied in accordance with the terms of the license.\r
- The information in this document is furnished for informational use only, is\r
- subject to change without notice, and should not be construed as a commitment\r
- by Intel Corporation. Intel Corporation assumes no responsibility or liability\r
- for any errors or inaccuracies that may appear in this document or any\r
- software that may be provided in association with this document.\r
-\r
- Except as permitted by such license, no part of this document may be\r
- reproduced, stored in a retrieval system, or transmitted in any form or by\r
- any means without the express written consent of Intel Corporation.\r
-\r
- WARNING: You are authorized and licensed to install and use this BIOS code\r
- ONLY on an IST PC. This utility may damage any system that does not\r
- meet these requirements.\r
-\r
- An IST PC is a computer which\r
- (1) Is capable of seamlessly and automatically transitioning among\r
- multiple performance states (potentially operating at different\r
- efficiency ratings) based upon power source changes, END user\r
- preference, processor performance demand, and thermal conditions; and\r
- (2) Includes an Intel Pentium II processors, Intel Pentium III\r
- processor, Mobile Intel Pentium III Processor-M, Mobile Intel Pentium 4\r
- Processor-M, Intel Pentium M Processor, or any other future Intel\r
- processors that incorporates the capability to transition between\r
- different performance states by altering some, or any combination of,\r
- the following processor attributes: core voltage, core frequency, bus\r
- frequency, number of processor cores available, or any other attribute\r
- that changes the efficiency (instructions/unit time-power) at which the\r
- processor operates.\r
-\r
--------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-NOTES:\r
- (1) <TODO> - IF the trap range and port definitions do not match those\r
- specified by this reference code, this file must be modified IAW the\r
- individual implmentation.\r
-\r
---------------------------------------------------------------------------------\r
-------------------------------------------------------------------------------*/\r
-\r
-\r
-DefinitionBlock (\r
- "CPU0IST.aml",\r
- "SSDT",\r
- 0x01,\r
- "PmRef",\r
- "Cpu0Ist",\r
- 0x3000\r
- )\r
-{\r
- External (\_PR.CPU0, DeviceObj)\r
- External (PDC0)\r
- External (CFGD)\r
-\r
- Scope(\_PR.CPU0)\r
- {\r
- //OperationRegion (DEB0, SystemIO, 0x80, 1) //DBG\r
- //Field (DEB0, ByteAcc,NoLock,Preserve) //DBG\r
- //{ DBG8, 8,} //DBG\r
-\r
- Name(_PPC, 0) // Initialize as All States Available.\r
-\r
- // NOTE: For CMP systems; this table is not loaded unless\r
- // the required driver support is present.\r
- // So, we do not check for those cases here.\r
- //\r
- // CFGD[0] = GV3 Capable/Enabled\r
- // PDCx[0] = OS Capable of Hardware P-State control\r
- //\r
- Method(_PCT,0)\r
- {\r
- If(LAnd(And(CFGD,0x0001), And(PDC0,0x0001)))\r
- {\r
- //Store(0xA0,DBG8) //DBG\r
- Return(Package() // Native Mode\r
- {\r
- ResourceTemplate(){Register(FfixedHW, 0, 0, 0)},\r
- ResourceTemplate(){Register(FfixedHW, 0, 0, 0)}\r
- })\r
- }\r
- // @NOTE: IO Trap is not supported. Therefore should not expose any IO interface for _PCT\r
- // For all other cases, report control through the\r
- // SMI interface. (The port used for SMM control is fixed up\r
- // by the initialization code.)\r
- //\r
- Return(Package() // SMM Mode\r
- {\r
- ResourceTemplate(){Register(FfixedHW, 0, 0, 0)},\r
- ResourceTemplate(){Register(FfixedHW, 0, 0, 0)}\r
- })\r
- }\r
-\r
-\r
- // NOTE: For CMP systems; this table is not loaded if MP\r
- // driver support is not present or P-State are disabled.\r
- //\r
- Method(_PSS,0)\r
- {\r
- //\r
- // Report NSPP if:\r
- // (1) GV3 capable (Not checked, see above.)\r
- // (2) Driver support direct hardware control\r
- // (3) MP driver support present (Not checked, see above.)\r
- // else;\r
- // Report SPSS\r
- //\r
- // PDCx[0] = OS Capable of Hardware P-State control\r
- //\r
- If(And(PDC0,0x0001)){\r
- //Store(0xB0,DBG8) //DBG\r
- Return(NPSS)\r
- }\r
- //Store(0xBF,DBG8) //DBG\r
- // Otherwise, report SMM mode\r
- //\r
- Return(SPSS)\r
-\r
- }\r
-\r
- Name(SPSS,Package()\r
- {\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000}\r
- })\r
-\r
- Name(NPSS,Package()\r
- {\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000},\r
- Package(){0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000, 0x80000000}\r
- })\r
-\r
- // The _PSD object provides information to the OSPM related\r
- // to P-State coordination between processors in a multi-processor\r
- // configurations.\r
- //\r
- Method(_PSD,0)\r
- {\r
- //\r
- // IF CMP is supported/enabled\r
- // IF quad core processor\r
- // IF PDC[11]\r
- // Report 4 processors and HW_ALL as the coordination type\r
- // ELSE\r
- // Report 4 processors and SW_ALL as the coordination type\r
- // ELSE\r
- // IF PDC[11]\r
- // Report 2 processors and HW_ALL as the coordination type\r
- // ELSE\r
- // Report 2 processors and SW_ALL as the coordination type\r
- // ELSE\r
- // Report 1 processor and SW_ALL as the coordination type\r
- // (Domain 0)\r
- //\r
- // CFGD[24] = Two or more cores enabled\r
- // CFGD[23] = Four cores enabled\r
- // PDCx[11] = Hardware coordination with hardware feedback\r
- //\r
-\r
- If(And(CFGD,0x1000000)) // CMP Enabled.\r
- {\r
- If(And(CFGD,0x800000)) // 2 or 4 process.\r
- {\r
- If(And(PDC0,0x0800))\r
- {\r
- Return(Package(){ // HW_ALL\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFE, // Coord Type- HW_ALL.\r
- 4 // # processors.\r
- }\r
- })\r
- } // If(And(PDC0,0x0800))\r
- Return(Package(){ // SW_ALL\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFC, // Coord Type- SW_ALL.\r
- 4 // # processors.\r
- }\r
- })\r
- } else {\r
- Return(Package(){ // HW_ALL\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFE, // Coord Type- HW_ALL.\r
- 2 // # processors.\r
- }\r
- })\r
- }\r
- } // If(And(CFGD,0x1000000)) // CMP Enabled.\r
-\r
- Return(Package(){ // SW_ALL\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFC, // Coord Type- SW_ALL.\r
- 1 // # processors.\r
- }\r
- })\r
- } // Method(_PSD,0)\r
- } // Scope(\_PR.CPU0)\r
-} // End of Definition Block\r
-\r
-\r
+++ /dev/null
-/*-----------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-\r
- Intel Silvermont Processor Power Management BIOS Reference Code\r
-\r
- Copyright (c) 2006 - 2014, Intel Corporation\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
- Filename: CPU0TST.ASL\r
-\r
- Revision: Refer to Readme\r
-\r
- Date: Refer to Readme\r
-\r
---------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
- This Processor Power Management BIOS Source Code is furnished under license\r
- and may only be used or copied in accordance with the terms of the license.\r
- The information in this document is furnished for informational use only, is\r
- subject to change without notice, and should not be construed as a commitment\r
- by Intel Corporation. Intel Corporation assumes no responsibility or liability\r
- for any errors or inaccuracies that may appear in this document or any\r
- software that may be provided in association with this document.\r
-\r
- Except as permitted by such license, no part of this document may be\r
- reproduced, stored in a retrieval system, or transmitted in any form or by\r
- any means without the express written consent of Intel Corporation.\r
-\r
- WARNING: You are authorized and licensed to install and use this BIOS code\r
- ONLY on an IST PC. This utility may damage any system that does not\r
- meet these requirements.\r
-\r
- An IST PC is a computer which\r
- (1) Is capable of seamlessly and automatically transitioning among\r
- multiple performance states (potentially operating at different\r
- efficiency ratings) based upon power source changes, end user\r
- preference, processor performance demand, and thermal conditions; and\r
- (2) Includes an Intel Pentium II processors, Intel Pentium III\r
- processor, Mobile Intel Pentium III Processor-M, Mobile Intel Pentium 4\r
- Processor-M, Intel Pentium M Processor, or any other future Intel\r
- processors that incorporates the capability to transition between\r
- different performance states by altering some, or any combination of,\r
- the following processor attributes: core voltage, core frequency, bus\r
- frequency, number of processor cores available, or any other attribute\r
- that changes the efficiency (instructions/unit time-power) at which the\r
- processor operates.\r
-\r
--------------------------------------------------------------------------------\r
--------------------------------------------------------------------------------\r
-\r
-NOTES:\r
- (1) <TODO> - IF the trap range and port definitions do not match those\r
- specified by this reference code, this file must be modified IAW the\r
- individual implmentation.\r
-\r
---------------------------------------------------------------------------------\r
-------------------------------------------------------------------------------*/\r
-\r
-DefinitionBlock(\r
- "CPU0TST.aml",\r
- "SSDT",\r
- 0x01,\r
- "PmRef",\r
- "Cpu0Tst",\r
- 0x3000\r
- )\r
-{\r
- External(\_PR.CPU0, DeviceObj)\r
- External(PDC0)\r
- External(CFGD)\r
- External(_PSS)\r
-\r
- Scope(\_PR.CPU0)\r
- {\r
- Name(_TPC, 0) // All T-States are available\r
-\r
- //\r
- // T-State Control/Status interface\r
- //\r
- Method(_PTC, 0)\r
- {\r
- //\r
- // IF OSPM is capable of direct access to MSR\r
- // Report MSR interface\r
- // ELSE\r
- // Report I/O interface\r
- //\r
- // PDCx[2] = OSPM is capable of direct access to On\r
- // Demand throttling MSR\r
- //\r
- If(And(PDC0, 0x0004)) {\r
- Return(Package() {\r
- ResourceTemplate(){Register(FFixedHW, 0, 0, 0)},\r
- ResourceTemplate(){Register(FFixedHW, 0, 0, 0)}\r
- })\r
- }\r
-\r
- }\r
-\r
- // _TSS package for I/O port based T-State control\r
- // "Power" fields are replaced with real values by the first\r
- // call of _TSS method.\r
- //\r
- Name(TSSI, Package() {\r
- Package(){100, 1000, 0, 0x00, 0},\r
- Package(){ 88, 875, 0, 0x0F, 0},\r
- Package(){ 75, 750, 0, 0x0E, 0},\r
- Package(){ 63, 625, 0, 0x0D, 0},\r
- Package(){ 50, 500, 0, 0x0C, 0},\r
- Package(){ 38, 375, 0, 0x0B, 0},\r
- Package(){ 25, 250, 0, 0x0A, 0},\r
- Package(){ 13, 125, 0, 0x09, 0}\r
- })\r
-\r
- // _TSS package for MSR based T-State control\r
- // "Power" fields are replaced with real values by the first\r
- // call of _TSS method.\r
- //\r
- Name(TSSM, Package() {\r
- Package(){100, 1000, 0, 0x00, 0},\r
- Package(){ 88, 875, 0, 0x1E, 0},\r
- Package(){ 75, 750, 0, 0x1C, 0},\r
- Package(){ 63, 625, 0, 0x1A, 0},\r
- Package(){ 50, 500, 0, 0x18, 0},\r
- Package(){ 38, 375, 0, 0x16, 0},\r
- Package(){ 25, 250, 0, 0x14, 0},\r
- Package(){ 13, 125, 0, 0x12, 0}\r
- })\r
-\r
- Name(TSSF, 0) // Flag for TSSI/TSSM initialization\r
-\r
- Method(_TSS, 0)\r
- {\r
- // Update "Power" fields of TSSI/TSSM with the LFM\r
- // power data IF _PSS is available\r
- //\r
- IF (LAnd(LNot(TSSF),CondRefOf(_PSS)))\r
- {\r
- Store(_PSS, Local0)\r
- Store(SizeOf(Local0), Local1) // _PSS size\r
- Decrement(Local1) // Index of LFM\r
- Store(DerefOf(Index(DerefOf(Index(Local0,Local1)),1)), Local2) // LFM Power\r
-\r
- Store(0, Local3)\r
- While(LLess(Local3, SizeOf(TSSI)))\r
- {\r
- Store(Divide(Multiply(Local2, Subtract(8, Local3)), 8),\r
- Local4) // Power for this TSSI/TSSM entry\r
- Store(Local4,Index(DerefOf(Index(TSSI,Local3)),1))\r
- Store(Local4,Index(DerefOf(Index(TSSM,Local3)),1))\r
- Increment(Local3)\r
- }\r
- Store(Ones, TSSF) // TSSI/TSSM are updated\r
- }\r
- //\r
- // IF OSPM is capable of direct access to MSR\r
- // Report TSSM\r
- // ELSE\r
- // Report TSSI\r
- //\r
- If(And(PDC0, 0x0004))\r
- {\r
- Return(TSSM)\r
- }\r
- Return(TSSI)\r
- }\r
-\r
- Method(_TDL, 0)\r
- {\r
- Store ("Cpu0: _TDL Called", Debug)\r
- Name ( LFMI, 0)\r
- Store (SizeOf(TSSM), LFMI)\r
- Decrement(LFMI) // Index of LFM entry in TSSM\r
- Return(LFMI)\r
- }\r
-\r
- //\r
- // T-State Dependency\r
- //\r
- Method(_TSD, 0)\r
- {\r
- //\r
- // IF four cores are supported/enabled && !(direct access to MSR)\r
- // Report 4 processors and SW_ANY as the coordination type\r
- // ELSE IF two cores are supported/enabled && !(direct access to MSR)\r
- // Report 2 processors and SW_ANY as the coordination type\r
- // ELSE\r
- // Report 1 processor and SW_ALL as the coordination type\r
- //\r
- // CFGD[23] = Four cores enabled\r
- // CFGD[24] = Two or more cores enabled\r
- // PDCx[2] = OSPM is capable of direct access to On\r
- // Demand throttling MSR\r
- //\r
- If(LAnd(And(CFGD,0x0800000),LNot(And(PDC0,4))))\r
- {\r
- Return(Package(){ // SW_ANY\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFD, // Coord Type- SW_ANY\r
- 4 // # processors.\r
- }\r
- })\r
- }\r
- If(LAnd(And(CFGD,0x1000000),LNot(And(PDC0,4))))\r
- {\r
- Return(Package(){ // SW_ANY\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFD, // Coord Type- SW_ANY\r
- 2 // # processors.\r
- }\r
- })\r
- }\r
- Return(Package(){ // SW_ALL\r
- Package(){\r
- 5, // # entries.\r
- 0, // Revision.\r
- 0, // Domain #.\r
- 0xFC, // Coord Type- SW_ALL\r
- 1 // # processors.\r
- }\r
- })\r
- }\r
- }\r
-} // End of Definition Block\r
-\r
+++ /dev/null
-/*-----------------------------------------------------------------------------\r
-\r
-\r
- Intel Silvermont Processor Power Management BIOS Reference Code\r
-\r
- Copyright (c) 2006 - 2014, Intel Corporation\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
- Filename: CPUPM.ASL\r
-\r
- Revision: Refer to Readme\r
-\r
- Date: Refer to Readme\r
--------------------------------------------------------------------------------\r
-\r
- This Processor Power Management BIOS Source Code is furnished under license\r
- and may only be used or copied in accordance with the terms of the license.\r
- The information in this document is furnished for informational use only, is\r
- subject to change without notice, and should not be construed as a commitment\r
- by Intel Corporation. Intel Corporation assumes no responsibility or liability\r
- for any errors or inaccuracies that may appear in this document or any\r
- software that may be provided in association with this document.\r
-\r
- Except as permitted by such license, no part of this document may be\r
- reproduced, stored in a retrieval system, or transmitted in any form or by\r
- any means without the express written consent of Intel Corporation.\r
-\r
- WARNING: You are authorized and licensed to install and use this BIOS code\r
- ONLY on an IST PC. This utility may damage any system that does not\r
- meet these requirements.\r
-\r
- An IST PC is a computer which\r
- (1) Is capable of seamlessly and automatically transitioning among\r
- multiple performance states (potentially operating at different\r
- efficiency ratings) based upon power source changes, END user\r
- preference, processor performance demand, and thermal conditions; and\r
- (2) Includes an Intel Pentium II processors, Intel Pentium III\r
- processor, Mobile Intel Pentium III Processor-M, Mobile Intel Pentium 4\r
- Processor-M, Intel Pentium M Processor, or any other future Intel\r
- processors that incorporates the capability to transition between\r
- different performance states by altering some, or any combination of,\r
- the following processor attributes: core voltage, core frequency, bus\r
- frequency, number of processor cores available, or any other attribute\r
- that changes the efficiency (instructions/unit time-power) at which the\r
- processor operates.\r
--------------------------------------------------------------------------------\r
-\r
-NOTES:\r
- (1) <TODO> - Except for the SSDT package, the objects in this ASL code\r
- may be moved to the DSDT. It is kept separate in this reference package\r
- for ease of distribution only.\r
-------------------------------------------------------------------------------*/\r
-\r
-DefinitionBlock (\r
- "CPUPM.aml",\r
- "SSDT",\r
- 0x01,\r
- "PmRef",\r
- "CpuPm",\r
- 0x3000\r
- )\r
-{\r
- External(\_PR.CPU0, DeviceObj)\r
- External(\_PR.CPU1, DeviceObj)\r
- External(\_PR.CPU2, DeviceObj)\r
- External(\_PR.CPU3, DeviceObj)\r
- External(SMIF)\r
-\r
- Scope(\)\r
- {\r
-\r
- // Package of pointers to SSDT's\r
- //\r
- // First column is SSDT name, used for debug only.\r
- // (First column must be EXACTLY eight characters.)\r
- // Second column is physical address.\r
- // Third column is table length.\r
- //\r
- // IF modifying this file, see warnings listed in ppminit.asm.\r
- //\r
- Name(SSDT,Package()\r
- {\r
- "CPU0IST ", 0x80000000, 0x80000000,\r
- "APIST ", 0x80000000, 0x80000000,\r
- "CPU0CST ", 0x80000000, 0x80000000,\r
- "APCST ", 0x80000000, 0x80000000\r
- })\r
-\r
- //\r
- // Note: See PpmBiosInit in PPMINIT.ASM for a definition of\r
- // the PpmFlags mirrored in CFGD.\r
- //\r
- Name(CFGD, 0x80000000)\r
-\r
- Name(\PDC0,0x80000000) // CPU0 _PDC Flags.\r
- Name(\PDC1,0x80000000) // CPU1 _PDC Flags.\r
- Name(\PDC2,0x80000000) // CPU2 _PDC Flags.\r
- Name(\PDC3,0x80000000) // CPU3 _PDC Flags.\r
- Name(\SDTL,0x00) // Loaded SSDT Flags.\r
- }\r
-\r
- Scope(\_PR.CPU0)\r
- {\r
- //\r
- // Define handles for opregions (used by load.)\r
- //\r
- Name(HI0,0) // Handle to CPU0IST\r
- Name(HC0,0) // Handle to CPU0CST\r
-\r
- Method(_PDC,1)\r
- {\r
- //\r
- // Check and extract the _PDC information.\r
- //\r
- Store(CPDC(Arg0), Local0)\r
- //\r
- // Save the capability information and load tables as needed.\r
- //\r
- GCAP(Local0)\r
- //\r
- // Return status.\r
- //\r
- //Return (Local0)\r
- }\r
-\r
- Method(_OSC, 4)\r
- {\r
- //\r
- // Check and extract the _OSC information.\r
- //\r
- Store(COSC(Arg0, Arg1, Arg2, Arg3), Local0)\r
- //\r
- // Save the capability information and load tables as needed.\r
- //\r
- GCAP(Local0)\r
- //\r
- // Return status.\r
- //\r
- Return (Local0)\r
- }\r
-\r
- //\r
- // Implement a generic Method to check _PDC information which may be called\r
- // by any of the processor scopes. (The use of _PDC is deprecated in ACPI 3.\r
- // in favor of _OSC. However, for backwards compatibility, _PDC may be\r
- // implemented using _OSC as follows:)\r
- //\r
- Method(CPDC,1)\r
- {\r
- CreateDwordField (Arg0, 0, REVS)\r
- CreateDwordField (Arg0, 4, SIZE)\r
-\r
- //\r
- // Local0 = Number of bytes for Arg0\r
- //\r
- Store (SizeOf (Arg0), Local0)\r
-\r
- //\r
- // Local1 = Number of Capabilities bytes in Arg0\r
- //\r
- Store (Subtract (Local0, 8), Local1)\r
-\r
- //\r
- // TEMP = Temporary field holding Capability DWORDs\r
- //\r
- CreateField (Arg0, 64, Multiply (Local1, 8), TEMP)\r
-\r
- //\r
- // Create the Status (STAT) buffer with the first DWORD = 0\r
- // This is required as per ACPI 3.0 Spec which says the\r
- // first DWORD is used to return errors defined by _OSC.\r
- //\r
- Name (STS0, Buffer () {0x00, 0x00, 0x00, 0x00})\r
-\r
- //\r
- // Concatenate the _PDC capabilities bytes to the STS0 Buffer\r
- // and store them in a local variable for calling OSC\r
- //\r
- Concatenate (STS0, TEMP, Local2)\r
-\r
- Return(COSC (ToUUID("4077A616-290C-47BE-9EBD-D87058713953"), REVS, SIZE, Local2))\r
- }\r
-\r
- //\r
- // Implement a generic Method to check _OSC information which may be called\r
- // by any of the processor scopes.\r
- //\r
- Method(COSC, 4)\r
- {\r
- //\r
- // Point to Status DWORD in the Arg3 buffer (STATUS)\r
- //\r
- CreateDWordField(Arg3, 0, STS0)\r
- //\r
- // Point to Caps DWORDs of the Arg3 buffer (CAPABILITIES)\r
- //\r
- CreateDwordField(Arg3, 4, CAP0)\r
-\r
- //\r
- // _OSC needs to validate the UUID and Revision.\r
- //\r
- // IF Unrecognized UUID\r
- // Return Unrecognized UUID _OSC Failure\r
- // IF Unsupported Revision\r
- // Return Unsupported Revision _OSC Failure\r
- //\r
- // STS0[0] = Reserved\r
- // STS0[1] = _OSC Failure\r
- // STS0[2] = Unrecognized UUID\r
- // STS0[3] = Unsupported Revision\r
- // STS0[4] = Capabilities masked\r
- //\r
- // Note: The comparison method used is necessary due to\r
- // limitations of certain OSes which cannot perform direct\r
- // buffer comparisons.\r
- //\r
- // Create a set of "Input" UUID fields.\r
- //\r
- CreateDwordField(Arg0, 0x0, IID0)\r
- CreateDwordField(Arg0, 0x4, IID1)\r
- CreateDwordField(Arg0, 0x8, IID2)\r
- CreateDwordField(Arg0, 0xC, IID3)\r
- //\r
- // Create a set of "Expected" UUID fields.\r
- //\r
- Name(UID0, ToUUID("4077A616-290C-47BE-9EBD-D87058713953"))\r
- CreateDwordField(UID0, 0x0, EID0)\r
- CreateDwordField(UID0, 0x4, EID1)\r
- CreateDwordField(UID0, 0x8, EID2)\r
- CreateDwordField(UID0, 0xC, EID3)\r
- //\r
- // Verify the input UUID matches the expected UUID.\r
- //\r
- If(LNot(LAnd(LAnd(LEqual(IID0, EID0),LEqual(IID1, EID1)),LAnd(LEqual(IID2, EID2),LEqual(IID3, EID3)))))\r
- {\r
- //\r
- // Return Unrecognized UUID _OSC Failure\r
- //\r
- Store (0x6, STS0)\r
- Return (Arg3)\r
- }\r
-\r
- If(LNot(LEqual(Arg1,1)))\r
- {\r
- //\r
- // Return Unsupported Revision _OSC Failure\r
- //\r
- Store (0xA, STS0)\r
- Return (Arg3)\r
- }\r
-\r
- Return (Arg3)\r
- }\r
-\r
- //\r
- // Get the capability information and load appropriate tables as needed.\r
- //\r
- Method(GCAP, 1)\r
- {\r
-\r
- // Point to Status DWORD in the Arg0 buffer (STATUS)\r
- CreateDWordField(Arg0, 0, STS0)\r
-\r
- // Point to Caps DWORDs of the Arg0 buffer (CAPABILITIES)\r
- CreateDwordField(Arg0, 4, CAP0)\r
-\r
- //\r
- // If the UUID was unrecognized or the _OSC revision was unsupported,\r
- // return without updating capabilities.\r
- //\r
- If(LOr(LEqual(STS0,0x6),LEqual(STS0,0xA)))\r
- {\r
- Return()\r
- }\r
-\r
- //\r
- // Check if this is a query (BIT0 of Status = 1).\r
- // If so, mask off the bits we support and return.\r
- //\r
- if (And(STS0, 1))\r
- {\r
- And(CAP0, 0xBFF, CAP0)\r
- Return()\r
- }\r
-\r
- //\r
- // Store result of PDC. (We clear out the MSB, which was just\r
- // used as a placeholder for the compiler; and then "OR" the\r
- // value in case we get multiple calls, each of which only\r
- // reports partial support.)\r
- //\r
- Or(And(PDC0, 0x7FFFFFFF), CAP0, PDC0)\r
-\r
- //\r
- // Check IF the IST SSDTs should be loaded.\r
- //\r
- // CFGD[0] = GV3 Capable/Enabled\r
- //\r
- If(And(CFGD,0x01))\r
- {\r
- //\r
- // Load the IST SSDTs if:\r
- // (1) CMP capable and enabled.\r
- // (2) Driver supports P-States in MP configurations\r
- // (3) Driver supports direct HW P-State control\r
- // (4) SSDT is not already loaded\r
- //\r
- // CFGD[24] = Two or more cores enabled\r
- // PDCx[3] = OS supports C1 and P-states in MP systems\r
- // PDCx[0] = OS supports direct access of the perf MSR\r
- // SDTL[0] = CPU0 IST SSDT Loaded\r
- //\r
- If(LAnd(LAnd(And(CFGD,0x01000000),LEqual(And(PDC0, 0x0009), 0x0009)),LNot(And(SDTL,0x01))))\r
- {\r
- //\r
- // Flag the IST SSDT as loaded for CPU0\r
- //\r
- Or(SDTL, 0x01, SDTL)\r
-\r
- OperationRegion(IST0,SystemMemory,DeRefOf(Index(SSDT,1)),DeRefOf(Index(SSDT,2)))\r
- Load(IST0, HI0) // Dynamically load the CPU0IST SSDT\r
- }\r
- }\r
-\r
- //\r
- // Check IF the CST SSDTs should be loaded.\r
- //\r
- // CFGD[11,7,2,1] = C6, C4, C1E, C1 Capable/Enabled\r
- //\r
- If(And(CFGD,0x82))\r
- {\r
- //\r
- // Load the CST SSDTs if:\r
- // (1) CMP capable/enabled\r
- // (2) Driver supports multi-processor configurations\r
- // (3) CPU0 CST ISDT is not already loaded\r
- //\r
- // CFGD[24] = Two or more cores enabled\r
- // PDCx[3] = OS supports C1 and P-states in MP systems\r
- // PDCx[4] = OS supports ind. C2/C3 in MP systems\r
- // SDTL[1] = CPU0 CST SSDT Loaded\r
- //\r
- If(LAnd(LAnd(And(CFGD,0x01000000),And(PDC0,0x0018)),LNot(And(SDTL,0x02))))\r
- {\r
- //\r
- // Flag the CST SSDT as loaded for CPU0\r
- //\r
- Or(SDTL, 0x02, SDTL)\r
-\r
- OperationRegion(CST0,SystemMemory,DeRefOf(Index(SSDT,7)),DeRefOf(Index(SSDT,8)))\r
- Load(CST0, HC0) // Dynamically load the CPU0CST SSDT\r
- }\r
- }\r
-\r
- Return ()\r
- }\r
- }\r
-\r
-\r
- Scope(\_PR.CPU1)\r
- {\r
- //\r
- // Define handles for opregions (used by load.)\r
- //\r
- Name(HI1,0) // Handle to APIST\r
- Name(HC1,0) // Handle to APCST\r
-\r
- Method(_PDC,1)\r
- {\r
- //\r
- // Refer to \_PR.CPU0._PDC for description.\r
- //\r
- Store(\_PR.CPU0.CPDC(Arg0), Local0)\r
- GCAP(Local0)\r
- //Return (Local0)\r
- }\r
-\r
- Method(_OSC, 4)\r
- {\r
- //\r
- // Refer to \_PR.CPU0._OSC for description.\r
- //\r
- Store(\_PR.CPU0.COSC(Arg0, Arg1, Arg2, Arg3), Local0)\r
- GCAP(Local0)\r
- Return (Local0)\r
- }\r
-\r
- //\r
- // Get the capability information and load appropriate tables as needed.\r
- //\r
- Method(GCAP, 1)\r
- {\r
- //\r
- // Point to Status DWORD in the Arg0 buffer (STATUS)\r
- //\r
- CreateDWordField(Arg0, 0, STS1)\r
- //\r
- // Point to Caps DWORDs of the Arg0 buffer (CAPABILITIES)\r
- //\r
- CreateDwordField(Arg0, 4, CAP1)\r
- //\r
- // If the UUID was unrecognized or the _OSC revision was unsupported,\r
- // return without updating capabilities.\r
- //\r
- If(LOr(LEqual(STS1,0x6),LEqual(STS1,0xA)))\r
- {\r
- Return()\r
- }\r
-\r
- //\r
- // Check if this is a query (BIT0 of Status = 1).\r
- // If so, mask off the bits we support and return.\r
- //\r
- if (And(STS1, 1))\r
- {\r
- And(CAP1, 0xBFF, CAP1)\r
- Return()\r
- }\r
-\r
- //\r
- // Store result of PDC. (We clear out the MSB, which was just\r
- // used as a placeholder for the compiler; and then "OR" the\r
- // value in case we get multiple calls, each of which only\r
- // reports partial support.)\r
- //\r
- Or(And(PDC1, 0x7FFFFFFF), CAP1, PDC1)\r
-\r
- //\r
- // Attempt to dynamically load the IST SSDTs if:\r
- // (1) Driver supports P-States in MP configurations\r
- // (2) Driver supports direct HW P-State control\r
- //\r
- // PDCx[3] = OS supports C1 and P-states in MP systems\r
- // PDCx[0] = OS supports direct access of the perf MSR\r
- //\r
- If(LEqual(And(PDC0, 0x0009), 0x0009))\r
- {\r
- APPT()\r
- }\r
-\r
- //\r
- // Load the CST SSDTs if:\r
- // (1) Driver supports multi-processor configurations\r
- //\r
- // PDCx[3] = OS supports C1 and P-states in MP systems\r
- // PDCx[4] = OS supports ind. C2/C3 in MP systems\r
- //\r
- If(And(PDC0,0x0018))\r
- {\r
- APCT()\r
- }\r
-\r
- Return()\r
- }\r
-\r
- //\r
- // Dynamically load the CST SSDTs if:\r
- // (1) C-States are enabled\r
- // (2) SSDT is not already loaded\r
- //\r
- // CFGD[11,7,2,1] = C6, C4, C1E, C1 Capable/Enabled\r
- // SDTL[5] = AP CST SSDT Loaded\r
- //\r
- Method(APCT,0)\r
- {\r
- If(LAnd(And(CFGD,0x82),LNot(And(SDTL,0x20))))\r
- {\r
- //\r
- // Flag the CST SSDT as loaded for the AP's\r
- //\r
- Or(SDTL, 0x20, SDTL)\r
- //\r
- // Dynamically load the APCST SSDT\r
- //\r
- OperationRegion(CST1,SystemMemory,DeRefOf(Index(SSDT,10)),DeRefOf(Index(SSDT,11)))\r
- Load(CST1, HC1)\r
- }\r
- }\r
-\r
- //\r
- // Dynamically load the IST SSDTs if:\r
- // (1) If GV3 capable and enabled\r
- // (2) SSDT is not already loaded\r
- //\r
- // CFGD[0] = GV3 Capable/Enabled\r
- // SDTL[4] = AP IST SSDT Loaded\r
- //\r
- Method(APPT,0)\r
- {\r
- If(LAnd(And(CFGD,0x01),LNot(And(SDTL,0x10))))\r
- {\r
- //\r
- // Flag the IST SSDT as loaded for CPU0\r
- //\r
- Or(SDTL, 0x10, SDTL)\r
-\r
- OperationRegion(IST1,SystemMemory,DeRefOf(Index(SSDT,4)),DeRefOf(Index(SSDT,5)))\r
- Load(IST1, HI1) // Dynamically load the CPU1IST SSDT\r
- }\r
- }\r
- } // End CPU1\r
-\r
- Scope(\_PR.CPU2)\r
- {\r
- //\r
- // Define handles for opregions (used by load.)\r
- //\r
- Name(HI1,0) // Handle to APIST\r
- Name(HC1,0) // Handle to APCST\r
-\r
- Method(_PDC,1)\r
- {\r
- //\r
- // Refer to \_PR.CPU0._PDC for description.\r
- //\r
- Store(\_PR.CPU0.CPDC(Arg0), Local0)\r
- GCAP(Local0)\r
- //Return (Local0)\r
- }\r
-\r
- Method(_OSC, 4)\r
- {\r
- //\r
- // Refer to \_PR.CPU0._OSC for description.\r
- //\r
- Store(\_PR.CPU0.COSC(Arg0, Arg1, Arg2, Arg3), Local0)\r
- GCAP(Local0)\r
- Return (Local0)\r
- }\r
-\r
- //\r
- // Get the capability information and load appropriate tables as needed.\r
- //\r
- Method(GCAP, 1)\r
- {\r
- //\r
- // Point to Status DWORD in the Arg0 buffer (STATUS)\r
- //\r
- CreateDWordField(Arg0, 0, STS1)\r
- //\r
- // Point to Caps DWORDs of the Arg0 buffer (CAPABILITIES)\r
- //\r
- CreateDwordField(Arg0, 4, CAP1)\r
- //\r
- // If the UUID was unrecognized or the _OSC revision was unsupported,\r
- // return without updating capabilities.\r
- //\r
- If(LOr(LEqual(STS1,0x6),LEqual(STS1,0xA)))\r
- {\r
- Return()\r
- }\r
-\r
- //\r
- // Check if this is a query (BIT0 of Status = 1).\r
- // If so, mask off the bits we support and return.\r
- //\r
- if (And(STS1, 1))\r
- {\r
- And(CAP1, 0xBFF, CAP1)\r
- Return()\r
- }\r
-\r
- //\r
- // Store result of PDC. (We clear out the MSB, which was just\r
- // used as a placeholder for the compiler; and then "OR" the\r
- // value in case we get multiple calls, each of which only\r
- // reports partial support.)\r
- //\r
- Or(And(PDC1, 0x7FFFFFFF), CAP1, PDC1)\r
-\r
- //\r
- // Attempt to dynamically load the IST SSDTs if:\r
- // (1) Driver supports P-States in MP configurations\r
- // (2) Driver supports direct HW P-State control\r
- //\r
- // PDCx[3] = OS supports C1 and P-states in MP systems\r
- // PDCx[0] = OS supports direct access of the perf MSR\r
- //\r
- If(LEqual(And(PDC0, 0x0009), 0x0009))\r
- {\r
- APPT()\r
- }\r
-\r
- //\r
- // Load the CST SSDTs if:\r
- // (1) Driver supports multi-processor configurations\r
- //\r
- // PDCx[3] = OS supports C1 and P-states in MP systems\r
- // PDCx[4] = OS supports ind. C2/C3 in MP systems\r
- //\r
- If(And(PDC0,0x0018))\r
- {\r
- APCT()\r
- }\r
-\r
- Return()\r
- }\r
-\r
- //\r
- // Dynamically load the CST SSDTs if:\r
- // (1) C-States are enabled\r
- // (2) SSDT is not already loaded\r
- //\r
- // CFGD[11,7,2,1] = C6, C4, C1E, C1 Capable/Enabled\r
- // SDTL[5] = AP CST SSDT Loaded\r
- //\r
- Method(APCT,0)\r
- {\r
- If(LAnd(And(CFGD,0x82),LNot(And(SDTL,0x20))))\r
- {\r
- //\r
- // Flag the CST SSDT as loaded for the AP's\r
- //\r
- Or(SDTL, 0x20, SDTL)\r
- //\r
- // Dynamically load the APCST SSDT\r
- //\r
- OperationRegion(CST1,SystemMemory,DeRefOf(Index(SSDT,10)),DeRefOf(Index(SSDT,11)))\r
- Load(CST1, HC1)\r
- }\r
- }\r
-\r
- //\r
- // Dynamically load the IST SSDTs if:\r
- // (1) If GV3 capable and enabled\r
- // (2) SSDT is not already loaded\r
- //\r
- // CFGD[0] = GV3 Capable/Enabled\r
- // SDTL[4] = AP IST SSDT Loaded\r
- //\r
- Method(APPT,0)\r
- {\r
- If(LAnd(And(CFGD,0x01),LNot(And(SDTL,0x10))))\r
- {\r
- //\r
- // Flag the IST SSDT as loaded for CPU0\r
- //\r
- Or(SDTL, 0x10, SDTL)\r
-\r
- OperationRegion(IST1,SystemMemory,DeRefOf(Index(SSDT,4)),DeRefOf(Index(SSDT,5)))\r
- Load(IST1, HI1) // Dynamically load the CPU1IST SSDT\r
- }\r
- }\r
- } // End CPU1\r
-\r
- Scope(\_PR.CPU3)\r
- {\r
- //\r
- // Define handles for opregions (used by load.)\r
- //\r
- Name(HI1,0) // Handle to APIST\r
- Name(HC1,0) // Handle to APCST\r
-\r
- Method(_PDC,1)\r
- {\r
- //\r
- // Refer to \_PR.CPU0._PDC for description.\r
- //\r
- Store(\_PR.CPU0.CPDC(Arg0), Local0)\r
- GCAP(Local0)\r
- //Return (Local0)\r
- }\r
-\r
- Method(_OSC, 4)\r
- {\r
- //\r
- // Refer to \_PR.CPU0._OSC for description.\r
- //\r
- Store(\_PR.CPU0.COSC(Arg0, Arg1, Arg2, Arg3), Local0)\r
- GCAP(Local0)\r
- Return (Local0)\r
- }\r
-\r
- //\r
- // Get the capability information and load appropriate tables as needed.\r
- //\r
- Method(GCAP, 1)\r
- {\r
- //\r
- // Point to Status DWORD in the Arg0 buffer (STATUS)\r
- //\r
- CreateDWordField(Arg0, 0, STS1)\r
- //\r
- // Point to Caps DWORDs of the Arg0 buffer (CAPABILITIES)\r
- //\r
- CreateDwordField(Arg0, 4, CAP1)\r
- //\r
- // If the UUID was unrecognized or the _OSC revision was unsupported,\r
- // return without updating capabilities.\r
- //\r
- If(LOr(LEqual(STS1,0x6),LEqual(STS1,0xA)))\r
- {\r
- Return()\r
- }\r
-\r
- //\r
- // Check if this is a query (BIT0 of Status = 1).\r
- // If so, mask off the bits we support and return.\r
- //\r
- if (And(STS1, 1))\r
- {\r
- And(CAP1, 0xBFF, CAP1)\r
- Return()\r
- }\r
-\r
- //\r
- // Store result of PDC. (We clear out the MSB, which was just\r
- // used as a placeholder for the compiler; and then "OR" the\r
- // value in case we get multiple calls, each of which only\r
- // reports partial support.)\r
- //\r
- Or(And(PDC1, 0x7FFFFFFF), CAP1, PDC1)\r
-\r
- //\r
- // Attempt to dynamically load the IST SSDTs if:\r
- // (1) Driver supports P-States in MP configurations\r
- // (2) Driver supports direct HW P-State control\r
- //\r
- // PDCx[3] = OS supports C1 and P-states in MP systems\r
- // PDCx[0] = OS supports direct access of the perf MSR\r
- //\r
- If(LEqual(And(PDC0, 0x0009), 0x0009))\r
- {\r
- APPT()\r
- }\r
-\r
- //\r
- // Load the CST SSDTs if:\r
- // (1) Driver supports multi-processor configurations\r
- //\r
- // PDCx[3] = OS supports C1 and P-states in MP systems\r
- // PDCx[4] = OS supports ind. C2/C3 in MP systems\r
- //\r
- If(And(PDC0,0x0018))\r
- {\r
- APCT()\r
- }\r
-\r
- Return()\r
- }\r
-\r
- //\r
- // Dynamically load the CST SSDTs if:\r
- // (1) C-States are enabled\r
- // (2) SSDT is not already loaded\r
- //\r
- // CFGD[11,7,2,1] = C6, C4, C1E, C1 Capable/Enabled\r
- // SDTL[5] = AP CST SSDT Loaded\r
- //\r
- Method(APCT,0)\r
- {\r
- If(LAnd(And(CFGD,0x82),LNot(And(SDTL,0x20))))\r
- {\r
- //\r
- // Flag the CST SSDT as loaded for the AP's\r
- //\r
- Or(SDTL, 0x20, SDTL)\r
- //\r
- // Dynamically load the APCST SSDT\r
- //\r
- OperationRegion(CST1,SystemMemory,DeRefOf(Index(SSDT,10)),DeRefOf(Index(SSDT,11)))\r
- Load(CST1, HC1)\r
- }\r
- }\r
-\r
- //\r
- // Dynamically load the IST SSDTs if:\r
- // (1) If GV3 capable and enabled\r
- // (2) SSDT is not already loaded\r
- //\r
- // CFGD[0] = GV3 Capable/Enabled\r
- // SDTL[4] = AP IST SSDT Loaded\r
- //\r
- Method(APPT,0)\r
- {\r
- If(LAnd(And(CFGD,0x01),LNot(And(SDTL,0x10))))\r
- {\r
- //\r
- // Flag the IST SSDT as loaded for CPU0\r
- //\r
- Or(SDTL, 0x10, SDTL)\r
-\r
- OperationRegion(IST1,SystemMemory,DeRefOf(Index(SSDT,4)),DeRefOf(Index(SSDT,5)))\r
- Load(IST1, HI1) // Dynamically load the CPU1IST SSDT\r
- }\r
- }\r
- } // End CPU3\r
-} // End of Definition Block\r
-\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PlatformBaseAddresses.h\r
-\r
-Abstract:\r
-\r
-\r
-\r
-Revision History\r
-\r
-++*/\r
-\r
-\r
-#ifndef _PLATFORM_BASE_ADDRESSES_H\r
-#define _PLATFORM_BASE_ADDRESSES_H\r
-\r
-//\r
-// Define some fixed platform device location information\r
-//\r
-\r
-//\r
-// Define platform base\r
-//\r
-\r
-//\r
-// SIO\r
-//\r
-#define SIO_BASE_ADDRESS 0x0680\r
-#define SIO_MONITORING_BASE_ADDRESS 0x0290\r
-#define SIO_BASE_MASK 0xFFF0\r
-#define WINDBOND_ECIR_BASE_ADDRESS 0x0810\r
-#define SIO_MAILBOX_BASE_ADDRESS 0x0360 // Used by EC controller\r
-#define SIO_EC_CHANNEL2 0x62 // Used by EC controller for offset 0x62 and 0x66\r
-\r
-\r
-//\r
-// South Cluster\r
-//\r
-#define ACPI_BASE_ADDRESS 0x0400\r
-#define GPIO_BASE_ADDRESS 0x0500\r
-#define SMBUS_BUS_DEV_FUNC 0x1F0300\r
-#define SMBUS_BASE_ADDRESS 0xEFA0 // SMBus IO Base Address\r
-#define SPI_BASE_ADDRESS 0xFED01000 // SPI Memory Base Address\r
-#define PMC_BASE_ADDRESS 0xFED03000 // PMC Memory Base Address\r
-#define SMBM_BASE_ADDRESS 0xFED04000 // SMBus Memory Base Address\r
-#define IO_BASE_ADDRESS 0xFED0C000 // IO Memory Base Address\r
-#define ILB_BASE_ADDRESS 0xFED08000 // ILB Memory Base Address\r
-#define HPET_BASE_ADDRESS 0xFED00000 // HPET Base Address\r
-#define RCBA_BASE_ADDRESS 0xFED1C000 // Root Complex Base Address\r
-#define MPHY_BASE_ADDRESS 0xFEF00000 // MPHY Memory Base Address\r
-#define PUNIT_BASE_ADDRESS 0xFED05000 // PUnit Memory Base Address\r
-\r
-//\r
-// GPIO GROUP OFFSET\r
-//\r
-#define GPIO_SCORE_OFFSET 0x0000\r
-#define GPIO_NCORE_OFFSET 0x1000\r
-#define GPIO_SSUS_OFFSET 0x2000\r
-\r
-//\r
-// MCH/CPU\r
-//\r
-#define DMI_BASE_ADDRESS 0xFED18000 // 4K, similar to IIO_RCBA // modify from bearlake -- cchew10\r
-#define EP_BASE_ADDRESS 0xFED19000\r
-#define MC_MMIO_BASE 0xFED14000 // Base Address for MMIO registers\r
-\r
-//\r
-// TPM\r
-//\r
-#define TPM_BASE_ADDRESS 0xFED40000 // Base address for TPM\r
-\r
-//\r
-// Local and I/O APIC addresses.\r
-//\r
-#define IO_APIC_ADDRESS 0xFEC00000\r
-#define IIO_IOAPIC_ADDRESS 0xFEC90000\r
-#define LOCAL_APIC_ADDRESS 0xFEE00000\r
-\r
-\r
-#endif\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Capsule.h\r
-\r
-Abstract:\r
-\r
- Capsule PPI definitions.\r
-\r
---*/\r
-//\r
-//\r
-#ifndef _PEI_CAPSULE_PPI_H_\r
-#define _PEI_CAPSULE_PPI_H_\r
-\r
-#define PEI_CAPSULE_PPI_GUID \\r
- { \\r
- 0x3acf33ee, 0xd892, 0x40f4, 0xa2, 0xfc, 0x38, 0x54, 0xd2, 0xe1, 0x32, 0x3d \\r
- }\r
-\r
-EFI_FORWARD_DECLARATION (PEI_CAPSULE_PPI);\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_CAPSULE_COALESCE) (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN OUT VOID **MemoryBase,\r
- IN OUT UINTN *MemSize\r
- );\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_CAPSULE_CREATE_STATE) (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN VOID *CapsuleBase, // returned from coalesce\r
- IN UINTN CapsuleSize // returned from coalesce\r
- );\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_CAPSULE_CHECK_CAPSULE_UPDATE) (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-typedef struct _PEI_CAPSULE_PPI {\r
- PEI_CAPSULE_COALESCE Coalesce;\r
- PEI_CAPSULE_CHECK_CAPSULE_UPDATE CheckCapsuleUpdate;\r
- PEI_CAPSULE_CREATE_STATE CreateState;\r
-} PEI_CAPSULE_PPI;\r
-\r
-extern EFI_GUID gPeiCapsulePpiGuid;\r
-\r
-#endif // #ifndef _PEI_CAPSULE_PPI_H_\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PlatformMemoryRange.h\r
-\r
-Abstract:\r
-\r
- Platform Memory Range PPI as defined in EFI 2.0\r
-\r
- PPI for reserving special purpose memory ranges.\r
-\r
---*/\r
-//\r
-//\r
-#ifndef _PEI_PLATFORM_MEMORY_RANGE_H_\r
-#define _PEI_PLATFORM_MEMORY_RANGE_H_\r
-\r
-#define PEI_PLATFORM_MEMORY_RANGE_PPI_GUID \\r
- { \\r
- 0x30eb2979, 0xb0f7, 0x4d60, 0xb2, 0xdc, 0x1a, 0x2c, 0x96, 0xce, 0xb1, 0xf4 \\r
- }\r
-\r
-typedef struct _PEI_PLATFORM_MEMORY_RANGE_PPI PEI_PLATFORM_MEMORY_RANGE_PPI ;\r
-\r
-#define PEI_MEMORY_RANGE_OPTION_ROM UINT32\r
-\r
-#define PEI_MR_OPTION_ROM_ALL 0xFFFFFFFF\r
-#define PEI_MR_OPTION_ROM_NONE 0x00000000\r
-#define PEI_MR_OPTION_ROM_C0000_16K 0x00000001\r
-#define PEI_MR_OPTION_ROM_C4000_16K 0x00000002\r
-#define PEI_MR_OPTION_ROM_C8000_16K 0x00000004\r
-#define PEI_MR_OPTION_ROM_CC000_16K 0x00000008\r
-#define PEI_MR_OPTION_ROM_D0000_16K 0x00000010\r
-#define PEI_MR_OPTION_ROM_D4000_16K 0x00000020\r
-#define PEI_MR_OPTION_ROM_D8000_16K 0x00000040\r
-#define PEI_MR_OPTION_ROM_DC000_16K 0x00000080\r
-#define PEI_MR_OPTION_ROM_E0000_16K 0x00000100\r
-#define PEI_MR_OPTION_ROM_E4000_16K 0x00000200\r
-#define PEI_MR_OPTION_ROM_E8000_16K 0x00000400\r
-#define PEI_MR_OPTION_ROM_EC000_16K 0x00000800\r
-#define PEI_MR_OPTION_ROM_F0000_16K 0x00001000\r
-#define PEI_MR_OPTION_ROM_F4000_16K 0x00002000\r
-#define PEI_MR_OPTION_ROM_F8000_16K 0x00004000\r
-#define PEI_MR_OPTION_ROM_FC000_16K 0x00008000\r
-\r
-//\r
-// SMRAM Memory Range\r
-//\r
-#define PEI_MEMORY_RANGE_SMRAM UINT32\r
-#define PEI_MR_SMRAM_ALL 0xFFFFFFFF\r
-#define PEI_MR_SMRAM_NONE 0x00000000\r
-#define PEI_MR_SMRAM_CACHEABLE_MASK 0x80000000\r
-#define PEI_MR_SMRAM_SEGTYPE_MASK 0x00FF0000\r
-#define PEI_MR_SMRAM_ABSEG_MASK 0x00010000\r
-#define PEI_MR_SMRAM_HSEG_MASK 0x00020000\r
-#define PEI_MR_SMRAM_TSEG_MASK 0x00040000\r
-//\r
-// If adding additional entries, SMRAM Size\r
-// is a multiple of 128KB.\r
-//\r
-#define PEI_MR_SMRAM_SIZE_MASK 0x0000FFFF\r
-#define PEI_MR_SMRAM_SIZE_128K_MASK 0x00000001\r
-#define PEI_MR_SMRAM_SIZE_256K_MASK 0x00000002\r
-#define PEI_MR_SMRAM_SIZE_512K_MASK 0x00000004\r
-#define PEI_MR_SMRAM_SIZE_1024K_MASK 0x00000008\r
-#define PEI_MR_SMRAM_SIZE_2048K_MASK 0x00000010\r
-#define PEI_MR_SMRAM_SIZE_4096K_MASK 0x00000020\r
-#define PEI_MR_SMRAM_SIZE_8192K_MASK 0x00000040\r
-\r
-#define PEI_MR_SMRAM_ABSEG_128K_NOCACHE 0x00010001\r
-#define PEI_MR_SMRAM_HSEG_128K_CACHE 0x80020001\r
-#define PEI_MR_SMRAM_HSEG_128K_NOCACHE 0x00020001\r
-#define PEI_MR_SMRAM_TSEG_128K_CACHE 0x80040001\r
-#define PEI_MR_SMRAM_TSEG_128K_NOCACHE 0x00040001\r
-#define PEI_MR_SMRAM_TSEG_256K_CACHE 0x80040002\r
-#define PEI_MR_SMRAM_TSEG_256K_NOCACHE 0x00040002\r
-#define PEI_MR_SMRAM_TSEG_512K_CACHE 0x80040004\r
-#define PEI_MR_SMRAM_TSEG_512K_NOCACHE 0x00040004\r
-#define PEI_MR_SMRAM_TSEG_1024K_CACHE 0x80040008\r
-#define PEI_MR_SMRAM_TSEG_1024K_NOCACHE 0x00040008\r
-\r
-//\r
-// Graphics Memory Range\r
-//\r
-#define PEI_MEMORY_RANGE_GRAPHICS_MEMORY UINT32\r
-#define PEI_MR_GRAPHICS_MEMORY_ALL 0xFFFFFFFF\r
-#define PEI_MR_GRAPHICS_MEMORY_NONE 0x00000000\r
-#define PEI_MR_GRAPHICS_MEMORY_CACHEABLE 0x80000000\r
-//\r
-// If adding additional entries, Graphics Memory Size\r
-// is a multiple of 512KB.\r
-//\r
-#define PEI_MR_GRAPHICS_MEMORY_SIZE_MASK 0x0000FFFF\r
-#define PEI_MR_GRAPHICS_MEMORY_512K_NOCACHE 0x00000001\r
-#define PEI_MR_GRAPHICS_MEMORY_512K_CACHE 0x80000001\r
-#define PEI_MR_GRAPHICS_MEMORY_1M_NOCACHE 0x00000002\r
-#define PEI_MR_GRAPHICS_MEMORY_1M_CACHE 0x80000002\r
-#define PEI_MR_GRAPHICS_MEMORY_4M_NOCACHE 0x00000008\r
-#define PEI_MR_GRAPHICS_MEMORY_4M_CACHE 0x80000008\r
-#define PEI_MR_GRAPHICS_MEMORY_8M_NOCACHE 0x00000010\r
-#define PEI_MR_GRAPHICS_MEMORY_8M_CACHE 0x80000010\r
-#define PEI_MR_GRAPHICS_MEMORY_16M_NOCACHE 0x00000020\r
-#define PEI_MR_GRAPHICS_MEMORY_16M_CACHE 0x80000020\r
-#define PEI_MR_GRAPHICS_MEMORY_32M_NOCACHE 0x00000040\r
-#define PEI_MR_GRAPHICS_MEMORY_32M_CACHE 0x80000040\r
-#define PEI_MR_GRAPHICS_MEMORY_48M_NOCACHE 0x00000060\r
-#define PEI_MR_GRAPHICS_MEMORY_48M_CACHE 0x80000060\r
-#define PEI_MR_GRAPHICS_MEMORY_64M_NOCACHE 0x00000080\r
-#define PEI_MR_GRAPHICS_MEMORY_64M_CACHE 0x80000080\r
-#define PEI_MR_GRAPHICS_MEMORY_128M_NOCACHE 0x00000100\r
-#define PEI_MR_GRAPHICS_MEMORY_128M_CACHE 0x80000100\r
-#define PEI_MR_GRAPHICS_MEMORY_256M_NOCACHE 0x00000200\r
-#define PEI_MR_GRAPHICS_MEMORY_256M_CACHE 0x80000200\r
-//\r
-// Pci Memory Hole\r
-//\r
-#define PEI_MEMORY_RANGE_PCI_MEMORY UINT32\r
-#define PEI_MR_PCI_MEMORY_SIZE_512M_MASK 0x00000001\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_CHOOSE_RANGES) (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_PLATFORM_MEMORY_RANGE_PPI * This,\r
- IN OUT PEI_MEMORY_RANGE_OPTION_ROM * OptionRomMask,\r
- IN OUT PEI_MEMORY_RANGE_SMRAM * SmramMask,\r
- IN OUT PEI_MEMORY_RANGE_GRAPHICS_MEMORY * GraphicsMemoryMask,\r
- IN OUT PEI_MEMORY_RANGE_PCI_MEMORY * PciMemoryMask\r
- );\r
-\r
-struct _PEI_PLATFORM_MEMORY_RANGE_PPI {\r
- PEI_CHOOSE_RANGES ChooseRanges;\r
-};\r
-\r
-extern EFI_GUID gPeiPlatformMemoryRangePpiGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- PlatformMemorySize.h\r
-\r
-Abstract:\r
-\r
- Platform Memory Size PPI as defined in Tiano\r
-\r
- PPI for describing the minimum platform memory size in order to successfully\r
- pass control into DXE\r
-\r
---*/\r
-//\r
-//\r
-#ifndef _PEI_PLATFORM_MEMORY_SIZE_H_\r
-#define _PEI_PLATFORM_MEMORY_SIZE_H_\r
-\r
-#define PEI_PLATFORM_MEMORY_SIZE_PPI_GUID \\r
- { \\r
- 0x9a7ef41e, 0xc140, 0x4bd1, 0xb8, 0x84, 0x1e, 0x11, 0x24, 0xb, 0x4c, 0xe6 \\r
- }\r
-\r
-EFI_FORWARD_DECLARATION (PEI_PLATFORM_MEMORY_SIZE_PPI);\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_GET_MINIMUM_PLATFORM_MEMORY_SIZE) (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_PLATFORM_MEMORY_SIZE_PPI * This,\r
- IN OUT UINT64 *MemorySize\r
- );\r
-\r
-typedef struct _PEI_PLATFORM_MEMORY_SIZE_PPI {\r
- PEI_GET_MINIMUM_PLATFORM_MEMORY_SIZE GetPlatformMemorySize;\r
-} PEI_PLATFORM_MEMORY_SIZE_PPI;\r
-\r
-extern EFI_GUID gPeiPlatformMemorySizePpiGuid;\r
-\r
-#endif\r
+++ /dev/null
-//\r
-//\r
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- SmmAccess.h\r
-\r
-Abstract:\r
-\r
- SmmAccess PPI\r
-\r
- This code abstracts the PEI core to provide SmmAccess services.\r
-\r
---*/\r
-\r
-#ifndef _PEI_SMM_ACCESS_PPI_H_\r
-#define _PEI_SMM_ACCESS_PPI_H_\r
-\r
-#ifdef ECP_FLAG\r
-#include "Guid/SmramMemoryReserve/SmramMemoryReserve.h"\r
-#else\r
-#include "Guid/SmramMemoryReserve.h"\r
-#endif\r
-\r
-#define PEI_SMM_ACCESS_PPI_GUID \\r
- { \\r
- 0x268f33a9, 0xcccd, 0x48be, 0x88, 0x17, 0x86, 0x5, 0x3a, 0xc3, 0x2e, 0xd6 \\r
- }\r
-\r
-typedef struct _PEI_SMM_ACCESS_PPI PEI_SMM_ACCESS_PPI;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_SMM_OPEN) (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_ACCESS_PPI *This,\r
- IN UINTN DescriptorIndex\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- This routine accepts a request to "open" a region of SMRAM. The\r
- region could be legacy ABSEG, HSEG, or TSEG near top of physical memory.\r
- The use of "open" means that the memory is visible from all PEIM\r
- and SMM agents.\r
-\r
- Arguments:\r
- PeiServices - General purpose services available to every PEIM.\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Open.\r
-\r
- Returns:\r
- EFI_SUCCESS - The region was successfully opened.\r
- EFI_DEVICE_ERROR - The region could not be opened because locked by\r
- chipset.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
---*/\r
-;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_SMM_CLOSE) (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_ACCESS_PPI *This,\r
- IN UINTN DescriptorIndex\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- This routine accepts a request to "close" a region of SMRAM. The\r
- region could be legacy AB or TSEG near top of physical memory.\r
- The use of "close" means that the memory is only visible from SMM agents,\r
- not from PEIM.\r
-\r
- Arguments:\r
- PeiServices - General purpose services available to every PEIM.\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Close.\r
-\r
- Returns:\r
- EFI_SUCCESS - The region was successfully closed.\r
- EFI_DEVICE_ERROR - The region could not be closed because locked by\r
- chipset.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_SMM_LOCK) (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_ACCESS_PPI *This,\r
- IN UINTN DescriptorIndex\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- This routine accepts a request to "lock" SMRAM. The\r
- region could be legacy AB or TSEG near top of physical memory.\r
- The use of "lock" means that the memory can no longer be opened\r
- to PEIM.\r
-\r
- Arguments:\r
- PeiServices - General purpose services available to every PEIM.\r
- This - Pointer to the SMM Access Interface.\r
- DescriptorIndex - Region of SMRAM to Lock.\r
-\r
- Returns:\r
- EFI_SUCCESS - The region was successfully locked.\r
- EFI_DEVICE_ERROR - The region could not be locked because at least\r
- one range is still open.\r
- EFI_INVALID_PARAMETER - The descriptor index was out of bounds.\r
-\r
---*/\r
-;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_SMM_CAPABILITIES) (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SMM_ACCESS_PPI *This,\r
- IN OUT UINTN *SmramMapSize,\r
- IN OUT EFI_SMRAM_DESCRIPTOR *SmramMap\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- This routine services a user request to discover the SMRAM\r
- capabilities of this platform. This will report the possible\r
- ranges that are possible for SMRAM access, based upon the\r
- memory controller capabilities.\r
-\r
- Arguments:\r
- PeiServices - General purpose services available to every PEIM.\r
- This - Pointer to the SMRAM Access Interface.\r
- SmramMapSize - Pointer to the variable containing size of the\r
- buffer to contain the description information.\r
- SmramMap - Buffer containing the data describing the Smram\r
- region descriptors.\r
- Returns:\r
- EFI_BUFFER_TOO_SMALL - The user did not provide a sufficient buffer.\r
- EFI_SUCCESS - The user provided a sufficiently-sized buffer.\r
---*/\r
-;\r
-\r
-struct _PEI_SMM_ACCESS_PPI {\r
- PEI_SMM_OPEN Open;\r
- PEI_SMM_CLOSE Close;\r
- PEI_SMM_LOCK Lock;\r
- PEI_SMM_CAPABILITIES GetCapabilities;\r
- BOOLEAN LockState;\r
- BOOLEAN OpenState;\r
-};\r
-\r
-extern EFI_GUID gPeiSmmAccessPpiGuid;\r
-\r
-#endif\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- VlvMmioPolicy.h\r
-\r
-Abstract:\r
-\r
- Interface definition details between ValleyView platform drivers during PEI phase.\r
-\r
---*/\r
-\r
-#ifndef _VLV_MMIO_POLICY_PPI_H_\r
-#define _VLV_MMIO_POLICY_PPI_H_\r
-\r
-#define VLV_MMIO_POLICY_PPI_GUID \\r
- { \\r
- 0xE767BF7F, 0x4DB6, 0x5B34, 0x10, 0x11, 0x4F, 0xBE, 0x4C, 0xA7, 0xAF, 0xD2 \\r
- }\r
-\r
-extern EFI_GUID gVlvMmioPolicyPpiGuid;\r
-\r
-\r
-//\r
-// MRC Platform Policiy PPI\r
-//\r
-typedef struct _VLV_MMIO_POLICY_PPI {\r
- UINT16 MmioSize;\r
-} VLV_MMIO_POLICY_PPI;\r
-\r
-#pragma pack()\r
-\r
-#endif // _VLV_MMIO_POLICY_PPI_H_\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- VlvPeiInit.h\r
-\r
-Abstract:\r
-\r
- Interface definition between ValleyView MRC and VlvInitPeim driver..\r
-\r
---*/\r
-\r
-#ifndef _VLV_PEI_INIT_H_\r
-#define _VLV_PEI_INIT_H_\r
-\r
-//\r
-// Define the VLV PEI Init PPI GUID\r
-//\r
-#define VLV_PEI_INIT_PPI_GUID \\r
- { \\r
- 0x9ea8911, 0xbe0d, 0x4230, 0xa0, 0x3, 0xed, 0xc6, 0x93, 0xb4, 0x8e, 0x11 \\r
- }\r
-\r
-//\r
-// Extern the GUID for PPI users.\r
-//\r
-extern EFI_GUID gVlvPeiInitPpiGuid;\r
-\r
-#endif\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- VlvPolicy.h\r
-\r
-Abstract:\r
-\r
- Interface definition details between ValleyView MRC and platform drivers during PEI phase.\r
-\r
---*/\r
-\r
-#ifndef _VLV_POLICY_PPI_H_\r
-#define _VLV_POLICY_PPI_H_\r
-\r
-//\r
-// MRC Policy provided by platform for PEI phase {7D84B2C2-22A1-4372-B12C-EBB232D3A6A3}\r
-//\r
-#define VLV_POLICY_PPI_GUID \\r
- { \\r
- 0x7D84B2C2, 0x22A1, 0x4372, 0xB1, 0x2C, 0xEB, 0xB2, 0x32, 0xD3, 0xA6, 0xA3 \\r
- }\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gVlvPolicyPpiGuid;\r
-\r
-//\r
-// PPI revision number\r
-// Any backwards compatible changes to this PPI will result in an update in the revision number\r
-// Major changes will require publication of a new PPI\r
-//\r
-#define MRC_PLATFORM_POLICY_PPI_REVISION 1\r
-\r
-#ifndef MAX_SOCKETS\r
-#define MAX_SOCKETS 4\r
-#endif\r
-\r
-#define S3_TIMING_DATA_LEN 9\r
-#define S3_READ_TRAINING_DATA_LEN 16\r
-#define S3_WRITE_TRAINING_DATA_LEN 12\r
-\r
-#ifndef S3_RESTORE_DATA_LEN\r
-#define S3_RESTORE_DATA_LEN (S3_TIMING_DATA_LEN + S3_READ_TRAINING_DATA_LEN + S3_WRITE_TRAINING_DATA_LEN)\r
-#endif // S3_RESTORE_DATA_LEN\r
-#pragma pack(1)\r
-//\r
-// MRC Platform Data Structure\r
-//\r
-typedef struct {\r
- UINT8 SpdAddressTable[MAX_SOCKETS];\r
- UINT8 TSonDimmSmbusAddress[MAX_SOCKETS];\r
-\r
- UINT16 SmbusBar;\r
- UINT32 IchRcba;\r
- UINT32 WdbBaseAddress; // Write Data Buffer area (WC caching mode)\r
- UINT32 WdbRegionSize;\r
- UINT32 SmBusAddress;\r
- UINT8 UserBd;\r
- UINT8 PlatformType;\r
- UINT8 FastBoot;\r
- UINT8 DynSR;\r
-} VLV_PLATFORM_DATA;\r
-\r
-\r
-typedef struct {\r
- UINT16 MmioSize;\r
- UINT16 GttSize;\r
- UINT8 IgdDvmt50PreAlloc;\r
- UINT8 PrimaryDisplay;\r
- UINT8 PAVPMode;\r
- UINT8 ApertureSize;\r
- UINT8 InternalGraphics;\r
- UINT8 IgdTurboEn;\r
-} GT_CONFIGURATION;\r
-\r
-typedef struct {\r
- UINT8 EccSupport;\r
- UINT16 DdrFreqLimit;\r
- UINT8 MaxTolud;\r
-} MEMORY_CONFIGURATION;\r
-\r
-\r
-//\r
-// MRC Platform Policiy PPI\r
-//\r
-typedef struct _VLV_POLICY_PPI {\r
- UINT8 Revision;\r
- VLV_PLATFORM_DATA PlatformData;\r
- GT_CONFIGURATION GtConfig;\r
- MEMORY_CONFIGURATION MemConfig;\r
- VOID *S3DataPtr; // was called MRC_PARAMS_SAVE_RESTORE\r
- UINT8 ISPEn; //ISP (IUNIT) Device Enabled\r
- UINT8 ISPPciDevConfig; //ISP (IUNIT) Device Config: 0->B0/D2/F0 for Window OS, 1->B0D3/F0 for Linux OS\r
-} VLV_POLICY_PPI;\r
-\r
-#pragma pack()\r
-\r
-#endif // _VLV_POLICY_PPI_H_\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- IgdOpRegion.h\r
-\r
-Abstract:\r
-\r
- This file is part of the IGD OpRegion Implementation. The IGD OpRegion is\r
- an interface between system BIOS, ASL code, and Graphics drivers.\r
-\r
- Supporting Specifiction: IGD OpRegion/Software SCI SPEC\r
-\r
- Note: Data structures defined in this protocol are packed not naturally\r
- aligned.\r
-\r
- GUID forms:\r
- {CDC5DDDF-E79D-41ec-A9B0-6565490DB9D3}\r
- (0xcdc5dddf, 0xe79d, 0x41ec, 0xa9, 0xb0, 0x65, 0x65, 0x49, 0xd, 0xb9, 0xd3);\r
-\r
- Acronyms:\r
- NVS: ACPI Non Volatile Storage\r
- OpRegion: ACPI Operational Region\r
- VBT: Video BIOS Table (OEM customizable data)\r
-\r
---*/\r
-\r
-#ifndef _IGD_OPREGION_PROTOCOL_H_\r
-#define _IGD_OPREGION_PROTOCOL_H_\r
-\r
-//\r
-// OpRegion / Software SCI protocol GUID\r
-//\r
-#define IGD_OPREGION_PROTOCOL_GUID \\r
- { \\r
- 0xcdc5dddf, 0xe79d, 0x41ec, 0xa9, 0xb0, 0x65, 0x65, 0x49, 0xd, 0xb9, 0xd3 \\r
- }\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gIgdOpRegionProtocolGuid;\r
-\r
-//\r
-// Forward reference for pure ANSI compatability\r
-//\r
-typedef struct _IGD_OPREGION_PROTOCOL IGD_OPREGION_PROTOCOL;\r
-\r
-//\r
-// Protocol data definitions\r
-//\r
-\r
-//\r
-// OpRegion structures:\r
-// Sub-structures define the different parts of the OpRegion followed by the\r
-// main structure representing the entire OpRegion.\r
-//\r
-// Note: These structures are packed to 1 byte offsets because the exact\r
-// data location is requred by the supporting design specification due to\r
-// the fact that the data is used by ASL and Graphics driver code compiled\r
-// separatly.\r
-//\r
-\r
-//\r
-// OpRegion header (mailbox 0) structure and #defines.\r
-//\r
-#pragma pack (1)\r
-typedef struct {\r
- CHAR8 SIGN[0x10]; // 0 OpRegion signature\r
- UINT32 SIZE; // 0x10 OpRegion size\r
- UINT32 OVER; // 0x14 OpRegion structure version\r
- UINT8 SVER[0x20]; // 0x18 System BIOS build version\r
- UINT8 VVER[0x10]; // 0x38 Video BIOS build version\r
- UINT8 GVER[0x10]; // 0x48 Graphic driver build version\r
- UINT32 MBOX; // 0x58 Mailboxes supported\r
- UINT32 DMOD; // 0x5C Driver Model\r
- UINT32 PCON; // 0x60 Platform Configuration Info\r
- CHAR8 GOPV[0x20]; // 0X64 GOP build version\r
- UINT8 RSV[0x7C]; // Reserved\r
-} OPREGION_HEADER;\r
-#pragma pack ()\r
-\r
-//\r
-// OpRegion mailbox 1 (public ACPI Methods).\r
-//\r
-#pragma pack (1)\r
-typedef struct {\r
- UINT32 DRDY; // 0 Driver readiness\r
- UINT32 CSTS; // 4 Status\r
- UINT32 CEVT; // 8 Current event\r
- UINT8 RM11[0x14]; // 12 Reserved\r
- UINT32 DIDL; // 32 Supported display devices list\r
- UINT32 DDL2; // 8 Devices.\r
- UINT32 DDL3;\r
- UINT32 DDL4;\r
- UINT32 DDL5;\r
- UINT32 DDL6;\r
- UINT32 DDL7;\r
- UINT32 DDL8;\r
- UINT32 CPDL; // 64 Currently present display devices list\r
- UINT32 CPL2; // 8 Devices.\r
- UINT32 CPL3;\r
- UINT32 CPL4;\r
- UINT32 CPL5;\r
- UINT32 CPL6;\r
- UINT32 CPL7;\r
- UINT32 CPL8;\r
- UINT32 CADL; // 96 Currently active display devices list\r
- UINT32 CAL2; // 8 Devices.\r
- UINT32 CAL3;\r
- UINT32 CAL4;\r
- UINT32 CAL5;\r
- UINT32 CAL6;\r
- UINT32 CAL7;\r
- UINT32 CAL8;\r
- UINT32 NADL; // 128 Next active device list\r
- UINT32 NDL2; // 8 Devices.\r
- UINT32 NDL3;\r
- UINT32 NDL4;\r
- UINT32 NDL5;\r
- UINT32 NDL6;\r
- UINT32 NDL7;\r
- UINT32 NDL8;\r
- UINT32 ASLP; // 160 ASL sleep timeout\r
- UINT32 TIDX; // 164 Toggle table index\r
- UINT32 CHPD; // 168 Current hot plug enable indicator\r
- UINT32 CLID; // 172 Current lid state indicator\r
- UINT32 CDCK; // 176 Current docking state indicator\r
- UINT32 SXSW; // 180 Display Switch notification on Sx State resume\r
- UINT32 EVTS; // 184 Events supported by ASL\r
- UINT32 CNOT; // 188 Current OS Notification\r
- UINT32 NRDY; // 192 Reasons for DRDY = 0\r
- UINT8 RM12[0x3C]; // 196 Reserved\r
-} OPREGION_MBOX1;\r
-#pragma pack ()\r
-\r
-//\r
-// OpRegion mailbox 2 (Software SCI Interface).\r
-//\r
-#pragma pack (1)\r
-typedef struct {\r
- UINT32 SCIC; // 0 Software SCI function number parameters\r
- UINT32 PARM; // 4 Software SCI additional parameters\r
- UINT32 DSLP; // 8 Driver sleep timeout\r
- UINT8 RM21[0xF4]; // 12 Reserved\r
-} OPREGION_MBOX2;\r
-#pragma pack ()\r
-\r
-//\r
-// OpRegion mailbox 3 (Power Conservation).\r
-//\r
-#pragma pack (1)\r
-typedef struct {\r
- UINT32 ARDY; // 0 Driver readiness\r
- UINT32 ASLC; // 4 ASLE interrupt command / status\r
- UINT32 TCHE; // 8 Technology enabled indicator\r
- UINT32 ALSI; // 12 Current ALS illuminance reading\r
- UINT32 BCLP; // 16 Backlight britness to set\r
- UINT32 PFIT; // 20 Panel fitting Current State or Request\r
- UINT32 CBLV; // 24 Brightness Current State\r
- UINT16 BCLM[0x14]; // 28 Backlight Brightness Level Duty Cycle Mapping Table\r
- UINT32 CPFM; // 68 Panel Fitting Current Mode\r
- UINT32 EPFM; // 72 Enabled Panel Fitting Mode\r
- UINT8 PLUT[0x4A]; // 76 Panel Look Up Table\r
- UINT32 PFMB; // 150 PWM Frequency and Minimum Brightness\r
- UINT32 CCDV; // 154 Color Correction Default Values\r
- UINT32 PCFT; // 158 Power Conservation Features\r
- UINT8 RM31[0x5E]; // 162 Reserved\r
-} OPREGION_MBOX3;\r
-#pragma pack ()\r
-\r
-//\r
-// OpRegion mailbox 4 (VBT).\r
-//\r
-#pragma pack (1)\r
-typedef struct {\r
- UINT8 GVD1[0x1800]; // 6K Reserved\r
-} OPREGION_VBT;\r
-#pragma pack ()\r
-\r
-#pragma pack (1)\r
-typedef struct {\r
- UINT8 EDIDOVRD[0x400]; // 6K Edid overriding data\r
-} OPREGION_MBOX5;\r
-#pragma pack ()\r
-//\r
-// Entire OpRegion\r
-//\r
-#pragma pack (1)\r
-typedef struct {\r
- OPREGION_HEADER Header; // OpRegion header\r
- OPREGION_MBOX1 MBox1; // Mailbox 1: Public ACPI Methods\r
- OPREGION_MBOX2 MBox2; // Mailbox 2: Software SCI Inteface\r
- OPREGION_MBOX3 MBox3; // Mailbox 3: Power Conservation\r
- OPREGION_VBT VBT; // VBT: Video BIOS Table (OEM customizable data)\r
- OPREGION_MBOX5 MBox5;\r
-} IGD_OPREGION_STRUC;\r
-#pragma pack ()\r
-\r
-//\r
-// Protocol data structure definition\r
-//\r
-struct _IGD_OPREGION_PROTOCOL {\r
- IGD_OPREGION_STRUC *OpRegion;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- MemInfo.h\r
-\r
-Abstract:\r
-\r
- This protocol provides the memory information data, such as\r
- total physical memory size, memory frequency, memory size\r
- of each dimm and rank.\r
-\r
- This protocol is EFI compatible.\r
-\r
---*/\r
-\r
-#ifndef _MEM_INFO_PROTOCOL_H_\r
-#define _MEM_INFO_PROTOCOL_H_\r
-\r
-//\r
-// Define the protocol GUID\r
-//\r
-#define MEM_INFO_PROTOCOL_GUID \\r
- { \\r
- 0x6f20f7c8, 0xe5ef, 0x4f21, 0x8d, 0x19, 0xed, 0xc5, 0xf0, 0xc4, 0x96, 0xae \\r
- }\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gMemInfoProtocolGuid;\r
-\r
-//\r
-// Forward reference for ANSI C compatibility\r
-//\r
-typedef struct _MEM_INFO_PROTOCOL MEM_INFO_PROTOCOL;\r
-\r
-//\r
-// Protocol definitions\r
-//\r
-\r
-#define CH_NUM 2\r
-#define DIMM_NUM 1\r
-#define RANK_NUM 2\r
-\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT32 memSize;\r
- UINT8 ddrFreq;\r
- UINT8 ddrType;\r
- BOOLEAN EccSupport;\r
- UINT16 dimmSize[CH_NUM * DIMM_NUM];\r
- UINT8 reserved;\r
- UINT16 reserved2;\r
-} MEMORY_INFO_DATA;\r
-#pragma pack()\r
-\r
-/*++\r
-Data definition:\r
-\r
- memSize Total physical memory size\r
- ddrFreq DDR Frequency\r
- EccSupport ECC Support\r
- dimmSize Dimm Size\r
- DimmExist Dimm Present or not\r
- RankInDimm No. of ranks in a dimm\r
-\r
---*/\r
-\r
-//\r
-// Protocol definition\r
-//\r
-struct _MEM_INFO_PROTOCOL {\r
- MEMORY_INFO_DATA MemInfoData;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
---*/\r
-\r
-/** @file\r
-**/\r
-\r
-#ifndef _PLATFORM_GOP_POLICY_PROTOCOL_H_\r
-#define _PLATFORM_GOP_POLICY_PROTOCOL_H_\r
-\r
-#define EFI_PLATFORM_GOP_POLICY_PROTOCOL_GUID \\r
- { 0xec2e931b, 0x3281, 0x48a5, 0x81, 0x7, 0xdf, 0x8a, 0x8b, 0xed, 0x3c, 0x5d }\r
-\r
-#define EFI_BMP_IMAGE_GUID \\r
- { 0x878AC2CC, 0x5343, 0x46F2, 0xB5, 0x63, 0x51, 0xF8, 0x9D, 0xAF, 0x56, 0xBA }\r
-\r
-#define PLATFORM_GOP_POLICY_PROTOCOL_REVISION_01 0x01\r
-#define PLATFORM_GOP_POLICY_PROTOCOL_REVISION_02 x0222\r
-\r
-#pragma pack(1)\r
-\r
-typedef enum {\r
- LidClosed,\r
- LidOpen,\r
- LidStatusMax\r
-} LID_STATUS;\r
-\r
-typedef enum {\r
- Docked,\r
- UnDocked,\r
- DockStatusMax\r
-} DOCK_STATUS;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *GET_PLATFORM_LID_STATUS) (\r
- OUT LID_STATUS *CurrentLidStatus\r
- );\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *GET_VBT_DATA) (\r
- OUT EFI_PHYSICAL_ADDRESS *VbtAddress,\r
- OUT UINT32 *VbtSize\r
- );\r
-\r
-#pragma pack()\r
-\r
-typedef struct _PLATFORM_GOP_POLICY_PROTOCOL {\r
- UINT32 Revision;\r
- GET_PLATFORM_LID_STATUS GetPlatformLidStatus;\r
- GET_VBT_DATA GetVbtData;\r
-} PLATFORM_GOP_POLICY_PROTOCOL;\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gPlatformGOPPolicyGuid;\r
-\r
-extern EFI_GUID gBmpImageGuid;\r
-\r
-#endif\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- VlvPlatformPolicy.h\r
-\r
-Abstract:\r
-\r
- Interface definition details between MCH and platform drivers during DXE phase.\r
-\r
---*/\r
-\r
-#ifndef _VLV_PLATFORM_POLICY_H_\r
-#define _VLV_PLATFORM_POLICY_H_\r
-\r
-//\r
-// VLV Policy provided by platform for DXE phase {5BAB88BA-E0E2-4674-B6AD-B812F6881CD6}\r
-//\r
-#define DXE_VLV_PLATFORM_POLICY_GUID \\r
- {0x5bab88ba, 0xe0e2, 0x4674, 0xb6, 0xad, 0xb8, 0x12, 0xf6, 0x88, 0x1c, 0xd6}\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gDxeVlvPlatformPolicyGuid;\r
-\r
-//\r
-// Protocol revision number\r
-// Any backwards compatible changes to this protocol will result in an update in the revision number\r
-// Major changes will require publication of a new protocol\r
-//\r
-#define DXE_VLV_PLATFORM_POLICY_PROTOCOL_REVISION 0\r
-\r
-\r
-typedef struct {\r
- UINT8 PFITStatus;\r
- UINT8 IgdTheramlSupport;\r
- UINT8 ALSEnabled;\r
- UINT8 LidStatus;\r
-} IGD_PANEL_FEATURES;\r
-\r
-typedef struct {\r
- UINT8 Reserved00; \r
- UINT8 Reserved01; \r
- UINT16 Reserved02; \r
- UINT16 Reserved03; \r
- UINT16 Reserved04; \r
- UINT16 Reserved05; \r
- UINT16 Reserved06; \r
- UINT16 Reserved07; \r
- UINT16 Reserved08; \r
- UINT16 Reserved09; \r
- UINT16 Reserved0A; \r
- UINT16 Reserved0B;\r
- UINT16 Reserved0C;\r
- UINT16 Reserved0D;\r
- UINT8 Reserved0E;\r
- UINT8 Reserved0F;\r
- UINT32 Reserved10;\r
- UINT32 Reserved11;\r
- UINT32 Reserved12;\r
- UINT32 Reserved13;\r
- UINT32 Reserved14;\r
- UINT8 Reserved15;\r
- UINT8 Reserved16;\r
-} DPTF_SETTINGS;\r
-\r
-//\r
-// MCH DXE Platform Policiy ==================================================\r
-//\r
-\r
-#define NO_AUDIO 0\r
-#define HD_AUDIO 1\r
-#define LPE_AUDIO 2\r
-\r
-typedef struct _DXE_VLV_PLATFORM_POLICY_PROTOCOL {\r
- UINT8 Revision;\r
- IGD_PANEL_FEATURES IgdPanelFeatures;\r
- DPTF_SETTINGS Reserved;\r
- UINT8 GraphicReserve00;\r
- UINT8 GraphicsPerfAnalyzers;\r
- UINT8 PwmReserved00;\r
- UINT8 PwmReserved01; \r
- UINT8 PmSupport;\r
- UINT8 GraphicReserve01;\r
- UINT8 GfxPause;\r
- UINT8 GraphicsFreqReq;\r
- UINT8 GraphicReserve03;\r
- UINT8 GraphicReserve02;\r
- UINT8 GraphicReserve04;\r
- UINT8 PavpMode;\r
- UINT8 GraphicReserve05;\r
- UINT8 UlClockGating;\r
- UINT8 IdleReserve;\r
- UINT8 AudioTypeSupport;\r
- UINT8 GraphicReserve06;\r
-} DXE_VLV_PLATFORM_POLICY_PROTOCOL;\r
-\r
-#endif\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Valleyview.h\r
-\r
-Abstract:\r
-\r
- This header file provides common definitions just for Valleyview-SOC using to avoid including extra module's file.\r
---*/\r
-\r
-#ifndef _MC_H_INCLUDED_\r
-#define _MC_H_INCLUDED_\r
-/*\r
-< Extended Configuration Base Address.*/\r
-#define EC_BASE 0xE0000000\r
-\r
-//\r
-// DEVICE 0 (Memroy Controller Hub)\r
-//\r
-#define MC_BUS 0x00\r
-#define MC_DEV 0x00\r
-#define MC_DEV2 0x02\r
-#define MC_FUN 0x00\r
-// NC DEV 0 Vendor and Device IDs\r
-#define MC_VID 0x8086\r
-#define MC_DID_OFFSET 0x2 //Device Identification\r
-#define MC_GGC_OFFSET 0x50 //GMCH Graphics Control Register\r
-\r
-//\r
-// Device 2 Register Equates\r
-//\r
-#define IGD_BUS 0x00\r
-#define IGD_DEV 0x02\r
-#define IGD_FUN_0 0x00\r
-#define IGD_FUN_1 0x01\r
-#define IGD_DEV_FUN (IGD_DEV << 3)\r
-#define IGD_BUS_DEV_FUN (MC_BUS << 8) + IGD_DEV_FUN\r
-#define IGD_VID 0x8086\r
-#define IGD_DID 0xA001\r
-#define IGD_MGGC_OFFSET 0x0050 //GMCH Graphics Control Register 0x50\r
-#define IGD_BSM_OFFSET 0x005C //Base of Stolen Memory\r
-#define IGD_SWSCI_OFFSET 0x00E0 //Software SCI 0xE0 2\r
-#define IGD_ASLE_OFFSET 0x00E4 //System Display Event Register 0xE4 4\r
-#define IGD_ASLS_OFFSET 0x00FC // ASL Storage\r
-#define IGD_DID_QS 0x0BE2 //RCOverride -a: Fix the DID error\r
-\r
-#endif\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- vlvAccess.h\r
-\r
-Abstract:\r
-\r
- Macros to simplify and abstract the interface to PCI configuration.\r
-\r
---*/\r
-\r
-#ifndef _VLVACCESS_H_INCLUDED_\r
-#define _VLVACCESS_H_INCLUDED_\r
-\r
-#include "Valleyview.h"\r
-#include "VlvCommonDefinitions.h"\r
-#include <Library/IoLib.h>\r
-\r
-//\r
-// Memory Mapped IO access macros used by MSG BUS LIBRARY\r
-//\r
-#define MmioAddress( BaseAddr, Register ) \\r
- ( (UINTN)BaseAddr + \\r
- (UINTN)(Register) \\r
- )\r
-\r
-\r
-//\r
-// UINT32\r
-//\r
-\r
-#define Mmio32Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT32 *)MmioAddress( BaseAddr, Register ) )\r
-\r
-#define Mmio32( BaseAddr, Register ) \\r
- *Mmio32Ptr( BaseAddr, Register )\r
-\r
-#define Mmio32Or( BaseAddr, Register, OrData ) \\r
- Mmio32( BaseAddr, Register ) = \\r
- (UINT32) ( \\r
- Mmio32( BaseAddr, Register ) | \\r
- (UINT32)(OrData) \\r
- )\r
-\r
-#define Mmio32And( BaseAddr, Register, AndData ) \\r
- Mmio32( BaseAddr, Register ) = \\r
- (UINT32) ( \\r
- Mmio32( BaseAddr, Register ) & \\r
- (UINT32)(AndData) \\r
- )\r
-\r
-#define Mmio32AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- Mmio32( BaseAddr, Register ) = \\r
- (UINT32) ( \\r
- ( Mmio32( BaseAddr, Register ) & \\r
- (UINT32)(AndData) \\r
- ) | \\r
- (UINT32)(OrData) \\r
- )\r
-\r
-//\r
-// UINT16\r
-//\r
-\r
-#define Mmio16Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT16 *)MmioAddress( BaseAddr, Register ) )\r
-\r
-#define Mmio16( BaseAddr, Register ) \\r
- *Mmio16Ptr( BaseAddr, Register )\r
-\r
-#define Mmio16Or( BaseAddr, Register, OrData ) \\r
- Mmio16( BaseAddr, Register ) = \\r
- (UINT16) ( \\r
- Mmio16( BaseAddr, Register ) | \\r
- (UINT16)(OrData) \\r
- )\r
-\r
-#define Mmio16And( BaseAddr, Register, AndData ) \\r
- Mmio16( BaseAddr, Register ) = \\r
- (UINT16) ( \\r
- Mmio16( BaseAddr, Register ) & \\r
- (UINT16)(AndData) \\r
- )\r
-\r
-#define Mmio16AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- Mmio16( BaseAddr, Register ) = \\r
- (UINT16) ( \\r
- ( Mmio16( BaseAddr, Register ) & \\r
- (UINT16)(AndData) \\r
- ) | \\r
- (UINT16)(OrData) \\r
- )\r
-\r
-//\r
-// UINT8\r
-//\r
-\r
-#define Mmio8Ptr( BaseAddr, Register ) \\r
- ( (volatile UINT8 *)MmioAddress( BaseAddr, Register ) )\r
-\r
-#define Mmio8( BaseAddr, Register ) \\r
- *Mmio8Ptr( BaseAddr, Register )\r
-\r
-#define Mmio8Or( BaseAddr, Register, OrData ) \\r
- Mmio8( BaseAddr, Register ) = \\r
- (UINT8) ( \\r
- Mmio8( BaseAddr, Register ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-#define Mmio8And( BaseAddr, Register, AndData ) \\r
- Mmio8( BaseAddr, Register ) = \\r
- (UINT8) ( \\r
- Mmio8( BaseAddr, Register ) & \\r
- (UINT8)(AndData) \\r
- )\r
-\r
-#define Mmio8AndThenOr( BaseAddr, Register, AndData, OrData ) \\r
- Mmio8( BaseAddr, Register ) = \\r
- (UINT8) ( \\r
- ( Mmio8( BaseAddr, Register ) & \\r
- (UINT8)(AndData) \\r
- ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-//\r
-// MSG BUS API\r
-//\r
-\r
-#define MSG_BUS_ENABLED 0x000000F0\r
-#define MSGBUS_MASKHI 0xFFFFFF00\r
-#define MSGBUS_MASKLO 0x000000FF\r
-\r
-#define MESSAGE_BYTE_EN BIT4\r
-#define MESSAGE_WORD_EN BIT4 | BIT5\r
-#define MESSAGE_DWORD_EN BIT4 | BIT5 | BIT6 | BIT7\r
-\r
-#define SIDEBAND_OPCODE 0x78\r
-#define MEMREAD_OPCODE 0x00000000\r
-#define MEMWRITE_OPCODE 0x01000000\r
-\r
-\r
-\r
-/***************************/\r
-//\r
-// Memory mapped PCI IO\r
-//\r
-\r
-#define PciCfgPtr(Bus, Device, Function, Register )\\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) + \\r
- (UINTN)(Register)\r
-\r
-#define PciCfg32Read_CF8CFC(B,D,F,R) \\r
- (UINT32)(IoOut32(0xCF8,(0x80000000|(B<<16)|(D<<11)|(F<<8)|(R))),IoIn32(0xCFC))\r
-\r
-#define PciCfg32Write_CF8CFC(B,D,F,R,Data) \\r
- (IoOut32(0xCF8,(0x80000000|(B<<16)|(D<<11)|(F<<8)|(R))),IoOut32(0xCFC,Data))\r
-\r
-#define PciCfg32Or_CF8CFC(B,D,F,R,O) \\r
- PciCfg32Write_CF8CFC(B,D,F,R, \\r
- (PciCfg32Read_CF8CFC(B,D,F,R) | (O)))\r
-\r
-#define PciCfg32And_CF8CFC(B,D,F,R,A) \\r
- PciCfg32Write_CF8CFC(B,D,F,R, \\r
- (PciCfg32Read_CF8CFC(B,D,F,R) & (A)))\r
-\r
-#define PciCfg32AndThenOr_CF8CFC(B,D,F,R,A,O) \\r
- PciCfg32Write_CF8CFC(B,D,F,R, \\r
- (PciCfg32Read_CF8CFC(B,D,F,R) & (A)) | (O))\r
-\r
-//\r
-// Device 0, Function 0\r
-//\r
-#define McD0PciCfg64(Register) MmPci64 (0, MC_BUS, 0, 0, Register)\r
-#define McD0PciCfg64Or(Register, OrData) MmPci64Or (0, MC_BUS, 0, 0, Register, OrData)\r
-#define McD0PciCfg64And(Register, AndData) MmPci64And (0, MC_BUS, 0, 0, Register, AndData)\r
-#define McD0PciCfg64AndThenOr(Register, AndData, OrData) MmPci64AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)\r
-\r
-#define McD0PciCfg32(Register) MmPci32 (0, MC_BUS, 0, 0, Register)\r
-#define McD0PciCfg32Or(Register, OrData) MmPci32Or (0, MC_BUS, 0, 0, Register, OrData)\r
-#define McD0PciCfg32And(Register, AndData) MmPci32And (0, MC_BUS, 0, 0, Register, AndData)\r
-#define McD0PciCfg32AndThenOr(Register, AndData, OrData) MmPci32AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)\r
-\r
-#define McD0PciCfg16(Register) MmPci16 (0, MC_BUS, 0, 0, Register)\r
-#define McD0PciCfg16Or(Register, OrData) MmPci16Or (0, MC_BUS, 0, 0, Register, OrData)\r
-#define McD0PciCfg16And(Register, AndData) MmPci16And (0, MC_BUS, 0, 0, Register, AndData)\r
-#define McD0PciCfg16AndThenOr(Register, AndData, OrData) MmPci16AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)\r
-\r
-#define McD0PciCfg8(Register) MmPci8 (0, MC_BUS, 0, 0, Register)\r
-#define McD0PciCfg8Or(Register, OrData) MmPci8Or (0, MC_BUS, 0, 0, Register, OrData)\r
-#define McD0PciCfg8And(Register, AndData) MmPci8And (0, MC_BUS, 0, 0, Register, AndData)\r
-#define McD0PciCfg8AndThenOr( Register, AndData, OrData ) MmPci8AndThenOr (0, MC_BUS, 0, 0, Register, AndData, OrData)\r
-\r
-\r
-//\r
-// Device 2, Function 0\r
-//\r
-#define McD2PciCfg64(Register) MmPci64 (0, MC_BUS, 2, 0, Register)\r
-#define McD2PciCfg64Or(Register, OrData) MmPci64Or (0, MC_BUS, 2, 0, Register, OrData)\r
-#define McD2PciCfg64And(Register, AndData) MmPci64And (0, MC_BUS, 2, 0, Register, AndData)\r
-#define McD2PciCfg64AndThenOr(Register, AndData, OrData) MmPci64AndThenOr (0, MC_BUS, 2, 0, Register, AndData, OrData)\r
-\r
-#define McD2PciCfg32(Register) MmPci32 (0, MC_BUS, 2, 0, Register)\r
-#define McD2PciCfg32Or(Register, OrData) MmPci32Or (0, MC_BUS, 2, 0, Register, OrData)\r
-#define McD2PciCfg32And(Register, AndData) MmPci32And (0, MC_BUS, 2, 0, Register, AndData)\r
-#define McD2PciCfg32AndThenOr(Register, AndData, OrData) MmPci32AndThenOr (0, MC_BUS, 2, 0, Register, AndData, OrData)\r
-\r
-#define McD2PciCfg16(Register) MmPci16 (0, MC_BUS, 2, 0, Register)\r
-#define McD2PciCfg16Or(Register, OrData) MmPci16Or (0, MC_BUS, 2, 0, Register, OrData)\r
-#define McD2PciCfg16And(Register, AndData) MmPci16And (0, MC_BUS, 2, 0, Register, AndData)\r
-#define McD2PciCfg16AndThenOr(Register, AndData, OrData) MmPci16AndThenOr (0, MC_BUS, 2, 0, Register, AndData, OrData)\r
-\r
-#define McD2PciCfg8(Register) MmPci8 (0, MC_BUS, 2, 0, Register)\r
-#define McD2PciCfg8Or(Register, OrData) MmPci8Or (0, MC_BUS, 2, 0, Register, OrData)\r
-#define McD2PciCfg8And(Register, AndData) MmPci8And (0, MC_BUS, 2, 0, Register, AndData)\r
-\r
-//\r
-// IO\r
-//\r
-\r
-#ifndef IoIn8\r
-\r
-#define IoIn8(Port) \\r
- IoRead8(Port)\r
-\r
-#define IoIn16(Port) \\r
- IoRead16(Port)\r
-\r
-#define IoIn32(Port) \\r
- IoRead32(Port)\r
-\r
-#define IoOut8(Port, Data) \\r
- IoWrite8(Port, Data)\r
-\r
-#define IoOut16(Port, Data) \\r
- IoWrite16(Port, Data)\r
-\r
-#define IoOut32(Port, Data) \\r
- IoWrite32(Port, Data)\r
-\r
-#endif\r
-\r
-#endif\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- VlvCommonDefinitions.h\r
-\r
-Abstract:\r
-\r
- Macros to simplify and abstract the interface to PCI configuration.\r
-\r
---*/\r
-\r
-///\r
-/// PCI CONFIGURATION MAP REGISTER OFFSETS\r
-///\r
-#ifndef PCI_VID\r
-#define PCI_VID 0x0000 ///< Vendor ID Register\r
-#define PCI_DID 0x0002 ///< Device ID Register\r
-#define PCI_CMD 0x0004 ///< PCI Command Register\r
-#define PCI_STS 0x0006 ///< PCI Status Register\r
-#define PCI_RID 0x0008 ///< Revision ID Register\r
-#define PCI_IFT 0x0009 ///< Interface Type\r
-#define PCI_SCC 0x000A ///< Sub Class Code Register\r
-#define PCI_BCC 0x000B ///< Base Class Code Register\r
-#define PCI_CLS 0x000C ///< Cache Line Size\r
-#define PCI_PMLT 0x000D ///< Primary Master Latency Timer\r
-#define PCI_HDR 0x000E ///< Header Type Register\r
-#define PCI_BIST 0x000F ///< Built in Self Test Register\r
-#define PCI_BAR0 0x0010 ///< Base Address Register 0\r
-#define PCI_BAR1 0x0014 ///< Base Address Register 1\r
-#define PCI_BAR2 0x0018 ///< Base Address Register 2\r
-#define PCI_PBUS 0x0018 ///< Primary Bus Number Register\r
-#define PCI_SBUS 0x0019 ///< Secondary Bus Number Register\r
-#define PCI_SUBUS 0x001A ///< Subordinate Bus Number Register\r
-#define PCI_SMLT 0x001B ///< Secondary Master Latency Timer\r
-#define PCI_BAR3 0x001C ///< Base Address Register 3\r
-#define PCI_IOBASE 0x001C ///< I/O base Register\r
-#define PCI_IOLIMIT 0x001D ///< I/O Limit Register\r
-#define PCI_SECSTATUS 0x001E ///< Secondary Status Register\r
-#define PCI_BAR4 0x0020 ///< Base Address Register 4\r
-#define PCI_MEMBASE 0x0020 ///< Memory Base Register\r
-#define PCI_MEMLIMIT 0x0022 ///< Memory Limit Register\r
-#define PCI_BAR5 0x0024 ///< Base Address Register 5\r
-#define PCI_PRE_MEMBASE 0x0024 ///< Prefetchable memory Base register\r
-#define PCI_PRE_MEMLIMIT 0x0026 ///< Prefetchable memory Limit register\r
-#define PCI_PRE_MEMBASE_U 0x0028 ///< Prefetchable memory base upper 32 bits\r
-#define PCI_PRE_MEMLIMIT_U 0x002C ///< Prefetchable memory limit upper 32 bits\r
-#define PCI_SVID 0x002C ///< Subsystem Vendor ID\r
-#define PCI_SID 0x002E ///< Subsystem ID\r
-#define PCI_IOBASE_U 0x0030 ///< I/O base Upper Register\r
-#define PCI_IOLIMIT_U 0x0032 ///< I/O Limit Upper Register\r
-#define PCI_CAPP 0x0034 ///< Capabilities Pointer\r
-#define PCI_EROM 0x0038 ///< Expansion ROM Base Address\r
-#define PCI_INTLINE 0x003C ///< Interrupt Line Register\r
-#define PCI_INTPIN 0x003D ///< Interrupt Pin Register\r
-#define PCI_MAXGNT 0x003E ///< Max Grant Register\r
-#define PCI_BRIDGE_CNTL 0x003E ///< Bridge Control Register\r
-#define PCI_MAXLAT 0x003F ///< Max Latency Register\r
-#endif\r
-//\r
-// Bit Difinitions\r
-//\r
-#ifndef BIT0\r
-#define BIT0 0x0001\r
-#define BIT1 0x0002\r
-#define BIT2 0x0004\r
-#define BIT3 0x0008\r
-#define BIT4 0x0010\r
-#define BIT5 0x0020\r
-#define BIT6 0x0040\r
-#define BIT7 0x0080\r
-#define BIT8 0x0100\r
-#define BIT9 0x0200\r
-#define BIT10 0x0400\r
-#define BIT11 0x0800\r
-#define BIT12 0x1000\r
-#define BIT13 0x2000\r
-#define BIT14 0x4000\r
-#define BIT15 0x8000\r
-#define BIT16 0x00010000\r
-#define BIT17 0x00020000\r
-#define BIT18 0x00040000\r
-#define BIT19 0x00080000\r
-#define BIT20 0x00100000\r
-#define BIT21 0x00200000\r
-#define BIT22 0x00400000\r
-#define BIT23 0x00800000\r
-#define BIT24 0x01000000\r
-#define BIT25 0x02000000\r
-#define BIT26 0x04000000\r
-#define BIT27 0x08000000\r
-#define BIT28 0x10000000\r
-#define BIT29 0x20000000\r
-#define BIT30 0x40000000\r
-#define BIT31 0x80000000\r
-#endif\r
-\r
-#ifndef _PCIACCESS_H_INCLUDED_\r
-#define _PCIACCESS_H_INCLUDED_\r
-#ifndef PCI_EXPRESS_BASE_ADDRESS\r
- #define PCI_EXPRESS_BASE_ADDRESS 0xE0000000\r
-#endif\r
-\r
-#ifndef MmPciAddress\r
-#define MmPciAddress( Segment, Bus, Device, Function, Register ) \\r
- ( (UINTN)PCI_EXPRESS_BASE_ADDRESS + \\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) + \\r
- (UINTN)(Register) \\r
- )\r
-#endif\r
-\r
-//\r
-// UINT64\r
-//\r
-#define MmPci64Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT64 *)MmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define MmPci64( Segment, Bus, Device, Function, Register ) \\r
- *MmPci64Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define MmPci64Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- MmPci64( Segment, Bus, Device, Function, Register ) = \\r
- (UINT64) ( \\r
- MmPci64( Segment, Bus, Device, Function, Register ) | \\r
- (UINT64)(OrData) \\r
- )\r
-\r
-#define MmPci64And( Segment, Bus, Device, Function, Register, AndData ) \\r
- MmPci64( Segment, Bus, Device, Function, Register ) = \\r
- (UINT64) ( \\r
- MmPci64( Segment, Bus, Device, Function, Register ) & \\r
- (UINT64)(AndData) \\r
- )\r
-\r
-#define MmPci64AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- MmPci64( Segment, Bus, Device, Function, Register ) = \\r
- (UINT64) ( \\r
- ( MmPci64( Segment, Bus, Device, Function, Register ) & \\r
- (UINT64)(AndData) \\r
- ) | \\r
- (UINT64)(OrData) \\r
- )\r
-\r
-//\r
-// UINT32\r
-//\r
-\r
-#define MmPci32Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT32 *) MmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define MmPci32( Segment, Bus, Device, Function, Register ) \\r
- *MmPci32Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define MmPci32Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- MmPci32( Segment, Bus, Device, Function, Register ) = \\r
- (UINT32) ( \\r
- MmPci32( Segment, Bus, Device, Function, Register ) | \\r
- (UINT32)(OrData) \\r
- )\r
-\r
-#define MmPci32And( Segment, Bus, Device, Function, Register, AndData ) \\r
- MmPci32( Segment, Bus, Device, Function, Register ) = \\r
- (UINT32) ( \\r
- MmPci32( Segment, Bus, Device, Function, Register ) & \\r
- (UINT32)(AndData) \\r
- )\r
-\r
-#define MmPci32AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- MmPci32( Segment, Bus, Device, Function, Register ) = \\r
- (UINT32) ( \\r
- ( MmPci32( Segment, Bus, Device, Function, Register ) & \\r
- (UINT32)(AndData) \\r
- ) | \\r
- (UINT32)(OrData) \\r
- )\r
-\r
-//\r
-// UINT16\r
-//\r
-\r
-#define MmPci16Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT16 *)MmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define MmPci16( Segment, Bus, Device, Function, Register ) \\r
- *MmPci16Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define MmPci16Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- MmPci16( Segment, Bus, Device, Function, Register ) = \\r
- (UINT16) ( \\r
- MmPci16( Segment, Bus, Device, Function, Register ) | \\r
- (UINT16)(OrData) \\r
- )\r
-\r
-#define MmPci16And( Segment, Bus, Device, Function, Register, AndData ) \\r
- MmPci16( Segment, Bus, Device, Function, Register ) = \\r
- (UINT16) ( \\r
- MmPci16( Segment, Bus, Device, Function, Register ) & \\r
- (UINT16)(AndData) \\r
- )\r
-\r
-#define MmPci16AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- MmPci16( Segment, Bus, Device, Function, Register ) = \\r
- (UINT16) ( \\r
- ( MmPci16( Segment, Bus, Device, Function, Register ) & \\r
- (UINT16)(AndData) \\r
- ) | \\r
- (UINT16)(OrData) \\r
- )\r
-\r
-//\r
-// UINT8\r
-//\r
-\r
-#define MmPci8Ptr( Segment, Bus, Device, Function, Register ) \\r
- ( (volatile UINT8 *)MmPciAddress( Segment, Bus, Device, Function, Register ) )\r
-\r
-#define MmPci8( Segment, Bus, Device, Function, Register ) \\r
- *MmPci8Ptr( Segment, Bus, Device, Function, Register )\r
-\r
-#define MmPci8Or( Segment, Bus, Device, Function, Register, OrData ) \\r
- MmPci8( Segment, Bus, Device, Function, Register ) = \\r
- (UINT8) ( \\r
- MmPci8( Segment, Bus, Device, Function, Register ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-#define MmPci8And( Segment, Bus, Device, Function, Register, AndData ) \\r
- MmPci8( Segment, Bus, Device, Function, Register ) = \\r
- (UINT8) ( \\r
- MmPci8( Segment, Bus, Device, Function, Register ) & \\r
- (UINT8)(AndData) \\r
- )\r
-\r
-#define MmPci8AndThenOr( Segment, Bus, Device, Function, Register, AndData, OrData ) \\r
- MmPci8( Segment, Bus, Device, Function, Register ) = \\r
- (UINT8) ( \\r
- ( MmPci8( Segment, Bus, Device, Function, Register ) & \\r
- (UINT8)(AndData) \\r
- ) | \\r
- (UINT8)(OrData) \\r
- )\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PchInitVar.h\r
-\r
-Abstract:\r
-\r
- This file defines variable shared between PCH Init DXE driver and PCH\r
- Init S3 Resume PEIM.\r
-\r
---*/\r
-#ifndef _PCH_INIT_VAR_H_\r
-#define _PCH_INIT_VAR_H_\r
-\r
-#include <Protocol/PchPlatformPolicy.h>\r
-//\r
-// Define the PCH Init Var GUID\r
-//\r
-#define PCH_INIT_VARIABLE_GUID {0xe6c2f70a, 0xb604, 0x4877,{0x85, 0xba, 0xde, 0xec, 0x89, 0xe1, 0x17, 0xeb}}\r
-//\r
-// Extern the GUID for PPI users.\r
-//\r
-extern EFI_GUID gPchInitVariableGuid;\r
-\r
-#define PCH_INIT_VARIABLE_NAME L"PchInit"\r
-\r
-//\r
-// Define the Pch Init Variable structure\r
-//\r
-typedef struct {\r
- UINT32 StorePosition;\r
- UINT32 ExecutePosition;\r
-} PCH_S3_PARAMETER_HEADER;\r
-\r
-#pragma pack(1)\r
-typedef struct _PCH_INIT_VARIABLE {\r
- PCH_S3_PARAMETER_HEADER *PchS3Parameter;\r
-} PCH_INIT_VARIABLE;\r
-#pragma pack()\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- SataControllerGuid.h\r
-\r
-Abstract:\r
-\r
- GUID for use in describing SataController\r
-\r
---*/\r
-#ifndef _SERIAL_ATA_CONTROLLER_GUID_H_\r
-#define _SERIAL_ATA_CONTROLLER_GUID_H_\r
-\r
-#ifdef ECP_FLAG\r
-#define PCH_SATA_CONTROLLER_DRIVER_GUID \\r
- { \\r
- 0xbb929da9, 0x68f7, 0x4035, 0xb2, 0x2c, 0xa3, 0xbb, 0x3f, 0x23, 0xda, 0x55 \\r
- }\r
-#else\r
-#define PCH_SATA_CONTROLLER_DRIVER_GUID \\r
- {\\r
- 0xbb929da9, 0x68f7, 0x4035, 0xb2, 0x2c, 0xa3, 0xbb, 0x3f, 0x23, 0xda, 0x55 \}\r
-\r
-#endif\r
-\r
-extern EFI_GUID gSataControllerDriverGuid;\r
-#endif\r
+++ /dev/null
-//\r
-//\r
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- SmbusArpMap.h\r
-\r
-Abstract:\r
-\r
- GUID for use in describing SMBus devices that were ARPed during PEI.\r
-\r
---*/\r
-#ifndef _EFI_SMBUS_ARP_MAP_GUID_H_\r
-#define _EFI_SMBUS_ARP_MAP_GUID_H_\r
-\r
-#define EFI_SMBUS_ARP_MAP_GUID \\r
- { \\r
- 0x707be83e, 0x0bf6, 0x40a5, 0xbe, 0x64, 0x34, 0xc0, 0x3a, 0xa0, 0xb8, 0xe2 \\r
- }\r
-\r
-extern EFI_GUID gEfiSmbusArpMapGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Vlv2Variable.h\r
-\r
-Abstract:\r
-\r
- GUID used to define ValleyView2 variable.\r
-\r
---*/\r
-\r
-#ifndef _VLV2_VARIABLE_GUID_H_\r
-#define _VLV2_VARIABLE_GUID_H_\r
-\r
-#define EFI_VLV2_VARIABLE \\r
- { \\r
- 0x10ba6bbe, 0xa97e, 0x41c3, {0x9a, 0x07, 0x60, 0x7a, 0xd9, 0xbd, 0x60, 0xe5 } \\r
- }\r
-extern EFI_GUID gEfiVlv2VariableGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
---*/\r
-\r
-\r
-/*++\r
-\r
-Module Name:\r
-\r
- CEATA.h\r
-\r
-Abstract:\r
-\r
- Header file for chipset CE-AT spec.\r
-\r
---*/\r
-\r
-#ifndef _CE_ATA_H\r
-#define _CE_ATA_H\r
-\r
-#pragma pack(1)\r
-\r
-\r
-#define DATA_UNIT_SIZE 512\r
-\r
-\r
-#define CMD60 60\r
-#define CMD61 61\r
-\r
-\r
-#define RW_MULTIPLE_REGISTER CMD60\r
-#define RW_MULTIPLE_BLOCK CMD61\r
-\r
-\r
-#define CE_ATA_SIG_CE 0xCE\r
-#define CE_ATA_SIG_AA 0xAA\r
-\r
-\r
-#define Reg_Features_Exp 01\r
-#define Reg_SectorCount_Exp 02\r
-#define Reg_LBALow_Exp 03\r
-#define Reg_LBAMid_Exp 04\r
-#define Reg_LBAHigh_Exp 05\r
-#define Reg_Control 06\r
-#define Reg_Features_Error 09\r
-#define Reg_SectorCount 10\r
-#define Reg_LBALow 11\r
-#define Reg_LBAMid 12\r
-#define Reg_LBAHigh 13\r
-#define Reg_Device_Head 14\r
-#define Reg_Command_Status 15\r
-\r
-#define Reg_scrTempC 0x80\r
-#define Reg_scrTempMaxP 0x84\r
-#define Reg_scrTempMinP 0x88\r
-#define Reg_scrStatus 0x8C\r
-#define Reg_scrReallocsA 0x90\r
-#define Reg_scrERetractsA 0x94\r
-#define Reg_scrCapabilities 0x98\r
-#define Reg_scrControl 0xC0\r
-\r
-\r
-\r
-typedef struct {\r
- UINT8 Reserved0;\r
- UINT8 Features_Exp;\r
- UINT8 SectorCount_Exp;\r
- UINT8 LBALow_Exp;\r
- UINT8 LBAMid_Exp;\r
- UINT8 LBAHigh_Exp;\r
- UINT8 Control;\r
- UINT8 Reserved1[2];\r
- UINT8 Features_Error;\r
- UINT8 SectorCount;\r
- UINT8 LBALow;\r
- UINT8 LBAMid;\r
- UINT8 LBAHigh;\r
- UINT8 Device_Head;\r
- UINT8 Command_Status;\r
-} TASK_FILE;\r
-\r
-\r
-//\r
-//Reduced ATA command set\r
-//\r
-#define IDENTIFY_DEVICE 0xEC\r
-#define READ_DMA_EXT 0x25\r
-#define WRITE_DMA_EXT 0x35\r
-#define STANDBY_IMMEDIATE 0xE0\r
-#define FLUSH_CACHE_EXT 0xEA\r
-\r
-\r
-\r
-typedef struct {\r
- UINT16 Reserved0[10];\r
- UINT16 SerialNumber[10];\r
- UINT16 Reserved1[3];\r
- UINT16 FirmwareRevision[4];\r
- UINT16 ModelNumber[20];\r
- UINT16 Reserved2[33];\r
- UINT16 MajorVersion;\r
- UINT16 Reserved3[19];\r
- UINT16 MaximumLBA[4];\r
- UINT16 Reserved4[2];\r
- UINT16 Sectorsize;\r
- UINT16 Reserved5;\r
- UINT16 DeviceGUID[4];\r
- UINT16 Reserved6[94];\r
- UINT16 Features;\r
- UINT16 MaxWritesPerAddress;\r
- UINT16 Reserved7[47];\r
- UINT16 IntegrityWord;\r
-} IDENTIFY_DEVICE_DATA;\r
-\r
-\r
-\r
-\r
-\r
-#pragma pack()\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
---*/\r
-\r
-\r
-/*++\r
-\r
-Module Name:\r
-\r
- MMC.h\r
-\r
-Abstract:\r
-\r
- Header file for Industry MMC 4.2 spec.\r
-\r
---*/\r
-\r
-#ifndef _MMC_H\r
-#define _MMC_H\r
-\r
-#pragma pack(1)\r
-//\r
-//Command definition\r
-//\r
-\r
-#define CMD0 0\r
-#define CMD1 1\r
-#define CMD2 2\r
-#define CMD3 3\r
-#define CMD4 4\r
-#define CMD6 6\r
-#define CMD7 7\r
-#define CMD8 8\r
-#define CMD9 9\r
-#define CMD10 10\r
-#define CMD11 11\r
-#define CMD12 12\r
-#define CMD13 13\r
-#define CMD14 14\r
-#define CMD15 15\r
-#define CMD16 16\r
-#define CMD17 17\r
-#define CMD18 18\r
-#define CMD19 19\r
-#define CMD20 20\r
-#define CMD23 23\r
-#define CMD24 24\r
-#define CMD25 25\r
-#define CMD26 26\r
-#define CMD27 27\r
-#define CMD28 28\r
-#define CMD29 29\r
-#define CMD30 30\r
-#define CMD35 35\r
-#define CMD36 36\r
-#define CMD38 38\r
-#define CMD39 39\r
-#define CMD40 40\r
-#define CMD42 42\r
-#define CMD55 55\r
-#define CMD56 56\r
-\r
-\r
-\r
-#define GO_IDLE_STATE CMD0\r
-#define SEND_OP_COND CMD1\r
-#define ALL_SEND_CID CMD2\r
-#define SET_RELATIVE_ADDR CMD3\r
-#define SET_DSR CMD4\r
-#define SWITCH CMD6\r
-#define SELECT_DESELECT_CARD CMD7\r
-#define SEND_EXT_CSD CMD8\r
-#define SEND_CSD CMD9\r
-#define SEND_CID CMD10\r
-#define READ_DAT_UNTIL_STOP CMD11\r
-#define STOP_TRANSMISSION CMD12\r
-#define SEND_STATUS CMD13\r
-#define BUSTEST_R CMD14\r
-#define GO_INACTIVE_STATE CMD15\r
-#define SET_BLOCKLEN CMD16\r
-#define READ_SINGLE_BLOCK CMD17\r
-#define READ_MULTIPLE_BLOCK CMD18\r
-#define BUSTEST_W CMD19\r
-#define WRITE_DAT_UNTIL_STOP CMD20\r
-#define SET_BLOCK_COUNT CMD23\r
-#define WRITE_BLOCK CMD24\r
-#define WRITE_MULTIPLE_BLOCK CMD25\r
-#define PROGRAM_CID CMD26\r
-#define PROGRAM_CSD CMD27\r
-#define SET_WRITE_PROT CMD28\r
-#define CLR_WRITE_PROT CMD29\r
-#define SEND_WRITE_PROT CMD30\r
-#define ERASE_GROUP_START CMD35\r
-#define ERASE_GROUP_END CMD36\r
-#define ERASE CMD38\r
-#define FAST_IO CMD39\r
-#define GO_IRQ_STATE CMD40\r
-#define LOCK_UNLOCK CMD42\r
-#define APP_CMD CMD55\r
-#define GEN_CMD CMD56\r
-\r
-#define B_PERM_WP_DIS 0x10\r
-#define B_PWR_WP_EN 0x01\r
-#define US_PERM_WP_DIS 0x10\r
-#define US_PWR_WP_EN 0x01\r
-\r
-#define FREQUENCY_OD (400 * 1000)\r
-#define FREQUENCY_MMC_PP (26 * 1000 * 1000)\r
-#define FREQUENCY_MMC_PP_HIGH (52 * 1000 * 1000)\r
-\r
-#define DEFAULT_DSR_VALUE 0x404\r
-\r
-//\r
-//Registers definition\r
-//\r
-\r
-typedef struct {\r
- UINT32 Reserved0: 7; // 0\r
- UINT32 V170_V195: 1; // 1.70V - 1.95V\r
- UINT32 V200_V260: 7; // 2.00V - 2.60V\r
- UINT32 V270_V360: 9; // 2.70V - 3.60V\r
- UINT32 Reserved1: 5; // 0\r
- UINT32 AccessMode: 2; // 00b (byte mode), 10b (sector mode)\r
- UINT32 Busy: 1; // This bit is set to LOW if the card has not finished the power up routine\r
-} OCR;\r
-\r
-\r
-typedef struct {\r
- UINT8 NotUsed: 1; // 1\r
- UINT8 CRC: 7; // CRC7 checksum\r
- UINT8 MDT; // Manufacturing date\r
- UINT32 PSN; // Product serial number\r
- UINT8 PRV; // Product revision\r
- UINT8 PNM[6]; // Product name\r
- UINT16 OID; // OEM/Application ID\r
- UINT8 MID; // Manufacturer ID\r
-} CID;\r
-\r
-\r
-typedef struct {\r
- UINT8 NotUsed: 1; // 1 [0:0]\r
- UINT8 CRC: 7; // CRC [7:1]\r
- UINT8 ECC: 2; // ECC code [9:8]\r
- UINT8 FILE_FORMAT: 2; // File format [11:10]\r
- UINT8 TMP_WRITE_PROTECT: 1; // Temporary write protection [12:12]\r
- UINT8 PERM_WRITE_PROTECT: 1; // Permanent write protection [13:13]\r
- UINT8 COPY: 1; // Copy flag (OTP) [14:14]\r
- UINT8 FILE_FORMAT_GRP: 1; // File format group [15:15]\r
- UINT16 CONTENT_PROT_APP: 1; // Content protection application [16:16]\r
- UINT16 Reserved0: 4; // 0 [20:17]\r
- UINT16 WRITE_BL_PARTIAL: 1; // Partial blocks for write allowed [21:21]\r
- UINT16 WRITE_BL_LEN: 4; // Max. write data block length [25:22]\r
- UINT16 R2W_FACTOR: 3; // Write speed factor [28:26]\r
- UINT16 DEFAULT_ECC: 2; // Manufacturer default ECC [30:29]\r
- UINT16 WP_GRP_ENABLE: 1; // Write protect group enable [31:31]\r
- UINT32 WP_GRP_SIZE: 5; // Write protect group size [36:32]\r
- UINT32 ERASE_GRP_MULT: 5; // Erase group size multiplier [41:37]\r
- UINT32 ERASE_GRP_SIZE: 5; // Erase group size [46:42]\r
- UINT32 C_SIZE_MULT: 3; // Device size multiplier [49:47]\r
- UINT32 VDD_W_CURR_MAX: 3; // Max. write current @ VDD max [52:50]\r
- UINT32 VDD_W_CURR_MIN: 3; // Max. write current @ VDD min [55:53]\r
- UINT32 VDD_R_CURR_MAX: 3; // Max. read current @ VDD max [58:56]\r
- UINT32 VDD_R_CURR_MIN: 3; // Max. read current @ VDD min [61:59]\r
- UINT32 C_SIZELow2: 2;// Device size [73:62]\r
- UINT32 C_SIZEHigh10: 10;// Device size [73:62]\r
- UINT32 Reserved1: 2; // 0 [75:74]\r
- UINT32 DSR_IMP: 1; // DSR implemented [76:76]\r
- UINT32 READ_BLK_MISALIGN: 1; // Read block misalignment [77:77]\r
- UINT32 WRITE_BLK_MISALIGN: 1; // Write block misalignment [78:78]\r
- UINT32 READ_BL_PARTIAL: 1; // Partial blocks for read allowed [79:79]\r
- UINT32 READ_BL_LEN: 4; // Max. read data block length [83:80]\r
- UINT32 CCC: 12;// Card command classes [95:84]\r
- UINT8 TRAN_SPEED ; // Max. bus clock frequency [103:96]\r
- UINT8 NSAC ; // Data read access-time 2 in CLK cycles (NSAC*100) [111:104]\r
- UINT8 TAAC ; // Data read access-time 1 [119:112]\r
- UINT8 Reserved2: 2; // 0 [121:120]\r
- UINT8 SPEC_VERS: 4; // System specification version [125:122]\r
- UINT8 CSD_STRUCTURE: 2; // CSD structure [127:126]\r
-} CSD;\r
-\r
-typedef struct {\r
- UINT8 Reserved133_0[134]; // [133:0] 0\r
- UINT8 SEC_BAD_BLOCK_MGMNT; // [134] Bad Block Management mode\r
- UINT8 Reserved135; // [135] 0\r
- UINT8 ENH_START_ADDR[4]; // [139:136] Enhanced User Data Start Address\r
- UINT8 ENH_SIZE_MULT[3]; // [142:140] Enhanced User Data Start Size\r
- UINT8 GP_SIZE_MULT_1[3]; // [145:143] GPP1 Size\r
- UINT8 GP_SIZE_MULT_2[3]; // [148:146] GPP2 Size\r
- UINT8 GP_SIZE_MULT_3[3]; // [151:149] GPP3 Size\r
- UINT8 GP_SIZE_MULT_4[3]; // [154:152] GPP4 Size\r
- UINT8 PARTITION_SETTING_COMPLETED; // [155] Partitioning Setting\r
- UINT8 PARTITIONS_ATTRIBUTES; // [156] Partitions attributes\r
- UINT8 MAX_ENH_SIZE_MULT[3]; // [159:157] GPP4 Start Size\r
- UINT8 PARTITIONING_SUPPORT; // [160] Partitioning Support\r
- UINT8 HPI_MGMT; // [161] HPI management\r
- UINT8 RST_n_FUNCTION; // [162] H/W reset function\r
- UINT8 BKOPS_EN; // [163] Enable background operations handshake\r
- UINT8 BKOPS_START; // [164] Manually start background operations\r
- UINT8 Reserved165; // [165] 0\r
- UINT8 WR_REL_PARAM; // [166] Write reliability parameter register\r
- UINT8 WR_REL_SET; // [167] Write reliability setting register\r
- UINT8 RPMB_SIZE_MULT; // [168] RPMB Size\r
- UINT8 FW_CONFIG; // [169] FW configuration\r
- UINT8 Reserved170; // [170] 0\r
- UINT8 USER_WP; // [171] User area write protection\r
- UINT8 Reserved172; // [172] 0\r
- UINT8 BOOT_WP; // [173] Boot area write protection\r
- UINT8 Reserved174; // [174] 0\r
- UINT8 ERASE_GROUP_DEF; // [175] High density erase group definition\r
- UINT8 Reserved176; // [176] 0\r
- UINT8 BOOT_BUS_WIDTH; // [177] Boot bus width\r
- UINT8 BOOT_CONFIG_PROT; // [178] Boot config protection\r
- UINT8 PARTITION_CONFIG; // [179] Partition config\r
- UINT8 Reserved180; // [180] 0\r
- UINT8 ERASED_MEM_CONT; // [181] Erased Memory Content\r
- UINT8 Reserved182; // [182] 0\r
- UINT8 BUS_WIDTH; // [183] Bus Width Mode\r
- UINT8 Reserved184; // [184] 0\r
- UINT8 HS_TIMING; // [185] High Speed Interface Timing\r
- UINT8 Reserved186; // [186] 0\r
- UINT8 POWER_CLASS; // [187] Power Class\r
- UINT8 Reserved188; // [188] 0\r
- UINT8 CMD_SET_REV; // [189] Command Set Revision\r
- UINT8 Reserved190; // [190] 0\r
- UINT8 CMD_SET; // [191] Command Set\r
- UINT8 EXT_CSD_REV; // [192] Extended CSD Revision\r
- UINT8 Reserved193; // [193] 0\r
- UINT8 CSD_STRUCTURE; // [194] CSD Structure Version\r
- UINT8 Reserved195; // [195] 0\r
- UINT8 CARD_TYPE; // [196] Card Type\r
- UINT8 Reserved197; // [197] 0\r
- UINT8 OUT_OF_INTERRUPT_TIME; // [198] Out-of-interrupt busy timing\r
- UINT8 PARTITION_SWITCH_TIME; // [199] Partition switching timing\r
- UINT8 PWR_CL_52_195; // [200] Power Class for 52MHz @ 1.95V\r
- UINT8 PWR_CL_26_195; // [201] Power Class for 26MHz @ 1.95V\r
- UINT8 PWR_CL_52_360; // [202] Power Class for 52MHz @ 3.6V\r
- UINT8 PWR_CL_26_360; // [203] Power Class for 26MHz @ 3.6V\r
- UINT8 Reserved204; // [204] 0\r
- UINT8 MIN_PERF_R_4_26; // [205] Minimum Read Performance for 4bit @26MHz\r
- UINT8 MIN_PERF_W_4_26; // [206] Minimum Write Performance for 4bit @26MHz\r
- UINT8 MIN_PERF_R_8_26_4_52; // [207] Minimum Read Performance for 8bit @26MHz/4bit @52MHz\r
- UINT8 MIN_PERF_W_8_26_4_52; // [208] Minimum Write Performance for 8bit @26MHz/4bit @52MHz\r
- UINT8 MIN_PERF_R_8_52; // [209] Minimum Read Performance for 8bit @52MHz\r
- UINT8 MIN_PERF_W_8_52; // [210] Minimum Write Performance for 8bit @52MHz\r
- UINT8 Reserved211; // [211] 0\r
- UINT8 SEC_COUNT[4]; // [215:212] Sector Count\r
- UINT8 Reserved216; // [216] 0\r
- UINT8 S_A_TIMEOUT; // [217] Sleep/awake timeout\r
- UINT8 Reserved218; // [218] 0\r
- UINT8 S_C_VCCQ; // [219] Sleep current (VCCQ)\r
- UINT8 S_C_VCC; // [220] Sleep current (VCC)\r
- UINT8 HC_WP_GRP_SIZE; // [221] High-capacity write protect group size\r
- UINT8 REL_WR_SEC_C; // [222] Reliable write sector count\r
- UINT8 ERASE_TIMEOUT_MULT; // [223] High-capacity erase timeout\r
- UINT8 HC_ERASE_GRP_SIZE; // [224] High-capacity erase unit size\r
- UINT8 ACC_SIZE; // [225] Access size\r
- UINT8 BOOT_SIZE_MULTI; // [226] Boot partition size\r
- UINT8 Reserved227; // [227] 0\r
- UINT8 BOOT_INFO; // [228] Boot information\r
- UINT8 SEC_TRIM_MULT; // [229] Secure TRIM Multiplier\r
- UINT8 SEC_ERASE_MULT; // [230] Secure Erase Multiplier\r
- UINT8 SEC_FEATURE_SUPPORT; // [231] Secure Feature support\r
- UINT8 TRIM_MULT; // [232] TRIM Multiplier\r
- UINT8 Reserved233; // [233] 0\r
- UINT8 MIN_PERF_DDR_R_8_52; // [234] Min Read Performance for 8-bit @ 52MHz\r
- UINT8 MIN_PERF_DDR_W_8_52; // [235] Min Write Performance for 8-bit @ 52MHz\r
- UINT8 Reserved237_236[2]; // [237:236] 0\r
- UINT8 PWR_CL_DDR_52_195; // [238] Power class for 52MHz, DDR at 1.95V\r
- UINT8 PWR_CL_DDR_52_360; // [239] Power class for 52MHz, DDR at 3.6V\r
- UINT8 Reserved240; // [240] 0\r
- UINT8 INI_TIMEOUT_AP; // [241] 1st initialization time after partitioning\r
- UINT8 CORRECTLY_PRG_SECTORS_NUM[4]; // [245:242] Number of correctly programmed sectors\r
- UINT8 BKOPS_STATUS; // [246] Background operations status\r
- UINT8 Reserved501_247[255]; // [501:247] 0\r
- UINT8 BKOPS_SUPPORT; // [502] Background operations support\r
- UINT8 HPI_FEATURES; // [503] HPI features\r
- UINT8 S_CMD_SET; // [504] Sector Count\r
- UINT8 Reserved511_505[7]; // [511:505] Sector Count\r
-} EXT_CSD;\r
-\r
-\r
-//\r
-//Card Status definition\r
-//\r
-typedef struct {\r
- UINT32 Reserved0: 2; //Reserved for Manufacturer Test Mode\r
- UINT32 Reserved1: 2; //Reserved for Application Specific commands\r
- UINT32 Reserved2: 1; //\r
- UINT32 SAPP_CMD: 1; //\r
- UINT32 Reserved3: 1; //Reserved\r
- UINT32 SWITCH_ERROR: 1; //\r
- UINT32 READY_FOR_DATA: 1; //\r
- UINT32 CURRENT_STATE: 4; //\r
- UINT32 ERASE_RESET: 1; //\r
- UINT32 Reserved4: 1; //Reserved\r
- UINT32 WP_ERASE_SKIP: 1; //\r
- UINT32 CID_CSD_OVERWRITE: 1; //\r
- UINT32 OVERRUN: 1; //\r
- UINT32 UNDERRUN: 1; //\r
- UINT32 ERROR: 1; //\r
- UINT32 CC_ERROR: 1; //\r
- UINT32 CARD_ECC_FAILED: 1; //\r
- UINT32 ILLEGAL_COMMAND: 1; //\r
- UINT32 COM_CRC_ERROR: 1; //\r
- UINT32 LOCK_UNLOCK_FAILED: 1; //\r
- UINT32 CARD_IS_LOCKED: 1; //\r
- UINT32 WP_VIOLATION: 1; //\r
- UINT32 ERASE_PARAM: 1; //\r
- UINT32 ERASE_SEQ_ERROR: 1; //\r
- UINT32 BLOCK_LEN_ERROR: 1; //\r
- UINT32 ADDRESS_MISALIGN: 1; //\r
- UINT32 ADDRESS_OUT_OF_RANGE:1; //\r
-} CARD_STATUS;\r
-\r
-typedef struct {\r
- UINT32 CmdSet: 3;\r
- UINT32 Reserved0: 5;\r
- UINT32 Value: 8;\r
- UINT32 Index: 8;\r
- UINT32 Access: 2;\r
- UINT32 Reserved1: 6;\r
-} SWITCH_ARGUMENT;\r
-\r
-#define CommandSet_Mode 0\r
-#define SetBits_Mode 1\r
-#define ClearBits_Mode 2\r
-#define WriteByte_Mode 3\r
-\r
-\r
-#define Idle_STATE 0\r
-#define Ready_STATE 1\r
-#define Ident_STATE 2\r
-#define Stby_STATE 3\r
-#define Tran_STATE 4\r
-#define Data_STATE 5\r
-#define Rcv_STATE 6\r
-#define Prg_STATE 7\r
-#define Dis_STATE 8\r
-#define Btst_STATE 9\r
-\r
-\r
-\r
-#pragma pack()\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
---*/\r
-\r
-\r
-/*++\r
-Module Name:\r
-\r
- SDCard.h\r
-\r
-Abstract:\r
-\r
- Header file for Industry SD Card 2.0 spec.\r
-\r
---*/\r
-\r
-#ifndef _SD_CARD_H\r
-#define _SD_CARD_H\r
-\r
-#include "Mmc.h"\r
-\r
-#pragma pack(1)\r
-\r
-#define CHECK_PATTERN 0xAA\r
-\r
-#define ACMD6 6\r
-#define ACMD13 13\r
-#define ACMD23 23\r
-#define ACMD41 41\r
-#define ACMD42 42\r
-#define ACMD51 51\r
-\r
-\r
-#define SWITCH_FUNC CMD6\r
-#define SEND_IF_COND CMD8\r
-\r
-\r
-#define SET_BUS_WIDTH ACMD6\r
-#define SD_STATUS ACMD13\r
-#define SET_WR_BLK_ERASE_COUNT ACMD23\r
-#define SD_SEND_OP_COND ACMD41\r
-#define SET_CLR_CARD_DETECT ACMD42\r
-#define SEND_SCR ACMD51\r
-\r
-\r
-\r
-#define SD_BUS_WIDTH_1 0\r
-#define SD_BUS_WIDTH_4 2\r
-\r
-\r
-\r
-#define FREQUENCY_SD_PP (25 * 1000 * 1000)\r
-#define FREQUENCY_SD_PP_HIGH (50 * 1000 * 1000)\r
-\r
-\r
-#define SD_SPEC_10 0\r
-#define SD_SPEC_11 1\r
-#define SD_SPEC_20 2\r
-\r
-\r
-#define VOLTAGE_27_36 0x1\r
-\r
-typedef struct {\r
- UINT8 NotUsed: 1; // 1 [0:0]\r
- UINT8 CRC: 7; // CRC [7:1]\r
- UINT8 ECC: 2; // ECC code [9:8]\r
- UINT8 FILE_FORMAT: 2; // File format [11:10]\r
- UINT8 TMP_WRITE_PROTECT: 1; // Temporary write protection [12:12]\r
- UINT8 PERM_WRITE_PROTECT: 1; // Permanent write protection [13:13]\r
- UINT8 COPY: 1; // Copy flag (OTP) [14:14]\r
- UINT8 FILE_FORMAT_GRP: 1; // File format group [15:15]\r
- UINT16 Reserved0: 5; // 0 [20:16]\r
- UINT16 WRITE_BL_PARTIAL: 1; // Partial blocks for write allowed [21:21]\r
- UINT16 WRITE_BL_LEN: 4; // Max. write data block length [25:22]\r
- UINT16 R2W_FACTOR: 3; // Write speed factor [28:26]\r
- UINT16 DEFAULT_ECC: 2; // Manufacturer default ECC [30:29]\r
- UINT16 WP_GRP_ENABLE: 1; // Write protect group enable [31:31]\r
- UINT16 WP_GRP_SIZE: 7; // Write protect group size [38:32]\r
- UINT16 SECTOR_SIZE: 7; // Erase sector size [45:39]\r
- UINT16 ERASE_BLK_EN: 1; // Erase single block enable [46:46]\r
- UINT16 Reserved1: 1; // 0 [47:47]\r
-\r
- UINT32 C_SIZE: 22; // Device size [69:48]\r
- UINT32 Reserved2: 6; // 0 [75:70]\r
- UINT32 DSR_IMP: 1; // DSR implemented [76:76]\r
- UINT32 READ_BLK_MISALIGN: 1; // Read block misalignment [77:77]\r
- UINT32 WRITE_BLK_MISALIGN: 1; // Write block misalignment [78:78]\r
- UINT32 READ_BL_PARTIAL: 1; // Partial blocks for read allowed [79:79]\r
-\r
- UINT16 READ_BL_LEN: 4; // Max. read data block length [83:80]\r
- UINT16 CCC: 12; // Card command classes [95:84]\r
- UINT8 TRAN_SPEED ; // Max. bus clock frequency [103:96]\r
- UINT8 NSAC ; // Data read access-time 2 in CLK cycles (NSAC*100) [111:104]\r
- UINT8 TAAC ; // Data read access-time 1 [119:112]\r
- UINT8 Reserved3: 6; // 0 [125:120]\r
- UINT8 CSD_STRUCTURE: 2; // CSD structure [127:126]\r
-} CSD_SDV2;\r
-\r
-typedef struct {\r
- UINT32 Reserved0;\r
- UINT32 Reserved1: 16;\r
- UINT32 SD_BUS_WIDTH: 4;\r
- UINT32 SD_SECURITY: 3;\r
- UINT32 DATA_STAT_AFTER_ERASE: 1;\r
- UINT32 SD_SPEC: 4;\r
- UINT32 SCR_STRUCT: 4;\r
-} SCR;\r
-\r
-\r
-typedef struct {\r
- UINT8 Reserved0[50];\r
- UINT8 ERASE_OFFSET: 2;\r
- UINT8 ERASE_TIMEOUT: 6;\r
- UINT16 ERASE_SIZE;\r
- UINT8 Reserved1: 4;\r
- UINT8 AU_SIZE: 4;\r
- UINT8 PERFORMANCE_MOVE;\r
- UINT8 SPEED_CLASS;\r
- UINT32 SIZE_OF_PROTECTED_AREA;\r
- UINT32 SD_CARD_TYPE: 16;\r
- UINT32 Reserved2: 13;\r
- UINT32 SECURED_MODE: 1;\r
- UINT32 DAT_BUS_WIDTH: 2;\r
-} SD_STATUS_REG;\r
-\r
-\r
-\r
-typedef struct {\r
- UINT8 Reserved0[34];\r
- UINT16 Group1BusyStatus;\r
- UINT16 Group2BusyStatus;\r
- UINT16 Group3BusyStatus;\r
- UINT16 Group4BusyStatus;\r
- UINT16 Group5BusyStatus;\r
- UINT16 Group6BusyStatus;\r
- UINT8 DataStructureVersion;\r
- UINT8 Group21Status;\r
- UINT8 Group43Status;\r
- UINT8 Group65Status;\r
- UINT16 Group1Function;\r
- UINT16 Group2Function;\r
- UINT16 Group3Function;\r
- UINT16 Group4Function;\r
- UINT16 Group5Function;\r
- UINT16 Group6Function;\r
- UINT16 MaxCurrent;\r
-} SWITCH_STATUS;\r
-\r
-\r
-#pragma pack()\r
-#endif\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- I2CRegs.h\r
-\r
-Abstract:\r
-\r
- Register Definitions for I2C Driver/PEIM.\r
-\r
---*/\r
-#include <Uefi.h>\r
-#include <Library/IoLib.h>\r
-\r
-#ifndef I2C_REGS_A0_H\r
-#define I2C_REGS_A0_H\r
-\r
-//\r
-// FIFO write workaround value.\r
-//\r
-#define FIFO_WRITE_DELAY 2\r
-\r
-//\r
-// MMIO Register Definitions\r
-//\r
-#define R_IC_CON ( 0x00) // I2C Control\r
-#define B_IC_RESTART_EN BIT5\r
-#define B_IC_SLAVE_DISABLE BIT6\r
-#define V_SPEED_STANDARD 0x02\r
-#define V_SPEED_FAST 0x04\r
-#define V_SPEED_HIGH 0x06\r
-#define B_MASTER_MODE BIT0\r
-\r
-#define R_IC_TAR ( 0x04) // I2C Target Address\r
-#define IC_TAR_10BITADDR_MASTER BIT12\r
-\r
-#define R_IC_SAR ( 0x08) // I2C Slave Address\r
-#define R_IC_HS_MADDR ( 0x0C) // I2C HS MasterMode Code Address\r
-#define R_IC_DATA_CMD ( 0x10) // I2C Rx/Tx Data Buffer and Command\r
-\r
-#define B_READ_CMD BIT8 // 1 = read, 0 = write\r
-#define B_CMD_STOP BIT9 // 1 = STOP\r
-#define B_CMD_RESTART BIT10 // 1 = IC_RESTART_EN\r
-\r
-#define V_WRITE_CMD_MASK ( 0xFF)\r
-\r
-#define R_IC_SS_SCL_HCNT ( 0x14) // Standard Speed I2C Clock SCL High Count\r
-#define R_IC_SS_SCL_LCNT ( 0x18) // Standard Speed I2C Clock SCL Low Count\r
-#define R_IC_FS_SCL_HCNT ( 0x1C) // Full Speed I2C Clock SCL High Count\r
-#define R_IC_FS_SCL_LCNT ( 0x20) // Full Speed I2C Clock SCL Low Count\r
-#define R_IC_HS_SCL_HCNT ( 0x24) // High Speed I2C Clock SCL High Count\r
-#define R_IC_HS_SCL_LCNT ( 0x28) // High Speed I2C Clock SCL Low Count\r
-#define R_IC_INTR_STAT ( 0x2C) // I2C Inetrrupt Status\r
-#define R_IC_INTR_MASK ( 0x30) // I2C Interrupt Mask\r
-#define I2C_INTR_GEN_CALL BIT11 // General call received\r
-#define I2C_INTR_START_DET BIT10\r
-#define I2C_INTR_STOP_DET BIT9\r
-#define I2C_INTR_ACTIVITY BIT8\r
-#define I2C_INTR_TX_ABRT BIT6 // Set on NACK\r
-#define I2C_INTR_TX_EMPTY BIT4\r
-#define I2C_INTR_TX_OVER BIT3\r
-#define I2C_INTR_RX_FULL BIT2 // Data bytes in RX FIFO over threshold\r
-#define I2C_INTR_RX_OVER BIT1\r
-#define I2C_INTR_RX_UNDER BIT0\r
-#define R_IC_RAW_INTR_STAT ( 0x34) // I2C Raw Interrupt Status\r
-#define R_IC_RX_TL ( 0x38) // I2C Receive FIFO Threshold\r
-#define R_IC_TX_TL ( 0x3C) // I2C Transmit FIFO Threshold\r
-#define R_IC_CLR_INTR ( 0x40) // Clear Combined and Individual Interrupts\r
-#define R_IC_CLR_RX_UNDER ( 0x44) // Clear RX_UNDER Interrupt\r
-#define R_IC_CLR_RX_OVER ( 0x48) // Clear RX_OVERinterrupt\r
-#define R_IC_CLR_TX_OVER ( 0x4C) // Clear TX_OVER interrupt\r
-#define R_IC_CLR_RD_REQ ( 0x50) // Clear RD_REQ interrupt\r
-#define R_IC_CLR_TX_ABRT ( 0x54) // Clear TX_ABRT interrupt\r
-#define R_IC_CLR_RX_DONE ( 0x58) // Clear RX_DONE interrupt\r
-#define R_IC_CLR_ACTIVITY ( 0x5C) // Clear ACTIVITY interrupt\r
-#define R_IC_CLR_STOP_DET ( 0x60) // Clear STOP_DET interrupt\r
-#define R_IC_CLR_START_DET ( 0x64) // Clear START_DET interrupt\r
-#define R_IC_CLR_GEN_CALL ( 0x68) // Clear GEN_CALL interrupt\r
-#define R_IC_ENABLE ( 0x6C) // I2C Enable\r
-#define R_IC_STATUS ( 0x70) // I2C Status\r
-\r
-#define R_IC_SDA_HOLD ( 0x7C) // I2C IC_DEFAULT_SDA_HOLD//16bits\r
-\r
-#define STAT_MST_ACTIVITY BIT5 // Master FSM Activity Status.\r
-#define STAT_RFF BIT4 // RX FIFO is completely full\r
-#define STAT_RFNE BIT3 // RX FIFO is not empty\r
-#define STAT_TFE BIT2 // TX FIFO is completely empty\r
-#define STAT_TFNF BIT1 // TX FIFO is not full\r
-\r
-#define R_IC_TXFLR ( 0x74) // Transmit FIFO Level Register\r
-#define R_IC_RXFLR ( 0x78) // Receive FIFO Level Register\r
-#define R_IC_TX_ABRT_SOURCE ( 0x80) // I2C Transmit Abort Status Register\r
-#define R_IC_SLV_DATA_NACK_ONLY ( 0x84) // Generate SLV_DATA_NACK Register\r
-#define R_IC_DMA_CR ( 0x88) // DMA Control Register\r
-#define R_IC_DMA_TDLR ( 0x8C) // DMA Transmit Data Level\r
-#define R_IC_DMA_RDLR ( 0x90) // DMA Receive Data Level\r
-#define R_IC_SDA_SETUP ( 0x94) // I2C SDA Setup Register\r
-#define R_IC_ACK_GENERAL_CALL ( 0x98) // I2C ACK General Call Register\r
-#define R_IC_ENABLE_STATUS ( 0x9C) // I2C Enable Status Register\r
-#define R_IC_COMP_PARAM ( 0xF4) // Component Parameter Register\r
-#define R_IC_COMP_VERSION ( 0xF8) // Component Version ID\r
-#define R_IC_COMP_TYPE ( 0xFC) // Component Type\r
-\r
-#define R_IC_CLK_GATE ( 0xC0) // Clock Gate\r
-\r
-#define I2C_SS_SCL_HCNT_VALUE_100M 0x1DD\r
-#define I2C_SS_SCL_LCNT_VALUE_100M 0x1E4\r
-#define I2C_FS_SCL_HCNT_VALUE_100M 0x54\r
-#define I2C_FS_SCL_LCNT_VALUE_100M 0x9a\r
-#define I2C_HS_SCL_HCNT_VALUE_100M 0x7\r
-#define I2C_HS_SCL_LCNT_VALUE_100M 0xE\r
-\r
-#define IC_TAR_10BITADDR_MASTER BIT12\r
-#define FIFO_SIZE 32\r
-#define R_IC_INTR_STAT ( 0x2C) // I2c Inetrrupt Status\r
-#define R_IC_INTR_MASK ( 0x30) // I2c Interrupt Mask\r
-#define I2C_INTR_GEN_CALL BIT11 // General call received\r
-#define I2C_INTR_START_DET BIT10\r
-#define I2C_INTR_STOP_DET BIT9\r
-#define I2C_INTR_ACTIVITY BIT8\r
-#define I2C_INTR_TX_ABRT BIT6 // Set on NACK\r
-#define I2C_INTR_TX_EMPTY BIT4\r
-#define I2C_INTR_TX_OVER BIT3\r
-#define I2C_INTR_RX_FULL BIT2 // Data bytes in RX FIFO over threshold\r
-#define I2C_INTR_RX_OVER BIT1\r
-#define I2C_INTR_RX_UNDER BIT0\r
-\r
-EFI_STATUS ProgramPciLpssI2C (\r
- IN UINT8 BusNo\r
- );\r
-EFI_STATUS ByteReadI2C_Basic(\r
- IN UINT8 BusNo,\r
- IN UINT8 SlaveAddress,\r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer,\r
- IN UINT8 Start,\r
- IN UINT8 End\r
- );\r
-EFI_STATUS ByteWriteI2C_Basic(\r
- IN UINT8 BusNo,\r
- IN UINT8 SlaveAddress,\r
- IN UINTN WriteBytes,\r
- IN UINT8 *WriteBuffer,\r
- IN UINT8 Start,\r
- IN UINT8 End\r
- );\r
-\r
-EFI_STATUS ByteReadI2C(\r
- IN UINT8 BusNo,\r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer\r
- );\r
-EFI_STATUS ByteWriteI2C(\r
- IN UINT8 BusNo,\r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN WriteBytes,\r
- IN UINT8 *WriteBuffer\r
- );\r
-\r
-#endif // I2C_REGS_A0_H\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
- @file\r
- PchPlatformLib.h\r
-\r
- @brief\r
- Header file for PchPlatform Lib.\r
-\r
-**/\r
-#ifndef _PCH_PLATFORM_LIB_H_\r
-#define _PCH_PLATFORM_LIB_H_\r
-\r
-///\r
-/// Timeout value used when Sending / Receiving messages.\r
-/// NOTE: this must cover the longest possible wait time\r
-/// between message being sent and response being available.\r
-/// e.g. Virtual function readiness might take some time.\r
-///\r
-VOID\r
-EFIAPI\r
-PchPmTimerStall (\r
- IN UINTN Microseconds\r
- )\r
-/**\r
-\r
- @brief\r
- Delay for at least the request number of microseconds.\r
- This function would be called by runtime driver, please do not use any MMIO marco here.\r
-\r
- @param[in] Microseconds Number of microseconds to delay.\r
-\r
- @retval NONE\r
-\r
-**/\r
-;\r
-\r
-BOOLEAN\r
-EFIAPI\r
-PchIsSpiDescriptorMode (\r
- IN UINTN SpiBase\r
- )\r
-/**\r
-\r
- @brief\r
- Check whether SPI is in descriptor mode\r
-\r
- @param[in] SpiBase The PCH Spi Base Address\r
-\r
- @retval TRUE SPI is in descriptor mode\r
- @retval FALSE SPI is not in descriptor mode\r
-\r
-**/\r
-;\r
-\r
-PCH_STEPPING\r
-EFIAPI\r
-PchStepping (\r
- VOID\r
- )\r
-/**\r
-\r
- @brief\r
- Return Pch stepping type\r
-\r
- @param[in] None\r
-\r
- @retval PCH_STEPPING Pch stepping type\r
-\r
-**/\r
-;\r
-\r
-BOOLEAN\r
-IsPchSupported (\r
- VOID\r
- )\r
-/**\r
-\r
- @brief\r
- Determine if PCH is supported\r
-\r
- @param[in] None\r
-\r
- @retval TRUE PCH is supported\r
- @retval FALSE PCH is not supported\r
-\r
-**/\r
-;\r
-\r
-VOID\r
-EFIAPI\r
-PchAlternateAccessMode (\r
- IN UINTN IlbBase,\r
- IN BOOLEAN AmeCtrl\r
- )\r
-/**\r
-\r
- This function can be called to enable/disable Alternate Access Mode\r
-\r
- @param[in] IlbBase The PCH ILB Base Address\r
- @param[in] AmeCtrl If TRUE, enable Alternate Access Mode.\r
- If FALSE, disable Alternate Access Mode.\r
-\r
- @retval NONE\r
-\r
-**/\r
-;\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchAccess.h\r
-\r
- @brief\r
- Macros that simplify accessing PCH devices's PCI registers.\r
-\r
- ** NOTE ** these macros assume the PCH device is on BUS 0\r
-\r
-**/\r
-#ifndef _PCH_ACCESS_H_\r
-#define _PCH_ACCESS_H_\r
-\r
-#include "PchRegs.h"\r
-#include "PchCommonDefinitions.h"\r
-\r
-#ifndef STALL_ONE_MICRO_SECOND\r
-#define STALL_ONE_MICRO_SECOND 1\r
-#endif\r
-#ifndef STALL_ONE_SECOND\r
-#define STALL_ONE_SECOND 1000000\r
-#endif\r
-\r
-///\r
-/// Memory Mapped PCI Access macros\r
-///\r
-///\r
-/// PCI Device MM Base\r
-///\r
-#ifndef MmPciAddress\r
-#define MmPciAddress(Segment, Bus, Device, Function, Register) \\r
- ((UINTN) PatchPcdGet64 (PcdPciExpressBaseAddress) + \\r
- (UINTN) (Bus << 20) + \\r
- (UINTN) (Device << 15) + \\r
- (UINTN) (Function << 12) + \\r
- (UINTN) (Register) \\r
- )\r
-#endif\r
-///\r
-/// Pch Controller PCI access macros\r
-///\r
-#define PCH_RCRB_BASE ( \\r
- MmioRead32 (MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- PCI_FUNCTION_NUMBER_PCH_LPC), \\r
- R_PCH_LPC_RCBA)) & B_PCH_LPC_RCBA_BAR \\r
- )\r
-\r
-///\r
-/// Device 0x1b, Function 0\r
-///\r
-#define PchAzaliaPciCfg32(Register) \\r
- MmioRead32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register) \\r
- )\r
-\r
-#define PchAzaliaPciCfg32Or(Register, OrData) \\r
- MmioOr32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchAzaliaPciCfg32And(Register, AndData) \\r
- MmioAnd32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register), \\r
- AndData \\r
- )\r
-\r
-#define PchAzaliaPciCfg32AndThenOr(Register, AndData, OrData) \\r
- MmioAndThenOr32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchAzaliaPciCfg16(Register) \\r
- MmioRead16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register) \\r
- )\r
-\r
-#define PchAzaliaPciCfg16Or(Register, OrData) \\r
- MmioOr16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchAzaliaPciCfg16And(Register, AndData) \\r
- MmioAnd16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register), \\r
- AndData \\r
- )\r
-\r
-#define PchAzaliaPciCfg16AndThenOr(Register, AndData, OrData) \\r
- MmioAndThenOr16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register), \\r
- AndData, \\r
- OrData \\r
- )\r
-\r
-#define PchAzaliaPciCfg8(Register) MmioRead8 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_AZALIA, 0, Register))\r
-\r
-#define PchAzaliaPciCfg8Or(Register, OrData) \\r
- MmioOr8 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchAzaliaPciCfg8And(Register, AndData) \\r
- MmioAnd8 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register), \\r
- AndData \\r
- )\r
-\r
-#define PchAzaliaPciCfg8AndThenOr(Register, AndData, OrData) \\r
- MmioAndThenOr8 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_AZALIA, \\r
- 0, \\r
- Register), \\r
- AndData, \\r
- OrData \\r
- )\r
-\r
-///\r
-/// Device 0x1f, Function 0\r
-///\r
-#define PchLpcPciCfg32(Register) MmioRead32 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, Register))\r
-\r
-#define PchLpcMmioOr32 (Register, OrData) \\r
- MmioOr32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- 0, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchLpcPciCfg32And(Register, AndData) \\r
- MmioAnd32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- 0, \\r
- Register), \\r
- AndData \\r
- )\r
-\r
-#define PchLpcPciCfg32AndThenOr(Register, AndData, OrData) \\r
- MmioAndThenOr32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- 0, \\r
- Register), \\r
- AndData, \\r
- OrData \\r
- )\r
-\r
-#define PchLpcPciCfg16(Register) MmioRead16 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, Register))\r
-\r
-#define PchLpcPciCfg16Or(Register, OrData) \\r
- MmioOr16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- 0, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchLpcPciCfg16And(Register, AndData) \\r
- MmioAndThenOr16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- 0, \\r
- Register), \\r
- AndData \\r
- )\r
-\r
-#define PchLpcPciCfg16AndThenOr(Register, AndData, OrData) \\r
- MmioAndThenOr16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- 0, \\r
- Register), \\r
- AndData, \\r
- OrData \\r
- )\r
-\r
-#define PchLpcPciCfg8(Register) MmioRead8 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, Register))\r
-\r
-#define PchLpcPciCfg8Or(Register, OrData) \\r
- MmioOr8 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- 0, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchLpcPciCfg8And(Register, AndData) \\r
- MmioAnd8 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- 0, \\r
- Register), \\r
- AndData \\r
- )\r
-\r
-#define PchLpcPciCfg8AndThenOr(Register, AndData, OrData) \\r
- MmioAndThenOr8 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_LPC, \\r
- 0, \\r
- Register), \\r
- AndData, \\r
- OrData \\r
- )\r
-\r
-\r
-///\r
-/// SATA device 0x13, Function 0\r
-///\r
-#define PchSataPciCfg32(Register) MmioRead32 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_SATA, PCI_FUNCTION_NUMBER_PCH_SATA, Register))\r
-\r
-#define PchSataPciCfg32Or(Register, OrData) \\r
- MmioOr32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_SATA, \\r
- PCI_FUNCTION_NUMBER_PCH_SATA, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchSataPciCfg32And(Register, AndData) \\r
- MmioAnd32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_SATA, \\r
- PCI_FUNCTION_NUMBER_PCH_SATA, \\r
- Register), \\r
- AndData \\r
- )\r
-\r
-#define PchSataPciCfg32AndThenOr(Register, AndData, OrData) \\r
- MmioAndThenOr32 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_SATA, \\r
- PCI_FUNCTION_NUMBER_PCH_SATA, \\r
- Register), \\r
- AndData, \\r
- OrData \\r
- )\r
-\r
-#define PchSataPciCfg16(Register) MmioRead16 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_SATA, PCI_FUNCTION_NUMBER_PCH_SATA, Register))\r
-\r
-#define PchSataPciCfg16Or(Register, OrData) \\r
- MmioOr16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_SATA, \\r
- PCI_FUNCTION_NUMBER_PCH_SATA, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchSataPciCfg16And(Register, AndData) \\r
- MmioAndThenOr16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_SATA, \\r
- PCI_FUNCTION_NUMBER_PCH_SATA, \\r
- Register), \\r
- AndData \\r
- )\r
-\r
-#define PchSataPciCfg16AndThenOr(Register, AndData, OrData) \\r
- MmioAndThenOr16 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_SATA, \\r
- PCI_FUNCTION_NUMBER_PCH_SATA, \\r
- Register), \\r
- AndData, \\r
- OrData \\r
- )\r
-\r
-#define PchSataPciCfg8(Register) MmioRead8 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_SATA, PCI_FUNCTION_NUMBER_PCH_SATA, Register))\r
-\r
-#define PchSataPciCfg8Or(Register, OrData) \\r
- MmioOr8 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_SATA, \\r
- PCI_FUNCTION_NUMBER_PCH_SATA, \\r
- Register), \\r
- OrData \\r
- )\r
-\r
-#define PchSataPciCfg8And(Register, AndData) \\r
- MmioAnd8 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_SATA, \\r
- PCI_FUNCTION_NUMBER_PCH_SATA, \\r
- Register), \\r
- AndData \\r
- )\r
-\r
-#define PchSataPciCfg8AndThenOr(Register, AndData, OrData) \\r
- MmioAndThenOr8 ( \\r
- MmPciAddress (0, \\r
- DEFAULT_PCI_BUS_NUMBER_PCH, \\r
- PCI_DEVICE_NUMBER_PCH_SATA, \\r
- PCI_FUNCTION_NUMBER_PCH_SATA, \\r
- Register), \\r
- AndData, \\r
- OrData \\r
- )\r
-\r
-\r
-///\r
-/// Root Complex Register Block\r
-///\r
-#define PchMmRcrb32(Register) MmioRead32 (PCH_RCRB_BASE + Register)\r
-\r
-#define PchMmRcrb32Or(Register, OrData) MmioOr32 (PCH_RCRB_BASE + Register, OrData)\r
-\r
-#define PchMmRcrb32And(Register, AndData) MmioAnd32 (PCH_RCRB_BASE + Register, AndData)\r
-\r
-#define PchMmRcrb32AndThenOr(Register, AndData, OrData) MmioAndThenOr32 (PCH_RCRB_BASE + Register, AndData, OrData)\r
-\r
-#define PchMmRcrb16(Register) MmioRead16 (PCH_RCRB_BASE + Register)\r
-\r
-#define PchMmRcrb16Or(Register, OrData) MmioOr16 (PCH_RCRB_BASE + Register, OrData)\r
-\r
-#define PchMmRcrb16And(Register, AndData) MmioAnd16 (PCH_RCRB_BASE + Register, AndData)\r
-\r
-#define PchMmRcrb16AndThenOr(Register, AndData, OrData) MmioAndThenOr16 (PCH_RCRB_BASE + Register, AndData, OrData)\r
-\r
-#define PchMmRcrb8(Register) MmioRead8 (PCH_RCRB_BASE + Register)\r
-\r
-#define PchMmRcrb8Or(Register, OrData) MmioOr8 (PCH_RCRB_BASE + Register, OrData)\r
-\r
-#define PchMmRcrb8And(Register, AndData) MmioAnd8 (PCH_RCRB_BASE + Register, AndData)\r
-\r
-#define PchMmRcrb8AndThenOr(Register, AndData, OrData) MmioAndThenOr8 (PCH_RCRB_BASE + Register, AndData, OrData)\r
-\r
-\r
-///\r
-/// Message Bus\r
-///\r
-\r
-///\r
-/// Message Bus Registers\r
-///\r
-#define MC_MCR 0x000000D0 // Cunit Message Control Register\r
-#define MC_MDR 0x000000D4 // Cunit Message Data Register\r
-#define MC_MCRX 0x000000D8 // Cunit Message Control Register Extension\r
-\r
-///\r
-/// Message Bus API\r
-///\r
-#define MSG_BUS_ENABLED 0x000000F0\r
-#define MSGBUS_MASKHI 0xFFFFFF00\r
-#define MSGBUS_MASKLO 0x000000FF\r
-#define MESSAGE_DWORD_EN BIT4 | BIT5 | BIT6 | BIT7\r
-\r
-#define PchMsgBusRead32(PortId, Register, Dbuff, ReadOpCode, WriteOpCode) \\r
-{ \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCRX), (UINT32) (Register & MSGBUS_MASKHI)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCR ), (UINT32) ((ReadOpCode << 24) | (PortId << 16) | ((Register & MSGBUS_MASKLO) << 8) | MESSAGE_DWORD_EN)); \\r
- (Dbuff) = MmioRead32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MDR)); \\r
-}\r
-\r
-#define PchMsgBusAnd32(PortId, Register, Dbuff, AndData, ReadOpCode, WriteOpCode) \\r
-{ \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCRX), (UINT32) (Register & MSGBUS_MASKHI)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCR ), (UINT32) ((ReadOpCode << 24) | (PortId << 16) | ((Register & MSGBUS_MASKLO) << 8) | MESSAGE_DWORD_EN)); \\r
- (Dbuff) = MmioRead32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MDR)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCRX), (UINT32) (Register & MSGBUS_MASKHI)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MDR ), (UINT32) (Dbuff & AndData)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCR ), (UINT32) ((WriteOpCode << 24) | (PortId << 16) | ((Register & MSGBUS_MASKLO) << 8) | MESSAGE_DWORD_EN)); \\r
-}\r
-\r
-#define PchMsgBusOr32(PortId, Register, Dbuff, OrData, ReadOpCode, WriteOpCode) \\r
-{ \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCRX), (UINT32) (Register & MSGBUS_MASKHI)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCR ), (UINT32) ((ReadOpCode << 24) | (PortId << 16) | ((Register & MSGBUS_MASKLO) << 8) | MESSAGE_DWORD_EN)); \\r
- (Dbuff) = MmioRead32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MDR)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCRX), (UINT32) (Register & MSGBUS_MASKHI)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MDR ), (UINT32) (Dbuff | OrData)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCR ), (UINT32) ((WriteOpCode << 24) | (PortId << 16) | ((Register & MSGBUS_MASKLO) << 8) | MESSAGE_DWORD_EN)); \\r
-}\r
-\r
-#define PchMsgBusAndThenOr32(PortId, Register, Dbuff, AndData, OrData, ReadOpCode, WriteOpCode) \\r
-{ \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCRX), (UINT32) (Register & MSGBUS_MASKHI)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCR ), (UINT32) ((ReadOpCode << 24) | (PortId << 16) | ((Register & MSGBUS_MASKLO) << 8) | MESSAGE_DWORD_EN)); \\r
- (Dbuff) = MmioRead32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MDR)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCRX), (UINT32) (Register & MSGBUS_MASKHI)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MDR ), (UINT32) ((Dbuff & AndData) | OrData)); \\r
- MmioWrite32 ((UINTN) (PatchPcdGet64 (PcdPciExpressBaseAddress) + MC_MCR ), (UINT32) ((WriteOpCode << 24) | (PortId << 16) | ((Register & MSGBUS_MASKLO) << 8) | MESSAGE_DWORD_EN)); \\r
-}\r
-\r
-typedef struct _PCH_MSG_BUS_TABLE_STRUCT {\r
- UINT32 PortId;\r
- UINT32 Address;\r
- UINT32 AndMask;\r
- UINT32 OrMask;\r
- UINT32 ReadOpCode;\r
- UINT32 WriteOpCode;\r
-} PCH_MSG_BUS_TABLE_STRUCT_TABLE_STRUCT;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PchCommonDefinitions.h\r
-\r
-Abstract:\r
-\r
- This header file provides common definitions for PCH\r
-\r
---*/\r
-#ifndef _PCH_COMMON_DEFINITIONS_H_\r
-#define _PCH_COMMON_DEFINITIONS_H_\r
-\r
-//\r
-// MMIO access macros\r
-//\r
-#define PchMmioAddress(BaseAddr, Register) ((UINTN) BaseAddr + (UINTN) (Register))\r
-\r
-//\r
-// 32 bit MMIO access\r
-//\r
-#define PchMmio32Ptr(BaseAddr, Register) ((volatile UINT32 *) PchMmioAddress (BaseAddr, Register))\r
-\r
-#define PchMmio32(BaseAddr, Register) *PchMmio32Ptr (BaseAddr, Register)\r
-\r
-#define PchMmio32Or(BaseAddr, Register, OrData) \\r
- PchMmio32 (BaseAddr, Register) = (UINT32) \\r
- (PchMmio32 (BaseAddr, Register) | (UINT32) (OrData))\r
-\r
-#define PchMmio32And(BaseAddr, Register, AndData) \\r
- PchMmio32 (BaseAddr, Register) = (UINT32) \\r
- (PchMmio32 (BaseAddr, Register) & (UINT32) (AndData))\r
-\r
-#define PchMmio32AndThenOr(BaseAddr, Register, AndData, OrData) \\r
- PchMmio32 (BaseAddr, Register) = (UINT32) \\r
- ((PchMmio32 (BaseAddr, Register) & (UINT32) (AndData)) | (UINT32) (OrData))\r
-\r
-//\r
-// 16 bit MMIO access\r
-//\r
-#define PchMmio16Ptr(BaseAddr, Register) ((volatile UINT16 *) PchMmioAddress (BaseAddr, Register))\r
-\r
-#define PchMmio16(BaseAddr, Register) *PchMmio16Ptr (BaseAddr, Register)\r
-\r
-#define PchMmio16Or(BaseAddr, Register, OrData) \\r
- PchMmio16 (BaseAddr, Register) = (UINT16) \\r
- (PchMmio16 (BaseAddr, Register) | (UINT16) (OrData))\r
-\r
-#define PchMmio16And(BaseAddr, Register, AndData) \\r
- PchMmio16 (BaseAddr, Register) = (UINT16) \\r
- (PchMmio16 (BaseAddr, Register) & (UINT16) (AndData))\r
-\r
-#define PchMmio16AndThenOr(BaseAddr, Register, AndData, OrData) \\r
- PchMmio16 (BaseAddr, Register) = (UINT16) \\r
- ((PchMmio16 (BaseAddr, Register) & (UINT16) (AndData)) | (UINT16) (OrData))\r
-\r
-//\r
-// 8 bit MMIO access\r
-//\r
-#define PchMmio8Ptr(BaseAddr, Register) ((volatile UINT8 *) PchMmioAddress (BaseAddr, Register))\r
-\r
-#define PchMmio8(BaseAddr, Register) *PchMmio8Ptr (BaseAddr, Register)\r
-\r
-#define PchMmio8Or(BaseAddr, Register, OrData) \\r
- PchMmio8 (BaseAddr, Register) = (UINT8) \\r
- (PchMmio8 (BaseAddr, Register) | (UINT8) (OrData))\r
-\r
-#define PchMmio8And(BaseAddr, Register, AndData) \\r
- PchMmio8 (BaseAddr, Register) = (UINT8) \\r
- (PchMmio8 (BaseAddr, Register) & (UINT8) (AndData))\r
-\r
-#define PchMmio8AndThenOr(BaseAddr, Register, AndData, OrData) \\r
- PchMmio8 (BaseAddr, Register) = (UINT8) \\r
- ((PchMmio8 (BaseAddr, Register) & (UINT8) (AndData)) | (UINT8) (OrData))\r
-\r
-//\r
-// Memory Mapped PCI Access macros\r
-//\r
-#define PCH_PCI_EXPRESS_BASE_ADDRESS 0xE0000000\r
-//\r
-// PCI Device MM Base\r
-//\r
-#define PchPciDeviceMmBase(Bus, Device, Function) \\r
- ( \\r
- (UINTN) PCH_PCI_EXPRESS_BASE_ADDRESS + (UINTN) (Bus << 20) + (UINTN) (Device << 15) + (UINTN) \\r
- (Function << 12) \\r
- )\r
-\r
-//\r
-// PCI Device MM Address\r
-//\r
-#define PchPciDeviceMmAddress(Segment, Bus, Device, Function, Register) \\r
- ( \\r
- (UINTN) PCH_PCI_EXPRESS_BASE_ADDRESS + (UINTN) (Bus << 20) + (UINTN) (Device << 15) + (UINTN) \\r
- (Function << 12) + (UINTN) (Register) \\r
- )\r
-\r
-//\r
-// 32 bit PCI access\r
-//\r
-#define PchMmPci32Ptr(Segment, Bus, Device, Function, Register) \\r
- ((volatile UINT32 *) PchPciDeviceMmAddress (Segment, Bus, Device, Function, Register))\r
-\r
-#define PchMmPci32(Segment, Bus, Device, Function, Register) *PchMmPci32Ptr (Segment, Bus, Device, Function, Register)\r
-\r
-#define PchMmPci32Or(Segment, Bus, Device, Function, Register, OrData) \\r
- PchMmPci32 ( \\r
- Segment, \\r
- Bus, \\r
- Device, \\r
- Function, \\r
- Register \\r
- ) = (UINT32) (PchMmPci32 (Segment, Bus, Device, Function, Register) | (UINT32) (OrData))\r
-\r
-#define PchMmPci32And(Segment, Bus, Device, Function, Register, AndData) \\r
- PchMmPci32 ( \\r
- Segment, \\r
- Bus, \\r
- Device, \\r
- Function, \\r
- Register \\r
- ) = (UINT32) (PchMmPci32 (Segment, Bus, Device, Function, Register) & (UINT32) (AndData))\r
-\r
-#define PchMmPci32AndThenOr(Segment, Bus, Device, Function, Register, AndData, OrData) \\r
- PchMmPci32 ( \\r
- Segment, \\r
- Bus, \\r
- Device, \\r
- Function, \\r
- Register \\r
- ) = (UINT32) ((PchMmPci32 (Segment, Bus, Device, Function, Register) & (UINT32) (AndData)) | (UINT32) (OrData))\r
-\r
-//\r
-// 16 bit PCI access\r
-//\r
-#define PchMmPci16Ptr(Segment, Bus, Device, Function, Register) \\r
- ((volatile UINT16 *) PchPciDeviceMmAddress (Segment, Bus, Device, Function, Register))\r
-\r
-#define PchMmPci16(Segment, Bus, Device, Function, Register) *PchMmPci16Ptr (Segment, Bus, Device, Function, Register)\r
-\r
-#define PchMmPci16Or(Segment, Bus, Device, Function, Register, OrData) \\r
- PchMmPci16 ( \\r
- Segment, \\r
- Bus, \\r
- Device, \\r
- Function, \\r
- Register \\r
- ) = (UINT16) (PchMmPci16 (Segment, Bus, Device, Function, Register) | (UINT16) (OrData))\r
-\r
-#define PchMmPci16And(Segment, Bus, Device, Function, Register, AndData) \\r
- PchMmPci16 ( \\r
- Segment, \\r
- Bus, \\r
- Device, \\r
- Function, \\r
- Register \\r
- ) = (UINT16) (PchMmPci16 (Segment, Bus, Device, Function, Register) & (UINT16) (AndData))\r
-\r
-#define PchMmPci16AndThenOr(Segment, Bus, Device, Function, Register, AndData, OrData) \\r
- PchMmPci16 ( \\r
- Segment, \\r
- Bus, \\r
- Device, \\r
- Function, \\r
- Register \\r
- ) = (UINT16) ((PchMmPci16 (Segment, Bus, Device, Function, Register) & (UINT16) (AndData)) | (UINT16) (OrData))\r
-\r
-//\r
-// 8 bit PCI access\r
-//\r
-#define PchMmPci8Ptr(Segment, Bus, Device, Function, Register) \\r
- ((volatile UINT8 *) PchPciDeviceMmAddress (Segment, Bus, Device, Function, Register))\r
-\r
-#define PchMmPci8(Segment, Bus, Device, Function, Register) *PchMmPci8Ptr (Segment, Bus, Device, Function, Register)\r
-\r
-#define PchMmPci8Or(Segment, Bus, Device, Function, Register, OrData) \\r
- PchMmPci8 ( \\r
- Segment, \\r
- Bus, \\r
- Device, \\r
- Function, \\r
- Register \\r
- ) = (UINT8) (PchMmPci8 (Segment, Bus, Device, Function, Register) | (UINT8) (OrData))\r
-\r
-#define PchMmPci8And(Segment, Bus, Device, Function, Register, AndData) \\r
- PchMmPci8 ( \\r
- Segment, \\r
- Bus, \\r
- Device, \\r
- Function, \\r
- Register \\r
- ) = (UINT8) (PchMmPci8 (Segment, Bus, Device, Function, Register) & (UINT8) (AndData))\r
-\r
-#define PchMmPci8AndThenOr(Segment, Bus, Device, Function, Register, AndData, OrData) \\r
- PchMmPci8 ( \\r
- Segment, \\r
- Bus, \\r
- Device, \\r
- Function, \\r
- Register \\r
- ) = (UINT8) ((PchMmPci8 (Segment, Bus, Device, Function, Register) & (UINT8) (AndData)) | (UINT8) (OrData))\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchRegs.h\r
-\r
- @brief\r
- Register names for VLV SC.\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
-**/\r
-#ifndef _PCH_REGS_H_\r
-#define _PCH_REGS_H_\r
-\r
-///\r
-/// Bit Definitions. BUGBUG: drive these definitions to code base. Should not need\r
-/// to be part of chipset modules\r
-///\r
-#ifndef BIT0\r
-#define BIT0 0x0001\r
-#define BIT1 0x0002\r
-#define BIT2 0x0004\r
-#define BIT3 0x0008\r
-#define BIT4 0x0010\r
-#define BIT5 0x0020\r
-#define BIT6 0x0040\r
-#define BIT7 0x0080\r
-#define BIT8 0x0100\r
-#define BIT9 0x0200\r
-#define BIT10 0x0400\r
-#define BIT11 0x0800\r
-#define BIT12 0x1000\r
-#define BIT13 0x2000\r
-#define BIT14 0x4000\r
-#define BIT15 0x8000\r
-#define BIT16 0x00010000\r
-#define BIT17 0x00020000\r
-#define BIT18 0x00040000\r
-#define BIT19 0x00080000\r
-#define BIT20 0x00100000\r
-#define BIT21 0x00200000\r
-#define BIT22 0x00400000\r
-#define BIT23 0x00800000\r
-#define BIT24 0x01000000\r
-#define BIT25 0x02000000\r
-#define BIT26 0x04000000\r
-#define BIT27 0x08000000\r
-#define BIT28 0x10000000\r
-#define BIT29 0x20000000\r
-#define BIT30 0x40000000\r
-#define BIT31 0x80000000\r
-#define BIT32 0x100000000\r
-#define BIT33 0x200000000\r
-#define BIT34 0x400000000\r
-#define BIT35 0x800000000\r
-#define BIT36 0x1000000000\r
-#define BIT37 0x2000000000\r
-#define BIT38 0x4000000000\r
-#define BIT39 0x8000000000\r
-#define BIT40 0x10000000000\r
-#define BIT41 0x20000000000\r
-#define BIT42 0x40000000000\r
-#define BIT43 0x80000000000\r
-#define BIT44 0x100000000000\r
-#define BIT45 0x200000000000\r
-#define BIT46 0x400000000000\r
-#define BIT47 0x800000000000\r
-#define BIT48 0x1000000000000\r
-#define BIT49 0x2000000000000\r
-#define BIT50 0x4000000000000\r
-#define BIT51 0x8000000000000\r
-#define BIT52 0x10000000000000\r
-#define BIT53 0x20000000000000\r
-#define BIT54 0x40000000000000\r
-#define BIT55 0x80000000000000\r
-#define BIT56 0x100000000000000\r
-#define BIT57 0x200000000000000\r
-#define BIT58 0x400000000000000\r
-#define BIT59 0x800000000000000\r
-#define BIT60 0x1000000000000000\r
-#define BIT61 0x2000000000000000\r
-#define BIT62 0x4000000000000000\r
-#define BIT63 0x8000000000000000\r
-#endif\r
-///\r
-/// The default PCH PCI bus number\r
-///\r
-#define DEFAULT_PCI_BUS_NUMBER_PCH 0\r
-\r
-///\r
-/// Default Vendor ID and Subsystem ID\r
-///\r
-#define V_PCH_INTEL_VENDOR_ID 0x8086\r
-#define V_PCH_DEFAULT_SID 0x7270\r
-#define V_PCH_DEFAULT_SVID_SID (V_PCH_INTEL_VENDOR_ID + (V_PCH_DEFAULT_SID << 16))\r
-\r
-///\r
-/// Include device register definitions\r
-///\r
-#include "PchRegs/PchRegsHda.h"\r
-#include "PchRegs/PchRegsLpss.h"\r
-#include "PchRegs/PchRegsPcie.h"\r
-#include "PchRegs/PchRegsPcu.h"\r
-#include "PchRegs/PchRegsRcrb.h"\r
-#include "PchRegs/PchRegsSata.h"\r
-#include "PchRegs/PchRegsScc.h"\r
-#include "PchRegs/PchRegsSmbus.h"\r
-#include "PchRegs/PchRegsSpi.h"\r
-#include "PchRegs/PchRegsUsb.h"\r
-//#include "PchRegs/PchRegsLpe.h"\r
-\r
-///\r
-/// Device IDS that are PCH Server specific\r
-///\r
-#define IS_PCH_DEVICE_ID(DeviceId) \\r
- ( \\r
- (DeviceId == V_PCH_LPC_DEVICE_ID_0) || \\r
- (DeviceId == V_PCH_LPC_DEVICE_ID_1) || \\r
- (DeviceId == V_PCH_LPC_DEVICE_ID_2) || \\r
- (DeviceId == V_PCH_LPC_DEVICE_ID_3) \\r
- )\r
-\r
-#define IS_PCH_VLV_LPC_DEVICE_ID(DeviceId) \\r
- ( \\r
- IS_PCH_DEVICE_ID (DeviceId) \\r
- )\r
-\r
-#define IS_PCH_VLV_SATA_DEVICE_ID(DeviceId) \\r
- ( \\r
- IS_PCH_VLV_SATA_AHCI_DEVICE_ID (DeviceId) || \\r
- IS_PCH_VLV_SATA_MODE_DEVICE_ID (DeviceId) || \\r
- IS_PCH_VLV_SATA_RAID_DEVICE_ID (DeviceId) \\r
- )\r
-\r
-#define IS_PCH_VLV_SATA_AHCI_DEVICE_ID(DeviceId) \\r
- ( \\r
- (DeviceId == V_PCH_SATA_DEVICE_ID_D_AHCI) || \\r
- (DeviceId == V_PCH_SATA_DEVICE_ID_M_AHCI) \\r
- )\r
-\r
-#define IS_PCH_VLV_SATA_RAID_DEVICE_ID(DeviceId) \\r
- ( \\r
- (DeviceId == V_PCH_SATA_DEVICE_ID_D_RAID) || \\r
- (DeviceId == V_PCH_SATA_DEVICE_ID_M_RAID) \\r
- )\r
-\r
-#define IS_PCH_VLV_SATA_MODE_DEVICE_ID(DeviceId) \\r
- ( \\r
- (DeviceId == V_PCH_SATA_DEVICE_ID_D_IDE) || \\r
- (DeviceId == V_PCH_SATA_DEVICE_ID_M_IDE) \\r
- )\r
-#define IS_PCH_VLV_USB_DEVICE_ID(DeviceId) \\r
- ( \\r
- (DeviceId == V_PCH_USB_DEVICE_ID_0) || \\r
- (DeviceId == V_PCH_USB_DEVICE_ID_1) \\r
- )\r
-#define IS_PCH_VLV_PCIE_DEVICE_ID(DeviceId) \\r
- ( \\r
- (DeviceId == V_PCH_PCIE_DEVICE_ID_0) || \\r
- (DeviceId == V_PCH_PCIE_DEVICE_ID_1) || \\r
- (DeviceId == V_PCH_PCIE_DEVICE_ID_2) || \\r
- (DeviceId == V_PCH_PCIE_DEVICE_ID_3) || \\r
- (DeviceId == V_PCH_PCIE_DEVICE_ID_4) || \\r
- (DeviceId == V_PCH_PCIE_DEVICE_ID_5) || \\r
- (DeviceId == V_PCH_PCIE_DEVICE_ID_6) || \\r
- (DeviceId == V_PCH_PCIE_DEVICE_ID_7) \\r
- )\r
-\r
-///\r
-/// Any device ID that is Valleyview SC\r
-///\r
-#define IS_PCH_VLV_DEVICE_ID(DeviceId) \\r
- ( \\r
- IS_PCH_VLV_LPC_DEVICE_ID (DeviceId) || \\r
- IS_PCH_VLV_SATA_DEVICE_ID (DeviceId) || \\r
- IS_PCH_VLV_USB_DEVICE_ID (DeviceId) || \\r
- IS_PCH_VLV_PCIE_DEVICE_ID (DeviceId) || \\r
- (DeviceId) == V_PCH_SMBUS_DEVICE_ID || \\r
- (DeviceId) == V_PCH_HDA_DEVICE_ID_0 || \\r
- (DeviceId) == V_PCH_HDA_DEVICE_ID_1 \\r
- )\r
-\r
-#define IS_SUPPORTED_DEVICE_ID(DeviceId) IS_PCH_VLV_DEVICE_ID (DeviceId)\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchRegsHda.h\r
-\r
- @brief\r
- Register names for PCH High Definition Audio device.\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
-**/\r
-#ifndef _PCH_REGS_HDA_H_\r
-#define _PCH_REGS_HDA_H_\r
-\r
-///\r
-/// Azalia Controller Registers (D27:F0)\r
-///\r
-#define PCI_DEVICE_NUMBER_PCH_AZALIA 27\r
-#define PCI_FUNCTION_NUMBER_PCH_AZALIA 0\r
-\r
-#define R_PCH_HDA_PCS 0x54 // Power Management Control and Status\r
-#define B_PCH_HDA_PCS_DATA 0xFF000000 // Data, does not apply\r
-#define B_PCH_HDA_PCS_CCE BIT23 // Bus Power Control Enable, does not apply\r
-#define B_PCH_HDA_PCS_PMES BIT15 // PME Status\r
-#define B_PCH_HDA_PCS_PMEE BIT8 // PME Enable\r
-#define B_PCH_HDA_PCS_PS (BIT1 | BIT0) // Power State - D0/D3 Hot\r
-#define V_PCH_HDA_PCS_PS0 0x00\r
-#define V_PCH_HDA_PCS_PS3 0x03\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PchRegsLpss.h\r
-\r
-Abstract:\r
-\r
- Register names for VLV Low Input Output (LPSS) module.\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
---*/\r
-#ifndef _PCH_REGS_LPSS_H_\r
-#define _PCH_REGS_LPSS_H_\r
-\r
-\r
-//\r
-// Low Power Input Output (LPSS) Module Registers\r
-//\r
-\r
-//\r
-// LPSS DMAC Modules\r
-// PCI Config Space Registers\r
-//\r
-#define PCI_DEVICE_NUMBER_PCH_LPSS_DMAC0 30\r
-#define PCI_DEVICE_NUMBER_PCH_LPSS_DMAC1 24\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_DMAC 0\r
-\r
-#define R_PCH_LPSS_DMAC_DEVVENDID 0x00 // Device ID & Vendor ID\r
-#define B_PCH_LPSS_DMAC_DEVVENDID_DID 0xFFFF0000 // Device ID\r
-#define B_PCH_LPSS_DMAC_DEVVENDID_VID 0x0000FFFF // Vendor ID\r
-\r
-#define R_PCH_LPSS_DMAC_STSCMD 0x04 // Status & Command\r
-#define B_PCH_LPSS_DMAC_STSCMD_RMA BIT29 // RMA\r
-#define B_PCH_LPSS_DMAC_STSCMD_RCA BIT28 // RCA\r
-#define B_PCH_LPSS_DMAC_STSCMD_CAPLIST BIT20 // Capability List\r
-#define B_PCH_LPSS_DMAC_STSCMD_INTRSTS BIT19 // Interrupt Status\r
-#define B_PCH_LPSS_DMAC_STSCMD_INTRDIS BIT10 // Interrupt Disable\r
-#define B_PCH_LPSS_DMAC_STSCMD_SERREN BIT8 // SERR# Enable\r
-#define B_PCH_LPSS_DMAC_STSCMD_BME BIT2 // Bus Master Enable\r
-#define B_PCH_LPSS_DMAC_STSCMD_MSE BIT1 // Memory Space Enable\r
-\r
-#define R_PCH_LPSS_DMAC_REVCC 0x08 // Revision ID & Class Code\r
-#define B_PCH_LPSS_DMAC_REVCC_CC 0xFFFFFF00 // Class Code\r
-#define B_PCH_LPSS_DMAC_REVCC_RID 0x000000FF // Revision ID\r
-\r
-#define R_PCH_LPSS_DMAC_CLHB 0x0C\r
-#define B_PCH_LPSS_DMAC_CLHB_MULFNDEV BIT23\r
-#define B_PCH_LPSS_DMAC_CLHB_HT 0x007F0000 // Header Type\r
-#define B_PCH_LPSS_DMAC_CLHB_LT 0x0000FF00 // Latency Timer\r
-#define B_PCH_LPSS_DMAC_CLHB_CLS 0x000000FF // Cache Line Size\r
-\r
-#define R_PCH_LPSS_DMAC_BAR 0x10 // BAR\r
-#define B_PCH_LPSS_DMAC_BAR_BA 0xFFFFC000 // Base Address\r
-#define V_PCH_LPSS_DMAC_BAR_SIZE 0x4000\r
-#define N_PCH_LPSS_DMAC_BAR_ALIGNMENT 14\r
-#define B_PCH_LPSS_DMAC_BAR_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_DMAC_BAR_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_DMAC_BAR_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_DMAC_BAR_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_DMAC_BAR1 0x14 // BAR 1\r
-#define B_PCH_LPSS_DMAC_BAR1_BA 0xFFFFF000 // Base Address\r
-#define B_PCH_LPSS_DMAC_BAR1_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_DMAC_BAR1_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_DMAC_BAR1_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_DMAC_BAR1_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_DMAC_SSID 0x2C // Sub System ID\r
-#define B_PCH_LPSS_DMAC_SSID_SID 0xFFFF0000 // Sub System ID\r
-#define B_PCH_LPSS_DMAC_SSID_SVID 0x0000FFFF // Sub System Vendor ID\r
-\r
-#define R_PCH_LPSS_DMAC_ERBAR 0x30 // Expansion ROM BAR\r
-#define B_PCH_LPSS_DMAC_ERBAR_BA 0xFFFFFFFF // Expansion ROM Base Address\r
-\r
-#define R_PCH_LPSS_DMAC_CAPPTR 0x34 // Capability Pointer\r
-#define B_PCH_LPSS_DMAC_CAPPTR_CPPWR 0xFF // Capability Pointer Power\r
-\r
-#define R_PCH_LPSS_DMAC_INTR 0x3C // Interrupt\r
-#define B_PCH_LPSS_DMAC_INTR_ML 0xFF000000 // Max Latency\r
-#define B_PCH_LPSS_DMAC_INTR_MG 0x00FF0000\r
-#define B_PCH_LPSS_DMAC_INTR_IP 0x00000F00 // Interrupt Pin\r
-#define B_PCH_LPSS_DMAC_INTR_IL 0x000000FF // Interrupt Line\r
-\r
-#define R_PCH_LPSS_DMAC_PCAPID 0x80 // Power Capability ID\r
-#define B_PCH_LPSS_DMAC_PCAPID_PS 0xF8000000 // PME Support\r
-#define B_PCH_LPSS_DMAC_PCAPID_VS 0x00070000 // Version\r
-#define B_PCH_LPSS_DMAC_PCAPID_NC 0x0000FF00 // Next Capability\r
-#define B_PCH_LPSS_DMAC_PCAPID_PC 0x000000FF // Power Capability\r
-\r
-#define R_PCH_LPSS_DMAC_PCS 0x84 // PME Control Status\r
-#define B_PCH_LPSS_DMAC_PCS_PMESTS BIT15 // PME Status\r
-#define B_PCH_LPSS_DMAC_PCS_PMEEN BIT8 // PME Enable\r
-#define B_PCH_LPSS_DMAC_PCS_NSS BIT3 // No Soft Reset\r
-#define B_PCH_LPSS_DMAC_PCS_PS (BIT1 | BIT0) // Power State\r
-\r
-#define R_PCH_LPSS_DMAC_MANID 0xF8 // Manufacturer ID\r
-#define B_PCH_LPSS_DMAC_MANID_MANID 0xFFFFFFFF // Manufacturer ID\r
-\r
-\r
-//\r
-// LPSS I2C Module\r
-// PCI Config Space Registers\r
-//\r
-#define PCI_DEVICE_NUMBER_PCH_LPSS_I2C 24\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_I2C0 1\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_I2C1 2\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_I2C2 3\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_I2C3 4\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_I2C4 5\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_I2C5 6\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_I2C6 7\r
-\r
-#define R_PCH_LPSS_I2C_DEVVENDID 0x00 // Device ID & Vendor ID\r
-#define B_PCH_LPSS_I2C_DEVVENDID_DID 0xFFFF0000 // Device ID\r
-#define B_PCH_LPSS_I2C_DEVVENDID_VID 0x0000FFFF // Vendor ID\r
-\r
-#define R_PCH_LPSS_I2C_STSCMD 0x04 // Status & Command\r
-#define B_PCH_LPSS_I2C_STSCMD_RMA BIT29 // RMA\r
-#define B_PCH_LPSS_I2C_STSCMD_RCA BIT28 // RCA\r
-#define B_PCH_LPSS_I2C_STSCMD_CAPLIST BIT20 // Capability List\r
-#define B_PCH_LPSS_I2C_STSCMD_INTRSTS BIT19 // Interrupt Status\r
-#define B_PCH_LPSS_I2C_STSCMD_INTRDIS BIT10 // Interrupt Disable\r
-#define B_PCH_LPSS_I2C_STSCMD_SERREN BIT8 // SERR# Enable\r
-#define B_PCH_LPSS_I2C_STSCMD_BME BIT2 // Bus Master Enable\r
-#define B_PCH_LPSS_I2C_STSCMD_MSE BIT1 // Memory Space Enable\r
-\r
-#define R_PCH_LPSS_I2C_REVCC 0x08 // Revision ID & Class Code\r
-#define B_PCH_LPSS_I2C_REVCC_CC 0xFFFFFF00 // Class Code\r
-#define B_PCH_LPSS_I2C_REVCC_RID 0x000000FF // Revision ID\r
-\r
-#define R_PCH_LPSS_I2C_CLHB 0x0C\r
-#define B_PCH_LPSS_I2C_CLHB_MULFNDEV BIT23\r
-#define B_PCH_LPSS_I2C_CLHB_HT 0x007F0000 // Header Type\r
-#define B_PCH_LPSS_I2C_CLHB_LT 0x0000FF00 // Latency Timer\r
-#define B_PCH_LPSS_I2C_CLHB_CLS 0x000000FF // Cache Line Size\r
-\r
-#define R_PCH_LPSS_I2C_BAR 0x10 // BAR\r
-#define B_PCH_LPSS_I2C_BAR_BA 0xFFFFF000 // Base Address\r
-#define V_PCH_LPSS_I2C_BAR_SIZE 0x1000\r
-#define N_PCH_LPSS_I2C_BAR_ALIGNMENT 12\r
-#define B_PCH_LPSS_I2C_BAR_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_I2C_BAR_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_I2C_BAR_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_I2C_BAR_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_I2C_BAR1 0x14 // BAR 1\r
-#define B_PCH_LPSS_I2C_BAR1_BA 0xFFFFF000 // Base Address\r
-#define B_PCH_LPSS_I2C_BAR1_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_I2C_BAR1_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_I2C_BAR1_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_I2C_BAR1_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_I2C_SSID 0x2C // Sub System ID\r
-#define B_PCH_LPSS_I2C_SSID_SID 0xFFFF0000 // Sub System ID\r
-#define B_PCH_LPSS_I2C_SSID_SVID 0x0000FFFF // Sub System Vendor ID\r
-\r
-#define R_PCH_LPSS_I2C_ERBAR 0x30 // Expansion ROM BAR\r
-#define B_PCH_LPSS_I2C_ERBAR_BA 0xFFFFFFFF // Expansion ROM Base Address\r
-\r
-#define R_PCH_LPSS_I2C_CAPPTR 0x34 // Capability Pointer\r
-#define B_PCH_LPSS_I2C_CAPPTR_CPPWR 0xFF // Capability Pointer Power\r
-\r
-#define R_PCH_LPSS_I2C_INTR 0x3C // Interrupt\r
-#define B_PCH_LPSS_I2C_INTR_ML 0xFF000000 // Max Latency\r
-#define B_PCH_LPSS_I2C_INTR_MG 0x00FF0000\r
-#define B_PCH_LPSS_I2C_INTR_IP 0x00000F00 // Interrupt Pin\r
-#define B_PCH_LPSS_I2C_INTR_IL 0x000000FF // Interrupt Line\r
-\r
-#define R_PCH_LPSS_I2C_PCAPID 0x80 // Power Capability ID\r
-#define B_PCH_LPSS_I2C_PCAPID_PS 0xF8000000 // PME Support\r
-#define B_PCH_LPSS_I2C_PCAPID_VS 0x00070000 // Version\r
-#define B_PCH_LPSS_I2C_PCAPID_NC 0x0000FF00 // Next Capability\r
-#define B_PCH_LPSS_I2C_PCAPID_PC 0x000000FF // Power Capability\r
-\r
-#define R_PCH_LPSS_I2C_PCS 0x84 // PME Control Status\r
-#define B_PCH_LPSS_I2C_PCS_PMESTS BIT15 // PME Status\r
-#define B_PCH_LPSS_I2C_PCS_PMEEN BIT8 // PME Enable\r
-#define B_PCH_LPSS_I2C_PCS_NSS BIT3 // No Soft Reset\r
-#define B_PCH_LPSS_I2C_PCS_PS (BIT1 | BIT0) // Power State\r
-\r
-#define R_PCH_LPSS_I2C_MANID 0xF8 // Manufacturer ID\r
-#define B_PCH_LPSS_I2C_MANID_MANID 0xFFFFFFFF // Manufacturer ID\r
-\r
-//\r
-// LPSS I2C Module\r
-// Memory Space Registers\r
-//\r
-#define R_PCH_LPSS_I2C_MEM_RESETS 0x804 // Software Reset\r
-#define B_PCH_LPSS_I2C_MEM_RESETS_FUNC BIT1 // Function Clock Domain Reset\r
-#define B_PCH_LPSS_I2C_MEM_RESETS_APB BIT0 // APB Domain Reset\r
-\r
-//\r
-// LPSS PWM Modules\r
-// PCI Config Space Registers\r
-//\r
-#define PCI_DEVICE_NUMBER_PCH_LPSS_PWM 30\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_PWM0 1\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_PWM1 2\r
-\r
-#define R_PCH_LPSS_PWM_DEVVENDID 0x00 // Device ID & Vendor ID\r
-#define B_PCH_LPSS_PWM_DEVVENDID_DID 0xFFFF0000 // Device ID\r
-#define B_PCH_LPSS_PWM_DEVVENDID_VID 0x0000FFFF // Vendor ID\r
-\r
-#define R_PCH_LPSS_PWM_STSCMD 0x04 // Status & Command\r
-#define B_PCH_LPSS_PWM_STSCMD_RMA BIT29 // RMA\r
-#define B_PCH_LPSS_PWM_STSCMD_RCA BIT28 // RCA\r
-#define B_PCH_LPSS_PWM_STSCMD_CAPLIST BIT20 // Capability List\r
-#define B_PCH_LPSS_PWM_STSCMD_INTRSTS BIT19 // Interrupt Status\r
-#define B_PCH_LPSS_PWM_STSCMD_INTRDIS BIT10 // Interrupt Disable\r
-#define B_PCH_LPSS_PWM_STSCMD_SERREN BIT8 // SERR# Enable\r
-#define B_PCH_LPSS_PWM_STSCMD_BME BIT2 // Bus Master Enable\r
-#define B_PCH_LPSS_PWM_STSCMD_MSE BIT1 // Memory Space Enable\r
-\r
-#define R_PCH_LPSS_PWM_REVCC 0x08 // Revision ID & Class Code\r
-#define B_PCH_LPSS_PWM_REVCC_CC 0xFFFFFF00 // Class Code\r
-#define B_PCH_LPSS_PWM_REVCC_RID 0x000000FF // Revision ID\r
-\r
-#define R_PCH_LPSS_PWM_CLHB 0x0C\r
-#define B_PCH_LPSS_PWM_CLHB_MULFNDEV BIT23\r
-#define B_PCH_LPSS_PWM_CLHB_HT 0x007F0000 // Header Type\r
-#define B_PCH_LPSS_PWM_CLHB_LT 0x0000FF00 // Latency Timer\r
-#define B_PCH_LPSS_PWM_CLHB_CLS 0x000000FF // Cache Line Size\r
-\r
-#define R_PCH_LPSS_PWM_BAR 0x10 // BAR\r
-#define B_PCH_LPSS_PWM_BAR_BA 0xFFFFF000 // Base Address\r
-#define V_PCH_LPSS_PWM_BAR_SIZE 0x1000\r
-#define N_PCH_LPSS_PWM_BAR_ALIGNMENT 12\r
-#define B_PCH_LPSS_PWM_BAR_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_PWM_BAR_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_PWM_BAR_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_PWM_BAR_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_PWM_BAR1 0x14 // BAR 1\r
-#define B_PCH_LPSS_PWM_BAR1_BA 0xFFFFF000 // Base Address\r
-#define B_PCH_LPSS_PWM_BAR1_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_PWM_BAR1_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_PWM_BAR1_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_PWM_BAR1_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_PWM_SSID 0x2C // Sub System ID\r
-#define B_PCH_LPSS_PWM_SSID_SID 0xFFFF0000 // Sub System ID\r
-#define B_PCH_LPSS_PWM_SSID_SVID 0x0000FFFF // Sub System Vendor ID\r
-\r
-#define R_PCH_LPSS_PWM_ERBAR 0x30 // Expansion ROM BAR\r
-#define B_PCH_LPSS_PWM_ERBAR_BA 0xFFFFFFFF // Expansion ROM Base Address\r
-\r
-#define R_PCH_LPSS_PWM_CAPPTR 0x34 // Capability Pointer\r
-#define B_PCH_LPSS_PWM_CAPPTR_CPPWR 0xFF // Capability Pointer Power\r
-\r
-#define R_PCH_LPSS_PWM_INTR 0x3C // Interrupt\r
-#define B_PCH_LPSS_PWM_INTR_ML 0xFF000000 // Max Latency\r
-#define B_PCH_LPSS_PWM_INTR_MG 0x00FF0000\r
-#define B_PCH_LPSS_PWM_INTR_IP 0x00000F00 // Interrupt Pin\r
-#define B_PCH_LPSS_PWM_INTR_IL 0x000000FF // Interrupt Line\r
-\r
-#define R_PCH_LPSS_PWM_PCAPID 0x80 // Power Capability ID\r
-#define B_PCH_LPSS_PWM_PCAPID_PS 0xF8000000 // PME Support\r
-#define B_PCH_LPSS_PWM_PCAPID_VS 0x00070000 // Version\r
-#define B_PCH_LPSS_PWM_PCAPID_NC 0x0000FF00 // Next Capability\r
-#define B_PCH_LPSS_PWM_PCAPID_PC 0x000000FF // Power Capability\r
-\r
-#define R_PCH_LPSS_PWM_PCS 0x84 // PME Control Status\r
-#define B_PCH_LPSS_PWM_PCS_PMESTS BIT15 // PME Status\r
-#define B_PCH_LPSS_PWM_PCS_PMEEN BIT8 // PME Enable\r
-#define B_PCH_LPSS_PWM_PCS_NSS BIT3 // No Soft Reset\r
-#define B_PCH_LPSS_PWM_PCS_PS (BIT1 | BIT0) // Power State\r
-\r
-#define R_PCH_LPSS_PWM_MANID 0xF8 // Manufacturer ID\r
-#define B_PCH_LPSS_PWM_MANID_MANID 0xFFFFFFFF // Manufacturer ID\r
-\r
-//\r
-// LPSS PWM Module\r
-// Memory Space Registers\r
-//\r
-#define R_PCH_LPSS_PWM_MEM_RESETS 0x804 // Software Reset\r
-#define B_PCH_LPSS_PWM_MEM_RESETS_FUNC BIT1 // Function Clock Domain Reset\r
-#define B_PCH_LPSS_PWM_MEM_RESETS_APB BIT0 // APB Domain Reset\r
-\r
-//\r
-// LPSS HSUART Modules\r
-// PCI Config Space Registers\r
-//\r
-#define PCI_DEVICE_NUMBER_PCH_LPSS_HSUART 30\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_HSUART0 3\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_HSUART1 4\r
-\r
-#define R_PCH_LPSS_HSUART_DEVVENDID 0x00 // Device ID & Vendor ID\r
-#define B_PCH_LPSS_HSUART_DEVVENDID_DID 0xFFFF0000 // Device ID\r
-#define B_PCH_LPSS_HSUART_DEVVENDID_VID 0x0000FFFF // Vendor ID\r
-\r
-#define R_PCH_LPSS_HSUART_STSCMD 0x04 // Status & Command\r
-#define B_PCH_LPSS_HSUART_STSCMD_RMA BIT29 // RMA\r
-#define B_PCH_LPSS_HSUART_STSCMD_RCA BIT28 // RCA\r
-#define B_PCH_LPSS_HSUART_STSCMD_CAPLIST BIT20 // Capability List\r
-#define B_PCH_LPSS_HSUART_STSCMD_INTRSTS BIT19 // Interrupt Status\r
-#define B_PCH_LPSS_HSUART_STSCMD_INTRDIS BIT10 // Interrupt Disable\r
-#define B_PCH_LPSS_HSUART_STSCMD_SERREN BIT8 // SERR# Enable\r
-#define B_PCH_LPSS_HSUART_STSCMD_BME BIT2 // Bus Master Enable\r
-#define B_PCH_LPSS_HSUART_STSCMD_MSE BIT1 // Memory Space Enable\r
-\r
-#define R_PCH_LPSS_HSUART_REVCC 0x08 // Revision ID & Class Code\r
-#define B_PCH_LPSS_HSUART_REVCC_CC 0xFFFFFF00 // Class Code\r
-#define B_PCH_LPSS_HSUART_REVCC_RID 0x000000FF // Revision ID\r
-\r
-#define R_PCH_LPSS_HSUART_CLHB 0x0C\r
-#define B_PCH_LPSS_HSUART_CLHB_MULFNDEV BIT23\r
-#define B_PCH_LPSS_HSUART_CLHB_HT 0x007F0000 // Header Type\r
-#define B_PCH_LPSS_HSUART_CLHB_LT 0x0000FF00 // Latency Timer\r
-#define B_PCH_LPSS_HSUART_CLHB_CLS 0x000000FF // Cache Line Size\r
-\r
-#define R_PCH_LPSS_HSUART_BAR 0x10 // BAR\r
-#define B_PCH_LPSS_HSUART_BAR_BA 0xFFFFF000 // Base Address\r
-#define V_PCH_LPSS_HSUART_BAR_SIZE 0x1000\r
-#define N_PCH_LPSS_HSUART_BAR_ALIGNMENT 12\r
-#define B_PCH_LPSS_HSUART_BAR_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_HSUART_BAR_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_HSUART_BAR_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_HSUART_BAR_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_HSUART_BAR1 0x14 // BAR 1\r
-#define B_PCH_LPSS_HSUART_BAR1_BA 0xFFFFF000 // Base Address\r
-#define B_PCH_LPSS_HSUART_BAR1_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_HSUART_BAR1_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_HSUART_BAR1_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_HSUART_BAR1_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_HSUART_SSID 0x2C // Sub System ID\r
-#define B_PCH_LPSS_HSUART_SSID_SID 0xFFFF0000 // Sub System ID\r
-#define B_PCH_LPSS_HSUART_SSID_SVID 0x0000FFFF // Sub System Vendor ID\r
-\r
-#define R_PCH_LPSS_HSUART_ERBAR 0x30 // Expansion ROM BAR\r
-#define B_PCH_LPSS_HSUART_ERBAR_BA 0xFFFFFFFF // Expansion ROM Base Address\r
-\r
-#define R_PCH_LPSS_HSUART_CAPPTR 0x34 // Capability Pointer\r
-#define B_PCH_LPSS_HSUART_CAPPTR_CPPWR 0xFF // Capability Pointer Power\r
-\r
-#define R_PCH_LPSS_HSUART_INTR 0x3C // Interrupt\r
-#define B_PCH_LPSS_HSUART_INTR_ML 0xFF000000 // Max Latency\r
-#define B_PCH_LPSS_HSUART_INTR_MG 0x00FF0000\r
-#define B_PCH_LPSS_HSUART_INTR_IP 0x00000F00 // Interrupt Pin\r
-#define B_PCH_LPSS_HSUART_INTR_IL 0x000000FF // Interrupt Line\r
-\r
-#define R_PCH_LPSS_HSUART_PCAPID 0x80 // Power Capability ID\r
-#define B_PCH_LPSS_HSUART_PCAPID_PS 0xF8000000 // PME Support\r
-#define B_PCH_LPSS_HSUART_PCAPID_VS 0x00070000 // Version\r
-#define B_PCH_LPSS_HSUART_PCAPID_NC 0x0000FF00 // Next Capability\r
-#define B_PCH_LPSS_HSUART_PCAPID_PC 0x000000FF // Power Capability\r
-\r
-#define R_PCH_LPSS_HSUART_PCS 0x84 // PME Control Status\r
-#define B_PCH_LPSS_HSUART_PCS_PMESTS BIT15 // PME Status\r
-#define B_PCH_LPSS_HSUART_PCS_PMEEN BIT8 // PME Enable\r
-#define B_PCH_LPSS_HSUART_PCS_NSS BIT3 // No Soft Reset\r
-#define B_PCH_LPSS_HSUART_PCS_PS (BIT1 | BIT0) // Power State\r
-\r
-#define R_PCH_LPSS_HSUART_MANID 0xF8 // Manufacturer ID\r
-#define B_PCH_LPSS_HSUART_MANID_MANID 0xFFFFFFFF // Manufacturer ID\r
-\r
-//\r
-// LPSS HSUART Module\r
-// Memory Space Registers\r
-//\r
-#define R_PCH_LPSS_HSUART_MEM_PCP 0x800 // Private Clock Parameters\r
-#define B_PCH_LPSS_HSUART_MEM_PCP_CLKUPDATE BIT31 // Clock Divider Update\r
-#define B_PCH_LPSS_HSUART_MEM_PCP_NVAL 0x7FFF0000 // N value for the M over N divider\r
-#define B_PCH_LPSS_HSUART_MEM_PCP_MVAL 0x0000FFFE // M value for the M over N divider\r
-#define B_PCH_LPSS_HSUART_MEM_PCP_CLKEN BIT0 // Clock Enable\r
-\r
-#define R_PCH_LPSS_HSUART_MEM_RESETS 0x804 // Software Reset\r
-#define B_PCH_LPSS_HSUART_MEM_RESETS_FUNC BIT1 // Function Clock Domain Reset\r
-#define B_PCH_LPSS_HSUART_MEM_RESETS_APB BIT0 // APB Domain Reset\r
-\r
-//\r
-// LPSS SPI Module\r
-// PCI Config Space Registers\r
-//\r
-#define PCI_DEVICE_NUMBER_PCH_LPSS_SPI 30\r
-#define PCI_FUNCTION_NUMBER_PCH_LPSS_SPI 5\r
-\r
-#define R_PCH_LPSS_SPI_DEVVENDID 0x00 // Device ID & Vendor ID\r
-#define B_PCH_LPSS_SPI_DEVVENDID_DID 0xFFFF0000 // Device ID\r
-#define B_PCH_LPSS_SPI_DEVVENDID_VID 0x0000FFFF // Vendor ID\r
-\r
-#define R_PCH_LPSS_SPI_STSCMD 0x04 // Status & Command\r
-#define B_PCH_LPSS_SPI_STSCMD_RMA BIT29 // RMA\r
-#define B_PCH_LPSS_SPI_STSCMD_RCA BIT28 // RCA\r
-#define B_PCH_LPSS_SPI_STSCMD_CAPLIST BIT20 // Capability List\r
-#define B_PCH_LPSS_SPI_STSCMD_INTRSTS BIT19 // Interrupt Status\r
-#define B_PCH_LPSS_SPI_STSCMD_INTRDIS BIT10 // Interrupt Disable\r
-#define B_PCH_LPSS_SPI_STSCMD_SERREN BIT8 // SERR# Enable\r
-#define B_PCH_LPSS_SPI_STSCMD_BME BIT2 // Bus Master Enable\r
-#define B_PCH_LPSS_SPI_STSCMD_MSE BIT1 // Memory Space Enable\r
-\r
-#define R_PCH_LPSS_SPI_REVCC 0x08 // Revision ID & Class Code\r
-#define B_PCH_LPSS_SPI_REVCC_CC 0xFFFFFF00 // Class Code\r
-#define B_PCH_LPSS_SPI_REVCC_RID 0x000000FF // Revision ID\r
-\r
-#define R_PCH_LPSS_SPI_CLHB 0x0C\r
-#define B_PCH_LPSS_SPI_CLHB_MULFNDEV BIT23\r
-#define B_PCH_LPSS_SPI_CLHB_HT 0x007F0000 // Header Type\r
-#define B_PCH_LPSS_SPI_CLHB_LT 0x0000FF00 // Latency Timer\r
-#define B_PCH_LPSS_SPI_CLHB_CLS 0x000000FF // Cache Line Size\r
-\r
-#define R_PCH_LPSS_SPI_BAR 0x10 // BAR\r
-#define B_PCH_LPSS_SPI_BAR_BA 0xFFFFF000 // Base Address\r
-#define V_PCH_LPSS_SPI_BAR_SIZE 0x1000\r
-#define N_PCH_LPSS_SPI_BAR_ALIGNMENT 12\r
-#define B_PCH_LPSS_SPI_BAR_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_SPI_BAR_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_SPI_BAR_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_SPI_BAR_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_SPI_BAR1 0x14 // BAR 1\r
-#define B_PCH_LPSS_SPI_BAR1_BA 0xFFFFF000 // Base Address\r
-#define B_PCH_LPSS_SPI_BAR1_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_SPI_BAR1_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_SPI_BAR1_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_SPI_BAR1_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_SPI_SSID 0x2C // Sub System ID\r
-#define B_PCH_LPSS_SPI_SSID_SID 0xFFFF0000 // Sub System ID\r
-#define B_PCH_LPSS_SPI_SSID_SVID 0x0000FFFF // Sub System Vendor ID\r
-\r
-#define R_PCH_LPSS_SPI_ERBAR 0x30 // Expansion ROM BAR\r
-#define B_PCH_LPSS_SPI_ERBAR_BA 0xFFFFFFFF // Expansion ROM Base Address\r
-\r
-#define R_PCH_LPSS_SPI_CAPPTR 0x34 // Capability Pointer\r
-#define B_PCH_LPSS_SPI_CAPPTR_CPPWR 0xFF // Capability Pointer Power\r
-\r
-#define R_PCH_LPSS_SPI_INTR 0x3C // Interrupt\r
-#define B_PCH_LPSS_SPI_INTR_ML 0xFF000000 // Max Latency\r
-#define B_PCH_LPSS_SPI_INTR_MG 0x00FF0000\r
-#define B_PCH_LPSS_SPI_INTR_IP 0x00000F00 // Interrupt Pin\r
-#define B_PCH_LPSS_SPI_INTR_IL 0x000000FF // Interrupt Line\r
-\r
-#define R_PCH_LPSS_SPI_PCAPID 0x80 // Power Capability ID\r
-#define B_PCH_LPSS_SPI_PCAPID_PS 0xF8000000 // PME Support\r
-#define B_PCH_LPSS_SPI_PCAPID_VS 0x00070000 // Version\r
-#define B_PCH_LPSS_SPI_PCAPID_NC 0x0000FF00 // Next Capability\r
-#define B_PCH_LPSS_SPI_PCAPID_PC 0x000000FF // Power Capability\r
-\r
-#define R_PCH_LPSS_SPI_PCS 0x84 // PME Control Status\r
-#define B_PCH_LPSS_SPI_PCS_PMESTS BIT15 // PME Status\r
-#define B_PCH_LPSS_SPI_PCS_PMEEN BIT8 // PME Enable\r
-#define B_PCH_LPSS_SPI_PCS_NSS BIT3 // No Soft Reset\r
-#define B_PCH_LPSS_SPI_PCS_PS (BIT1 | BIT0) // Power State\r
-\r
-#define R_PCH_LPSS_SPI_MANID 0xF8 // Manufacturer ID\r
-#define B_PCH_LPSS_SPI_MANID_MANID 0xFFFFFFFF // Manufacturer ID\r
-\r
-//\r
-// LPSS SPI Module\r
-// Memory Space Registers\r
-//\r
-#define R_PCH_LPSS_SPI_MEM_PCP 0x400 // Private Clock Parameters\r
-#define B_PCH_LPSS_SPI_MEM_PCP_CLKUPDATE BIT31 // Clock Divider Update\r
-#define B_PCH_LPSS_SPI_MEM_PCP_NVAL 0x7FFF0000 // N value for the M over N divider\r
-#define B_PCH_LPSS_SPI_MEM_PCP_MVAL 0x0000FFFE // M value for the M over N divider\r
-#define B_PCH_LPSS_SPI_MEM_PCP_CLKEN BIT0 // Clock Enable\r
-\r
-#define R_PCH_LPSS_SPI_MEM_RESETS 0x404 // Software Reset\r
-#define B_PCH_LPSS_SPI_MEM_RESETS_FUNC BIT1 // Function Clock Domain Reset\r
-#define B_PCH_LPSS_SPI_MEM_RESETS_APB BIT0 // APB Domain Reset\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchRegsPcie.h\r
-\r
- @brief\r
- Register names for VLV PCI-E root port devices\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
---*/\r
-#ifndef _PCH_REGS_PCIE_H_\r
-#define _PCH_REGS_PCIE_H_\r
-\r
-#define PCH_PCIE_MAX_ROOT_PORTS 4\r
-\r
-///\r
-/// VLV PCI Express Root Ports (D28:F0~F3)\r
-///\r
-#define PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS 28\r
-#define PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_1 0\r
-#define PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_2 1\r
-#define PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_3 2\r
-#define PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_4 3\r
-\r
-#define R_PCH_PCIE_ID 0x00 // Identifiers\r
-#define B_PCH_PCIE_ID_DID 0xFFFF0000 // Device ID\r
-#define V_PCH_PCIE_DEVICE_ID_0 0x0F48 // PCIE Root Port #1\r
-#define V_PCH_PCIE_DEVICE_ID_1 0x0F4A // PCIE Root Port #2\r
-#define V_PCH_PCIE_DEVICE_ID_2 0x0F4C // PCIE Root Port #3\r
-#define V_PCH_PCIE_DEVICE_ID_3 0x0F4E // PCIE Root Port #4\r
-#define B_PCH_PCIE_ID_VID 0x0000FFFF // Vendor ID\r
-#define V_PCH_PCIE_VENDOR_ID V_PCH_INTEL_VENDOR_ID\r
-\r
-\r
-#define R_PCH_PCIE_BNUM_SLT 0x18 // Bus Numbers; Secondary Latency Timer\r
-#define B_PCH_PCIE_BNUM_SLT_SLT 0xFF000000 // Secondary Latency Timer\r
-#define B_PCH_PCIE_BNUM_SLT_SBBN 0x00FF0000 // Subordinate Bus Number\r
-#define B_PCH_PCIE_BNUM_SLT_SCBN 0x0000FF00 // Secondary Bus Number\r
-#define B_PCH_PCIE_BNUM_SLT_PBN 0x000000FF // Primary Bus Number\r
-#define R_PCH_PCIE_CAPP 0x34 // Capabilities List Pointer\r
-#define B_PCH_PCIE_CAPP 0xFF // Capabilities Pointer\r
-\r
-#define R_PCH_PCIE_SLCTL_SLSTS 0x58 // Slot Control; Slot Status\r
-#define S_PCH_PCIE_SLCTL_SLSTS 4\r
-#define B_PCH_PCIE_SLCTL_SLSTS_DLLSC BIT24 // Data Link Layer State Changed\r
-#define B_PCH_PCIE_SLCTL_SLSTS_PDS BIT22 // Presence Detect State\r
-#define B_PCH_PCIE_SLCTL_SLSTS_MS BIT21 // MRL Sensor State\r
-#define B_PCH_PCIE_SLCTL_SLSTS_PDC BIT19 // Presence Detect Changed\r
-#define B_PCH_PCIE_SLCTL_SLSTS_MSC BIT18 // MRL Sensor Changed\r
-#define B_PCH_PCIE_SLCTL_SLSTS_PFD BIT17 // Power Fault Detected\r
-#define B_PCH_PCIE_SLCTL_SLSTS_DLLSCE BIT12 // Data Link Layer State Changed Enable\r
-#define B_PCH_PCIE_SLCTL_SLSTS_PCC BIT10 // Power Controller Control\r
-#define B_PCH_PCIE_SLCTL_SLSTS_HPE BIT5 // Hot Plug Interrupt Enable\r
-#define B_PCH_PCIE_SLCTL_SLSTS_CCE BIT4 // Command Completed Interrupt Enable\r
-#define B_PCH_PCIE_SLCTL_SLSTS_PDE BIT3 // Presence Detect Changed Enable\r
-\r
-#define R_PCH_PCIE_SVID 0x94 // Subsystem Vendor IDs\r
-#define S_PCH_PCIE_SVID 4\r
-#define B_PCH_PCIE_SVID_SID 0xFFFF0000 // Subsystem Identifier\r
-#define B_PCH_PCIE_SVID_SVID 0x0000FFFF // Subsystem Vendor Identifier\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PchRegsPcu.h\r
-\r
-Abstract:\r
-\r
- Register names for VLV PCU device.\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
---*/\r
-#ifndef _PCH_REGS_LPC_H_\r
-#define _PCH_REGS_LPC_H_\r
-\r
-//\r
-// VLV PCU Registers (D31:F0)\r
-//\r
-#define PCI_DEVICE_NUMBER_PCH_LPC 31\r
-#define PCI_FUNCTION_NUMBER_PCH_LPC 0\r
-\r
-// Silicon Steppings\r
-typedef enum {\r
- PchA0 = 0,\r
- PchA1 = 1,\r
- PchB0 = 2,\r
- PchB1 = 3,\r
- PchB2 = 4,\r
- PchB3 = 5,\r
- PchC0 = 6,\r
- PchD0 = 7,\r
- PchSteppingMax\r
-} PCH_STEPPING;\r
-\r
-#define R_PCH_LPC_REG_ID 0x00 // Identifiers Register\r
-#define B_PCH_LPC_DEVICE_ID 0xFFFF0000 // Device Identification\r
-#define B_PCH_LPC_VENDOR_ID 0x0000FFFF // Vendor Identification\r
-#define V_PCH_LPC_VENDOR_ID V_PCH_INTEL_VENDOR_ID // Vendor ID for Intel\r
-//\r
-// General VLV PCU Device ID\r
-//\r
-#define V_PCH_LPC_DEVICE_ID_0 0x0F1C\r
-#define V_PCH_LPC_DEVICE_ID_1 0x0F1D\r
-#define V_PCH_LPC_DEVICE_ID_2 0x0F1E\r
-#define V_PCH_LPC_DEVICE_ID_3 0x0F1F\r
-\r
-#define R_PCH_LPC_COMMAND 0x04 // Command\r
-#define B_PCH_LPC_COMMAND_ID BIT10 // Interrupt Disable\r
-#define B_PCH_LPC_COMMAND_FBE BIT9 // Fast Back to Back Enable\r
-#define B_PCH_LPC_COMMAND_SERR_EN BIT8 // SERR# Enable\r
-#define B_PCH_LPC_COMMAND_WCC BIT7 // Wait Cycle Control\r
-#define B_PCH_LPC_COMMAND_PER BIT6 // Parity Error Response Enable\r
-#define B_PCH_LPC_COMMAND_VPS BIT5 // VGA Palette Snoop\r
-#define B_PCH_LPC_COMMAND_MWIE BIT4 // Memory Write and Invalidate Enable\r
-#define B_PCH_LPC_COMMAND_SCE BIT3 // Special Cycle Enable\r
-#define B_PCH_LPC_COMMAND_BME BIT2 // Bus Master Enable\r
-#define B_PCH_LPC_COMMAND_MSE BIT1 // Memory Space Enable\r
-#define B_PCH_LPC_COMMAND_IOSE BIT0 // I/O Space Enable\r
-\r
-#define R_PCH_LPC_DEV_STS 0x06 // Status\r
-#define B_PCH_LPC_DEV_STS_DPE BIT15 // Detected Parity Error\r
-#define B_PCH_LPC_DEV_STS_SSE BIT14 // Signaled System Error\r
-#define B_PCH_LPC_DEV_STS_RMA BIT13 // Received Master Abort\r
-#define B_PCH_LPC_DEV_STS_RTA BIT12 // Received Target Abort\r
-#define B_PCH_LPC_DEV_STS_STA BIT11 // Signaled Target Abort\r
-#define B_PCH_LPC_DEV_STS_DEVT_STS (BIT10 | BIT9) // DEVSEL# Timing Status\r
-#define B_PCH_LPC_DEV_STS_MDPED BIT8 // Data Parity Error\r
-#define B_PCH_LPC_DEV_STS_FB2B BIT7 // Fast Back to Back Capable\r
-#define B_PCH_LPC_DEV_STS_66MHZ_CAP BIT5 // 66 MHz capable\r
-#define B_PCH_LPC_DEV_STS_CAP_LIST BIT4 // Capabilities List\r
-#define B_PCH_LPC_DEV_STS_INT_STS BIT3 // Interrupt Status\r
-\r
-#define R_PCH_LPC_RID_CC 0x08 // Revision ID & Class Code\r
-#define B_PCH_LPC_RID_CC_BCC 0xFF000000 // Base Class Code\r
-#define B_PCH_LPC_RID_CC_SCC 0x00FF0000 // Sub-Class Code\r
-#define B_PCH_LPC_RID_CC_PI 0x0000FF00 // Programming Interface\r
-#define B_PCH_LPC_RID_CC_RID 0x000000FF // Revision ID\r
-\r
-// Silicon Steppings\r
-\r
-#define V_PCH_LPC_RID_0 0x01 // A0 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_1 0x02 // A0 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_2 0x03 // A1 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_3 0x04 // A1 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_4 0x05 // B0 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_5 0x06 // B0 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_6 0x07 // B1 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_7 0x08 // B1 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_8 0x09 // B2 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_9 0x0A // B2 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_A 0x0B // B3 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_B 0x0C // B3 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_C 0x0D // C0 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_D 0x0E // C0 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_E 0x10 // D0 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_F 0x11 // D0 Stepping (25 x 27)\r
-\r
-#define R_PCH_LPC_MLT 0x0D // Master Latency Timer\r
-#define B_PCH_LPC_MLT_MLC 0xF8 // Master Latency Count\r
-\r
-#define R_PCH_LPC_HEADTYP 0x0E // Header Type\r
-#define B_PCH_LPC_HEADTYP_MFD BIT7 // Multi-function Device\r
-#define B_PCH_LPC_HEADTYP_HT 0x7F // Header Type\r
-\r
-#define R_PCH_LPC_SS 0x2C // Subsystem ID & Vendor ID\r
-#define B_PCH_LPC_SS_SSID 0xFFFF0000 // Subsystem ID\r
-#define B_PCH_LPC_SS_SSVID 0x0000FFFF // Subsystem Vendor ID\r
-\r
-#define R_PCH_LPC_CAP_LIST 0x34 // Capability List\r
-#define B_PCH_LPC_CAP_LIST_CP 0xFF // Capability Pointer\r
-\r
-#define R_PCH_LPC_ACPI_BASE 0x40 // ABASE, 16bit\r
-#define B_PCH_LPC_ACPI_BASE_BAR 0x0000FF80 // Base Address, 128 Bytes\r
-#define B_PCH_LPC_ACPI_BASE_EN BIT1 // Enable Bit\r
-#define B_PCH_LPC_ACPI_BASE_MEMI BIT0 // Memory Space Indication\r
-\r
-#define R_PCH_LPC_PMC_BASE 0x44 // PBASE, 32bit, 512 Bytes\r
-#define B_PCH_LPC_PMC_BASE_BAR 0xFFFFFE00 // Base Address\r
-#define B_PCH_LPC_PMC_BASE_PREF BIT3 // Prefetchable\r
-#define B_PCH_LPC_PMC_BASE_ADDRNG BIT2 // Address Range\r
-#define B_PCH_LPC_PMC_BASE_EN BIT1 // Enable Bit\r
-#define B_PCH_LPC_PMC_BASE_MEMI BIT0 // Memory Space Indication\r
-\r
-#define R_PCH_LPC_GPIO_BASE 0x48 // GBASE, 16bit\r
-#define B_PCH_LPC_GPIO_BASE_BAR 0xFF00 // Base Address, 256 Bytes\r
-#define B_PCH_LPC_GPIO_BASE_EN BIT1 // Enable Bit\r
-#define B_PCH_LPC_GPIO_BASE_MEMI BIT0 // Memory Space Indication\r
-\r
-#define R_PCH_LPC_IO_BASE 0x4C // IOBASE, 32bit\r
-#define B_PCH_LPC_IO_BASE_BAR 0xFFFFC000 // Base Address, 16 KiloBytes\r
-#define B_PCH_LPC_IO_BASE_PREF BIT3 // Prefetchable\r
-#define B_PCH_LPC_IO_BASE_ADDRNG BIT2 // Address Range\r
-#define B_PCH_LPC_IO_BASE_EN BIT1 // Enable Bit\r
-#define B_PCH_LPC_IO_BASE_MEMI BIT0 // Memory Space Indication\r
-\r
-#define R_PCH_LPC_ILB_BASE 0x50 // IBASE, 32bit\r
-#define B_PCH_LPC_ILB_BASE_BAR 0xFFFFFE00 // Base Address, 512 bytes\r
-#define B_PCH_LPC_ILB_BASE_PREF BIT3 // Prefetchable\r
-#define B_PCH_LPC_ILB_BASE_ADDRNG BIT2 // Address Range\r
-#define B_PCH_LPC_ILB_BASE_EN BIT1 // Enable Bit\r
-#define B_PCH_LPC_ILB_BASE_MEMI BIT0 // Memory Space Indication\r
-\r
-#define R_PCH_LPC_SPI_BASE 0x54 // SBASE, 32bit\r
-#define B_PCH_LPC_SPI_BASE_BAR 0xFFFFFE00 // Base Address, 512 bytes\r
-#define B_PCH_LPC_SPI_BASE_PREF BIT3 // Prefetchable\r
-#define B_PCH_LPC_SPI_BASE_ADDRNG BIT2 // Address Range\r
-#define B_PCH_LPC_SPI_BASE_EN BIT1 // Enable Bit\r
-#define B_PCH_LPC_SPI_BASE_MEMI BIT0 // Memory Space Indicator\r
-\r
-#define R_PCH_LPC_MPHY_BASE 0x58 // MPBASE, 32bit\r
-#define B_PCH_LPC_MPHY_BASE_BAR 0xFFF00000 // Base Address, 1 MegaByte\r
-#define B_PCH_LPC_MPHY_BASE_PREF BIT3 // Prefetchable\r
-#define B_PCH_LPC_MPHY_BASE_ADDRNG BIT2 // Address Range\r
-#define B_PCH_LPC_MPHY_BASE_EN BIT1 // Enable Bit\r
-#define B_PCH_LPC_MPHY_BASE_MEMI BIT0 // Memory Space Indicator\r
-\r
-#define R_PCH_LPC_PUNIT_BASE 0x5C // PUBASE, 32bit\r
-#define B_PCH_LPC_PUNIT_BASE_BAR 0xFFFFF800 // Base Address, 2K bytes\r
-#define B_PCH_LPC_PUNIT_BASE_PREF BIT3 // Prefetchable\r
-#define B_PCH_LPC_PUNIT_BASE_ADDRNG BIT2 // Address Range\r
-#define B_PCH_LPC_PUNIT_BASE_EN BIT1 // Enable Bit\r
-#define B_PCH_LPC_PUNIT_BASE_MEMI BIT0 // Memory Space Indicator\r
-\r
-#define R_PCH_LPC_UART_CTRL 0x80 // UART Control\r
-#define B_PCH_LPC_UART_CTRL_COM1_EN BIT0 // COM1 Enable\r
-\r
-#define R_PCH_LPC_FWH_BIOS_DEC 0xD8 // BIOS Decode Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_EF8 BIT15 // F8-FF Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_EF0 BIT14 // F0-F8 Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_EE8 BIT13 // E8-EF Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_EE0 BIT12 // E0-E8 Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_ED8 BIT11 // D8-DF Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_ED0 BIT10 // D0-D8 Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_EC8 BIT9 // C8-CF Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_EC0 BIT8 // C0-C8 Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_LFE BIT7 // Legacy F Segment Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_LEE BIT6 // Legacy E Segment Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_E70 BIT3 // 70-7F Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_E60 BIT2 // 60-6F Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_E50 BIT1 // 50-5F Enable\r
-#define B_PCH_LPC_FWH_BIOS_DEC_E40 BIT0 // 40-4F Enable\r
-\r
-#define R_PCH_LPC_FDCAP 0xE0 // Feature Detection Capability ID\r
-#define B_PCH_LPC_FDCAP_NEXT 0xFF00 // Next Capability\r
-#define B_PCH_LPC_FDCAP_CAPID 0x00FF // Capability ID\r
-\r
-#define R_PCH_LPC_FDLEN 0xE2 // Feature Detection Capability Length\r
-#define B_PCH_LPC_FDLEN_CAPLEN 0xFF // Capability Length\r
-\r
-#define R_PCH_LPC_FDVER 0xE3 // Feature Detection Capability Version\r
-#define B_PCH_LPC_FDVER_VSCID 0xF0 // Vendor Specific Capability ID\r
-#define B_PCH_LPC_FDVER_CAPVER 0x0F // Capability Version\r
-\r
-#define R_PCH_LPC_FVECTIDX 0xE4 // Feature Vector Index\r
-\r
-#define R_PCH_LPC_FVECTD 0xE8 // Feature Vector Data\r
-\r
-#define R_PCH_LPC_RCBA 0xF0 // RCBA, 32bit\r
-#define B_PCH_LPC_RCBA_BAR 0xFFFFFC00 // Base Address, 1 KiloByte\r
-#define B_PCH_LPC_RCBA_EN BIT0 // Enable Bit\r
-\r
-#define R_PCH_LPC_ULT_OBS 0xF4 // ULT Observability\r
-#define B_PCH_LPC_ULT_OBS_WNUM 0x3FF000 // Reserved Wafer Number\r
-#define B_PCH_LPC_ULT_OBS_XLOC 0xFC0 // Reserved X Loc\r
-#define B_PCH_LPC_ULT_OBS_YLOC 0x3F // Reserved Y Loc\r
-\r
-#define R_PCH_LPC_MAN_ID 0xF8 // Manufacturer ID\r
-#define B_PCH_LPC_MAN_ID_DPID 0xF000000 // Dot Portion of Process ID\r
-#define B_PCH_LPC_MAN_ID_MSID 0xFF0000 // Manufacturing Stepping Identifier\r
-#define B_PCH_LPC_MAN_ID_MID 0xFF00 // Manufacturing Identifier\r
-#define B_PCH_LPC_MAN_ID_PPID 0xFF // Process Portion of Process ID\r
-\r
-#define R_PCH_LPC_CGC 0xFC // Clock Gating Control\r
-#define B_PCH_LPC_CGC_SBLCG BIT9 // IOSF-SB Local Clock Gating Disable\r
-#define B_PCH_LPC_CGC_SBTCG BIT8 // IOSF-SB Trunk Clock Gating (Request) Disable\r
-#define B_PCH_LPC_CGC_PRILCG BIT1 // IOSF-PRI Local Clock Gating Disable\r
-#define B_PCH_LPC_CGC_PRITCG BIT0 // IOSF-PRI Trunk Clock Gating (Request) Disable\r
-\r
-//\r
-// iLB Memory Space Registers (IBASE)\r
-//\r
-#define R_PCH_ILB_ACPI_CNT 0x00 // ACPI Control\r
-#define B_PCH_ILB_ACPI_CNT_SCI_IRQ_SEL (BIT2 | BIT1 | BIT0) // SCI IRQ Select\r
-#define V_PCH_ILB_ACPI_CNT_SCI_IRQ_9 0 // IRQ9\r
-#define V_PCH_ILB_ACPI_CNT_SCI_IRQ_10 BIT0 // IRQ10\r
-#define V_PCH_ILB_ACPI_CNT_SCI_IRQ_11 BIT1 // IRQ11\r
-#define V_PCH_ILB_ACPI_CNT_SCI_IRQ_20 BIT2 // IRQ20 (Only if APIC enabled)\r
-#define V_PCH_ILB_ACPI_CNT_SCI_IRQ_21 (BIT2 | BIT0) // IRQ21 (Only if APIC enabled)\r
-#define V_PCH_ILB_ACPI_CNT_SCI_IRQ_22 (BIT2 | BIT1) // IRQ22 (Only if APIC enabled)\r
-#define V_PCH_ILB_ACPI_CNT_SCI_IRQ_23 (BIT2 | BIT1 | BIT0) // IRQ23 (Only if APIC enabled)\r
-\r
-#define R_PCH_ILB_MC 0x04 // Miscellaneous Control\r
-#define B_PCH_ILB_MC_DRTC BIT3 // Disable RTC\r
-#define B_PCH_ILB_MC_D8259 BIT2 // Disable 8259\r
-#define B_PCH_ILB_MC_D8254 BIT1 // Disable 8254\r
-#define B_PCH_ILB_MC_AME BIT0 // Alternate Access Mode Enable\r
-\r
-#define R_PCH_ILB_PIRQA_ROUT 0x08 // PIRQA Routing Control\r
-#define R_PCH_ILB_PIRQB_ROUT 0x09 // PIRQB Routing Control\r
-#define R_PCH_ILB_PIRQC_ROUT 0x0A // PIRQC Routing Control\r
-#define R_PCH_ILB_PIRQD_ROUT 0x0B // PIRQD Routing Control\r
-#define R_PCH_ILB_PIRQE_ROUT 0x0C // PIRQE Routing Control\r
-#define R_PCH_ILB_PIRQF_ROUT 0x0D // PIRQF Routing Control\r
-#define R_PCH_ILB_PIRQG_ROUT 0x0E // PIRQG Routing Control\r
-#define R_PCH_ILB_PIRQH_ROUT 0x0F // PIRQH Routing Control\r
-//\r
-// Bit values are the same for R_PCH_ILB_PIRQA_ROUT to R_PCH_ILB_PIRQH_ROUT\r
-//\r
-#define B_PCH_ILB_PIRQX_ROUT_IRQEN BIT7 // Interrupt Routing Enable\r
-#define B_PCH_ILB_PIRQX_ROUT 0x0F // IRQ Routing\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_3 0x03 // Route to IRQ3\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_4 0x04 // Route to IRQ4\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_5 0x05 // Route to IRQ5\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_6 0x06 // Route to IRQ6\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_7 0x07 // Route to IRQ7\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_9 0x09 // Route to IRQ9\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_10 0x0A // Route to IRQ10\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_11 0x0B // Route to IRQ11\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_12 0x0C // Route to IRQ12\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_14 0x0E // Route to IRQ14\r
-#define V_PCH_ILB_PIRQX_ROUT_IRQ_15 0x0F // Route to IRQ15\r
-\r
-#define R_PCH_ILB_SERIRQ_CNT 0x10 // Serial IRQ Control\r
-#define B_PCH_ILB_SERIRQ_CNT_SIRQMD BIT7 // Mode\r
-\r
-#define R_PCH_ILB_ULKMC 0x14 // USB Legacy Keyboard / Mouse Control\r
-#define B_PCH_ILB_ULKMC_TRAPBY64W BIT11 // SMI Caused by Port 64 Write\r
-#define B_PCH_ILB_ULKMC_TRAPBY64R BIT10 // SMI Caused by Port 64 Read\r
-#define B_PCH_ILB_ULKMC_TRAPBY60W BIT9 // SMI Caused by Port 60 Write\r
-#define B_PCH_ILB_ULKMC_TRAPBY60R BIT8 // SMI Caused by Port 60 Read\r
-#define B_PCH_ILB_ULKMC_64WEN BIT3 // SMI on Port 64 Writes Enable\r
-#define B_PCH_ILB_ULKMC_64REN BIT2 // SMI on Port 64 Reads Enable\r
-#define B_PCH_ILB_ULKMC_60WEN BIT1 // SMI on Port 60 Writes Enable\r
-#define B_PCH_ILB_ULKMC_60REN BIT0 // SMI on Port 60 Reads Enable\r
-\r
-#define R_PCH_ILB_FWH_BIOS_SEL 0x18 // FWH ID Select\r
-#define B_PCH_ILB_FWH_BIOS_SEL_F8 0xF0000000 // F8-FF ID Select\r
-#define B_PCH_ILB_FWH_BIOS_SEL_F0 0x0F000000 // F0-F7 ID Select\r
-#define B_PCH_ILB_FWH_BIOS_SEL_E8 0x00F00000 // E8-EF ID Select\r
-#define B_PCH_ILB_FWH_BIOS_SEL_E0 0x000F0000 // E0-E7 ID Select\r
-#define B_PCH_ILB_FWH_BIOS_SEL_D8 0x0000F000 // D8-DF ID Select\r
-#define B_PCH_ILB_FWH_BIOS_SEL_D0 0x00000F00 // D0-D7 ID Select\r
-#define B_PCH_ILB_FWH_BIOS_SEL_C8 0x000000F0 // C8-CF ID Select\r
-#define B_PCH_ILB_FWH_BIOS_SEL_C0 0x0000000F // C0-C7 ID Select\r
-\r
-#define R_PCH_ILB_BIOS_CNTL 0x1C // BIOS Control\r
-#define S_PCH_ILB_BIOS_CNTL 4\r
-#define B_PCH_ILB_BIOS_CNTL_PFE BIT8 // Prefetch Enable\r
-#define B_PCH_ILB_BIOS_CNTL_LE BIT1 // Lock Enable\r
-#define N_PCH_ILB_BIOS_CNTL_LE 1\r
-#define B_PCH_ILB_BIOS_CNTL_WP BIT0 // Write Protect\r
-\r
-#define R_PCH_ILB_D0IR 0x20 // Device 0 Interrupt Route\r
-#define R_PCH_ILB_D1IR 0x22 // Device 1 Interrupt Route\r
-#define R_PCH_ILB_D2IR 0x24 // Device 2 Interrupt Route\r
-#define R_PCH_ILB_D3IR 0x26 // Device 3 Interrupt Route\r
-#define R_PCH_ILB_D4IR 0x28 // Device 4 Interrupt Route\r
-#define R_PCH_ILB_D5IR 0x2A // Device 5 Interrupt Route\r
-#define R_PCH_ILB_D6IR 0x2C // Device 6 Interrupt Route\r
-#define R_PCH_ILB_D7IR 0x2E // Device 7 Interrupt Route\r
-#define R_PCH_ILB_D8IR 0x30 // Device 8 Interrupt Route\r
-#define R_PCH_ILB_D9IR 0x32 // Device 9 Interrupt Route\r
-#define R_PCH_ILB_D10IR 0x34 // Device 10 Interrupt Route\r
-#define R_PCH_ILB_D11IR 0x36 // Device 11 Interrupt Route\r
-#define R_PCH_ILB_D12IR 0x38 // Device 12 Interrupt Route\r
-#define R_PCH_ILB_D13IR 0x3A // Device 13 Interrupt Route\r
-#define R_PCH_ILB_D14IR 0x3C // Device 14 Interrupt Route\r
-#define R_PCH_ILB_D15IR 0x3E // Device 15 Interrupt Route\r
-#define R_PCH_ILB_D16IR 0x40 // Device 16 Interrupt Route\r
-#define R_PCH_ILB_D17IR 0x42 // Device 17 Interrupt Route\r
-#define R_PCH_ILB_D18IR 0x44 // Device 18 Interrupt Route\r
-#define R_PCH_ILB_D19IR 0x46 // Device 19 Interrupt Route\r
-#define R_PCH_ILB_D20IR 0x48 // Device 20 Interrupt Route\r
-#define R_PCH_ILB_D21IR 0x4A // Device 21 Interrupt Route\r
-#define R_PCH_ILB_D22IR 0x4C // Device 22 Interrupt Route\r
-#define R_PCH_ILB_D23IR 0x4E // Device 23 Interrupt Route\r
-#define R_PCH_ILB_D24IR 0x50 // Device 24 Interrupt Route\r
-#define R_PCH_ILB_D25IR 0x52 // Device 25 Interrupt Route\r
-#define R_PCH_ILB_D26IR 0x54 // Device 26 Interrupt Route\r
-#define R_PCH_ILB_D27IR 0x56 // Device 27 Interrupt Route\r
-#define R_PCH_ILB_D28IR 0x58 // Device 28 Interrupt Route\r
-#define R_PCH_ILB_D29IR 0x5A // Device 29 Interrupt Route\r
-#define R_PCH_ILB_D30IR 0x5C // Device 30 Interrupt Route\r
-#define R_PCH_ILB_D31IR 0x5E // Device 31 Interrupt Route\r
-\r
-#define B_PCH_ILB_DXXIR_IDR_MASK (BIT14 | BIT13 | BIT12) // INTD Mask\r
-#define V_PCH_ILB_DXXIR_IDR_PIRQA 0 // INTD Mapping to IRQ A\r
-#define V_PCH_ILB_DXXIR_IDR_PIRQB BIT12 // INTD Mapping to IRQ B\r
-#define V_PCH_ILB_DXXIR_IDR_PIRQC BIT13 // INTD Mapping to IRQ C\r
-#define V_PCH_ILB_DXXIR_IDR_PIRQD (BIT13 | BIT12) // INTD Mapping to IRQ D\r
-#define V_PCH_ILB_DXXIR_IDR_PIRQE BIT14 // INTD Mapping to IRQ E\r
-#define V_PCH_ILB_DXXIR_IDR_PIRQF (BIT14 | BIT12) // INTD Mapping to IRQ F\r
-#define V_PCH_ILB_DXXIR_IDR_PIRQG (BIT14 | BIT13) // INTD Mapping to IRQ G\r
-#define V_PCH_ILB_DXXIR_IDR_PIRQH (BIT14 | BIT13 | BIT12) // INTD Mapping to IRQ H\r
-\r
-#define B_PCH_ILB_DXXIR_ICR_MASK (BIT10 | BIT9 | BIT8) // INTC Mask\r
-#define V_PCH_ILB_DXXIR_ICR_PIRQA 0 // INTC Mapping to IRQ A\r
-#define V_PCH_ILB_DXXIR_ICR_PIRQB BIT8 // INTC Mapping to IRQ B\r
-#define V_PCH_ILB_DXXIR_ICR_PIRQC BIT9 // INTC Mapping to IRQ C\r
-#define V_PCH_ILB_DXXIR_ICR_PIRQD (BIT9 | BIT8) // INTC Mapping to IRQ D\r
-#define V_PCH_ILB_DXXIR_ICR_PIRQE BIT10 // INTC Mapping to IRQ E\r
-#define V_PCH_ILB_DXXIR_ICR_PIRQF (BIT10 | BIT8) // INTC Mapping to IRQ F\r
-#define V_PCH_ILB_DXXIR_ICR_PIRQG (BIT10 | BIT9) // INTC Mapping to IRQ G\r
-#define V_PCH_ILB_DXXIR_ICR_PIRQH (BIT10 | BIT9 | BIT8) // INTC Mapping to IRQ H\r
-\r
-#define B_PCH_ILB_DXXIR_IBR_MASK (BIT6 | BIT5 | BIT4) // INTB Mask\r
-#define V_PCH_ILB_DXXIR_IBR_PIRQA 0 // INTB Mapping to IRQ A\r
-#define V_PCH_ILB_DXXIR_IBR_PIRQB BIT4 // INTB Mapping to IRQ B\r
-#define V_PCH_ILB_DXXIR_IBR_PIRQC BIT5 // INTB Mapping to IRQ C\r
-#define V_PCH_ILB_DXXIR_IBR_PIRQD (BIT5 | BIT4) // INTB Mapping to IRQ D\r
-#define V_PCH_ILB_DXXIR_IBR_PIRQE BIT6 // INTB Mapping to IRQ E\r
-#define V_PCH_ILB_DXXIR_IBR_PIRQF (BIT6 | BIT4) // INTB Mapping to IRQ F\r
-#define V_PCH_ILB_DXXIR_IBR_PIRQG (BIT6 | BIT5) // INTB Mapping to IRQ G\r
-#define V_PCH_ILB_DXXIR_IBR_PIRQH (BIT6 | BIT5 | BIT4) // INTB Mapping to IRQ H\r
-\r
-#define B_PCH_ILB_DXXIR_IAR_MASK (BIT2 | BIT1 | BIT0) // INTA Mask\r
-#define V_PCH_ILB_DXXIR_IAR_PIRQA 0 // INTA Mapping to IRQ A\r
-#define V_PCH_ILB_DXXIR_IAR_PIRQB BIT0 // INTA Mapping to IRQ B\r
-#define V_PCH_ILB_DXXIR_IAR_PIRQC BIT1 // INTA Mapping to IRQ C\r
-#define V_PCH_ILB_DXXIR_IAR_PIRQD (BIT1 | BIT0) // INTA Mapping to IRQ D\r
-#define V_PCH_ILB_DXXIR_IAR_PIRQE BIT2 // INTA Mapping to IRQ E\r
-#define V_PCH_ILB_DXXIR_IAR_PIRQF (BIT2 | BIT0) // INTA Mapping to IRQ F\r
-#define V_PCH_ILB_DXXIR_IAR_PIRQG (BIT2 | BIT1) // INTA Mapping to IRQ G\r
-#define V_PCH_ILB_DXXIR_IAR_PIRQH (BIT2 | BIT1 | BIT0) // INTA Mapping to IRQ H\r
-\r
-#define R_PCH_ILB_OIC 0x60 // Other Interrupt Controller\r
-#define B_PCH_ILB_OIC_SIRQEN BIT12 // Serial IRQ Enable\r
-#define B_PCH_ILB_OIC_AEN BIT8 // APIC Enable\r
-\r
-#define R_PCH_ILB_RTC_CONF 0x64 // RTC Control\r
-#define B_PCH_ILB_RTC_CONF_UCMOS_LOCK BIT1 // Upper 128 Byte Lock\r
-#define B_PCH_ILB_RTC_CONF_LCMOS_LOCK BIT0 // Lower 128 Byte Lock\r
-\r
-#define R_PCH_ILB_RTM 0x68 // RTC Test Mode\r
-#define B_PCH_ILB_RTM_RTM1 (BIT2 | BIT1 | BIT0)\r
-\r
-#define R_PCH_ILB_BCS 0x6C // BIOS Control Status\r
-#define B_PCH_ILB_BCS_SMIWPEN BIT1 // SMI WPD Enable\r
-#define B_PCH_ILB_BCS_SMIWPST BIT0 // SMI WPD Status\r
-\r
-#define R_PCH_ILB_LE 0x70 // LE\r
-#define B_PCH_ILB_LE_IRQ12C BIT1 // IRQ12 Cause\r
-#define B_PCH_ILB_LE_IRQ1C BIT0 // IRQ1 Cause\r
-\r
-#define R_PCH_ILB_RTCC 0x74 // RTC HIP Configuration\r
-#define B_PCH_ILB_RTCC_RTCB4 BIT6 // RTC Bias Resistor 4, Adds 480 Kohm\r
-#define B_PCH_ILB_RTCC_RTCB3 BIT5 // RTC Bias Resistor 3, Adds 240 Kohm\r
-#define B_PCH_ILB_RTCC_RTCB2 BIT4 // RTC Bias Resistor 2, Adds 120 Kohm\r
-#define B_PCH_ILB_RTCC_RTCB1 BIT3 // RTC Bias Resistor 1, Adds 60 Kohm\r
-#define B_PCH_ILB_RTCC_RTCB0 BIT2 // RTC Bias Resistor 0, Adds 30 Kohm\r
-#define B_PCH_ILB_RTCC_DSWEN BIT1 // Deep Sleep Well Enable\r
-#define B_PCH_ILB_RTCC_FEN BIT0 // Enable the Fast Oscillator Bypass Mode\r
-\r
-#define R_PCH_ILB_DEF0 0x78 // Defeature Register 0\r
-#define B_PCH_ILB_DEF0_SHRTSYNC BIT22 // Short Sync Abort Defeature\r
-#define B_PCH_ILB_DEF0_SDD BIT21 // Sub Decode Disable\r
-\r
-#define R_PCH_ILB_DEF1 0x7C // Defeature Register 1\r
-#define B_PCH_ILB_DEF1_TPMPF BIT10 // usb2leg_chknbit_TPM_PF\r
-#define B_PCH_ILB_DEF1_HPETDEF BIT8 // usb2leg_chknbit_hpet\r
-#define B_PCH_ILB_DEF1_ECWS BIT6 // 8254 Early CW Select\r
-#define B_PCH_ILB_DEF1_FOF BIT5 // 8254 Freeze on first on 1st rd wr11\r
-#define B_PCH_ILB_DEF1_FOAR BIT4 // 8254 Freeze_On_AnyRead\r
-#define B_PCH_ILB_DEF1_LMOO BIT3 // 8259 L2L0_Match_On_OCW2\r
-#define B_PCH_ILB_DEF1_DFP BIT2 // 8259 Disable_Freeze_Priority\r
-#define B_PCH_ILB_DEF1_EETI BIT1 // 8259 Extend_EdgeTrig_IRQ\r
-#define B_PCH_ILB_DEF1_DSAEOI BIT0 // 8259 Disable_Slave_AEOI\r
-\r
-#define R_PCH_ILB_GNMI 0x80 // NMI Register\r
-#define S_PCH_ILB_GNMI 4\r
-#define B_PCH_ILB_GNMI_NMI2SMIEN BIT6 // NMI to SMI Enable\r
-#define N_PCH_ILB_GNMI_NMI2SMIEN 6\r
-#define B_PCH_ILB_GNMI_NMI2SMIST BIT5 // NMI to SMI Status\r
-#define N_PCH_ILB_GNMI_NMI2SMIST 5\r
-#define B_PCH_ILB_GNMI_NMIN BIT4 // NMI NOW\r
-#define B_PCH_ILB_GNMI_NMINS BIT3 // NMI NOW Status\r
-#define B_PCH_ILB_GNMI_GNMIED BIT2 // GPIO NMI Edge Detection\r
-#define B_PCH_ILB_GNMI_GNMIE BIT1 // GPIO NMI Enable\r
-#define B_PCH_ILB_GNMI_GNMIS BIT0 // GPIO NMI Status\r
-\r
-#define R_PCH_ILB_LPCC 0x84 // LPC Control\r
-#define B_PCH_ILB_LPCC_LPCCLK_SLC BIT8 // iLPCCLK Mux Select\r
-#define B_PCH_ILB_LPCC_LPCCLK_FORCE_OFF BIT3\r
-#define B_PCH_ILB_LPCC_CLKRUN_EN BIT2 // LPC CLKRUN Protocol Enable\r
-#define B_PCH_ILB_LPCC_LPCCLK1EN BIT1 // Clock 1 Enable\r
-#define B_PCH_ILB_LPCC_LPCCLK0EN BIT0 // Clock 0 Enable\r
-\r
-#define R_PCH_ILB_IRQE 0x88 // IRQ Enable Control\r
-#define B_PCH_ILB_IRQE_IRQ4TO7EN (BIT7 | BIT6 | BIT5 | BIT4) // IRQ4 - IRQ7 Enable\r
-#define B_PCH_ILB_IRQE_UARTIRQEN_IRQ3 BIT3 // UART IRQ3 Enable\r
-\r
-//\r
-// ACPI and Legacy I/O Registers (ABASE)\r
-//\r
-#define R_PCH_ACPI_PM1_STS 0x00 // Power Management 1 Status\r
-#define S_PCH_ACPI_PM1_STS 2\r
-#define B_PCH_ACPI_PM1_STS_WAK BIT15 // Wake Status\r
-#define B_PCH_ACPI_PM1_STS_WAK_PCIE0 BIT14 // PCI Express 0 Wake Status\r
-#define B_PCH_ACPI_PM1_STS_USB_CLKLESS BIT13 // USB Clockless Status\r
-#define B_PCH_ACPI_PM1_STS_PRBTNOR BIT11 // Power Button Override Status\r
-#define B_PCH_ACPI_PM1_STS_RTC BIT10 // RTC Status\r
-#define B_PCH_ACPI_PM1_STS_PWRBTN BIT8 // Power Button Status\r
-#define B_PCH_ACPI_PM1_STS_GBL BIT5 // Global Status\r
-#define B_PCH_ACPI_PM1_STS_WAK_PCIE3 BIT4 // PCI Express 3 Wake Status\r
-#define B_PCH_ACPI_PM1_STS_WAK_PCIE2 BIT3 // PCI Express 2 Wake Status\r
-#define B_PCH_ACPI_PM1_STS_WAK_PCIE1 BIT2 // PCI Express 1 Wake Status\r
-#define B_PCH_ACPI_PM1_STS_TMROF BIT0 // Timer Overflow Status\r
-#define N_PCH_ACPI_PM1_STS_WAK 15\r
-#define N_PCH_ACPI_PM1_STS_PRBTNOR 11\r
-#define N_PCH_ACPI_PM1_STS_RTC 10\r
-#define N_PCH_ACPI_PM1_STS_PWRBTN 8\r
-#define N_PCH_ACPI_PM1_STS_GBL 5\r
-#define N_PCH_ACPI_PM1_STS_TMROF 0\r
-\r
-#define R_PCH_ACPI_PM1_EN 0x02 // Power Management 1 Enables\r
-#define S_PCH_ACPI_PM1_EN 2\r
-#define B_PCH_ACPI_PM1_WAK_DIS_PCIE0 BIT14 // PCI Express 0 Disable\r
-#define B_PCH_ACPI_PM1_EN_USB_CLKLESS BIT13 // USB Clockless Enable Bit\r
-#define B_PCH_ACPI_PM1_EN_RTC BIT10 // RTC Alarm Enable Bit\r
-#define B_PCH_ACPI_PM1_EN_PWRBTN BIT8 // Power Button Enable Bit\r
-#define B_PCH_ACPI_PM1_EN_GBL BIT5 // Global Enable Bit\r
-#define B_PCH_ACPI_PM1_WAK_DIS_PCIE3 BIT4 // PCI Express 3 Disable\r
-#define B_PCH_ACPI_PM1_WAK_DIS_PCIE2 BIT3 // PCI Express 2 Disable\r
-#define B_PCH_ACPI_PM1_WAK_DIS_PCIE1 BIT2 // PCI Express 1 Disable\r
-#define B_PCH_ACPI_PM1_EN_TMROF BIT0 // Timer Overflow Interrupt Enable Bit\r
-#define N_PCH_ACPI_PM1_EN_RTC 10\r
-#define N_PCH_ACPI_PM1_EN_PWRBTN 8\r
-#define N_PCH_ACPI_PM1_EN_GBL 5\r
-#define N_PCH_ACPI_PM1_EN_TMROF 0\r
-\r
-#define R_PCH_ACPI_PM1_CNT 0x04 // Power Management 1 Control\r
-#define S_PCH_ACPI_PM1_CNT 4\r
-#define B_PCH_ACPI_PM1_CNT_SLP_EN BIT13 // Sleep enable\r
-#define B_PCH_ACPI_PM1_CNT_SLP_TYP (BIT12 | BIT11 | BIT10) // Sleep Type\r
-#define V_PCH_ACPI_PM1_CNT_S0 0x00000000 // ON (S0)\r
-#define V_PCH_ACPI_PM1_CNT_S1 0x00000400 // Puts CPU in S1 state (S1)\r
-#define V_PCH_ACPI_PM1_CNT_S3 0x00001400 // Suspend-to-RAM (S3)\r
-#define V_PCH_ACPI_PM1_CNT_S4 0x00001800 // Suspend-to-Disk (S4)\r
-#define V_PCH_ACPI_PM1_CNT_S5 0x00001C00 // Soft Off (S5)\r
-#define B_PCH_ACPI_PM1_CNT_GBL_RLS BIT2\r
-#define B_PCH_ACPI_PM1_CNT_BM_RLD BIT1 // Treated as Scratchpad Bit\r
-#define B_PCH_ACPI_PM1_CNT_SCI_EN BIT0 // SCI Enable\r
-\r
-#define R_PCH_ACPI_PM1_TMR 0x08 // Power Management 1 Timer\r
-#define B_PCH_ACPI_PM1_TMR_VAL 0xFFFFFF // The timer value mask\r
-#define V_PCH_ACPI_PM1_TMR_MAX_VAL 0x1000000 // The timer is 24 bit overflow\r
-#define V_PCH_ACPI_PM1_TMR_FREQUENCY 3579545 // Timer Frequency\r
-#define V_PCH_ACPI_PM1_TMR_NUM_BITS 24 // Programmed to 24 not 32\r
-#define V_PCH_ACPI_PM1_TMR_MAX_BITS 32\r
-\r
-#define R_PCH_ACPI_GPE0a_STS 0x20 // General Purpose Event 0a Status\r
-#define S_PCH_ACPI_GPE0a_STS 4\r
-#define B_PCH_ACPI_GPE0a_STS_CORE_GPIO 0xFF000000 // CORE GPIO Status\r
-#define B_PCH_ACPI_GPE0a_STS_SUS_GPIO 0x00FF0000 // SUS GPIO Status\r
-#define B_PCH_ACPI_GPE0a_STS_PME_B0 BIT13 // Power Management Event Bus 0 Status\r
-#define B_PCH_ACPI_GPE0a_STS_BATLOW BIT10 // Battery Low Status\r
-#define B_PCH_ACPI_GPE0a_STS_PCI_EXP BIT9 // PCI Express Status\r
-#define B_PCH_ACPI_GPE0a_STS_GUNIT_SCI BIT5 // GUNIT SCI Status\r
-#define B_PCH_ACPI_GPE0a_STS_PUNIT_SCI BIT4 // PUNIT SCI Status\r
-#define B_PCH_ACPI_GPE0a_STS_SWGPE BIT2 // Software GPE Status\r
-#define B_PCH_ACPI_GPE0a_STS_HOT_PLUG BIT1 // Hot Plug Status\r
-#define N_PCH_ACPI_GPE0a_STS_PME_B0 13\r
-#define N_PCH_ACPI_GPE0a_STS_BATLOW 10\r
-#define N_PCH_ACPI_GPE0a_STS_PCI_EXP 9\r
-#define N_PCH_ACPI_GPE0a_STS_GUNIT_SCI 5\r
-#define N_PCH_ACPI_GPE0a_STS_PUNIT_SCI 4\r
-#define N_PCH_ACPI_GPE0a_STS_SWGPE 2\r
-#define N_PCH_ACPI_GPE0a_STS_HOT_PLUG 1\r
-\r
-#define R_PCH_ACPI_GPE0a_EN 0x28 // General Purpose Event 0a Enables\r
-#define S_PCH_ACPI_GPE0a_EN 4\r
-#define B_PCH_ACPI_GPE0a_EN_CORE_GPIO 0xFF000000 // CORE GPIO Enable\r
-#define B_PCH_ACPI_GPE0a_EN_SUS_GPIO 0x00FF0000 // SUS GPIO Enable\r
-#define B_PCH_ACPI_GPE0a_EN_PME_B0 BIT13 // Power Management Event Bus 0 Enable\r
-#define B_PCH_ACPI_GPE0a_EN_BATLOW BIT10 // Battery Low Enable\r
-#define B_PCH_ACPI_GPE0a_EN_PCI_EXP BIT9 // PCI Express Enable\r
-#define B_PCH_ACPI_GPE0a_EN_SWGPE BIT2 // Software GPE Enable\r
-#define B_PCH_ACPI_GPE0a_EN_HOT_PLUG BIT1 // Hot Plug Enable\r
-#define N_PCH_ACPI_GPE0a_EN_PME_B0 13\r
-#define N_PCH_ACPI_GPE0a_EN_BATLOW 10\r
-#define N_PCH_ACPI_GPE0a_EN_PCI_EXP 9\r
-#define N_PCH_ACPI_GPE0a_EN_SWGPE 2\r
-#define N_PCH_ACPI_GPE0a_EN_HOT_PLUG 1\r
-\r
-#define R_PCH_SMI_EN 0x30 // SMI Control and Enable\r
-#define S_PCH_SMI_EN 4\r
-#define B_PCH_SMI_EN_LEGACY_USB3 BIT31 // Legacy USB 3 Enable\r
-#define B_PCH_SMI_EN_INTEL_USB2 BIT18 // Intel USB 2 Enable\r
-#define B_PCH_SMI_EN_LEGACY_USB2 BIT17 // Legacy USB 2 Enable\r
-#define B_PCH_SMI_EN_PERIODIC BIT14 // Periodic Enable\r
-#define B_PCH_SMI_EN_TCO BIT13 // TCO Enable\r
-#define B_PCH_SMI_EN_BIOS_RLS BIT7 // BIOS RLS\r
-#define B_PCH_SMI_EN_SWSMI_TMR BIT6 // Software SMI Timer Enable\r
-#define B_PCH_SMI_EN_APMC BIT5 // APMC Enable\r
-#define B_PCH_SMI_EN_ON_SLP_EN BIT4 // SMI On Sleep Enable\r
-#define B_PCH_SMI_EN_BIOS BIT2 // BIOS Enable\r
-#define B_PCH_SMI_EN_EOS BIT1 // End of SMI\r
-#define B_PCH_SMI_EN_GBL_SMI BIT0 // Global SMI Enable\r
-#define N_PCH_SMI_EN_LEGACY_USB3 31\r
-#define N_PCH_SMI_EN_GPIO_UNLOCK 27\r
-#define N_PCH_SMI_EN_INTEL_USB2 18\r
-#define N_PCH_SMI_EN_LEGACY_USB2 17\r
-#define N_PCH_SMI_EN_PERIODIC 14\r
-#define N_PCH_SMI_EN_TCO 13\r
-#define N_PCH_SMI_EN_BIOS_RLS 7\r
-#define N_PCH_SMI_EN_SWSMI_TMR 6\r
-#define N_PCH_SMI_EN_APMC 5\r
-#define N_PCH_SMI_EN_ON_SLP_EN 4\r
-#define N_PCH_SMI_EN_BIOS 2\r
-#define N_PCH_SMI_EN_EOS 1\r
-#define N_PCH_SMI_EN_GBL_SMI 0\r
-\r
-#define R_PCH_SMI_STS 0x34 // SMI Status Register\r
-#define S_PCH_SMI_STS 4\r
-#define B_PCH_SMI_STS_LEGACY_USB3 BIT31 // Legacy USB 3 Status\r
-#define B_PCH_SMI_STS_GUNIT_SMI BIT29 // GUNIT SMI Status\r
-#define B_PCH_SMI_STS_PUNIT_SMI BIT28 // PUNIT SMI Status\r
-#define B_PCH_SMI_STS_SPI BIT26 // SPI SMI Status\r
-#define B_PCH_SMI_STS_PCI_EXP BIT20 // PCI Express SMI Status\r
-#define B_PCH_SMI_STS_INTEL_USB2 BIT18 // Intel USB 2 Status\r
-#define B_PCH_SMI_STS_LEGACY_USB2 BIT17 // Legacy USB 2 Status\r
-#define N_PCH_SMI_STS_TCO 13\r
-#define B_PCH_SMI_STS_SMBUS BIT16 // SMBUS SMI Status\r
-#define B_PCH_SMI_STS_ILB BIT15 // ILB SMI Status\r
-#define B_PCH_SMI_STS_PERIODIC BIT14 // Periodic Status\r
-#define B_PCH_SMI_STS_TCO BIT13 // TCO Status\r
-#define B_PCH_SMI_STS_GPE0 BIT9 // GPE0 Status\r
-#define B_PCH_SMI_STS_PM1_STS_REG BIT8 // PM1 Status Register\r
-#define B_PCH_SMI_STS_SWSMI_TMR BIT6 // Software SMI Timer Status\r
-#define B_PCH_SMI_STS_APM BIT5 // APM Status\r
-#define B_PCH_SMI_STS_ON_SLP_EN BIT4 // SMI On Sleep Enable Status\r
-#define B_PCH_SMI_STS_BIOS BIT2 // BIOS Status\r
-#define N_PCH_SMI_STS_LEGACY_USB3 31\r
-#define N_PCH_SMI_STS_SPI 26\r
-#define N_PCH_SMI_STS_PCI_EXP 20\r
-#define N_PCH_SMI_STS_INTEL_USB2 18\r
-#define N_PCH_SMI_STS_LEGACY_USB2 17\r
-#define N_PCH_SMI_STS_SMBUS 16\r
-#define N_PCH_SMI_STS_ILB 15\r
-#define N_PCH_SMI_STS_PERIODIC 14\r
-#define N_PCH_SMI_STS_TCO 13\r
-#define N_PCH_SMI_STS_GPE0 9\r
-#define N_PCH_SMI_STS_PM1_STS_REG 8\r
-#define N_PCH_SMI_STS_SWSMI_TMR 6\r
-#define N_PCH_SMI_STS_APM 5\r
-#define N_PCH_SMI_STS_ON_SLP_EN 4\r
-#define N_PCH_SMI_STS_BIOS 2\r
-\r
-#define R_PCH_ALT_GP_SMI_EN 0x38 // Alternate GPI SMI Enable\r
-#define S_PCH_ALT_GP_SMI_EN 2\r
-#define B_PCH_ALT_GP_SMI_EN_CORE_GPIO 0xFF00 // SUS GPIO SMI Enable\r
-#define B_PCH_ALT_GP_SMI_EN_SUS_GPIO 0x00FF // CORE GPIO SMI Enable\r
-\r
-#define R_PCH_ALT_GP_SMI_STS 0x3A // Alternate GPI SMI Status\r
-#define S_PCH_ALT_GP_SMI_STS 2\r
-#define B_PCH_ALT_GP_SMI_STS_CORE_GPIO 0xFF00 // SUS GPIO SMI Status\r
-#define B_PCH_ALT_GP_SMI_STS_SUS_GPIO 0x00FF // CORE GPIO SMI Status\r
-\r
-#define R_PCH_UPRWC 0x3C // USB Per-Port Registers Write Control\r
-#define S_PCH_UPRWC 2\r
-#define B_PCH_UPRWC_WR_EN_SMI_STS BIT8 // Write Enable Status\r
-#define B_PCH_UPRWC_WR_EN BIT1 // USB Per-Port Registers Write Enable\r
-#define B_PCH_UPRWC_WR_EN_SMI_EN BIT0 // Write Enable SMI Enable\r
-\r
-#define R_PCH_ACPI_GPE_CNTL 0x40 // General Purpose Event Control\r
-#define B_PCH_ACPI_GPE_CNTL_SWGPE_CTRL BIT17 // Software GPE Control\r
-#define B_PCH_ACPI_GPE_CNTL_PCIE3_SCI_EN BIT3\r
-#define B_PCH_ACPI_GPE_CNTL_PCIE2_SCI_EN BIT2\r
-#define B_PCH_ACPI_GPE_CNTL_PCIE1_SCI_EN BIT1\r
-#define B_PCH_ACPI_GPE_CNTL_PCIE0_SCI_EN BIT0\r
-\r
-#define R_PCH_ACPI_PM2_CNT 0x50 // PM2a Control Block\r
-#define B_PCH_ACPI_PM2_CNT_ARB_DIS BIT0 // Scratchpad Bit\r
-\r
-#define R_PCH_TCO_RLD 0x60 // TCO Reload\r
-#define B_PCH_TCO_RLD_VAL 0x3FF // TCO Timer Count Value\r
-\r
-#define R_PCH_TCO_STS 0x64 // TCO Timer Status\r
-#define S_PCH_TCO_STS 4\r
-#define B_PCH_TCO_STS_SECOND_TO BIT17 // Second Timeout Status\r
-#define B_PCH_TCO_STS_TIMEOUT BIT3 // Timeout\r
-#define N_PCH_TCO_STS_TIMEOUT 3\r
-\r
-#define R_PCH_TCO_CNT 0x68 // TCO Control\r
-#define S_PCH_TCO_CNT 2\r
-#define B_PCH_TCO_CNT_OS_POLICY (BIT21 | BIT20) // OS Policy\r
-#define B_PCH_TCO_CNT_LOCK BIT12 // TCO Enable Lock\r
-#define B_PCH_TCO_CNT_TMR_HLT BIT11 // TCO Timer Halt\r
-\r
-#define R_PCH_TCO_TMR 0x70 // TCO Timer\r
-#define B_PCH_TCO_TMR_TCO_TRLD 0x3FF0000\r
-\r
-//\r
-// PMC Memory Space Registers (PBASE)\r
-//\r
-#define R_PCH_PMC_PRSTS 0x00 // Power and Reset Status\r
-#define B_PCH_PMC_PRSTS_PRODID 0xFF000000 // Power Management Controller Product ID\r
-#define B_PCH_PMC_PRSTS_REVID 0x00FF0000 // Power Management Controller Revision ID\r
-#define B_PCH_PMC_PRSTS_PM_WD_TMR BIT15 // PMC Watchdog Timer Status\r
-#define B_PCH_PMC_PRSTS_CODE_COPIED_STS BIT11 // Patch Copied Over Status\r
-#define B_PCH_PMC_PRSTS_CODE_LOAD_TO BIT9 // Patch Load Timeout Status\r
-#define B_PCH_PMC_PRSTS_OP_STS BIT8 // PMC Operational Status\r
-#define B_PCH_PMC_PRSTS_SEC_GBLRST_STS BIT7 // SEC Global Reset Status\r
-#define B_PCH_PMC_PRSTS_SEC_WD_TMR_STS BIT6 // SEC Watchdog Timer Status\r
-#define B_PCH_PMC_PRSTS_WOL_OVR_WK_STS BIT5 // Wake On LAN Override Wake Status\r
-#define B_PCH_PMC_PRSTS_HOST_WAKE_STS BIT4 // PMC Host Wake Status\r
-\r
-#define R_PCH_PMC_PM_CFG 0x08 // Power Management Configuration\r
-#define B_PCH_PMC_PM_CFG_SPS BIT5 // Shutdown Policy Select\r
-#define B_PCH_PMC_PM_CFG_NO_REBOOT BIT4 // No Reboot Strap\r
-#define B_PCH_PMC_PM_CFG_SX_ENT_TO_EN BIT3 // S1 / 3 / 4 / 5 Entry Timeout Enable\r
-#define B_PCH_PMC_PM_CFG_TIMING_T581 (BIT1 | BIT0) // Timing t581\r
-\r
-#define R_PCH_PMC_PM_STS 0x0C // Power Management Status\r
-#define B_PCH_PMC_PM_STS_PMC_MSG_FULL BIT24 // PMC Message Full Status\r
-#define B_PCH_PMC_PM_STS_PMC_MSG_4_FULL BIT23 // PMC 4 Message Full Status\r
-#define B_PCH_PMC_PM_STS_PMC_MSG_3_FULL BIT22 // PMC 3 Message Full Status\r
-#define B_PCH_PMC_PM_STS_PMC_MSG_2_FULL BIT21 // PMC 2 Message Full Status\r
-#define B_PCH_PMC_PM_STS_PMC_MSG_1_FULL BIT20 // PMC 1 Message Full Status\r
-#define B_PCH_PMC_PM_STS_CODE_REQ BIT8 // Patch Request Status\r
-#define B_PCH_PMC_PM_STS_HPR_ENT_TO BIT2 // Host partition Reset Entry Timeout Status\r
-#define B_PCH_PMC_PM_STS_SX_ENT_TO BIT1 // S3 / 4 / 5 Entry Timeout Status\r
-\r
-#define R_PCH_PMC_MTPMC 0x10 // Message to PMC\r
-\r
-#define R_PCH_PMC_GEN_PMCON_1 0x20 // General PM Configuration 1\r
-#define B_PCH_PMC_GEN_PMCON_UART_EN BIT24 // UART Debug Port Enable\r
-#define B_PCH_PMC_GEN_PMCON_DRAM_INIT BIT23 // DRAM Initialization Scratchpad Bit\r
-#define B_PCH_PMC_GEN_PMCON_MEM_SR BIT21 // Memory Placed in Self-Refresh\r
-#define B_PCH_PMC_GEN_PMCON_SRS BIT20 // System Reset Status\r
-#define B_PCH_PMC_GEN_PMCON_CTS BIT19 // CPU Thermal Trip Status\r
-#define B_PCH_PMC_GEN_PMCON_MIN_SLP_S4 BIT18 // Minimum SLP_S4# Assertion Width Violation Status\r
-#define B_PCH_PMC_GEN_PMCON_PWROK_FLR BIT16 // PWROK Failure\r
-#define B_PCH_PMC_GEN_PMCON_PME_B0_S5_DIS BIT15 // PME B0 S5 Disable\r
-#define B_PCH_PMC_GEN_PMCON_SUS_PWR_FLR BIT14 // SUS Well Power Failure\r
-#define B_PCH_PMC_GEN_PMCON_WOL_ENABLE_OVERRIDE BIT13 // WOL Enable Override\r
-#define B_PCH_PMC_GEN_PMCON_DISABLE_SX_STRETCH BIT12 // Disable SLP_X Scretching After SUS Well Power Up\r
-#define B_PCH_PMC_GEN_PMCON_SLP_S3_MAW (BIT11 | BIT10) // SLP_S3# Minimum Assertion Width\r
-#define V_PCH_PMC_GEN_PMCON_SLP_S3_MAW_60US 0x000 // 60 micro seconds\r
-#define V_PCH_PMC_GEN_PMCON_SLP_S3_MAW_1MS 0x400 // 1 milli second\r
-#define V_PCH_PMC_GEN_PMCON_SLP_S3_MAW_50MS 0x800 // 50 milli seconds\r
-#define V_PCH_PMC_GEN_PMCON_SLP_S3_MAW_2S 0xC00 // 2 seconds\r
-#define B_PCH_PMC_GEN_PMCON_GEN_RST_STS BIT9 // General Reset Status\r
-#define B_PCH_PMC_GEN_PMCON_RTC_RESERVED BIT8 // RTC Reserved\r
-#define B_PCH_PMC_GEN_PMCON_SWSMI_RTSL (BIT7 | BIT6) // SWSMI Rate Select\r
-#define V_PCH_PMC_GEN_PMCON_SWSMI_RTSL_64MS 0xC0 // 64ms +/- 4ms\r
-#define V_PCH_PMC_GEN_PMCON_SWSMI_RTSL_32MS 0x80 // 32ms +/- 4ms\r
-#define V_PCH_PMC_GEN_PMCON_SWSMI_RTSL_16MS 0x40 // 16ms +/- 4ms\r
-#define V_PCH_PMC_GEN_PMCON_SWSMI_RTSL_1_5MS 0x00 // 1.5ms +/- 0.6ms\r
-#define B_PCH_PMC_GEN_PMCON_SLP_S4_MAW (BIT5 | BIT4) // SLP_S4# Minimum Assertion Width\r
-#define V_PCH_PMC_GEN_PMCON_SLP_S4_MAW_1S 0x30 // 1 second\r
-#define V_PCH_PMC_GEN_PMCON_SLP_S4_MAW_2S 0x20 // 2 seconds\r
-#define V_PCH_PMC_GEN_PMCON_SLP_S4_MAW_3S 0x10 // 3 seconds\r
-#define V_PCH_PMC_GEN_PMCON_SLP_S4_MAW_4S 0x00 // 4 seconds\r
-#define B_PCH_PMC_GEN_PMCON_SLP_S4_ASE BIT3 // SLP_S4# Assertion Scretch Enable\r
-#define B_PCH_PMC_GEN_PMCON_RTC_PWR_STS BIT2 // RTC Power Status\r
-#define B_PCH_PMC_GEN_PMCON_AFTERG3_EN BIT0 // After G3 State Enable\r
-\r
-#define R_PCH_PMC_GEN_PMCON_2 0x24 // General PM Configuration 2\r
-#define B_PCH_PMC_GEN_PMCON_LOCK_S4_STRET_LD BIT18 // SLP_S3 / SLP_S4 Stretching Policy Lock-Down\r
-#define B_PCH_PMC_GEN_PMCON_BIOS_PCI_EXP_EN BIT10 // BIOS PCI Express Enable\r
-#define B_PCH_PMC_GEN_PMCON_PWRBTN_LVL BIT9 // Power Button Level\r
-#define B_PCH_PMC_GEN_PMCON_SMI_LOCK BIT4 // SMI Lock\r
-#define B_PCH_PMC_GEN_PMCON_PER_SMI_SEL (BIT1 | BIT0) // Period SMI Select\r
-#define V_PCH_PMC_GEN_PMCON_PER_SMI_64S 0x0000 // 64 seconds\r
-#define V_PCH_PMC_GEN_PMCON_PER_SMI_32S 0x0001 // 32 seconds\r
-#define V_PCH_PMC_GEN_PMCON_PER_SMI_16S 0x0002 // 16 seconds\r
-#define V_PCH_PMC_GEN_PMCON_PER_SMI_8S 0x0003 // 8 seconds\r
-\r
-#define R_PCH_PMC_MFPMC 0x28 // Message from PMC\r
-\r
-#define R_PCH_PMC_SEC_STS 0x2C // SEC Status\r
-#define B_PCH_PMC_SEC_STS_SEC (BIT3 | BIT2 | BIT1 | BIT0) // SEC Exclusion Cause\r
-\r
-#define R_PCH_PMC_CRID 0x30 // Configured Revision ID\r
-#define B_PCH_PMC_CRID_RID_SEL (BIT1 | BIT0) // Revision ID Select\r
-\r
-#define R_PCH_PMC_FUNC_DIS 0x34 // Function Disable Register\r
-#define B_PCH_PMC_FUNC_DIS_LPSS2_FUNC7 BIT31 // LPSS2 I2C #7\r
-#define B_PCH_PMC_FUNC_DIS_LPSS2_FUNC6 BIT30 // LPSS2 I2C #6\r
-#define B_PCH_PMC_FUNC_DIS_LPSS2_FUNC5 BIT29 // LPSS2 I2C #5\r
-#define B_PCH_PMC_FUNC_DIS_LPSS2_FUNC4 BIT28 // LPSS2 I2C #4\r
-#define B_PCH_PMC_FUNC_DIS_LPSS2_FUNC3 BIT27 // LPSS2 I2C #3\r
-#define B_PCH_PMC_FUNC_DIS_LPSS2_FUNC2 BIT26 // LPSS2 I2C #2\r
-#define B_PCH_PMC_FUNC_DIS_LPSS2_FUNC1 BIT25 // LPSS2 I2C #1\r
-#define B_PCH_PMC_FUNC_DIS_LPSS2_FUNC0 BIT24 // LPSS2 DMA Disable\r
-#define B_PCH_PMC_FUNC_DIS_PCI_EX_FUNC3 BIT23 // PCI Express Function 3 Disable\r
-#define B_PCH_PMC_FUNC_DIS_PCI_EX_FUNC2 BIT22 // PCI Express Function 2 Disable\r
-#define B_PCH_PMC_FUNC_DIS_PCI_EX_FUNC1 BIT21 // PCI Express Function 1 Disable\r
-#define B_PCH_PMC_FUNC_DIS_PCI_EX_FUNC0 BIT20 // PCI Express Function 0 Disable\r
-#define N_PCH_PMC_FUNC_DIS_PCI_EX_FUNC0 20\r
-#define B_PCH_PMC_FUNC_DIS_SEC BIT19 // SEC Disable\r
-#define B_PCH_PMC_FUNC_DIS_USB BIT18 // USB Disable\r
-#define B_PCH_PMC_FUNC_DIS_SATA BIT17 // SATA Disable\r
-#define B_PCH_PMC_FUNC_DIS_USH BIT15 // USH (USB3) Disable\r
-#define B_PCH_PMC_FUNC_DIS_OTG BIT14 // USB OTG Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPE BIT13 // LPE Disable\r
-#define B_PCH_PMC_FUNC_DIS_AZALIA BIT12 // Azalia Disable\r
-#define B_PCH_PMC_FUNC_DIS_MIPI BIT11 // MIPI-HSI Disable\r
-#define B_PCH_PMC_FUNC_DIS_SDIO4 BIT11 // SCC SDIO #4 (Device 23, eMMC4.5) Disable\r
-#define B_PCH_PMC_FUNC_DIS_SDIO3 BIT10 // SCC SDIO #3 (Device 18, SD Card) Disable\r
-#define B_PCH_PMC_FUNC_DIS_SDIO2 BIT9 // SCC SDIO #2 (Device 17, SDIO) Disable\r
-#define B_PCH_PMC_FUNC_DIS_SDIO1 BIT8 // SCC SDIO #1 (Device 16, eMMC) Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS1_FUNC7 BIT7 // LPSS1 Spare #2 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS1_FUNC6 BIT6 // LPSS1 Spare #1 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS1_FUNC5 BIT5 // LPSS1 SPI Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS1_FUNC4 BIT4 // LPSS1 HS-UART #2 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS1_FUNC3 BIT3 // LPSS1 HS-UART #1 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS1_FUNC2 BIT2 // LPSS1 PWM #2 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS1_FUNC1 BIT1 // LPSS1 PWM #1 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS1_FUNC0 BIT0 // LPSS1 DMA Disable\r
-\r
-#define R_PCH_PMC_FUNC_DIS2 0x38 // Function Disable 2 Register\r
-#define B_PCH_PMC_FUNC_DIS2_USH_SS_PHY BIT2 // USH Super Speed PHY Disable\r
-#define B_PCH_PMC_FUNC_DIS2_OTG_SS_PHY BIT1 // OTG Super Speed PHY Disable\r
-#define B_PCH_PMC_FUNC_DIS2_SMBUS BIT0 // SMBus Disable\r
-\r
-#define R_PCH_PMC_PMIR 0x48 // Extended Test Mode Register (ETR)\r
-#define B_PCH_PMC_PMIR_CF9LOCK BIT31 // CF9h Lockdown\r
-#define B_PCH_PMC_PMIR_LTR_DEF BIT22 // LTR Default\r
-#define B_PCH_PMC_PMIR_IGNORE_HPET BIT21 // Ignore HPET Disable Check Before Going to S0i2\r
-#define B_PCH_PMC_PMIR_CF9GR BIT20 // CF9h Global Reset\r
-\r
-#define R_PCH_PMC_VLT 0x50 // Voltage Detect Register\r
-#define B_PCH_PMC_VLT_FUSES 0xFF // Voltage Detect Fuses\r
-\r
-#define R_PCH_PMC_GPI_ROUT 0x58 // GPI Rout\r
-#define B_PCH_PMC_GPI_ROUT_0 (BIT1 | BIT0)\r
-#define B_PCH_PMC_GPI_ROUT_1 (BIT3 | BIT2)\r
-#define B_PCH_PMC_GPI_ROUT_2 (BIT5 | BIT4)\r
-#define B_PCH_PMC_GPI_ROUT_3 (BIT7 | BIT6)\r
-#define B_PCH_PMC_GPI_ROUT_4 (BIT9 | BIT8)\r
-#define B_PCH_PMC_GPI_ROUT_5 (BIT11 | BIT10)\r
-#define B_PCH_PMC_GPI_ROUT_6 (BIT13 | BIT12)\r
-#define B_PCH_PMC_GPI_ROUT_7 (BIT15 | BIT14)\r
-#define B_PCH_PMC_GPI_ROUT_8 (BIT17 | BIT16)\r
-#define B_PCH_PMC_GPI_ROUT_9 (BIT19 | BIT18)\r
-#define B_PCH_PMC_GPI_ROUT_10 (BIT21 | BIT20)\r
-#define B_PCH_PMC_GPI_ROUT_11 (BIT23 | BIT22)\r
-#define B_PCH_PMC_GPI_ROUT_12 (BIT25 | BIT24)\r
-#define B_PCH_PMC_GPI_ROUT_13 (BIT27 | BIT26)\r
-#define B_PCH_PMC_GPI_ROUT_14 (BIT29 | BIT28)\r
-#define B_PCH_PMC_GPI_ROUT_15 (BIT31 | BIT30)\r
-\r
-#define R_PCH_PMC_PCC0 0x60 // Platform Clock Control 0\r
-#define B_PCH_PMC_PCC0_CLK_FREQ BIT2 // Clock Frequency\r
-#define B_PCH_PMC_PCC0_CLK_CTL (BIT1 | BIT0) // Clock Gating\r
-\r
-#define R_PCH_PMC_PCC1 0x64 // Platform Clock Control 1\r
-#define B_PCH_PMC_PCC1_CLK_FREQ BIT2 // Clock Frequency\r
-#define B_PCH_PMC_PCC1_CLK_CTL (BIT1 | BIT0) // Clock Gating\r
-\r
-#define R_PCH_PMC_PCC2 0x68 // Platform Clock Control 2\r
-#define B_PCH_PMC_PCC2_CLK_FREQ BIT2 // Clock Frequency\r
-#define B_PCH_PMC_PCC2_CLK_CTL (BIT1 | BIT0) // Clock Gating\r
-\r
-#define R_PCH_PMC_PCC3 0x6C // Platform Clock Control 3\r
-#define B_PCH_PMC_PCC3_CLK_FREQ BIT2 // Clock Frequency\r
-#define B_PCH_PMC_PCC3_CLK_CTL (BIT1 | BIT0) // Clock Gating\r
-\r
-#define R_PCH_PMC_PCC4 0x70 // Platform Clock Control 4\r
-#define B_PCH_PMC_PCC4_CLK_FREQ BIT2 // Clock Frequency\r
-#define B_PCH_PMC_PCC4_CLK_CTL (BIT1 | BIT0) // Clock Gating\r
-\r
-#define R_PCH_PMC_PCC5 0x74 // Platform Clock Control 5\r
-#define B_PCH_PMC_PCC5_CLK_FREQ BIT2 // Clock Frequency\r
-#define B_PCH_PMC_PCC5_CLK_CTL (BIT1 | BIT0) // Clock Gating\r
-\r
-#define R_PCH_PMC_S0IR_TMR 0x80 // S0I Ready Residency Timer\r
-#define B_PCH_PMC_S0IR_TMR_RTIME 0xFFFFFFFF // Time Spent in S0I Ready State\r
-\r
-#define R_PCH_PMC_S0I1_TMR 0x84 // S0I1 Ready Residency Timer\r
-#define B_PCH_PMC_S0I1_TMR_RTIME 0xFFFFFFFF // Time Spent in S0I1 Ready State\r
-\r
-#define R_PCH_PMC_S0I2_TMR 0x88 // S0I2 Ready Residency Timer\r
-#define B_PCH_PMC_S0I2_TMR_RTIME 0xFFFFFFFF // Time Spent in S0I2 Ready State\r
-\r
-#define R_PCH_PMC_S0I3_TMR 0x8C // S0I3 Ready Residency Timer\r
-#define B_PCH_PMC_S0I3_TMR_RTIME 0xFFFFFFFF // Time Spent in S0I3 Ready State\r
-\r
-#define R_PCH_PMC_S0_TMR 0x90 // S0 Residency Timer\r
-#define B_PCH_PMC_S0_TMR_RTIME 0xFFFFFFFF // Time Spent in S0 State\r
-\r
-#define R_PCH_PMC_PSS 0x98 // Power Island Power Status\r
-#define B_PCH_PMC_PSS_PG_STS 0x3FFFF // Power Gate Status of All Power Islands\r
-#define B_PCH_PMC_PSS_PG_STS_USB_SUS BIT17 // USB SUS\r
-#define B_PCH_PMC_PSS_PG_STS_USB BIT16 // USB\r
-#define B_PCH_PMC_PSS_PG_STS_OTG_VCCACLK BIT15 // OTG VCCACLK\r
-#define B_PCH_PMC_PSS_PG_STS_OTG VCCA BIT14 // OTG VCCA\r
-#define B_PCH_PMC_PSS_PG_STS_OTG_VCCS BIT13 // OTG VCCS\r
-#define B_PCH_PMC_PSS_PG_STS_OTG_CTL BIT12 // OTG Control\r
-#define B_PCH_PMC_PSS_PG_STS_USH_VCCA BIT11 // USH VCCA\r
-#define B_PCH_PMC_PSS_PG_STS_USH_VCCS BIT10 // USH VCCS\r
-#define B_PCH_PMC_PSS_PG_STS_USH_SUS BIT9 // USH SUS\r
-#define B_PCH_PMC_PSS_PG_STS_USH_CTL BIT8 // USH Control\r
-#define B_PCH_PMC_PSS_PG_STS_DFX BIT7 // DFX\r
-#define B_PCH_PMC_PSS_PG_STS_LPE BIT6 // LPE Audio\r
-#define B_PCH_PMC_PSS_PG_STS_LPSS BIT5 // LPSS\r
-#define B_PCH_PMC_PSS_PG_STS_PCIE BIT4 // PCIe\r
-#define B_PCH_PMC_PSS_PG_STS_HDA BIT2 // HDA\r
-#define B_PCH_PMC_PSS_PG_STS_SATA BIT1 // SATA\r
-\r
-#define R_PCH_PMC_D3_STS_0 0xA0 // D3 Status 0\r
-#define B_PCH_PMC_D3_STS_0_LPSS1F7 BIT31 // LPSS 1 Function 7\r
-#define B_PCH_PMC_D3_STS_0_LPSS1F6 BIT30 // LPSS 1 Function 6\r
-#define B_PCH_PMC_D3_STS_0_LPSS1F5 BIT29 // LPSS 1 Function 5\r
-#define B_PCH_PMC_D3_STS_0_LPSS1F4 BIT28 // LPSS 1 Function 4\r
-#define B_PCH_PMC_D3_STS_0_LPSS1F3 BIT27 // LPSS 1 Function 3\r
-#define B_PCH_PMC_D3_STS_0_LPSS1F2 BIT26 // LPSS 1 Function 2\r
-#define B_PCH_PMC_D3_STS_0_LPSS1F1 BIT25 // LPSS 1 Function 1\r
-#define B_PCH_PMC_D3_STS_0_LPSS1F0 BIT24 // LPSS 1 Function 0\r
-#define B_PCH_PMC_D3_STS_0_PCIEF3 BIT23 // PCIe Function 3\r
-#define B_PCH_PMC_D3_STS_0_PCIEF2 BIT22 // PCIe Function 2\r
-#define B_PCH_PMC_D3_STS_0_PCIEF1 BIT21 // PCIe Function 1\r
-#define B_PCH_PMC_D3_STS_0_PCIEF0 BIT20 // PCIe Function 0\r
-#define B_PCH_PMC_D3_STS_0_USB BIT18 // USB\r
-#define B_PCH_PMC_D3_STS_0_SATA BIT17 // SATA\r
-#define B_PCH_PMC_D3_STS_0_USH BIT15 // USH\r
-#define B_PCH_PMC_D3_STS_0_OTG BIT14 // OTG\r
-#define B_PCH_PMC_D3_STS_0_LPE BIT13 // LPE\r
-#define B_PCH_PMC_D3_STS_0_HDA BIT12 // HDA\r
-#define B_PCH_PMC_D3_STS_0_MIPI BIT11 // MIPI-HSI\r
-#define B_PCH_PMC_D3_STS_0_SCCF2 BIT10 // SCC Function 2\r
-#define B_PCH_PMC_D3_STS_0_SCCF1 BIT9 // SCC Function 1\r
-#define B_PCH_PMC_D3_STS_0_SCCF0 BIT8 // SCC Function 0\r
-#define B_PCH_PMC_D3_STS_0_LPSS0F7 BIT7 // LPSS 0 Function 7\r
-#define B_PCH_PMC_D3_STS_0_LPSS0F6 BIT6 // LPSS 0 Function 6\r
-#define B_PCH_PMC_D3_STS_0_LPSS0F5 BIT5 // LPSS 0 Function 5\r
-#define B_PCH_PMC_D3_STS_0_LPSS0F4 BIT4 // LPSS 0 Function 4\r
-#define B_PCH_PMC_D3_STS_0_LPSS0F3 BIT3 // LPSS 0 Function 3\r
-#define B_PCH_PMC_D3_STS_0_LPSS0F2 BIT2 // LPSS 0 Function 2\r
-#define B_PCH_PMC_D3_STS_0_LPSS0F1 BIT1 // LPSS 0 Function 1\r
-#define B_PCH_PMC_D3_STS_0_LPSS0F0 BIT0 // LPSS 0 Function 0\r
-\r
-#define R_PCH_PMC_D3_STS_1 0xA4 // D3 Status 1\r
-#define B_PCH_PMC_D3_STS_1_DFX BIT3 // DFX\r
-#define B_PCH_PMC_D3_STS_1_OTG_SS BIT2 // OTG SS\r
-#define B_PCH_PMC_D3_STS_1_USH_SS BIT1 // USH SS\r
-#define B_PCH_PMC_D3_STS_1_SMB BIT0 // SMBus\r
-#define R_PCH_PMC_D3_STDBY_STS_0 0xA8 // D3 Standby Status 0\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS1F7 BIT31 // LPSS 1 Function 7\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS1F6 BIT30 // LPSS 1 Function 6\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS1F5 BIT29 // LPSS 1 Function 5\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS1F4 BIT28 // LPSS 1 Function 4\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS1F3 BIT27 // LPSS 1 Function 3\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS1F2 BIT26 // LPSS 1 Function 2\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS1F1 BIT25 // LPSS 1 Function 1\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS1F0 BIT24 // LPSS 1 Function 0\r
-#define B_PCH_PMC_D3_STDBY_STS_0_PCIEF3 BIT23 // PCIe Function 3\r
-#define B_PCH_PMC_D3_STDBY_STS_0_PCIEF2 BIT22 // PCIe Function 2\r
-#define B_PCH_PMC_D3_STDBY_STS_0_PCIEF1 BIT21 // PCIe Function 1\r
-#define B_PCH_PMC_D3_STDBY_STS_0_PCIEF0 BIT20 // PCIe Function 0\r
-#define B_PCH_PMC_D3_STDBY_STS_0_USB BIT18 // USB\r
-#define B_PCH_PMC_D3_STDBY_STS_0_SATA BIT17 // SATA\r
-#define B_PCH_PMC_D3_STDBY_STS_0_USH BIT15 // USH\r
-#define B_PCH_PMC_D3_STDBY_STS_0_OTG BIT14 // OTG\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPE BIT13 // LPE\r
-#define B_PCH_PMC_D3_STDBY_STS_0_HDA BIT12 // HDA\r
-#define B_PCH_PMC_D3_STDBY_STS_0_MIPI BIT11 // MIPI-HSI\r
-#define B_PCH_PMC_D3_STDBY_STS_0_SCCF2 BIT10 // SCC Function 2\r
-#define B_PCH_PMC_D3_STDBY_STS_0_SCCF1 BIT9 // SCC Function 1\r
-#define B_PCH_PMC_D3_STDBY_STS_0_SCCF0 BIT8 // SCC Function 0\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS0F7 BIT7 // LPSS 0 Function 7\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS0F6 BIT6 // LPSS 0 Function 6\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS0F5 BIT5 // LPSS 0 Function 5\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS0F4 BIT4 // LPSS 0 Function 4\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS0F3 BIT3 // LPSS 0 Function 3\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS0F2 BIT2 // LPSS 0 Function 2\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS0F1 BIT1 // LPSS 0 Function 1\r
-#define B_PCH_PMC_D3_STDBY_STS_0_LPSS0F0 BIT0 // LPSS 0 Function 0\r
-\r
-#define R_PCH_PMC_D3_STDBY_STS_1 0xAC // D3 Standby Status 1\r
-#define B_PCH_PMC_D3_STDBY_STS_1_DFX BIT3 // DFX\r
-#define B_PCH_PMC_D3_STDBY_STS_1_OTG_SS BIT2 // OTG SS\r
-#define B_PCH_PMC_D3_STDBY_STS_1_USH_SS BIT1 // USH SS\r
-#define B_PCH_PMC_D3_STDBY_STS_1_SMB BIT0 // SMBus\r
-\r
-#define R_PCH_PMC_MTPMC1 0xB0 // Message to PMC 1\r
-\r
-#define R_PCH_PMC_MTPMC2 0xB4 // Message to PMC 2\r
-\r
-#define R_PCH_PMC_MTPMC3 0xB8 // Message to PMC 3\r
-\r
-#define R_PCH_PMC_MTPMC4 0xBC // Message to PMC 4\r
-\r
-//\r
-// IO Memory Space Registers (IOBASE)\r
-//\r
-#define R_PCH_CFIO_PAD_CONF0 0x00 // CFIO PAD_CONF0\r
-#define R_PCH_CFIO_PAD_CONF1 0x04 // CFIO PAD_CONF1\r
-#define R_PCH_CFIO_PAD_VAL 0x08 // CFIO PAD_VAL\r
-#define R_PCH_CFIO_PAD_DFT 0x0C // CFIO PAD_CFT\r
-\r
-//\r
-// GPIO Register Offsets from GBASE\r
-//\r
-#define R_PCH_GPIO_SC_USE_SEL 0x00 // GPIO South Usage Select [31:0]\r
-#define R_PCH_GPIO_SC_IO_SEL 0x04 // GPIO South Input / Output Select [31:0]\r
-#define R_PCH_GPIO_SC_LVL 0x08 // GPIO South Level for Input or Output [31:0]\r
-\r
-#define R_PCH_GPIO_SC_TPE 0x0C // GPIO South Trigger Positive Edge Enable [31:0]\r
-#define R_PCH_GPIO_SC_TNE 0x10 // GPIO South Trigger Negative Edge Enable [31:0]\r
-#define R_PCH_GPIO_SC_TS 0x14 // GPIO South Trigger Status [31:0]\r
-\r
-#define R_PCH_GPIO_SC_USE_SEL2 0x20 // GPIO South Usage Select 2 [63:32]\r
-#define R_PCH_GPIO_SC_IO_SEL2 0x24 // GPIO South Input / Output Select 2 [63:32]\r
-#define R_PCH_GPIO_SC_LVL2 0x28 // GPIO South Level for Input or Output 2 [63:32]\r
-\r
-#define R_PCH_GPIO_SC_TPE2 0x2C // GPIO South Trigger Positive Edge Enable 2 [63:32]\r
-#define R_PCH_GPIO_SC_TNE2 0x30 // GPIO South Trigger Negative Edge Enable 2 [63:32]\r
-#define R_PCH_GPIO_SC_TS2 0x34 // GPIO South Trigger Status 2 [63:32]\r
-\r
-#define R_PCH_GPIO_SC_USE_SEL3 0x40 // GPIO South Usage Select 3 [95:64]\r
-#define R_PCH_GPIO_SC_IO_SEL3 0x44 // GPIO South Input / Output Select 3 [95:64]\r
-#define R_PCH_GPIO_SC_LVL3 0x48 // GPIO South Level for Input or Output 3 [95:64]\r
-\r
-#define R_PCH_GPIO_SC_TPE3 0x4C // GPIO South Trigger Positive Edge Enable 3 [95:64]\r
-#define R_PCH_GPIO_SC_TNE3 0x50 // GPIO South Trigger Negative Edge Enable 3 [95:64]\r
-#define R_PCH_GPIO_SC_TS3 0x54 // GPIO South Trigger Status 3 [95:64]\r
-\r
-#define R_PCH_GPIO_SC_USE_SEL4 0x60 // GPIO South Usage Select 4 [127:96]\r
-#define R_PCH_GPIO_SC_IO_SEL4 0x64 // GPIO South Input / Output Select 4 [127:96]\r
-#define R_PCH_GPIO_SC_LVL4 0x68 // GPIO South Level for Input or Output 4 [127:96]\r
-\r
-#define R_PCH_GPIO_SC_TPE4 0x6C // GPIO South Trigger Positive Edge Enable 4 [127:96]\r
-#define R_PCH_GPIO_SC_TNE4 0x70 // GPIO South Trigger Negative Edge Enable 4 [127:96]\r
-#define R_PCH_GPIO_SC_TS4 0x74 // GPIO South Trigger Status 4 [127:96]\r
-\r
-#define R_PCH_GPIO_SUS_USE_SEL 0x80 // GPIO Suspend Use Select [31:0]\r
-#define R_PCH_GPIO_SUS_IO_SEL 0x84 // GPIO Suspend Input / Output Select [31:0]\r
-#define R_PCH_GPIO_SUS_LVL 0x88 // GPIO Suspend Level for Input or Output [31:0]\r
-\r
-#define R_PCH_GPIO_SUS_TPE 0x8C // GPIO Suspend Trigger Positive Edge Enable [31:0]\r
-#define R_PCH_GPIO_SUS_TNE 0x90 // GPIO Suspend Trigger Negative Edge Enable [31:0]\r
-#define R_PCH_GPIO_SUS_TS 0x94 // GPIO Suspend Trigger Status [31:0]\r
-\r
-#define R_PCH_GPIO_SUS_WAKE_EN 0x98 // GPIO Suspend Wake Enable [31:0]\r
-\r
-#define R_PCH_GPIO_SUS_USE_SEL2 0x100 // GPIO Suspend Use Select 2 [42:32]\r
-#define R_PCH_GPIO_SUS_IO_SEL2 0x104 // GPIO Suspend Input / Output Select 2 [42:32]\r
-#define R_PCH_GPIO_SUS_LVL2 0x108 // GPIO Suspend Level for Input or Output 2 [42:32]\r
-\r
-#define R_PCH_GPIO_SUS_TPE2 0x10C // GPIO Suspend Trigger Positive Edge Enable [42:32]\r
-#define R_PCH_GPIO_SUS_TNE2 0x110 // GPIO Suspend Trigger Negative Edge Enable [42:32]\r
-#define R_PCH_GPIO_SUS_TS2 0x114 // GPIO Suspend Trigger Status [42:32]\r
-\r
-#define R_PCH_GPIO_SUS_WAKE_EN2 0x118 // GPIO Suspend Wake Enable 2 [42:32]\r
-\r
-//\r
-// Fixed IO Space\r
-//\r
-\r
-//\r
-// Processor Interface Registers\r
-//\r
-#define R_PCH_NMI_SC 0x61 // NMI Status and Control\r
-#define B_PCH_NMI_SC_SERR_NMI_STS BIT7 // SERR# NMI Status\r
-#define B_PCH_NMI_SC_IOCHK_NMI_STS BIT6 // IOCHK NMI Status\r
-#define B_PCH_NMI_SC_TMR2_OUT_STS BIT5 // Timer Counter 2 Status\r
-#define B_PCH_NMI_SC_REF_TOGGLE BIT4 // Refresh Cycle toggle Status\r
-#define B_PCH_NMI_SC_IOCHK_NMI_EN BIT3 // IOCHK NMI Enable\r
-#define B_PCH_NMI_SC_PCI_SERR_EN BIT2 // SERR# NMI Enable\r
-#define B_PCH_NMI_SC_SPKR_DAT_EN BIT1 // Speaker Data Enable\r
-#define B_PCH_NMI_SC_TIM_CNT2_EN BIT0 // Timer Counter 2 Enable\r
-\r
-#define R_PCH_NMI_EN 0x70 // NMI Enable and Real Time Clock Index, Co-function with R_PCH_RTC_INDEX\r
-#define B_PCH_NMI_EN_NMI_EN BIT7 // NMI Enable, must preserve this bit first before writing to IO port 0x70\r
-\r
-//\r
-// RTC Registers\r
-//\r
-#define R_PCH_RTC_INDEX 0x70 // NMI Enable and Real Time Clock Index, Co-function with R_PCH_NMI_EN\r
-#define R_PCH_RTC_TARGET 0x71 // Real-Time Clock Target Register\r
-#define R_PCH_RTC_EXT_INDEX 0x72 // Extended RAM Index Register\r
-#define R_PCH_RTC_EXT_TARGET 0x73 // Extended RAM Target Register\r
-#define R_PCH_RTC_INDEX2 0x74 // Real-Time Clock Index Register\r
-#define R_PCH_RTC_TARGET2 0x75 // Real-Time Clock Target Register\r
-#define R_PCH_RTC_EXT_INDEX2 0x76 // Extended RAM Index Register\r
-#define R_PCH_RTC_EXT_TARGET2 0x77 // Extended RAM Target Register\r
-\r
-#define R_PCH_RTC_SECONDS 0x00 // Seconds, Range 0..59\r
-#define R_PCH_RTC_SECONDSALARM 0x01 // Seconds Alarm, Range 0..59\r
-#define R_PCH_RTC_MINUTES 0x02 // Minutes, Range 0..59\r
-#define R_PCH_RTC_MINUTESALARM 0x03 // Minutes Alarm, Range 0..59\r
-#define R_PCH_RTC_HOURS 0x04 // Hours, Range 1..12 or 0..23 Bit 7 is AM/PM\r
-#define R_PCH_RTC_HOURSALARM 0x05 // Hours Alarm, Range 1..12 or 0..23 Bit 7 is AM/PM\r
-#define R_PCH_RTC_DAYOFWEEK 0x06 // Day of Week, Range 1..7\r
-#define R_PCH_RTC_DAYOFMONTH 0x07 // Day of Month, Range 1..31\r
-#define R_PCH_RTC_MONTH 0x08 // Month, Range 1..12\r
-#define R_PCH_RTC_YEAR 0x09 // Year, Range 0..99\r
-\r
-#define R_PCH_RTC_REGISTERA 0x0A // RTC Register A\r
-#define B_PCH_RTC_REGISTERA_UIP BIT7 // Update In Progress\r
-#define B_PCH_RTC_REGISTERA_DV (BIT6 | BIT5 | BIT4) // Division Chain Select\r
-#define V_PCH_RTC_REGISTERA_DV_NORM_OP 0x20 // Normal Operation\r
-#define V_PCH_RTC_REGISTERA_DV_BYP_5 0x30 // Bypass 5 Stages (Test mode only)\r
-#define V_PCH_RTC_REGISTERA_DV_BYP_10 0x40 // Bypass 10 Stages (Test mode only)\r
-#define V_PCH_RTC_REGISTERA_DV_BYP_15 0x50 // Bypass 15 Stages (Test mode only)\r
-#define V_PCH_RTC_REGISTERA_DV_DIV_RST1 0x60 // Divider Reset\r
-#define V_PCH_RTC_REGISTERA_DV_DIV_RST2 0x70 // Divider Reset\r
-#define B_PCH_RTC_REGISTERA_RS (BIT3 | BIT2 | BIT1 | BIT0) // Rate Select\r
-#define V_PCH_RTC_REGISTERA_RS_INT_NV_TGL 0x00 // Interrupt Never Toggles\r
-#define V_PCH_RTC_REGISTERA_RS_3P906MS1 0x01 // 3.90625 ms\r
-#define V_PCH_RTC_REGISTERA_RS_7P812MS1 0x02 // 7.8125 ms\r
-#define V_PCH_RTC_REGISTERA_RS_122P0US 0x03 // 122.070 us\r
-#define V_PCH_RTC_REGISTERA_RS_244P1US 0x04 // 244.141 us\r
-#define V_PCH_RTC_REGISTERA_RS_488P2US 0x05 // 488.281 us\r
-#define V_PCH_RTC_REGISTERA_RS_976P5US 0x06 // 976.5625 us\r
-#define V_PCH_RTC_REGISTERA_RS_1P953MS 0x07 // 1.953125 ms\r
-#define V_PCH_RTC_REGISTERA_RS_3P906MS 0x08 // 3.90625 ms\r
-#define V_PCH_RTC_REGISTERA_RS_7P812MS 0x09 // 7.8125 ms\r
-#define V_PCH_RTC_REGISTERA_RS_15P62MS 0x0A // 15.625 ms\r
-#define V_PCH_RTC_REGISTERA_RS_31P25MS 0x0B // 31.25 ms\r
-#define V_PCH_RTC_REGISTERA_RS_62P5MS 0x0C // 62.5 ms\r
-#define V_PCH_RTC_REGISTERA_RS_125MS 0x0D // 125 ms\r
-#define V_PCH_RTC_REGISTERA_RS_250MS 0x0E // 250 ms\r
-#define V_PCH_RTC_REGISTERA_RS_500MS 0x0F // 500 ms\r
-\r
-#define R_PCH_RTC_REGISTERB 0x0B // RTC Register B\r
-#define B_PCH_RTC_REGISTERB_SET BIT7 // Update Cycle Inhibit 1: Stop auto update, begin set value; 0: Update cycle occurs\r
-#define B_PCH_RTC_REGISTERB_PIE BIT6 // Periodic Interrupt Enable\r
-#define B_PCH_RTC_REGISTERB_AIE BIT5 // Alarm Interrupt Enable\r
-#define B_PCH_RTC_REGISTERB_UIE BIT4 // Update-ended Interrupt Enable\r
-#define B_PCH_RTC_REGISTERB_SQWE BIT3 // Square Wave Enable (Not implemented)\r
-#define B_PCH_RTC_REGISTERB_DM BIT2 // Data Mode 1: Binary; 0:BCD\r
-#define B_PCH_RTC_REGISTERB_HF BIT1 // Hour Format 1: 24 mode; 0: 12 mode.\r
-#define B_PCH_RTC_REGISTERB_DSE BIT0 // Daylight Savings Enable (Not Implemented)\r
-\r
-#define R_PCH_RTC_REGISTERC 0x0C // RTC Register C\r
-#define B_PCH_RTC_REGISTERC_IRQF BIT7 // Interrupt Request Flag\r
-#define B_PCH_RTC_REGISTERC_PF BIT6 // Periodic Interrupt Flag\r
-#define B_PCH_RTC_REGISTERC_AF BIT5 // Alarm Flag\r
-#define B_PCH_RTC_REGISTERC_UF BIT4 // Update-ended Flag\r
-#define B_PCH_RTC_REGISTERC_RESERVED (BIT3 | BIT2 | BIT1 | BIT0)\r
-\r
-#define R_PCH_RTC_REGISTERD 0x0D // RTC Register D\r
-#define B_PCH_RTC_REGISTERD_VRT BIT7 // Valid RAM and Time Bit\r
-#define B_PCH_RTC_REGISTERD_RESERVED BIT6\r
-#define B_PCH_RTC_REGISTERD_DA 0x3F // Date Alarm\r
-\r
-#define B_PCH_RTC_CENTURY 0x32 // Century Data\r
-\r
-//\r
-// APM Registers\r
-//\r
-#define R_PCH_APM_CNT 0xB2 // Advanced Power Management Control Port\r
-#define R_PCH_APM_STS 0xB3 // Advanced Power Management Status Port\r
-\r
-//\r
-// INIT Register\r
-//\r
-#define R_PCH_PORT92 0x92\r
-#define B_PCH_PORT92_ALT_A20_GATE BIT1 // Alternate A20 Gate\r
-#define B_PCH_PORT92_INIT_NOW BIT0 // Init Now\r
-\r
-//\r
-// PCU UART\r
-//\r
-#define R_PCH_COM1_BASE 0x3F8 // COM1 IO BASE\r
-\r
-//\r
-// Reset Control Register\r
-//\r
-#define R_PCH_RST_CNT 0xCF9 // Reset Control\r
-#define B_PCH_RST_CNT_FULL_RST BIT3\r
-#define B_PCH_RST_CNT_RST_CPU BIT2\r
-#define B_PCH_RST_CNT_SYS_RST BIT1\r
-#define V_PCH_RST_CNT_FULLRESET 0x0E\r
-#define V_PCH_RST_CNT_HARDRESET 0x06\r
-#define V_PCH_RST_CNT_SOFTRESET 0x04 // Not supported by VLV\r
-#define V_PCH_RST_CNT_HARDSTARTSTATE 0x02\r
-#define V_PCH_RST_CNT_SOFTSTARTSTATE 0x00\r
-\r
-//\r
-// Fixed Memory Region\r
-//\r
-\r
-//\r
-// IO APIC Registers\r
-//\r
-#define R_PCH_IO_APIC_INDEX 0xFEC00000 // IOAPIC Index Register, 8bit\r
-#define R_PCH_IO_APIC_WINDOW 0xFEC00010 // IOAPIC Window Register, 32bit\r
-#define R_PCH_IO_APIC_EOI 0xFEC00040 // IOAPIC EOI Register, 8bit\r
-\r
-#define R_PCH_IO_APIC_ID 0x00 // Identification\r
-#define B_PCH_IO_APIC_ID_AID (BIT27 | BIT26 | BIT25 | BIT24) // APIC Identification\r
-\r
-#define R_PCH_IO_APIC_VS 0x01 // Version\r
-#define B_PCH_IO_APIC_VS_MRE 0xFF0000 // Maximum Redirection Entries\r
-#define B_PCH_IO_APIC_VS_PRQ BIT15 // Pin Assertion Register Supported\r
-#define B_PCH_IO_APIC_VS_VS 0xFF // Version\r
-\r
-//\r
-// HPET Registers\r
-//\r
-#define R_PCH_PCH_HPET 0xFED00000 // HPET Base Address\r
-\r
-#define R_PCH_PCH_HPET_GCID 0x00 // HPET General Capabilities and ID, 64bit\r
-#define B_PCH_PCH_HPET_GCID_CTP 0xFFFFFFFF00000000 // Counter Tick Period\r
-#define B_PCH_PCH_HPET_GCID_VID 0xFFFF0000 // Vendor ID\r
-#define B_PCH_PCH_HPET_GCID_LRC BIT15 // Legacy Rout Capable\r
-#define B_PCH_PCH_HPET_GCID_CS BIT13 // Counter Size\r
-#define B_PCH_PCH_HPET_GCID_NT 0x1F00 // Number of Timers\r
-#define B_PCH_PCH_HPET_GCID_RID 0xFF // Revision ID\r
-#define N_PCH_HPET_ADDR_ASEL 12\r
-\r
-#define R_PCH_PCH_HPET_GCFG 0x10 // HPET General Configuration\r
-#define B_PCH_PCH_HPET_GCFG_LRE BIT1 // Legacy Rout Enable\r
-#define B_PCH_PCH_HPET_GCFG_EN BIT0 // Overall Enable\r
-\r
-#define R_PCH_PCH_HPET_GIS 0x20 // HPET General Interrupt Status\r
-#define B_PCH_PCH_HPET_GIS_T2 BIT2 // Timer 2 Status\r
-#define B_PCH_PCH_HPET_GIS_T1 BIT1 // Timer 1 Status\r
-#define B_PCH_PCH_HPET_GIS_T0 BIT0 // Timer 0 Status\r
-\r
-#define R_PCH_PCH_HPET_MCV 0xF0 // HPET Main Counter Value, 64bit\r
-\r
-#define R_PCH_PCH_HPET_T0C 0x100 // HPET Timer 0 Config and Capabilities\r
-#define R_PCH_PCH_HPET_T0CV_L 0x108 // HPET Timer 0 Lower Comparator Value\r
-#define R_PCH_PCH_HPET_T0CV_H 0x10C // HPET Timer 0 Upper Comparator Value\r
-\r
-#define R_PCH_PCH_HPET_T1C 0x120 // HPET Timer 1 Config and Capabilities\r
-#define R_PCH_PCH_HPET_T1CV 0x128 // HPET Timer 1 Comparator Value\r
-\r
-#define R_PCH_PCH_HPET_T2C 0x140 // HPET Timer 2 Config and Capabilities\r
-#define R_PCH_PCH_HPET_T2CV 0x148 // HPET Timer 2 Comparator Value\r
-\r
-#define B_PCH_PCH_HPET_TXC_IRC 0xFFFFFFFF00000000 // Interrupt Rout Capability\r
-#define B_PCH_PCH_HPET_TXC_FID BIT15 // FSB Interrupt Delivery\r
-#define B_PCH_PCH_HPET_TXC_FE BIT14 // FSB Enable\r
-#define B_PCH_PCH_HPET_TXC_IR 0x3E00 // Interrupt Rout\r
-#define B_PCH_PCH_HPET_TXC_T32M BIT8 // Timer 32-bit Mode\r
-#define B_PCH_PCH_HPET_TXC_TVS BIT6 // Timer Value Set\r
-#define B_PCH_PCH_HPET_TXC_TS BIT5 // Timer Size\r
-#define B_PCH_PCH_HPET_TXC_PIC BIT4 // Periodic Interrupt Capable\r
-#define B_PCH_PCH_HPET_TXC_TYP BIT3 // Timer Type\r
-#define B_PCH_PCH_HPET_TXC_IE BIT2 // Interrupt Enable\r
-#define B_PCH_PCH_HPET_TXC_IT BIT1 // Timer Interrupt Type\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchRegsRcrb.h\r
-\r
- @brief\r
- Register names for VLV Chipset Configuration Registers\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
-**/\r
-#ifndef _PCH_REGS_RCRB_H_\r
-#define _PCH_REGS_RCRB_H_\r
-\r
-///\r
-/// Chipset Configuration Registers (Memory space)\r
-/// RCBA\r
-///\r
-#define R_PCH_RCRB_GCS 0x00 // General Control and Status\r
-#define B_PCH_RCRB_GCS_BBSIZE (BIT30 | BIT29) // Boot Block Size\r
-#define B_PCH_RCRB_GCS_BBS (BIT11 | BIT10) // Boot BIOS Straps\r
-#define V_PCH_RCRB_GCS_BBS_SPI (3 << 10) // Boot BIOS strapped to SPI\r
-#define V_PCH_RCRB_GCS_BBS_LPC (0 << 10) // Boot BIOS strapped to LPC\r
-#define B_PCH_RCRB_GCS_TS BIT1 // Top Swap\r
-#define B_PCH_RCRB_GCS_BILD BIT0 // BIOS Interface Lock-Down\r
-\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchRegsSata.h\r
-\r
- @brief\r
- Register names for VLV SATA controllers\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
-**/\r
-#ifndef _PCH_REGS_SATA_H_\r
-#define _PCH_REGS_SATA_H_\r
-\r
-///\r
-/// VLV SATA Message Bus\r
-///\r
-#define PCH_SATA_PHY_PORT_ID 0xA3 // SATA PHY Port ID\r
-#define PCH_SATA_PHY_MMIO_READ_OPCODE 0x00 // CUnit to SATA PHY MMIO Read Opcode\r
-#define PCH_SATA_PHY_MMIO_WRITE_OPCODE 0x01 // CUnit to SATA PHY MMIO Write Opcode\r
-\r
-///\r
-/// SATA Controller Registers (D19:F0)\r
-///\r
-#define PCI_DEVICE_NUMBER_PCH_SATA 19\r
-#define PCI_FUNCTION_NUMBER_PCH_SATA 0\r
-\r
-#define R_PCH_SATA_ID 0x00 // Identifiers\r
-#define B_PCH_SATA_ID_DID 0xFFFF0000 // Device ID\r
-#define B_PCH_SATA_ID_VID 0x0000FFFF // Vendor ID\r
-#define V_PCH_SATA_VENDOR_ID V_PCH_INTEL_VENDOR_ID\r
-#define V_PCH_SATA_DEVICE_ID_D_IDE 0x0F20 // Desktop IDE Mode (Ports 0 and 1)\r
-#define V_PCH_SATA_DEVICE_ID_D_AHCI 0x0F22 // Desktop AHCI Mode (Ports 0 and 1)\r
-#define V_PCH_SATA_DEVICE_ID_D_RAID 0x2822 // Desktop RAID 0/1/5/10 Mode, based on D19:F0:9Ch[7]\r
-\r
-#define V_PCH_SATA_DEVICE_ID_M_IDE 0x0F21 // Mobile IDE Mode (Ports 0 and 1)\r
-#define V_PCH_SATA_DEVICE_ID_M_AHCI 0x0F23 // Mobile AHCI Mode (Ports 0 and 1)\r
-#define V_PCH_SATA_DEVICE_ID_M_RAID 0x282A // Mobile RAID 0/1/5/10 Mode, based on D19:F0:9Ch[7]\r
-\r
-#define R_PCH_SATA_COMMAND 0x04 // Command\r
-#define B_PCH_SATA_COMMAND_INT_DIS BIT10 // Interrupt Disable\r
-#define B_PCH_SATA_COMMAND_FBE BIT9 // Fast Back-to-back Enable\r
-#define B_PCH_SATA_COMMAND_SERR_EN BIT8 // SERR# Enable\r
-#define B_PCH_SATA_COMMAND_WCC BIT7 // Wait Cycle Enable\r
-#define B_PCH_SATA_COMMAND_PER BIT6 // Parity Error Response Enable\r
-#define B_PCH_SATA_COMMAND_VPS BIT5 // VGA Palette Snooping Enable\r
-#define B_PCH_SATA_COMMAND_PMWE BIT4 // Memory Write and Invalidate Enable\r
-#define B_PCH_SATA_COMMAND_SCE BIT3 // Special Cycle Enable\r
-#define B_PCH_SATA_COMMAND_BME BIT2 // Bus Master Enable\r
-#define B_PCH_SATA_COMMAND_MSE BIT1 // Memory Space Enable\r
-#define B_PCH_SATA_COMMAND_IOSE BIT0 // I/O Space Enable\r
-\r
-#define R_PCH_SATA_PCISTS 0x06 // Device Status\r
-#define B_PCH_SATA_PCISTS_DPE BIT15 // Detected Parity Error\r
-#define B_PCH_SATA_PCISTS_SSE BIT14 // Signaled System Error\r
-#define B_PCH_SATA_PCISTS_RMA BIT13 // Received Master-Abort Status\r
-#define B_PCH_SATA_PCISTS_RTA BIT12 // Received Target-Abort Status\r
-#define B_PCH_SATA_PCISTS_STA BIT11 // Signaled Target-Abort Status\r
-#define B_PCH_SATA_PCISTS_DEV_STS_MASK (BIT10 | BIT9) // DEVSEL# Timing Status\r
-#define B_PCH_SATA_PCISTS_DPED BIT8 // Master Data Parity Error Detected\r
-#define B_PCH_SATA_PCISTS_CAP_LIST BIT4 // Capabilities List\r
-#define B_PCH_SATA_PCISTS_ITNS BIT3 // Interrupt Status\r
-\r
-#define R_PCH_SATA_RID 0x08 // Revision ID (8 bits)\r
-\r
-#define R_PCH_SATA_PI_REGISTER 0x09 // Programming Interface (8 bits)\r
-#define B_PCH_SATA_PI_REGISTER_SNC BIT3 // Secondary Mode Native Capable\r
-#define B_PCH_SATA_PI_REGISTER_SNE BIT2 // Secondary Mode Native Enable\r
-#define B_PCH_SATA_PI_REGISTER_PNC BIT1 // Primary Mode Native Capable\r
-#define B_PCH_SATA_PI_REGISTER_PNE BIT0 // Primary Mode Native Enable\r
-\r
-#define R_PCH_SATA_CC 0x0A // Class Code\r
-#define B_PCH_SATA_CC_BCC 0xFF00 // Base Class Code\r
-#define B_PCH_SATA_CC_SCC 0x00FF // Sub Class Code\r
-#define V_PCH_SATA_CC_SCC_IDE 0x01\r
-#define V_PCH_SATA_CC_SCC_AHCI 0x06\r
-#define V_PCH_SATA_CC_SCC_RAID 0x04\r
-\r
-#define R_PCH_SATA_CLS 0x0C // Cache Line Size (8 bits)\r
-#define B_PCH_SATA_CLS 0xFF\r
-\r
-#define R_PCH_SATA_MLT 0x0D // Master Latency Timer (8 bits)\r
-#define B_PCH_SATA_MLT 0xFF\r
-\r
-#define R_PCH_SATA_HTYPE 0x0E // Header Type\r
-#define B_PCH_SATA_HTYPE_MFD BIT7 // Multi-function Device\r
-#define B_PCH_SATA_HTYPE_HL 0x7F // Header Layout\r
-\r
-#define R_PCH_SATA_PCMD_BAR 0x10 // Primary Command Block Base Address\r
-#define B_PCH_SATA_PCMD_BAR_BA 0x0000FFF8 // Base Address\r
-#define B_PCH_SATA_PCMD_BAR_RTE BIT0 // Resource Type Indicator\r
-\r
-#define R_PCH_SATA_PCTL_BAR 0x14 // Primary Control Block Base Address\r
-#define B_PCH_SATA_PCTL_BAR_BA 0x0000FFFC // Base Address\r
-#define B_PCH_SATA_PCTL_BAR_RTE BIT0 // Resource Type Indicator\r
-\r
-#define R_PCH_SATA_SCMD_BAR 0x18 // Secondary Command Block Base Address\r
-#define B_PCH_SATA_SCMD_BAR_BA 0x0000FFF8 // Base Address\r
-#define B_PCH_SATA_SCMD_BAR_RTE BIT0 // Resource Type Indicator\r
-\r
-#define R_PCH_SATA_SCTL_BAR 0x1C // Secondary Control Block Base Address\r
-#define B_PCH_SATA_SCTL_BAR_BA 0x0000FFFC // Base Address\r
-#define B_PCH_SATA_SCTL_BAR_RTE BIT0 // Resource Type Indicator\r
-\r
-#define R_PCH_SATA_LBAR 0x20 // Legacy IDE Base Address / AHCI Index Data Pair Base Address\r
-#define B_PCH_SATA_LBAR_BA 0x0000FFE0 // Base Address\r
-#define B_PCH_SATA_LBAR_BA4 BIT4 // Base Address 4\r
-#define B_PCH_SATA_LBAR_RTE BIT0 // Resource Type Indicator\r
-\r
-#define R_PCH_SATA_SIDPBA 0x24 // Serial ATA Index Data Pair Base Address\r
-#define R_PCH_SATA_ABAR 0x24 // AHCI Base Address\r
-#define B_PCH_SATA_ABAR_BA 0xFFFFF800 // AHCI Memory Base Address (When CC.SCC not equal 0x01)\r
-#define V_PCH_SATA_ABAR_LENGTH 0x800 // AHCI Memory Length (When CC.SCC not equal 0x01)\r
-#define N_PCH_SATA_ABAR_ALIGNMENT 11 // AHCI Base Address Alignment (When CC.SCC not equal 0x01)\r
-#define B_PCH_SATA_SIDPBA_BA 0x0000FFF0 // Serial ATA Index Data Pair IO Base Address (When CC.SCC equal 0x01)\r
-#define V_PCH_SATA_SIDPBA_LENGTH 0x10 // Serial ATA Index Data Pair IO Length (When CC.SCC equal 0x01)\r
-#define N_PCH_SATA_SIDPBA_ALIGNMENT 4 // Serial ATA Index Data Pair Base Address Alignment (When CC.SCC not equal 0x01)\r
-#define B_PCH_SATA_ABAR_PF BIT3 // Prefetchable\r
-#define B_PCH_SATA_ABAR_TP (BIT2 | BIT1) // Type\r
-#define B_PCH_SATA_ABAR_RTE BIT0 // Resource Type Indicator\r
-\r
-#define R_PCH_SATA_SS 0x2C // Sub System Identifiers\r
-#define B_PCH_SATA_SS_SSID 0xFFFF0000 // Subsystem ID\r
-#define B_PCH_SATA_SS_SSVID 0x0000FFFF // Subsystem Vendor ID\r
-\r
-#define R_PCH_SATA_AHCI_CAP_PTR 0x34 // Capabilities Pointer (8 bits)\r
-#define B_PCH_SATA_AHCI_CAP_PTR 0xFF\r
-\r
-#define R_PCH_SATA_INTR 0x3C // Interrupt Information\r
-#define B_PCH_SATA_INTR_IPIN 0xFFFF0000 // Interrupt Pin\r
-#define B_PCH_SATA_INTR_ILINE 0x0000FFFF // Interrupt Line\r
-\r
-#define R_PCH_SATA_PMCS 0x74 // PCI Power Management Control and Status\r
-#define B_PCH_SATA_PMCS_PMES BIT15 // PME Status\r
-#define B_PCH_SATA_PMCS_PMEE BIT8 // PME Enable\r
-#define B_PCH_SATA_PMCS_NSFRST BIT3 // No Soft Reset\r
-#define V_PCH_SATA_PMCS_NSFRST_1 0x01\r
-#define V_PCH_SATA_PMCS_NSFRST_0 0x00\r
-#define B_PCH_SATA_PMCS_PS (BIT1 | BIT0) // Power State\r
-#define V_PCH_SATA_PMCS_PS_3 0x03\r
-#define V_PCH_SATA_PMCS_PS_0 0x00\r
-\r
-#define R_PCH_SATA_MAP 0x90 // Port Mapping Register\r
-#define B_PCH_SATA_MAP_SPD (BIT14 | BIT13 | BIT12 | BIT11 | BIT10 | BIT9 | BIT8) // SATA Port Disable\r
-#define B_PCH_SATA_PORT6_DISABLED BIT14\r
-#define B_PCH_SATA_PORT5_DISABLED BIT13\r
-#define B_PCH_SATA_PORT4_DISABLED BIT12\r
-#define B_PCH_SATA_PORT3_DISABLED BIT11\r
-#define B_PCH_SATA_PORT2_DISABLED BIT10\r
-#define B_PCH_SATA_PORT1_DISABLED BIT9\r
-#define B_PCH_SATA_PORT0_DISABLED BIT8\r
-#define B_PCH_SATA_MAP_SMS_MASK (BIT7 | BIT6) // SATA Mode Select\r
-#define V_PCH_SATA_MAP_SMS_IDE 0x00\r
-#define V_PCH_SATA_MAP_SMS_AHCI 0x40\r
-#define V_PCH_SATA_MAP_SMS_RAID 0x80\r
-#define B_PCH_SATA_PORT_TO_CONTROLLER_CFG BIT5 // SATA Port-to-Controller Configuration\r
-\r
-#define R_PCH_SATA_PCS 0x92 // Port Control and Status\r
-#define S_PCH_SATA_PCS 0x2\r
-#define B_PCH_SATA_PCS_OOB_RETRY BIT15 // OOB Retry Mode\r
-#define B_PCH_SATA_PCS_PORT6_DET BIT14 // Port 6 Present\r
-#define B_PCH_SATA_PCS_PORT5_DET BIT13 // Port 5 Present\r
-#define B_PCH_SATA_PCS_PORT4_DET BIT12 // Port 4 Present\r
-#define B_PCH_SATA_PCS_PORT3_DET BIT11 // Port 3 Present\r
-#define B_PCH_SATA_PCS_PORT2_DET BIT10 // Port 2 Present\r
-#define B_PCH_SATA_PCS_PORT1_DET BIT9 // Port 1 Present\r
-#define B_PCH_SATA_PCS_PORT0_DET BIT8 // Port 0 Present\r
-#define B_PCH_SATA_PCS_PORT5_EN BIT5 // Port 5 Enabled\r
-#define B_PCH_SATA_PCS_PORT4_EN BIT4 // Port 4 Enabled\r
-#define B_PCH_SATA_PCS_PORT3_EN BIT3 // Port 3 Enabled\r
-#define B_PCH_SATA_PCS_PORT2_EN BIT2 // Port 2 Enabled\r
-#define B_PCH_SATA_PCS_PORT1_EN BIT1 // Port 1 Enabled\r
-#define B_PCH_SATA_PCS_PORT0_EN BIT0 // Port 0 Enabled\r
-\r
-#define R_PCH_SATA_AHCI_PI 0x0C // Ports Implemented\r
-#define B_PCH_SATA_PORT_MASK 0x3F\r
-#define B_PCH_SATA_PORT5_IMPLEMENTED BIT5 // Port 5 Implemented\r
-#define B_PCH_SATA_PORT4_IMPLEMENTED BIT4 // Port 4 Implemented\r
-#define B_PCH_SATA_PORT3_IMPLEMENTED BIT3 // Port 3 Implemented\r
-#define B_PCH_SATA_PORT2_IMPLEMENTED BIT2 // Port 2 Implemented\r
-#define B_PCH_SATA_PORT1_IMPLEMENTED BIT1 // Port 1 Implemented\r
-#define B_PCH_SATA_PORT0_IMPLEMENTED BIT0 // Port 0 Implemented\r
-\r
-#define R_PCH_SATA_AHCI_P0SSTS 0x128 // Port 0 Serial ATA Status\r
-#define R_PCH_SATA_AHCI_P1SSTS 0x1A8 // Port 1 Serial ATA Status\r
-#define B_PCH_SATA_AHCI_PXSSTS_IPM 0x00000F00 // Interface Power Management\r
-#define B_PCH_SATA_AHCI_PXSSTS_IPM_0 0x00000000\r
-#define B_PCH_SATA_AHCI_PXSSTS_IPM_1 0x00000100\r
-#define B_PCH_SATA_AHCI_PXSSTS_IPM_2 0x00000200\r
-#define B_PCH_SATA_AHCI_PXSSTS_IPM_6 0x00000600\r
-#define B_PCH_SATA_AHCI_PXSSTS_SPD 0x000000F0 // Current Interface Speed\r
-#define B_PCH_SATA_AHCI_PXSSTS_SPD_0 0x00000000\r
-#define B_PCH_SATA_AHCI_PXSSTS_SPD_1 0x00000010\r
-#define B_PCH_SATA_AHCI_PXSSTS_SPD_2 0x00000020\r
-#define B_PCH_SATA_AHCI_PXSSTS_SPD_3 0x00000030\r
-#define B_PCH_SATA_AHCI_PXSSTS_DET 0x0000000F // Device Detection\r
-#define B_PCH_SATA_AHCI_PXSSTS_DET_0 0x00000000\r
-#define B_PCH_SATA_AHCI_PXSSTS_DET_1 0x00000001\r
-#define B_PCH_SATA_AHCI_PXSSTS_DET_3 0x00000003\r
-#define B_PCH_SATA_AHCI_PXSSTS_DET_4 0x00000004\r
-\r
-//\r
-// Macros of VLV capabilities for SATA controller which are used by SATA controller driver\r
-//\r
-//\r
-//\r
-// Define the individual capabilities of each SATA controller\r
-//\r
-#define PCH_SATA_MAX_CONTROLLERS 1 // Max SATA controllers number supported\r
-#define PCH_SATA_MAX_DEVICES 2 // Max SATA devices number of single SATA channel\r
-#define PCH_IDE_MAX_CHANNELS 2 // Max IDE channels number of single SATA controller\r
-#define PCH_IDE_MAX_DEVICES 2 // Max IDE devices number of single SATA channel\r
-#define PCH_AHCI_MAX_PORTS 2 // Max number of SATA ports in VLV\r
-#define PCH_IDE_MAX_PORTS 2 // Max number of IDE ports in VLV\r
-\r
-//\r
-// GPIOS_14 SATA0GP is the SATA port 0 reset pin.\r
-//\r
-#define PCH_GPIO_SATA_PORT0_RESET 14\r
-//\r
-// GPIOS_15 SATA1GP is the SATA port 1 reset pin.\r
-//\r
-#define PCH_GPIO_SATA_PORT1_RESET 15\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PchRegsScc.h\r
-\r
-Abstract:\r
-\r
- Register names for VLV SCC module.\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
---*/\r
-#ifndef _PCH_REGS_SCC_H_\r
-#define _PCH_REGS_SCC_H_\r
-\r
-\r
-//\r
-// SCC Modules Registers\r
-//\r
-\r
-//\r
-// SCC SDIO Modules\r
-// PCI Config Space Registers\r
-//\r
-#define PCI_DEVICE_NUMBER_PCH_SCC_SDIO_0 16\r
-#define PCI_DEVICE_NUMBER_PCH_SCC_SDIO_1 17\r
-#define PCI_DEVICE_NUMBER_PCH_SCC_SDIO_2 18\r
-#define PCI_DEVICE_NUMBER_PCH_SCC_SDIO_3 23\r
-\r
-#define PCI_FUNCTION_NUMBER_PCH_SCC_SDIO 0\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchRegsSmbus.h\r
-\r
- @brief\r
- Register names for VLV Smbus Device.\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
-**/\r
-#ifndef _PCH_REGS_SMBUS_H_\r
-#define _PCH_REGS_SMBUS_H_\r
-\r
-///\r
-/// SMBus Controller Registers (D31:F3)\r
-///\r
-#define PCI_DEVICE_NUMBER_PCH_SMBUS 31\r
-#define PCI_FUNCTION_NUMBER_PCH_SMBUS 3\r
-\r
-#define R_PCH_SMBUS_VENDOR_ID 0x00 // Vendor ID\r
-#define V_PCH_SMBUS_VENDOR_ID V_PCH_INTEL_VENDOR_ID // Intel Vendor ID\r
-\r
-#define R_PCH_SMBUS_DEVICE_ID 0x02 // Device ID\r
-#define V_PCH_SMBUS_DEVICE_ID 0x0F12\r
-\r
-#define R_PCH_SMBUS_PCICMD 0x04 // CMD register enables/disables, Memory/IO space access and interrupt\r
-#define B_PCH_SMBUS_PCICMD_INTR_DIS BIT10 // Interrupt Disable\r
-#define B_PCH_SMBUS_PCICMD_FBE BIT9 // FBE - reserved as '0'\r
-#define B_PCH_SMBUS_PCICMD_SERR_EN BIT8 // SERR Enable - reserved as '0'\r
-#define B_PCH_SMBUS_PCICMD_WCC BIT7 // Wait Cycle Control - reserved as '0'\r
-#define B_PCH_SMBUS_PCICMD_PER BIT6 // Parity Error - reserved as '0'\r
-#define B_PCH_SMBUS_PCICMD_VPS BIT5 // VGA Palette Snoop - reserved as '0'\r
-#define B_PCH_SMBUS_PCICMD_PMWE BIT4 // Postable Memory Write Enable - reserved as '0'\r
-#define B_PCH_SMBUS_PCICMD_SCE BIT3 // Special Cycle Enable - reserved as '0'\r
-#define B_PCH_SMBUS_PCICMD_BME BIT2 // Bus Master Enable - reserved as '0'\r
-#define B_PCH_SMBUS_PCICMD_MSE BIT1 // Memory Space Enable\r
-#define B_PCH_SMBUS_PCICMD_IOSE BIT0 // I/O Space Enable\r
-\r
-#define R_PCH_SMBUS_BASE 0x20 // The I/O memory bar\r
-#define B_PCH_SMBUS_BASE_BAR 0x0000FFE0 // Base Address\r
-#define B_PCH_SMBUS_BASE_IOSI BIT0 // IO Space Indicator\r
-\r
-#define R_PCH_SMBUS_SVID 0x2C // Subsystem Vendor ID\r
-#define B_PCH_SMBUS_SVID 0xFFFF // Subsystem Vendor ID\r
-\r
-//\r
-// SMBus I/O Registers\r
-//\r
-#define R_PCH_SMBUS_HSTS 0x00 // Host Status Register R/W\r
-#define B_PCH_SMBUS_HSTS_ALL 0xFF\r
-#define B_PCH_SMBUS_BYTE_DONE_STS BIT7 // Byte Done Status\r
-#define B_PCH_SMBUS_IUS BIT6 // In Use Status\r
-#define B_PCH_SMBUS_SMBALERT_STS BIT5 // SMBUS Alert\r
-#define B_PCH_SMBUS_FAIL BIT4 // Failed\r
-#define B_PCH_SMBUS_BERR BIT3 // Bus Error\r
-#define B_PCH_SMBUS_DERR BIT2 // Device Error\r
-#define B_PCH_SMBUS_ERRORS (B_PCH_SMBUS_FAIL | B_PCH_SMBUS_BERR | B_PCH_SMBUS_DERR)\r
-#define B_PCH_SMBUS_INTR BIT1 // Interrupt\r
-#define B_PCH_SMBUS_HBSY BIT0 // Host Busy\r
-\r
-#define R_PCH_SMBUS_HCTL 0x02 // Host Control Register R/W\r
-#define B_PCH_SMBUS_PEC_EN BIT7 // Packet Error Checking Enable\r
-#define B_PCH_SMBUS_START BIT6 // Start\r
-#define B_PCH_SMBUS_LAST_BYTE BIT5 // Last Byte\r
-#define B_PCH_SMBUS_SMB_CMD 0x1C // SMB Command\r
-#define V_PCH_SMBUS_SMB_CMD_BLOCK_PROCESS 0x1C // Block Process\r
-#define V_PCH_SMBUS_SMB_CMD_IIC_READ 0x18 // I2C Read\r
-#define V_PCH_SMBUS_SMB_CMD_BLOCK 0x14 // Block\r
-#define V_PCH_SMBUS_SMB_CMD_PROCESS_CALL 0x10 // Process Call\r
-#define V_PCH_SMBUS_SMB_CMD_WORD_DATA 0x0C // Word Data\r
-#define V_PCH_SMBUS_SMB_CMD_BYTE_DATA 0x08 // Byte Data\r
-#define V_PCH_SMBUS_SMB_CMD_BYTE 0x04 // Byte\r
-#define V_PCH_SMBUS_SMB_CMD_QUICK 0x00 // Quick\r
-#define B_PCH_SMBUS_KILL BIT1 // Kill\r
-#define B_PCH_SMBUS_INTREN BIT0 // Interrupt Enable\r
-\r
-#define R_PCH_SMBUS_HCMD 0x03 // Host Command Register R/W\r
-#define B_PCH_SMBUS_HCMD 0xFF // Command to be transmitted\r
-\r
-#define R_PCH_SMBUS_TSA 0x04 // Transmit Slave Address Register R/W\r
-#define B_PCH_SMBUS_ADDRESS 0xFE // 7-bit address of the targeted slave\r
-#define B_PCH_SMBUS_RW_SEL BIT0 // Direction of the host transfer, 1 = read, 0 = write\r
-#define B_PCH_SMBUS_RW_SEL_READ 0x01 // Read\r
-#define B_PCH_SMBUS_RW_SEL_WRITE 0x00 // Write\r
-//\r
-#define R_PCH_SMBUS_HD0 0x05 // Data 0 Register R/W\r
-#define R_PCH_SMBUS_HD1 0x06 // Data 1 Register R/W\r
-#define R_PCH_SMBUS_HBD 0x07 // Host Block Data Register R/W\r
-#define R_PCH_SMBUS_PEC 0x08 // Packet Error Check Data Register R/W\r
-\r
-#define R_PCH_SMBUS_RSA 0x09 // Receive Slave Address Register R/W\r
-#define B_PCH_SMBUS_SLAVE_ADDR 0x7F // TCO slave address (Not used, reserved)\r
-\r
-#define R_PCH_SMBUS_SD 0x0A // Receive Slave Data Register R/W\r
-\r
-#define R_PCH_SMBUS_AUXS 0x0C // Auxiliary Status Register R/WC\r
-#define B_PCH_SMBUS_CRCE BIT0 // CRC Error\r
-//\r
-#define R_PCH_SMBUS_AUXC 0x0D // Auxiliary Control Register R/W\r
-#define B_PCH_SMBUS_E32B BIT1 // Enable 32-byte Buffer\r
-#define B_PCH_SMBUS_AAC BIT0 // Automatically Append CRC\r
-\r
-#define R_PCH_SMBUS_SMLC 0x0E // SMLINK Pin Control Register R/W\r
-#define B_PCH_SMBUS_SMLINK_CLK_CTL BIT2 // Not supported\r
-#define B_PCH_SMBUS_SMLINK1_CUR_STS BIT1 // Not supported\r
-#define B_PCH_SMBUS_SMLINK0_CUR_STS BIT0 // Not supported\r
-\r
-\r
-#define R_PCH_SMBUS_SMBC 0x0F // SMBus Pin Control Register R/W\r
-#define B_PCH_SMBUS_SMBCLK_CTL BIT2 // SMBCLK Control\r
-#define B_PCH_SMBUS_SMBDATA_CUR_STS BIT1 // SMBDATA Current Status\r
-#define B_PCH_SMBUS_SMBCLK_CUR_STS BIT0 // SMBCLK Current Status\r
-\r
-#define R_PCH_SMBUS_SSTS 0x10 // Slave Status Register R/WC\r
-#define B_PCH_SMBUS_HOST_NOTIFY_STS BIT0 // Host Notify Status\r
-\r
-#define R_PCH_SMBUS_SCMD 0x11 // Slave Command Register R/W\r
-#define B_PCH_SMBUS_SMBALERT_DIS BIT2 // Not supported\r
-#define B_PCH_SMBUS_HOST_NOTIFY_WKEN BIT1 // Host Notify Wake Enable\r
-#define B_PCH_SMBUS_HOST_NOTIFY_INTREN BIT0 // Host Notify Interrupt Enable\r
-\r
-#define R_PCH_SMBUS_NDA 0x14 // Notify Device Address Register RO\r
-#define B_PCH_SMBUS_DEVICE_ADDRESS 0xFE // Device Address\r
-\r
-#define R_PCH_SMBUS_NDLB 0x16 // Notify Data Low Byte Register RO\r
-#define R_PCH_SMBUS_NDHB 0x17 // Notify Data High Byte Register RO\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2011 - 2015, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchRegsSpi.h\r
-\r
- @brief\r
- Register names for PCH SPI device.\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
-**/\r
-#ifndef _PCH_REGS_SPI_H_\r
-#define _PCH_REGS_SPI_H_\r
-\r
-///\r
-/// SPI Host Interface Registers\r
-///\r
-\r
-#define R_PCH_SPI_HSFS 0x04 // Hardware Sequencing Flash Status Register (16bits)\r
-#define B_PCH_SPI_HSFS_FLOCKDN BIT15 // Flash Configuration Lock-Down\r
-#define B_PCH_SPI_HSFS_FDV BIT14 // Flash Descriptor Valid\r
-#define B_PCH_SPI_HSFS_FDOPSS BIT13 // Flash Descriptor Override Pin-Strap Status\r
-#define B_PCH_SPI_HSFS_SCIP BIT5 // SPI Cycle in Progress\r
-#define B_PCH_SPI_HSFS_BERASE_MASK (BIT4 | BIT3) // Block / Sector Erase Size\r
-#define V_PCH_SPI_HSFS_BERASE_256B 0x00 // Block/Sector = 256 Bytes\r
-#define V_PCH_SPI_HSFS_BERASE_4K 0x01 // Block/Sector = 4K Bytes\r
-#define V_PCH_SPI_HSFS_BERASE_8K 0x10 // Block/Sector = 8K Bytes\r
-#define V_PCH_SPI_HSFS_BERASE_64K 0x11 // Block/Sector = 64K Bytes\r
-#define B_PCH_SPI_HSFS_AEL BIT2 // Access Error Log\r
-#define B_PCH_SPI_HSFS_FCERR BIT1 // Flash Cycle Error\r
-#define B_PCH_SPI_HSFS_FDONE BIT0 // Flash Cycle Done\r
-\r
-#define R_PCH_SPI_PR0 0x74 // Protected Region 0 Register\r
-#define B_PCH_SPI_PR0_WPE BIT31 // Write Protection Enable\r
-#define B_PCH_SPI_PR0_PRL_MASK 0x1FFF0000 // Protected Range Limit Mask, [28:16] here represents upper limit of address [24:12]\r
-#define B_PCH_SPI_PR0_RPE BIT15 // Read Protection Enable\r
-#define B_PCH_SPI_PR0_PRB_MASK 0x00001FFF // Protected Range Base Mask, [12:0] here represents base limit of address [24:12]\r
-\r
-#define R_PCH_SPI_PR1 0x78 // Protected Region 1 Register\r
-#define B_PCH_SPI_PR1_WPE BIT31 // Write Protection Enable\r
-#define B_PCH_SPI_PR1_PRL_MASK 0x1FFF0000 // Protected Range Limit Mask, [28:16] here represents upper limit of address [24:12]\r
-#define B_PCH_SPI_PR1_RPE BIT15 // Read Protection Enable\r
-#define B_PCH_SPI_PR1_PRB_MASK 0x00001FFF // Protected Range Base Mask, [12:0] here represents base limit of address [24:12]\r
-\r
-#define R_PCH_SPI_PREOP 0x94 // Prefix Opcode Configuration Register (16 bits)\r
-#define B_PCH_SPI_PREOP1_MASK 0xFF00 // Prefix Opcode 1 Mask\r
-#define B_PCH_SPI_PREOP0_MASK 0x00FF // Prefix Opcode 0 Mask\r
-\r
-#define R_PCH_SPI_OPTYPE 0x96 // Opcode Type Configuration\r
-#define B_PCH_SPI_OPTYPE7_MASK (BIT15 | BIT14) // Opcode Type 7 Mask\r
-#define B_PCH_SPI_OPTYPE6_MASK (BIT13 | BIT12) // Opcode Type 6 Mask\r
-#define B_PCH_SPI_OPTYPE5_MASK (BIT11 | BIT10) // Opcode Type 5 Mask\r
-#define B_PCH_SPI_OPTYPE4_MASK (BIT9 | BIT8) // Opcode Type 4 Mask\r
-#define B_PCH_SPI_OPTYPE3_MASK (BIT7 | BIT6) // Opcode Type 3 Mask\r
-#define B_PCH_SPI_OPTYPE2_MASK (BIT5 | BIT4) // Opcode Type 2 Mask\r
-#define B_PCH_SPI_OPTYPE1_MASK (BIT3 | BIT2) // Opcode Type 1 Mask\r
-#define B_PCH_SPI_OPTYPE0_MASK (BIT1 | BIT0) // Opcode Type 0 Mask\r
-#define V_PCH_SPI_OPTYPE_RDNOADDR 0x00 // Read cycle type without address\r
-#define V_PCH_SPI_OPTYPE_WRNOADDR 0x01 // Write cycle type without address\r
-#define V_PCH_SPI_OPTYPE_RDADDR 0x02 // Address required; Read cycle type\r
-#define V_PCH_SPI_OPTYPE_WRADDR 0x03 // Address required; Write cycle type\r
-\r
-#define R_PCH_SPI_OPMENU0 0x98 // Opcode Menu Configuration 0 (32bits)\r
-#define R_PCH_SPI_OPMENU1 0x9C // Opcode Menu Configuration 1 (32bits)\r
-\r
-#define R_PCH_SPI_IND_LOCK 0xA4 // Indvidual Lock\r
-#define B_PCH_SPI_IND_LOCK_PR0 BIT2 // PR0 LockDown\r
-\r
-\r
-#define R_PCH_SPI_FDOC 0xB0 // Flash Descriptor Observability Control Register (32 bits)\r
-#define B_PCH_SPI_FDOC_FDSS_MASK (BIT14 | BIT13 | BIT12) // Flash Descriptor Section Select\r
-#define V_PCH_SPI_FDOC_FDSS_FSDM 0x0000 // Flash Signature and Descriptor Map\r
-#define V_PCH_SPI_FDOC_FDSS_COMP 0x1000 // Component\r
-#define V_PCH_SPI_FDOC_FDSS_REGN 0x2000 // Region\r
-#define V_PCH_SPI_FDOC_FDSS_MSTR 0x3000 // Master\r
-#define V_PCH_SPI_FDOC_FDSS_VLVS 0x4000 // Soft Straps\r
-#define B_PCH_SPI_FDOC_FDSI_MASK 0x0FFC // Flash Descriptor Section Index\r
-\r
-#define R_PCH_SPI_FDOD 0xB4 // Flash Descriptor Observability Data Register (32 bits)\r
-\r
-#define R_PCH_SPI_BCR 0xFC // BIOS Control Register\r
-#define S_PCH_SPI_BCR 1\r
-#define B_PCH_SPI_BCR_SMM_BWP BIT5 // SMM BIOS Write Protect Disable\r
-#define B_PCH_SPI_BCR_SRC (BIT3 | BIT2) // SPI Read Configuration (SRC)\r
-#define V_PCH_SPI_BCR_SRC_PREF_EN_CACHE_EN 0x08 // Prefetch Enable, Cache Enable\r
-#define V_PCH_SPI_BCR_SRC_PREF_DIS_CACHE_DIS 0x04 // Prefetch Disable, Cache Disable\r
-#define V_PCH_SPI_BCR_SRC_PREF_DIS_CACHE_EN 0x00 // Prefetch Disable, Cache Enable\r
-#define B_PCH_SPI_BCR_BLE BIT1 // Lock Enable (LE)\r
-#define B_PCH_SPI_BCR_BIOSWE BIT0 // Write Protect Disable (WPD)\r
-#define N_PCH_SPI_BCR_BLE 1\r
-#define N_PCH_SPI_BCR_BIOSWE 0\r
-\r
-//\r
-// Flash Descriptor Base Address Region (FDBAR) from Flash Region 0\r
-//\r
-#define R_PCH_SPI_FDBAR_FLVALSIG 0x00 // Flash Valid Signature\r
-#define V_PCH_SPI_FDBAR_FLVALSIG 0x0FF0A55A\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchRegsUsb.h\r
-\r
- @brief\r
- Register names for PCH USB devices.\r
-\r
- Conventions:\r
-\r
- - Prefixes:\r
- Definitions beginning with "R_" are registers\r
- Definitions beginning with "B_" are bits within registers\r
- Definitions beginning with "V_" are meaningful values of bits within the registers\r
- Definitions beginning with "S_" are register sizes\r
- Definitions beginning with "N_" are the bit position\r
- - In general, PCH registers are denoted by "_PCH_" in register names\r
- - Registers / bits that are different between PCH generations are denoted by\r
- "_PCH_<generation_name>_" in register/bit names. e.g., "_PCH_VLV_"\r
- - Registers / bits that are different between SKUs are denoted by "_<SKU_name>"\r
- at the end of the register/bit names\r
- - Registers / bits of new devices introduced in a PCH generation will be just named\r
- as "_PCH_" without <generation_name> inserted.\r
-\r
-**/\r
-#ifndef _PCH_REGS_USB_H_\r
-#define _PCH_REGS_USB_H_\r
-\r
-///\r
-/// USB Definitions\r
-///\r
-\r
-typedef enum {\r
- PchEhci1 = 0,\r
- PchEhciControllerMax\r
-} PCH_USB20_CONTROLLER_TYPE;\r
-\r
-#define PCH_USB_MAX_PHYSICAL_PORTS 4 /// Max Physical Connector EHCI + XHCI, not counting virtual ports like USB-R.\r
-#define PCH_EHCI_MAX_PORTS 4 /// Counting ports behind RMHs 8 from EHCI-1 and 6 from EHCI-2, not counting EHCI USB-R virtual ports.\r
-#define PCH_HSIC_MAX_PORTS 2\r
-#define PCH_XHCI_MAX_USB3_PORTS 1\r
-\r
-#define PCI_DEVICE_NUMBER_PCH_USB 29\r
-#define PCI_FUNCTION_NUMBER_PCH_EHCI 0\r
-\r
-#define R_PCH_USB_VENDOR_ID 0x00 // Vendor ID\r
-#define V_PCH_USB_VENDOR_ID V_PCH_INTEL_VENDOR_ID\r
-\r
-#define R_PCH_USB_DEVICE_ID 0x02 // Device ID\r
-#define V_PCH_USB_DEVICE_ID_0 0x0F34 // EHCI#1\r
-\r
-#define R_PCH_EHCI_SVID 0x2C // USB2 Subsystem Vendor ID\r
-#define B_PCH_EHCI_SVID 0xFFFF // USB2 Subsystem Vendor ID Mask\r
-\r
-#define R_PCH_EHCI_PWR_CNTL_STS 0x54 // Power Management Control / Status\r
-#define B_PCH_EHCI_PWR_CNTL_STS_PME_STS BIT15 // PME Status\r
-#define B_PCH_EHCI_PWR_CNTL_STS_DATASCL (BIT14 | BIT13) // Data Scale\r
-#define B_PCH_EHCI_PWR_CNTL_STS_DATASEL (BIT12 | BIT11 | BIT10 | BIT9) // Data Select\r
-#define B_PCH_EHCI_PWR_CNTL_STS_PME_EN BIT8 // Power Enable\r
-#define B_PCH_EHCI_PWR_CNTL_STS_PWR_STS (BIT1 | BIT0) // Power State\r
-#define V_PCH_EHCI_PWR_CNTL_STS_PWR_STS_D0 0 // D0 State\r
-#define V_PCH_EHCI_PWR_CNTL_STS_PWR_STS_D3 (BIT1 | BIT0) // D3 Hot State\r
-\r
-///\r
-/// USB3 (XHCI) related definitions\r
-///\r
-#define PCI_DEVICE_NUMBER_PCH_XHCI 20\r
-#define PCI_FUNCTION_NUMBER_PCH_XHCI 0\r
-//\r
-/////\r
-///// XHCI PCI Config Space registers\r
-/////\r
-\r
-#define R_PCH_XHCI_SVID 0x2C\r
-#define B_PCH_XHCI_SVID 0xFFFF\r
-\r
-\r
-#define R_PCH_XHCI_PWR_CNTL_STS 0x74\r
-#define B_PCH_XHCI_PWR_CNTL_STS_PME_STS BIT15\r
-#define B_PCH_XHCI_PWR_CNTL_STS_DATASCL (BIT14 | BIT13)\r
-#define B_PCH_XHCI_PWR_CNTL_STS_DATASEL (BIT12 | BIT11 | BIT10 | BIT9)\r
-#define B_PCH_XHCI_PWR_CNTL_STS_PME_EN BIT8\r
-#define B_PCH_XHCI_PWR_CNTL_STS_PWR_STS (BIT1 | BIT0)\r
-#define V_PCH_XHCI_PWR_CNTL_STS_PWR_STS_D3 (BIT1 | BIT0)\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchInit.h\r
-\r
- @brief\r
- This file defines the PCH Init PPI\r
-\r
-**/\r
-#ifndef _PCH_INIT_H_\r
-#define _PCH_INIT_H_\r
-\r
-//\r
-// Define the PCH Init PPI GUID\r
-//\r
-\r
-\r
-#include <Protocol/PchPlatformPolicy.h>\r
-#define PCH_INIT_PPI_GUID \\r
- { \\r
- 0x9ea894a, 0xbe0d, 0x4230, 0xa0, 0x3, 0xed, 0xc6, 0x93, 0xb4, 0x8e, 0x95 \\r
- }\r
-extern EFI_GUID gPchInitPpiGuid;\r
-\r
-///\r
-/// Forward reference for ANSI C compatibility\r
-///\r
-typedef struct _PCH_INIT_PPI PCH_INIT_PPI;\r
-\r
-///\r
-/// Data structure definitions\r
-///\r
-typedef enum _CPU_STRAP_OPERATION {\r
- GetCpuStrapSetData,\r
- SetCpuStrapSetData,\r
- LockCpuStrapSetData\r
-} CPU_STRAP_OPERATION;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PCH_USB_INIT) (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-/**\r
-\r
- @brief\r
- The function performing USB init in PEI phase. This could be used by USB recovery\r
- or debug features that need USB initialization during PEI phase.\r
- Note: Before executing this function, please be sure that PCH_INIT_PPI.Initialize\r
- has been done and PchUsbPolicyPpi has been installed.\r
-\r
- @param[in] PeiServices General purpose services available to every PEIM\r
-\r
- @retval EFI_SUCCESS The function completed successfully\r
- @retval Others All other error conditions encountered result in an ASSERT.\r
-\r
-**/\r
-;\r
-\r
-///\r
-/// PCH_INIT_PPI Structure Definition\r
-///\r
-struct _PCH_INIT_PPI {\r
- PCH_USB_INIT UsbInit;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-\r
-/*++\r
-\r
-Copyright (c) 2013 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- PchPeiInit.h\r
-\r
-Abstract:\r
-\r
-\r
---*/\r
-\r
-#ifndef _PCH_PEI_INIT_H_\r
-#define _PCH_PEI_INIT_H_\r
-\r
-//\r
-// Define the PCH PEI Init PPI GUID\r
-//\r
-#define PCH_PEI_INIT_PPI_GUID \\r
- { \\r
- 0xACB93B08, 0x5CDC, 0x4A8F, 0x93, 0xD4, 0x6, 0xE3, 0x42, 0xDF, 0x18, 0x2E \\r
- }\r
-\r
-//\r
-// Extern the GUID for PPI users.\r
-//\r
-extern EFI_GUID gPchPeiInitPpiGuid;\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchPlatformPolicy.h\r
-\r
- @brief\r
- PCH policy PPI produced by a platform driver specifying various\r
- expected PCH settings. This PPI is consumed by the PCH PEI modules.\r
-\r
-**/\r
-#ifndef PCH_PLATFORM_POLICY_H_\r
-#define PCH_PLATFORM_POLICY_H_\r
-//\r
-// External include files do NOT need to be explicitly specified in real EDKII\r
-// environment\r
-//\r
-\r
-\r
-#include "PchRegs.h"\r
-\r
-//\r
-#define PCH_PLATFORM_POLICY_PPI_GUID \\r
- { \\r
- 0x15344673, 0xd365, 0x4be2, 0x85, 0x13, 0x14, 0x97, 0xcc, 0x7, 0x61, 0x1d \\r
- }\r
-\r
-extern EFI_GUID gPchPlatformPolicyPpiGuid;\r
-\r
-///\r
-/// Forward reference for ANSI C compatibility\r
-///\r
-typedef struct _PCH_PLATFORM_POLICY_PPI PCH_PLATFORM_POLICY_PPI;\r
-\r
-///\r
-/// PPI revision number\r
-/// Any backwards compatible changes to this PPI will result in an update in the revision number\r
-/// Major changes will require publication of a new PPI\r
-///\r
-/// Revision 1: Original version\r
-///\r
-#define PCH_PLATFORM_POLICY_PPI_REVISION_1 1\r
-#define PCH_PLATFORM_POLICY_PPI_REVISION_2 2\r
-#define PCH_PLATFORM_POLICY_PPI_REVISION_3 3\r
-#define PCH_PLATFORM_POLICY_PPI_REVISION_4 4\r
-#define PCH_PLATFORM_POLICY_PPI_REVISION_5 5\r
-//\r
-// Generic definitions for device enabling/disabling used by PCH code.\r
-//\r
-#define PCH_DEVICE_ENABLE 1\r
-#define PCH_DEVICE_DISABLE 0\r
-\r
-typedef struct {\r
- UINT8 ThermalDataReportEnable : 1; // OBSOLETE from Revision 5 !!! DO NOT USE !!!\r
- UINT8 MchTempReadEnable : 1;\r
- UINT8 PchTempReadEnable : 1;\r
- UINT8 CpuEnergyReadEnable : 1;\r
- UINT8 CpuTempReadEnable : 1;\r
- UINT8 Cpu2TempReadEnable : 1;\r
- UINT8 TsOnDimmEnable : 1;\r
- UINT8 Dimm1TempReadEnable : 1;\r
-\r
- UINT8 Dimm2TempReadEnable : 1;\r
- UINT8 Dimm3TempReadEnable : 1;\r
- UINT8 Dimm4TempReadEnable : 1;\r
- UINT8 Rsvdbits : 5;\r
-} PCH_THERMAL_REPORT_CONTROL;\r
-//\r
-// ---------------------------- HPET Config -----------------------------\r
-//\r
-typedef struct {\r
- BOOLEAN Enable; /// Determines if enable HPET function\r
- UINT32 Base; /// The HPET base address\r
-} PCH_HPET_CONFIG;\r
-\r
-\r
-///\r
-/// ---------------------------- SATA Config -----------------------------\r
-///\r
-typedef enum {\r
- PchSataModeIde,\r
- PchSataModeAhci,\r
- PchSataModeRaid,\r
- PchSataModeMax\r
-} PCH_SATA_MODE;\r
-\r
-///\r
-/// ---------------------------- PCI Express Config -----------------------------\r
-///\r
-typedef enum {\r
- PchPcieAuto,\r
- PchPcieGen1,\r
- PchPcieGen2\r
-} PCH_PCIE_SPEED;\r
-\r
-typedef struct {\r
- PCH_PCIE_SPEED PcieSpeed[PCH_PCIE_MAX_ROOT_PORTS];\r
-} PCH_PCIE_CONFIG;\r
-\r
-///\r
-/// ---------------------------- IO APIC Config -----------------------------\r
-///\r
-typedef struct {\r
- UINT8 IoApicId;\r
-} PCH_IOAPIC_CONFIG;\r
-\r
-///\r
-/// --------------------- Low Power Input Output Config ------------------------\r
-///\r
-typedef struct {\r
- UINT8 LpssPciModeEnabled : 1; /// Determines if LPSS PCI Mode enabled\r
- UINT8 Dma0Enabled : 1; /// Determines if LPSS DMA1 enabled\r
- UINT8 Dma1Enabled : 1; /// Determines if LPSS DMA2 enabled\r
- UINT8 I2C0Enabled : 1; /// Determines if LPSS I2C #1 enabled\r
- UINT8 I2C1Enabled : 1; /// Determines if LPSS I2C #2 enabled\r
- UINT8 I2C2Enabled : 1; /// Determines if LPSS I2C #3 enabled\r
- UINT8 I2C3Enabled : 1; /// Determines if LPSS I2C #4 enabled\r
- UINT8 I2C4Enabled : 1; /// Determines if LPSS I2C #5 enabled\r
- UINT8 I2C5Enabled : 1; /// Determines if LPSS I2C #6 enabled\r
- UINT8 I2C6Enabled : 1; /// Determines if LPSS I2C #7 enabled\r
- UINT8 Pwm0Enabled : 1; /// Determines if LPSS PWM #1 enabled\r
- UINT8 Pwm1Enabled : 1; /// Determines if LPSS PWM #2 enabled\r
- UINT8 Hsuart0Enabled : 1; /// Determines if LPSS HSUART #1 enabled\r
- UINT8 Hsuart1Enabled : 1; /// Determines if LPSS HSUART #2 enabled\r
- UINT8 SpiEnabled : 1; /// Determines if LPSS SPI enabled\r
- UINT8 Rsvdbits : 2;\r
-} PEI_PCH_LPSS_CONFIG;\r
-\r
-///\r
-/// ------------ General PCH Platform Policy PPI definition ------------\r
-///\r
-struct _PCH_PLATFORM_POLICY_PPI {\r
- UINT8 Revision;\r
- UINT8 BusNumber; // Bus Number of the PCH device\r
- UINT32 SpiBase; // SPI Base Address.\r
- UINT32 PmcBase; // PMC Base Address.\r
- UINT32 SmbmBase; // SMB Memory Base Address.\r
- UINT32 IoBase; // IO Base Address.\r
- UINT32 IlbBase; // Intel Legacy Block Base Address.\r
- UINT32 PUnitBase; // PUnit Base Address.\r
- UINT32 Rcba; // Root Complex Base Address.\r
- UINT32 MphyBase; // MPHY Base Address.\r
- UINT16 AcpiBase; // ACPI I/O Base address.\r
- UINT16 GpioBase; // GPIO Base address\r
- PCH_HPET_CONFIG *HpetConfig;\r
- PCH_SATA_MODE SataMode;\r
- PCH_PCIE_CONFIG *PcieConfig;\r
- PCH_IOAPIC_CONFIG *IoApicConfig;\r
- PEI_PCH_LPSS_CONFIG *LpssConfig;\r
- BOOLEAN EnableRmh; // Determines if enable USB RMH function\r
- BOOLEAN EhciPllCfgEnable;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchUsbPolicy.h\r
-\r
- @brief\r
- PCH Usb policy PPI produced by a platform driver specifying\r
- various expected PCH Usb settings. This PPI is consumed by the\r
- PCH PEI drivers.\r
-\r
-**/\r
-#ifndef _PCH_USB_POLICY_H_\r
-#define _PCH_USB_POLICY_H_\r
-\r
-//\r
-// PCH Usb policy provided by platform for PEI phase\r
-//\r
-\r
-#ifndef ECP_FLAG\r
-#include <PiPei.h>\r
-#endif\r
-\r
-#include "PchRegs.h"\r
-#include <Protocol/PchPlatformPolicy.h>\r
-\r
-#define PCH_USB_POLICY_PPI_GUID \\r
- { \\r
- 0xc02b0573, 0x2b4e, 0x4a31, 0xa3, 0x1a, 0x94, 0x56, 0x7b, 0x50, 0x44, 0x2c \\r
- }\r
-\r
-extern EFI_GUID gPchUsbPolicyPpiGuid;\r
-\r
-typedef struct _PCH_USB_POLICY_PPI PCH_USB_POLICY_PPI;\r
-\r
-///\r
-/// PPI revision number\r
-/// Any backwards compatible changes to this PPI will result in an update in the revision number\r
-/// Major changes will require publication of a new PPI\r
-///\r
-/// Revision 1: Original version\r
-///\r
-#define PCH_USB_POLICY_PPI_REVISION_1 1\r
-\r
-///\r
-/// Generic definitions for device enabling/disabling used by PCH code.\r
-///\r
-#define PCH_DEVICE_ENABLE 1\r
-#define PCH_DEVICE_DISABLE 0\r
-\r
-#define EHCI_MODE 1\r
-\r
-struct _PCH_USB_POLICY_PPI {\r
- UINT8 Revision;\r
- PCH_USB_CONFIG *UsbConfig;\r
- UINT8 Mode;\r
- UINTN EhciMemBaseAddr;\r
- UINT32 EhciMemLength;\r
- UINTN XhciMemBaseAddr;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- Block IO protocol as defined in the UEFI 2.0 specification.\r
-\r
- The Block IO protocol is used to abstract block devices like hard drives,\r
- DVD-ROMs and floppy drives.\r
-\r
- Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __PEI_BLOCK_IO_H__\r
-#define __PEI_BLOCK_IO_H__\r
-// {BC5FA650-EDBB-4d0d-B3A3-D98907F847DF}\r
-#ifndef ECP_FLAG\r
-#define PEI_BLOCK_IO_PPI_GUID \\r
- { \\r
- 0xbc5fa650, 0xedbb, 0x4d0d, { 0xb3, 0xa3, 0xd9, 0x89, 0x7, 0xf8, 0x47, 0xdf } \\r
- }\r
-#endif\r
-typedef struct _PEI_BLOCK_IO_PPI PEI_BLOCK_IO_PPI;\r
-\r
-\r
-/**\r
- Reset the Block Device.\r
-\r
- @param This Indicates a pointer to the calling context.\r
- @param ExtendedVerification Driver may perform diagnostics on reset.\r
-\r
- @retval EFI_SUCCESS The device was reset.\r
- @retval EFI_DEVICE_ERROR The device is not functioning properly and could\r
- not be reset.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_BLOCK_RESET)(\r
- IN PEI_BLOCK_IO_PPI *This,\r
- IN BOOLEAN ExtendedVerification\r
- );\r
-\r
-/**\r
- Read BufferSize bytes from Lba into Buffer.\r
-\r
- @param This Indicates a pointer to the calling context.\r
- @param MediaId Id of the media, changes every time the media is replaced.\r
- @param Lba The starting Logical Block Address to read from\r
- @param BufferSize Size of Buffer, must be a multiple of device block size.\r
- @param Buffer A pointer to the destination buffer for the data. The caller is\r
- responsible for either having implicit or explicit ownership of the buffer.\r
-\r
- @retval EFI_SUCCESS The data was read correctly from the device.\r
- @retval EFI_DEVICE_ERROR The device reported an error while performing the read.\r
- @retval EFI_NO_MEDIA There is no media in the device.\r
- @retval EFI_MEDIA_CHANGED The MediaId does not matched the current device.\r
- @retval EFI_BAD_BUFFER_SIZE The Buffer was not a multiple of the block size of the device.\r
- @retval EFI_INVALID_PARAMETER The read request contains LBAs that are not valid,\r
- or the buffer is not on proper alignment.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_BLOCK_READ)(\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_BLOCK_IO_PPI *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA Lba,\r
- IN UINTN BufferSize,\r
- OUT VOID *Buffer\r
- );\r
-\r
-/**\r
- Write BufferSize bytes from Lba into Buffer.\r
-\r
- @param This Indicates a pointer to the calling context.\r
- @param MediaId The media ID that the write request is for.\r
- @param Lba The starting logical block address to be written. The caller is\r
- responsible for writing to only legitimate locations.\r
- @param BufferSize Size of Buffer, must be a multiple of device block size.\r
- @param Buffer A pointer to the source buffer for the data.\r
-\r
- @retval EFI_SUCCESS The data was written correctly to the device.\r
- @retval EFI_WRITE_PROTECTED The device can not be written to.\r
- @retval EFI_DEVICE_ERROR The device reported an error while performing the write.\r
- @retval EFI_NO_MEDIA There is no media in the device.\r
- @retval EFI_MEDIA_CHNAGED The MediaId does not matched the current device.\r
- @retval EFI_BAD_BUFFER_SIZE The Buffer was not a multiple of the block size of the device.\r
- @retval EFI_INVALID_PARAMETER The write request contains LBAs that are not valid,\r
- or the buffer is not on proper alignment.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_BLOCK_WRITE)(\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_BLOCK_IO_PPI *This,\r
- IN UINT32 MediaId,\r
- IN EFI_LBA Lba,\r
- IN UINTN BufferSize,\r
- IN VOID *Buffer\r
- );\r
-\r
-/**\r
- Flush the Block Device.\r
-\r
- @param This Indicates a pointer to the calling context.\r
-\r
- @retval EFI_SUCCESS All outstanding data was written to the device\r
- @retval EFI_DEVICE_ERROR The device reported an error while writting back the data\r
- @retval EFI_NO_MEDIA There is no media in the device.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_BLOCK_FLUSH)(\r
- IN PEI_BLOCK_IO_PPI *This\r
- );\r
-\r
-/**\r
- Block IO read only mode data and updated only via members of BlockIO\r
-**/\r
-typedef struct {\r
- ///\r
- /// The curent media Id. If the media changes, this value is changed.\r
- ///\r
- UINT32 MediaId;\r
-\r
- ///\r
- /// TRUE if the media is removable; otherwise, FALSE.\r
- ///\r
- BOOLEAN RemovableMedia;\r
-\r
- ///\r
- /// TRUE if there is a media currently present in the device;\r
- /// othersise, FALSE. THis field shows the media present status\r
- /// as of the most recent ReadBlocks() or WriteBlocks() call.\r
- ///\r
- BOOLEAN MediaPresent;\r
-\r
- ///\r
- /// TRUE if LBA 0 is the first block of a partition; otherwise\r
- /// FALSE. For media with only one partition this would be TRUE.\r
- ///\r
- BOOLEAN LogicalPartition;\r
-\r
- ///\r
- /// TRUE if the media is marked read-only otherwise, FALSE.\r
- /// This field shows the read-only status as of the most recent WriteBlocks () call.\r
- ///\r
- BOOLEAN ReadOnly;\r
-\r
- ///\r
- /// TRUE if the WriteBlock () function caches write data.\r
- ///\r
- BOOLEAN WriteCaching;\r
-\r
- ///\r
- /// The intrinsic block size of the device. If the media changes, then\r
- /// this field is updated.\r
- ///\r
- UINT32 BlockSize;\r
-\r
- ///\r
- /// Supplies the alignment requirement for any buffer to read or write block(s).\r
- ///\r
- UINT32 IoAlign;\r
-\r
- ///\r
- /// The last logical block address on the device.\r
- /// If the media changes, then this field is updated.\r
- ///\r
- EFI_LBA LastBlock;\r
-\r
- ///\r
- /// Only present if EFI_BLOCK_IO_PROTOCOL.Revision is greater than or equal to\r
- /// EFI_BLOCK_IO_PROTOCOL_REVISION2. Returns the first LBA is aligned to\r
- /// a physical block boundary.\r
- ///\r
- EFI_LBA LowestAlignedLba;\r
-\r
- ///\r
- /// Only present if EFI_BLOCK_IO_PROTOCOL.Revision is greater than or equal to\r
- /// EFI_BLOCK_IO_PROTOCOL_REVISION2. Returns the number of logical blocks\r
- /// per physical block.\r
- ///\r
- UINT32 LogicalBlocksPerPhysicalBlock;\r
-\r
- ///\r
- /// Only present if EFI_BLOCK_IO_PROTOCOL.Revision is greater than or equal to\r
- /// EFI_BLOCK_IO_PROTOCOL_REVISION3. Returns the optimal transfer length\r
- /// granularity as a number of logical blocks.\r
- ///\r
- UINT32 OptimalTransferLengthGranularity;\r
-#ifdef ECP_FLAG\r
-} PEI_BLOCK_IO_MEDIA2;\r
-#else\r
-} PEI_BLOCK_IO_MEDIA;\r
-#endif\r
-#define EFI_BLOCK_IO_PROTOCOL_REVISION 0x00010000\r
-#define EFI_BLOCK_IO_PROTOCOL_REVISION2 0x00020001\r
-#define EFI_BLOCK_IO_PROTOCOL_REVISION3 0x00020031\r
-\r
-///\r
-/// Revision defined in EFI1.1.\r
-///\r
-#define EFI_BLOCK_IO_INTERFACE_REVISION EFI_BLOCK_IO_PROTOCOL_REVISION\r
-\r
-///\r
-/// This protocol provides control over block devices.\r
-///\r
-struct _PEI_BLOCK_IO_PPI {\r
- ///\r
- /// The revision to which the block IO interface adheres. All future\r
- /// revisions must be backwards compatible. If a future version is not\r
- /// back wards compatible, it is not the same GUID.\r
- ///\r
- UINT64 Revision;\r
- ///\r
- /// Pointer to the EFI_BLOCK_IO_MEDIA data for this device.\r
- ///\r
- PEI_BLOCK_IO_MEDIA *Media;\r
- PEI_BLOCK_RESET Reset;\r
- PEI_BLOCK_READ ReadBlocks;\r
- PEI_BLOCK_WRITE WriteBlocks;\r
- PEI_BLOCK_FLUSH FlushBlocks;\r
-};\r
-\r
-//extern EFI_GUID gEfiBlockIoProtocolGuid;\r
-extern EFI_GUID gPeiBlockIoPpiGuid;\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- Spi.h\r
-\r
- @brief\r
- This file defines the EFI SPI PPI which implements the\r
- Intel(R) PCH SPI Host Controller Compatibility Interface.\r
-\r
-**/\r
-#ifndef _PEI_SDHC_H_\r
-#define _PEI_SDHC_H_\r
-\r
-\r
-\r
-//\r
-#define PEI_SDHC_PPI_GUID \\r
- { \\r
- 0xf4ef9d7a, 0x98c5, 0x4c1a, 0xb4, 0xd9, 0xd8, 0xd8, 0x72, 0x65, 0xbe, 0xc \\r
- }\r
-typedef struct _PEI_SD_CONTROLLER_PPI PEI_SD_CONTROLLER_PPI;\r
-\r
-#define EFI_SD_HOST_IO_PROTOCOL_REVISION_01 0x01\r
-\r
-typedef enum {\r
- ResponseNo = 0,\r
- ResponseR1,\r
- ResponseR1b,\r
- ResponseR2,\r
- ResponseR3,\r
- ResponseR4,\r
- ResponseR5,\r
- ResponseR5b,\r
- ResponseR6,\r
- ResponseR7\r
-} RESPONSE_TYPE;\r
-\r
-typedef enum {\r
- NoData = 0,\r
- InData,\r
- OutData\r
-} TRANSFER_TYPE;\r
-\r
-typedef enum {\r
- Reset_Auto = 0,\r
- Reset_DAT,\r
- Reset_CMD,\r
- Reset_DAT_CMD,\r
- Reset_All\r
-} RESET_TYPE;\r
-\r
-\r
-\r
-typedef enum {\r
- SDMA = 0,\r
- ADMA2,\r
- PIO\r
-} DMA_MOD;\r
-\r
-typedef struct {\r
- UINT32 HighSpeedSupport: 1; //High speed supported\r
- UINT32 V18Support: 1; //1.8V supported\r
- UINT32 V30Support: 1; //3.0V supported\r
- UINT32 V33Support: 1; //3.3V supported\r
- UINT32 Reserved0: 4;\r
- UINT32 BusWidth4: 1; // 4 bit width\r
- UINT32 BusWidth8: 1; // 8 bit width\r
- UINT32 Reserved1: 6;\r
- UINT32 SDMASupport: 1;\r
- UINT32 ADMA2Support: 1;\r
- UINT32 DmaMode: 2;\r
- UINT32 Reserved2: 12;\r
- UINT32 BoundarySize;\r
-}HOST_CAPABILITY;\r
-\r
-\r
-#define PCI_SUBCLASS_SD_HOST_CONTROLLER 0x05\r
-#define PCI_IF_STANDARD_HOST_NO_DMA 0x00\r
-#define PCI_IF_STANDARD_HOST_SUPPORT_DMA 0x01\r
-\r
-//\r
-//MMIO Registers definition for MMC/SDIO controller\r
-//\r
-#define MMIO_DMAADR 0x00\r
-#define MMIO_BLKSZ 0x04\r
-#define MMIO_BLKCNT 0x06\r
-#define MMIO_CMDARG 0x08\r
-#define MMIO_XFRMODE 0x0C\r
-#define MMIO_SDCMD 0x0E\r
-#define MMIO_RESP 0x10\r
-#define MMIO_BUFDATA 0x20\r
-#define MMIO_PSTATE 0x24\r
-#define MMIO_HOSTCTL 0x28\r
-#define MMIO_PWRCTL 0x29\r
-#define MMIO_BLKGAPCTL 0x2A\r
-#define MMIO_WAKECTL 0x2B\r
-#define MMIO_CLKCTL 0x2C\r
-#define MMIO_TOCTL 0x2E\r
-#define MMIO_SWRST 0x2F\r
-#define MMIO_NINTSTS 0x30\r
-#define MMIO_ERINTSTS 0x32\r
-#define MMIO_NINTEN 0x34\r
-#define MMIO_ERINTEN 0x36\r
-#define MMIO_NINTSIGEN 0x38\r
-#define MMIO_ERINTSIGEN 0x3A\r
-#define MMIO_AC12ERRSTS 0x3C\r
-#define MMIO_HOST_CTL2 0x3E //hphang <- New in VLV2\r
-#define MMIO_CAP 0x40\r
-#define MMIO_CAP2 0x44 //hphang <- New in VLV2\r
-#define MMIO_MCCAP 0x48\r
-#define MMIO_FORCEEVENTCMD12ERRSTAT 0x50 //hphang <- New in VLV2\r
-#define MMIO_FORCEEVENTERRINTSTAT 0x52 //hphang <- New in VLV2\r
-#define MMIO_ADMAERRSTAT 0x54 //hphang <- New in VLV2\r
-#define MMIO_ADMASYSADDR 0x58 //hphang <- New in VLV2\r
-#define MMIO_PRESETVALUE0 0x60 //hphang <- New in VLV2\r
-#define MMIO_PRESETVALUE1 0x64 //hphang <- New in VLV2\r
-#define MMIO_PRESETVALUE2 0x68 //hphang <- New in VLV2\r
-#define MMIO_PRESETVALUE3 0x6C //hphang <- New in VLV2\r
-#define MMIO_BOOTTIMEOUTCTRL 0x70 //hphang <- New in VLV2\r
-#define MMIO_DEBUGSEL 0x74 //hphang <- New in VLV2\r
-#define MMIO_SHAREDBUS 0xE0 //hphang <- New in VLV2\r
-#define MMIO_SPIINTSUP 0xF0 //hphang <- New in VLV2\r
-#define MMIO_SLTINTSTS 0xFC\r
-#define MMIO_CTRLRVER 0xFE\r
-#define MMIO_SRST 0x1FC\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_CONTROLLER_PPI_SEND_COMMAND) (\r
- IN PEI_SD_CONTROLLER_PPI *This,\r
- IN UINT16 CommandIndex,\r
- IN UINT32 Argument,\r
- IN TRANSFER_TYPE DataType,\r
- IN UINT8 *Buffer, OPTIONAL\r
- IN UINT32 BufferSize,\r
- IN RESPONSE_TYPE ResponseType,\r
- IN UINT32 TimeOut,\r
- OUT UINT32 *ResponseData OPTIONAL\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set max clock frequency of the host, the actual frequency\r
- may not be the same as MaxFrequency. It depends on\r
- the max frequency the host can support, divider, and host\r
- speed mode.\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- MaxFrequency - Max frequency in HZ\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_TIMEOUT\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_CONTROLLER_PPI_SET_CLOCK_FREQUENCY) (\r
- IN PEI_SD_CONTROLLER_PPI *This,\r
- IN UINT32 MaxFrequency\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set bus width of the host\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- BusWidth - Bus width in 1, 4, 8 bits\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_INVALID_PARAMETER\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_CONTROLLER_PPI_SET_BUS_WIDTH) (\r
- IN PEI_SD_CONTROLLER_PPI *This,\r
- IN UINT32 BusWidth\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set Host mode in DDR\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- SetHostDdrMode - True for DDR Mode set, false for normal mode\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_INVALID_PARAMETER\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_HOST_DDR_MODE) (\r
- IN PEI_SD_CONTROLLER_PPI *This,\r
- IN UINT32 DdrMode\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set voltage which could supported by the host.\r
- Support 0(Power off the host), 1.8V, 3.0V, 3.3V\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- Voltage - Units in 0.1 V\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_INVALID_PARAMETER\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_CONTROLLER_PPI_SET_HOST_VOLTAGE) (\r
- IN PEI_SD_CONTROLLER_PPI *This,\r
- IN UINT32 Voltage\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Reset the host\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- ResetAll - TRUE to reset all\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_TIMEOUT\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_CONTROLLER_PPI_RESET_SD_HOST) (\r
- IN PEI_SD_CONTROLLER_PPI *This,\r
- IN RESET_TYPE ResetType\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Reset the host\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- Enable - TRUE to enable, FALSE to disable\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_TIMEOUT\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_CONTROLLER_PPI_ENABLE_AUTO_STOP_CMD) (\r
- IN PEI_SD_CONTROLLER_PPI *This,\r
- IN BOOLEAN Enable\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Find whether these is a card inserted into the slot. If so\r
- init the host. If not, return EFI_NOT_FOUND.\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_NOT_FOUND\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_CONTROLLER_PPI_DETECT_CARD_AND_INIT_HOST) (\r
- IN PEI_SD_CONTROLLER_PPI *This\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set the Block length\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- BlockLength - card supportes block length\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_TIMEOUT\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_CONTROLLER_PPI_SET_BLOCK_LENGTH) (\r
- IN PEI_SD_CONTROLLER_PPI *This,\r
- IN UINT32 BlockLength\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set the Block length\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- BlockLength - card supportes block length\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_TIMEOUT\r
-\r
---*/\r
-\r
-typedef EFI_STATUS\r
-(EFIAPI *EFI_SD_CONTROLLER_PPI_SETUP_DEVICE)(\r
- IN PEI_SD_CONTROLLER_PPI *This\r
- );\r
-\r
-//\r
-// Interface structure for the EFI SD Host I/O Protocol\r
-//\r
-struct _PEI_SD_CONTROLLER_PPI {\r
- UINT32 Revision;\r
- HOST_CAPABILITY HostCapability;\r
- EFI_SD_CONTROLLER_PPI_SEND_COMMAND SendCommand;\r
- EFI_SD_CONTROLLER_PPI_SET_CLOCK_FREQUENCY SetClockFrequency;\r
- EFI_SD_CONTROLLER_PPI_SET_BUS_WIDTH SetBusWidth;\r
- EFI_SD_CONTROLLER_PPI_SET_HOST_VOLTAGE SetHostVoltage;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_HOST_DDR_MODE SetHostDdrMode;\r
- EFI_SD_CONTROLLER_PPI_RESET_SD_HOST ResetSdHost;\r
- EFI_SD_CONTROLLER_PPI_ENABLE_AUTO_STOP_CMD EnableAutoStopCmd;\r
- EFI_SD_CONTROLLER_PPI_DETECT_CARD_AND_INIT_HOST DetectCardAndInitHost;\r
- EFI_SD_CONTROLLER_PPI_SET_BLOCK_LENGTH SetBlockLength;\r
- EFI_SD_CONTROLLER_PPI_SETUP_DEVICE SetupDevice;\r
-};\r
-// Extern the GUID for PPI users.\r
-//\r
-extern EFI_GUID gPeiSdhcPpiGuid;\r
-\r
-\r
-#endif\r
+++ /dev/null
-//\r
-//\r
-\r
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- SmbusPolicy.h\r
-\r
-Abstract:\r
-\r
- Smbus Policy PPI as defined in EFI 2.0\r
-\r
---*/\r
-#ifndef _PEI_SMBUS_POLICY_PPI_H\r
-#define _PEI_SMBUS_POLICY_PPI_H\r
-\r
-#define PEI_SMBUS_POLICY_PPI_GUID \\r
- { \\r
- 0x63b6e435, 0x32bc, 0x49c6, 0x81, 0xbd, 0xb7, 0xa1, 0xa0, 0xfe, 0x1a, 0x6c \\r
- }\r
-\r
-typedef struct _PEI_SMBUS_POLICY_PPI PEI_SMBUS_POLICY_PPI;\r
-\r
-struct _PEI_SMBUS_POLICY_PPI {\r
- UINTN BaseAddress;\r
- UINT32 PciAddress;\r
- UINT8 NumRsvdAddress;\r
- UINT8 *RsvdAddress;\r
-};\r
-\r
-extern EFI_GUID gPeiSmbusPolicyPpiGuid;\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- Spi.h\r
-\r
- @brief\r
- This file defines the EFI SPI PPI which implements the\r
- Intel(R) PCH SPI Host Controller Compatibility Interface.\r
-\r
-**/\r
-#ifndef _PEI_SPI_H_\r
-#define _PEI_SPI_H_\r
-\r
-\r
-#include <Protocol/Spi.h>\r
-\r
-\r
-//\r
-#define PEI_SPI_PPI_GUID \\r
- { \\r
- 0xa38c6898, 0x2b5c, 0x4ff6, 0x93, 0x26, 0x2e, 0x63, 0x21, 0x2e, 0x56, 0xc2 \\r
- }\r
-// Extern the GUID for PPI users.\r
-//\r
-extern EFI_GUID gPeiSpiPpiGuid;\r
-\r
-///\r
-/// Reuse the EFI_SPI_PROTOCOL definitions\r
-/// This is possible becaues the PPI implementation does not rely on a PeiService pointer,\r
-/// as it uses EDKII Glue Lib to do IO accesses\r
-///\r
-typedef EFI_SPI_PROTOCOL PEI_SPI_PPI;\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- ActiveBios.h\r
-\r
- @brief\r
- This protocol is used to report and control what BIOS is mapped to the\r
- BIOS address space anchored at 4GB boundary.\r
-\r
- This protocol is EFI compatible.\r
-\r
- E.G. For current generation ICH, the 4GB-16MB to 4GB range can be mapped\r
- to PCI, SPI, or FWH.\r
-\r
-**/\r
-#ifndef _EFI_ACTIVE_BIOS_PROTOCOL_H_\r
-#define _EFI_ACTIVE_BIOS_PROTOCOL_H_\r
-\r
-\r
-\r
-\r
-//\r
-#define EFI_ACTIVE_BIOS_PROTOCOL_GUID \\r
- { \\r
- 0xebbe2d1b, 0x1647, 0x4bda, 0xab, 0x9a, 0x78, 0x63, 0xe3, 0x96, 0xd4, 0x1a \\r
- }\r
-extern EFI_GUID gEfiActiveBiosProtocolGuid;\r
-\r
-///\r
-/// Forward reference for ANSI C compatibility\r
-///\r
-typedef struct _EFI_ACTIVE_BIOS_PROTOCOL EFI_ACTIVE_BIOS_PROTOCOL;\r
-\r
-///\r
-/// Protocol definitions\r
-///\r
-typedef enum {\r
- ActiveBiosStateSpi,\r
- ActiveBiosStatePci, /// Obsolete since VLV\r
- ActiveBiosStateLpc,\r
- ActiveBiosStateMax\r
-} EFI_ACTIVE_BIOS_STATE;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_ACTIVE_BIOS_SET_ACTIVE_BIOS_STATE) (\r
- IN EFI_ACTIVE_BIOS_PROTOCOL * This,\r
- IN EFI_ACTIVE_BIOS_STATE DesiredState,\r
- IN UINTN Key\r
- )\r
-/**\r
-\r
- @brief\r
- Change the current active BIOS settings to the requested state.\r
- The caller is responsible for requesting a supported state from\r
- the EFI_ACTIVE_BIOS_STATE selections.\r
- This will fail if someone has locked the interface and the correct key is\r
- not provided.\r
-\r
- @param[in] This Pointer to the EFI_ACTIVE_BIOS_PROTOCOL instance.\r
- @param[in] DesiredState The requested state to configure the system for.\r
- @param[in] Key If the interface is locked, Key must be the Key\r
- returned from the LockState function call.\r
-\r
- @retval EFI_SUCCESS The function completed successfully\r
- @retval EFI_ACCESS_DENIED The interface is currently locked.\r
-\r
-**/\r
-;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_ACTIVE_BIOS_LOCK_ACTIVE_BIOS_STATE) (\r
- IN EFI_ACTIVE_BIOS_PROTOCOL * This,\r
- IN BOOLEAN Lock,\r
- IN OUT UINTN *Key\r
- );\r
-\r
-/**\r
-\r
- @brief\r
- Lock the current active BIOS state from further changes. This allows a\r
- caller to implement a critical section. This is optionally supported\r
- functionality. Size conscious implementations may choose to require\r
- callers cooperate without support from this protocol.\r
-\r
- @param[in] This Pointer to the EFI_ACTIVE_BIOS_PROTOCOL instance.\r
- @param[in] Lock TRUE to lock the current state, FALSE to unlock.\r
- @param[in] Key If Lock is TRUE, then a key will be returned. If\r
- Lock is FALSE, the key returned from the prior call\r
- to lock the protocol must be provided to unlock the\r
- protocol. The value of Key is undefined except that\r
- it cannot be 0.\r
-\r
- @retval EFI_SUCCESS Command succeed.\r
- @exception EFI_UNSUPPORTED The function is not supported.\r
- @retval EFI_ACCESS_DENIED The interface is currently locked.\r
- @retval EFI_DEVICE_ERROR Device error, command aborts abnormally.\r
-\r
-**/\r
-\r
-///\r
-/// Protocol definition\r
-///\r
-/// Note that some functions are optional. This means that they may be NULL.\r
-/// Caller is required to verify that an optional function is defined by checking\r
-/// that the value is not NULL.\r
-///\r
-struct _EFI_ACTIVE_BIOS_PROTOCOL {\r
- EFI_ACTIVE_BIOS_STATE State;\r
- EFI_ACTIVE_BIOS_SET_ACTIVE_BIOS_STATE SetState;\r
- EFI_ACTIVE_BIOS_LOCK_ACTIVE_BIOS_STATE LockState;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/**\r
- This protocol is used to report and control what BIOS is mapped to the\r
- BIOS address space anchored at 4GB boundary.\r
-\r
- This protocol is EFI compatible.\r
-\r
- E.G. For current generation ICH, the 4GB-16MB to 4GB range can be mapped\r
- to PCI, SPI, or FWH.\r
-\r
-Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-**/\r
-\r
-\r
-#ifndef _EFI_ACTIVE_BIOS_PROTOCOL_H_\r
-#define _EFI_ACTIVE_BIOS_PROTOCOL_H_\r
-\r
-//\r
-// Define the protocol GUID\r
-//\r
-#define EFI_ACTIVE_BIOS_PROTOCOL_GUID \\r
- { 0xebbe2d1b, 0x1647, 0x4bda, {0xab, 0x9a, 0x78, 0x63, 0xe3, 0x96, 0xd4, 0x1a} }\r
-\r
-typedef struct _EFI_ACTIVE_BIOS_PROTOCOL EFI_ACTIVE_BIOS_PROTOCOL;\r
-\r
-//\r
-// Protocol definitions\r
-//\r
-typedef enum {\r
- ActiveBiosStateSpi,\r
- ActiveBiosStatePci,\r
- ActiveBiosStateLpc,\r
- ActiveBiosStateMax\r
-} EFI_ACTIVE_BIOS_STATE;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_ACTIVE_BIOS_SET_ACTIVE_BIOS_STATE) (\r
- IN EFI_ACTIVE_BIOS_PROTOCOL *This,\r
- IN EFI_ACTIVE_BIOS_STATE DesiredState,\r
- IN UINTN Key\r
- );\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Change the current active BIOS settings to the requested state.\r
- The caller is responsible for requesting a supported state from\r
- the EFI_ACTIVE_BIOS_STATE selections.\r
-\r
- This will fail if someone has locked the interface and the correct key is\r
- not provided.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_ACTIVE_BIOS_PROTOCOL instance.\r
- DesiredState The requested state to configure the system for.\r
- Key If the interface is locked, Key must be the Key\r
- returned from the LockState function call.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Command succeed.\r
- EFI_ACCESS_DENIED The interface is currently locked.\r
- EFI_DEVICE_ERROR Device error, command aborts abnormally.\r
-\r
---*/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_ACTIVE_BIOS_LOCK_ACTIVE_BIOS_STATE) (\r
- IN EFI_ACTIVE_BIOS_PROTOCOL *This,\r
- IN BOOLEAN Lock,\r
- IN OUT UINTN *Key\r
- );\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Lock the current active BIOS state from further changes. This allows a\r
- caller to implement a critical section. This is optionally supported\r
- functionality. Size conscious implementations may choose to require\r
- callers cooperate without support from this protocol.\r
-\r
-Arguments:\r
-\r
- This Pointer to the EFI_ACTIVE_BIOS_PROTOCOL instance.\r
- Lock TRUE to lock the current state, FALSE to unlock.\r
- Key If Lock is TRUE, then a key will be returned. If\r
- Lock is FALSE, the key returned from the prior call\r
- to lock the protocol must be provided to unlock the\r
- protocol. The value of Key is undefined except that it\r
- will never be 0.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS Command succeed.\r
- EFI_UNSUPPORTED The function is not supported.\r
- EFI_ACCESS_DENIED The interface is currently locked.\r
- EFI_DEVICE_ERROR Device error, command aborts abnormally.\r
-\r
---*/\r
-\r
-//\r
-// Protocol definition\r
-//\r
-// Note that some functions are optional. This means that they may be NULL.\r
-// Caller is required to verify that an optional function is defined by checking\r
-// that the value is not NULL.\r
-//\r
-struct _EFI_ACTIVE_BIOS_PROTOCOL {\r
- EFI_ACTIVE_BIOS_STATE State;\r
- EFI_ACTIVE_BIOS_SET_ACTIVE_BIOS_STATE SetState;\r
- EFI_ACTIVE_BIOS_LOCK_ACTIVE_BIOS_STATE LockState;\r
-};\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gEfiActiveBiosProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- DxePchPolicyUpdateProtocol.h\r
-\r
-Abstract:\r
-\r
- PCH policy update protocol. This protocol is consumed by the PchDxePolicyInit driver\r
-\r
---*/\r
-#ifndef _DXE_PCH_POLICY_UPDATE_PROTOCOL_H_\r
-#define _DXE_PCH_POLICY_UPDATE_PROTOCOL_H_\r
-\r
-#include "PchRegs.h"\r
-\r
-\r
-#ifdef ECP_FLAG\r
-#define DXE_PCH_POLICY_UPDATE_PROTOCOL_GUID \\r
- { \\r
- 0x1a819e49, 0xd8ee, 0x48cb, 0x9a, 0x9c, 0xa, 0xa0, 0xd2, 0x81, 0xa, 0x38 \\r
- }\r
-#else\r
-#define DXE_PCH_POLICY_UPDATE_PROTOCOL_GUID \\r
- { \\r
- 0x1a819e49, 0xd8ee, 0x48cb, \\r
- { \\r
- 0x9a, 0x9c, 0xa, 0xa0, 0xd2, 0x81, 0xa, 0x38 \\r
- } \\r
- }\r
-#endif\r
-\r
-extern EFI_GUID gDxePchPolicyUpdateProtocolGuid;\r
-#define DXE_PCH_POLICY_UPDATE_PROTOCOL_REVISION_1 1\r
-\r
-//\r
-// ------------ General PCH policy Update protocol definition ------------\r
-//\r
-struct _DXE_PCH_POLICY_UPDATE_PROTOCOL {\r
- UINT8 Revision;\r
-};\r
-\r
-typedef struct _DXE_PCH_POLICY_UPDATE_PROTOCOL DXE_PCH_POLICY_UPDATE_PROTOCOL;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2013 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
---*/\r
-\r
-\r
-/*++\r
-Module Name:\r
-\r
- EmmcCardInfoProtocol.h\r
-\r
-Abstract:\r
-\r
- Interface definition for EFI_EMMC_CARD_INFO_PROTOCOL\r
-\r
---*/\r
-\r
-\r
-#ifndef _EMMC_CARD_INFO_H_\r
-#define _EMMC_CARD_INFO_H_\r
-\r
-#define EFI_EMMC_CARD_INFO_PROTOCOL_GUID \\r
- { \\r
- 0x1ebe5ab9, 0x2129, 0x49e7, {0x84, 0xd7, 0xee, 0xb9, 0xfc, 0xe5, 0xde, 0xdd } \\r
- }\r
-\r
-typedef struct _EFI_EMMC_CARD_INFO_PROTOCOL EFI_EMMC_CARD_INFO_PROTOCOL;\r
-\r
-\r
-//\r
-// EMMC Card info Structures\r
-//\r
-struct _EFI_EMMC_CARD_INFO_PROTOCOL {\r
- CARD_DATA *CardData;\r
-};\r
-\r
-extern EFI_GUID gEfiEmmcCardInfoProtocolGuid;\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Gpio.h\r
-\r
-Abstract:\r
-\r
-EFI 2.0 PEIM to provide platform specific information to other\r
-modules and to do some platform specific initialization.\r
-\r
---*/\r
-\r
-#ifndef _PEI_GPIO_H\r
-#define _PEI_GPIO_H\r
-\r
-//#include "Efi.h"\r
-//#include "EfiCommonLib.h"\r
-//#include "Pei.h"\r
-//#include "Numbers.h"\r
-\r
-////\r
-//// GPIO Register Settings for BeaverBridge (FFVS) (Cedarview/Tigerpoint)\r
-////\r
-//// Field Descriptions:\r
-//// USE: Defines the pin's usage model: GPIO (G) or Native (N) mode.\r
-//// I/O: Defines whether GPIOs are inputs (I) or outputs (O).\r
-//// (Note: Only meaningful for pins used as GPIOs.)\r
-//// LVL: This field gives you the initial value for "output" GPIO's.\r
-//// (Note: The output level is dependent upon whether the pin is inverted.)\r
-//// INV: Defines whether Input GPIOs activation level is inverted.\r
-//// (Note: Only affects the level sent to the GPE logic and does not\r
-//// affect the level read through the GPIO registers.)\r
-////\r
-//// Notes:\r
-//// 1. BoardID is GPIO [8:38:34]\r
-////\r
-////Signal UsedAs USE I/O LVL INV\r
-////--------------------------------------------------------------------------\r
-////GPIO0 Nonfunction G O H -\r
-////GPIO1 SMC_RUNTIME_SCI# G I - I\r
-////PIRQE#/GPIO2 Nonfunction G O H -\r
-////PIRQF#/GPIO3 Nonfunction G O H -\r
-////PIRQG#/GPIO4 Nonfunction G O H -\r
-////PIRQH#/GPIO5 Nonfunction G O H -\r
-////GPIO6 unused G O L -\r
-////GPIO7 unused G O L -\r
-////GPIO8 BOARD ID2 G I - -\r
-////GPIO9 unused G O L -\r
-////GPIO10 SMC_EXTSMI# G I - I\r
-////GPIO11 Nonfunction G O H -\r
-////GPIO12 unused G O L -\r
-////GPIO13 SMC_WAKE_SCI# G I - I\r
-////GPIO14 unused G O L -\r
-////GPIO15 unused G O L -\r
-////GPIO16 PM_DPRSLPVR N - - -\r
-////GNT5#/GPIO17 GNT5# N - - -\r
-////STPPCI#/GPIO18 PM_STPPCI# N - - -\r
-////STPCPU#/GPIO20 PM_STPCPU# N - - -\r
-////GPIO22 CRT_RefClk G I - -\r
-////GPIO23 unused G O L -\r
-////GPIO24 unused G O L -\r
-////GPIO25 DMI strap G O L -\r
-////GPIO26 unused G O L -\r
-////GPIO27 unused G O L -\r
-////GPIO28 RF_KILL# G O H -\r
-////OC5#/GPIO29 OC N - - -\r
-////OC6#/GPIO30 OC N - - -\r
-////OC7#/GPIO31 OC N - - -\r
-////CLKRUN#/GPIO32 PM_CLKRUN# N - - -\r
-////GPIO33 NC G O L -\r
-////GPIO34 BOARD ID0 G I - -\r
-////GPIO36 unused G O L -\r
-////GPIO38 BOARD ID1 G I - -\r
-////GPIO39 unused G O L -\r
-////GPIO48 unused G O L -\r
-////CPUPWRGD/GPIO49 H_PWRGD N - - -\r
-//\r
-//#define GPIO_USE_SEL_VAL 0x1FC0FFFF //GPIO1, 10, 13 is EC signal\r
-//#define GPIO_USE_SEL2_VAL 0x000100D6\r
-//#define GPIO_IO_SEL_VAL 0x00402502\r
-//#define GPIO_IO_SEL2_VAL 0x00000044\r
-//#define GPIO_LVL_VAL 0x1800083D\r
-//#define GPIO_LVL2_VAL 0x00000000\r
-//#define GPIO_INV_VAL 0x00002402\r
-//#define GPIO_BLNK_VAL 0x00000000\r
-//#define ICH_GPI_ROUTE (ICH_GPI_ROUTE_SCI(13) | ICH_GPI_ROUTE_SCI(1))\r
-\r
-//\r
-// GPIO Register Settings for CedarRock and CedarFalls platforms\r
-//\r
-// GPIO Register Settings for NB10_CRB\r
-//---------------------------------------------------------------------------------\r
-//Signal Used As USE I/O LVL\r
-//---------------------------------------------------------------------------------\r
-//\r
-// GPIO0 FP_AUDIO_DETECT G I\r
-// GPIO1 SMC_RUNTIME_SCI# G I\r
-// GPIO2 INT_PIRQE_N N I\r
-// GPIO3 INT_PIRQF_N N I\r
-// GPIO4 INT_PIRQG_N N I\r
-// GPIO5 INT_PIRQH_N N I\r
-// GPIO6\r
-// GPIO7\r
-// GPIO8\r
-// GPIO9 LPC_SIO_PME G I\r
-// GPIO10 SMC_EXTSMI_N G I\r
-// GPIO11 SMBALERT- pullup N\r
-// GPIO12 ICH_GP12 G I\r
-// GPIO13 SMC_WAKE_SCI_N G I\r
-// GPIO14 LCD_PID0 G O H\r
-// GPIO15 CONFIG_MODE_N G I\r
-// GPIO16 PM_DPRSLPVR N\r
-// GPIO17 SPI_SELECT_STRAP1\r
-// /L_BKLTSEL0_N G I\r
-// GPIO18 PM_STPPCI_N N\r
-// GPIO19\r
-// GPIO20 PM_STPCPU_N N\r
-// GPIO21\r
-// GPIO22 REQ4B G I\r
-// GPIO23 L_DRQ1_N N\r
-// GPIO24 CRB_SV_DET_N G O H\r
-// GPIO25 DMI strap\r
-// / L_BKLTSEL1_N G O H\r
-// GPIO26 LCD_PID1 G O H\r
-// GPIO27 TPEV_DDR3L_DETECT G O H\r
-// GPIO28 RF_KILL G O H:enable\r
-// GPIO29 OC N\r
-// GPIO30 OC N\r
-// GPIO31 OC N\r
-// GPIO32 PM_CLKRUN_N Native\r
-// GPIO33 MFG_MODE_N G I\r
-// GPIO34 BOARD ID0 G I\r
-// GPIO35\r
-// GPIO36 SV_SET_UP G O H\r
-// GPIO37\r
-// GPIO38 BOARD ID1 G I\r
-// GPIO39 BOARD ID2 G I\r
-// GPIO48 FLASH_SEL0 N\r
-// GPIO49 H_PWRGD N\r
-\r
-#define ICH_GPI_ROUTE_SMI(Gpio) ((( 0 << ((Gpio * 2) + 1)) | (1 << (Gpio * 2))))\r
-#define ICH_GPI_ROUTE_SCI(Gpio) ((( 1 << ((Gpio * 2) + 1)) | (0 << (Gpio * 2))))\r
-\r
-#define GPIO_USE_SEL_VAL 0X1F42F7C3\r
-#define GPIO_USE_SEL2_VAL 0X000000D6\r
-#define GPIO_IO_SEL_VAL 0X1042B73F\r
-#define GPIO_IO_SEL2_VAL 0X000100C6\r
-#define GPIO_LVL_VAL 0X1F15F601\r
-#define GPIO_LVL2_VAL 0X000200D7\r
-#define GPIO_INV_VAL 0x00002602\r
-#define GPIO_BLNK_VAL 0x00040000\r
-#define ICH_GPI_ROUTE (ICH_GPI_ROUTE_SCI(13) | ICH_GPI_ROUTE_SCI(1))\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- HwWatchdogTimer.h\r
-\r
-Abstract:\r
-\r
-\r
---*/\r
-\r
-#ifndef __EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL_H__\r
-#define __EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL_H__\r
-\r
-#define EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL_GUID \\r
- { 0xd5b06d16, 0x2ea1, 0x4def, 0x98, 0xd0, 0xa0, 0x5d, 0x40, 0x72, 0x84, 0x17 }\r
-\r
-#define EFI_WATCHDOG_TIMER_NOT_SUPPORTED_PROTOCOL_GUID \\r
- { 0xe9e156ac, 0x3203, 0x4572, 0xac, 0xdf, 0x84, 0x4f, 0xdc, 0xdb, 0x6, 0xbf }\r
-\r
-\r
-#include <Guid/HwWatchdogTimerHob.h>\r
-\r
-//\r
-// General Purpose Constants\r
-//\r
-#define ICH_INSTAFLUSH_GPIO BIT16 // BIT 16 in GPIO Level 2 is GPIO 48.\r
-#define B_INSTAFLUSH BIT4\r
-//\r
-// Other Watchdog timer values\r
-//\r
-#define WDT_COUNTDOWN_VALUE 0x14\r
-#define BDS_WDT_COUNTDOWN_VALUE 0x35\r
-\r
-\r
-//\r
-// Prototypes for the Watchdog Timer Driver Protocol\r
-//\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_START_TIMER) (\r
- VOID\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service begins the Watchdog Timer countdown. If the countdown completes prior to\r
- Stop Timer or Restart Timer the system will reset.\r
-\r
- Arguments:\r
- None\r
-\r
- Returns:\r
- EFI_SUCCESS - Operation completed successfully\r
- EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
---*/\r
-\r
-\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_WATCHDOG_RESET_TIMER) (\r
- VOID\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service resets the Watchdog Timer countdown and should only be called after the\r
- Start Timer function.\r
-\r
- Arguments:\r
- None\r
-\r
- Returns:\r
- EFI_SUCCESS - Operation completed successfully\r
- EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
---*/\r
-\r
-\r
-\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_RESTART_TIMER) (\r
- VOID\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service restarts the Watchdog Timer countdown and should only be called after the\r
- Start Timer function.\r
-\r
- Arguments:\r
- None\r
-\r
- Returns:\r
- EFI_SUCCESS - Operation completed successfully\r
- EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
---*/\r
-\r
-\r
-\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_STOP_TIMER) (\r
- VOID\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service disables the Watchdog Timer countdown.\r
-\r
- Arguments:\r
- None\r
-\r
- Returns:\r
- EFI_SUCCESS - Operation completed successfully\r
- EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
---*/\r
-\r
-\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_CHECK_TIMEOUT) (\r
- OUT HW_WATCHDOG_TIMEOUT *WatchdogTimeout\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service disables the Watchdog Timer countdown.\r
-\r
- Arguments:\r
- None\r
-\r
- Returns:\r
- EFI_SUCCESS - Operation completed successfully\r
- EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
---*/\r
-\r
-\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_FORCE_REBOOT) (\r
- IN BOOLEAN ForceTimeout,\r
- IN UINT8 ResetType\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service forces a reboot of the system due to a reset of the POWERGOOD_PS,\r
- POWERGOOD_CLK, and the BSEL Override\r
-\r
- Arguments:\r
- None\r
-\r
- Returns:\r
- This function should not return!\r
-\r
- EFI_DEVICE_ERROR - The command was unsuccessful and a reboot did not occur\r
-\r
---*/\r
-\r
-\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_KNOWN_RESET) (\r
- IN BOOLEAN AllowReset\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service notifies the Watchdog Timer of the fact that a known reset is occuring.\r
-\r
- Arguments:\r
- AllowReset - TRUE if a Reset is currently expected\r
- FALSE if a Reset is not currently expected\r
-\r
- Returns:\r
- This function should not return!\r
-\r
- EFI_DEVICE_ERROR - The command was unsuccessful and a reboot did not occur\r
-\r
---*/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_GET_TIMER_COUNT_DOWN_PERIOD)(\r
- OUT UINT32 *CountdownValue\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service reads the current Watchdog Timer countdown reload value.\r
-\r
- Arguments:\r
- CountdownValue - pointer to UINT32 to return the value of the reload register.\r
-\r
- Returns:\r
- EFI_SUCCESS - Operation completed successfully\r
- EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
---*/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SET_TIMER_COUNT_DOWN_PERIOD)(\r
- OUT UINT32 CountdownValue\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service reads the current Watchdog Timer countdown reload value.\r
-\r
- Arguments:\r
- CountdownValue - Value to set the reload register.\r
-\r
- Returns:\r
- EFI_SUCCESS - Operation completed successfully\r
- EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
---*/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_WATCHDOG_CLEAR_TIMER_STATE) (\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service clears the state that indicates the Watchdog Timer fired.\r
-\r
- Arguments:\r
-\r
- Returns:\r
- EFI_SUCCESS - Operation completed successfully\r
- EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
---*/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_STALL_WATCHDOG_COUNTDOWN) (\r
- IN BOOLEAN Stall\r
- );\r
-/*++\r
-\r
- Routine Description:\r
- This service disables the Watchdog Timer countdown. It also closes the recurring restart event\r
- if the event exists.\r
-\r
- Arguments:\r
- Stall - TRUE = Stop the timer countdown\r
- FALSE = Start the timer countdown\r
-\r
- Returns:\r
- EFI_SUCCESS - Operation completed successfully\r
- EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
---*/\r
-\r
-typedef struct _EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL {\r
- EFI_WATCHDOG_START_TIMER StartWatchdogTimer;\r
- PEI_WATCHDOG_RESET_TIMER ResetWatchdogTimeout;\r
- EFI_WATCHDOG_RESTART_TIMER RestartWatchdogTimer;\r
- EFI_WATCHDOG_STOP_TIMER StopWatchdogTimer;\r
- EFI_WATCHDOG_CHECK_TIMEOUT CheckWatchdogTimeout;\r
- EFI_WATCHDOG_FORCE_REBOOT ForceReboot;\r
- EFI_WATCHDOG_KNOWN_RESET AllowKnownReset;\r
- EFI_GET_TIMER_COUNT_DOWN_PERIOD GetCountdownPeriod;\r
- EFI_SET_TIMER_COUNT_DOWN_PERIOD SetCountdownPeriod;\r
- PEI_WATCHDOG_CLEAR_TIMER_STATE ClearTimerState;\r
- EFI_STALL_WATCHDOG_COUNTDOWN StallWatchdogCountdown;\r
-} EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiWatchdogTimerDriverProtocolGuid;\r
-extern EFI_GUID gEfiWatchdogTimerNotSupportedProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- I2C bus interface\r
-\r
- This layer provides I/O access to an I2C device.\r
-\r
- Copyright (c) 2012, Intel Corporation. All rights reserved.\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __I2C_BUS_H__\r
-#define __I2C_BUS_H__\r
-\r
-#include <Protocol/I2cHostMcg.h>\r
-\r
-///\r
-/// I2C bus protocol\r
-///\r
-typedef struct _EFI_I2C_BUS_PROTOCOL EFI_I2C_BUS_PROTOCOL;\r
-\r
-\r
-/**\r
- Perform an I2C operation on the device\r
-\r
- This routine must be called at or below TPL_NOTIFY. For synchronous\r
- requests this routine must be called at or below TPL_CALLBACK.\r
-\r
- N.B. The typical consumers of this API are the third party I2C\r
- drivers. Extreme care must be taken by other consumers of this\r
- API to prevent confusing the third party I2C drivers due to a\r
- state change at the I2C device which the third party I2C drivers\r
- did not initiate. I2C platform drivers may use this API within\r
- these guidelines.\r
-\r
- This routine queues an operation to the I2C controller for execution\r
- on the I2C bus.\r
-\r
- As an upper layer driver writer, the following need to be provided\r
- to the platform vendor:\r
-\r
- 1. ACPI CID value or string - this is used to connect the upper layer\r
- driver to the device.\r
- 2. Slave address array guidance when the I2C device uses more than one\r
- slave address. This is used to access the blocks of hardware within\r
- the I2C device.\r
-\r
- @param[in] This Address of an EFI_I2C_BUS_PROTOCOL\r
- structure\r
- @param[in] SlaveAddressIndex Index into an array of slave addresses for\r
- the I2C device. The values in the array are\r
- specified by the board designer, with the\r
- I2C device driver writer providing the slave\r
- address order.\r
-\r
- For devices that have a single slave address,\r
- this value must be zero. If the I2C device\r
- uses more than one slave address then the third\r
- party (upper level) I2C driver writer needs to\r
- specify the order of entries in the slave address\r
- array.\r
-\r
- \ref ThirdPartyI2cDrivers "Third Party I2C Drivers"\r
- section in I2cMaster.h.\r
- @param[in] Event Event to set for asynchronous operations,\r
- NULL for synchronous operations\r
- @param[in] RequestPacket Address of an EFI_I2C_REQUEST_PACKET\r
- structure describing the I2C operation\r
- @param[out] I2cStatus Optional buffer to receive the I2C operation\r
- completion status\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_ABORTED The request did not complete because the driver\r
- was shutdown.\r
- @retval EFI_ACCESS_DENIED Invalid SlaveAddressIndex value\r
- @retval EFI_BAD_BUFFER_SIZE The WriteBytes or ReadBytes buffer size is too large.\r
- @retval EFI_DEVICE_ERROR There was an I2C error (NACK) during the operation.\r
- This could indicate the slave device is not present.\r
- @retval EFI_INVALID_PARAMETER RequestPacket is NULL\r
- @retval EFI_INVALID_PARAMETER TPL is too high\r
- @retval EFI_NO_RESPONSE The I2C device is not responding to the\r
- slave address. EFI_DEVICE_ERROR may also be\r
- returned if the controller can not distinguish\r
- when the NACK occurred.\r
- @retval EFI_NOT_FOUND I2C slave address exceeds maximum address\r
- @retval EFI_NOT_READY I2C bus is busy or operation pending, wait for\r
- the event and then read status pointed to by\r
- the request packet.\r
- @retval EFI_OUT_OF_RESOURCES Insufficient memory for I2C operation\r
- @retval EFI_TIMEOUT The transaction did not complete within an internally\r
- specified timeout period.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_BUS_START_REQUEST) (\r
- IN CONST EFI_I2C_BUS_PROTOCOL *This,\r
- IN UINTN SlaveAddressIndex,\r
- IN EFI_EVENT Event OPTIONAL,\r
- IN CONST EFI_I2C_REQUEST_PACKET *RequestPacket,\r
- OUT EFI_STATUS *I2cStatus OPTIONAL\r
- );\r
-\r
-///\r
-/// The I2C bus protocol enables access to a specific device on the I2C bus.\r
-///\r
-/// Each I2C device is described as an ACPI node (HID, UID and CID) within the\r
-/// platform layer. The I2C bus protocol enumerates the I2C devices in the\r
-/// platform and creates a unique handle and device path for each I2C device.\r
-///\r
-/// I2C slave addressing is abstracted to validate addresses and limit operation\r
-/// to the specified I2C device. The third party providing the I2C device support\r
-/// provides an ordered list of slave addresses for the I2C device to the team\r
-/// building the platform layer. The platform team must preserve the order of the\r
-/// supplied list. SlaveAddressCount is the number of entries in this list or\r
-/// array within the platform layer. The third party device support references\r
-/// a slave address using an index into the list or array in the range of zero\r
-/// to SlaveAddressCount - 1.\r
-///\r
-struct _EFI_I2C_BUS_PROTOCOL {\r
- ///\r
- /// Start an I2C operation on the bus\r
- ///\r
- EFI_I2C_BUS_START_REQUEST StartRequest;\r
-\r
- ///\r
- /// The maximum number of slave addresses for the I2C device. The caller may\r
- /// validate this value as a check on the platform layer's configuration. Slave\r
- /// address selection uses an index value in the range of zero to SlaveAddressCount - 1.\r
- ///\r
- UINTN SlaveAddressCount;\r
-\r
- ///\r
- /// Hardware revision - Matches the ACPI _HRV value\r
- ///\r
- /// The HardwareRevision value allows a single driver to support multiple hardware\r
- /// revisions and implement the necessary workarounds for limitations within the\r
- /// hardware.\r
- ///\r
- UINT32 HardwareRevision;\r
-\r
- ///\r
- /// The maximum number of bytes the I2C host controller\r
- /// is able to receive from the I2C bus.\r
- ///\r
- UINT32 MaximumReceiveBytes;\r
-\r
- ///\r
- /// The maximum number of bytes the I2C host controller\r
- /// is able to send on the I2C bus.\r
- ///\r
- UINT32 MaximumTransmitBytes;\r
-\r
- ///\r
- /// The maximum number of bytes in the I2C bus transaction.\r
- ///\r
- UINT32 MaximumTotalBytes;\r
-};\r
-\r
-///\r
-/// GUID for the I2C bus protocol\r
-///\r
-extern EFI_GUID gEfiI2cBusProtocolGuid;\r
-\r
-#endif // __I2C_BUS_H__\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2008 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PchExtendedReset.h\r
-\r
-Abstract:\r
-\r
- PCH Extended Reset Protocol\r
-\r
---*/\r
-#ifndef _EFI_PCH_EXTENDED_RESET_H_\r
-#define _EFI_PCH_EXTENDED_RESET_H_\r
-\r
-\r
-\r
-//\r
-#define EFI_PCH_EXTENDED_RESET_PROTOCOL_GUID \\r
- { \\r
- 0xf0bbfca0, 0x684e, 0x48b3, 0xba, 0xe2, 0x6c, 0x84, 0xb8, 0x9e, 0x53, 0x39 \\r
- }\r
-extern EFI_GUID gEfiPchExtendedResetProtocolGuid;\r
-\r
-//\r
-// Forward reference for ANSI C compatibility\r
-//\r
-typedef struct _EFI_PCH_EXTENDED_RESET_PROTOCOL EFI_PCH_EXTENDED_RESET_PROTOCOL;\r
-\r
-//\r
-// Related Definitions\r
-//\r
-//\r
-// PCH Extended Reset Types\r
-//\r
-typedef struct {\r
- UINT8 PowerCycle : 1; // 0: Disabled*; 1: Enabled\r
- UINT8 GlobalReset : 1; // 0: Disabled*; 1: Enabled\r
- UINT8 SusPwrDnAck : 1; // 0: Do Nothing;\r
- // 1: GPIO[30](SUS_PWR_DN_ACK) level is set low prior to Global Reset(for systems with an embedded controller)\r
- UINT8 RsvdBits : 5; // Reserved fields for future expansion w/o protocol change\r
-} PCH_EXTENDED_RESET_TYPES;\r
-\r
-//\r
-// Member functions\r
-//\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_PCH_EXTENDED_RESET) (\r
- IN EFI_PCH_EXTENDED_RESET_PROTOCOL * This,\r
- IN PCH_EXTENDED_RESET_TYPES PchExtendedResetTypes\r
- );\r
-\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Execute Pch Extended Reset from the host controller.\r
-\r
-Arguments:\r
-\r
- This - Pointer to the EFI_PCH_EXTENDED_RESET_PROTOCOL instance.\r
- PchExtendedResetTypes - Pch Extended Reset Types which includes PowerCycle, Globalreset.\r
-\r
-Returns:\r
-\r
- Does not return if the reset takes place.\r
- EFI_INVALID_PARAMETER - If ResetType is invalid.\r
-\r
---*/\r
-\r
-//\r
-// Interface structure for the Pch Extended Reset Protocol\r
-//\r
-struct _EFI_PCH_EXTENDED_RESET_PROTOCOL {\r
- EFI_PCH_EXTENDED_RESET Reset;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchInfo.h\r
-\r
- @brief\r
- This file defines the PCH Info Protocol.\r
-\r
-**/\r
-#ifndef _PCH_INFO_H_\r
-#define _PCH_INFO_H_\r
-\r
-\r
-#define EFI_PCH_INFO_PROTOCOL_GUID \\r
- { \\r
- 0xd31f0400, 0x7d16, 0x4316, 0xbf, 0x88, 0x60, 0x65, 0x88, 0x3b, 0x40, 0x2b \\r
- }\r
-extern EFI_GUID gEfiPchInfoProtocolGuid;\r
-\r
-///\r
-/// Forward reference for ANSI C compatibility\r
-///\r
-typedef struct _EFI_PCH_INFO_PROTOCOL EFI_PCH_INFO_PROTOCOL;\r
-\r
-///\r
-/// Protocol revision number\r
-/// Any backwards compatible changes to this protocol will result in an update in the revision number\r
-/// Major changes will require publication of a new protocol\r
-///\r
-/// Revision 1: Original version\r
-///\r
-#define PCH_INFO_PROTOCOL_REVISION_1 1\r
-#define PCH_INFO_PROTOCOL_REVISION_2 2\r
-\r
-///\r
-/// RCVersion[7:0] is the release number.\r
-/// For example:\r
-/// VlvFramework 0.6.0-01 should be 00 06 00 01 (0x00060001)\r
-/// VlvFramework 0.6.2 should be 00 06 02 00 (0x00060200)\r
-///\r
-#define PCH_RC_VERSION 0x01000000\r
-\r
-///\r
-/// Protocol definition\r
-///\r
-struct _EFI_PCH_INFO_PROTOCOL {\r
- UINT8 Revision;\r
- UINT8 BusNumber;\r
- UINT32 RCVersion;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2013 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchPlatformPolicy.h\r
-\r
- @brief\r
- PCH policy protocol produced by a platform driver specifying various\r
- expected PCH settings. This protocol is consumed by the PCH drivers.\r
-\r
-**/\r
-#ifndef _PCH_PLATFORM_POLICY_H_\r
-#define _PCH_PLATFORM_POLICY_H_\r
-\r
-\r
-//\r
-#include "PchRegs.h"\r
-#ifndef ECP_FLAG\r
-#include "Uefi.h"\r
-#endif\r
-\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_GUID \\r
- { \\r
- 0x4b0165a9, 0x61d6, 0x4e23, 0xa0, 0xb5, 0x3e, 0xc7, 0x9c, 0x2e, 0x30, 0xd5 \\r
- }\r
-extern EFI_GUID gDxePchPlatformPolicyProtocolGuid;\r
-\r
-///\r
-/// Forward reference for ANSI C compatibility\r
-///\r
-typedef struct _DXE_PCH_PLATFORM_POLICY_PROTOCOL DXE_PCH_PLATFORM_POLICY_PROTOCOL;\r
-\r
-///\r
-/// Protocol revision number\r
-/// Any backwards compatible changes to this protocol will result in an update in the revision number\r
-/// Major changes will require publication of a new protocol\r
-///\r
-/// Revision 1: Original version\r
-///\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_1 1\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_2 2\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_3 3\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_4 4\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_5 5\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_6 6\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_7 7\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_8 8\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_9 9\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_10 10\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_11 11\r
-#define DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_12 12\r
-\r
-///\r
-/// Generic definitions for device enabling/disabling used by PCH code.\r
-///\r
-#define PCH_DEVICE_ENABLE 1\r
-#define PCH_DEVICE_DISABLE 0\r
-\r
-///\r
-/// ---------------------------- Device Enabling ------------------------------\r
-///\r
-/// PCH Device enablings\r
-///\r
-typedef struct {\r
- UINT8 Lan : 1; /// 0: Disable; 1: Enable\r
- UINT8 Azalia : 2; /// 0: Disable; 1: Enable; 2: Auto\r
- UINT8 Sata : 1; /// 0: Disable; 1: Enable\r
- UINT8 Smbus : 1; /// 0: Disable; 1: Enable\r
- UINT8 LpeEnabled : 2; /// 0: Disabled; 1: PCI Mode 2: ACPI Mode\r
- UINT8 Reserved[1]; /// Reserved fields for future expansion w/o protocol change\r
-} PCH_DEVICE_ENABLING;\r
-\r
-///\r
-/// ---------------------------- USB Config -----------------------------\r
-///\r
-///\r
-/// Overcurrent pins\r
-///\r
-typedef enum {\r
- PchUsbOverCurrentPin0 = 0,\r
- PchUsbOverCurrentPin1,\r
- PchUsbOverCurrentPin2,\r
- PchUsbOverCurrentPin3,\r
- PchUsbOverCurrentPin4,\r
- PchUsbOverCurrentPin5,\r
- PchUsbOverCurrentPin6,\r
- PchUsbOverCurrentPin7,\r
- PchUsbOverCurrentPinSkip,\r
- PchUsbOverCurrentPinMax\r
-} PCH_USB_OVERCURRENT_PIN;\r
-\r
-typedef struct {\r
- UINT8 Enable : 1; /// 0: Disable; 1: Enable. This would take effect while UsbPerPortCtl is enabled\r
- UINT8 Panel : 1; /// 0: Back Panel Port; 1: Front Panel Port.\r
- UINT8 Dock : 1; /// 0: Not docking port; 1: Docking Port.\r
- UINT8 Rsvdbits : 5;\r
-} PCH_USB_PORT_SETTINGS;\r
-\r
-typedef struct {\r
- UINT8 Enable : 1; /// 0: Disable; 1: Enable\r
- UINT8 Rsvdbits : 7;\r
-} PCH_USB20_CONTROLLER_SETTINGS;\r
-\r
-typedef struct {\r
- UINT8 Enable : 2; /// 0: 0: Disabled; 1: PCI Mode 2: ACPI Mode\r
- UINT8 Rsvdbits : 6;\r
-} PCH_USBOTG_CONTROLLER_SETTINGS;\r
-\r
-#define PCH_XHCI_MODE_OFF 0\r
-#define PCH_XHCI_MODE_ON 1\r
-#define PCH_XHCI_MODE_AUTO 2\r
-#define PCH_XHCI_MODE_SMARTAUTO 3\r
-\r
-#define PCH_EHCI_DEBUG_OFF 0\r
-#define PCH_EHCI_DEBUG_ON 1\r
-\r
-#define PCH_USB_FRONT_PANEL 1\r
-#define PCH_USB_BACK_PANEL 0\r
-\r
-typedef struct {\r
- UINT8 Mode : 2; /// 0: Disable; 1: Enable, 2: Auto, 3: Smart Auto\r
- UINT8 PreBootSupport : 1; /// 0: No xHCI driver available; 1: xHCI driver available\r
- UINT8 XhciStreams : 1; /// 0: Disable; 1: Enable\r
- UINT8 Rsvdbits : 4;\r
-} PCH_USB30_CONTROLLER_SETTINGS;\r
-\r
-typedef struct {\r
- UINT8 UsbPerPortCtl : 1; /// 0: Disable; 1: Enable Per-port enable control\r
- UINT8 Ehci1Usbr : 1; /// 0: Disable; 1: Enable EHCI 1 USBR\r
- UINT8 RsvdBits : 6;\r
- PCH_USB_PORT_SETTINGS PortSettings[PCH_USB_MAX_PHYSICAL_PORTS];\r
- PCH_USB20_CONTROLLER_SETTINGS Usb20Settings[PchEhciControllerMax];\r
- PCH_USB30_CONTROLLER_SETTINGS Usb30Settings;\r
- PCH_USBOTG_CONTROLLER_SETTINGS UsbOtgSettings;\r
- PCH_USB_OVERCURRENT_PIN Usb20OverCurrentPins[PCH_USB_MAX_PHYSICAL_PORTS];\r
- PCH_USB_OVERCURRENT_PIN Usb30OverCurrentPins[PCH_XHCI_MAX_USB3_PORTS];\r
- ///\r
- /// The length of Usb Port to configure the USB transmitter,\r
- /// Bits [16:4] represents length of Usb Port in inches using octal format and [3:0] is for the decimal Point.\r
- ///\r
- UINT16 Usb20PortLength[PCH_EHCI_MAX_PORTS];\r
- UINT16 EhciDebug;\r
- UINT16 UsbXhciLpmSupport;\r
-\r
-} PCH_USB_CONFIG;\r
-\r
-///\r
-/// ---------------------------- PCI Express Config ----------------------\r
-///\r
-/// The values before AutoConfig match the setting of PCI Express Base Specification 1.1, please be careful for adding new feature\r
-///\r
-typedef enum {\r
- PchPcieAspmDisabled,\r
- PchPcieAspmL0s,\r
- PchPcieAspmL1,\r
- PchPcieAspmL0sL1,\r
- PchPcieAspmAutoConfig,\r
- PchPcieAspmMax\r
-} PCH_PCI_EXPRESS_ASPM_CONTROL;\r
-\r
-///\r
-/// Refer to PCH EDS for the PCH implementation values corresponding\r
-/// to below PCI-E spec defined ranges\r
-///\r
-typedef enum {\r
- PchPciECompletionTO_Default,\r
- PchPciECompletionTO_50_100us,\r
- PchPciECompletionTO_1_10ms,\r
- PchPciECompletionTO_16_55ms,\r
- PchPciECompletionTO_65_210ms,\r
- PchPciECompletionTO_260_900ms,\r
- PchPciECompletionTO_1_3P5s,\r
- PchPciECompletionTO_4_13s,\r
- PchPciECompletionTO_17_64s,\r
- PchPciECompletionTO_Disabled\r
-} PCH_PCIE_COMPLETION_TIMEOUT;\r
-\r
-typedef struct {\r
- UINT8 Enable : 1; /// Root Port enabling, 0: Disable; 1: Enable.\r
- UINT8 Hide : 1; /// Whether or not to hide the configuration space of this port\r
- UINT8 SlotImplemented : 1;\r
- UINT8 HotPlug : 1;\r
- UINT8 PmSci : 1;\r
- UINT8 ExtSync : 1; /// Extended Synch\r
- UINT8 Rsvdbits : 2;\r
- ///\r
- /// Error handlings\r
- ///\r
- UINT8 UnsupportedRequestReport : 1;\r
- UINT8 FatalErrorReport : 1;\r
- UINT8 NoFatalErrorReport : 1;\r
- UINT8 CorrectableErrorReport : 1;\r
- UINT8 PmeInterrupt : 1;\r
- UINT8 SystemErrorOnFatalError : 1;\r
- UINT8 SystemErrorOnNonFatalError : 1;\r
- UINT8 SystemErrorOnCorrectableError : 1;\r
-\r
- UINT8 AdvancedErrorReporting : 1;\r
- UINT8 TransmitterHalfSwing : 1;\r
- UINT8 Reserved : 6; /// Reserved fields for future expansion w/o protocol change\r
-\r
- UINT8 FunctionNumber; /// The function number this root port is mapped to.\r
- UINT8 PhysicalSlotNumber;\r
- PCH_PCIE_COMPLETION_TIMEOUT CompletionTimeout;\r
- PCH_PCI_EXPRESS_ASPM_CONTROL Aspm;\r
-} PCH_PCI_EXPRESS_ROOT_PORT_CONFIG;\r
-\r
-typedef struct {\r
- /**\r
- VendorId\r
-\r
- The vendor Id of Pci Express card ASPM setting override, 0xFFFF means any Vendor ID\r
-\r
- DeviceId\r
-\r
- The Device Id of Pci Express card ASPM setting override, 0xFFFF means any Device ID\r
-\r
- RevId\r
-\r
- The Rev Id of Pci Express card ASPM setting override, 0xFF means all steppings\r
-\r
- BaseClassCode\r
-\r
- The Base Class Code of Pci Express card ASPM setting override, 0xFF means all base class\r
-\r
- SubClassCode\r
-\r
- The Sub Class Code of Pci Express card ASPM setting override, 0xFF means all sub class\r
-\r
-\r
- EndPointAspm\r
-\r
- The override ASPM setting from End point\r
- **/\r
- UINT16 VendorId;\r
- UINT16 DeviceId;\r
- UINT8 RevId;\r
- UINT8 BaseClassCode;\r
- UINT8 SubClassCode;\r
- PCH_PCI_EXPRESS_ASPM_CONTROL EndPointAspm;\r
-} PCH_PCIE_DEVICE_ASPM_OVERRIDE;\r
-\r
-typedef struct {\r
- UINT16 VendorId; ///< PCI configuration space offset 0\r
- UINT16 DeviceId; ///< PCI configuration space offset 2\r
- UINT8 RevId; ///< PCI configuration space offset 8; 0xFF means all steppings\r
- /**\r
- SnoopLatency bit definition\r
- Note: All Reserved bits must be set to 0\r
-\r
- BIT[15] - When set to 1b, indicates that the values in bits 9:0 are valid\r
- When clear values in bits 9:0 will be ignored\r
- BITS[14:13] - Reserved\r
- BITS[12:10] - Value in bits 9:0 will be multiplied with the scale in these bits\r
- 000b - 1 ns\r
- 001b - 32 ns\r
- 010b - 1024 ns\r
- 011b - 32,768 ns\r
- 100b - 1,048,576 ns\r
- 101b - 33,554,432 ns\r
- 110b - Reserved\r
- 111b - Reserved\r
- BITS[9:0] - Snoop Latency Value. The value in these bits will be multiplied with\r
- the scale in bits 12:10\r
- **/\r
- UINT16 SnoopLatency;\r
- /**\r
- NonSnoopLatency bit definition\r
- Note: All Reserved bits must be set to 0\r
-\r
- BIT[15] - When set to 1b, indicates that the values in bits 9:0 are valid\r
- When clear values in bits 9:0 will be ignored\r
- BITS[14:13] - Reserved\r
- BITS[12:10] - Value in bits 9:0 will be multiplied with the scale in these bits\r
- 000b - 1 ns\r
- 001b - 32 ns\r
- 010b - 1024 ns\r
- 011b - 32,768 ns\r
- 100b - 1,048,576 ns\r
- 101b - 33,554,432 ns\r
- 110b - Reserved\r
- 111b - Reserved\r
- BITS[9:0] - Non Snoop Latency Value. The value in these bits will be multiplied with\r
- the scale in bits 12:10\r
- **/\r
- UINT16 NonSnoopLatency;\r
-} PCH_PCIE_DEVICE_LTR_OVERRIDE;\r
-\r
-typedef struct {\r
- ///\r
- /// Temp Bus Number range available to be assigned to\r
- /// each root port and its downstream devices for initialization\r
- /// of these devices before PCI Bus enumeration\r
- ///\r
- UINT8 TempRootPortBusNumMin;\r
- UINT8 TempRootPortBusNumMax;\r
- PCH_PCI_EXPRESS_ROOT_PORT_CONFIG RootPort[PCH_PCIE_MAX_ROOT_PORTS];\r
- BOOLEAN RootPortClockGating;\r
- UINT8 NumOfDevAspmOverride; /// Number of PCI Express card Aspm setting override\r
- PCH_PCIE_DEVICE_ASPM_OVERRIDE *DevAspmOverride; /// The Pointer which is point to Pci Express card Aspm setting override\r
- UINT8 PcieDynamicGating; /// Need PMC enable it first from PMC 0x3_12 MCU 318.\r
-} PCH_PCI_EXPRESS_CONFIG;\r
-\r
-\r
-///\r
-/// ---------------------------- SATA Config -----------------------------\r
-///\r
-typedef enum {\r
- PchSataSpeedSupportGen1 = 1,\r
- PchSataSpeedSupportGen2\r
-} PCH_SATA_SPEED_SUPPORT;\r
-\r
-typedef struct {\r
- UINT8 Enable : 1; /// 0: Disable; 1: Enable\r
- UINT8 HotPlug : 1; /// 0: Disable; 1: Enable\r
- UINT8 MechSw : 1; /// 0: Disable; 1: Enable\r
- UINT8 External : 1; /// 0: Disable; 1: Enable\r
- UINT8 SpinUp : 1; /// 0: Disable; 1: Enable the COMRESET initialization Sequence to the device\r
- UINT8 Rsvdbits : 3; /// Reserved fields for future expansion w/o protocol change\r
-} PCH_SATA_PORT_SETTINGS;\r
-\r
-typedef struct {\r
- PCH_SATA_PORT_SETTINGS PortSettings[PCH_AHCI_MAX_PORTS];\r
- UINT8 RaidAlternateId : 1; /// 0: Disable; 1: Enable\r
- UINT8 Raid0 : 1; /// 0: Disable; 1: Enable RAID0\r
- UINT8 Raid1 : 1; /// 0: Disable; 1: Enable RAID1\r
- UINT8 Raid10 : 1; /// 0: Disable; 1: Enable RAID10\r
- UINT8 Raid5 : 1; /// 0: Disable; 1: Enable RAID5\r
- UINT8 Irrt : 1; /// 0: Disable; 1: Enable Intel Rapid Recovery Technology\r
- UINT8 OromUiBanner : 1; /// 0: Disable; 1: Enable OROM UI and BANNER\r
- UINT8 HddUnlock : 1; /// 0: Disable; 1: Indicates that the HDD password unlock in the OS is enabled\r
-\r
- UINT8 LedLocate : 1; /// 0: Disable; 1: Indicates that the LED/SGPIO hardware is attached and ping to locate feature is enabled on the OS\r
- UINT8 IrrtOnly : 1; /// 0: Disable; 1: Allow only IRRT drives to span internal and external ports\r
- UINT8 TestMode : 1; /// 0: Disable; 1: Allow entrance to the PCH SATA test modes\r
- UINT8 SalpSupport : 1; /// 0: Disable; 1: Enable Aggressive Link Power Management\r
- UINT8 LegacyMode : 1; /// 0: Native PCI mode; 1: Legacy mode, when SATA controller is operating in IDE mode\r
- UINT8 SpeedSupport : 4; /// Indicates the maximum speed the SATA controller can support\r
- /// 1h: 1.5 Gb/s (Gen 1); 2h: 3 Gb/s(Gen 2)\r
-\r
- UINT8 Rsvdbits : 7; // Reserved fields for future expansion w/o protocol change\r
-} PCH_SATA_CONFIG;\r
-///\r
-/// --------------------------- AZALIA Config ------------------------------\r
-///\r
-typedef struct {\r
- UINT32 VendorDeviceId;\r
- UINT16 SubSystemId;\r
- UINT8 RevisionId; /// 0xFF applies to all steppings\r
- UINT8 FrontPanelSupport;\r
- UINT16 NumberOfRearJacks;\r
- UINT16 NumberOfFrontJacks;\r
-} PCH_AZALIA_VERB_TABLE_HEADER;\r
-\r
-typedef struct {\r
- PCH_AZALIA_VERB_TABLE_HEADER VerbTableHeader;\r
- UINT32 *VerbTableData;\r
-} PCH_AZALIA_VERB_TABLE;\r
-\r
-typedef struct {\r
- UINT8 Pme : 1; /// 0: Disable; 1: Enable\r
- UINT8 DS : 1; /// 0: Docking is not supported; 1:Docking is supported\r
- UINT8 DA : 1; /// 0: Docking is not attached; 1:Docking is attached\r
- UINT8 HdmiCodec : 1; /// 0: Disable; 1: Enable\r
- UINT8 AzaliaVCi : 1; /// 0: Disable; 1: Enable\r
- UINT8 Rsvdbits : 3;\r
- UINT8 AzaliaVerbTableNum; /// Number of verb tables provided by platform\r
- PCH_AZALIA_VERB_TABLE *AzaliaVerbTable; /// Pointer to the actual verb table(s)\r
- UINT16 ResetWaitTimer; /// The delay timer after Azalia reset, the value is number of microseconds\r
-} PCH_AZALIA_CONFIG;\r
-\r
-///\r
-/// --------------------------- Smbus Config ------------------------------\r
-///\r
-typedef struct {\r
- UINT8 NumRsvdSmbusAddresses;\r
- UINT8 *RsvdSmbusAddressTable;\r
-} PCH_SMBUS_CONFIG;\r
-\r
-///\r
-/// --------------------------- Miscellaneous PM Config ------------------------------\r
-///\r
-typedef struct {\r
- UINT8 MeWakeSts : 1;\r
- UINT8 MeHrstColdSts : 1;\r
- UINT8 MeHrstWarmSts : 1;\r
- UINT8 MeHostPowerDn : 1;\r
- UINT8 WolOvrWkSts : 1;\r
- UINT8 Rsvdbits : 3;\r
-} PCH_POWER_RESET_STATUS;\r
-\r
-typedef struct {\r
- UINT8 PmeB0S5Dis : 1;\r
- UINT8 WolEnableOverride : 1;\r
- UINT8 Rsvdbits : 6;\r
-} PCH_WAKE_CONFIG;\r
-\r
-typedef enum {\r
- PchSlpS360us,\r
- PchSlpS31ms,\r
- PchSlpS350ms,\r
- PchSlpS32s\r
-} PCH_SLP_S3_MIN_ASSERT;\r
-\r
-typedef enum {\r
- PchSlpS4PchTime, /// The time defined in EDS Power Sequencing and Reset Signal Timings table\r
- PchSlpS41s,\r
- PchSlpS42s,\r
- PchSlpS43s,\r
- PchSlpS44s\r
-} PCH_SLP_S4_MIN_ASSERT;\r
-\r
-typedef struct {\r
- ///\r
- /// Specify which Power/Reset bits need to be cleared by\r
- /// the PCH Init Driver.\r
- /// Usually platform drivers take care of these bits, but if\r
- /// not, let PCH Init driver clear the bits.\r
- ///\r
- PCH_POWER_RESET_STATUS PowerResetStatusClear;\r
- ///\r
- /// Specify Wake Policy\r
- ///\r
- PCH_WAKE_CONFIG WakeConfig;\r
- ///\r
- /// SLP_XX Minimum Assertion Width Policy\r
- ///\r
- PCH_SLP_S3_MIN_ASSERT PchSlpS3MinAssert;\r
- PCH_SLP_S4_MIN_ASSERT PchSlpS4MinAssert;\r
- UINT8 SlpStrchSusUp : 1; /// Enable/Disable SLP_X Stretching After SUS Well Power Up\r
- UINT8 SlpLanLowDc : 1;\r
- UINT8 Rsvdbits : 6;\r
-} PCH_MISC_PM_CONFIG;\r
-\r
-///\r
-/// --------------------------- Subsystem Vendor ID / Subsystem ID Config -----\r
-///\r
-typedef struct {\r
- UINT16 SubSystemVendorId;\r
- UINT16 SubSystemId;\r
-} PCH_DEFAULT_SVID_SID;\r
-\r
-///\r
-/// --------------------------- Lock Down Config ------------------------------\r
-///\r
-typedef struct {\r
- UINT8 GlobalSmi : 1;\r
- UINT8 BiosInterface : 1;\r
- UINT8 RtcLock : 1;\r
- UINT8 BiosLock : 1;\r
- UINT8 Rsvdbits : 4;\r
- UINT8 PchBiosLockSwSmiNumber;\r
-} PCH_LOCK_DOWN_CONFIG;\r
-//\r
-// --------------------------- Serial IRQ Config ------------------------------\r
-//\r
-typedef enum {\r
- PchQuietMode,\r
- PchContinuousMode\r
-} PCH_SIRQ_MODE;\r
-///\r
-/// Refer to SoC EDS for the details of Start Frame Pulse Width in Continuous and Quiet mode\r
-///\r
-\r
-typedef struct {\r
- BOOLEAN SirqEnable; /// Determines if enable Serial IRQ\r
- PCH_SIRQ_MODE SirqMode; /// Serial IRQ Mode Select\r
-} PCH_LPC_SIRQ_CONFIG;\r
-\r
-///\r
-/// --------------------------- Power Optimizer Config ------------------------------\r
-///\r
-typedef struct {\r
- UINT8 NumOfDevLtrOverride; /// Number of Pci Express card listed in LTR override table\r
- PCH_PCIE_DEVICE_LTR_OVERRIDE *DevLtrOverride; /// Pointer to Pci Express devices LTR override table\r
-} PCH_PWR_OPT_CONFIG;\r
-\r
-///\r
-/// --------------------- Low Power Input Output Config ------------------------\r
-///\r
-typedef struct {\r
- UINT8 LpssPciModeEnabled : 1; /// Determines if LPSS PCI Mode enabled\r
- UINT8 Dma0Enabled : 1; /// Determines if LPSS DMA1 enabled\r
- UINT8 Dma1Enabled : 1; /// Determines if LPSS DMA2 enabled\r
- UINT8 I2C0Enabled : 1; /// Determines if LPSS I2C #1 enabled\r
- UINT8 I2C1Enabled : 1; /// Determines if LPSS I2C #2 enabled\r
- UINT8 I2C2Enabled : 1; /// Determines if LPSS I2C #3 enabled\r
- UINT8 I2C3Enabled : 1; /// Determines if LPSS I2C #4 enabled\r
- UINT8 I2C4Enabled : 1; /// Determines if LPSS I2C #5 enabled\r
- UINT8 I2C5Enabled : 1; /// Determines if LPSS I2C #6 enabled\r
- UINT8 I2C6Enabled : 1; /// Determines if LPSS I2C #7 enabled\r
- UINT8 Pwm0Enabled : 1; /// Determines if LPSS PWM #1 enabled\r
- UINT8 Pwm1Enabled : 1; /// Determines if LPSS PWM #2 enabled\r
- UINT8 Hsuart0Enabled : 1; /// Determines if LPSS HSUART #1 enabled\r
- UINT8 Hsuart1Enabled : 1; /// Determines if LPSS HSUART #2 enabled\r
- UINT8 SpiEnabled : 1; /// Determines if LPSS SPI enabled\r
- UINT8 Rsvdbits : 2;\r
-} PCH_LPSS_CONFIG;\r
-\r
-///\r
-/// ----------------------------- SCC Config --------------------------------\r
-///\r
-typedef struct {\r
- UINT8 eMMCEnabled : 1; /// Determines if SCC eMMC enabled\r
- UINT8 SdioEnabled : 1; /// Determines if SCC SDIO enabled\r
- UINT8 SdcardEnabled : 1; /// Determines if SCC SD Card enabled\r
- UINT8 HsiEnabled : 1; /// Determines if SCC HSI enabled\r
- UINT8 eMMC45Enabled : 1; /// Determines if SCC eMMC 4.5 enabled\r
- UINT8 eMMC45DDR50Enabled : 1; /// Determines if DDR50 enabled for eMMC 4.5\r
- UINT8 eMMC45HS200Enabled : 1; /// Determines if HS200nabled for eMMC 4.5\r
- UINT8 Rsvdbits : 1;\r
- UINT8 SdCardSDR25Enabled : 1; /// Determines if SDR25 for SD Card\r
- UINT8 SdCardDDR50Enabled : 1; /// Determines if DDR50 for SD Card\r
- UINT8 Rsvdbits1 : 6;\r
- UINT8 eMMC45RetuneTimerValue; /// Determines retune timer value.\r
-} PCH_SCC_CONFIG;\r
-\r
-///\r
-/// ------------ General PCH Platform Policy protocol definition ------------\r
-///\r
-struct _DXE_PCH_PLATFORM_POLICY_PROTOCOL {\r
- UINT8 Revision;\r
- UINT8 BusNumber; /// PCI Bus Number of the PCH device\r
- PCH_DEVICE_ENABLING *DeviceEnabling;\r
- PCH_USB_CONFIG *UsbConfig;\r
- PCH_PCI_EXPRESS_CONFIG *PciExpressConfig;\r
-\r
- PCH_SATA_CONFIG *SataConfig;\r
- PCH_AZALIA_CONFIG *AzaliaConfig;\r
- PCH_SMBUS_CONFIG *SmbusConfig;\r
- PCH_MISC_PM_CONFIG *MiscPmConfig;\r
- PCH_DEFAULT_SVID_SID *DefaultSvidSid;\r
- PCH_LOCK_DOWN_CONFIG *LockDownConfig;\r
- PCH_LPC_SIRQ_CONFIG *SerialIrqConfig;\r
- PCH_PWR_OPT_CONFIG *PwrOptConfig;\r
- PCH_LPSS_CONFIG *LpssConfig;\r
- PCH_SCC_CONFIG *SccConfig;\r
- UINT8 IdleReserve;\r
- UINT8 EhciPllCfgEnable;\r
- UINT8 AcpiHWRed; //Hardware Reduced Mode\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchReset.h\r
-\r
- @brief\r
- PCH Reset Protocol\r
-\r
-**/\r
-#ifndef _PCH_RESET_H_\r
-#define _PCH_RESET_H_\r
-\r
-\r
-//\r
-#define PCH_RESET_PROTOCOL_GUID \\r
- { \\r
- 0xdb63592c, 0xb8cc, 0x44c8, 0x91, 0x8c, 0x51, 0xf5, 0x34, 0x59, 0x8a, 0x5a \\r
- }\r
-#define PCH_RESET_CALLBACK_PROTOCOL_GUID \\r
- { \\r
- 0x3a3300ab, 0xc929, 0x487d, 0xab, 0x34, 0x15, 0x9b, 0xc1, 0x35, 0x62, 0xc0 \\r
- }\r
-extern EFI_GUID gPchResetProtocolGuid;\r
-extern EFI_GUID gPchResetCallbackProtocolGuid;\r
-\r
-///\r
-/// Forward reference for ANSI C compatibility\r
-///\r
-typedef struct _PCH_RESET_PROTOCOL PCH_RESET_PROTOCOL;\r
-\r
-typedef struct _PCH_RESET_CALLBACK_PROTOCOL PCH_RESET_CALLBACK_PROTOCOL;\r
-\r
-///\r
-/// Related Definitions\r
-///\r
-///\r
-/// PCH Reset Types\r
-///\r
-typedef enum {\r
- ColdReset,\r
- WarmReset,\r
- ShutdownReset,\r
- PowerCycleReset,\r
- GlobalReset,\r
- GlobalResetWithEc\r
-} PCH_RESET_TYPE;\r
-\r
-///\r
-/// Member functions\r
-///\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PCH_RESET) (\r
- IN PCH_RESET_PROTOCOL * This,\r
- IN PCH_RESET_TYPE PchResetType\r
- )\r
-/**\r
-\r
- @brief\r
- Execute Pch Reset from the host controller.\r
-\r
- @param[in] This Pointer to the PCH_RESET_PROTOCOL instance.\r
- @param[in] PchResetType Pch Reset Types which includes ColdReset, WarmReset, ShutdownReset,\r
- PowerCycleReset, GlobalReset, GlobalResetWithEc\r
-\r
- @retval EFI_SUCCESS Successfully completed.\r
- @retval EFI_INVALID_PARAMETER If ResetType is invalid.\r
-\r
-**/\r
-;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PCH_RESET_CALLBACK) (\r
- IN PCH_RESET_TYPE PchResetType\r
- )\r
-/**\r
-\r
- @brief\r
- Execute call back function for Pch Reset.\r
-\r
- @param[in] PchResetType Pch Reset Types which includes PowerCycle, Globalreset.\r
-\r
- @retval EFI_SUCCESS The callback function has been done successfully\r
- @retval EFI_NOT_FOUND Failed to find Pch Reset Callback protocol. Or, none of\r
- callback protocol is installed.\r
- @retval Others Do not do any reset from PCH\r
-\r
-**/\r
-;\r
-\r
-///\r
-/// Interface structure for the Pch Reset Protocol\r
-///\r
-struct _PCH_RESET_PROTOCOL {\r
- PCH_RESET Reset;\r
-};\r
-\r
-///\r
-/// PCH_RESET_CALLBACK_PROTOCOL Structure Definition\r
-///\r
-struct _PCH_RESET_CALLBACK_PROTOCOL {\r
- PCH_RESET_CALLBACK ResetCallback;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- PchS3Support.h\r
-\r
- @brief\r
- This file defines the PCH S3 support Protocol.\r
-\r
-**/\r
-#ifndef _PCH_S3_SUPPORT_PROTOCOL_H_\r
-#define _PCH_S3_SUPPORT_PROTOCOL_H_\r
-\r
-#ifndef ECP_FLAG\r
-#include <Pi/PiS3BootScript.h>\r
-#endif\r
-\r
-#define EFI_PCH_S3_SUPPORT_PROTOCOL_GUID \\r
- { \\r
- 0xe287d20b, 0xd897, 0x4e1e, 0xa5, 0xd9, 0x97, 0x77, 0x63, 0x93, 0x6a, 0x4 \\r
- }\r
-\r
-#include <Protocol/PchPlatformPolicy.h>\r
-\r
-///\r
-/// Extern the GUID for protocol users.\r
-///\r
-extern EFI_GUID gEfiPchS3SupportProtocolGuid;\r
-\r
-///\r
-/// Forward reference for ANSI C compatibility\r
-///\r
-typedef struct _EFI_PCH_S3_SUPPORT_PROTOCOL EFI_PCH_S3_SUPPORT_PROTOCOL;\r
-\r
-typedef enum {\r
- PchS3ItemTypeSendCodecCommand,\r
- PchS3ItemTypePollStatus,\r
- PchS3ItemTypeInitPcieRootPortDownstream,\r
- PchS3ItemTypePcieSetPm,\r
- PchS3ItemTypePmTimerStall,\r
- PchS3ItemTypeMax\r
-} EFI_PCH_S3_DISPATCH_ITEM_TYPE;\r
-\r
-///\r
-/// It's better not to use pointer here because the size of pointer in DXE is 8, but it's 4 in PEI\r
-/// plug 4 to ParameterSize in PEIM if you really need it\r
-///\r
-typedef struct {\r
- UINT32 HdaBar;\r
- UINT32 CodecCmdData;\r
-} EFI_PCH_S3_PARAMETER_SEND_CODEC_COMMAND;\r
-\r
-typedef struct {\r
- UINT64 MmioAddress;\r
- EFI_BOOT_SCRIPT_WIDTH Width;\r
- UINT64 Mask;\r
- UINT64 Value;\r
- UINT32 Timeout; // us\r
-} EFI_PCH_S3_PARAMETER_POLL_STATUS;\r
-\r
-typedef struct {\r
- UINT8 RootPortBus;\r
- UINT8 RootPortDevice;\r
- UINT8 RootPortFunc;\r
- UINT8 TempBusNumberMin;\r
- UINT8 TempBusNumberMax;\r
-} EFI_PCH_S3_PARAMETER_INIT_PCIE_ROOT_PORT_DOWNSTREAM;\r
-\r
-typedef struct {\r
- UINT8 RootPortBus;\r
- UINT8 RootPortDevice;\r
- UINT8 RootPortFunc;\r
- PCH_PCI_EXPRESS_ASPM_CONTROL RootPortAspm;\r
- UINT8 NumOfDevAspmOverride;\r
- UINT32 DevAspmOverrideAddr;\r
- UINT8 TempBusNumberMin;\r
- UINT8 TempBusNumberMax;\r
- UINT8 NumOfDevLtrOverride;\r
- UINT32 DevLtrOverrideAddr;\r
-} EFI_PCH_S3_PARAMETER_PCIE_SET_PM;\r
-\r
-typedef struct {\r
- UINT32 DelayTime; // us\r
-} EFI_PCH_S3_PARAMETER_PM_TIMER_STALL;\r
-\r
-typedef struct {\r
- EFI_PCH_S3_DISPATCH_ITEM_TYPE Type;\r
- VOID *Parameter;\r
-} EFI_PCH_S3_DISPATCH_ITEM;\r
-\r
-///\r
-/// Member functions\r
-///\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_PCH_S3_SUPPORT_SET_S3_DISPATCH_ITEM) (\r
- IN EFI_PCH_S3_SUPPORT_PROTOCOL * This,\r
- IN EFI_PCH_S3_DISPATCH_ITEM * DispatchItem,\r
- OUT EFI_PHYSICAL_ADDRESS * S3DispatchEntryPoint\r
- );\r
-\r
-/**\r
-\r
- @brief\r
- Set an item to be dispatched at S3 resume time. At the same time, the entry point\r
- of the PCH S3 support image is returned to be used in subsequent boot script save\r
- call\r
-\r
- @param[in] This Pointer to the protocol instance.\r
- @param[in] DispatchItem The item to be dispatched.\r
- @param[in] S3DispatchEntryPoint The entry point of the PCH S3 support image.\r
-\r
- @retval EFI_STATUS Successfully completed.\r
- @retval EFI_OUT_OF_RESOURCES Out of resources.\r
-\r
-**/\r
-\r
-///\r
-/// Protocol definition\r
-///\r
-struct _EFI_PCH_S3_SUPPORT_PROTOCOL {\r
- EFI_PCH_S3_SUPPORT_SET_S3_DISPATCH_ITEM SetDispatchItem;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
---*/\r
-\r
-\r
-/*++\r
-Module Name:\r
-\r
- SdHostIo.h\r
-\r
-Abstract:\r
-\r
- Interface definition for EFI_SD_HOST_IO_PROTOCOL\r
-\r
---*/\r
-\r
-#ifndef _SD_HOST_IO_H\r
-#define _SD_HOST_IO_H\r
-\r
-\r
-// Global ID for the EFI_SD_HOST_IO_PROTOCOL\r
-// {B63F8EC7-A9C9-4472-A4C0-4D8BF365CC51}\r
-//\r
-#define EFI_SD_HOST_IO_PROTOCOL_GUID \\r
- { 0xb63f8ec7, 0xa9c9, 0x4472, { 0xa4, 0xc0, 0x4d, 0x8b, 0xf3, 0x65, 0xcc, 0x51 } }\r
-\r
-typedef struct _EFI_SD_HOST_IO_PROTOCOL EFI_SD_HOST_IO_PROTOCOL;\r
-\r
-//\r
-// TODO: Move to Pci22.h\r
-//\r
-#define PCI_SUBCLASS_SD_HOST_CONTROLLER 0x05\r
-#define PCI_IF_STANDARD_HOST_NO_DMA 0x00\r
-#define PCI_IF_STANDARD_HOST_SUPPORT_DMA 0x01\r
-\r
-//\r
-// TODO: Retire\r
-//\r
-#define EFI_SD_HOST_IO_PROTOCOL_REVISION_01 0x01\r
-\r
-//\r
-// TODO: Do these belong in an Industry Standard include file?\r
-//\r
-// MMIO Registers definition for MMC/SDIO controller\r
-//\r
-#define MMIO_DMAADR 0x00\r
-#define MMIO_BLKSZ 0x04\r
-#define MMIO_BLKCNT 0x06\r
-#define MMIO_CMDARG 0x08\r
-#define MMIO_XFRMODE 0x0C\r
-#define MMIO_SDCMD 0x0E\r
-#define MMIO_RESP 0x10\r
-#define MMIO_BUFDATA 0x20\r
-#define MMIO_PSTATE 0x24\r
-#define MMIO_HOSTCTL 0x28\r
-#define MMIO_PWRCTL 0x29\r
-#define MMIO_BLKGAPCTL 0x2A\r
-#define MMIO_WAKECTL 0x2B\r
-#define MMIO_CLKCTL 0x2C\r
-#define MMIO_TOCTL 0x2E\r
-#define MMIO_SWRST 0x2F\r
-#define MMIO_NINTSTS 0x30\r
-#define MMIO_ERINTSTS 0x32\r
-#define MMIO_NINTEN 0x34\r
-#define MMIO_ERINTEN 0x36\r
-#define MMIO_NINTSIGEN 0x38\r
-#define MMIO_ERINTSIGEN 0x3A\r
-#define MMIO_AC12ERRSTS 0x3C\r
-#define MMIO_HOST_CTL2 0x3E //hphang <- New in VLV2\r
-#define MMIO_CAP 0x40\r
-#define MMIO_CAP2 0x44 //hphang <- New in VLV2\r
-#define MMIO_MCCAP 0x48\r
-#define MMIO_FORCEEVENTCMD12ERRSTAT 0x50 //hphang <- New in VLV2\r
-#define MMIO_FORCEEVENTERRINTSTAT 0x52 //hphang <- New in VLV2\r
-#define MMIO_ADMAERRSTAT 0x54 //hphang <- New in VLV2\r
-#define MMIO_ADMASYSADDR 0x58 //hphang <- New in VLV2\r
-#define MMIO_PRESETVALUE0 0x60 //hphang <- New in VLV2\r
-#define MMIO_PRESETVALUE1 0x64 //hphang <- New in VLV2\r
-#define MMIO_PRESETVALUE2 0x68 //hphang <- New in VLV2\r
-#define MMIO_PRESETVALUE3 0x6C //hphang <- New in VLV2\r
-#define MMIO_BOOTTIMEOUTCTRL 0x70 //hphang <- New in VLV2\r
-#define MMIO_DEBUGSEL 0x74 //hphang <- New in VLV2\r
-#define MMIO_SHAREDBUS 0xE0 //hphang <- New in VLV2\r
-#define MMIO_SPIINTSUP 0xF0 //hphang <- New in VLV2\r
-#define MMIO_SLTINTSTS 0xFC\r
-#define MMIO_CTRLRVER 0xFE\r
-\r
-typedef enum {\r
- ResponseNo = 0,\r
- ResponseR1,\r
- ResponseR1b,\r
- ResponseR2,\r
- ResponseR3,\r
- ResponseR4,\r
- ResponseR5,\r
- ResponseR5b,\r
- ResponseR6,\r
- ResponseR7\r
-} RESPONSE_TYPE;\r
-\r
-typedef enum {\r
- NoData = 0,\r
- InData,\r
- OutData\r
-} TRANSFER_TYPE;\r
-\r
-typedef enum {\r
- Reset_Auto = 0,\r
- Reset_DAT,\r
- Reset_CMD,\r
- Reset_DAT_CMD,\r
- Reset_All,\r
- Reset_HW\r
-} RESET_TYPE;\r
-\r
-\r
-typedef enum {\r
- SDMA = 0,\r
- ADMA2,\r
- PIO\r
-} DMA_MOD;\r
-\r
-typedef struct {\r
- UINT32 HighSpeedSupport: 1; //High speed supported\r
- UINT32 V18Support: 1; //1.8V supported\r
- UINT32 V30Support: 1; //3.0V supported\r
- UINT32 V33Support: 1; //3.3V supported\r
- UINT32 SDR50Support: 1;\r
- UINT32 SDR104Support: 1;\r
- UINT32 DDR50Support: 1;\r
- UINT32 Reserved0: 1;\r
- UINT32 BusWidth4: 1; // 4 bit width\r
- UINT32 BusWidth8: 1; // 8 bit width\r
- UINT32 Reserved1: 6;\r
- UINT32 SDMASupport: 1;\r
- UINT32 ADMA2Support: 1;\r
- UINT32 DmaMode: 2;\r
- UINT32 ReTuneTimer: 4;\r
- UINT32 ReTuneMode: 2;\r
- UINT32 Reserved2: 6;\r
- UINT32 BoundarySize;\r
-} HOST_CAPABILITY;\r
-\r
-/*++\r
-\r
- Routine Description:\r
- The main function used to send the command to the card inserted into the SD host\r
- slot.\r
- It will assemble the arguments to set the command register and wait for the command\r
- and transfer completed until timeout. Then it will read the response register to fill\r
- the ResponseData\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- CommandIndex - The command index to set the command index field of command register\r
- Argument - Command argument to set the argument field of command register\r
- DataType - TRANSFER_TYPE, indicates no data, data in or data out\r
- Buffer - Contains the data read from / write to the device\r
- BufferSize - The size of the buffer\r
- ResponseType - RESPONSE_TYPE\r
- TimeOut - Time out value in 1 ms unit\r
- ResponseData - Depending on the ResponseType, such as CSD or card status\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_INVALID_PARAMETER\r
- EFI_OUT_OF_RESOURCES\r
- EFI_TIMEOUT\r
- EFI_DEVICE_ERROR\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SEND_COMMAND) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT16 CommandIndex,\r
- IN UINT32 Argument,\r
- IN TRANSFER_TYPE DataType,\r
- IN UINT8 *Buffer, OPTIONAL\r
- IN UINT32 BufferSize,\r
- IN RESPONSE_TYPE ResponseType,\r
- IN UINT32 TimeOut,\r
- OUT UINT32 *ResponseData OPTIONAL\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set max clock frequency of the host, the actual frequency\r
- may not be the same as MaxFrequency. It depends on\r
- the max frequency the host can support, divider, and host\r
- speed mode.\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- MaxFrequency - Max frequency in HZ\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_TIMEOUT\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_CLOCK_FREQUENCY) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 MaxFrequency\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set bus width of the host\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- BusWidth - Bus width in 1, 4, 8 bits\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_INVALID_PARAMETER\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_BUS_WIDTH) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 BusWidth\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set voltage which could supported by the host.\r
- Support 0(Power off the host), 1.8V, 3.0V, 3.3V\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- Voltage - Units in 0.1 V\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_INVALID_PARAMETER\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_HOST_VOLTAGE) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 Voltage\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set Host High Speed\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- HighSpeed - True for High Speed Mode set, false for normal mode\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_INVALID_PARAMETER\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_HOST_SPEED_MODE) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 HighSpeed\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set High Speed Mode\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- SetHostDdrMode - True for DDR Mode set, false for normal mode\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_INVALID_PARAMETER\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_HOST_DDR_MODE) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 DdrMode\r
- );\r
-\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Reset the host\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- ResetAll - TRUE to reset all\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_TIMEOUT\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_RESET_SD_HOST) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN RESET_TYPE ResetType\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Reset the host\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- Enable - TRUE to enable, FALSE to disable\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_TIMEOUT\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_ENABLE_AUTO_STOP_CMD) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN BOOLEAN Enable\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Find whether these is a card inserted into the slot. If so\r
- init the host. If not, return EFI_NOT_FOUND.\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_NOT_FOUND\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_DETECT_CARD_AND_INIT_HOST) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This\r
- );\r
-\r
-/*++\r
-\r
- Routine Description:\r
- Set the Block length\r
-\r
- Arguments:\r
- This - Pointer to EFI_SD_HOST_IO_PROTOCOL\r
- BlockLength - card supportes block length\r
-\r
- Returns:\r
- EFI_SUCCESS\r
- EFI_TIMEOUT\r
-\r
---*/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SET_BLOCK_LENGTH) (\r
- IN EFI_SD_HOST_IO_PROTOCOL *This,\r
- IN UINT32 BlockLength\r
- );\r
-\r
-typedef EFI_STATUS\r
-(EFIAPI *EFI_SD_HOST_IO_PROTOCOL_SETUP_DEVICE)(\r
- IN EFI_SD_HOST_IO_PROTOCOL *This\r
- );\r
-\r
-\r
-\r
-//\r
-// Interface structure for the EFI SD Host I/O Protocol\r
-//\r
-struct _EFI_SD_HOST_IO_PROTOCOL {\r
- UINT32 Revision;\r
- HOST_CAPABILITY HostCapability;\r
- EFI_SD_HOST_IO_PROTOCOL_SEND_COMMAND SendCommand;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_CLOCK_FREQUENCY SetClockFrequency;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_BUS_WIDTH SetBusWidth;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_HOST_VOLTAGE SetHostVoltage;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_HOST_DDR_MODE SetHostDdrMode;\r
- EFI_SD_HOST_IO_PROTOCOL_RESET_SD_HOST ResetSdHost;\r
- EFI_SD_HOST_IO_PROTOCOL_ENABLE_AUTO_STOP_CMD EnableAutoStopCmd;\r
- EFI_SD_HOST_IO_PROTOCOL_DETECT_CARD_AND_INIT_HOST DetectCardAndInitHost;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_BLOCK_LENGTH SetBlockLength;\r
- EFI_SD_HOST_IO_PROTOCOL_SETUP_DEVICE SetupDevice;\r
- EFI_SD_HOST_IO_PROTOCOL_SET_HOST_SPEED_MODE SetHostSpeedMode;\r
-};\r
-\r
-extern EFI_GUID gEfiSdHostIoProtocolGuid;\r
-\r
-#endif\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- SmbiosSlotPopulation.h\r
-\r
-Abstract:\r
-\r
- EFI SMBIOS slot structure control code.\r
-\r
-GUID:\r
- {EF7BF7D6-F8FF-4a76-8247-C0D0D1CC49C0}\r
- 0xef7bf7d6, 0xf8ff, 0x4a76, 0x82, 0x47, 0xc0, 0xd0, 0xd1, 0xcc, 0x49, 0xc0\r
-\r
-Revision History\r
-\r
---*/\r
-\r
-#ifndef _EFI_SMBIOS_SLOT_POPULATION_H_\r
-#define _EFI_SMBIOS_SLOT_POPULATION_H_\r
-\r
-//\r
-// Slot Population Protocol GUID\r
-//\r
-#define EFI_SMBIOS_SLOT_POPULATION_GUID \\r
- { 0xef7bf7d6, 0xf8ff, 0x4a76, 0x82, 0x47, 0xc0, 0xd0, 0xd1, 0xcc, 0x49, 0xc0 }\r
-\r
-typedef struct {\r
- UINT16 SmbiosSlotId; // SMBIOS Slot ID\r
- BOOLEAN InUse; // Does the slot have a card in it\r
- BOOLEAN Disabled; // Should the slot information be in SMBIOS\r
-} EFI_SMBIOS_SLOT_ENTRY;\r
-\r
-typedef struct {\r
- UINT32 NumberOfEntries;\r
- EFI_SMBIOS_SLOT_ENTRY *SlotEntries;\r
-} EFI_SMBIOS_SLOT_POPULATION_INFO;\r
-\r
-extern EFI_GUID gEfiSmbiosSlotPopulationGuid;\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- SmmIchnDispatchEx.h\r
-\r
- @brief\r
- SmmIchnDispatch Extended Protocol\r
-\r
-**/\r
-#ifndef _EFI_SMM_ICHN_DISPATCH_EX_H_\r
-#define _EFI_SMM_ICHN_DISPATCH_EX_H_\r
-\r
-#ifdef ECP_FLAG\r
-#include <Protocol/SmmIchnDispatch/SmmIchnDispatch.h>\r
-#else\r
-#include <Protocol/SmmIchnDispatch.h>\r
-#endif\r
-\r
-#define EFI_SMM_ICHN_DISPATCH_EX_PROTOCOL_GUID \\r
- { \\r
- 0x3920405b, 0xc897, 0x44da, 0x88, 0xf3, 0x4c, 0x49, 0x8a, 0x6f, 0xf7, 0x36 \\r
- }\r
-extern EFI_GUID gEfiSmmIchnDispatchExProtocolGuid;\r
-\r
-///\r
-/// Forward reference for ANSI C compatibility\r
-///\r
-typedef struct _EFI_SMM_ICHN_DISPATCH_EX_PROTOCOL EFI_SMM_ICHN_DISPATCH_EX_PROTOCOL;\r
-\r
-///\r
-/// Related Definitions\r
-///\r
-///\r
-/// Ichn Dispatch Extended Types\r
-///\r
-typedef enum {\r
- IchnExPciExpress = NUM_ICHN_TYPES + 1,\r
- IchnExMonitor,\r
- IchnExSpi,\r
- IchnExQRT,\r
- IchnExGpioUnlock,\r
- IchnExTmrOverflow,\r
- IchnExPcie0Hotplug,\r
- IchnExPcie1Hotplug,\r
- IchnExPcie2Hotplug,\r
- IchnExPcie3Hotplug,\r
- IchnExPcie0LinkActive,\r
- IchnExPcie1LinkActive,\r
- IchnExPcie2LinkActive,\r
- IchnExPcie3LinkActive,\r
- ///\r
- /// INSERT NEW ITEMS JUST BEFORE THIS LINE\r
- ///\r
- IchnExTypeMAX /// the maximum number of items in this enumeration\r
-} EFI_SMM_ICHN_EX_SMI_TYPE;\r
-\r
-typedef struct {\r
- EFI_SMM_ICHN_EX_SMI_TYPE Type;\r
-} EFI_SMM_ICHN_DISPATCH_EX_CONTEXT;\r
-\r
-///\r
-/// Member functions\r
-///\r
-typedef\r
-VOID\r
-(EFIAPI *EFI_SMM_ICHN_DISPATCH_EX) (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_ICHN_DISPATCH_EX_CONTEXT * DispatchContext\r
- );\r
-\r
-/**\r
-\r
- @brief\r
- Dispatch function for a ICH n Extended specific SMI handler.\r
-\r
- @param[in] DispatchHandle Handle of this dispatch function.\r
- @param[in] DispatchContext Pointer to the dispatch function's context.\r
- The DispatchContext fields are filled in\r
- by the dispatching driver prior to\r
- invoking this dispatch function.\r
-\r
- @retval None\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SMM_ICHN_EX_REGISTER) (\r
- IN EFI_SMM_ICHN_DISPATCH_EX_PROTOCOL * This,\r
- IN EFI_SMM_ICHN_DISPATCH_EX DispatchFunction,\r
- IN EFI_SMM_ICHN_DISPATCH_EX_CONTEXT * DispatchContext,\r
- OUT EFI_HANDLE * DispatchHandle\r
- );\r
-\r
-/**\r
-\r
- @brief\r
- Register a child SMI source dispatch function with a parent SMM driver\r
-\r
- @param[in] This Protocol instance pointer.\r
- @param[in] DispatchFunction Pointer to dispatch function to be invoked for\r
- this SMI source\r
- @param[in] DispatchContext Pointer to the dispatch function's context.\r
- The caller fills this context in before calling\r
- the register function to indicate to the register\r
- function the ICHN SMI source for which the dispatch\r
- function should be invoked.\r
- @param[in] DispatchHandle Handle of dispatch function, for when interfacing\r
- with the parent SMM driver.\r
-\r
- @retval EFI_SUCCESS The dispatch function has been successfully\r
- registered and the SMI source has been enabled.\r
- @retval EFI_DEVICE_ERROR The driver was unable to enable the SMI source.\r
- @retval EFI_OUT_OF_RESOURCES Not enough memory (system or SMM) to manage this\r
- child.\r
- @retval EFI_INVALID_PARAMETER DispatchContext is invalid. The ICHN input value\r
- is not within valid range.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SMM_ICHN_EX_UNREGISTER) (\r
- IN EFI_SMM_ICHN_DISPATCH_EX_PROTOCOL * This,\r
- IN EFI_HANDLE DispatchHandle\r
- );\r
-\r
-/**\r
-\r
- @brief\r
- Unregister a child SMI source dispatch function with a parent SMM driver\r
-\r
- @param[in] This Protocol instance pointer.\r
- @param[in] DispatchHandle Handle of dispatch function to deregister.\r
-\r
- @retval EFI_SUCCESS The dispatch function has been successfully\r
- unregistered and the SMI source has been disabled\r
- if there are no other registered child dispatch\r
- functions for this SMI source.\r
- @retval EFI_INVALID_PARAMETER Handle is invalid.\r
- @retval Others TBD\r
-\r
-**/\r
-\r
-///\r
-/// Interface structure for the SMM Ich n specific SMI Dispatch Protocol\r
-///\r
-typedef struct _EFI_SMM_ICHN_DISPATCH_EX_PROTOCOL {\r
- EFI_SMM_ICHN_EX_REGISTER Register;\r
- EFI_SMM_ICHN_EX_UNREGISTER UnRegister;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- SmmSmbus.h\r
-\r
-Abstract:\r
-\r
- SmmSmbus Protocol\r
-\r
---*/\r
-#ifndef __EFI_SMM_SMBUS_PROTOCOL_H__\r
-#define __EFI_SMM_SMBUS_PROTOCOL_H__\r
-\r
-//\r
-// GUID for the SmmSmbus Protocol\r
-//\r
-// EDK and EDKII have different GUID formats\r
-//\r
-\r
-#define EFI_SMM_SMBUS_PROTOCOL_GUID \\r
- { \\r
- 0x72e40094, 0x2ee1, 0x497a, 0x8f, 0x33, 0x4c, 0x93, 0x4a, 0x9e, 0x9c, 0xc \\r
- }\r
-\r
-//\r
-// Resuse the DXE definition, and use another GUID.\r
-//\r
-typedef EFI_SMBUS_HC_PROTOCOL SMM_SMBUS_HC_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiSmmSmbusProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
- @file\r
- Spi.h\r
-\r
- @brief\r
- This file defines the EFI SPI Protocol which implements the\r
- Intel(R) ICH SPI Host Controller Compatibility Interface.\r
-\r
-**/\r
-#ifndef _EFI_SPI_H_\r
-#define _EFI_SPI_H_\r
-\r
-\r
-//\r
-#define EFI_SPI_PROTOCOL_GUID \\r
- { \\r
- 0x1156efc6, 0xea32, 0x4396, 0xb5, 0xd5, 0x26, 0x93, 0x2e, 0x83, 0xc3, 0x13 \\r
- }\r
-#define EFI_SMM_SPI_PROTOCOL_GUID \\r
- { \\r
- 0xD9072C35, 0xEB8F, 0x43ad, 0xA2, 0x20, 0x34, 0xD4, 0x0E, 0x2A, 0x82, 0x85 \\r
- }\r
-extern EFI_GUID gEfiSpiProtocolGuid;\r
-extern EFI_GUID gEfiSmmSpiProtocolGuid;\r
-\r
-///\r
-/// Forward reference for ANSI C compatibility\r
-///\r
-typedef struct _EFI_SPI_PROTOCOL EFI_SPI_PROTOCOL;\r
-\r
-///\r
-/// SPI protocol data structures and definitions\r
-///\r
-///\r
-/// Number of Prefix Opcodes allowed on the SPI interface\r
-///\r
-#define SPI_NUM_PREFIX_OPCODE 2\r
-\r
-///\r
-/// Number of Opcodes in the Opcode Menu\r
-///\r
-#define SPI_NUM_OPCODE 8\r
-\r
-///\r
-/// Opcode Type\r
-/// EnumSpiOpcodeCommand: Command without address\r
-/// EnumSpiOpcodeRead: Read with address\r
-/// EnumSpiOpcodeWrite: Write with address\r
-///\r
-typedef enum {\r
- EnumSpiOpcodeReadNoAddr,\r
- EnumSpiOpcodeWriteNoAddr,\r
- EnumSpiOpcodeRead,\r
- EnumSpiOpcodeWrite,\r
- EnumSpiOpcodeMax\r
-} SPI_OPCODE_TYPE;\r
-\r
-typedef enum {\r
- EnumSpiCycle20MHz,\r
- EnumSpiCycle33MHz,\r
- EnumSpiCycle66MHz, /// Not supported by VLV\r
- EnumSpiCycle50MHz,\r
- EnumSpiCycleMax\r
-} SPI_CYCLE_FREQUENCY;\r
-\r
-typedef enum {\r
- EnumSpiRegionAll,\r
- EnumSpiRegionBios,\r
- EnumSpiRegionSeC,\r
- EnumSpiRegionDescriptor,\r
- EnumSpiRegionPlatformData,\r
- EnumSpiRegionMax\r
-} SPI_REGION_TYPE;\r
-\r
-///\r
-/// Hardware Sequencing required operations (as listed in Valleyview EDS "Hardware\r
-/// Sequencing Commands and Opcode Requirements"\r
-///\r
-typedef enum {\r
- EnumSpiOperationWriteStatus,\r
- EnumSpiOperationProgramData_1_Byte,\r
- EnumSpiOperationProgramData_64_Byte,\r
- EnumSpiOperationReadData,\r
- EnumSpiOperationWriteDisable,\r
- EnumSpiOperationReadStatus,\r
- EnumSpiOperationWriteEnable,\r
- EnumSpiOperationFastRead,\r
- EnumSpiOperationEnableWriteStatus,\r
- EnumSpiOperationErase_256_Byte,\r
- EnumSpiOperationErase_4K_Byte,\r
- EnumSpiOperationErase_8K_Byte,\r
- EnumSpiOperationErase_64K_Byte,\r
- EnumSpiOperationFullChipErase,\r
- EnumSpiOperationJedecId,\r
- EnumSpiOperationDualOutputFastRead,\r
- EnumSpiOperationDiscoveryParameters,\r
- EnumSpiOperationOther,\r
- EnumSpiOperationMax\r
-} SPI_OPERATION;\r
-\r
-///\r
-/// SPI Command Configuration\r
-/// Frequency The expected frequency to be used (value to be programmed to the SSFC\r
-/// Register)\r
-/// Operation Which Hardware Sequencing required operation this opcode respoinds to.\r
-/// The required operations are listed in EDS Table 5-55: "Hardware\r
-/// Sequencing Commands and Opcode Requirements"\r
-/// If the opcode does not corresponds to any operation listed, use\r
-/// EnumSpiOperationOther, and provides TYPE and Code for it in\r
-/// SpecialOpcodeEntry.\r
-///\r
-typedef struct _SPI_OPCODE_MENU_ENTRY {\r
- SPI_OPCODE_TYPE Type;\r
- UINT8 Code;\r
- SPI_CYCLE_FREQUENCY Frequency;\r
- SPI_OPERATION Operation;\r
-} SPI_OPCODE_MENU_ENTRY;\r
-\r
-//\r
-// Initialization data table loaded to the SPI host controller\r
-// VendorId Vendor ID of the SPI device\r
-// DeviceId0 Device ID0 of the SPI device\r
-// DeviceId1 Device ID1 of the SPI device\r
-// PrefixOpcode Prefix opcodes which are loaded into the SPI host controller\r
-// OpcodeMenu Opcodes which are loaded into the SPI host controller Opcode Menu\r
-// BiosStartOffset The offset of the start of the BIOS image relative to the flash device.\r
-// Please note this is a Flash Linear Address, NOT a memory space address.\r
-// This value is platform specific and depends on the system flash map.\r
-// This value is only used on non Descriptor mode.\r
-// BiosSize The the BIOS Image size in flash. This value is platform specific\r
-// and depends on the system flash map. Please note BIOS Image size may\r
-// be smaller than BIOS Region size (in Descriptor Mode) or the flash size\r
-// (in Non Descriptor Mode), and in this case, BIOS Image is supposed to be\r
-// placed at the top end of the BIOS Region (in Descriptor Mode) or the flash\r
-// (in Non Descriptor Mode)\r
-//\r
-typedef struct _SPI_INIT_TABLE {\r
- UINT8 VendorId;\r
- UINT8 DeviceId0;\r
- UINT8 DeviceId1;\r
- UINT8 PrefixOpcode[SPI_NUM_PREFIX_OPCODE];\r
- SPI_OPCODE_MENU_ENTRY OpcodeMenu[SPI_NUM_OPCODE];\r
- UINTN BiosStartOffset;\r
- UINTN BiosSize;\r
-} SPI_INIT_TABLE;\r
-\r
-//\r
-// Protocol member functions\r
-//\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPI_INIT) (\r
- IN EFI_SPI_PROTOCOL * This,\r
- IN SPI_INIT_TABLE * InitTable\r
- );\r
-\r
-/**\r
-\r
- @brief\r
- Initializes the host controller to execute SPI commands.\r
-\r
- @param[in] This Pointer to the EFI_SPI_PROTOCOL instance.\r
- @param[in] InitData Pointer to caller-allocated buffer containing the SPI\r
- interface initialization table.\r
-\r
- @retval EFI_SUCCESS Opcode initialization on the SPI host controller completed.\r
- @retval EFI_ACCESS_DENIED The SPI configuration interface is locked.\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource available to initialize the device.\r
- @retval EFI_DEVICE_ERROR Device error, operation failed.\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPI_LOCK) (\r
- IN EFI_SPI_PROTOCOL * This\r
- );\r
-/**\r
-\r
- @brief\r
- Initializes the host controller to execute SPI commands.\r
-\r
- @param[in] This Pointer to the EFI_SPI_PROTOCOL instance.\r
- @param[in] InitData Pointer to caller-allocated buffer containing the SPI\r
- interface initialization table.\r
-\r
- @retval EFI_SUCCESS Opcode initialization on the SPI host controller completed.\r
- @retval EFI_ACCESS_DENIED The SPI configuration interface is locked.\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource available to initialize the device.\r
- @retval EFI_DEVICE_ERROR Device error, operation failed.\r
-\r
-**/\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPI_EXECUTE) (\r
- IN EFI_SPI_PROTOCOL * This,\r
- IN UINT8 OpcodeIndex,\r
- IN UINT8 PrefixOpcodeIndex,\r
- IN BOOLEAN DataCycle,\r
- IN BOOLEAN Atomic,\r
- IN BOOLEAN ShiftOut,\r
- IN UINTN Address,\r
- IN UINT32 DataByteCount,\r
- IN OUT UINT8 *Buffer,\r
- IN SPI_REGION_TYPE SpiRegionType\r
- );\r
-/**\r
-\r
- @brief\r
- Execute SPI commands from the host controller.\r
-\r
- @param[in] This Pointer to the EFI_SPI_PROTOCOL instance.\r
- @param[in] OpcodeIndex Index of the command in the OpCode Menu.\r
- @param[in] PrefixOpcodeIndex Index of the first command to run when in an atomic cycle sequence.\r
- @param[in] DataCycle TRUE if the SPI cycle contains data\r
- @param[in] Atomic TRUE if the SPI cycle is atomic and interleave cycles are not allowed.\r
- @param[in] ShiftOut If DataByteCount is not zero, TRUE to shift data out and FALSE to shift data in.\r
- @param[in] Address In Descriptor Mode, for Descriptor Region, GbE Region, ME Region and Platform\r
- Region, this value specifies the offset from the Region Base; for BIOS Region,\r
- this value specifies the offset from the start of the BIOS Image. In Non\r
- Descriptor Mode, this value specifies the offset from the start of the BIOS Image.\r
- Please note BIOS Image size may be smaller than BIOS Region size (in Descriptor\r
- Mode) or the flash size (in Non Descriptor Mode), and in this case, BIOS Image is\r
- supposed to be placed at the top end of the BIOS Region (in Descriptor Mode) or\r
- the flash (in Non Descriptor Mode)\r
- @param[in] DataByteCount Number of bytes in the data portion of the SPI cycle.\r
- @param[in] Buffer Pointer to caller-allocated buffer containing the dada received or sent during the SPI cycle.\r
- @param[in] SpiRegionType SPI Region type. Values EnumSpiRegionBios, EnumSpiRegionGbE, EnumSpiRegionMe,\r
- EnumSpiRegionDescriptor, and EnumSpiRegionPlatformData are only applicable in\r
- Descriptor mode. Value EnumSpiRegionAll is applicable to both Descriptor Mode\r
- and Non Descriptor Mode, which indicates "SpiRegionOffset" is actually relative\r
- to base of the 1st flash device (i.e., it is a Flash Linear Address).\r
-\r
- @retval EFI_SUCCESS Command succeed.\r
- @retval EFI_INVALID_PARAMETER The parameters specified are not valid.\r
- @exception EFI_UNSUPPORTED Command not supported.\r
- @retval EFI_DEVICE_ERROR Device error, command aborts abnormally.\r
-\r
-**/\r
-\r
-///\r
-/// Protocol definition\r
-///\r
-struct _EFI_SPI_PROTOCOL {\r
- EFI_SPI_INIT Init;\r
- EFI_SPI_LOCK Lock;\r
- EFI_SPI_EXECUTE Execute;\r
-};\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- TcoReset.h\r
-\r
-Abstract:\r
-\r
- Protocol to communicate with ICH TCO.\r
-\r
-GUID Info:\r
- {A6A79162-E325-4c30-BCC3-59373064EFB3}\r
- 0xa6a79162, 0xe325, 0x4c30, 0xbc, 0xc3, 0x59, 0x37, 0x30, 0x64, 0xef, 0xb3);\r
-\r
-\r
---*/\r
-\r
-#ifndef _TCO_RESET_H_\r
-#define _TCO_RESET_H_\r
-\r
-\r
-#define EFI_TCO_RESET_PROTOCOL_GUID \\r
- {0xa6a79162, 0xe325, 0x4c30, 0xbc, 0xc3, 0x59, 0x37, 0x30, 0x64, 0xef, 0xb3}\r
-\r
-typedef struct _EFI_TCO_RESET_PROTOCOL EFI_TCO_RESET_PROTOCOL;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_TCO_RESET_PROTOCOL_ENABLE_TCO_RESET) (\r
- IN UINT32 *RcrbGcsSaveValue\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Enables the TCO timer to reset the system in case of a system hang. This is\r
- used when writing the clock registers.\r
-\r
-Arguments:\r
-\r
- RcrbGcsSaveValue - This is the value of the RCRB GCS register before it is\r
- changed by this procedure. This will be used to restore\r
- the settings of this register in PpiDisableTcoReset.\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_TCO_RESET_PROTOCOL_DISABLE_TCO_RESET) (\r
- OUT UINT32 RcrbGcsRestoreValue\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Disables the TCO timer. This is used after writing the clock registers.\r
-\r
-Arguments:\r
-\r
- RcrbGcsRestoreValue - Value saved in PpiEnableTcoReset so that it can\r
- restored.\r
-\r
-Returns:\r
-\r
- EFI_STATUS\r
-\r
---*/\r
-;\r
-\r
-typedef struct _EFI_TCO_RESET_PROTOCOL {\r
- EFI_TCO_RESET_PROTOCOL_ENABLE_TCO_RESET EnableTcoReset;\r
- EFI_TCO_RESET_PROTOCOL_DISABLE_TCO_RESET DisableTcoReset;\r
-} EFI_TCO_RESET_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiTcoResetProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-Copyright (c) 1996 - 2014, Intel Corporation.\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
-\r
-\r
-Abstract:\r
-\r
-\r
-\r
---*/\r
-\r
-#ifndef _RSCI_H\r
-#define _RSCI_H\r
-\r
-typedef enum {\r
- NOT_APPLICABLE_RESET = 0,\r
- WARM_RESET = 1,\r
- COLD_RESET = 2,\r
- GLOBAL_RESET = 7,\r
-}ANDROID_RESET_TYPE;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2004, Intel Corporation. All rights reserved.\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-Module Name:\r
-\r
- TianoApi.h\r
-\r
-Abstract:\r
-\r
- Tiano intrinsic definitions.\r
-\r
-\r
---*/\r
-\r
-#ifndef _TIANO_API_H_\r
-#define _TIANO_API_H_\r
-\r
-//\r
-// Pointer to internal runtime function\r
-//\r
-#define EFI_INTERNAL_FUNCTION 0x00000002\r
-\r
-//\r
-// Pointer to internal runtime pointer\r
-//\r
-#define EFI_INTERNAL_POINTER 0x00000004\r
-\r
-//\r
-// Pointer to internal runtime pointer\r
-//\r
-#define EFI_IPF_GP_POINTER 0x00000008\r
-\r
-#define EFI_TPL_DRIVER 6\r
-\r
-//\r
-// EFI Event Types\r
-//\r
-#define EFI_EVENT_TIMER 0x80000000\r
-#define EFI_EVENT_RUNTIME 0x40000000\r
-#define EFI_EVENT_RUNTIME_CONTEXT 0x20000000\r
-\r
-#define EFI_EVENT_NOTIFY_WAIT 0x00000100\r
-#define EFI_EVENT_NOTIFY_SIGNAL 0x00000200\r
-\r
-#define EFI_EVENT_SIGNAL_EXIT_BOOT_SERVICES 0x00000201\r
-#define EFI_EVENT_SIGNAL_VIRTUAL_ADDRESS_CHANGE 0x60000202\r
-\r
-#define EFI_EVENT_EFI_SIGNAL_MASK 0x000000FF\r
-#define EFI_EVENT_EFI_SIGNAL_MAX 4\r
-\r
-//\r
-// Task priority level\r
-//\r
-#define EFI_TPL_APPLICATION 4\r
-#define EFI_TPL_CALLBACK 8\r
-#define EFI_TPL_NOTIFY 16\r
-#define EFI_TPL_HIGH_LEVEL 31\r
-\r
-#endif\r
+++ /dev/null
-## @file Vlv2DeviceRefCodePkg.dec\r
-#\r
-# Copyright (c) 2012 - 2015, Intel Corporation. All rights reserved\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- DEC_SPECIFICATION = 0x00010005\r
- PACKAGE_NAME = Vlv2DeviceRefCodePkg\r
- PACKAGE_GUID = E4FA0DCA-91A3-4957-9344-C10BAA0BFE5F\r
- PACKAGE_VERSION = 0.1\r
-\r
-[Ppis]\r
- gVlvPolicyPpiGuid = { 0x7D84B2C2, 0x22A1, 0x4372, {0xB1, 0x2C, 0xEB, 0xB2, 0x32, 0xD3, 0xA6, 0xA3}}\r
- gVlvMmioPolicyPpiGuid = { 0xE767BF7F, 0x4DB6, 0x5B34, {0x10, 0x11, 0x4F, 0xBE, 0x4C, 0xA7, 0xAF, 0xD2}}\r
- gPeiSmbusPolicyPpiGuid = { 0x63b6e435, 0x32bc, 0x49c6, {0x81, 0xbd, 0xb7, 0xa1, 0xa0, 0xfe, 0x1a, 0x6c}}\r
- gSeCfTPMPpiGuid = { 0x10e26df1, 0x8775, 0x4ee1, {0xb5, 0x0a, 0x3a, 0xe8, 0x28, 0x93, 0x70, 0x3a}}\r
- gPchUsbPolicyPpiGuid = { 0xc02b0573, 0x2b4e, 0x4a31, {0xa3, 0x1a, 0x94, 0x56, 0x7b, 0x50, 0x44, 0x2c}}\r
- gPchInitPpiGuid = { 0x09ea894a, 0xbe0d, 0x4230, {0xa0, 0x03, 0xed, 0xc6, 0x93, 0xb4, 0x8e, 0x95}}\r
- gPchPlatformPolicyPpiGuid = { 0x15344673, 0xD365, 0x4BE2, {0x85, 0x13, 0x14, 0x97, 0xCC, 0x07, 0x61, 0x1D}}\r
- gPeiSpiPpiGuid = { 0xA38C6898, 0x2B5C, 0x4FF6, {0x93, 0x26, 0x2E, 0x63, 0x21, 0x2E, 0x56, 0xC2}}\r
- gVlvPeiInitPpiGuid = { 0x09ea8911, 0xbe0d, 0x4230, {0xa0, 0x03, 0xed, 0xc6, 0x93, 0xb4, 0x8e, 0x11}}\r
- gSeCUmaPpiGuid = { 0xcbd86677, 0x362f, 0x4c04, {0x94, 0x59, 0xa7, 0x41, 0x32, 0x6e, 0x05, 0xcf}}\r
- gPeiSeCPlatformPolicyPpiGuid = { 0x7ae3ceb7, 0x2ee2, 0x48fa, {0xaa, 0x49, 0x35, 0x10, 0xbc, 0x83, 0xca, 0xbf}}\r
- gPeiHeciPpiGuid = { 0xEE0EA811, 0xFBD9, 0x4777, {0xB9, 0x5A, 0xBA, 0x4F, 0x71, 0x10, 0x1F, 0x74}}\r
- gPeiSdhcPpiGuid = { 0xf4ef9d7a, 0x98c5, 0x4c1a, {0xb4, 0xd9, 0xd8, 0xd8, 0x72, 0x65, 0xbe, 0x0c}}\r
- gPeiBlockIoPpiGuid = { 0xbc5fa650, 0xedbb, 0x4d0d, {0xb3, 0xa3, 0xd9, 0x89, 0x07, 0xf8, 0x47, 0xdf}}\r
- gSeCfTPMPolicyPpiGuid = { 0x4fd1ba49, 0x8f90, 0x471a, {0xa2, 0xc9, 0x17, 0x3c, 0x7a, 0x73, 0x2f, 0xd0}}\r
- gEfiPeiReadOnlyVariable2PpiGuid = { 0x2ab86ef5, 0xecb5, 0x4134, {0xb5, 0x56, 0x38, 0x54, 0xca, 0x1f, 0xe1, 0xb4}}\r
- gPchPeiInitPpiGuid = { 0xACB93B08, 0x5CDC, 0x4A8F, {0x93, 0xD4, 0x6, 0xE3, 0x42, 0xDF, 0x18, 0x2E}}\r
- gPttPassThruPpiGuid = { 0xc5068bac, 0xa7dc, 0x42f1, {0xae, 0x80, 0xca, 0xa2, 0x4b, 0xb4, 0x90, 0x4b}}\r
- \r
-[Protocols]\r
- gEfiGlobalNvsAreaProtocolGuid = { 0x074e1e48, 0x8132, 0x47a1, {0x8c, 0x2c, 0x3f, 0x14, 0xad, 0x9a, 0x66, 0xdc}}\r
- gPpmPlatformPolicyProtocolGuid = { 0xddabfeac, 0xef63, 0x452c, {0x8f, 0x39, 0xed, 0x7f, 0xae, 0xd8, 0x26, 0x5e}}\r
- gEfiSpiProtocolGuid = { 0x1156efc6, 0xea32, 0x4396, {0xb5, 0xd5, 0x26, 0x93, 0x2e, 0x83, 0xc3, 0x13}}\r
- gMemInfoProtocolGuid = { 0x6f20f7c8, 0xe5ef, 0x4f21, {0x8d, 0x19, 0xed, 0xc5, 0xf0, 0xc4, 0x96, 0xae}}\r
- gEfiSdHostIoProtocolGuid = { 0xb63f8ec7, 0xa9c9, 0x4472, {0xa4, 0xc0, 0x4d, 0x8b, 0xf3, 0x65, 0xcc, 0x51}}\r
- gEfiSpiProtocolGuid = { 0x1156efc6, 0xea32, 0x4396, {0xb5, 0xd5, 0x26, 0x93, 0x2e, 0x83, 0xc3, 0x13}}\r
- gEfiSmmSpiProtocolGuid = { 0xD9072C35, 0xEB8F, 0x43AD, {0xA2, 0x20, 0x34, 0xD4, 0x0E, 0x2A, 0x82, 0x85}}\r
- gEfiSmmIchnDispatchExProtocolGuid = { 0x3920405B, 0xC897, 0x44DA, {0x88, 0xF3, 0x4C, 0x49, 0x8A, 0x6F, 0xF7, 0x36}}\r
- gEfiPchS3SupportProtocolGuid = { 0xE287D20B, 0xD897, 0x4E1E, {0xA5, 0xD9, 0x97, 0x77, 0x63, 0x93, 0x6A, 0x04}}\r
- gPchResetProtocolGuid = { 0xDB63592C, 0xB8CC, 0x44C8, {0x91, 0x8C, 0x51, 0xF5, 0x34, 0x59, 0x8A, 0x5A}}\r
- gPchResetCallbackProtocolGuid = { 0x3A3300AB, 0xC929, 0x487D, {0xAB, 0x34, 0x15, 0x9B, 0xC1, 0x35, 0x62, 0xC0}}\r
- gDxePchPlatformPolicyProtocolGuid = { 0x4b0165a9, 0x61d6, 0x4e23, {0xa0, 0xb5, 0x3e, 0xc7, 0x9c, 0x2e, 0x30, 0xd5}}\r
- gEfiPchInfoProtocolGuid = { 0xD31F0400, 0x7D16, 0x4316, {0xBF, 0x88, 0x60, 0x65, 0x88, 0x3B, 0x40, 0x2B}}\r
- gEfiPchExtendedResetProtocolGuid = { 0xF0BBFCA0, 0x684E, 0x48B3, {0xBA, 0xE2, 0x6C, 0x84, 0xB8, 0x9E, 0x53, 0x39}}\r
- gEfiActiveBiosProtocolGuid = { 0xEBBE2D1B, 0x1647, 0x4BDA, {0xAB, 0x9A, 0x78, 0x63, 0xE3, 0x96, 0xD4, 0x1A}}\r
- gDxeIchPlatformPolicyProtocolGuid = { 0xf617b358, 0x12cf, 0x414a, {0xa0, 0x69, 0x60, 0x67, 0x7b, 0xda, 0x13, 0xb3}}\r
- gEfiIchInfoProtocolGuid = { 0xd31f0400, 0x7d16, 0x4316, {0xbf, 0x88, 0x60, 0x65, 0x88, 0x3b, 0x40, 0x2b}}\r
- gEfiSmmIoTrapDispatchProtocolGuid = { 0x58dc368d, 0x7bfa, 0x4e77, {0xab, 0xbc, 0x0e, 0x29, 0x41, 0x8d, 0xf9, 0x30}}\r
- gEfiSmmSmbusProtocolGuid = { 0x72e40094, 0x2ee1, 0x497a, {0x8f, 0x33, 0x4c, 0x93, 0x4a, 0x9e, 0x9c, 0x0c}}\r
- gDxeVlvPlatformPolicyGuid = { 0x5bab88ba, 0xe0e2, 0x4674, {0xb6, 0xad, 0xb8, 0x12, 0xf6, 0x88, 0x1c, 0xd6}}\r
- gIgdOpRegionProtocolGuid = { 0xcdc5dddf, 0xe79d, 0x41ec, {0xa9, 0xb0, 0x65, 0x65, 0x49, 0x0d, 0xb9, 0xd3}}\r
- gEfiHeciProtocolGuid = { 0xcfb33810, 0x6e87, 0x4284, {0xb2, 0x03, 0xa6, 0x6a, 0xbe, 0x07, 0xf6, 0xe8}}\r
- gPlatformSeCHookProtocolGuid = { 0xbc52476e, 0xf67e, 0x4301, {0xb2, 0x62, 0x36, 0x9c, 0x48, 0x78, 0xaa, 0xc2}}\r
- gEfiSeCRcInfoProtocolGuid = { 0x11fbfdfb, 0x10d2, 0x43e6, {0xb5, 0xb1, 0xb4, 0x38, 0x6e, 0xdc, 0xcb, 0x9a}}\r
- gEfiTdtProtocolGuid = { 0x0bf70067, 0xd53b, 0x42df, {0xb7, 0x70, 0xe9, 0x2c, 0x91, 0xc6, 0x14, 0x11}}\r
- gDxePlatformSeCPolicyGuid = { 0xf8bff014, 0x18fb, 0x4ef9, {0xb1, 0x0c, 0xae, 0x22, 0x73, 0x8d, 0xbe, 0xed}}\r
- gLpssDummyProtocolGuid = { 0xaf4cc162, 0xd41c, 0x455a, {0xab, 0x45, 0x6d, 0xbc, 0xc1, 0xcd, 0x32, 0xf3}}\r
- gEfiEmmcCardInfoProtocolGuid = { 0x1ebe5ab9, 0x2129, 0x49e7, {0x84, 0xd7, 0xee, 0xb9, 0xfc, 0xe5, 0xde, 0xdd}}\r
- gEfiTdtOperationProtocolGuid = {0xfd301ba4, 0x5e62, 0x4679,{ 0xa0, 0x6f, 0xe0, 0x9a, 0xab, 0xdd, 0x2a, 0x91}}\r
- gEfiConfigFileNameGuid = { 0x98B8D59B, 0xE8BA, 0x48EE, { 0x98, 0xDD, 0xC2, 0x95, 0x39, 0x2F, 0x1E, 0xDB }}\r
- gEfiDFUResultGuid = { 0x14a7c46f, 0xbc02, 0x4047, { 0x9f, 0x18, 0xa5, 0xd7, 0x25, 0xd8, 0xbd, 0x19 }}\r
- gPttPassThruProtocolGuid = { 0x73e2576, 0xf6c1, 0x4b91, { 0x92, 0xa9, 0xd4, 0x67, 0x5d, 0xda, 0x34, 0xb1 } }\r
- \r
-[Guids]\r
- gEfiCPTokenSpaceGuid = { 0x918211ce, 0xa1d2, 0x43a0, {0xa0, 0x4e, 0x75, 0xb5, 0xbf, 0x44, 0x50, 0x0E}}\r
- gEfiSmbusArpMapGuid = { 0x707BE83E, 0x0BF6, 0x40A5, {0xBE, 0x64, 0x34, 0xC0, 0x3A, 0xA0, 0xB8, 0xE2}}\r
- gEfiMemoryConfigDataGuid = { 0x80dbd530, 0xb74c, 0x4f11, {0x8c, 0x03, 0x41, 0x86, 0x65, 0x53, 0x28, 0x31}}\r
- gEfiVLVTokenSpaceGuid = { 0xca452c68, 0xdf0c, 0x45c9, {0x82, 0xfb, 0xea, 0xe4, 0x2b, 0x31, 0x29, 0x46}}\r
- gSataControllerDriverGuid = { 0xbb929da9, 0x68f7, 0x4035, {0xb2, 0x2c, 0xa3, 0xbb, 0x3f, 0x23, 0xda, 0x55}}\r
- gDxePchPolicyUpdateProtocolGuid = { 0x1a819e49, 0xd8ee, 0x48cb, {0x9a, 0x9c, 0x0a, 0xa0, 0xd2, 0x81, 0x0a, 0x38}}\r
- gPowerManagementAcpiTableStorageGuid = { 0x161be597, 0xe9c5, 0x49db, {0xae, 0x50, 0xc4, 0x62, 0xab, 0x54, 0xee, 0xda}}\r
- gEfiSetupVariableGuid = { 0xec87d643, 0xeba4, 0x4bb5, {0xa1, 0xe5, 0x3f, 0x3e, 0x36, 0xb2, 0x0d, 0xa9}}\r
- gBmpImageGuid = { 0x878AC2CC, 0x5343, 0x46F2, {0xB5, 0x63, 0x51, 0xF8, 0x9D, 0xAF, 0x56, 0xBA}}\r
- gPchInitVariableGuid = { 0xe6c2f70a, 0xb604, 0x4877, {0x85, 0xba, 0xde, 0xec, 0x89, 0xe1, 0x17, 0xeb}}\r
- gEfiMemoryConfigDataGuid = { 0x80dbd530, 0xb74c, 0x4f11, {0x8c, 0x03, 0x41, 0x86, 0x65, 0x53, 0x28, 0x31}}\r
- gVlvRefCodePkgTokenSpaceGuid = { 0x85768E4A, 0x6CDC, 0x444E, {0x93, 0xDF, 0x93, 0x66, 0x85, 0xB5, 0xDF, 0xCC}}\r
- gSeCPlatformReadyToBootGuid = { 0x03fdf171, 0x1d67, 0x4ace, {0xa9, 0x04, 0x3e, 0x36, 0xd3, 0x38, 0xfa, 0x74}}\r
- gAmtReadyToBootGuid = { 0x40b09b5a, 0xf0ef, 0x4627, {0x93, 0xd5, 0x27, 0xf0, 0x4b, 0x75, 0x4d, 0x05}}\r
- #\r
- # According to UEFI 2.3.1 Errata C, 3.2 Globally Defined Variables.\r
- # To prevent name collisions with possible future globally defined variables,\r
- # other internal firmware data variables that are not defined in Table.10 must be saved with a unique VendorGuid other than EFI_GLOBAL_VARIABLE.\r
- #\r
- gEfiVlv2VariableGuid = { 0x10ba6bbe, 0xa97e, 0x41c3, {0x9a, 0x07, 0x60, 0x7a, 0xd9, 0xbd, 0x60, 0xe5}}\r
-\r
-[Includes.common]\r
- .\r
- ValleyView2Soc/NorthCluster/Include\r
- ValleyView2Soc/SouthCluster/Include\r
- ValleyView2Soc/CPU/Include\r
- Include\r
-\r
-[PcdsFixedAtBuild]\r
- gEfiVLVTokenSpaceGuid.PcdTCSmbaIoBaseAddress|0x1040|UINT16|0x10000207\r
-\r
-[PcdsDynamic, PcdsDynamicEx]\r
- gEfiVLVTokenSpaceGuid.PcdTCSmbaIoBaseAddress|0x1040|UINT16|0x10000207\r
- gEfiVLVTokenSpaceGuid.PcdEmmcManufacturerId|0|UINT8|0x10000208\r
- gEfiVLVTokenSpaceGuid.PcdProductSerialNumber|0|UINT32|0x10000209\r
- gEfiVLVTokenSpaceGuid.PcdMeasuredBootEnable|TRUE|BOOLEAN|0x1000020A\r
- gEfiVLVTokenSpaceGuid.PcdFTPMErrorOccur|FALSE|BOOLEAN|0x1000020B\r
- gEfiVLVTokenSpaceGuid.PcdFTPMErrorSkip|FALSE|BOOLEAN|0x1000020C\r
- gEfiVLVTokenSpaceGuid.PcdFTPMCommand|0|UINT32|0x1000020D\r
- gEfiVLVTokenSpaceGuid.PcdFTPMResponse|0|UINT32|0x1000020E\r
- gEfiVLVTokenSpaceGuid.PcdFTPMNotRespond|FALSE|BOOLEAN|0x1000020F\r
- gEfiVLVTokenSpaceGuid.PcdFTPMStatus|0|UINT32|0x10000210\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxDataAddress|0x0|UINT64|0x10000211\r
- gEfiVLVTokenSpaceGuid.PcdCpuSmramCpuDataAddress|0x0|UINT64|0x10000212\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxSize|0x0|UINT64|0x10000213\r
-\r
-[PcdsFeatureFlag]\r
- gVlvRefCodePkgTokenSpaceGuid.PcdCeAtaSupport|FALSE|BOOLEAN|0x12\r
- gVlvRefCodePkgTokenSpaceGuid.PcdMmcSdMultiBlockSupport|TRUE|BOOLEAN|0x13\r
-\r
-[PcdsPatchableInModule]\r
-\r
- ## Memory Down or DIMM slot.<BR><BR>\r
- # 0 - DIMM<BR>\r
- # 1 - Memory Down<BR>\r
- # @Prompt Enable Memory Down\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableMemoryDown|1|UINT8|0x20000000\r
- \r
- ## Memory Parameter Patchable.<BR><BR>\r
- # 0 - Fixed Parameter for MinnowBoard Max<BR>\r
- # 1 - Patchable Parameter for Customization<BR>\r
- # @Prompt Memory Parameter Patchable.\r
- # @ValidList 0x80000001 | 0, 1 \r
- gVlvRefCodePkgTokenSpaceGuid.PcdMemoryParameterPatchable|FALSE|BOOLEAN|0x20000010\r
- \r
- ## The speed of DRAM.<BR><BR>\r
- # 0 - 800 MHz<BR>\r
- # 1 - 1066 MHz<BR>\r
- # 2 - 1333 MHz<BR>\r
- # 3 - 1600 MHz<BR>\r
- # @Prompt DRAM Speed\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDramSpeed|1|UINT8|0x20000001\r
-\r
- ## DRAM Type.<BR><BR>\r
- # 0 - DDR3<BR>\r
- # 1 - DDR3L<BR>\r
- # 2 - DDR3U<BR>\r
- # 3 - DDR3All<BR>\r
- # 4 - LPDDR2<BR>\r
- # 5 - LPDDR3<BR>\r
- # 6 - DDR4<BR>\r
- # @Prompt DRAM Type\r
- # @ValidList 0x80000001 | 0, 1, 2, 3, 4, 5, 6\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDramType|1|UINT8|0x20000002\r
- \r
- ## Please populate DIMM slot 0 if only one DIMM is supported.<BR><BR>\r
- # 0 - Disable<BR>\r
- # 1 - Enable<BR>\r
- # @Prompt DIMM 0 Enable \r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableDimm0|1|UINT8|0x20000003\r
-\r
- ## DIMM 1 has to be identical to DIMM 0.<BR><BR>\r
- # 0 - Disable<BR>\r
- # 1 - Enable<BR>\r
- # @Prompt DIMM 1 Enable Type\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableDimm1|0|UINT8|0x20000004\r
- \r
- ## DRAM device data width.<BR><BR>\r
- # 0 - x8<BR>\r
- # 1 - x16<BR>\r
- # 2 - x32<BR>\r
- # @Prompt DIMM_DWIDTH\r
- # @ValidList 0x80000001 | 0, 1, 2\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmDataWidth|1|UINT8|0x20000005\r
-\r
- ## DRAM device data density.<BR><BR>\r
- # 0 - 1 Gbit<BR>\r
- # 1 - 2 Gbit<BR>\r
- # 2 - 4 Gbit<BR>\r
- # 3 - 8 Gbit<BR>\r
- # @Prompt DIMM_Density\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmDensity|2|UINT8|0x20000006\r
- \r
- ## DRAM device data bus width.<BR><BR>\r
- # 0 - 8 bits<BR>\r
- # 1 - 16 bits<BR>\r
- # 2 - 32 bits<BR>\r
- # 3 - 64 bits<BR>\r
- # @Prompt DIMM_BusWidth\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmBusWidth|3|UINT8|0x20000007\r
-\r
- ## Ranks Per DIMM or Sides Per DIMM.<BR><BR>\r
- # 0 - 1 Rank<BR>\r
- # 1 - 2 Ranks<BR>\r
- # @Prompt DIMM_Sides\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdRankPerDimm|0|UINT8|0x20000008\r
-\r
- ## tCL.<BR><BR>\r
- # @Prompt tCL\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTcl|11|UINT8|0x20000009\r
-\r
- ## tRP and tRCD in DRAM clk - 5:12.5ns, 6:15ns, etc.<BR><BR> \r
- # @Prompt tRP_tRCD \r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrpTrcd|11|UINT8|0x2000000A\r
-\r
- ## tWR in DRAM clk.<BR><BR> \r
- # @Prompt tWR \r
- gVlvRefCodePkgTokenSpaceGuid.PcdTwr|12|UINT8|0x2000000B\r
- \r
- ## tWTR in DRAM clk.<BR><BR> \r
- # @Prompt tWTR \r
- gVlvRefCodePkgTokenSpaceGuid.PcdTwtr|6|UINT8|0x2000000C\r
- \r
- ## tRRD in DRAM clk.<BR><BR> \r
- # @Prompt tRRD \r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrrd|6|UINT8|0x2000000D\r
- \r
- ## tRTP in DRAM clk.<BR><BR> \r
- # @Prompt tRTP \r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrtp|6|UINT8|0x2000000E\r
-\r
- ## tFAW in DRAM clk.<BR><BR> \r
- # @Prompt tFAW \r
- gVlvRefCodePkgTokenSpaceGuid.PcdTfaw|32|UINT8|0x2000000F\r
+++ /dev/null
-AutoPlatformCFG.txt\r
-Stitch/Stitching.log\r
-Stitch/MNW*.bin\r
-Stitch/MNW*.rom\r
-Stitch/MNW*.rom.orig\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2019, Intel Corporation. All rights reserved.<BR>\r
-\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-\r
-\r
-\r
-Module Name:\r
-\r
- AcpiPlatform.c\r
-\r
-Abstract:\r
-\r
- ACPI Platform Driver\r
-\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-#include <Protocol/TcgService.h>\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include "AcpiPlatform.h"\r
-#include "AcpiPlatformHooks.h"\r
-#include "AcpiPlatformHooksLib.h"\r
-#include "Platform.h"\r
-#include <Hpet.h>\r
-#include <Mcfg.h>\r
-#include "Osfr.h"\r
-#include <Guid/GlobalVariable.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Guid/PlatformInfo.h>\r
-#include <Protocol/CpuIo.h>\r
-#include <Guid/BoardFeatures.h>\r
-#include <Protocol/AcpiSupport.h>\r
-#include <Protocol/AcpiS3Save.h>\r
-#include <Protocol/Ps2Policy.h>\r
-#include <Library/CpuIA32.h>\r
-#include <SetupMode.h>\r
-#include <Guid/AcpiTableStorage.h>\r
-#include <Guid/EfiVpdData.h>\r
-#include <PchAccess.h>\r
-#include <Guid/Vlv2Variable.h>\r
-#include <Guid/PlatformCpuInfo.h>\r
-#include <IndustryStandard/WindowsSmmSecurityMitigationTable.h>\r
-\r
-\r
-CHAR16 EfiPlatformCpuInfoVariable[] = L"PlatformCpuInfo";\r
-CHAR16 gACPIOSFRModelStringVariableName[] = ACPI_OSFR_MODEL_STRING_VARIABLE_NAME;\r
-CHAR16 gACPIOSFRRefDataBlockVariableName[] = ACPI_OSFR_REF_DATA_BLOCK_VARIABLE_NAME;\r
-CHAR16 gACPIOSFRMfgStringVariableName[] = ACPI_OSFR_MFG_STRING_VARIABLE_NAME;\r
-\r
-EFI_CPU_IO_PROTOCOL *mCpuIo;\r
-EFI_GLOBAL_NVS_AREA_PROTOCOL mGlobalNvsArea;\r
-#ifndef __GNUC__\r
-#pragma optimize("", off)\r
-#endif\r
-BOOLEAN mFirstNotify;\r
-EFI_PLATFORM_INFO_HOB *mPlatformInfo;\r
-EFI_GUID mSystemConfigurationGuid = SYSTEM_CONFIGURATION_GUID;\r
-SYSTEM_CONFIGURATION mSystemConfiguration;\r
-SYSTEM_CONFIGURATION mSystemConfig;\r
-\r
-UINT8 mSmbusRsvdAddresses[] = PLATFORM_SMBUS_RSVD_ADDRESSES;\r
-UINT8 mNumberSmbusAddress = sizeof( mSmbusRsvdAddresses ) / sizeof( mSmbusRsvdAddresses[0] );\r
-\r
-/**\r
- Locate the first instance of a protocol. If the protocol requested is an\r
- FV protocol, then it will return the first FV that contains the ACPI table\r
- storage file.\r
-\r
- @param[in] Protocol The protocol to find.\r
- @param[in] Instance Return pointer to the first instance of the protocol.\r
- @param[in] Type The type of protocol to locate.\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
- @retval EFI_NOT_FOUND The protocol could not be located.\r
- @retval EFI_OUT_OF_RESOURCES There are not enough resources to find the protocol.\r
-\r
-**/\r
-EFI_STATUS\r
-LocateSupportProtocol (\r
- IN EFI_GUID *Protocol,\r
- OUT VOID **Instance,\r
- IN UINT32 Type\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN NumberOfHandles;\r
- EFI_FV_FILETYPE FileType;\r
- UINT32 FvStatus;\r
- EFI_FV_FILE_ATTRIBUTES Attributes;\r
- UINTN Size;\r
- UINTN Index;\r
-\r
- FvStatus = 0;\r
-\r
- //\r
- // Locate protocol.\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- Protocol,\r
- NULL,\r
- &NumberOfHandles,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Defined errors at this time are not found and out of resources.\r
- //\r
- return Status;\r
- }\r
-\r
- //\r
- // Looking for FV with ACPI storage file.\r
- //\r
- for (Index = 0; Index < NumberOfHandles; Index++) {\r
- //\r
- // Get the protocol on this handle.\r
- // This should not fail because of LocateHandleBuffer.\r
- //\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- Protocol,\r
- Instance\r
- );\r
- ASSERT (!EFI_ERROR (Status));\r
-\r
- if (!Type) {\r
- //\r
- // Not looking for the FV protocol, so find the first instance of the\r
- // protocol. There should not be any errors because our handle buffer\r
- // should always contain at least one or LocateHandleBuffer would have\r
- // returned not found.\r
- //\r
- break;\r
- }\r
-\r
- //\r
- // See if it has the ACPI storage file.\r
- //\r
- Status = ((EFI_FIRMWARE_VOLUME_PROTOCOL *) (*Instance))->ReadFile (\r
- *Instance,\r
- &gEfiAcpiTableStorageGuid,\r
- NULL,\r
- &Size,\r
- &FileType,\r
- &Attributes,\r
- &FvStatus\r
- );\r
-\r
- //\r
- // If we found it, then we are done.\r
- //\r
- if (!EFI_ERROR (Status)) {\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Our exit status is determined by the success of the previous operations.\r
- // If the protocol was found, Instance already points to it.\r
- //\r
- //\r
- // Free any allocated buffers.\r
- //\r
- gBS->FreePool (HandleBuffer);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- This function will update any runtime platform specific information.\r
- This currently includes:\r
- Setting OEM table values, ID, table ID, creator ID and creator revision.\r
- Enabling the proper processor entries in the APIC tables.\r
-\r
- @param[in] Table The table to update.\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-PlatformUpdateTables (\r
- IN OUT EFI_ACPI_COMMON_HEADER *Table\r
- )\r
-{\r
- EFI_ACPI_DESCRIPTION_HEADER *TableHeader;\r
- UINT8 *CurrPtr;\r
- UINT8 *EndPtr;\r
- ACPI_APIC_STRUCTURE_PTR *ApicPtr;\r
- UINT8 CurrProcessor;\r
- EFI_STATUS Status;\r
- EFI_MP_SERVICES_PROTOCOL *MpService;\r
- UINTN MaximumNumberOfCPUs;\r
- UINTN NumberOfEnabledCPUs;\r
- UINTN BspIndex;\r
- EFI_ACPI_1_0_ASF_DESCRIPTION_TABLE *AsfEntry;\r
- EFI_ACPI_HIGH_PRECISION_EVENT_TIMER_TABLE_HEADER *HpetTbl;\r
- UINT64 OemIdValue;\r
- UINT8 Index;\r
- EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE *Facp;\r
- EFI_ACPI_OSFR_TABLE *OsfrTable;\r
- EFI_ACPI_OSFR_OCUR_OBJECT *pOcurObject;\r
- EFI_ACPI_OSFR_OCUR_OBJECT OcurObject = {{0xB46F133D, 0x235F, 0x4634, 0x9F, 0x03, 0xB1, 0xC0, 0x1C, 0x54, 0x78, 0x5B}, 0, 0, 0, 0, 0};\r
- CHAR16 *OcurMfgStringBuffer = NULL;\r
- CHAR16 *OcurModelStringBuffer = NULL;\r
- UINT8 *OcurRefDataBlockBuffer = NULL;\r
- UINTN OcurMfgStringBufferSize;\r
- UINTN OcurModelStringBufferSize;\r
- UINTN OcurRefDataBlockBufferSize;\r
-#if defined (IDCC2_SUPPORTED) && IDCC2_SUPPORTED\r
- EFI_ACPI_ASPT_TABLE *pSpttTable;\r
-#endif\r
- UINT16 NumberOfHpets;\r
- UINT16 HpetCapIdValue;\r
- UINT32 HpetBlockID;\r
- EFI_PROCESSOR_INFORMATION ProcessorInfoBuffer;\r
- UINT8 TempVal;\r
- EFI_ACPI_3_0_IO_APIC_STRUCTURE *IOApicType;\r
- EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER *APICTableHeader;\r
- EFI_ACPI_WSMT_TABLE *WsmtTable;\r
-\r
- CurrPtr = NULL;\r
- EndPtr = NULL;\r
- ApicPtr = NULL;\r
- CurrProcessor = 0;\r
-\r
-\r
- if (Table->Signature != EFI_ACPI_1_0_FIRMWARE_ACPI_CONTROL_STRUCTURE_SIGNATURE) {\r
- TableHeader = (EFI_ACPI_DESCRIPTION_HEADER *) Table;\r
- //\r
- // Update the OEMID.\r
- //\r
- OemIdValue = mPlatformInfo->AcpiOemId;\r
-\r
- *(UINT32 *)(TableHeader->OemId) = (UINT32)OemIdValue;\r
- *(UINT16 *)(TableHeader->OemId + 4) = *(UINT16*)(((UINT8 *)&OemIdValue) + 4);\r
-\r
- if ((Table->Signature != EFI_ACPI_2_0_SECONDARY_SYSTEM_DESCRIPTION_TABLE_SIGNATURE)) {\r
- //\r
- // Update the OEM Table ID.\r
- //\r
- TableHeader->OemTableId = mPlatformInfo->AcpiOemTableId;\r
- }\r
-\r
- //\r
- // Update the OEM Table ID.\r
- //\r
- TableHeader->OemRevision = EFI_ACPI_OEM_REVISION;\r
-\r
- //\r
- // Update the creator ID.\r
- //\r
- TableHeader->CreatorId = EFI_ACPI_CREATOR_ID;\r
-\r
- //\r
- // Update the creator revision.\r
- //\r
- TableHeader->CreatorRevision = EFI_ACPI_CREATOR_REVISION;\r
- }\r
-\r
- //\r
- // Complete this function.\r
- //\r
- //\r
- // Locate the MP services protocol.\r
- //\r
- //\r
- // Find the MP Protocol. This is an MP platform, so MP protocol must be\r
- // there.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiMpServiceProtocolGuid,\r
- NULL,\r
- (VOID **) &MpService\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Determine the number of processors.\r
- //\r
- MpService->GetNumberOfProcessors (\r
- MpService,\r
- &MaximumNumberOfCPUs,\r
- &NumberOfEnabledCPUs\r
- );\r
-\r
- ASSERT (MaximumNumberOfCPUs <= MAX_CPU_NUM && NumberOfEnabledCPUs >= 1);\r
-\r
-\r
- //\r
- // Assign a invalid intial value for update.\r
- //\r
- //\r
- // Update the processors in the APIC table.\r
- //\r
- switch (Table->Signature) {\r
- case EFI_ACPI_1_0_ASF_DESCRIPTION_TABLE_SIGNATURE:\r
- //\r
- // Update the table if ASF is enabled. Otherwise, return error so caller will not install.\r
- //\r
- if (mSystemConfig.Asf == 1) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- AsfEntry = (EFI_ACPI_1_0_ASF_DESCRIPTION_TABLE *) Table;\r
- TempVal = (mNumberSmbusAddress < ASF_ADDR_DEVICE_ARRAY_LENGTH)? mNumberSmbusAddress : ASF_ADDR_DEVICE_ARRAY_LENGTH;\r
- for (Index = 0; Index < TempVal; Index++) {\r
- AsfEntry->AsfAddr.FixedSmbusAddresses[Index] = mSmbusRsvdAddresses[Index];\r
- }\r
- break;\r
-\r
- case EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE_SIGNATURE:\r
-\r
- Status = MpService->WhoAmI (\r
- MpService,\r
- &BspIndex\r
- );\r
-\r
- //\r
- // PCAT_COMPAT Set to 1 indicate 8259 vectors should be disabled.\r
- //\r
- APICTableHeader = (EFI_ACPI_3_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER *)Table;\r
- APICTableHeader->Flags |= EFI_ACPI_3_0_PCAT_COMPAT;\r
-\r
- CurrPtr = (UINT8 *) &((EFI_ACPI_DESCRIPTION_HEADER *) Table)[1];\r
- CurrPtr = CurrPtr + 8;\r
-\r
- //\r
- // Size of Local APIC Address & Flag.\r
- //\r
- EndPtr = (UINT8 *) Table;\r
- EndPtr = EndPtr + Table->Length;\r
- while (CurrPtr < EndPtr) {\r
- ApicPtr = (ACPI_APIC_STRUCTURE_PTR *) CurrPtr;\r
- switch (ApicPtr->AcpiApicCommon.Type) {\r
- case EFI_ACPI_3_0_PROCESSOR_LOCAL_APIC:\r
- //\r
- // ESS override\r
- // Fix for Ordering of MADT to be maintained as it is in MADT table.\r
- //\r
- // Update processor enabled or disabled and keep the local APIC\r
- // order in MADT intact.\r
- //\r
- // Sanity check to make sure proc-id is not arbitrary.\r
- //\r
- DEBUG ((EFI_D_ERROR, "ApicPtr->AcpiLocalApic.AcpiProcessorId = %x, MaximumNumberOfCPUs = %x\n", \\r
- ApicPtr->AcpiLocalApic.AcpiProcessorId, MaximumNumberOfCPUs));\r
- if(ApicPtr->AcpiLocalApic.AcpiProcessorId > MaximumNumberOfCPUs) {\r
- ApicPtr->AcpiLocalApic.AcpiProcessorId = (UINT8)MaximumNumberOfCPUs;\r
- }\r
-\r
- ApicPtr->AcpiLocalApic.Flags = 0;\r
-\r
- for (CurrProcessor = 0; CurrProcessor < MaximumNumberOfCPUs; CurrProcessor++) {\r
- Status = MpService->GetProcessorInfo (\r
- MpService,\r
- CurrProcessor,\r
- &ProcessorInfoBuffer\r
- );\r
-\r
- if (Status == EFI_SUCCESS && ProcessorInfoBuffer.ProcessorId == ApicPtr->AcpiLocalApic.ApicId) {\r
- //\r
- // Check to see whether or not a processor (or thread) is enabled.\r
- //\r
- if ((BspIndex == CurrProcessor) || ((ProcessorInfoBuffer.StatusFlag & PROCESSOR_ENABLED_BIT) != 0)) {\r
- //\r
- // Go on and check if Hyper Threading is enabled. If HT not enabled\r
- // hide this thread from OS by not setting the flag to 1. This is the\r
- // software way to disable Hyper Threading. Basically we just hide it\r
- // from the OS.\r
- //\r
- ApicPtr->AcpiLocalApic.Flags = EFI_ACPI_1_0_LOCAL_APIC_ENABLED;\r
-\r
-\r
- if(ProcessorInfoBuffer.Location.Thread != 0) {\r
- ApicPtr->AcpiLocalApic.Flags = 0;\r
- }\r
-\r
- AppendCpuMapTableEntry (&(ApicPtr->AcpiLocalApic));\r
- }\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // If no APIC-ID match, the cpu may not be populated.\r
- //\r
- break;\r
-\r
- case EFI_ACPI_3_0_IO_APIC:\r
-\r
- IOApicType = (EFI_ACPI_3_0_IO_APIC_STRUCTURE *)CurrPtr;\r
- IOApicType->IoApicId = 0x02;\r
- //\r
- // IO APIC entries can be patched here.\r
- //\r
- break;\r
- }\r
-\r
- CurrPtr = CurrPtr + ApicPtr->AcpiApicCommon.Length;\r
- }\r
- break;\r
-\r
- case EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE:\r
-\r
- Facp = (EFI_ACPI_3_0_FIXED_ACPI_DESCRIPTION_TABLE *) Table;\r
- Facp->Flags &= (UINT32)(~(3<<2));\r
-\r
- break;\r
-\r
- case EFI_ACPI_3_0_DIFFERENTIATED_SYSTEM_DESCRIPTION_TABLE_SIGNATURE:\r
- //\r
- // Patch the memory resource.\r
- //\r
- PatchDsdtTable ((EFI_ACPI_DESCRIPTION_HEADER *) Table);\r
- break;\r
-\r
- case EFI_ACPI_3_0_SECONDARY_SYSTEM_DESCRIPTION_TABLE_SIGNATURE:\r
- //\r
- // Gv3 support\r
- //\r
- // TBD: Need re-design based on the ValleyTrail platform.\r
- //\r
- break;\r
-\r
- case EFI_ACPI_3_0_HIGH_PRECISION_EVENT_TIMER_TABLE_SIGNATURE:\r
- //\r
- // Adjust HPET Table to correct the Base Address.\r
- //\r
- // Enable HPET always as Hpet.asi always indicates that Hpet is enabled.\r
- //\r
- MmioOr8 (R_PCH_PCH_HPET + R_PCH_PCH_HPET_GCFG, B_PCH_PCH_HPET_GCFG_EN);\r
-\r
-\r
- HpetTbl = (EFI_ACPI_HIGH_PRECISION_EVENT_TIMER_TABLE_HEADER *) Table;\r
- HpetTbl->BaseAddressLower32Bit.Address = HPET_BASE_ADDRESS;\r
- HpetTbl->EventTimerBlockId = *((UINT32*)(UINTN)HPET_BASE_ADDRESS);\r
-\r
- HpetCapIdValue = *(UINT16 *)(UINTN)(HPET_BASE_ADDRESS);\r
- NumberOfHpets = HpetCapIdValue & B_PCH_PCH_HPET_GCID_NT; // Bits [8:12] contains the number of Hpets\r
- HpetBlockID = EFI_ACPI_EVENT_TIMER_BLOCK_ID;\r
-\r
- if((NumberOfHpets) && (NumberOfHpets & B_PCH_PCH_HPET_GCID_NT)) {\r
- HpetBlockID |= (NumberOfHpets);\r
- }\r
- HpetTbl->EventTimerBlockId = HpetBlockID;\r
-\r
- break;\r
-\r
- case EFI_ACPI_3_0_PCI_EXPRESS_MEMORY_MAPPED_CONFIGURATION_SPACE_BASE_ADDRESS_DESCRIPTION_TABLE_SIGNATURE:\r
- //\r
- // Update MCFG base and end bus number.\r
- //\r
- ((EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE *) Table)->Segment[0].BaseAddress\r
- = mPlatformInfo->PciData.PciExpressBase;\r
- ((EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE *) Table)->Segment[0].EndBusNumber\r
- = (UINT8)RShiftU64 (mPlatformInfo->PciData.PciExpressSize, 20) - 1;\r
- break;\r
-\r
-\r
- case EFI_ACPI_OSFR_TABLE_SIGNATURE:\r
- //\r
- // Get size of OSFR variable.\r
- //\r
- OcurMfgStringBufferSize = 0;\r
- Status = gRT->GetVariable (\r
- gACPIOSFRMfgStringVariableName,\r
- &gACPIOSFRMfgStringVariableGuid,\r
- NULL,\r
- &OcurMfgStringBufferSize,\r
- NULL\r
- );\r
- if (Status != EFI_BUFFER_TOO_SMALL) {\r
- //\r
- // Variable must not be present on the system.\r
- //\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Allocate memory for variable data.\r
- //\r
- OcurMfgStringBuffer = AllocatePool (OcurMfgStringBufferSize);\r
- Status = gRT->GetVariable (\r
- gACPIOSFRMfgStringVariableName,\r
- &gACPIOSFRMfgStringVariableGuid,\r
- NULL,\r
- &OcurMfgStringBufferSize,\r
- OcurMfgStringBuffer\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- OcurModelStringBufferSize = 0;\r
- Status = gRT->GetVariable (\r
- gACPIOSFRModelStringVariableName,\r
- &gACPIOSFRModelStringVariableGuid,\r
- NULL,\r
- &OcurModelStringBufferSize,\r
- NULL\r
- );\r
- if (Status != EFI_BUFFER_TOO_SMALL) {\r
- //\r
- // Variable must not be present on the system.\r
- //\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Allocate memory for variable data.\r
- //\r
- OcurModelStringBuffer = AllocatePool (OcurModelStringBufferSize);\r
- Status = gRT->GetVariable (\r
- gACPIOSFRModelStringVariableName,\r
- &gACPIOSFRModelStringVariableGuid,\r
- NULL,\r
- &OcurModelStringBufferSize,\r
- OcurModelStringBuffer\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- OcurRefDataBlockBufferSize = 0;\r
- Status = gRT->GetVariable (\r
- gACPIOSFRRefDataBlockVariableName,\r
- &gACPIOSFRRefDataBlockVariableGuid,\r
- NULL,\r
- &OcurRefDataBlockBufferSize,\r
- NULL\r
- );\r
- if (Status == EFI_BUFFER_TOO_SMALL) {\r
- //\r
- // Allocate memory for variable data.\r
- //\r
- OcurRefDataBlockBuffer = AllocatePool (OcurRefDataBlockBufferSize);\r
- Status = gRT->GetVariable (\r
- gACPIOSFRRefDataBlockVariableName,\r
- &gACPIOSFRRefDataBlockVariableGuid,\r
- NULL,\r
- &OcurRefDataBlockBufferSize,\r
- OcurRefDataBlockBuffer\r
- );\r
- }\r
- OsfrTable = (EFI_ACPI_OSFR_TABLE *) Table;\r
- //\r
- // Currently only one object is defined: OCUR_OSFR_TABLE.\r
- //\r
- OsfrTable->ObjectCount = 1;\r
- //\r
- // Initialize table length to fixed portion of the ACPI OSFR table.\r
- //\r
- OsfrTable->Header.Length = sizeof (EFI_ACPI_OSFR_TABLE_FIXED_PORTION);\r
- *(UINT32 *)((UINTN) OsfrTable + sizeof (EFI_ACPI_OSFR_TABLE_FIXED_PORTION)) = \\r
- (UINT32) (sizeof (EFI_ACPI_OSFR_TABLE_FIXED_PORTION) + sizeof (UINT32));\r
- pOcurObject = (EFI_ACPI_OSFR_OCUR_OBJECT *)((UINTN) OsfrTable + sizeof (EFI_ACPI_OSFR_TABLE_FIXED_PORTION) + \\r
- sizeof (UINT32));\r
- CopyMem (pOcurObject, &OcurObject, sizeof (EFI_ACPI_OSFR_OCUR_OBJECT));\r
- pOcurObject->ManufacturerNameStringOffset = (UINT32)((UINTN) pOcurObject - (UINTN) OsfrTable + \\r
- sizeof (EFI_ACPI_OSFR_OCUR_OBJECT));\r
- pOcurObject->ModelNameStringOffset = (UINT32)((UINTN) pOcurObject - (UINTN) OsfrTable + \\r
- sizeof (EFI_ACPI_OSFR_OCUR_OBJECT) + OcurMfgStringBufferSize);\r
- if (OcurRefDataBlockBufferSize > 0) {\r
- pOcurObject->MicrosoftReferenceOffset = (UINT32)((UINTN) pOcurObject - (UINTN) OsfrTable + \\r
- sizeof (EFI_ACPI_OSFR_OCUR_OBJECT) + OcurMfgStringBufferSize + OcurModelStringBufferSize);\r
- }\r
- CopyMem ((UINTN *)((UINTN) pOcurObject + sizeof (EFI_ACPI_OSFR_OCUR_OBJECT)), OcurMfgStringBuffer, \\r
- OcurMfgStringBufferSize);\r
- CopyMem ((UINTN *)((UINTN) pOcurObject + sizeof (EFI_ACPI_OSFR_OCUR_OBJECT) + OcurMfgStringBufferSize), \\r
- OcurModelStringBuffer, OcurModelStringBufferSize);\r
- if (OcurRefDataBlockBufferSize > 0) {\r
- CopyMem ((UINTN *)((UINTN) pOcurObject + sizeof (EFI_ACPI_OSFR_OCUR_OBJECT) + OcurMfgStringBufferSize + \\r
- OcurModelStringBufferSize),OcurRefDataBlockBuffer, OcurRefDataBlockBufferSize);\r
- }\r
- OsfrTable->Header.Length += (UINT32)(OcurMfgStringBufferSize + OcurModelStringBufferSize + OcurRefDataBlockBufferSize);\r
- OsfrTable->Header.Length += sizeof (EFI_ACPI_OSFR_OCUR_OBJECT) + sizeof (UINT32);\r
- }\r
- }\r
- gBS->FreePool (OcurMfgStringBuffer);\r
- gBS->FreePool (OcurModelStringBuffer);\r
- gBS->FreePool (OcurRefDataBlockBuffer);\r
- break;\r
-\r
-\r
- case EFI_ACPI_WINDOWS_SMM_SECURITY_MITIGATION_TABLE_SIGNATURE:\r
- WsmtTable = (EFI_ACPI_WSMT_TABLE *) Table;\r
- //\r
- // Update Microsoft WSMT table Protections flags.\r
- //\r
- WsmtTable->ProtectionFlags = ((WsmtTable->ProtectionFlags) | (EFI_WSMT_PROTECTION_FLAGS_FIXED_COMM_BUFFERS | EFI_WSMT_PROTECTION_FLAGS_COMM_BUFFER_NESTED_PTR_PROTECTION ));\r
- break;\r
-\r
-\r
- default:\r
- break;\r
- }\r
-\r
- //\r
- //\r
- // Update the hardware signature in the FACS structure.\r
- //\r
- //\r
- // Locate the SPCR table and update based on current settings.\r
- // The user may change CR settings via setup or other methods.\r
- // The SPCR table must match.\r
- //\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
-Routine Description:\r
-\r
- GC_TODO: Add function description.\r
-\r
-Arguments:\r
-\r
- Event - GC_TODO: add argument description\r
- Context - GC_TODO: add argument description\r
-\r
-Returns:\r
-\r
- GC_TODO: add return values\r
-\r
-**/\r
-STATIC\r
-VOID\r
-EFIAPI\r
-OnReadyToBoot (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ACPI_TABLE_VERSION TableVersion;\r
- EFI_ACPI_SUPPORT_PROTOCOL *AcpiSupport;\r
- EFI_ACPI_S3_SAVE_PROTOCOL *AcpiS3Save;\r
- SYSTEM_CONFIGURATION SetupVarBuffer;\r
- UINTN VariableSize;\r
- EFI_PLATFORM_CPU_INFO *PlatformCpuInfoPtr = NULL;\r
- EFI_PLATFORM_CPU_INFO PlatformCpuInfo;\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
-\r
- if (mFirstNotify) {\r
- return;\r
- }\r
-\r
- mFirstNotify = TRUE;\r
-\r
- //\r
- // To avoid compiler warning of "C4701: potentially uninitialized local variable 'PlatformCpuInfo' used".\r
- //\r
- PlatformCpuInfo.CpuVersion.FullCpuId = 0;\r
-\r
- //\r
- // Get Platform CPU Info HOB.\r
- //\r
- PlatformCpuInfoPtr = NULL;\r
- ZeroMem (&PlatformCpuInfo, sizeof(EFI_PLATFORM_CPU_INFO));\r
- VariableSize = sizeof(EFI_PLATFORM_CPU_INFO);\r
- Status = gRT->GetVariable(\r
- EfiPlatformCpuInfoVariable,\r
- &gEfiVlv2VariableGuid,\r
- NULL,\r
- &VariableSize,\r
- PlatformCpuInfoPtr\r
- );\r
- if (EFI_ERROR(Status)) {\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw != NULL) {\r
- if ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformCpuInfoGuid, GuidHob.Raw)) != NULL) {\r
- PlatformCpuInfoPtr = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- }\r
- }\r
- }\r
-\r
- if ((PlatformCpuInfoPtr != NULL)) {\r
- CopyMem(&PlatformCpuInfo, PlatformCpuInfoPtr, sizeof(EFI_PLATFORM_CPU_INFO));\r
- }\r
-\r
- //\r
- // Update the ACPI parameter blocks finally.\r
- //\r
- VariableSize = sizeof (SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable (\r
- L"Setup",\r
- &mSystemConfigurationGuid,\r
- NULL,\r
- &VariableSize,\r
- &SetupVarBuffer\r
- );\r
- if (EFI_ERROR (Status) || VariableSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VariableSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &mSystemConfigurationGuid,\r
- NULL,\r
- &VariableSize,\r
- &SetupVarBuffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- //\r
- // Find the AcpiSupport protocol.\r
- //\r
- Status = LocateSupportProtocol (&gEfiAcpiSupportProtocolGuid, (VOID **) &AcpiSupport, 0);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- TableVersion = EFI_ACPI_TABLE_VERSION_2_0;\r
-\r
- //\r
- // Publish ACPI 1.0 or 2.0 Tables.\r
- //\r
- Status = AcpiSupport->PublishTables (\r
- AcpiSupport,\r
- TableVersion\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // S3 script save.\r
- //\r
- Status = gBS->LocateProtocol (&gEfiAcpiS3SaveProtocolGuid, NULL, (VOID **) &AcpiS3Save);\r
- if (!EFI_ERROR (Status)) {\r
- AcpiS3Save->S3Save (AcpiS3Save, NULL);\r
- }\r
-\r
-}\r
-\r
-VOID\r
-PR1FSASetting (\r
- IN VOID\r
- )\r
-{\r
- //\r
- // for FSA on PR1.\r
- //\r
- if (mPlatformInfo->BoardId == BOARD_ID_BL_FFRD && mPlatformInfo->BoardRev >= PR1) {\r
- DEBUG((EFI_D_ERROR, "Set FSA status = 1 for FFRD PR1\n"));\r
- mGlobalNvsArea.Area->FsaStatus = mSystemConfiguration.PchFSAOn;\r
- }\r
- if (mPlatformInfo->BoardId == BOARD_ID_BL_FFRD8) {\r
- DEBUG((EFI_D_ERROR, "Set FSA status = 1 for FFRD8\n"));\r
- mGlobalNvsArea.Area->FsaStatus = mSystemConfiguration.PchFSAOn;\r
- }\r
-\r
-}\r
-\r
-/**\r
- Entry point for Acpi platform driver.\r
-\r
- @param[in] ImageHandle A handle for the image that is initializing this driver.\r
- @param[in] SystemTable A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS Driver initialized successfully.\r
- @retval EFI_LOAD_ERROR Failed to Initialize or has been loaded.\r
- @retval EFI_OUT_OF_RESOURCES Could not allocate needed resources.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-AcpiPlatformEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_STATUS AcpiStatus;\r
- EFI_ACPI_SUPPORT_PROTOCOL *AcpiSupport;\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *FwVol;\r
- INTN Instance;\r
- EFI_ACPI_COMMON_HEADER *CurrentTable;\r
- UINTN TableHandle;\r
- UINT32 FvStatus;\r
- UINTN Size;\r
- EFI_EVENT Event;\r
- EFI_ACPI_TABLE_VERSION TableVersion;\r
- UINTN VarSize;\r
- UINTN SysCfgSize;\r
- EFI_HANDLE Handle;\r
- EFI_PS2_POLICY_PROTOCOL *Ps2Policy;\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
- UINT8 PortData;\r
- EFI_MP_SERVICES_PROTOCOL *MpService;\r
- UINTN MaximumNumberOfCPUs;\r
- UINTN NumberOfEnabledCPUs;\r
- PCH_STEPPING pchStepping;\r
-\r
- mFirstNotify = FALSE;\r
-\r
- TableVersion = EFI_ACPI_TABLE_VERSION_2_0;\r
- Instance = 0;\r
- CurrentTable = NULL;\r
- TableHandle = 0;\r
-\r
- //\r
- // Update HOB variable for PCI resource information.\r
- // Get the HOB list. If it is not present, then ASSERT.\r
- //\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw != NULL) {\r
- if ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformInfoGuid, GuidHob.Raw)) != NULL) {\r
- mPlatformInfo = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- }\r
- }\r
-\r
- //\r
- // Search for the Memory Configuration GUID HOB. If it is not present, then\r
- // there's nothing we can do. It may not exist on the update path.\r
- //\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"Setup",\r
- &mSystemConfigurationGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &mSystemConfigurationGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- //\r
- // Find the AcpiSupport protocol.\r
- //\r
- Status = LocateSupportProtocol (&gEfiAcpiSupportProtocolGuid, (VOID **) &AcpiSupport, 0);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Locate the firmware volume protocol.\r
- //\r
- Status = LocateSupportProtocol (&gEfiFirmwareVolume2ProtocolGuid, (VOID **) &FwVol, 1);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Read the current system configuration variable store.\r
- //\r
- SysCfgSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable (\r
- L"Setup",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &SysCfgSize,\r
- &mSystemConfig\r
- );\r
- if (EFI_ERROR (Status) || SysCfgSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- SysCfgSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &SysCfgSize,\r
- &mSystemConfig\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
-\r
- Status = EFI_SUCCESS;\r
- Instance = 0;\r
-\r
- //\r
- // TBD: Need re-design based on the ValleyTrail platform.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiMpServiceProtocolGuid,\r
- NULL,\r
- (VOID **) &MpService\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Determine the number of processors.\r
- //\r
- MpService->GetNumberOfProcessors (\r
- MpService,\r
- &MaximumNumberOfCPUs,\r
- &NumberOfEnabledCPUs\r
- );\r
-\r
- //\r
- // Allocate and initialize the NVS area for SMM and ASL communication.\r
- //\r
- Status = gBS->AllocatePool (\r
- EfiACPIMemoryNVS,\r
- sizeof (EFI_GLOBAL_NVS_AREA),\r
- (void **)&mGlobalNvsArea.Area\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- gBS->SetMem (\r
- mGlobalNvsArea.Area,\r
- sizeof (EFI_GLOBAL_NVS_AREA),\r
- 0\r
- );\r
- DEBUG((EFI_D_ERROR, "mGlobalNvsArea.Area is at 0x%X\n", mGlobalNvsArea.Area));\r
-\r
- //\r
- // Update global NVS area for ASL and SMM init code to use.\r
- //\r
- mGlobalNvsArea.Area->ApicEnable = 1;\r
- mGlobalNvsArea.Area->EmaEnable = 0;\r
-\r
- mGlobalNvsArea.Area->NumberOfBatteries = 1;\r
- mGlobalNvsArea.Area->BatteryCapacity0 = 100;\r
- mGlobalNvsArea.Area->BatteryStatus0 = 84;\r
- mGlobalNvsArea.Area->OnboardCom = 1;\r
- mGlobalNvsArea.Area->IdeMode = 0;\r
- mGlobalNvsArea.Area->PowerState = 0;\r
-\r
- mGlobalNvsArea.Area->LogicalProcessorCount = (UINT8)NumberOfEnabledCPUs;\r
-\r
- mGlobalNvsArea.Area->PassiveThermalTripPoint = mSystemConfiguration.PassiveThermalTripPoint;\r
- mGlobalNvsArea.Area->PassiveTc1Value = mSystemConfiguration.PassiveTc1Value;\r
- mGlobalNvsArea.Area->PassiveTc2Value = mSystemConfiguration.PassiveTc2Value;\r
- mGlobalNvsArea.Area->PassiveTspValue = mSystemConfiguration.PassiveTspValue;\r
- mGlobalNvsArea.Area->CriticalThermalTripPoint = mSystemConfiguration.CriticalThermalTripPoint;\r
-\r
- mGlobalNvsArea.Area->IgdPanelType = mSystemConfiguration.IgdFlatPanel;\r
- mGlobalNvsArea.Area->IgdPanelScaling = mSystemConfiguration.PanelScaling;\r
- mGlobalNvsArea.Area->IgdSciSmiMode = 0;\r
- mGlobalNvsArea.Area->IgdTvFormat = 0;\r
- mGlobalNvsArea.Area->IgdTvMinor = 0;\r
- mGlobalNvsArea.Area->IgdSscConfig = 1;\r
- mGlobalNvsArea.Area->IgdBiaConfig = mSystemConfiguration.IgdLcdIBia;\r
- mGlobalNvsArea.Area->IgdBlcConfig = mSystemConfiguration.IgdLcdIGmchBlc;\r
- mGlobalNvsArea.Area->IgdDvmtMemSize = mSystemConfiguration.IgdDvmt50TotalAlloc;\r
- mGlobalNvsArea.Area->IgdPAVP = mSystemConfiguration.PavpMode;\r
-\r
- mGlobalNvsArea.Area->AlsEnable = mSystemConfiguration.AlsEnable;\r
- mGlobalNvsArea.Area->BacklightControlSupport = 2;\r
- mGlobalNvsArea.Area->BrightnessPercentage = 100;\r
- mGlobalNvsArea.Area->IgdState = 1;\r
- mGlobalNvsArea.Area->LidState = 1;\r
-\r
- mGlobalNvsArea.Area->DeviceId1 = 0x80000100 ;\r
- mGlobalNvsArea.Area->DeviceId2 = 0x80000400 ;\r
- mGlobalNvsArea.Area->DeviceId3 = 0x80000200 ;\r
- mGlobalNvsArea.Area->DeviceId4 = 0x04;\r
- mGlobalNvsArea.Area->DeviceId5 = 0x05;\r
- mGlobalNvsArea.Area->NumberOfValidDeviceId = 4 ;\r
- mGlobalNvsArea.Area->CurrentDeviceList = 0x0F ;\r
- mGlobalNvsArea.Area->PreviousDeviceList = 0x0F ;\r
-\r
- mGlobalNvsArea.Area->UartSelection = mSystemConfiguration.UartInterface;\r
- mGlobalNvsArea.Area->PcuUart1Enable = mSystemConfiguration.PcuUart1;\r
- mGlobalNvsArea.Area->NativePCIESupport = 1;\r
- mGlobalNvsArea.Area->RtcBattery = mSystemConfiguration.RtcBattery;\r
-\r
-\r
-\r
-\r
-\r
- //\r
- // Update BootMode: 0:ACPI mode; 1:PCI mode\r
- //\r
- mGlobalNvsArea.Area->LpssSccMode = mSystemConfiguration.LpssPciModeEnabled;\r
- if (mSystemConfiguration.LpssMipiHsi == 0) {\r
- mGlobalNvsArea.Area->MipiHsiAddr = 0;\r
- mGlobalNvsArea.Area->MipiHsiLen = 0;\r
- mGlobalNvsArea.Area->MipiHsi1Addr = 0;\r
- mGlobalNvsArea.Area->MipiHsi1Len = 0;\r
- }\r
-\r
- //\r
- // Platform Flavor\r
- //\r
- mGlobalNvsArea.Area->PlatformFlavor = mPlatformInfo->PlatformFlavor;\r
-\r
- //\r
- // Update the Platform id\r
- //\r
- mGlobalNvsArea.Area->BoardID = mPlatformInfo->BoardId;\r
-\r
- //\r
- // Update the Board Revision\r
- //\r
- mGlobalNvsArea.Area->FabID = mPlatformInfo->BoardRev;\r
-\r
- //\r
- // Update SOC Stepping\r
- //\r
- mGlobalNvsArea.Area->SocStepping = (UINT8)(PchStepping());\r
-\r
- mGlobalNvsArea.Area->OtgMode = mSystemConfiguration.PchUsbOtg;\r
-\r
- pchStepping = PchStepping();\r
- if (mSystemConfiguration.UsbAutoMode == 1) {\r
- //\r
- // Auto mode is enabled.\r
- //\r
- if (PchA0 == pchStepping) {\r
- //\r
- // For A0, EHCI is enabled as default.\r
- //\r
- mSystemConfiguration.PchUsb20 = 1;\r
- mSystemConfiguration.PchUsb30Mode = 0;\r
- mSystemConfiguration.UsbXhciSupport = 0;\r
- DEBUG ((EFI_D_INFO, "EHCI is enabled as default. SOC 0x%x\n", pchStepping));\r
- } else {\r
- //\r
- // For A1 and later, XHCI is enabled as default.\r
- //\r
- mSystemConfiguration.PchUsb20 = 0;\r
- mSystemConfiguration.PchUsb30Mode = 1;\r
- mSystemConfiguration.UsbXhciSupport = 1;\r
- DEBUG ((EFI_D_INFO, "XHCI is enabled as default. SOC 0x%x\n", pchStepping));\r
- }\r
- }\r
-\r
- mGlobalNvsArea.Area->XhciMode = mSystemConfiguration.PchUsb30Mode;\r
-\r
- mGlobalNvsArea.Area->Stepping = mPlatformInfo->IchRevision;\r
-\r
- //\r
- // Override invalid Pre-Boot Driver and XhciMode combination.\r
- //\r
- if ((mSystemConfiguration.UsbXhciSupport == 0) && (mSystemConfiguration.PchUsb30Mode == 3)) {\r
- mGlobalNvsArea.Area->XhciMode = 2;\r
- }\r
- if ((mSystemConfiguration.UsbXhciSupport == 1) && (mSystemConfiguration.PchUsb30Mode == 2)) {\r
- mGlobalNvsArea.Area->XhciMode = 3;\r
- }\r
-\r
- DEBUG ((EFI_D_ERROR, "ACPI NVS XHCI:0x%x\n", mGlobalNvsArea.Area->XhciMode));\r
-\r
- mGlobalNvsArea.Area->PmicEnable = GLOBAL_NVS_DEVICE_DISABLE;\r
- mGlobalNvsArea.Area->BatteryChargingSolution = GLOBAL_NVS_DEVICE_DISABLE;\r
- mGlobalNvsArea.Area->ISPDevSel = mSystemConfiguration.ISPDevSel;\r
- mGlobalNvsArea.Area->LpeEnable = mSystemConfiguration.Lpe;\r
- mGlobalNvsArea.Area->LpeAudioReportedByDSDT = mSystemConfiguration.LpeAudioReportedByDSDT;\r
-\r
- if (mSystemConfiguration.ISPEn == 0) {\r
- mGlobalNvsArea.Area->ISPDevSel = GLOBAL_NVS_DEVICE_DISABLE;\r
- }\r
-\r
- mGlobalNvsArea.Area->WittEnable = mSystemConfiguration.WittEnable;\r
- mGlobalNvsArea.Area->UtsEnable = mSystemConfiguration.UtsEnable;\r
- mGlobalNvsArea.Area->SarEnable = mSystemConfiguration.SAR1;\r
-\r
-\r
- mGlobalNvsArea.Area->ReservedO = 1;\r
-\r
- SettingI2CTouchAddress();\r
- mGlobalNvsArea.Area->IdleReserve= mSystemConfiguration.IdleReserve;\r
- //\r
- // Read BMBOUND and store it in GlobalNVS to pass into ASL.\r
- //\r
- // BUGBUG: code was moved into silicon reference code.\r
- //\r
- if (mSystemConfiguration.eMMCBootMode== 1) {\r
- //\r
- // Auto detect mode.\r
- //\r
- DEBUG ((EFI_D_ERROR, "Auto detect mode------------start\n"));\r
-\r
- //\r
- // Silicon Steppings.\r
- //\r
- switch (PchStepping()) {\r
- case PchA0: // A0/A1\r
- case PchA1:\r
- DEBUG ((EFI_D_ERROR, "SOC A0/A1: eMMC 4.41 Configuration\n"));\r
- mSystemConfiguration.LpsseMMCEnabled = 1;\r
- mSystemConfiguration.LpsseMMC45Enabled = 0;\r
- break;\r
-\r
- case PchB0: // B0 and later.\r
- default:\r
- DEBUG ((EFI_D_ERROR, "SOC B0 and later: eMMC 4.5 Configuration\n"));\r
- mSystemConfiguration.LpsseMMCEnabled = 0;\r
- mSystemConfiguration.LpsseMMC45Enabled = 1;\r
- break;\r
- }\r
- } else if (mSystemConfiguration.eMMCBootMode == 2) {\r
- //\r
- // eMMC 4.41\r
- //\r
- DEBUG ((EFI_D_ERROR, "Force to eMMC 4.41 Configuration\n"));\r
- mSystemConfiguration.LpsseMMCEnabled = 1;\r
- mSystemConfiguration.LpsseMMC45Enabled = 0;\r
- } else if (mSystemConfiguration.eMMCBootMode == 3) {\r
- //\r
- // eMMC 4.5\r
- //\r
- DEBUG ((EFI_D_ERROR, "Force to eMMC 4.5 Configuration\n"));\r
- mSystemConfiguration.LpsseMMCEnabled = 0;\r
- mSystemConfiguration.LpsseMMC45Enabled = 1;\r
-\r
- } else {\r
- //\r
- // Disable eMMC controllers.\r
- //\r
- DEBUG ((EFI_D_ERROR, "Disable eMMC controllers\n"));\r
- mSystemConfiguration.LpsseMMCEnabled = 0;\r
- mSystemConfiguration.LpsseMMC45Enabled = 0;\r
- }\r
-\r
- mGlobalNvsArea.Area->emmcVersion = 0;\r
- if (mSystemConfiguration.LpsseMMCEnabled) {\r
- DEBUG ((EFI_D_ERROR, "mGlobalNvsArea.Area->emmcVersion = 0\n"));\r
- mGlobalNvsArea.Area->emmcVersion = 0;\r
- }\r
-\r
- if (mSystemConfiguration.LpsseMMC45Enabled) {\r
- DEBUG ((EFI_D_ERROR, "mGlobalNvsArea.Area->emmcVersion = 1\n"));\r
- mGlobalNvsArea.Area->emmcVersion = 1;\r
- }\r
-\r
- mGlobalNvsArea.Area->SdCardRemovable = mSystemConfiguration.SdCardRemovable;\r
-\r
- //\r
- // Microsoft IOT\r
- //\r
- if ((mSystemConfiguration.LpssHsuart0FlowControlEnabled == 1) && \\r
- (mSystemConfiguration.LpssPwm0Enabled == 0) && \\r
- (mSystemConfiguration.LpssPwm1Enabled == 0)) {\r
- mGlobalNvsArea.Area->MicrosoftIoT = GLOBAL_NVS_DEVICE_ENABLE;\r
- DEBUG ((EFI_D_ERROR, "JP1 is set to be MSFT IOT configuration.\n"));\r
- } else {\r
- mGlobalNvsArea.Area->MicrosoftIoT = GLOBAL_NVS_DEVICE_DISABLE;\r
- DEBUG ((EFI_D_ERROR, "JP1 is not set to be MSFT IOT configuration.\n"));\r
- }\r
-\r
- //\r
- // SIO related option.\r
- //\r
- Status = gBS->LocateProtocol (&gEfiCpuIoProtocolGuid, NULL, (void **)&mCpuIo);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- mGlobalNvsArea.Area->WPCN381U = GLOBAL_NVS_DEVICE_DISABLE;\r
-\r
- mGlobalNvsArea.Area->DockedSioPresent = GLOBAL_NVS_DEVICE_DISABLE;\r
-\r
- if (mGlobalNvsArea.Area->DockedSioPresent != GLOBAL_NVS_DEVICE_ENABLE) {\r
- //\r
- // Check ID for SIO WPCN381U.\r
- //\r
- Status = mCpuIo->Io.Read (\r
- mCpuIo,\r
- EfiCpuIoWidthUint8,\r
- WPCN381U_CONFIG_INDEX,\r
- 1,\r
- &PortData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- if (PortData != 0xFF) {\r
- PortData = 0x20;\r
- Status = mCpuIo->Io.Write (\r
- mCpuIo,\r
- EfiCpuIoWidthUint8,\r
- WPCN381U_CONFIG_INDEX,\r
- 1,\r
- &PortData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- Status = mCpuIo->Io.Read (\r
- mCpuIo,\r
- EfiCpuIoWidthUint8,\r
- WPCN381U_CONFIG_DATA,\r
- 1,\r
- &PortData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- if ((PortData == WPCN381U_CHIP_ID) || (PortData == WDCP376_CHIP_ID)) {\r
- mGlobalNvsArea.Area->WPCN381U = GLOBAL_NVS_DEVICE_ENABLE;\r
- mGlobalNvsArea.Area->OnboardCom = GLOBAL_NVS_DEVICE_ENABLE;\r
- mGlobalNvsArea.Area->OnboardComCir = GLOBAL_NVS_DEVICE_DISABLE;\r
- }\r
- }\r
- }\r
-\r
-\r
-\r
- //\r
- // Get Ps2 policy to set. Will be use if present.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiPs2PolicyProtocolGuid,\r
- NULL,\r
- (VOID **)&Ps2Policy\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = Ps2Policy->Ps2InitHardware (ImageHandle);\r
- }\r
-\r
- mGlobalNvsArea.Area->SDIOMode = mSystemConfiguration.LpssSdioMode;\r
-\r
- Handle = NULL;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Handle,\r
- &gEfiGlobalNvsAreaProtocolGuid,\r
- &mGlobalNvsArea,\r
- NULL\r
- );\r
-\r
- //\r
- // Read tables from the storage file.\r
- //\r
- while (!EFI_ERROR (Status)) {\r
- CurrentTable = NULL;\r
-\r
- Status = FwVol->ReadSection (\r
- FwVol,\r
- &gEfiAcpiTableStorageGuid,\r
- EFI_SECTION_RAW,\r
- Instance,\r
- (VOID **) &CurrentTable,\r
- &Size,\r
- &FvStatus\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Allow platform specific code to reject the table or update it.\r
- //\r
- AcpiStatus = AcpiPlatformHooksIsActiveTable (CurrentTable);\r
-\r
- if (!EFI_ERROR (AcpiStatus)) {\r
- //\r
- // Perform any table specific updates.\r
- //\r
- AcpiStatus = PlatformUpdateTables (CurrentTable);\r
- if (!EFI_ERROR (AcpiStatus)) {\r
- //\r
- // Add the table.\r
- //\r
- TableHandle = 0;\r
- AcpiStatus = AcpiSupport->SetAcpiTable (\r
- AcpiSupport,\r
- CurrentTable,\r
- TRUE,\r
- TableVersion,\r
- &TableHandle\r
- );\r
- ASSERT_EFI_ERROR (AcpiStatus);\r
- }\r
- }\r
-\r
- //\r
- // Increment the instance.\r
- //\r
- Instance++;\r
- }\r
- }\r
-\r
- Status = EfiCreateEventReadyToBootEx (\r
- TPL_NOTIFY,\r
- OnReadyToBoot,\r
- NULL,\r
- &Event\r
- );\r
-\r
- //\r
- // Finished.\r
- //\r
- return EFI_SUCCESS;\r
-}\r
-\r
-UINT8\r
-ReadCmosBank1Byte (\r
- IN UINT8 Index\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- IoWrite8(0x72, Index);\r
- Data = IoRead8 (0x73);\r
- return Data;\r
-}\r
-\r
-VOID\r
-WriteCmosBank1Byte (\r
- IN UINT8 Index,\r
- IN UINT8 Data\r
- )\r
-{\r
- IoWrite8 (0x72, Index);\r
- IoWrite8 (0x73, Data);\r
-}\r
-\r
-\r
-\r
-VOID\r
-SettingI2CTouchAddress (\r
- IN VOID\r
- )\r
-{\r
- if (mSystemConfiguration.I2CTouchAd == 0) {\r
- //\r
- // If setup menu select auto set I2C Touch Address base on board id.\r
- //\r
- if (mPlatformInfo->BoardId == BOARD_ID_BL_RVP ||\r
- mPlatformInfo->BoardId == BOARD_ID_BL_STHI ||\r
- mPlatformInfo->BoardId == BOARD_ID_BL_RVP_DDR3L ) {\r
- //\r
- //RVP\r
- //\r
- mGlobalNvsArea.Area->I2CTouchAddress = 0x4B;\r
- } else if (mPlatformInfo->BoardId == BOARD_ID_BL_FFRD) {\r
- //\r
- //FFRD\r
- //\r
- mGlobalNvsArea.Area->I2CTouchAddress = 0x4A;\r
- } else if (mPlatformInfo->BoardId == BOARD_ID_BB_RVP) {\r
- mGlobalNvsArea.Area->I2CTouchAddress = 0x4C;\r
- } else if (mPlatformInfo->BoardId == BOARD_ID_CVH) {\r
- mGlobalNvsArea.Area->I2CTouchAddress = 0x4C;\r
- } else if (mPlatformInfo->BoardId == BOARD_ID_BL_FFRD8) {\r
- //\r
- //FFRD8 uses 0x4A.\r
- //\r
- mGlobalNvsArea.Area->I2CTouchAddress = 0x4A;\r
- }\r
- } else {\r
- mGlobalNvsArea.Area->I2CTouchAddress = mSystemConfiguration.I2CTouchAd;\r
- }\r
- DEBUG((EFI_D_ERROR, "GlobalNvsArea.Area->I2CTouchAddress: [%02x]\n", mGlobalNvsArea.Area->I2CTouchAddress));\r
-}\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- AcpiPlatform.h\r
-\r
-Abstract:\r
-\r
- This is an implementation of the ACPI platform driver. Requirements for\r
- this driver are defined in the Tiano ACPI External Product Specification,\r
- revision 0.3.6.\r
-\r
-\r
---*/\r
-\r
-#ifndef _ACPI_PLATFORM_H_\r
-#define _ACPI_PLATFORM_H_\r
-\r
-//\r
-// Statements that include other header files.\r
-//\r
-#include <FrameworkDxe.h>\r
-#include <PiDxe.h>\r
-#include <Base.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Protocol/FirmwareVolume.h>\r
-#include <Library/PcdLib.h>\r
-#include <IndustryStandard/HighPrecisionEventTimerTable.h>\r
-#include <IndustryStandard/Acpi.h>\r
-#include <Protocol/AcpiSystemDescriptionTable.h>\r
-#include <Protocol/MpService.h>\r
-#include <Protocol/CpuIo.h>\r
-#include <IndustryStandard/Acpi30.h>\r
-#include <IndustryStandard/Acpi20.h>\r
-#include <Library/HobLib.h>\r
-#include <AlertStandardFormatTable.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Protocol/GlobalNvsArea.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <PchRegs.h>\r
-#include <Library/PchPlatformLib.h>\r
-//\r
-// Global variables.\r
-//\r
-extern EFI_GLOBAL_NVS_AREA_PROTOCOL mGlobalNvsArea;\r
-\r
-//\r
-// ACPI table information used to initialize tables.\r
-#define EFI_ACPI_OEM_REVISION 0x00000003\r
-#define EFI_ACPI_CREATOR_ID SIGNATURE_32 ('V', 'L', 'V', '2')\r
-#define EFI_ACPI_CREATOR_REVISION 0x0100000D\r
-\r
-#define WPCN381U_CONFIG_INDEX 0x2E\r
-#define WPCN381U_CONFIG_DATA 0x2F\r
-#define WPCN381U_CHIP_ID 0xF4\r
-#define WDCP376_CHIP_ID 0xF1\r
-\r
-#define MOBILE_PLATFORM 1\r
-#define DESKTOP_PLATFORM 2\r
-\r
-//\r
-// Define macros to build data structure signatures from characters.\r
-//\r
-#ifndef EFI_SIGNATURE_16\r
-#define EFI_SIGNATURE_16(A, B) ((A) | (B << 8))\r
-#endif\r
-#ifndef EFI_SIGNATURE_32\r
-#define EFI_SIGNATURE_32(A, B, C, D) (EFI_SIGNATURE_16 (A, B) | (EFI_SIGNATURE_16 (C, D) << 16))\r
-#endif\r
-#ifndef EFI_SIGNATURE_64\r
-#define EFI_SIGNATURE_64(A, B, C, D, E, F, G, H) \\r
- (EFI_SIGNATURE_32 (A, B, C, D) | ((UINT64) (EFI_SIGNATURE_32 (E, F, G, H)) << 32))\r
-#endif\r
-\r
-\r
-#define GV3_SSDT_OEM_TABLE_IDBASE 0x4000\r
-\r
-//\r
-// Private Driver Data.\r
-//\r
-//\r
-// Define Union of IO APIC & Local APIC structure.\r
-//\r
-typedef union {\r
- EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE AcpiLocalApic;\r
- EFI_ACPI_2_0_IO_APIC_STRUCTURE AcpiIoApic;\r
- struct {\r
- UINT8 Type;\r
- UINT8 Length;\r
- } AcpiApicCommon;\r
-} ACPI_APIC_STRUCTURE_PTR;\r
-\r
-//\r
-// Protocol private structure definition.\r
-//\r
-\r
-/**\r
- Entry point of the ACPI platform driver.\r
-\r
- @param[in] ImageHandle EFI_HANDLE: A handle for the image that is initializing this driver.\r
- @param[in] SystemTable EFI_SYSTEM_TABLE: A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS Driver initialized successfully.\r
- @retval EFI_LOAD_ERROR Failed to Initialize or has been loaded.\r
- @retval EFI_OUT_OF_RESOURCES Could not allocate needed resources.\r
-\r
-**/\r
-EFI_STATUS\r
-InstallAcpiPlatform (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-/**\r
- Get Acpi Table Version.\r
-\r
- @param[in] ImageHandle EFI_HANDLE: A handle for the image that is initializing this driver.\r
- @param[in] SystemTable EFI_SYSTEM_TABLE: A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS: Driver initialized successfully.\r
- @retval EFI_LOAD_ERROR: Failed to Initialize or has been loaded.\r
- @retval EFI_OUT_OF_RESOURCES: Could not allocate needed resources.\r
-\r
---*/\r
-EFI_ACPI_TABLE_VERSION\r
-GetAcpiTableVersion (\r
- VOID\r
- );\r
-\r
-/**\r
- The funtion returns Oem specific information of Acpi Platform.\r
-\r
- @param[in] OemId OemId returned.\r
- @param[in] OemTableId OemTableId returned.\r
- @param[in] OemRevision OemRevision returned.\r
-\r
- @retval EFI_STATUS Status of function execution.\r
-\r
-**/\r
-EFI_STATUS\r
-AcpiPlatformGetOemFields (\r
- OUT UINT8 *OemId,\r
- OUT UINT64 *OemTableId,\r
- OUT UINT32 *OemRevision\r
- );\r
-\r
-/**\r
- The function returns Acpi table version.\r
-\r
- @param[in]\r
-\r
- @retval EFI_ACPI_TABLE_VERSION Acpi table version encoded as a UINT32.\r
-\r
-**/\r
-EFI_ACPI_TABLE_VERSION\r
-AcpiPlatformGetAcpiSetting (\r
- VOID\r
- );\r
-\r
-/**\r
- Entry point for Acpi platform driver.\r
-\r
- @param[in] ImageHandle A handle for the image that is initializing this driver.\r
- @param[in] SystemTable A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS Driver initialized successfully.\r
- @retval EFI_LOAD_ERROR Failed to Initialize or has been loaded.\r
- @retval EFI_OUT_OF_RESOURCES Could not allocate needed resources.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-AcpiPlatformEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-UINT8\r
-ReadCmosBank1Byte (\r
- IN UINT8 Index\r
- );\r
-\r
-VOID\r
-WriteCmosBank1Byte (\r
- IN UINT8 Index,\r
- IN UINT8 Data\r
- );\r
-\r
-VOID\r
-SelectNFCDevice (\r
- IN VOID\r
- );\r
-\r
-VOID\r
-SettingI2CTouchAddress (\r
- IN VOID\r
- );\r
-\r
-extern \r
-EFI_STATUS \r
-EFIAPI\r
-IsctDxeEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-#endif\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2019, Intel Corporation. All rights reserved\r
-#\r
-\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-#\r
-\r
-#\r
-#\r
-# Module Name:\r
-#\r
-# AcpiPlatformBB.inf\r
-#\r
-# Abstract:\r
-#\r
-#\r
-\r
-\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = AcpiPlatform\r
- FILE_GUID = F0F6F006-DAB4-44b2-A7A1-0F72EEDCA716\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = AcpiPlatformEntryPoint\r
-\r
-[sources.common]\r
- AcpiPlatformHooks.c\r
- AcpiPlatform.c\r
-\r
-[Packages]\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- MdePkg/MdePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- HobLib\r
- UefiRuntimeServicesTableLib\r
- UefiDriverEntryPoint\r
- BaseMemoryLib\r
- DebugLib\r
- HobLib\r
- IoLib\r
- PchPlatformLib\r
-\r
-[Guids]\r
- gACPIOSFRMfgStringVariableGuid\r
- gEfiAcpiTableStorageGuid\r
- gACPIOSFRMfgStringVariableGuid\r
- gEfiBoardFeaturesGuid\r
- gEfiPlatformInfoGuid\r
- gEfiNormalSetupGuid\r
- gACPIOSFRRefDataBlockVariableGuid\r
- gACPIOSFRModelStringVariableGuid\r
- gEfiPlatformCpuInfoGuid\r
- gEfiVlv2VariableGuid\r
-\r
-[Protocols]\r
- gEfiAcpiTableProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEnhancedSpeedstepProtocolGuid\r
- gEfiPlatformCpuProtocolGuid\r
- gEfiAcpiSupportProtocolGuid\r
- gEfiAcpiS3SaveProtocolGuid\r
- gEfiCpuIoProtocolGuid\r
- gEfiPs2PolicyProtocolGuid\r
- gEfiFirmwareVolume2ProtocolGuid\r
- gEfiMpServiceProtocolGuid\r
- gEfiGlobalNvsAreaProtocolGuid\r
- gEfiTcgProtocolGuid\r
- gEfiFirmwareVolume2ProtocolGuid\r
- gIgdOpRegionProtocolGuid\r
-\r
-[Pcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdAcpiTableStorageFile\r
-\r
-[Depex]\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid AND\r
- gEfiAcpiSupportProtocolGuid AND\r
- gEfiMpServiceProtocolGuid AND\r
- gEfiCpuIoProtocolGuid\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- AcpiPlatformHooks.c\r
-\r
-Abstract:\r
-\r
- ACPI Platform Driver Hooks\r
-\r
---*/\r
-\r
-//\r
-// Statements that include other files.\r
-//\r
-#include "AcpiPlatform.h"\r
-#include "AcpiPlatformHooks.h"\r
-#include "Platform.h"\r
-\r
-//\r
-// Prototypes of the various hook functions.\r
-//\r
-#include "AcpiPlatformHooksLib.h"\r
-\r
-extern SYSTEM_CONFIGURATION mSystemConfiguration;\r
-\r
-ENHANCED_SPEEDSTEP_PROTOCOL *mEistProtocol = NULL;\r
-\r
-EFI_CPU_ID_MAP mCpuApicIdAcpiIdMapTable[MAX_CPU_NUM];\r
-\r
-EFI_STATUS\r
-AppendCpuMapTableEntry (\r
- IN EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE *AcpiLocalApic\r
- )\r
-{\r
- BOOLEAN Added;\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < MAX_CPU_NUM; Index++) {\r
- if ((mCpuApicIdAcpiIdMapTable[Index].ApicId == AcpiLocalApic->ApicId) && mCpuApicIdAcpiIdMapTable[Index].Flags) {\r
- return EFI_SUCCESS;\r
- }\r
- }\r
-\r
- Added = FALSE;\r
- for (Index = 0; Index < MAX_CPU_NUM; Index++) {\r
- if (!mCpuApicIdAcpiIdMapTable[Index].Flags) {\r
- mCpuApicIdAcpiIdMapTable[Index].Flags = 1;\r
- mCpuApicIdAcpiIdMapTable[Index].ApicId = AcpiLocalApic->ApicId;\r
- mCpuApicIdAcpiIdMapTable[Index].AcpiProcessorId = AcpiLocalApic->AcpiProcessorId;\r
- Added = TRUE;\r
- break;\r
- }\r
- }\r
-\r
- ASSERT (Added);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-UINT32\r
-ProcessorId2ApicId (\r
- UINT32 AcpiProcessorId\r
- )\r
-{\r
- UINTN Index;\r
-\r
- ASSERT (AcpiProcessorId < MAX_CPU_NUM);\r
- for (Index = 0; Index < MAX_CPU_NUM; Index++) {\r
- if (mCpuApicIdAcpiIdMapTable[Index].Flags && (mCpuApicIdAcpiIdMapTable[Index].AcpiProcessorId == AcpiProcessorId)) {\r
- return mCpuApicIdAcpiIdMapTable[Index].ApicId;\r
- }\r
- }\r
-\r
- return (UINT32) -1;\r
-}\r
-\r
-UINT8\r
-GetProcNumberInPackage (\r
- IN UINT8 Package\r
- )\r
-{\r
- UINTN Index;\r
- UINT8 Number;\r
-\r
- Number = 0;\r
- for (Index = 0; Index < MAX_CPU_NUM; Index++) {\r
- if (mCpuApicIdAcpiIdMapTable[Index].Flags && (((mCpuApicIdAcpiIdMapTable[Index].ApicId >> 0x04) & 0x01) == Package)) {\r
- Number++;\r
- }\r
- }\r
-\r
- return Number;\r
-}\r
-\r
-EFI_STATUS\r
-LocateCpuEistProtocol (\r
- IN UINT32 CpuIndex,\r
- OUT ENHANCED_SPEEDSTEP_PROTOCOL **EistProtocol\r
- )\r
-{\r
- UINTN HandleCount;\r
- EFI_HANDLE *HandleBuffer;\r
- ENHANCED_SPEEDSTEP_PROTOCOL *EistProt;\r
- UINTN Index;\r
- UINT32 ApicId;\r
- EFI_STATUS Status;\r
-\r
- HandleCount = 0;\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEnhancedSpeedstepProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
-\r
- Index = 0;\r
- EistProt = NULL;\r
- Status = EFI_NOT_FOUND;\r
- while (Index < HandleCount) {\r
- gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEnhancedSpeedstepProtocolGuid,\r
- (VOID **) &EistProt\r
- );\r
- //\r
- // Adjust the CpuIndex by +1 due to the AcpiProcessorId is 1 based.\r
- //\r
- ApicId = ProcessorId2ApicId (CpuIndex+1);\r
- if (ApicId == (UINT32) -1) {\r
- break;\r
- }\r
-\r
- if (EistProt->ProcApicId == ApicId) {\r
- Status = EFI_SUCCESS;\r
- break;\r
- }\r
-\r
- Index++;\r
- }\r
-\r
- if (HandleBuffer != NULL) {\r
- gBS->FreePool (HandleBuffer);\r
- }\r
-\r
- if (!EFI_ERROR (Status)) {\r
- *EistProtocol = EistProt;\r
- } else {\r
- *EistProtocol = NULL;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-PlatformHookInit (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEnhancedSpeedstepProtocolGuid,\r
- NULL,\r
- (VOID **) &mEistProtocol\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Called for every ACPI table found in the BIOS flash.\r
- Returns whether a table is active or not. Inactive tables\r
- are not published in the ACPI table list.\r
-\r
- This hook can be used to implement optional SSDT tables or\r
- enabling/disabling specific functionality (e.g. SPCR table)\r
- based on a setup switch or platform preference. In case of\r
- optional SSDT tables,the platform flash will include all the\r
- SSDT tables but will return EFI_SUCCESS only for those tables\r
- that need to be published.\r
-\r
- @param[in] *Table Pointer to the active table.\r
-\r
- @retval EFI_SUCCESS if the table is active.\r
- @retval EFI_UNSUPPORTED if the table is not active.\r
-\r
-**/\r
-EFI_STATUS\r
-AcpiPlatformHooksIsActiveTable (\r
- IN OUT EFI_ACPI_COMMON_HEADER *Table\r
- )\r
-{\r
- EFI_ACPI_DESCRIPTION_HEADER *TableHeader;\r
-\r
- TableHeader = (EFI_ACPI_DESCRIPTION_HEADER *) Table;\r
-\r
- if (TableHeader->Signature == EFI_ACPI_2_0_STATIC_RESOURCE_AFFINITY_TABLE_SIGNATURE) {\r
-\r
- }\r
-\r
- if ((mSystemConfiguration.ENDBG2 == 0) && (CompareMem (&TableHeader->OemTableId, "INTLDBG2", 8) == 0)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Update the GV3 SSDT table.\r
-\r
- @param[in][out] *TableHeader The table to be set.\r
-\r
- @retval EFI_SUCCESS Returns Success.\r
-\r
-**/\r
-EFI_STATUS\r
-PatchGv3SsdtTable (\r
- IN OUT EFI_ACPI_DESCRIPTION_HEADER *TableHeader\r
- )\r
-{\r
- UINT8 *CurrPtr;\r
- UINT8 *SsdtPointer;\r
- UINT32 Signature;\r
- UINT32 CpuFixes;\r
- UINT32 NpssFixes;\r
- UINT32 SpssFixes;\r
- UINT32 CpuIndex;\r
- UINT32 PackageSize;\r
- UINT32 NewPackageSize;\r
- UINT32 AdjustSize;\r
- UINTN EntryIndex;\r
- UINTN TableIndex;\r
- EFI_ACPI_NAME_COMMAND *PssTable;\r
- EFI_PSS_PACKAGE *PssTableItemPtr;\r
- ENHANCED_SPEEDSTEP_PROTOCOL *EistProt;\r
- EIST_INFORMATION *EistInfo;\r
- EFI_ACPI_CPU_PSS_STATE *PssState;\r
- EFI_ACPI_NAMEPACK_DWORD *NamePtr;\r
- //\r
- // Loop through the ASL looking for values that we must fix up.\r
- //\r
- NpssFixes = 0;\r
- SpssFixes = 0;\r
- CpuFixes = 0;\r
- CpuIndex = 0;\r
- CurrPtr = (UINT8 *) TableHeader;\r
-\r
- EistProt = NULL;\r
- for (SsdtPointer = CurrPtr; SsdtPointer <= (CurrPtr + ((EFI_ACPI_COMMON_HEADER *) CurrPtr)->Length); SsdtPointer++) {\r
- Signature = *(UINT32 *) SsdtPointer;\r
- switch (Signature) {\r
-\r
- case SIGNATURE_32 ('_', 'P', 'R', '_'):\r
- //\r
- // _CPUX ('0' to '0xF')\r
- //\r
- CpuIndex = *(SsdtPointer + 7);\r
- if (CpuIndex >= '0' && CpuIndex <= '9') {\r
- CpuIndex -= '0';\r
- } else {\r
- if (CpuIndex > '9') {\r
- CpuIndex -= '7';\r
- }\r
- }\r
-\r
- CpuFixes++;\r
- LocateCpuEistProtocol (CpuIndex, &EistProt);\r
- break;\r
-\r
- case SIGNATURE_32 ('D', 'O', 'M', 'N'):\r
-\r
- NamePtr = ACPI_NAME_COMMAND_FROM_NAMEPACK_STR (SsdtPointer);\r
- if (NamePtr->StartByte != AML_NAME_OP) {\r
- continue;\r
- }\r
-\r
- if (NamePtr->Size != AML_NAME_DWORD_SIZE) {\r
- continue;\r
- }\r
-\r
- NamePtr->Value = 0;\r
-\r
- if (mCpuApicIdAcpiIdMapTable[CpuIndex].Flags) {\r
- NamePtr->Value = (mCpuApicIdAcpiIdMapTable[CpuIndex].ApicId >> 0x04) & 0x01;\r
- }\r
- break;\r
-\r
- case SIGNATURE_32 ('N', 'C', 'P', 'U'):\r
-\r
- NamePtr = ACPI_NAME_COMMAND_FROM_NAMEPACK_STR (SsdtPointer);\r
- if (NamePtr->StartByte != AML_NAME_OP) {\r
- continue;\r
- }\r
-\r
- if (NamePtr->Size != AML_NAME_DWORD_SIZE) {\r
- continue;\r
- }\r
-\r
- NamePtr->Value = 0;\r
- if (mCpuApicIdAcpiIdMapTable[CpuIndex].Flags) {\r
- NamePtr->Value = GetProcNumberInPackage ((mCpuApicIdAcpiIdMapTable[CpuIndex].ApicId >> 0x04) & 0x01);\r
- }\r
- break;\r
-\r
- case SIGNATURE_32 ('N', 'P', 'S', 'S'):\r
- case SIGNATURE_32 ('S', 'P', 'S', 'S'):\r
- if (EistProt == NULL) {\r
- continue;\r
- }\r
-\r
- PssTable = ACPI_NAME_COMMAND_FROM_NAME_STR (SsdtPointer);\r
- if (PssTable->StartByte != AML_NAME_OP) {\r
- continue;\r
- }\r
-\r
- EistProt->GetEistTable (EistProt, &EistInfo, (VOID **) &PssState);\r
-\r
- AdjustSize = PssTable->NumEntries * sizeof (EFI_PSS_PACKAGE);\r
- AdjustSize -= EistInfo->NumStates * sizeof (EFI_PSS_PACKAGE);\r
- PackageSize = (PssTable->Size & 0xF) + ((PssTable->Size & 0xFF00) >> 4);\r
- NewPackageSize = PackageSize - AdjustSize;\r
- PssTable->Size = (UINT16) ((NewPackageSize & 0xF) + ((NewPackageSize & 0x0FF0) << 4));\r
-\r
- //\r
- // Set most significant two bits of byte zero to 01, meaning two bytes used.\r
- //\r
- PssTable->Size |= 0x40;\r
-\r
- //\r
- // Set unused table to Noop Code.\r
- //\r
- SetMem( (UINT8 *) PssTable + NewPackageSize + AML_NAME_PREFIX_SIZE, AdjustSize, AML_NOOP_OP);\r
- PssTable->NumEntries = (UINT8) EistInfo->NumStates;\r
- PssTableItemPtr = (EFI_PSS_PACKAGE *) ((UINT8 *) PssTable + sizeof (EFI_ACPI_NAME_COMMAND));\r
-\r
- //\r
- // Update the size.\r
- //\r
- for (TableIndex = 0; TableIndex < EistInfo->NumStates; TableIndex++) {\r
- EntryIndex = EistInfo->NumStates - TableIndex - 1;\r
- PssTableItemPtr->CoreFreq = PssState[EntryIndex].CoreFrequency * PssState[EntryIndex].Control;\r
- PssTableItemPtr->Power = PssState[EntryIndex].Power * 1000;\r
- if (PssTable->NameStr == SIGNATURE_32 ('N', 'P', 'S', 'S')) {\r
- PssTableItemPtr->BMLatency = PssState[EntryIndex].BusMasterLatency;\r
- PssTableItemPtr->TransLatency = PssState[EntryIndex].TransitionLatency;\r
- } else {\r
- //\r
- // This method should be supported by SMM PPM Handler.\r
- //\r
- PssTableItemPtr->BMLatency = PssState[EntryIndex].BusMasterLatency * 2;\r
- PssTableItemPtr->TransLatency = PssState[EntryIndex].TransitionLatency * 10;\r
- }\r
-\r
- PssTableItemPtr->Control = PssState[EntryIndex].Control;\r
- PssTableItemPtr->Status = PssState[EntryIndex].Status;\r
- PssTableItemPtr++;\r
- }\r
-\r
- if (PssTable->NameStr == SIGNATURE_32 ('N', 'P', 'S', 'S')) {\r
- NpssFixes++;\r
- } else {\r
- SpssFixes++;\r
- }\r
-\r
- SsdtPointer = (UINT8 *) PssTable + PackageSize;\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // N fixes together currently.\r
- //\r
- ASSERT (CpuFixes == (UINT32) MAX_CPU_NUM);\r
- ASSERT (SpssFixes == NpssFixes);\r
- ASSERT (CpuFixes >= SpssFixes);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Update the DSDT table.\r
-\r
- @param[in][out] *TableHeader The table to be set.\r
-\r
- @retval EFI_SUCCESS Returns EFI_SUCCESS.\r
-\r
-**/\r
-EFI_STATUS\r
-PatchDsdtTable (\r
- IN OUT EFI_ACPI_DESCRIPTION_HEADER *TableHeader\r
- )\r
-{\r
-\r
- UINT8 *CurrPtr;\r
- UINT8 *DsdtPointer;\r
- UINT32 *Signature;\r
- UINT8 *EndPtr;\r
- UINT8 *Operation;\r
- UINT32 *Address;\r
- UINT16 *Size;\r
-\r
- //\r
- // Fix PCI32 resource "FIX0" -- PSYS system status area\r
- //\r
- CurrPtr = (UINT8*) &((EFI_ACPI_DESCRIPTION_HEADER*) TableHeader)[0];\r
- EndPtr = (UINT8*) TableHeader;\r
- EndPtr = EndPtr + TableHeader->Length;\r
- while (CurrPtr < (EndPtr-2)) {\r
- //\r
- // Removed the _S3 tag to indicate that we do not support S3. The 4th byte is blank space\r
- // since there are only 3 char "_S3".\r
- //\r
- if (mSystemConfiguration.AcpiSuspendState == 0) {\r
- //\r
- // For iasl compiler version 20061109.\r
- //\r
- if ((CurrPtr[0] == '_') && (CurrPtr[1] == 'S') && (CurrPtr[2] == '3') && (CurrPtr[3] == '_')) {\r
- break;\r
- }\r
- //\r
- // For iasl compiler version 20040527.\r
- //\r
- if ((CurrPtr[0] == '\\') && (CurrPtr[1] == '_') && (CurrPtr[2] == 'S') && (CurrPtr[3] == '3')) {\r
- break;\r
- }\r
- }\r
- CurrPtr++;\r
- }\r
- CurrPtr = (UINT8*) &((EFI_ACPI_DESCRIPTION_HEADER*) TableHeader)[0];\r
- EndPtr = (UINT8*) TableHeader;\r
- EndPtr = EndPtr + TableHeader->Length;\r
- while (CurrPtr < (EndPtr-2)) {\r
- //\r
- // For mipi dsi port select _DEP.\r
- //\r
- if (mSystemConfiguration.MipiDsi== 1) {\r
- //\r
- // For iasl compiler version 20061109.\r
- //\r
- if ((CurrPtr[0] == 'N') && (CurrPtr[1] == 'D') && (CurrPtr[2] == 'E') && (CurrPtr[3] == 'P')) {\r
- CurrPtr[0] = '_';\r
- break;\r
- }\r
-\r
- } else {\r
- if ((CurrPtr[0] == 'P') && (CurrPtr[1] == 'D') && (CurrPtr[2] == 'E') && (CurrPtr[3] == 'P')) {\r
- CurrPtr[0] = '_';\r
- break;\r
- }\r
-\r
- }\r
- CurrPtr++;\r
- }\r
- //\r
- // Loop through the ASL looking for values that we must fix up.\r
- //\r
- CurrPtr = (UINT8 *) TableHeader;\r
- for (DsdtPointer = CurrPtr; DsdtPointer <= (CurrPtr + ((EFI_ACPI_COMMON_HEADER *) CurrPtr)->Length); DsdtPointer++) {\r
- Signature = (UINT32 *) DsdtPointer;\r
-\r
- switch (*Signature) {\r
- //\r
- // GNVS operation region.\r
- //\r
- case (SIGNATURE_32 ('G', 'N', 'V', 'S')):\r
- //\r
- // Conditional match. For Region Objects, the Operator will always be the\r
- // byte immediately before the specific name. Therefore, subtract 1 to check\r
- // the Operator.\r
- //\r
- Operation = DsdtPointer - 1;\r
- if (*Operation == AML_OPREGION_OP) {\r
- Address = (UINT32 *) (DsdtPointer + 6);\r
- *Address = (UINT32) (UINTN) mGlobalNvsArea.Area;\r
- Size = (UINT16 *) (DsdtPointer + 11);\r
- *Size = sizeof (EFI_GLOBAL_NVS_AREA);\r
- }\r
- break;\r
- default:\r
- break;\r
- }\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- AcpiPlatformHooks.h\r
-\r
-Abstract:\r
-\r
- This is an implementation of the ACPI platform driver. Requirements for\r
- this driver are defined in the Tiano ACPI External Product Specification,\r
- revision 0.3.6.\r
-\r
---*/\r
-\r
-#ifndef _ACPI_PLATFORM_HOOKS_H_\r
-#define _ACPI_PLATFORM_HOOKS_H_\r
-\r
-//\r
-// Statements that include other header files\r
-//\r
-\r
-#include <IndustryStandard/Acpi.h>\r
-#include "Platform.h"\r
-#include <Protocol/EnhancedSpeedstep.h>\r
-\r
-#define AML_NAME_OP 0x08\r
-#define AML_METHOD_OP 0x14\r
-#define AML_OPREGION_OP 0x80\r
-#define AML_PACKAGE_OP 0x12 // Package operator.\r
-#define AML_NAME_PREFIX_SIZE 0x06\r
-#define AML_NAME_DWORD_SIZE 0x0C\r
-\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT8 AcpiProcessorId;\r
- UINT8 ApicId;\r
- UINT16 Flags;\r
-} EFI_CPU_ID_MAP;\r
-\r
-typedef struct {\r
- UINT8 StartByte;\r
- UINT32 NameStr;\r
- UINT8 Size;\r
- UINT32 Value;\r
-} EFI_ACPI_NAMEPACK_DWORD;\r
-\r
-typedef struct {\r
- UINT8 StartByte;\r
- UINT32 NameStr;\r
- UINT8 OpCode;\r
- UINT16 Size; // Hardcode to 16bit width because the table we use is fixed size\r
- UINT8 NumEntries;\r
-} EFI_ACPI_NAME_COMMAND;\r
-\r
-typedef struct {\r
- UINT8 PackageOp;\r
- UINT8 PkgLeadByte;\r
- UINT8 NumEntries;\r
- UINT8 DwordPrefix0;\r
- UINT32 CoreFreq;\r
- UINT8 DwordPrefix1;\r
- UINT32 Power;\r
- UINT8 DwordPrefix2;\r
- UINT32 TransLatency;\r
- UINT8 DwordPrefix3;\r
- UINT32 BMLatency;\r
- UINT8 DwordPrefix4;\r
- UINT32 Control;\r
- UINT8 DwordPrefix5;\r
- UINT32 Status;\r
-} EFI_PSS_PACKAGE;\r
-\r
-typedef struct {\r
- UINT8 PackageOp;\r
- UINT8 PkgLeadByte;\r
- UINT8 NumEntries;\r
- UINT8 BytePrefix0;\r
- UINT8 Entries;\r
- UINT8 BytePrefix1;\r
- UINT8 Revision;\r
- UINT8 BytePrefix2;\r
- UINT8 Domain;\r
- UINT8 BytePrefix3;\r
- UINT8 Coordinate;\r
- UINT8 BytePrefix4;\r
- UINT8 ProcNumber;\r
-} EFI_PSD_PACKAGE;\r
-\r
-#pragma pack()\r
-\r
-#define ACPI_NAME_COMMAND_FROM_NAME_STR(a) BASE_CR (a, EFI_ACPI_NAME_COMMAND, NameStr)\r
-#define ACPI_NAME_COMMAND_FROM_NAMEPACK_STR(a) BASE_CR (a, EFI_ACPI_NAMEPACK_DWORD, NameStr)\r
-\r
-EFI_STATUS\r
-PlatformHookInit (\r
- VOID\r
- );\r
-\r
-\r
-EFI_STATUS\r
-PatchDsdtTable (\r
- IN OUT EFI_ACPI_DESCRIPTION_HEADER *TableHeader\r
- );\r
-\r
-EFI_STATUS\r
-PatchGv3SsdtTable (\r
- IN OUT EFI_ACPI_DESCRIPTION_HEADER *Table\r
- );\r
-\r
-EFI_STATUS\r
-PatchErstTable (\r
- IN OUT EFI_ACPI_DESCRIPTION_HEADER *Table\r
- );\r
-\r
-EFI_STATUS\r
-AppendCpuMapTableEntry (\r
- IN EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE *AcpiLocalApic\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- AcpiPlatformHooksLib.h\r
-\r
-Abstract:\r
-\r
- This is an implementation of the ACPI platform driver. Requirements for\r
- this driver are defined in the Tiano ACPI External Product Specification,\r
- revision 0.3.6.\r
-\r
---*/\r
-\r
-#ifndef _ACPI_PLATFORM_HOOKS_LIB_H_\r
-#define _ACPI_PLATFORM_HOOKS_LIB_H_\r
-\r
-//\r
-// Statements that include other header files.\r
-//\r
-#include <IndustryStandard/Acpi.h>\r
-\r
-/**\r
- Returns the ACPI table version that the platform wants.\r
-\r
- @param[in] None\r
-\r
- @retval EFI_ACPI_TABLE_VERSION_NONE if ACPI is to be disabled.\r
- @retval EFI_ACPI_TABLE_VERSION_1_0B if 1.0b.\r
- @retval EFI_ACPI_TABLE_VERSION_2_00 if 2.00.\r
-**/\r
-EFI_ACPI_TABLE_VERSION\r
-AcpiPlatformHooksGetAcpiTableVersion (\r
- VOID\r
- );\r
-\r
-/**\r
- Returns the OEMID, OEM Table ID, OEM Revision.\r
-\r
- @param[in] None\r
-\r
- @retval OemId OEM ID string for ACPI tables, maximum 6 ASCII characters.\r
- This is an OEM-supplied string that identifies the OEM.\r
- @retval OemTableId An OEM-supplied string that the OEM uses to identify\r
- the particular data table. This field is particularly useful\r
- when defining a definition block to distinguish definition block\r
- functions. The OEM assigns each dissimilar table a new OEM Table ID.\r
- @retval OemRevision An OEM-supplied revision number for ACPI tables.\r
- Larger numbers are assumed to be newer revisions.\r
-\r
-**/\r
-EFI_STATUS\r
-AcpiPlatformHooksGetOemFields (\r
- OUT UINT8 *OemId,\r
- OUT UINT64 *OemTableId,\r
- OUT UINT32 *OemRevision\r
- );\r
-\r
- /**\r
- Called for every ACPI table found in the BIOS flash.\r
- Returns whether a table is active or not. Inactive tables\r
- are not published in the ACPI table list. This hook can be\r
- used to implement optional SSDT tables or enabling/disabling\r
- specific functionality (e.g. SPCR table) based on a setup\r
- switch or platform preference. In case of optional SSDT tables,\r
- the platform flash will include all the SSDT tables but will\r
- return EFI_SUCCESS only for those tables that need to be\r
- published.\r
- This hook can also be used to update the table data. The header\r
- is updated by the common code. For example, if a platform wants\r
- to use an SSDT table to export some platform settings to the\r
- ACPI code, it needs to update the data inside that SSDT based\r
- on platform preferences in this hook.\r
-\r
- @param[in] None\r
-\r
- @retval EFI_SUCCESS if the table is active.\r
- @retval EFI_UNSUPPORTED if the table is not active.\r
-**/\r
-EFI_STATUS\r
-AcpiPlatformHooksIsActiveTable (\r
- IN OUT EFI_ACPI_COMMON_HEADER *Table\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- Osfr.h\r
-\r
-Abstract:\r
-\r
- This file describes the contents of the ACPI OSFR Table.\r
-\r
---*/\r
-\r
-#ifndef _OSFR_H\r
-#define _OSFR_H\r
-\r
-//\r
-// Statements that include other files.\r
-//\r
-#include <IndustryStandard/Acpi10.h>\r
-#include <IndustryStandard/Acpi20.h>\r
-\r
-#pragma pack (1)\r
-\r
-#define EFI_ACPI_OSFR_TABLE_REVISION 0x1\r
-//#define EFI_ACPI_OSFR_TABLE_SIGNATURE 'RFSO'\r
-#define EFI_ACPI_OSFR_TABLE_SIGNATURE SIGNATURE_32('O', 'S', 'F', 'R') //'RFSO'\r
-\r
-typedef struct {\r
- EFI_ACPI_DESCRIPTION_HEADER Header;\r
- UINT32 ObjectCount;\r
- UINT32 TableDWORDs [64];\r
-} EFI_ACPI_OSFR_TABLE;\r
-\r
-typedef struct {\r
- EFI_ACPI_DESCRIPTION_HEADER Header;\r
- UINT32 ObjectCount;\r
-} EFI_ACPI_OSFR_TABLE_FIXED_PORTION;\r
-\r
-typedef struct {\r
- EFI_GUID ObjectUUID;\r
- UINT32 Reserved1;\r
- UINT32 ManufacturerNameStringOffset;\r
- UINT32 ModelNameStringOffset;\r
- UINT32 Reserved2;\r
- UINT32 MicrosoftReferenceOffset;\r
-} EFI_ACPI_OSFR_OCUR_OBJECT;\r
-\r
-#pragma pack ()\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2007 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include "FirmwareUpdate.h"\r
-\r
-EFI_HII_HANDLE HiiHandle;\r
-\r
-//\r
-// MinnowMax Flash Layout\r
-//\r
-//Start (hex) End (hex) Length (hex) Area Name\r
-//----------- --------- ------------ ---------\r
-//00000000 007FFFFF 00800000 Flash Image\r
-//\r
-//00000000 00000FFF 00001000 Descriptor Region\r
-//00001000 003FFFFF 003FF000 TXE Region\r
-//00500000 007FFFFF 00400000 BIOS Region\r
-//\r
-FV_REGION_INFO mRegionInfo[] = {\r
- {FixedPcdGet32 (PcdFlashDescriptorBase), FixedPcdGet32 (PcdFlashDescriptorSize), TRUE},\r
- {FixedPcdGet32 (PcdTxeRomBase), FixedPcdGet32 (PcdTxeRomSize), TRUE},\r
- {FixedPcdGet32 (PcdBiosRomBase), FixedPcdGet32 (PcdBiosRomSize), TRUE}\r
-};\r
-\r
-UINTN mRegionInfoCount = ARRAY_SIZE (mRegionInfo);\r
-\r
-FV_INPUT_DATA mInputData = {0};\r
-\r
-EFI_SPI_PROTOCOL *mSpiProtocol;\r
-\r
-EFI_STATUS\r
-GetRegionIndex (\r
- IN EFI_PHYSICAL_ADDRESS Address,\r
- OUT UINTN *RegionIndex\r
- )\r
-{\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < mRegionInfoCount; Index++) {\r
- if (Address >= mRegionInfo[Index].Base &&\r
- Address < (mRegionInfo[Index].Base + mRegionInfo[Index].Size)\r
- ) {\r
- break;\r
- }\r
- }\r
-\r
- *RegionIndex = Index;\r
- if (Index >= mRegionInfoCount) {\r
- return EFI_NOT_FOUND;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-BOOLEAN\r
-UpdateBlock (\r
- IN EFI_PHYSICAL_ADDRESS Address\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
-\r
- if (mInputData.FullFlashUpdate) {\r
- return TRUE;\r
- }\r
-\r
- Status = GetRegionIndex (Address, &Index);\r
- if ((!EFI_ERROR(Status)) && mRegionInfo[Index].Update) {\r
- return TRUE;\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-EFI_STATUS\r
-MarkRegionState (\r
- IN EFI_PHYSICAL_ADDRESS Address,\r
- IN BOOLEAN Update\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
-\r
- Status = GetRegionIndex (Address, &Index);\r
- if (!EFI_ERROR(Status)) {\r
- mRegionInfo[Index].Update = Update;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-UINTN\r
-InternalPrintToken (\r
- IN CONST CHAR16 *Format,\r
- IN EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL *Console,\r
- IN VA_LIST Marker\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Return;\r
- CHAR16 *Buffer;\r
- UINTN BufferSize;\r
-\r
- ASSERT (Format != NULL);\r
- ASSERT (((UINTN) Format & BIT0) == 0);\r
- ASSERT (Console != NULL);\r
-\r
- BufferSize = (PcdGet32 (PcdUefiLibMaxPrintBufferSize) + 1) * sizeof (CHAR16);\r
-\r
- Buffer = (CHAR16 *) AllocatePool(BufferSize);\r
- ASSERT (Buffer != NULL);\r
-\r
- Return = UnicodeVSPrint (Buffer, BufferSize, Format, Marker);\r
-\r
- if (Console != NULL && Return > 0) {\r
- //\r
- // To be extra safe make sure Console has been initialized.\r
- //\r
- Status = Console->OutputString (Console, Buffer);\r
- if (EFI_ERROR (Status)) {\r
- Return = 0;\r
- }\r
- }\r
-\r
- FreePool (Buffer);\r
-\r
- return Return;\r
-}\r
-\r
-UINTN\r
-EFIAPI\r
-PrintToken (\r
- IN UINT16 Token,\r
- IN EFI_HII_HANDLE Handle,\r
- ...\r
- )\r
-{\r
- VA_LIST Marker;\r
- UINTN Return;\r
- CHAR16 *Format;\r
-\r
- VA_START (Marker, Handle);\r
-\r
- Format = HiiGetString (Handle, Token, NULL);\r
- ASSERT (Format != NULL);\r
-\r
- Return = InternalPrintToken (Format, gST->ConOut, Marker);\r
-\r
- FreePool (Format);\r
-\r
- VA_END (Marker);\r
-\r
- return Return;\r
-}\r
-\r
-EFI_STATUS\r
-ParseCommandLine (\r
- IN UINTN Argc,\r
- IN CHAR16 **Argv\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
-\r
- //\r
- // Check to make sure that the command line has enough arguments for minimal\r
- // operation. The minimum is just the file name.\r
- //\r
- if (Argc < 2 || Argc > 4) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Loop through command line arguments.\r
- //\r
- for (Index = 1; Index < Argc; Index++) {\r
- //\r
- // Make sure the string is valid.\r
- //\r
- if (StrLen (Argv[Index]) == 0) {;\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_ZEROLENGTH_ARG), HiiHandle);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Check to see if this is an option or the file name.\r
- //\r
- if ((Argv[Index])[0] == L'-' || (Argv[Index])[0] == L'/') {\r
- //\r
- // Parse the arguments.\r
- //\r
- if ((StrCmp (Argv[Index], L"-h") == 0) ||\r
- (StrCmp (Argv[Index], L"--help") == 0) ||\r
- (StrCmp (Argv[Index], L"/?") == 0) ||\r
- (StrCmp (Argv[Index], L"/h") == 0)) {\r
- //\r
- // Print Help Information.\r
- //\r
- return EFI_INVALID_PARAMETER;\r
- } else if (StrCmp (Argv[Index], L"-m") == 0) {\r
- //\r
- // Parse the MAC address here.\r
- //\r
- Status = ConvertMac(Argv[Index+1]);\r
- if (EFI_ERROR(Status)) {\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_INVAILD_MAC), HiiHandle);\r
- return Status;\r
- }\r
-\r
- //\r
- // Save the MAC address to mInputData.MacValue.\r
- //\r
- mInputData.UpdateMac= TRUE;\r
- Index++;\r
- } else {\r
- //\r
- // Invalid option was provided.\r
- //\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
- if ((Index == Argc - 1) && (StrCmp (Argv[Index - 1], L"-m") != 0)) {\r
- //\r
- // The only parameter that is not an option is the firmware image. Check\r
- // to make sure that the file exists.\r
- //\r
- Status = ShellIsFile (Argv[Index]);\r
- if (EFI_ERROR (Status)) {\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_FILE_NOT_FOUND_ERROR), HiiHandle, Argv[Index]);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- if (StrLen (Argv[Index]) > INPUT_STRING_LEN) {\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_PATH_ERROR), HiiHandle, Argv[Index]);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- StrCpy (mInputData.FileName, Argv[Index]);\r
- mInputData.UpdateFromFile = TRUE;\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-INTN\r
-EFIAPI\r
-ShellAppMain (\r
- IN UINTN Argc,\r
- IN CHAR16 **Argv\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- UINT32 FileSize;\r
- UINT32 BufferSize;\r
- UINT8 *FileBuffer;\r
- UINT8 *Buffer;\r
- EFI_PHYSICAL_ADDRESS Address;\r
- UINTN CountOfBlocks;\r
- EFI_TPL OldTpl;\r
- BOOLEAN ResetRequired;\r
- BOOLEAN FlashError;\r
-\r
- Index = 0;\r
- FileSize = 0;\r
- BufferSize = 0;\r
- FileBuffer = NULL;\r
- Buffer = NULL;\r
- Address = 0;\r
- CountOfBlocks = 0;\r
- ResetRequired = FALSE;\r
- FlashError = FALSE;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- mInputData.FullFlashUpdate = TRUE;\r
-\r
- //\r
- // Publish our HII data.\r
- //\r
- HiiHandle = HiiAddPackages (\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- FirmwareUpdateStrings,\r
- NULL\r
- );\r
- if (HiiHandle == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Done;\r
- }\r
-\r
- //\r
- // Locate the SPI protocol.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiSpiProtocolGuid,\r
- NULL,\r
- (VOID **)&mSpiProtocol\r
- );\r
- if (EFI_ERROR (Status)) {\r
- PrintToken (STRING_TOKEN (STR_SPI_NOT_FOUND), HiiHandle);\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- // Parse the command line.\r
- //\r
- Status = ParseCommandLine (Argc, Argv);\r
- if (EFI_ERROR (Status)) {\r
- PrintHelpInfo ();\r
- Status = EFI_SUCCESS;\r
- goto Done;\r
- }\r
-\r
- //\r
- // Display sign-on information.\r
- //\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_FIRMWARE_VOL_UPDATE), HiiHandle);\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_VERSION), HiiHandle);\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_COPYRIGHT), HiiHandle);\r
-\r
- //\r
- // Test to see if the firmware needs to be updated.\r
- //\r
- if (mInputData.UpdateFromFile) {\r
- //\r
- // Get the file to use in the update.\r
- //\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_READ_FILE), HiiHandle, mInputData.FileName);\r
- Status = ReadFileData (mInputData.FileName, &FileBuffer, &FileSize);\r
- if (EFI_ERROR (Status)) {\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_READ_FILE_ERROR), HiiHandle, mInputData.FileName);\r
- goto Done;\r
- }\r
-\r
- //\r
- // Check that the file and flash sizes match.\r
- //\r
- if (FileSize != PcdGet32 (PcdFlashChipSize)) {\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_SIZE), HiiHandle);\r
- Status = EFI_UNSUPPORTED;\r
- goto Done;\r
- }\r
-\r
- //\r
- // Display flash update information.\r
- //\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_UPDATING_FIRMWARE), HiiHandle);\r
-\r
- //\r
- // Update it.\r
- //\r
- Buffer = FileBuffer;\r
- BufferSize = FileSize;\r
- Address = PcdGet32 (PcdFlashChipBase);\r
- CountOfBlocks = (UINTN) (BufferSize / BLOCK_SIZE);\r
-\r
- //\r
- // Raise TPL to TPL_NOTIFY to block any event handler,\r
- // while still allowing RaiseTPL(TPL_NOTIFY) within\r
- // output driver during Print().\r
- //\r
- OldTpl = gBS->RaiseTPL (TPL_NOTIFY);\r
- for (Index = 0; Index < CountOfBlocks; Index++) {\r
- //\r
- // Handle block based on address and contents.\r
- //\r
- if (!UpdateBlock (Address)) {\r
- DEBUG((EFI_D_INFO, "Skipping block at 0x%lx\n", Address));\r
- } else if (!EFI_ERROR (InternalCompareBlock (Address, Buffer))) {\r
- DEBUG((EFI_D_INFO, "Skipping block at 0x%lx (already programmed)\n", Address));\r
- } else {\r
- //\r
- // Display a dot for each block being updated.\r
- //\r
- Print (L".");\r
-\r
- //\r
- // Flag that the flash image will be changed and the system must be rebooted\r
- // to use the change.\r
- //\r
- ResetRequired = TRUE;\r
-\r
- //\r
- // Make updating process uninterruptable,\r
- // so that the flash memory area is not accessed by other entities\r
- // which may interfere with the updating process.\r
- //\r
- Status = InternalEraseBlock (Address);\r
- ASSERT_EFI_ERROR(Status);\r
- if (EFI_ERROR (Status)) {\r
- gBS->RestoreTPL (OldTpl);\r
- FlashError = TRUE;\r
- goto Done;\r
- }\r
- Status = InternalWriteBlock (\r
- Address,\r
- Buffer,\r
- (BufferSize > BLOCK_SIZE ? BLOCK_SIZE : BufferSize)\r
- );\r
- if (EFI_ERROR (Status)) {\r
- gBS->RestoreTPL (OldTpl);\r
- FlashError = TRUE;\r
- goto Done;\r
- }\r
- }\r
-\r
- //\r
- // Move to next block to update.\r
- //\r
- Address += BLOCK_SIZE;\r
- Buffer += BLOCK_SIZE;\r
- if (BufferSize > BLOCK_SIZE) {\r
- BufferSize -= BLOCK_SIZE;\r
- } else {\r
- BufferSize = 0;\r
- }\r
- }\r
- gBS->RestoreTPL (OldTpl);\r
-\r
- //\r
- // Print result of update.\r
- //\r
- if (!FlashError) {\r
- if (ResetRequired) {\r
- Print (L"\n");\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_UPDATE_SUCCESS), HiiHandle);\r
- } else {\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_NO_RESET), HiiHandle);\r
- }\r
- } else {\r
- goto Done;\r
- }\r
- }\r
-\r
- //\r
- // All flash updates are done so see if the system needs to be reset.\r
- //\r
- if (ResetRequired && !FlashError) {\r
- //\r
- // Update successful.\r
- //\r
- for (Index = 5; Index > 0; Index--) {\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_SHUTDOWN), HiiHandle, Index);\r
- gBS->Stall (1000000);\r
- }\r
-\r
- gRT->ResetSystem (EfiResetShutdown, EFI_SUCCESS, 0, NULL);\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_MANUAL_RESET), HiiHandle);\r
- CpuDeadLoop ();\r
- }\r
-\r
-Done:\r
- //\r
- // Print flash update failure message if error detected.\r
- //\r
- if (FlashError) {\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_UPDATE_FAILED), HiiHandle, Index);\r
- }\r
-\r
- //\r
- // Do cleanup.\r
- //\r
- if (HiiHandle != NULL) {\r
- HiiRemovePackages (HiiHandle);\r
- }\r
- if (FileBuffer) {\r
- gBS->FreePool (FileBuffer);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-InternalEraseBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Erase the whole block.\r
-\r
-Arguments:\r
-\r
- BaseAddress - Base address of the block to be erased.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The command completed successfully.\r
- Other - Device error or wirte-locked, operation failed.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
- UINTN NumBytes;\r
-\r
- NumBytes = BLOCK_SIZE;\r
-\r
- Status = SpiFlashBlockErase ((UINTN) BaseAddress, &NumBytes);\r
-\r
- return Status;\r
-}\r
-\r
-#if 0\r
-STATIC\r
-EFI_STATUS\r
-InternalReadBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- OUT VOID *ReadBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 BlockSize;\r
-\r
- BlockSize = BLOCK_SIZE;\r
-\r
- Status = SpiFlashRead ((UINTN) BaseAddress, &BlockSize, ReadBuffer);\r
-\r
- return Status;\r
-}\r
-#endif\r
-\r
-STATIC\r
-EFI_STATUS\r
-InternalCompareBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- VOID *CompareBuffer;\r
- UINT32 NumBytes;\r
- INTN CompareResult;\r
-\r
- NumBytes = BLOCK_SIZE;\r
- CompareBuffer = AllocatePool (NumBytes);\r
- if (CompareBuffer == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Done;\r
- }\r
-\r
- Status = SpiFlashRead ((UINTN) BaseAddress, &NumBytes, CompareBuffer);\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
- CompareResult = CompareMem (CompareBuffer, Buffer, BLOCK_SIZE);\r
- if (CompareResult != 0) {\r
- Status = EFI_VOLUME_CORRUPTED;\r
- }\r
-\r
-Done:\r
- if (CompareBuffer != NULL) {\r
- FreePool (CompareBuffer);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-InternalWriteBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT8 *Buffer,\r
- IN UINT32 BufferSize\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Write a block of data.\r
-\r
-Arguments:\r
-\r
- BaseAddress - Base address of the block.\r
- Buffer - Data buffer.\r
- BufferSize - Size of the buffer.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The command completed successfully.\r
- EFI_INVALID_PARAMETER - Invalid parameter, can not proceed.\r
- Other - Device error or wirte-locked, operation failed.\r
-\r
---*/\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = SpiFlashWrite ((UINTN) BaseAddress, &BufferSize, Buffer);\r
- ASSERT_EFI_ERROR(Status);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "\nFlash write error."));\r
- return Status;\r
- }\r
-\r
- WriteBackInvalidateDataCacheRange ((VOID *) (UINTN) BaseAddress, BLOCK_SIZE);\r
-\r
- Status = InternalCompareBlock (BaseAddress, Buffer);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "\nError when writing to BaseAddress %lx with different at offset %x.", BaseAddress, Status));\r
- } else {\r
- DEBUG((EFI_D_INFO, "\nVerified data written to Block at %lx is correct.", BaseAddress));\r
- }\r
-\r
- return Status;\r
-\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-ReadFileData (\r
- IN CHAR16 *FileName,\r
- OUT UINT8 **Buffer,\r
- OUT UINT32 *BufferSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- SHELL_FILE_HANDLE FileHandle;\r
- UINT64 Size;\r
- VOID *NewBuffer;\r
- UINTN ReadSize;\r
-\r
- FileHandle = NULL;\r
- NewBuffer = NULL;\r
- Size = 0;\r
-\r
- Status = ShellOpenFileByName (FileName, &FileHandle, EFI_FILE_MODE_READ, 0);\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
-\r
- Status = FileHandleIsDirectory (FileHandle);\r
- if (!EFI_ERROR (Status)) {\r
- Status = EFI_NOT_FOUND;\r
- goto Done;\r
- }\r
-\r
- Status = FileHandleGetSize (FileHandle, &Size);\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
-\r
- NewBuffer = AllocatePool ((UINTN) Size);\r
-\r
- ReadSize = (UINTN) Size;\r
- Status = FileHandleRead (FileHandle, &ReadSize, NewBuffer);\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- } else if (ReadSize != (UINTN) Size) {\r
- Status = EFI_INVALID_PARAMETER;\r
- goto Done;\r
- }\r
-\r
-Done:\r
- if (FileHandle != NULL) {\r
- ShellCloseFile (&FileHandle);\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- if (NewBuffer != NULL) {\r
- FreePool (NewBuffer);\r
- }\r
- } else {\r
- *Buffer = NewBuffer;\r
- *BufferSize = (UINT32) Size;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-STATIC\r
-VOID\r
-PrintHelpInfo (\r
- VOID\r
- )\r
-/*++\r
-\r
-Routine Description:\r
-\r
- Print out help information.\r
-\r
-Arguments:\r
-\r
- None.\r
-\r
-Returns:\r
-\r
- None.\r
-\r
---*/\r
-{\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_FIRMWARE_VOL_UPDATE), HiiHandle);\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_VERSION), HiiHandle);\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_COPYRIGHT), HiiHandle);\r
-\r
- Print (L"\n");\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_USAGE), HiiHandle);\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_USAGE_1), HiiHandle);\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_USAGE_2), HiiHandle);\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_USAGE_3), HiiHandle);\r
- PrintToken (STRING_TOKEN (STR_FWUPDATE_USAGE_4), HiiHandle);\r
-\r
- Print (L"\n");\r
-}\r
-\r
-/**\r
- Read NumBytes bytes of data from the address specified by\r
- PAddress into Buffer.\r
-\r
- @param[in] Address The starting physical address of the read.\r
- @param[in,out] NumBytes On input, the number of bytes to read. On output, the number\r
- of bytes actually read.\r
- @param[out] Buffer The destination data buffer for the read.\r
-\r
- @retval EFI_SUCCESS Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SpiFlashRead (\r
- IN UINTN Address,\r
- IN OUT UINT32 *NumBytes,\r
- OUT UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINTN Offset = 0;\r
-\r
- ASSERT ((NumBytes != NULL) && (Buffer != NULL));\r
-\r
- Offset = Address - (UINTN)PcdGet32 (PcdFlashChipBase);\r
-\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- 1, //SPI_READ,\r
- 0, //SPI_WREN,\r
- TRUE,\r
- TRUE,\r
- FALSE,\r
- Offset,\r
- BLOCK_SIZE,\r
- Buffer,\r
- EnumSpiRegionAll\r
- );\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
- Write NumBytes bytes of data from Buffer to the address specified by\r
- PAddresss.\r
-\r
- @param[in] Address The starting physical address of the write.\r
- @param[in,out] NumBytes On input, the number of bytes to write. On output,\r
- the actual number of bytes written.\r
- @param[in] Buffer The source data buffer for the write.\r
-\r
- @retval EFI_SUCCESS Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SpiFlashWrite (\r
- IN UINTN Address,\r
- IN OUT UINT32 *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Offset;\r
- UINT32 Length;\r
- UINT32 RemainingBytes;\r
-\r
- ASSERT ((NumBytes != NULL) && (Buffer != NULL));\r
- ASSERT (Address >= (UINTN)PcdGet32 (PcdFlashChipBase));\r
-\r
- Offset = Address - (UINTN)PcdGet32 (PcdFlashChipBase);\r
-\r
- ASSERT ((*NumBytes + Offset) <= (UINTN)PcdGet32 (PcdFlashChipSize));\r
-\r
- Status = EFI_SUCCESS;\r
- RemainingBytes = *NumBytes;\r
-\r
- while (RemainingBytes > 0) {\r
- if (RemainingBytes > SIZE_4KB) {\r
- Length = SIZE_4KB;\r
- } else {\r
- Length = RemainingBytes;\r
- }\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_PROG,\r
- SPI_WREN,\r
- TRUE,\r
- TRUE,\r
- TRUE,\r
- (UINT32) Offset,\r
- Length,\r
- Buffer,\r
- EnumSpiRegionAll\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- RemainingBytes -= Length;\r
- Offset += Length;\r
- Buffer += Length;\r
- }\r
-\r
- //\r
- // Actual number of bytes written.\r
- //\r
- *NumBytes -= RemainingBytes;\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Erase the block starting at Address.\r
-\r
- @param[in] Address The starting physical address of the block to be erased.\r
- This library assume that caller garantee that the PAddress\r
- is at the starting address of this block.\r
- @param[in] NumBytes On input, the number of bytes of the logical block to be erased.\r
- On output, the actual number of bytes erased.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SpiFlashBlockErase (\r
- IN UINTN Address,\r
- IN UINTN *NumBytes\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Offset;\r
- UINTN RemainingBytes;\r
-\r
- ASSERT (NumBytes != NULL);\r
- ASSERT (Address >= (UINTN)PcdGet32 (PcdFlashChipBase));\r
-\r
- Offset = Address - (UINTN)PcdGet32 (PcdFlashChipBase);\r
-\r
- ASSERT ((*NumBytes % SIZE_4KB) == 0);\r
- ASSERT ((*NumBytes + Offset) <= (UINTN)PcdGet32 (PcdFlashChipSize));\r
-\r
- Status = EFI_SUCCESS;\r
- RemainingBytes = *NumBytes;\r
-\r
- while (RemainingBytes > 0) {\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_SERASE,\r
- SPI_WREN,\r
- FALSE,\r
- TRUE,\r
- FALSE,\r
- (UINT32) Offset,\r
- 0,\r
- NULL,\r
- EnumSpiRegionAll\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- RemainingBytes -= SIZE_4KB;\r
- Offset += SIZE_4KB;\r
- }\r
-\r
- //\r
- // Actual number of bytes erased.\r
- //\r
- *NumBytes -= RemainingBytes;\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-ConvertMac (\r
- CHAR16 *Str\r
- )\r
-{\r
- UINTN Index;\r
- UINT8 Temp[MAC_ADD_STR_LEN];\r
-\r
- if (Str == NULL)\r
- return EFI_INVALID_PARAMETER;\r
-\r
- if (StrLen(Str) != MAC_ADD_STR_LEN)\r
- return EFI_INVALID_PARAMETER;\r
-\r
- for (Index = 0; Index < MAC_ADD_STR_LEN; Index++) {\r
- if (Str[Index] >= 0x30 && Str[Index] <= 0x39) {\r
- Temp[Index] = (UINT8)Str[Index] - 0x30;\r
- } else if (Str[Index] >= 0x41 && Str[Index] <= 0x46) {\r
- Temp[Index] = (UINT8)Str[Index] - 0x37;\r
- } else if (Str[Index] >= 0x61 && Str[Index] <= 0x66) {\r
- Temp[Index] = (UINT8)Str[Index] - 0x57;\r
- } else {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- for (Index = 0; Index < MAC_ADD_BYTE_COUNT; Index++) {\r
- mInputData.MacValue[Index] = (Temp[2 * Index] << 4) + Temp[2 * Index + 1];\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef _FIRMWARE_UPDATE_H_\r
-#define _FIRMWARE_UPDATE_H_\r
-\r
-#include <Uefi.h>\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Guid/FileInfo.h>\r
-\r
-#include <Protocol/FirmwareVolumeBlock.h>\r
-#include <Protocol/LoadedImage.h>\r
-#include <Protocol/SimpleFileSystem.h>\r
-#include <Protocol/Spi.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/CacheMaintenanceLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/FileHandleLib.h>\r
-#include <Library/HiiLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PrintLib.h>\r
-#include <Library/ShellLib.h>\r
-#include <Library/UefiApplicationEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-\r
-//\r
-// Function Prototypes.\r
-//\r
-STATIC\r
-EFI_STATUS\r
-ReadFileData (\r
- IN CHAR16 *FileName,\r
- OUT UINT8 **Buffer,\r
- OUT UINT32 *BufferSize\r
- );\r
-\r
-STATIC\r
-EFI_STATUS\r
-InternalEraseBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress\r
- );\r
-\r
-#if 0\r
-STATIC\r
-EFI_STATUS\r
-InternalReadBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- OUT VOID *ReadBuffer\r
- );\r
-#endif\r
-\r
-STATIC\r
-EFI_STATUS\r
-InternalCompareBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT8 *Buffer\r
- );\r
-\r
-STATIC\r
-EFI_STATUS\r
-InternalWriteBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT8 *Buffer,\r
- IN UINT32 BufferSize\r
- );\r
-\r
-STATIC\r
-VOID\r
-PrintHelpInfo (\r
- VOID\r
- );\r
-\r
-STATIC\r
-EFI_STATUS\r
-EFIAPI\r
-SpiFlashRead (\r
- IN UINTN Address,\r
- IN OUT UINT32 *NumBytes,\r
- OUT UINT8 *Buffer\r
- );\r
-\r
-STATIC\r
-EFI_STATUS\r
-EFIAPI\r
-SpiFlashWrite (\r
- IN UINTN Address,\r
- IN OUT UINT32 *NumBytes,\r
- IN UINT8 *Buffer\r
- );\r
-\r
-STATIC\r
-EFI_STATUS\r
-EFIAPI\r
-SpiFlashBlockErase (\r
- IN UINTN Address,\r
- IN UINTN *NumBytes\r
- );\r
-\r
-STATIC\r
-EFI_STATUS\r
-EFIAPI\r
-ConvertMac (\r
- CHAR16 *Str\r
- );\r
-\r
-EFI_STATUS\r
-InitializeFVUPDATE (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-//\r
-// Flash specific definitions.\r
-// - Should we use a PCD for this information?\r
-//\r
-#define BLOCK_SIZE SIZE_4KB\r
-\r
-//\r
-// Flash region layout and update information.\r
-//\r
-typedef struct {\r
- EFI_PHYSICAL_ADDRESS Base;\r
- UINTN Size;\r
- BOOLEAN Update;\r
-} FV_REGION_INFO;\r
-\r
-//\r
-// MAC Address information.\r
-//\r
-#define MAC_ADD_STR_LEN 12\r
-#define MAC_ADD_STR_SIZE (MAC_ADD_STR_LEN + 1)\r
-#define MAC_ADD_BYTE_COUNT 6\r
-#define MAC_ADD_TMP_STR_LEN 2\r
-#define MAC_ADD_TMP_STR_SIZE (MAC_ADD_TMP_STR_LEN + 1)\r
-\r
-//\r
-// Command Line Data.\r
-//\r
-#define INPUT_STRING_LEN 255\r
-#define INPUT_STRING_SIZE (INPUT_STRING_LEN + 1)\r
-typedef struct {\r
- BOOLEAN UpdateFromFile;\r
- CHAR16 FileName[INPUT_STRING_SIZE];\r
- BOOLEAN UpdateMac;\r
- UINT8 MacValue[MAC_ADD_BYTE_COUNT];\r
- BOOLEAN FullFlashUpdate;\r
-} FV_INPUT_DATA;\r
-\r
-//\r
-// Prefix Opcode Index on the host SPI controller.\r
-//\r
-typedef enum {\r
- SPI_WREN, // Prefix Opcode 0: Write Enable.\r
- SPI_EWSR, // Prefix Opcode 1: Enable Write Status Register.\r
-} PREFIX_OPCODE_INDEX;\r
-\r
-//\r
-// Opcode Menu Index on the host SPI controller.\r
-//\r
-typedef enum {\r
- SPI_READ_ID, // Opcode 0: READ ID, Read cycle with address.\r
- SPI_READ, // Opcode 1: READ, Read cycle with address.\r
- SPI_RDSR, // Opcode 2: Read Status Register, No address.\r
- SPI_WRDI_SFDP, // Opcode 3: Write Disable or Discovery Parameters, No address.\r
- SPI_SERASE, // Opcode 4: Sector Erase (4KB), Write cycle with address.\r
- SPI_BERASE, // Opcode 5: Block Erase (32KB), Write cycle with address.\r
- SPI_PROG, // Opcode 6: Byte Program, Write cycle with address.\r
- SPI_WRSR, // Opcode 7: Write Status Register, No address.\r
-} SPI_OPCODE_INDEX;\r
-\r
-#endif\r
+++ /dev/null
-## @file
-# Implements a Tunnel Mountain specific flash update program. This will allow
-# users to update all regions of the flash as needed in a given update.
-#
-# Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>
-#
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-#
-#
-#
-##
-
-[Defines]
- INF_VERSION = 0x00010005
- BASE_NAME = FirmwareUpdate
- FILE_GUID = AEFAF26C-FB6D-4fef-AF7A-9D78FF201FCA
- MODULE_TYPE = UEFI_APPLICATION
- VERSION_STRING = 1.0
- ENTRY_POINT = ShellCEntryLib
-
-#
-# The following information is for reference only and not required by the build tools.
-#
-# VALID_ARCHITECTURES = X64
-#
-
-[Sources]
- FirmwareUpdateStrings.uni
- FirmwareUpdate.c
- FirmwareUpdate.h
-
-[Packages]
- MdeModulePkg/MdeModulePkg.dec
- MdePkg/MdePkg.dec
- Vlv2TbltDevicePkg/PlatformPkg.dec
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec
- ShellPkg/ShellPkg.dec
-
-[LibraryClasses]
- BaseLib
- BaseMemoryLib
- CacheMaintenanceLib
- DebugLib
- FileHandleLib
- #FlashDeviceLib
- #SpiFlashCommonLib
- MemoryAllocationLib
- PcdLib
- ShellCEntryLib
- ShellLib
- UefiApplicationEntryPoint
- UefiBootServicesTableLib
- UefiLib
- UefiRuntimeServicesTableLib
-
-[Protocols]
- gEfiLoadedImageProtocolGuid # PROTOCOL ALWAYS_CONSUMED
- gEfiFirmwareVolumeBlockProtocolGuid # PROTOCOL ALWAYS_CONSUMED
- gEfiSpiProtocolGuid
-
-[Pcd]
- gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize ## CONSUMES
-
-[FixedPcd]
-# gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize
-# gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase
-# gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize
-# gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase
-# gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize
-# gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase
-
- gPlatformModuleTokenSpaceGuid.PcdFlashChipBase
- gPlatformModuleTokenSpaceGuid.PcdFlashChipSize
- gPlatformModuleTokenSpaceGuid.PcdFlashDescriptorBase
- gPlatformModuleTokenSpaceGuid.PcdFlashDescriptorSize
- gPlatformModuleTokenSpaceGuid.PcdTxeRomBase
- gPlatformModuleTokenSpaceGuid.PcdTxeRomSize
- gPlatformModuleTokenSpaceGuid.PcdBiosRomBase
- gPlatformModuleTokenSpaceGuid.PcdBiosRomSize
-
-[BuildOptions]
- MSFT:*_*_X64_CC_FLAGS = /Od
- INTEL:*_*_X64_CC_FLAGS = /Od
\ No newline at end of file
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// -- *\r
-\r
-#langdef en-US "English"\r
-#langdef fr-FR "Français"\r
-\r
-#string STR_FWUPDATE_FIRMWARE_VOL_UPDATE #language en-US "Intel(R) UDK2014 Firmware Update Utility for the Intel(R) MinnowMax\n"\r
-#string STR_FWUPDATE_COPYRIGHT #language en-US "Copyright(c) Intel Corporation 2006 - 2014\n"\r
- #language fr-FR "Déposer(c) la Société commerciale de Intel 2006 - 2014\n"\r
-#string STR_FWUPDATE_VERSION #language en-US "Version 0.72\n"\r
-\r
-#string STR_FWUPDATE_ZEROLENGTH_ARG #language en-US "Argument with zero length is not allowed\n"\r
- #language fr-FR "L'argument avec zéro longueur n'est pas permis\n"\r
-#string STR_FWUPDATE_INVAILD_MAC #language en-US "Invalid MAC address.\n"\r
- #string STR_FWUPDATE_READ_FILE #language en-US "\nReading file %s\n"\r
-#string STR_FWUPDATE_READ_FILE_ERROR #language en-US "Unable to read file %s\n"\r
-#string STR_FWUPDATE_SIZE #language en-US "File size should be 16MB\n"\r
- #language fr-FR "Doit être 16 MB\n"\r
-#string STR_FWUPDATE_UPDATE_SUCCESS #language en-US "Update successful\n"\r
- #language fr-FR "Met à jour prospère\n"\r
-#string STR_FWUPDATE_UPDATE_FAILED #language en-US "\nUpdate failed. Please make sure the flash is not write protected.\n"\r
-#string STR_FWUPDATE_RESET #language en-US "\rResetting system in %d seconds ..."\r
- #language fr-FR "\rLe système qui remettre à l'état initial dans %d les secondes ..."\r
-#string STR_FWUPDATE_SHUTDOWN #language en-US "\rShutdown system in %d seconds ..." \r
-#string STR_FWUPDATE_MANUAL_RESET #language en-US "\nPls manually reset system ...\n"\r
- #language fr-FR "\nS'il vous plaît manuellement remet à l'état initial le système ...\n"\r
-#string STR_FWUPDATE_NO_RESET #language en-US "Already up to date\n"\r
-#string STR_MISSING_MAC_ARG #language en-US "Option -m specified without MAC address.\n"\r
-#string STR_INVALID_MAC_ARG #language en-US "Invalid MAC address format used (e.g. -m 0011AA33CC55).\n"\r
-#string STR_FWUPDATE_FILE_NOT_FOUND_ERROR #language en-US "File %s not found.\n"\r
-#string STR_FWUPDATE_PATH_ERROR #language en-US "File path/name too long.\n"\r
-#string STR_FWUPDATE_UPDATING_FIRMWARE #language en-US "\nUpdating Firmware. This may take a few minutes.\n"\r
-#string STR_FWUPDATE_UPDATING_MAC #language en-US "\nUpdating MAC Address.\n"\r
-#string STR_SPI_NOT_FOUND #language en-US "\nSPI Protocol is not found.\n"\r
-\r
-#string STR_FWUPDATE_USAGE #language en-US "Usage: FirmwareUpdate [IMAGEFILE]\n"\r
-#string STR_FWUPDATE_USAGE_1 #language en-US "\n"\r
-#string STR_FWUPDATE_USAGE_2 #language en-US " Programs the 8MB IMAGEFILE for the MinnowMax.\n"\r
-#string STR_FWUPDATE_USAGE_3 #language en-US " \n"\r
-#string STR_FWUPDATE_USAGE_4 #language en-US " \n"\r
-\r
+++ /dev/null
-#/** @file\r
-# This file is used to define the BIOS ID parameters of the build.\r
-# This file is processed by GenBiosId.\r
-# The BIOS ID format conforms to "BIOS Revision Identification Specification", Rev. 0.7, 6/27/2001.\r
-#\r
-# BIOS ID string format:\r
-# $(BOARD_ID)$(BOARD_REV).$(OEM_ID).$(VERSION_MAJOR).$(BUILD_TYPE)$(VERSION_MINOR).YYMMDDHHMM\r
-# All fields must have a fixed length.\r
-# Example: "TRFTCRB1.86C.0008.D03.0506081529"\r
-#\r
-# Copyright (c) 2008 - 2015, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#**/\r
-\r
-BOARD_REV = 1\r
-OEM_ID = I32\r
-BUILD_TYPE = D\r
-\r
-BOARD_ID = BLAKCRB\r
-VERSION_MAJOR = 0084\r
-VERSION_MINOR = 01\r
+++ /dev/null
-#/** @file\r
-# This file is used to define the BIOS ID parameters of the build.\r
-# This file is processed by GenBiosId.\r
-# The BIOS ID format conforms to "BIOS Revision Identification Specification", Rev. 0.7, 6/27/2001.\r
-#\r
-# BIOS ID string format:\r
-# $(BOARD_ID)$(BOARD_REV).$(OEM_ID).$(VERSION_MAJOR).$(BUILD_TYPE)$(VERSION_MINOR).YYMMDDHHMM\r
-# All fields must have a fixed length.\r
-# Example: "TRFTCRB1.86C.0008.D03.0506081529"\r
-#\r
-# Copyright (c) 2008 - 2015, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#**/\r
-\r
-BOARD_REV = 1\r
-OEM_ID = I32\r
-BUILD_TYPE = R\r
-\r
-BOARD_ID = BLAKCRB\r
-VERSION_MAJOR = 0084\r
-VERSION_MINOR = 01\r
+++ /dev/null
-#/** @file\r
-# This file is used to define the BIOS ID parameters of the build.\r
-# This file is processed by GenBiosId.\r
-# The BIOS ID format conforms to "BIOS Revision Identification Specification", Rev. 0.7, 6/27/2001.\r
-#\r
-# BIOS ID string format:\r
-# $(BOARD_ID)$(BOARD_REV).$(OEM_ID).$(VERSION_MAJOR).$(BUILD_TYPE)$(VERSION_MINOR).YYMMDDHHMM\r
-# All fields must have a fixed length.\r
-# Example: "TRFTCRB1.86C.0008.D03.0506081529"\r
-#\r
-# Copyright (c) 2008 - 2015, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#**/\r
-\r
-BOARD_REV = 1\r
-OEM_ID = X64\r
-BUILD_TYPE = D\r
-\r
-VERSION_MAJOR = 0084\r
-VERSION_MINOR = 01\r
-BOARD_ID = BBAYCRB \r
+++ /dev/null
-#/** @file\r
-# This file is used to define the BIOS ID parameters of the build.\r
-# This file is processed by GenBiosId.\r
-# The BIOS ID format conforms to "BIOS Revision Identification Specification", Rev. 0.7, 6/27/2001.\r
-#\r
-# BIOS ID string format:\r
-# $(BOARD_ID)$(BOARD_REV).$(OEM_ID).$(VERSION_MAJOR).$(BUILD_TYPE)$(VERSION_MINOR).YYMMDDHHMM\r
-# All fields must have a fixed length.\r
-# Example: "TRFTCRB1.86C.0008.D03.0506081529"\r
-#\r
-# Copyright (c) 2008 - 2015, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#**/\r
-\r
-BOARD_REV = 1\r
-OEM_ID = X64\r
-BUILD_TYPE = R\r
-\r
-VERSION_MAJOR = 0084\r
-VERSION_MINOR = 01\r
-BOARD_ID = BBAYCRB \r
+++ /dev/null
-#\r
-#\r
-## @file\r
-# Component description file for ScriptSave Lite module.\r
-#\r
-# This is an implementation of the Boot Script Save protocol.\r
-# Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BootScriptSaveDxe\r
- FILE_GUID = 42BB673D-09F3-4e2e-9FEE-D081131DED5B\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
-\r
- ENTRY_POINT = InitializeScriptSave\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- ScriptSave.c\r
- InternalBootScriptSave.h\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
-\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- UefiRuntimeServicesTableLib\r
- UefiBootServicesTableLib\r
- MemoryAllocationLib\r
- UefiDriverEntryPoint\r
- BaseMemoryLib\r
- DebugLib\r
- BaseLib\r
- S3BootScriptLib\r
-\r
-[Protocols]\r
- gEfiBootScriptSaveProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
-\r
-\r
-[Depex]\r
- TRUE\r
-\r
+++ /dev/null
-/** @file\r
-//\r
-//\r
- Internal header file for S3 Boot Script Saver driver.\r
-\r
- Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef _INTERNAL_BOOT_SCRIPT_SAVE_H_\r
-#define _INTERNAL_BOOT_SCRIPT_SAVE_H_\r
-#include <FrameworkDxe.h>\r
-\r
-#include <Protocol/BootScriptSave.h>\r
-#include <Protocol/FirmwareVolume.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/SmbusLib.h>\r
-#include <IndustryStandard/SmBus.h>\r
-\r
-/**\r
- Adds a record into a specified Framework boot script table.\r
-\r
- This function is used to store a boot script record into a given boot\r
- script table. If the table specified by TableName is nonexistent in the\r
- system, a new table will automatically be created and then the script record\r
- will be added into the new table. A boot script table can add new script records\r
- until EFI_BOOT_SCRIPT_SAVE_PROTOCOL.CloseTable() is called. Currently, the only\r
- meaningful table name is EFI_ACPI_S3_RESUME_SCRIPT_TABLE. This function is\r
- responsible for allocating necessary memory for the script.\r
-\r
- This function has a variable parameter list. The exact parameter list depends on\r
- the OpCode that is passed into the function. If an unsupported OpCode or illegal\r
- parameter list is passed in, this function returns EFI_INVALID_PARAMETER.\r
- If there are not enough resources available for storing more scripts, this function returns\r
- EFI_OUT_OF_RESOURCES.\r
-\r
- @param[in] This A pointer to the EFI_BOOT_SCRIPT_SAVE_PROTOCOL instance.\r
- @param[in] TableName Name of the script table. Currently, the only meaningful value is\r
- EFI_ACPI_S3_RESUME_SCRIPT_TABLE.\r
- @param[in] OpCode The operation code (opcode) number.\r
- @param[in] ... Argument list that is specific to each opcode.\r
-\r
- @retval EFI_SUCCESS The operation succeeded. A record was added into the\r
- specified script table.\r
- @retval EFI_INVALID_PARAMETER The parameter is illegal or the given boot script is not supported.\r
- If the opcode is unknow or not supported because of the PCD\r
- Feature Flags.\r
- @retval EFI_OUT_OF_RESOURCES There is insufficient memory to store the boot script.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BootScriptWrite (\r
- IN EFI_BOOT_SCRIPT_SAVE_PROTOCOL *This,\r
- IN UINT16 TableName,\r
- IN UINT16 OpCode,\r
- ...\r
- );\r
-\r
-/**\r
- Closes the specified script table.\r
-\r
- This function closes the specified boot script table and returns the base address\r
- of the table. It allocates a new pool to duplicate all the boot scripts in the specified\r
- table. Once this function is called, the specified table will be destroyed after it is\r
- copied into the allocated pool. As a result, any attempts to add a script record into a\r
- closed table will cause a new table to be created. The base address of the allocated pool\r
- will be returned in Address. After using the boot script table, the caller is responsible\r
- for freeing the pool that is allocated by this function. If the boot script table,\r
- such as EFI_ACPI_S3_RESUME_SCRIPT_TABLE, is required to be stored in a nonperturbed\r
- memory region, the caller should copy the table into the nonperturbed memory region by itself.\r
-\r
- @param[in] This A pointer to the EFI_BOOT_SCRIPT_SAVE_PROTOCOL instance.\r
- @param[in] TableName Name of the script table. Currently, the only meaningful value is\r
- EFI_ACPI_S3_RESUME_SCRIPT_TABLE.\r
- @param[in] Address A pointer to the physical address where the table begins.\r
-\r
- @retval EFI_SUCCESS The table was successfully returned.\r
- @retval EFI_NOT_FOUND The specified table was not created previously.\r
- @retval EFI_OUT_OF_RESOURCE Memory is insufficient to hold the reorganized boot script table.\r
- @retval EFI_UNSUPPORTED The table type is not EFI_ACPI_S3_RESUME_SCRIPT_TABLE.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BootScriptCloseTable (\r
- IN EFI_BOOT_SCRIPT_SAVE_PROTOCOL *This,\r
- IN UINT16 TableName,\r
- OUT EFI_PHYSICAL_ADDRESS *Address\r
- );\r
-#endif //_INTERNAL_BOOT_SCRIPT_SAVE_H_\r
+++ /dev/null
-/** @file\r
- Implementation for S3 Boot Script Saver driver.\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include "InternalBootScriptSave.h"\r
-\r
-EFI_HANDLE mHandle = NULL;\r
-EFI_BOOT_SCRIPT_SAVE_PROTOCOL mS3ScriptSave = {\r
- BootScriptWrite,\r
- BootScriptCloseTable\r
- };\r
-\r
-/**\r
- Internal function to add IO write opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptIoWrite (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- S3_BOOT_SCRIPT_LIB_WIDTH Width;\r
- UINT64 Address;\r
- UINTN Count;\r
- UINT8 *Buffer;\r
-\r
- Width = VA_ARG (Marker, S3_BOOT_SCRIPT_LIB_WIDTH);\r
- Address = VA_ARG (Marker, UINT64);\r
- Count = VA_ARG (Marker, UINTN);\r
- Buffer = VA_ARG (Marker, UINT8 *);\r
-\r
- return S3BootScriptSaveIoWrite (Width, Address, Count, Buffer);\r
-}\r
-\r
-/**\r
- Internal function to add IO read/write opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptIoReadWrite (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- S3_BOOT_SCRIPT_LIB_WIDTH Width;\r
- UINT64 Address;\r
- UINT8 *Data;\r
- UINT8 *DataMask;\r
-\r
- Width = VA_ARG (Marker, S3_BOOT_SCRIPT_LIB_WIDTH);\r
- Address = VA_ARG (Marker, UINT64);\r
- Data = VA_ARG (Marker, UINT8 *);\r
- DataMask = VA_ARG (Marker, UINT8 *);\r
-\r
- return S3BootScriptSaveIoReadWrite (Width, Address, Data, DataMask);\r
-}\r
-\r
-/**\r
- Internal function to add memory write opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptMemWrite (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- S3_BOOT_SCRIPT_LIB_WIDTH Width;\r
- UINT64 Address;\r
- UINTN Count;\r
- UINT8 *Buffer;\r
-\r
- Width = VA_ARG (Marker, S3_BOOT_SCRIPT_LIB_WIDTH);\r
- Address = VA_ARG (Marker, UINT64);\r
- Count = VA_ARG (Marker, UINTN);\r
- Buffer = VA_ARG (Marker, UINT8 *);\r
-\r
- return S3BootScriptSaveMemWrite (Width, Address, Count, Buffer);\r
-}\r
-\r
-/**\r
- Internal function to add memory read/write opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptMemReadWrite (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- S3_BOOT_SCRIPT_LIB_WIDTH Width;\r
- UINT64 Address;\r
- UINT8 *Data;\r
- UINT8 *DataMask;\r
-\r
- Width = VA_ARG (Marker, S3_BOOT_SCRIPT_LIB_WIDTH);\r
- Address = VA_ARG (Marker, UINT64);\r
- Data = VA_ARG (Marker, UINT8 *);\r
- DataMask = VA_ARG (Marker, UINT8 *);\r
-\r
- return S3BootScriptSaveMemReadWrite (Width, Address, Data, DataMask);\r
-}\r
-\r
-/**\r
- Internal function to add PciCfg write opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptPciCfgWrite (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- S3_BOOT_SCRIPT_LIB_WIDTH Width;\r
- UINT64 Address;\r
- UINTN Count;\r
- UINT8 *Buffer;\r
-\r
- Width = VA_ARG (Marker, S3_BOOT_SCRIPT_LIB_WIDTH);\r
- Address = VA_ARG (Marker, UINT64);\r
- Count = VA_ARG (Marker, UINTN);\r
- Buffer = VA_ARG (Marker, UINT8 *);\r
-\r
- return S3BootScriptSavePciCfgWrite (Width, Address, Count, Buffer);\r
-}\r
-\r
-/**\r
- Internal function to PciCfg read/write opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptPciCfgReadWrite (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- S3_BOOT_SCRIPT_LIB_WIDTH Width;\r
- UINT64 Address;\r
- UINT8 *Data;\r
- UINT8 *DataMask;\r
-\r
- Width = VA_ARG (Marker, S3_BOOT_SCRIPT_LIB_WIDTH);\r
- Address = VA_ARG (Marker, UINT64);\r
- Data = VA_ARG (Marker, UINT8 *);\r
- DataMask = VA_ARG (Marker, UINT8 *);\r
-\r
- return S3BootScriptSavePciCfgReadWrite (Width, Address, Data, DataMask);\r
-}\r
-\r
-/**\r
- Internal function to add PciCfg2 write opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptPciCfg2Write (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- S3_BOOT_SCRIPT_LIB_WIDTH Width;\r
- UINT64 Address;\r
- UINTN Count;\r
- UINT8 *Buffer;\r
- UINT16 Segment;\r
-\r
- Width = VA_ARG (Marker, S3_BOOT_SCRIPT_LIB_WIDTH);\r
- Address = VA_ARG (Marker, UINT64);\r
- Count = VA_ARG (Marker, UINTN);\r
- Buffer = VA_ARG (Marker, UINT8 *);\r
- Segment = VA_ARG (Marker, UINT16);\r
-\r
- return S3BootScriptSavePciCfg2Write (Width, Segment, Address, Count, Buffer);\r
-}\r
-\r
-/**\r
- Internal function to PciCfg2 read/write opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptPciCfg2ReadWrite (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- S3_BOOT_SCRIPT_LIB_WIDTH Width;\r
- UINT16 Segment;\r
- UINT64 Address;\r
- UINT8 *Data;\r
- UINT8 *DataMask;\r
-\r
- Width = VA_ARG (Marker, S3_BOOT_SCRIPT_LIB_WIDTH);\r
- Address = VA_ARG (Marker, UINT64);\r
- Segment = VA_ARG (Marker, UINT16);\r
- Data = VA_ARG (Marker, UINT8 *);\r
- DataMask = VA_ARG (Marker, UINT8 *);\r
-\r
- return S3BootScriptSavePciCfg2ReadWrite (Width, Segment, Address, Data, DataMask);\r
-}\r
-\r
-/**\r
- Internal function to add smbus execute opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptSmbusExecute (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- EFI_SMBUS_DEVICE_COMMAND Command;\r
- EFI_SMBUS_OPERATION Operation;\r
- BOOLEAN PecCheck;\r
- VOID *Buffer;\r
- UINTN *DataSize;\r
- UINTN SmBusAddress;\r
-\r
- SlaveAddress.SmbusDeviceAddress = VA_ARG (Marker, UINTN);\r
- Command = VA_ARG (Marker, EFI_SMBUS_DEVICE_COMMAND);\r
- Operation = VA_ARG (Marker, EFI_SMBUS_OPERATION);\r
- PecCheck = VA_ARG (Marker, BOOLEAN);\r
- SmBusAddress = SMBUS_LIB_ADDRESS (SlaveAddress.SmbusDeviceAddress,Command,0,PecCheck);\r
- DataSize = VA_ARG (Marker, UINTN *);\r
- Buffer = VA_ARG (Marker, VOID *);\r
-\r
- return S3BootScriptSaveSmbusExecute (SmBusAddress, Operation, DataSize, Buffer);\r
-}\r
-\r
-/**\r
- Internal function to add stall opcode to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptStall (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- UINT32 Duration;\r
-\r
- Duration = VA_ARG (Marker, UINT32);\r
-\r
- return S3BootScriptSaveStall (Duration);\r
-}\r
-\r
-/**\r
- Internal function to add Save jmp address according to DISPATCH_OPCODE.\r
- We ignore "Context" parameter.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptDispatch (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- VOID *EntryPoint;\r
-\r
- EntryPoint = (VOID*)(UINTN)VA_ARG (Marker, EFI_PHYSICAL_ADDRESS);\r
- return S3BootScriptSaveDispatch (EntryPoint);\r
-}\r
-\r
-/**\r
- Internal function to add memory pool operation to the table.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptMemPoll (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- S3_BOOT_SCRIPT_LIB_WIDTH Width;\r
- UINT64 Address;\r
- UINT8 *BitMask;\r
- UINT8 *BitValue;\r
- UINTN Duration;\r
- UINT64 LoopTimes;\r
-\r
- Width = VA_ARG (Marker, S3_BOOT_SCRIPT_LIB_WIDTH);\r
- Address = VA_ARG (Marker, UINT64);\r
- BitMask = VA_ARG (Marker, UINT8 *);\r
- BitValue = VA_ARG (Marker, UINT8 *);\r
- Duration = (UINTN)VA_ARG (Marker, UINT64);\r
- LoopTimes = VA_ARG (Marker, UINT64);\r
-\r
- return S3BootScriptSaveMemPoll (Width, Address, BitMask, BitValue, Duration, LoopTimes);\r
-}\r
-\r
-/**\r
- Internal function to add Save jmp address according to DISPATCH_OPCODE2.\r
- The "Context" parameter is not ignored.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enough resource to do operation.\r
- @retval EFI_SUCCESS Opcode is added.\r
-\r
-**/\r
-EFI_STATUS\r
-BootScriptDispatch2 (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- VOID *EntryPoint;\r
- VOID *Context;\r
-\r
- EntryPoint = (VOID*)(UINTN)VA_ARG (Marker, EFI_PHYSICAL_ADDRESS);\r
- Context = (VOID*)(UINTN)VA_ARG (Marker, EFI_PHYSICAL_ADDRESS);\r
-\r
- return S3BootScriptSaveDispatch2 (EntryPoint, Context);\r
-}\r
-\r
-/**\r
- Internal function to add the opcode link node to the link list.\r
-\r
- @param Marker The variable argument list to get the opcode\r
- and associated attributes.\r
-\r
- @retval EFI_OUT_OF_RESOURCES Not enought resource to complete the operations.\r
- @retval EFI_SUCCESS The opcode entry is added to the link list\r
- successfully.\r
-**/\r
-EFI_STATUS\r
-BootScriptInformation (\r
- IN VA_LIST Marker\r
- )\r
-{\r
- UINT32 InformationLength;\r
- EFI_PHYSICAL_ADDRESS Information;\r
-\r
- InformationLength = VA_ARG (Marker, UINT32);\r
- Information = VA_ARG (Marker, EFI_PHYSICAL_ADDRESS);\r
- return S3BootScriptSaveInformation (InformationLength, (VOID*)(UINTN)Information);\r
-}\r
-\r
-/**\r
- Adds a record into a specified Framework boot script table.\r
-\r
- This function is used to store a boot script record into a given boot\r
- script table. If the table specified by TableName is nonexistent in the\r
- system, a new table will automatically be created and then the script record\r
- will be added into the new table. A boot script table can add new script records\r
- until EFI_BOOT_SCRIPT_SAVE_PROTOCOL.CloseTable() is called. Currently, the only\r
- meaningful table name is EFI_ACPI_S3_RESUME_SCRIPT_TABLE. This function is\r
- responsible for allocating necessary memory for the script.\r
-\r
- This function has a variable parameter list. The exact parameter list depends on\r
- the OpCode that is passed into the function. If an unsupported OpCode or illegal\r
- parameter list is passed in, this function returns EFI_INVALID_PARAMETER.\r
- If there are not enough resources available for storing more scripts, this function returns\r
- EFI_OUT_OF_RESOURCES.\r
-\r
- @param This A pointer to the EFI_BOOT_SCRIPT_SAVE_PROTOCOL instance.\r
- @param TableName Name of the script table. Currently, the only meaningful value is\r
- EFI_ACPI_S3_RESUME_SCRIPT_TABLE.\r
- @param OpCode The operation code (opcode) number.\r
- @param ... Argument list that is specific to each opcode.\r
-\r
- @retval EFI_SUCCESS The operation succeeded. A record was added into the\r
- specified script table.\r
- @retval EFI_INVALID_PARAMETER The parameter is illegal or the given boot script is not supported.\r
- If the opcode is unknow or not supported because of the PCD\r
- Feature Flags.\r
- @retval EFI_OUT_OF_RESOURCES There is insufficient memory to store the boot script.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BootScriptWrite (\r
- IN EFI_BOOT_SCRIPT_SAVE_PROTOCOL *This,\r
- IN UINT16 TableName,\r
- IN UINT16 OpCode,\r
- ...\r
- )\r
-{\r
- EFI_STATUS Status;\r
- VA_LIST Marker;\r
-\r
- if (TableName != FRAMEWORK_EFI_ACPI_S3_RESUME_SCRIPT_TABLE) {\r
- //\r
- // Only S3 boot script is supported for now.\r
- //\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- //\r
- // Build script according to opcode.\r
- //\r
- switch (OpCode) {\r
-\r
- case EFI_BOOT_SCRIPT_IO_WRITE_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptIoWrite (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_IO_READ_WRITE_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptIoReadWrite (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_MEM_WRITE_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptMemWrite (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_MEM_READ_WRITE_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptMemReadWrite (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_PCI_CONFIG_WRITE_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptPciCfgWrite (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_PCI_CONFIG_READ_WRITE_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptPciCfgReadWrite (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_SMBUS_EXECUTE_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptSmbusExecute (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_STALL_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptStall (Marker);\r
- VA_END (Marker);\r
-\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_DISPATCH_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptDispatch (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_DISPATCH_2_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptDispatch2 (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_INFORMATION_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptInformation (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_MEM_POLL_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptMemPoll (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_PCI_CONFIG2_WRITE_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptPciCfg2Write (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_PCI_CONFIG2_READ_WRITE_OPCODE:\r
- VA_START (Marker, OpCode);\r
- Status = BootScriptPciCfg2ReadWrite (Marker);\r
- VA_END (Marker);\r
- break;\r
-\r
- default:\r
- Status = EFI_INVALID_PARAMETER;\r
- break;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Closes the specified script table.\r
-\r
- This function closes the specified boot script table and returns the base address\r
- of the table. It allocates a new pool to duplicate all the boot scripts in the specified\r
- table. Once this function is called, the specified table will be destroyed after it is\r
- copied into the allocated pool. As a result, any attempts to add a script record into a\r
- closed table will cause a new table to be created. The base address of the allocated pool\r
- will be returned in Address. After using the boot script table, the caller is responsible\r
- for freeing the pool that is allocated by this function. If the boot script table,\r
- such as EFI_ACPI_S3_RESUME_SCRIPT_TABLE, is required to be stored in a nonperturbed\r
- memory region, the caller should copy the table into the nonperturbed memory region by itself.\r
-\r
- @param This A pointer to the EFI_BOOT_SCRIPT_SAVE_PROTOCOL instance.\r
- @param TableName Name of the script table. Currently, the only meaningful value is\r
- EFI_ACPI_S3_RESUME_SCRIPT_TABLE.\r
- @param Address A pointer to the physical address where the table begins.\r
-\r
- @retval EFI_SUCCESS The table was successfully returned.\r
- @retval EFI_NOT_FOUND The specified table was not created previously.\r
- @retval EFI_OUT_OF_RESOURCE Memory is insufficient to hold the reorganized boot script table.\r
- @retval EFI_UNSUPPORTED The table type is not EFI_ACPI_S3_RESUME_SCRIPT_TABLE.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BootScriptCloseTable (\r
- IN EFI_BOOT_SCRIPT_SAVE_PROTOCOL *This,\r
- IN UINT16 TableName,\r
- OUT EFI_PHYSICAL_ADDRESS *Address\r
- )\r
-{\r
- if (TableName != FRAMEWORK_EFI_ACPI_S3_RESUME_SCRIPT_TABLE) {\r
- //\r
- // Only S3 boot script is supported for now.\r
- //\r
- return EFI_NOT_FOUND;\r
- }\r
- *Address = (EFI_PHYSICAL_ADDRESS)(UINTN)S3BootScriptCloseTable ();\r
-\r
- if (*Address == 0) {\r
- return EFI_NOT_FOUND;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This routine is entry point of ScriptSave driver.\r
-\r
- @param ImageHandle Handle for this drivers loaded image protocol.\r
- @param SystemTable EFI system table.\r
-\r
- @retval EFI_OUT_OF_RESOURCES No enough resource.\r
- @retval EFI_SUCCESS Succesfully installed the ScriptSave driver.\r
- @retval other Errors occured.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeScriptSave (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- return gBS->InstallProtocolInterface (\r
- &mHandle,\r
- &gEfiBootScriptSaveProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mS3ScriptSave\r
- );\r
-\r
-}\r
-\r
+++ /dev/null
-@REM @file\r
-@REM Windows batch file to build BIOS ROM\r
-@REM\r
-@REM Copyright (c) 2006 - 2019, Intel Corporation. All rights reserved.<BR>\r
-@REM SPDX-License-Identifier: BSD-2-Clause-Patent\r
-@REM\r
-\r
-@echo off\r
-\r
-SetLocal EnableDelayedExpansion EnableExtensions\r
-\r
-@REM Go to work space directory.\r
-cd ..\r
-cd ..\r
-\r
-:: Assign initial values\r
-set exitCode=0\r
-set "Build_Flags= "\r
-set "Stitch_Flags= "\r
-set Arch=X64\r
-set PLATFORM_PACKAGE=Vlv2TbltDevicePkg\r
-\r
-set PLATFORM_PATH=%WORKSPACE%\r
-if not exist %PLATFORM_PATH%\%PLATFORM_PACKAGE% (\r
- if defined PACKAGES_PATH (\r
- for %%i IN (%PACKAGES_PATH%) DO (\r
- if exist %%~fi\%PLATFORM_PACKAGE% (\r
- set PLATFORM_PATH=%%~fi\r
- goto PlatformPackageFound\r
- )\r
- )\r
- ) else (\r
- echo.\r
- echo !!! ERROR !!! Cannot find %PLATFORM_PACKAGE% !!!\r
- echo.\r
- goto Exit\r
- )\r
-)\r
-:PlatformPackageFound\r
-\r
-:: Parse Optional arguments\r
-:OptLoop\r
-if /i "%~1"=="/?" goto Usage\r
-\r
-if /i "%~1"=="/q" (\r
- set Build_Flags=%Build_Flags% /q\r
- shift\r
- goto OptLoop\r
-)\r
-if /i "%~1"=="/l" (\r
- set Build_Flags=%Build_Flags% /l\r
- shift\r
- goto OptLoop\r
-)\r
-if /i "%~1"=="/y" (\r
- set Build_Flags=%Build_Flags% /y\r
- shift\r
- goto OptLoop\r
-)\r
-if /i "%~1"=="/m" (\r
- set Build_Flags=%Build_Flags% /m\r
- shift\r
- goto OptLoop\r
-)\r
-if /i "%~1" == "/c" (\r
- set Build_Flags=%Build_Flags% /c\r
- shift\r
- goto OptLoop\r
-)\r
-if /i "%~1" == "/ECP" (\r
- set Build_Flags=%Build_Flags% /ecp\r
- shift\r
- goto OptLoop\r
-)\r
-\r
-if /i "%~1"=="/s" (\r
- set Build_Flags=%Build_Flags% /s\r
- shift\r
- goto OptLoop\r
-)\r
-\r
-if /i "%~1"=="/x64" (\r
- set Arch=X64\r
- set Build_Flags=%Build_Flags% /x64\r
- shift\r
- goto OptLoop\r
-)\r
-\r
-if /i "%~1"=="/IA32" (\r
- set Arch=IA32\r
- set Build_Flags=%Build_Flags% /IA32\r
- shift\r
- goto OptLoop\r
-)\r
-\r
-if /i "%~1"=="/nG" (\r
- set Stitch_Flags=%Stitch_Flags% /nG\r
- shift\r
- goto OptLoop\r
-)\r
-if /i "%~1"=="/nM" (\r
- set Stitch_Flags=%Stitch_Flags% /nM\r
- shift\r
- goto OptLoop\r
-)\r
-if /i "%~1"=="/nB" (\r
- set Stitch_Flags=%Stitch_Flags% /nB\r
- shift\r
- goto OptLoop\r
-)\r
-if /i "%~1"=="/yL" (\r
- set Stitch_Flags=%Stitch_Flags% /yL\r
- shift\r
- goto OptLoop\r
-)\r
-\r
-\r
-:: Require 2 input parameters\r
-if "%~2"=="" goto Usage\r
-\r
-:: Assign required arguments\r
-set Platform_Type=%~1\r
-set Build_Target=%~2\r
-\r
-if "%~3"=="" (\r
- set "IFWI_Suffix= "\r
-) else set "IFWI_Suffix=/S %~3"\r
-\r
-:: Build BIOS\r
-echo ======================================================================\r
-echo Build_IFWI: Calling BIOS build Script...\r
-\r
-call %PLATFORM_PATH%\%PLATFORM_PACKAGE%\bld_vlv.bat %Build_Flags% %Platform_Type% %Build_Target%\r
-\r
-if %ERRORLEVEL% NEQ 0 (\r
- echo echo -- Error Building BIOS & echo.\r
- set exitCode=1\r
- goto exit\r
-)\r
-echo.\r
-echo Finished Building BIOS.\r
-@REM Set BIOS_ID environment variable here.\r
-call %WORKSPACE%\Conf\BiosId.bat\r
-echo BIOS_ID=%BIOS_ID%\r
-\r
-:: Set the Board_Id, Build_Type, Version_Major, and Version_Minor environment variables\r
-find /v "#" %WORKSPACE%\Conf\BiosId.env > ver_strings\r
-for /f "tokens=1,3" %%i in (ver_strings) do set %%i=%%j\r
-del /f/q ver_strings >nul\r
-set BIOS_Name=%BOARD_ID%_%Arch%_%BUILD_TYPE%_%VERSION_MAJOR%_%VERSION_MINOR%.ROM\r
-\r
-:: Start Integration process\r
-echo ======================================================================\r
-echo Build_IFWI: Calling IFWI Stitching Script...\r
-pushd %PLATFORM_PATH%\%PLATFORM_PACKAGE%\Stitch\r
-\r
- :: IFWIStitch.bat [/nG] [/nM] [/nB] [/B BIOS.rom] [/C StitchConfig] [/S IFWISuffix]\r
- call IFWIStitch.bat %Stitch_Flags% /B %BIOS_Name% %IFWI_Suffix%\r
- \r
- @echo off\r
-popd\r
-if %ERRORLEVEL% NEQ 0 (\r
- echo echo -- Error Stitching %BIOS_Nam% & echo.\r
- set exitCode=1\r
-)\r
-echo.\r
-echo Build_IFWI is finished.\r
-echo The final IFWI file is located in %ROOT_DIR%\Vlv2TbltDevicePkg\Stitch\\r
-echo ======================================================================\r
-goto Exit\r
-\r
-:Usage\r
-echo Script to build BIOS firmware and stitch the entire IFWI.\r
-echo.\r
-echo Usage: Build_IFWI.bat [options] PlatformType BuildTarget [IFWI Suffix]\r
-echo.\r
-echo /c CleanAll before building\r
-echo /x64 Set Arch to X64 (default: X64)\r
-echo /IA32 Set Arch to IA32 (default: X64)\r
-echo /yL Enable SPI lock\r
-echo. \r
-echo Platform Types: MNW2\r
-echo Build Targets: Release, Debug\r
-echo IFWI Suffix: Suffix to append to end of IFWI filename (default: MM_DD_YYYY)\r
-echo.\r
-echo See Stitch/Stitch_Config.txt for additional stitching settings.\r
-echo.\r
-echo If capsule update is needed, please update CAPSULE_ENABLE = TRUE in Config.dsc.\r
-echo If recovery is needed, please update RECOVERY_ENABLE = TRUE in Config.dsc.\r
-echo If either of above is TRUE, please set OPENSSL_PATH in windows evironment\r
-echo and put openssl.exe there, to generate final capsule image.\r
-echo.\r
-set exitCode=1\r
-\r
-:Exit\r
-@REM CD to platform package.\r
-cd %PLATFORM_PATH%\r
-exit /b %exitCode%\r
-\r
-EndLocal\r
+++ /dev/null
-#!/usr/bin/env bash
-##**********************************************************************
-## Function define
-##**********************************************************************
-function Usage ( ) {
- echo
- echo "Script to build BIOS firmware and stitch the entire IFWI."
- echo
- echo "Usage: Build_IFWI.bat [options] PlatformType BuildTarget "
- echo
- echo
- echo " /yL [option] : Enable SPI lock"
- echo " Platform Types: MNW2"
- echo " Build Targets: Release, Debug"
- echo
- echo " See Stitch/Stitch_Config.txt for additional stitching settings."
- echo
- echo
- exit 0
-}
-
-## Assign initial values
-exitCode=0
-Build_Flags=
-Stitch_Flags=
-Arch=X64
-PLATFORM_PACKAGE=Vlv2TbltDevicePkg
-
-## Parse Optional arguments
-if [ "$1" == "/?" ]; then
- Usage
-fi
-
-for (( i=1; i<=$#; ))
- do
- if [ "$(echo $1 | tr 'a-z' 'A-Z')" == "/Q" ]; then
- Build_Flags="$Build_Flags /q"
- shift
- elif [ "$(echo $1 | tr 'a-z' 'A-Z')" == "/L" ]; then
- Build_Flags="$Build_Flags /l"
- shift
- elif [ "$(echo $1 | tr 'a-z' 'A-Z')" == "/C" ]; then
- Build_Flags="$Build_Flags /c"
- shift
- elif [ "$(echo $1 | tr 'a-z' 'A-Z')" == "/ECP" ]; then
- Build_Flags="$Build_Flags /ecp"
- shift
- elif [ "$(echo $1 | tr 'a-z' 'A-Z')" == "/X64" ]; then
- Arch=X64
- Build_Flags="$Build_Flags /x64"
- shift
- elif [ "$1" == "/nG" ]; then
- Stitch_Flags="$Stitch_Flags /nG"
- shift
- elif [ "$1" == "/nM" ]; then
- Stitch_Flags="$Stitch_Flags /nM"
- shift
- elif [ "$1" == "/nB" ]; then
- Stitch_Flags="$Stitch_Flags /nB"
- shift
- elif [ "$1" == "/nV" ]; then
- Stitch_Flags="$Stitch_Flags /nV"
- shift
- elif [ "$1" == "/yL" ]; then
- Build_Flags="$Build_Flags /yL"
- shift
- else
- break
- fi
- done
-
-## Require 2 input parameters
-if [ "$2" == "" ]; then
- Usage
-fi
-
-## Assign required arguments
-Platform_Type=$1
-Build_Target=$2
-if [ "$3" == "" ]; then
- IFWI_Suffix=
-else
- IFWI_Suffix="/S $3"
-fi
-
-## Go to root directory
-cd ..
-
-## Build BIOS
-echo "======================================================================"
-echo "Build_IFWI: Calling BIOS build Script..."
-./$PLATFORM_PACKAGE/bld_vlv.sh $Build_Flags $Platform_Type $Build_Target
-
-echo
-echo Finished Building BIOS.
-
-## Start Integration process
-echo ======================================================================
-echo Skip "Build_IFWI: Calling IFWI Stitching Script..."
-
-echo
-echo Build_IFWI is finished.
-echo The final IFWI file is located in Stitch
-echo ======================================================================
+++ /dev/null
-@REM @file\r
-@REM Windows batch file to generate UEFI capsules for system firmware and\r
-@REM firmware for sample devices\r
-@REM\r
-@REM Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-@REM SPDX-License-Identifier: BSD-2-Clause-Patent\r
-@REM\r
-\r
-@echo off\r
-setlocal\r
-cd /d %~dp0\r
-\r
-rmdir /s /q %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\r
-mkdir %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\r
-mkdir %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\r
-mkdir %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\r
-mkdir %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\r
-copy %WORKSPACE%\Build\Vlv2TbltDevicePkg\DEBUG_VS2015x86\X64\CapsuleApp.efi %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\CapsuleApp.efi\r
-copy %WORKSPACE%\Build\Vlv2TbltDevicePkg\RELEASE_VS2015x86\X64\CapsuleApp.efi %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\CapsuleAppRelease.efi\r
-copy %WORKSPACE%\Build\Vlv2TbltDevicePkg\DEBUG_VS2015x86\X64\CapsuleApp.efi %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\CapsuleApp.efi\r
-copy %WORKSPACE%\Build\Vlv2TbltDevicePkg\RELEASE_VS2015x86\X64\CapsuleApp.efi %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\CapsuleAppRelease.efi\r
-copy %WORKSPACE%\Build\Vlv2TbltDevicePkg\DEBUG_VS2015x86\X64\CapsuleApp.efi %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\CapsuleApp.efi\r
-copy %WORKSPACE%\Build\Vlv2TbltDevicePkg\RELEASE_VS2015x86\X64\CapsuleApp.efi %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\CapsuleAppRelease.efi\r
-\r
-call GenCapsuleMinnowMax.bat\r
-call GenCapsuleMinnowMaxRelease.bat\r
-call GenCapsuleSampleColor.bat Blue 149da854-7d19-4faa-a91e-862ea1324be6\r
-call GenCapsuleSampleColor.bat Green 79179bfd-704d-4c90-9e02-0ab8d968c18a\r
-call GenCapsuleSampleColor.bat Red 72e2945a-00da-448e-9aa7-075ad840f9d4\r
-\r
-call LvfsGenCapsuleMinnowMax.bat\r
-call LvfsGenCapsuleMinnowMaxRelease.bat\r
-call LvfsGenCapsuleSampleColor.bat Blue 149da854-7d19-4faa-a91e-862ea1324be6\r
-call LvfsGenCapsuleSampleColor.bat Green 79179bfd-704d-4c90-9e02-0ab8d968c18a\r
-call LvfsGenCapsuleSampleColor.bat Red 72e2945a-00da-448e-9aa7-075ad840f9d4\r
+++ /dev/null
-# @file
-# Linux script file to generate UEFI capsules for system firmware and
-# firmware for sample devices
-#
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
-#
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-#
-
-cd $(dirname $0)
-
-rm -R $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules
-mkdir $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules
-mkdir $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/SampleDevelopment
-mkdir $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/NewCert
-mkdir $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/TestCert
-cp $WORKSPACE/Build/Vlv2TbltDevicePkg/DEBUG_GCC49/X64/CapsuleApp.efi $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/SampleDevelopment/CapsuleApp.efi
-cp $WORKSPACE/Build/Vlv2TbltDevicePkg/RELEASE_GCC49/X64/CapsuleApp.efi $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/SampleDevelopment/CapsuleAppRelease.efi
-cp $WORKSPACE/Build/Vlv2TbltDevicePkg/DEBUG_GCC49/X64/CapsuleApp.efi $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/NewCert/CapsuleApp.efi
-cp $WORKSPACE/Build/Vlv2TbltDevicePkg/RELEASE_GCC49/X64/CapsuleApp.efi $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/NewCert/CapsuleAppRelease.efi
-cp $WORKSPACE/Build/Vlv2TbltDevicePkg/DEBUG_GCC49/X64/CapsuleApp.efi $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/TestCert/CapsuleApp.efi
-cp $WORKSPACE/Build/Vlv2TbltDevicePkg/RELEASE_GCC49/X64/CapsuleApp.efi $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/TestCert/CapsuleAppRelease.efi
-
-. GenCapsuleMinnowMax.sh
-. GenCapsuleMinnowMaxRelease.sh
-. GenCapsuleSampleColor.sh Blue 149DA854-7D19-4FAA-A91E-862EA1324BE6
-. GenCapsuleSampleColor.sh Green 79179BFD-704D-4C90-9E02-0AB8D968C18A
-. GenCapsuleSampleColor.sh Red 72E2945A-00DA-448E-9AA7-075AD840F9D4
+++ /dev/null
-@REM @file\r
-@REM Windows batch file to generate UEFI capsules for system firmware\r
-@REM\r
-@REM Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-@REM SPDX-License-Identifier: BSD-2-Clause-Patent\r
-@REM\r
-\r
-@echo off\r
-setlocal\r
-\r
-set FMP_CAPSULE_VENDOR=Intel\r
-set FMP_CAPSULE_GUID=4096267B-DA0A-42EB-B5EB-FEF31D207CB4\r
-set FMP_CAPSULE_FILE=MinnowMax.cap\r
-set FMP_CAPSULE_VERSION=0x0000000C\r
-set FMP_CAPSULE_STRING=0.0.0.12\r
-set FMP_CAPSULE_NAME="Intel MinnowMax DEBUG UEFI %FMP_CAPSULE_STRING%"\r
-set FMP_CAPSULE_LSV=0x00000000\r
-set FMP_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-set FMP_CAPSULE_PAYLOAD=%WORKSPACE%\Build\Vlv2TbltDevicePkg\DEBUG_VS2015x86\FV\Vlv.ROM\r
-set WINDOWS_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-\r
-if not exist "%FMP_CAPSULE_PAYLOAD%" exit /b\r
-\r
-if exist "%FMP_CAPSULE_KEY%" (\r
- REM\r
- REM Sign capsule using signtool\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signing-tool-path="c:\Program Files (x86)\Windows Kits\8.1\bin\x86" ^\r
- --pfx-file %FMP_CAPSULE_KEY% ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\r
-\r
- if exist "%WINDOWS_CAPSULE_KEY%" (\r
- CreateWindowsCapsule.py ^\r
- UEFI ^\r
- %FMP_CAPSULE_STRING% ^\r
- %FMP_CAPSULE_GUID% ^\r
- %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_VERSION% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_NAME% %WINDOWS_CAPSULE_KEY%\r
-\r
- xcopy /s/e/v/i/y WindowsCapsule %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\MinnowMaxWindowsCapsule\r
- rmdir /s /q WindowsCapsule\r
- )\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-if exist "NewCert.pem" (\r
- REM\r
- REM Sign capsule using OpenSSL with a new certificate\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=NewCert.pem ^\r
- --other-public-cert=NewSub.pub.pem ^\r
- --trusted-public-cert=NewRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\r
-\r
- if exist "%WINDOWS_CAPSULE_KEY%" (\r
- CreateWindowsCapsule.py ^\r
- UEFI ^\r
- %FMP_CAPSULE_STRING% ^\r
- %FMP_CAPSULE_GUID% ^\r
- %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_VERSION% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_NAME% %WINDOWS_CAPSULE_KEY%\r
-\r
- xcopy /s/e/v/i/y WindowsCapsule %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\MinnowMaxWindowsCapsule\r
- rmdir /s /q WindowsCapsule\r
- )\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-REM\r
-REM Sign capsule using OpenSSL with EDK II Test Certificate\r
-REM\r
-call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestCert.pem ^\r
- --other-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestSub.pub.pem ^\r
- --trusted-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
-copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\r
-\r
-if exist "%WINDOWS_CAPSULE_KEY%" (\r
- CreateWindowsCapsule.py ^\r
- UEFI ^\r
- %FMP_CAPSULE_STRING% ^\r
- %FMP_CAPSULE_GUID% ^\r
- %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_VERSION% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_NAME% %WINDOWS_CAPSULE_KEY%\r
-\r
- xcopy /s/e/v/i/y WindowsCapsule %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\MinnowMaxWindowsCapsule\r
- rmdir /s /q WindowsCapsule\r
-)\r
-\r
-erase %FMP_CAPSULE_FILE%\r
+++ /dev/null
-# @file
-# Linux script file to generate UEFI capsules for system firmware
-#
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
-#
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-#
-
-FMP_CAPSULE_VENDOR=Intel
-FMP_CAPSULE_GUID=4096267B-DA0A-42EB-B5EB-FEF31D207CB4
-FMP_CAPSULE_FILE=MinnowMax.cap
-FMP_CAPSULE_VERSION=0x0000000C
-FMP_CAPSULE_STRING=0.0.0.12
-FMP_CAPSULE_NAME="Intel MinnowMax DEBUG UEFI $FMP_CAPSULE_STRING"
-FMP_CAPSULE_LSV=0x00000000
-FMP_CAPSULE_PAYLOAD=$WORKSPACE/Build/Vlv2TbltDevicePkg/DEBUG_GCC49/FV/Vlv.ROM
-
-if [ ! -e "$FMP_CAPSULE_PAYLOAD" ] ; then
- return
-fi
-
-if [ -e NewCert.pem ]; then
- #
- # Sign capsule using OpenSSL with a new certificate
- #
- GenerateCapsule \
- --encode \
- -v \
- --guid $FMP_CAPSULE_GUID \
- --fw-version $FMP_CAPSULE_VERSION \
- --lsv $FMP_CAPSULE_LSV \
- --capflag PersistAcrossReset \
- --capflag InitiateReset \
- --signer-private-cert=NewCert.pem \
- --other-public-cert=NewSub.pub.pem \
- --trusted-public-cert=NewRoot.pub.pem \
- -o $FMP_CAPSULE_FILE \
- $FMP_CAPSULE_PAYLOAD
-
- cp $FMP_CAPSULE_FILE $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/NewCert
-
- rm $FMP_CAPSULE_FILE
-fi
-
-#
-# Sign capsule using OpenSSL with EDK II Test Certificate
-#
-GenerateCapsule \
- --encode \
- -v \
- --guid $FMP_CAPSULE_GUID \
- --fw-version $FMP_CAPSULE_VERSION \
- --lsv $FMP_CAPSULE_LSV \
- --capflag PersistAcrossReset \
- --capflag InitiateReset \
- --signer-private-cert=$WORKSPACE/edk2/BaseTools/Source/Python/Pkcs7Sign/TestCert.pem \
- --other-public-cert=$WORKSPACE/edk2/BaseTools/Source/Python/Pkcs7Sign/TestSub.pub.pem \
- --trusted-public-cert=$WORKSPACE/edk2/BaseTools/Source/Python/Pkcs7Sign/TestRoot.pub.pem \
- -o $FMP_CAPSULE_FILE \
- $FMP_CAPSULE_PAYLOAD
-
-cp $FMP_CAPSULE_FILE $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/TestCert
-
-rm $FMP_CAPSULE_FILE
-
+++ /dev/null
-@REM @file\r
-@REM Windows batch file to generate UEFI capsules for system firmware\r
-@REM\r
-@REM Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-@REM SPDX-License-Identifier: BSD-2-Clause-Patent\r
-@REM\r
-\r
-@echo off\r
-setlocal\r
-\r
-set FMP_CAPSULE_VENDOR=Intel\r
-set FMP_CAPSULE_GUID=4096267B-DA0A-42EB-B5EB-FEF31D207CB4\r
-set FMP_CAPSULE_FILE=MinnowMaxRelease.cap\r
-set FMP_CAPSULE_VERSION=0x0000000C\r
-set FMP_CAPSULE_STRING=0.0.0.12\r
-set FMP_CAPSULE_NAME="Intel MinnowMax RELEASE UEFI %FMP_CAPSULE_STRING%"\r
-set FMP_CAPSULE_LSV=0x00000000\r
-set FMP_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-set FMP_CAPSULE_PAYLOAD=%WORKSPACE%\Build\Vlv2TbltDevicePkg\RELEASE_VS2015x86\FV\Vlv.ROM\r
-set WINDOWS_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-\r
-if not exist "%FMP_CAPSULE_PAYLOAD%" exit /b\r
-\r
-if exist "%FMP_CAPSULE_KEY%" (\r
- REM\r
- REM Sign capsule using signtool\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signing-tool-path="c:\Program Files (x86)\Windows Kits\8.1\bin\x86" ^\r
- --pfx-file %FMP_CAPSULE_KEY% ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\r
-\r
- if exist "%WINDOWS_CAPSULE_KEY%" (\r
- CreateWindowsCapsule.py ^\r
- UEFI ^\r
- %FMP_CAPSULE_STRING% ^\r
- %FMP_CAPSULE_GUID% ^\r
- %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_VERSION% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_NAME% %WINDOWS_CAPSULE_KEY%\r
-\r
- xcopy /s/e/v/i/y WindowsCapsule %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\MinnowMaxReleaseWindowsCapsule\r
- rmdir /s /q WindowsCapsule\r
- )\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-if exist "NewCert.pem" (\r
- REM\r
- REM Sign capsule using OpenSSL with a new certificate\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=NewCert.pem ^\r
- --other-public-cert=NewSub.pub.pem ^\r
- --trusted-public-cert=NewRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\r
-\r
- if exist "%WINDOWS_CAPSULE_KEY%" (\r
- CreateWindowsCapsule.py ^\r
- UEFI ^\r
- %FMP_CAPSULE_STRING% ^\r
- %FMP_CAPSULE_GUID% ^\r
- %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_VERSION% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_NAME% %WINDOWS_CAPSULE_KEY%\r
-\r
- xcopy /s/e/v/i/y WindowsCapsule %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\MinnowMaxReleaseWindowsCapsule\r
- rmdir /s /q WindowsCapsule\r
- )\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-REM\r
-REM Sign capsule using OpenSSL with EDK II Test Certificate\r
-REM\r
-call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestCert.pem ^\r
- --other-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestSub.pub.pem ^\r
- --trusted-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
-copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\r
-\r
-if exist "%WINDOWS_CAPSULE_KEY%" (\r
- CreateWindowsCapsule.py ^\r
- UEFI ^\r
- %FMP_CAPSULE_STRING% ^\r
- %FMP_CAPSULE_GUID% ^\r
- %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_VERSION% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_NAME% %WINDOWS_CAPSULE_KEY%\r
-\r
- xcopy /s/e/v/i/y WindowsCapsule %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\MinnowMaxReleaseWindowsCapsule\r
- rmdir /s /q WindowsCapsule\r
-)\r
-\r
-erase %FMP_CAPSULE_FILE%\r
+++ /dev/null
-# @file
-# Linux script file to generate UEFI capsules for system firmware
-#
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
-#
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-#
-
-FMP_CAPSULE_VENDOR=Intel
-FMP_CAPSULE_GUID=4096267B-DA0A-42EB-B5EB-FEF31D207CB4
-FMP_CAPSULE_FILE=MinnowMaxRelease.cap
-FMP_CAPSULE_VERSION=0x0000000C
-FMP_CAPSULE_STRING=0.0.0.12
-FMP_CAPSULE_NAME="Intel MinnowMax RELEASE UEFI $FMP_CAPSULE_STRING"
-FMP_CAPSULE_LSV=0x00000000
-FMP_CAPSULE_PAYLOAD=$WORKSPACE/Build/Vlv2TbltDevicePkg/RELEASE_GCC49/FV/Vlv.ROM
-
-if [ ! -e "$FMP_CAPSULE_PAYLOAD" ] ; then
- return
-fi
-
-if [ -e NewCert.pem ]; then
- #
- # Sign capsule using OpenSSL with a new certificate
- #
- GenerateCapsule \
- --encode \
- -v \
- --guid $FMP_CAPSULE_GUID \
- --fw-version $FMP_CAPSULE_VERSION \
- --lsv $FMP_CAPSULE_LSV \
- --capflag PersistAcrossReset \
- --capflag InitiateReset \
- --signer-private-cert=NewCert.pem \
- --other-public-cert=NewSub.pub.pem \
- --trusted-public-cert=NewRoot.pub.pem \
- -o $FMP_CAPSULE_FILE \
- $FMP_CAPSULE_PAYLOAD
-
- cp $FMP_CAPSULE_FILE $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/NewCert
-
- rm $FMP_CAPSULE_FILE
-fi
-
-#
-# Sign capsule using OpenSSL with EDK II Test Certificate
-#
-GenerateCapsule \
- --encode \
- -v \
- --guid $FMP_CAPSULE_GUID \
- --fw-version $FMP_CAPSULE_VERSION \
- --lsv $FMP_CAPSULE_LSV \
- --capflag PersistAcrossReset \
- --capflag InitiateReset \
- --signer-private-cert=$WORKSPACE/edk2/BaseTools/Source/Python/Pkcs7Sign/TestCert.pem \
- --other-public-cert=$WORKSPACE/edk2/BaseTools/Source/Python/Pkcs7Sign/TestSub.pub.pem \
- --trusted-public-cert=$WORKSPACE/edk2/BaseTools/Source/Python/Pkcs7Sign/TestRoot.pub.pem \
- -o $FMP_CAPSULE_FILE \
- $FMP_CAPSULE_PAYLOAD
-
-cp $FMP_CAPSULE_FILE $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/TestCert
-
-rm $FMP_CAPSULE_FILE
-
+++ /dev/null
-@REM @file\r
-@REM Windows batch file to generate UEFI capsules for a sample device\r
-@REM\r
-@REM Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-@REM SPDX-License-Identifier: BSD-2-Clause-Patent\r
-@REM\r
-\r
-@echo off\r
-setlocal\r
-\r
-set COLOR=%1\r
-\r
-set FMP_CAPSULE_VENDOR=Intel\r
-set FMP_CAPSULE_GUID=%2\r
-set FMP_CAPSULE_FILE=%COLOR%.cap\r
-set FMP_CAPSULE_VERSION=0x00000010\r
-set FMP_CAPSULE_STRING=0.0.0.16\r
-set FMP_CAPSULE_NAME="%COLOR% Progress Bar %FMP_CAPSULE_STRING%"\r
-set FMP_CAPSULE_LSV=0x00000000\r
-set FMP_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-set FMP_CAPSULE_PAYLOAD=Payload.bin\r
-set WINDOWS_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-\r
-echo "%COLOR% Progress Bar" > %FMP_CAPSULE_PAYLOAD%\r
-\r
-if not exist "%FMP_CAPSULE_PAYLOAD%" exit\r
-\r
-if exist "%FMP_CAPSULE_KEY%" (\r
- REM\r
- REM Sign capsule using signtool\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signing-tool-path="c:\Program Files (x86)\Windows Kits\8.1\bin\x86" ^\r
- --pfx-file %FMP_CAPSULE_KEY% ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\r
-\r
- if exist "%WINDOWS_CAPSULE_KEY%" (\r
- CreateWindowsCapsule.py ^\r
- UEFI ^\r
- %FMP_CAPSULE_STRING% ^\r
- %FMP_CAPSULE_GUID% ^\r
- %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_VERSION% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_NAME% %WINDOWS_CAPSULE_KEY%\r
-\r
- xcopy /s/e/v/i/y WindowsCapsule %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\%COLOR%WindowsCapsule\r
- rmdir /s /q WindowsCapsule\r
- )\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-if exist "NewCert.pem" (\r
- REM\r
- REM Sign capsule using OpenSSL with a new certificate\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=NewCert.pem ^\r
- --other-public-cert=NewSub.pub.pem ^\r
- --trusted-public-cert=NewRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\r
-\r
- if exist "%WINDOWS_CAPSULE_KEY%" (\r
- CreateWindowsCapsule.py ^\r
- UEFI ^\r
- %FMP_CAPSULE_STRING% ^\r
- %FMP_CAPSULE_GUID% ^\r
- %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_VERSION% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_NAME% %WINDOWS_CAPSULE_KEY%\r
-\r
- xcopy /s/e/v/i/y WindowsCapsule %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\%COLOR%WindowsCapsule\r
- rmdir /s /q WindowsCapsule\r
- )\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-REM\r
-REM Sign capsule using OpenSSL with EDK II Test Certificate\r
-REM\r
-call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestCert.pem ^\r
- --other-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestSub.pub.pem ^\r
- --trusted-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
-copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\r
-\r
-if exist "%WINDOWS_CAPSULE_KEY%" (\r
- CreateWindowsCapsule.py ^\r
- UEFI ^\r
- %FMP_CAPSULE_STRING% ^\r
- %FMP_CAPSULE_GUID% ^\r
- %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_VERSION% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_VENDOR% ^\r
- %FMP_CAPSULE_NAME% %WINDOWS_CAPSULE_KEY%\r
-\r
- xcopy /s/e/v/i/y WindowsCapsule %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%COLOR%WindowsCapsule\r
- rmdir /s /q WindowsCapsule\r
-)\r
-\r
-erase %FMP_CAPSULE_FILE%\r
-\r
-erase %FMP_CAPSULE_PAYLOAD%\r
+++ /dev/null
-# @file
-# Linux script file to generate UEFI capsules for a sample device
-#
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
-#
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-#
-
-COLOR=$1
-
-FMP_CAPSULE_VENDOR=Intel
-FMP_CAPSULE_GUID=$2
-FMP_CAPSULE_FILE=$COLOR.cap
-FMP_CAPSULE_VERSION=0x00000010
-FMP_CAPSULE_STRING=0.0.0.16
-FMP_CAPSULE_NAME="$COLOR Progress Bar $FMP_CAPSULE_STRING"
-FMP_CAPSULE_LSV=0x00000000
-FMP_CAPSULE_PAYLOAD=Payload.bin
-
-echo "$COLOR Progress Bar" > $FMP_CAPSULE_PAYLOAD
-
-if [ ! -e "$FMP_CAPSULE_PAYLOAD" ] ; then
- return
-fi
-
-if [ -e NewCert.pem ]; then
- #
- # Sign capsule using OpenSSL with a new certificate
- #
- GenerateCapsule \
- --encode \
- -v \
- --guid $FMP_CAPSULE_GUID \
- --fw-version $FMP_CAPSULE_VERSION \
- --lsv $FMP_CAPSULE_LSV \
- --capflag PersistAcrossReset \
- --capflag InitiateReset \
- --signer-private-cert=NewCert.pem \
- --other-public-cert=NewSub.pub.pem \
- --trusted-public-cert=NewRoot.pub.pem \
- -o $FMP_CAPSULE_FILE \
- $FMP_CAPSULE_PAYLOAD
-
- cp $FMP_CAPSULE_FILE $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/NewCert
-
- rm $FMP_CAPSULE_FILE
-fi
-
-#
-# Sign capsule using OpenSSL with EDK II Test Certificate
-#
-GenerateCapsule \
- --encode \
- -v \
- --guid $FMP_CAPSULE_GUID \
- --fw-version $FMP_CAPSULE_VERSION \
- --lsv $FMP_CAPSULE_LSV \
- --capflag PersistAcrossReset \
- --capflag InitiateReset \
- --signer-private-cert=$WORKSPACE/edk2/BaseTools/Source/Python/Pkcs7Sign/TestCert.pem \
- --other-public-cert=$WORKSPACE/edk2/BaseTools/Source/Python/Pkcs7Sign/TestSub.pub.pem \
- --trusted-public-cert=$WORKSPACE/edk2/BaseTools/Source/Python/Pkcs7Sign/TestRoot.pub.pem \
- -o $FMP_CAPSULE_FILE \
- $FMP_CAPSULE_PAYLOAD
-
-cp $FMP_CAPSULE_FILE $WORKSPACE/Build/Vlv2TbltDevicePkg/Capsules/TestCert
-
-rm $FMP_CAPSULE_FILE
-
-rm $FMP_CAPSULE_PAYLOAD
+++ /dev/null
-.OPTION EXPLICIT ; Generate errors on variable typos\r
-\r
-.Set CabinetNameTemplate=firmware.cab ; The name of the file\r
-.set DiskDirectoryTemplate=CDROM ; All cabinets go in a single directory\r
-.Set Cabinet=on ;\r
-.Set Compress=on ;\r
-.Set DiskDirectory1=.\r
-.Set MaxDiskSize=99999744 ; multiple of 512\r
-\r
-;*** Files to zip ;\r
-;\r
-firmware.bin\r
-firmware.metainfo.xml\r
-;***\r
+++ /dev/null
-@REM @file\r
-@REM Windows batch file to generate UEFI capsules for system firmware\r
-@REM\r
-@REM Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-@REM\r
-@REM SPDX-License-Identifier: BSD-2-Clause-Patent\r
-@REM\r
-\r
-@echo off\r
-setlocal\r
-\r
-set FMP_CAPSULE_VENDOR=Intel\r
-set FMP_CAPSULE_GUID=4096267b-da0a-42eb-b5eb-fef31d207cb4\r
-set FMP_CAPSULE_BASE_NAME=MinnowMax\r
-set FMP_CAPSULE_FILE=%FMP_CAPSULE_BASE_NAME%.cap\r
-set FMP_CAPSULE_VERSION=0x0000000C\r
-set FMP_CAPSULE_VERSION_DECIMAL=12\r
-set FMP_CAPSULE_STRING=0.0.0.12\r
-set FMP_CAPSULE_NAME="Intel %FMP_CAPSULE_BASE_NAME% DEBUG UEFI %FMP_CAPSULE_STRING%"\r
-set FMP_CAPSULE_LSV=0x00000000\r
-set FMP_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-set FMP_CAPSULE_PAYLOAD=%WORKSPACE%\Build\Vlv2TbltDevicePkg\DEBUG_VS2015x86\FV\Vlv.ROM\r
-set WINDOWS_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-\r
-if not exist "%FMP_CAPSULE_PAYLOAD%" exit /b\r
-\r
-if exist "%FMP_CAPSULE_KEY%" (\r
- REM\r
- REM Sign capsule using signtool\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signing-tool-path="c:\Program Files (x86)\Windows Kits\8.1\bin\x86" ^\r
- --pfx-file %FMP_CAPSULE_KEY% ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\r
-\r
- copy %FMP_CAPSULE_FILE% firmware.bin\r
- copy template.metainfo.xml firmware.metainfo.xml\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_GUID', '%FMP_CAPSULE_GUID%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_BASE_NAME', '%FMP_CAPSULE_BASE_NAME%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_VERSION_DECIMAL', '%FMP_CAPSULE_VERSION_DECIMAL%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_STRING', '%FMP_CAPSULE_STRING%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_DATE', '%date%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- makecab /f Lvfs.ddf\r
- copy firmware.cab %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%FMP_CAPSULE_BASE_NAME%-%FMP_CAPSULE_STRING%.cab\r
-\r
- erase firmware.cab\r
- erase setup.inf\r
- erase setup.rpt\r
-\r
- erase firmware.metainfo.xml\r
- erase firmware.bin\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-if exist "NewCert.pem" (\r
- REM\r
- REM Sign capsule using OpenSSL with a new certificate\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=NewCert.pem ^\r
- --other-public-cert=NewSub.pub.pem ^\r
- --trusted-public-cert=NewRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\r
-\r
- copy %FMP_CAPSULE_FILE% firmware.bin\r
- copy template.metainfo.xml firmware.metainfo.xml\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_GUID', '%FMP_CAPSULE_GUID%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_BASE_NAME', '%FMP_CAPSULE_BASE_NAME%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_VERSION_DECIMAL', '%FMP_CAPSULE_VERSION_DECIMAL%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_STRING', '%FMP_CAPSULE_STRING%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_DATE', '%date%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- makecab /f Lvfs.ddf\r
- copy firmware.cab %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%FMP_CAPSULE_BASE_NAME%-%FMP_CAPSULE_STRING%.cab\r
-\r
- erase firmware.cab\r
- erase setup.inf\r
- erase setup.rpt\r
-\r
- erase firmware.metainfo.xml\r
- erase firmware.bin\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-REM\r
-REM Sign capsule using OpenSSL with EDK II Test Certificate\r
-REM\r
-call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestCert.pem ^\r
- --other-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestSub.pub.pem ^\r
- --trusted-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
-copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\r
-\r
-copy %FMP_CAPSULE_FILE% firmware.bin\r
-copy template.metainfo.xml firmware.metainfo.xml\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_GUID', '%FMP_CAPSULE_GUID%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_BASE_NAME', '%FMP_CAPSULE_BASE_NAME%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_VERSION_DECIMAL', '%FMP_CAPSULE_VERSION_DECIMAL%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_STRING', '%FMP_CAPSULE_STRING%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_DATE', '%date%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-makecab /f Lvfs.ddf\r
-copy firmware.cab %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%FMP_CAPSULE_BASE_NAME%-%FMP_CAPSULE_STRING%.cab\r
-\r
-erase firmware.cab\r
-erase setup.inf\r
-erase setup.rpt\r
-\r
-erase firmware.metainfo.xml\r
-erase firmware.bin\r
-erase %FMP_CAPSULE_FILE%\r
+++ /dev/null
-@REM @file\r
-@REM Windows batch file to generate UEFI capsules for system firmware\r
-@REM\r
-@REM Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-@REM\r
-@REM SPDX-License-Identifier: BSD-2-Clause-Patent\r
-@REM\r
-\r
-@echo off\r
-setlocal\r
-\r
-set FMP_CAPSULE_VENDOR=Intel\r
-set FMP_CAPSULE_GUID=4096267b-da0a-42eb-b5eb-fef31d207cb4\r
-set FMP_CAPSULE_BASE_NAME=MinnowMaxRelease\r
-set FMP_CAPSULE_FILE=%FMP_CAPSULE_BASE_NAME%.cap\r
-set FMP_CAPSULE_VERSION=0x0000000C\r
-set FMP_CAPSULE_VERSION_DECIMAL=12\r
-set FMP_CAPSULE_STRING=0.0.0.12\r
-set FMP_CAPSULE_NAME="Intel %FMP_CAPSULE_BASE_NAME% RELEASE UEFI %FMP_CAPSULE_STRING%"\r
-set FMP_CAPSULE_LSV=0x00000000\r
-set FMP_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-set FMP_CAPSULE_PAYLOAD=%WORKSPACE%\Build\Vlv2TbltDevicePkg\RELEASE_VS2015x86\FV\Vlv.ROM\r
-set WINDOWS_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-\r
-if not exist "%FMP_CAPSULE_PAYLOAD%" exit /b\r
-\r
-if exist "%FMP_CAPSULE_KEY%" (\r
- REM\r
- REM Sign capsule using signtool\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signing-tool-path="c:\Program Files (x86)\Windows Kits\8.1\bin\x86" ^\r
- --pfx-file %FMP_CAPSULE_KEY% ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\r
-\r
- copy %FMP_CAPSULE_FILE% firmware.bin\r
- copy template.metainfo.xml firmware.metainfo.xml\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_GUID', '%FMP_CAPSULE_GUID%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_BASE_NAME', '%FMP_CAPSULE_BASE_NAME%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_VERSION_DECIMAL', '%FMP_CAPSULE_VERSION_DECIMAL%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_STRING', '%FMP_CAPSULE_STRING%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_DATE', '%date%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- makecab /f Lvfs.ddf\r
- copy firmware.cab %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%FMP_CAPSULE_BASE_NAME%-%FMP_CAPSULE_STRING%.cab\r
-\r
- erase firmware.cab\r
- erase setup.inf\r
- erase setup.rpt\r
-\r
- erase firmware.metainfo.xml\r
- erase firmware.bin\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-if exist "NewCert.pem" (\r
- REM\r
- REM Sign capsule using OpenSSL with a new certificate\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=NewCert.pem ^\r
- --other-public-cert=NewSub.pub.pem ^\r
- --trusted-public-cert=NewRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\r
-\r
- copy %FMP_CAPSULE_FILE% firmware.bin\r
- copy template.metainfo.xml firmware.metainfo.xml\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_GUID', '%FMP_CAPSULE_GUID%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_BASE_NAME', '%FMP_CAPSULE_BASE_NAME%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_VERSION_DECIMAL', '%FMP_CAPSULE_VERSION_DECIMAL%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_STRING', '%FMP_CAPSULE_STRING%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_DATE', '%date%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- makecab /f Lvfs.ddf\r
- copy firmware.cab %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%FMP_CAPSULE_BASE_NAME%-%FMP_CAPSULE_STRING%.cab\r
-\r
- erase firmware.cab\r
- erase setup.inf\r
- erase setup.rpt\r
-\r
- erase firmware.metainfo.xml\r
- erase firmware.bin\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-REM\r
-REM Sign capsule using OpenSSL with EDK II Test Certificate\r
-REM\r
-call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestCert.pem ^\r
- --other-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestSub.pub.pem ^\r
- --trusted-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
-copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\r
-\r
-copy %FMP_CAPSULE_FILE% firmware.bin\r
-copy template.metainfo.xml firmware.metainfo.xml\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_GUID', '%FMP_CAPSULE_GUID%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_BASE_NAME', '%FMP_CAPSULE_BASE_NAME%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_VERSION_DECIMAL', '%FMP_CAPSULE_VERSION_DECIMAL%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_STRING', '%FMP_CAPSULE_STRING%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_DATE', '%date%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-makecab /f Lvfs.ddf\r
-copy firmware.cab %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%FMP_CAPSULE_BASE_NAME%-%FMP_CAPSULE_STRING%.cab\r
-\r
-erase firmware.cab\r
-erase setup.inf\r
-erase setup.rpt\r
-\r
-erase firmware.metainfo.xml\r
-erase firmware.bin\r
-erase %FMP_CAPSULE_FILE%\r
+++ /dev/null
-@REM @file\r
-@REM Windows batch file to generate UEFI capsules for a sample device\r
-@REM\r
-@REM Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-@REM\r
-@REM SPDX-License-Identifier: BSD-2-Clause-Patent\r
-@REM\r
-\r
-@echo off\r
-setlocal\r
-\r
-set COLOR=%1\r
-\r
-set FMP_CAPSULE_VENDOR=Intel\r
-set FMP_CAPSULE_GUID=%2\r
-set FMP_CAPSULE_BASE_NAME=%COLOR%\r
-set FMP_CAPSULE_FILE=%FMP_CAPSULE_BASE_NAME%.cap\r
-set FMP_CAPSULE_VERSION=0x00000010\r
-set FMP_CAPSULE_VERSION_DECIMAL=16\r
-set FMP_CAPSULE_STRING=0.0.0.16\r
-set FMP_CAPSULE_NAME="%FMP_CAPSULE_BASE_NAME% Progress Bar %FMP_CAPSULE_STRING%"\r
-set FMP_CAPSULE_LSV=0x00000000\r
-set FMP_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-set FMP_CAPSULE_PAYLOAD=Payload.bin\r
-set WINDOWS_CAPSULE_KEY=SAMPLE_DEVELOPMENT.pfx\r
-\r
-echo "%COLOR% Progress Bar" > %FMP_CAPSULE_PAYLOAD%\r
-\r
-if not exist "%FMP_CAPSULE_PAYLOAD%" exit\r
-\r
-if exist "%FMP_CAPSULE_KEY%" (\r
- REM\r
- REM Sign capsule using signtool\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signing-tool-path="c:\Program Files (x86)\Windows Kits\8.1\bin\x86" ^\r
- --pfx-file %FMP_CAPSULE_KEY% ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\SampleDevelopment\r
-\r
- copy %FMP_CAPSULE_FILE% firmware.bin\r
- copy template.metainfo.xml firmware.metainfo.xml\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_GUID', '%FMP_CAPSULE_GUID%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_BASE_NAME', '%FMP_CAPSULE_BASE_NAME%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_VERSION_DECIMAL', '%FMP_CAPSULE_VERSION_DECIMAL%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_STRING', '%FMP_CAPSULE_STRING%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_DATE', '%date%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- makecab /f Lvfs.ddf\r
- copy firmware.cab %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%FMP_CAPSULE_BASE_NAME%-%FMP_CAPSULE_STRING%.cab\r
-\r
- erase firmware.cab\r
- erase setup.inf\r
- erase setup.rpt\r
-\r
- erase firmware.metainfo.xml\r
- erase firmware.bin\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-if exist "NewCert.pem" (\r
- REM\r
- REM Sign capsule using OpenSSL with a new certificate\r
- REM\r
- call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=NewCert.pem ^\r
- --other-public-cert=NewSub.pub.pem ^\r
- --trusted-public-cert=NewRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
- copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\NewCert\r
-\r
- copy %FMP_CAPSULE_FILE% firmware.bin\r
- copy template.metainfo.xml firmware.metainfo.xml\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_GUID', '%FMP_CAPSULE_GUID%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_BASE_NAME', '%FMP_CAPSULE_BASE_NAME%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_VERSION_DECIMAL', '%FMP_CAPSULE_VERSION_DECIMAL%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_STRING', '%FMP_CAPSULE_STRING%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_DATE', '%date%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
- makecab /f Lvfs.ddf\r
- copy firmware.cab %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%FMP_CAPSULE_BASE_NAME%-%FMP_CAPSULE_STRING%.cab\r
-\r
- erase firmware.cab\r
- erase setup.inf\r
- erase setup.rpt\r
-\r
- erase firmware.metainfo.xml\r
- erase firmware.bin\r
- erase %FMP_CAPSULE_FILE%\r
-)\r
-\r
-REM\r
-REM Sign capsule using OpenSSL with EDK II Test Certificate\r
-REM\r
-call GenerateCapsule ^\r
- --encode ^\r
- -v ^\r
- --guid %FMP_CAPSULE_GUID% ^\r
- --fw-version %FMP_CAPSULE_VERSION% ^\r
- --lsv %FMP_CAPSULE_LSV% ^\r
- --capflag PersistAcrossReset ^\r
- --capflag InitiateReset ^\r
- --signer-private-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestCert.pem ^\r
- --other-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestSub.pub.pem ^\r
- --trusted-public-cert=%WORKSPACE%\edk2\BaseTools\Source\Python\Pkcs7Sign\TestRoot.pub.pem ^\r
- -o %FMP_CAPSULE_FILE% ^\r
- %FMP_CAPSULE_PAYLOAD%\r
-\r
-copy %FMP_CAPSULE_FILE% %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\r
-\r
-copy %FMP_CAPSULE_FILE% firmware.bin\r
-copy template.metainfo.xml firmware.metainfo.xml\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_GUID', '%FMP_CAPSULE_GUID%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_BASE_NAME', '%FMP_CAPSULE_BASE_NAME%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_VERSION_DECIMAL', '%FMP_CAPSULE_VERSION_DECIMAL%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_STRING', '%FMP_CAPSULE_STRING%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-powershell -Command "(gc firmware.metainfo.xml) -replace 'FMP_CAPSULE_DATE', '%date%' | Out-File firmware.metainfo.xml -encoding ASCII"\r
-makecab /f Lvfs.ddf\r
-copy firmware.cab %WORKSPACE%\Build\Vlv2TbltDevicePkg\Capsules\TestCert\%FMP_CAPSULE_BASE_NAME%-%FMP_CAPSULE_STRING%.cab\r
-\r
-erase firmware.cab\r
-erase setup.inf\r
-erase setup.rpt\r
-\r
-erase firmware.metainfo.xml\r
-erase firmware.bin\r
-erase %FMP_CAPSULE_FILE%\r
-\r
-erase %FMP_CAPSULE_PAYLOAD%\r
+++ /dev/null
-<?xml version="1.0" encoding="UTF-8"?>\r
-<component type="firmware">\r
- <id>com.intel.FMP_CAPSULE_BASE_NAME.firmware</id>\r
- <name>FMP_CAPSULE_BASE_NAME</name>\r
- <summary>System firmware for the FMP_CAPSULE_BASE_NAME</summary>\r
- <description>\r
- Description of System firmware for the FMP_CAPSULE_BASE_NAME\r
- </description>\r
- <provides>\r
- <firmware type="flashed">FMP_CAPSULE_GUID</firmware>\r
- </provides>\r
- <url type="homepage">http://www.tianocore.org</url>\r
- <metadata_license>CC0-1.0</metadata_license>\r
- <project_license>BSD</project_license>\r
- <developer_name>Tianocore</developer_name>\r
- <releases>\r
- <release version="FMP_CAPSULE_VERSION_DECIMAL" date="FMP_CAPSULE_DATE">\r
- <description>\r
- Build FMP_CAPSULE_STRING\r
- </description>\r
- </release>\r
- </releases>\r
- <!-- most OEMs do not need to do this... -->\r
- <custom>\r
- <value key="LVFS::InhibitDownload"/>\r
- </custom>\r
-</component>\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2016, Microsoft Corporation. All rights reserved.\r
-Copyright (c) 2019, Intel Corporation. All rights reserved.\r
-\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/FmpDeviceLib.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-\r
-#include <Library/PlatformFlashAccessLib.h>\r
-\r
-//#include <Protocol/FirmwareManagement.h>\r
-\r
-//#include <Guid/SystemResourceTable.h>\r
-\r
-typedef struct {\r
- PLATFORM_FIRMWARE_TYPE FirmwareType;\r
- FLASH_ADDRESS_TYPE AddressType;\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- UINTN Length;\r
- UINTN ImageOffset;\r
-} UPDATE_CONFIG_DATA;\r
-\r
-UPDATE_CONFIG_DATA mUpdateConfigData[] = {\r
- { PlatformFirmwareTypeSystemFirmware, FlashAddressTypeRelativeAddress, 0x00000000, 0x00040000, 0x00000000 },\r
- { PlatformFirmwareTypeSystemFirmware, FlashAddressTypeRelativeAddress, 0x000C0000, 0x00050000, 0x000C0000 },\r
- { PlatformFirmwareTypeSystemFirmware, FlashAddressTypeRelativeAddress, 0x00110000, 0x00210000, 0x00110000 },\r
- { PlatformFirmwareTypeSystemFirmware, FlashAddressTypeRelativeAddress, 0x00320000, 0x00070000, 0x00320000 },\r
- { PlatformFirmwareTypeSystemFirmware, FlashAddressTypeRelativeAddress, 0x00390000, 0x00070000, 0x00390000 }\r
-};\r
-\r
-/**\r
- Used to pass the FMP install function to this lib. This allows the library to\r
- have control of the handle that the FMP instance is installed on. This allows\r
- the library to use DriverBinding protocol model to locate its device(s) in the\r
- system.\r
-\r
- @param[in] Func Function pointer to FMP install function.\r
-\r
- @retval EFI_SUCCESS Library has saved function pointer and will call\r
- function pointer on each DriverBinding Start.\r
- @retval EFI_UNSUPPORTED Library doesn't use driver binding and only supports\r
- a single instance.\r
- @retval other error Error occurred. Don't install FMP\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-RegisterFmpInstaller (\r
- IN FMP_DEVICE_LIB_REGISTER_FMP_INSTALLER Func\r
- )\r
-{\r
- //\r
- // This is a system firmware update that does not use Driver Binding Protocol\r
- //\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-/**\r
- Returns the size, in bytes, of the firmware image currently stored in the\r
- firmware device. This function is used to by the GetImage() and\r
- GetImageInfo() services of the Firmware Management Protocol. If the image\r
- size can not be determined from the firmware device, then 0 must be returned.\r
-\r
- @param[out] Size Pointer to the size, in bytes, of the firmware image\r
- currently stored in the firmware device.\r
-\r
- @retval EFI_SUCCESS The size of the firmware image currently\r
- stored in the firmware device was returned.\r
- @retval EFI_INVALID_PARAMETER Size is NULL.\r
- @retval EFI_UNSUPPORTED The firmware device does not support reporting\r
- the size of the currently stored firmware image.\r
- @retval EFI_DEVICE_ERROR An error occured attempting to determine the\r
- size of the firmware image currently stored in\r
- in the firmware device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetSize (\r
- IN UINTN *Size\r
- )\r
-{\r
- if (Size == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- *Size = PcdGet32 (PcdBiosRomBase);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Used to return a library supplied guid that will be the ImageTypeId guid of\r
- the FMP descriptor. This is optional but can be used if at runtime the guid\r
- needs to be determined.\r
-\r
- @param[out] Guid Double Guid Ptr that will be updated to point to guid.\r
- This should be from static memory and will not be freed.\r
-\r
- @return EFI_UNSUPPORTED Library instance doesn't need dynamic guid.\r
- @return Error Any error will cause the wrapper to use the GUID\r
- defined by PCD.\r
- @return EFI_SUCCESS Guid ptr should be updated to point to static memeory\r
- which contains a valid guid.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetImageTypeIdGuidPtr (\r
- OUT EFI_GUID **Guid\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- Returns values used to fill in the AttributesSupported and AttributesSettings\r
- fields of the EFI_FIRMWARE_IMAGE_DESCRIPTOR structure that is returned by the\r
- GetImageInfo() service of the Firmware Management Protocol. The following\r
- bit values from the Firmware Management Protocol may be combined:\r
- IMAGE_ATTRIBUTE_IMAGE_UPDATABLE\r
- IMAGE_ATTRIBUTE_RESET_REQUIRED\r
- IMAGE_ATTRIBUTE_AUTHENTICATION_REQUIRED\r
- IMAGE_ATTRIBUTE_IN_USE\r
- IMAGE_ATTRIBUTE_UEFI_IMAGE\r
-\r
- @param[out] Supported Attributes supported by this firmware device.\r
- @param[out] Setting Attributes settings for this firmware device.\r
-\r
- @retval EFI_SUCCESS The attributes supported by the firmware\r
- device were returned.\r
- @retval EFI_INVALID_PARAMETER Supported is NULL.\r
- @retval EFI_INVALID_PARAMETER Setting is NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetAttributes (\r
- IN OUT UINT64 *Supported,\r
- IN OUT UINT64 *Setting\r
- )\r
-{\r
- if (Supported == NULL || Setting == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- *Supported = (IMAGE_ATTRIBUTE_IMAGE_UPDATABLE |\r
- IMAGE_ATTRIBUTE_RESET_REQUIRED |\r
- IMAGE_ATTRIBUTE_AUTHENTICATION_REQUIRED |\r
- IMAGE_ATTRIBUTE_IN_USE\r
- );\r
- *Setting = (IMAGE_ATTRIBUTE_IMAGE_UPDATABLE |\r
- IMAGE_ATTRIBUTE_RESET_REQUIRED |\r
- IMAGE_ATTRIBUTE_AUTHENTICATION_REQUIRED |\r
- IMAGE_ATTRIBUTE_IN_USE\r
- );\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Gets the current Lowest Supported Version.\r
-\r
- This is a protection mechanism so that a previous version with known issue is\r
- not applied. ONLY implement this if your running firmware has a method to\r
- return this at runtime. If EFI_UNSUPPORTED is returned, then the Lowest\r
- Supported Version is stored in a UEFI Variable.\r
-\r
- @param[out] Version On return this value represents the current Lowest\r
- Supported Version (in same format as GetVersion).\r
-\r
- @retval EFI_SUCCESS The Lowest Supported Version was correctly retrieved\r
- @retval EFI_UNSUPPORTED Device firmware doesn't support reporting LSV\r
- @retval EFI_DEVICE_ERROR Error occurred when trying to get the LSV\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetLowestSupportedVersion (\r
- IN OUT UINT32 *LowestSupportedVersion\r
- )\r
-{\r
- //\r
- // Retrieve the lowest support version from a PCD\r
- // NOTE: This method of using a PCD can only be used for the system firmware\r
- // FMP instance that is updated every time the system firmware is\r
- // updated. If system firmware updates support partial updates that\r
- // would not include the system firmware FMP instance, then a PCD can\r
- // not be used and the value must come from the currently running system\r
- // firmware image.\r
- //\r
- *LowestSupportedVersion = PcdGet32 (PcdSystemFirmwareFmpLowestSupportedVersion);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Returns the Null-terminated Unicode string that is used to fill in the\r
- VersionName field of the EFI_FIRMWARE_IMAGE_DESCRIPTOR structure that is\r
- returned by the GetImageInfo() service of the Firmware Management Protocol.\r
- The returned string must be allocated using EFI_BOOT_SERVICES.AllocatePool().\r
-\r
- @note It is recommended that all firmware devices support a method to report\r
- the VersionName string from the currently stored firmware image.\r
-\r
- @param[out] VersionString The version string retrieved from the currently\r
- stored firmware image.\r
-\r
- @retval EFI_SUCCESS The version string of currently stored\r
- firmware image was returned in Version.\r
- @retval EFI_INVALID_PARAMETER VersionString is NULL.\r
- @retval EFI_UNSUPPORTED The firmware device does not support a method\r
- to report the version string of the currently\r
- stored firmware image.\r
- @retval EFI_DEVICE_ERROR An error occurred attempting to retrieve the\r
- version string of the currently stored\r
- firmware image.\r
- @retval EFI_OUT_OF_RESOURCES There are not enough resources to allocate the\r
- buffer for the version string of the currently\r
- stored firmware image.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetVersionString (\r
- OUT CHAR16 **VersionString\r
- )\r
-{\r
- if (VersionString == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Retrieve the version string from a PCD\r
- // NOTE: This method of using a PCD can only be used for the system firmware\r
- // FMP instance that is updated every time the system firmware is\r
- // updated. If system firmware updates support partial updates that\r
- // would not include the system firmware FMP instance, then a PCD can\r
- // not be used and the value must come from the currently running system\r
- // firmware image.\r
- //\r
- *VersionString = (CHAR16 *)AllocateCopyPool (\r
- PcdGetSize (PcdSystemFirmwareFmpVersionString),\r
- PcdGetPtr (PcdSystemFirmwareFmpVersionString)\r
- );\r
- if (*VersionString == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Gets the current running version.\r
-\r
- ONLY implement this if your running firmware has a method to return this at\r
- runtime.\r
-\r
- @param[out] Version On return this value represents the current running\r
- version.\r
-\r
- @retval EFI_SUCCESS The version was correctly retrieved.\r
- @retval EFI_UNSUPPORTED Device firmware doesn't support reporting current\r
- version.\r
- @retval EFI_DEVICE_ERROR Error occurred when trying to get the version.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetVersion (\r
- IN OUT UINT32 *Version\r
- )\r
-{\r
- //\r
- // Retrieve the version string from a PCD\r
- // NOTE: This method of using a PCD can only be used for the system firmware\r
- // FMP instance that is updated every time the system firmware is\r
- // updated. If system firmware updates support partial updates that\r
- // would not include the system firmware FMP instance, then a PCD can\r
- // not be used and the value must come from the currently running system\r
- // firmware image.\r
- //\r
- *Version = PcdGet32 (PcdSystemFirmwareFmpVersion);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Retrieves a copy of the current firmware image of the device.\r
-\r
- This function allows a copy of the current firmware image to be created and\r
- saved. The saved copy could later been used, for example, in firmware image\r
- recovery or rollback.\r
-\r
- @param[out] Image Points to the buffer where the current image is copied\r
- to.\r
- @param[out] ImageSize On entry, points to the size of the buffer pointed to\r
- by Image, in bytes. On return, points to the length of\r
- the image, in bytes.\r
-\r
- @retval EFI_SUCCESS The image was successfully read from the device.\r
- @retval EFI_BUFFER_TOO_SMALL The buffer specified by ImageSize is too small\r
- to hold the image. The current buffer size\r
- needed to hold the image is returned in\r
- ImageSize.\r
- @retval EFI_INVALID_PARAMETER The Image was NULL.\r
- @retval EFI_NOT_FOUND The current image is not copied to the buffer.\r
- @retval EFI_UNSUPPORTED The operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetImage (\r
- IN OUT VOID *Image,\r
- IN OUT UINTN *ImageSize\r
- )\r
-{\r
- //\r
- // Check for invalid p;arameters\r
- //\r
- if (Image == NULL || ImageSize == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Make sure the buffer is big enough to hold the device image\r
- //\r
- if (*ImageSize < PcdGet32 (PcdBiosRomSize)) {\r
- *ImageSize = PcdGet32 (PcdBiosRomSize);\r
- return EFI_BUFFER_TOO_SMALL;\r
- }\r
-\r
- //\r
- // Copy the device image to the buffer\r
- //\r
- *ImageSize = PcdGet32 (PcdBiosRomSize);\r
- CopyMem (\r
- Image,\r
- (VOID *)(UINTN)PcdGet32 (PcdBiosRomBase),\r
- *ImageSize\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Updates the firmware image of the device.\r
-\r
- This function updates the hardware with the new firmware image. This function\r
- returns EFI_UNSUPPORTED if the firmware image is not updatable. If the\r
- firmware image is updatable, the function should perform the following minimal\r
- validations before proceeding to do the firmware image update.\r
- - Validate the image is a supported image for this device. The function\r
- returns EFI_ABORTED if the image is unsupported. The function can\r
- optionally provide more detailed information on why the image is not a\r
- supported image.\r
- - Validate the data from VendorCode if not null. Image validation must be\r
- performed before VendorCode data validation. VendorCode data is ignored\r
- or considered invalid if image validation failed. The function returns\r
- EFI_ABORTED if the data is invalid.\r
-\r
- VendorCode enables vendor to implement vendor-specific firmware image update\r
- policy. Null if the caller did not specify the policy or use the default\r
- policy. As an example, vendor can implement a policy to allow an option to\r
- force a firmware image update when the abort reason is due to the new firmware\r
- image version is older than the current firmware image version or bad image\r
- checksum. Sensitive operations such as those wiping the entire firmware image\r
- and render the device to be non-functional should be encoded in the image\r
- itself rather than passed with the VendorCode. AbortReason enables vendor to\r
- have the option to provide a more detailed description of the abort reason to\r
- the caller.\r
-\r
- @param[in] Image Points to the new image.\r
- @param[in] ImageSize Size of the new image in bytes.\r
- @param[in] VendorCode This enables vendor to implement vendor-specific\r
- firmware image update policy. Null indicates the\r
- caller did not specify the policy or use the\r
- default policy.\r
- @param[in] Progress A function used by the driver to report the\r
- progress of the firmware update.\r
- @param[in] CapsuleFwVersion FMP Payload Header version of the image.\r
- @param[out] AbortReason A pointer to a pointer to a null-terminated\r
- string providing more details for the aborted\r
- operation. The buffer is allocated by this\r
- function with AllocatePool(), and it is the\r
- caller's responsibility to free it with a call\r
- to FreePool().\r
-\r
- @retval EFI_SUCCESS The device was successfully updated with the\r
- new image.\r
- @retval EFI_ABORTED The operation is aborted.\r
- @retval EFI_INVALID_PARAMETER The Image was NULL.\r
- @retval EFI_UNSUPPORTED The operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceSetImage (\r
- IN CONST VOID *Image,\r
- IN UINTN ImageSize,\r
- IN CONST VOID *VendorCode,\r
- IN EFI_FIRMWARE_MANAGEMENT_UPDATE_IMAGE_PROGRESS Progress,\r
- IN UINT32 CapsuleFwVersion,\r
- OUT CHAR16 **AbortReason\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 Updateable;\r
- UINTN Percentage;\r
- UINTN Index;\r
- UPDATE_CONFIG_DATA *ConfigData;\r
- UINTN TotalSize;\r
- UINTN BytesWritten;\r
-\r
- Updateable = 0;\r
- Status = FmpDeviceCheckImage (Image, ImageSize, &Updateable);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((DEBUG_ERROR, "FmpDeviceSetImage - Check Image failed with %r.\n", Status));\r
- return Status;\r
- }\r
-\r
- if (Updateable != IMAGE_UPDATABLE_VALID) {\r
- DEBUG((DEBUG_ERROR, "FmpDeviceSetImage - Check Image returned that the Image was not valid for update. Updatable value = 0x%X.\n", Updateable));\r
- return EFI_ABORTED;\r
- }\r
-\r
- if (Progress == NULL) {\r
- DEBUG((DEBUG_ERROR, "FmpDeviceSetImage - Invalid progress callback\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = Progress (15);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((DEBUG_ERROR, "FmpDeviceSetImage - Progress Callback failed with Status %r.\n", Status));\r
- }\r
-\r
- //\r
- // Write the image to the firmware device\r
- //\r
- Progress (20);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((DEBUG_ERROR, "FmpDeviceSetImage - Progress Callback failed with Status %r.\n", Status));\r
- }\r
-\r
- //\r
- // Simulate update with delays between progress updates\r
- //\r
- for (Percentage = 20; Percentage <= 100; Percentage++) {\r
- //\r
- // Wait 0.05 seconds\r
- //\r
-// gBS->Stall (50000);\r
-\r
-// Progress (Percentage);\r
-// if (EFI_ERROR (Status)) {\r
-// DEBUG((DEBUG_ERROR, "FmpDeviceSetImage - Progress Callback failed with Status %r.\n", Status));\r
-// }\r
- }\r
-\r
- DEBUG ((DEBUG_INFO, "FmpDeviceSetImage - %d Images ...\n", ARRAY_SIZE (mUpdateConfigData)));\r
-\r
- if (ARRAY_SIZE (mUpdateConfigData) == 0) {\r
- DEBUG((DEBUG_INFO, "PlatformUpdate: BaseAddress - 0x%lx ImageOffset - 0x%x Length - 0x%x\n", 0, 0, ImageSize));\r
- Status = PerformFlashWriteWithProgress (\r
- PlatformFirmwareTypeSystemFirmware, // FirmwareType\r
- 0x00000000, // FlashAddress\r
- FlashAddressTypeRelativeAddress, // FlashAddressType\r
- (VOID *)(UINTN)Image, // Buffer\r
- ImageSize, // BufferLength\r
- Progress, // Progress\r
- 20, // StartPercentage\r
- 100 // EndPercentage\r
- );\r
- }\r
-\r
-\r
- //\r
- // Compute total size of update\r
- //\r
- for (Index = 0, TotalSize = 0; Index < ARRAY_SIZE (mUpdateConfigData); Index++) {\r
- TotalSize += mUpdateConfigData[Index].Length;\r
- }\r
-\r
- BytesWritten = 0;\r
- for (Index = 0, ConfigData = mUpdateConfigData; Index < ARRAY_SIZE (mUpdateConfigData); Index++, ConfigData++) {\r
- DEBUG((DEBUG_INFO, "PlatformUpdate(%d): BaseAddress - 0x%lx ImageOffset - 0x%x Length - 0x%x\n",\r
- Index,\r
- ConfigData->BaseAddress,\r
- ConfigData->ImageOffset,\r
- ConfigData->Length\r
- ));\r
- Status = PerformFlashWriteWithProgress (\r
- ConfigData->FirmwareType, // FirmwareType\r
- ConfigData->BaseAddress, // FlashAddress\r
- ConfigData->AddressType, // FlashAddressType\r
- (VOID *)((UINTN)Image + (UINTN)ConfigData->ImageOffset), // Buffer\r
- ConfigData->Length, // BufferLength\r
- Progress, // Progress\r
- 20 + (BytesWritten * 80) / TotalSize, // StartPercentage\r
- 20 + ((BytesWritten + ConfigData->Length) * 80) / TotalSize // EndPercentage\r
- );\r
- if (EFI_ERROR(Status)) {\r
- break;\r
- }\r
- BytesWritten += ConfigData->Length;\r
- }\r
-\r
- DEBUG ((DEBUG_INFO, "FmpDeviceSetImage - %r\n", Status));\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-Checks if the firmware image is valid for the device.\r
-\r
-This function allows firmware update application to validate the firmware image without\r
-invoking the SetImage() first.\r
-\r
-@param[in] Image Points to the new image.\r
-@param[in] ImageSize Size of the new image in bytes.\r
-@param[out] ImageUpdatable Indicates if the new image is valid for update. It also provides,\r
-if available, additional information if the image is invalid.\r
-\r
-@retval EFI_SUCCESS The image was successfully checked.\r
-@retval EFI_INVALID_PARAMETER The Image was NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceCheckImage (\r
- IN CONST VOID *Image,\r
- IN UINTN ImageSize,\r
- OUT UINT32 *ImageUpdateable\r
- )\r
-{\r
- if (ImageUpdateable == NULL) {\r
- DEBUG((DEBUG_ERROR, "CheckImage - ImageUpdateable Pointer Parameter is NULL.\n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- //Set to valid and then if any tests fail it will update this flag.\r
- //\r
- *ImageUpdateable = IMAGE_UPDATABLE_VALID;\r
-\r
- if (Image == NULL) {\r
- DEBUG((DEBUG_ERROR, "CheckImage - Image Pointer Parameter is NULL.\n"));\r
- //\r
- // Not sure if this is needed\r
- //\r
- *ImageUpdateable = IMAGE_UPDATABLE_INVALID;\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Make sure the image size is correct\r
- //\r
- if (ImageSize != PcdGet32 (PcdBiosRomSize)) {\r
- *ImageUpdateable = IMAGE_UPDATABLE_INVALID;\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Device firmware should trigger lock mechanism so that device fw can not be\r
- updated or tampered with. This lock mechanism is generally only cleared by a\r
- full system reset (not just sleep state/low power mode)\r
-\r
- @retval EFI_SUCCESS The device was successfully locked.\r
- @retval EFI_UNSUPPORTED The hardware device/firmware doesn't support locking\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceLock (\r
- VOID\r
- )\r
-{\r
- DEBUG ((DEBUG_INFO, "VLV2: FmpDeviceLock() for system FLASH\n"));\r
- // TODO: Add lock logic\r
- return EFI_UNSUPPORTED;\r
-}\r
+++ /dev/null
-##\r
-# Copyright (c) 2016, Microsoft Corporation\r
-\r
-# All rights reserved.\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = Vlv2FmpDeviceLib\r
- FILE_GUID = 83723F51-39B5-4D99-A974-90132AB55F83\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = FmpDeviceLib|DXE_DRIVER\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- FmpDeviceLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- FmpDevicePkg/FmpDevicePkg.dec\r
- SignedCapsulePkg/SignedCapsulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- BaseLib\r
- BaseMemoryLib\r
- MemoryAllocationLib\r
- UefiBootServicesTableLib\r
- PlatformFlashAccessLib\r
-\r
-[Pcd]\r
- gPlatformModuleTokenSpaceGuid.PcdBiosRomBase\r
- gPlatformModuleTokenSpaceGuid.PcdBiosRomSize\r
- gPlatformModuleTokenSpaceGuid.PcdSystemFirmwareFmpLowestSupportedVersion\r
- gPlatformModuleTokenSpaceGuid.PcdSystemFirmwareFmpVersion\r
- gPlatformModuleTokenSpaceGuid.PcdSystemFirmwareFmpVersionString\r
-\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2016, Microsoft Corporation\r
-\r
-All rights reserved.\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include <PiDxe.h>\r
-#include <Library/DebugLib.h>\r
-#include <Protocol/FirmwareManagement.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/FmpDeviceLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-\r
-/**\r
- Used to pass the FMP install function to this lib.\r
- This allows the library to have control of the handle\r
- that the FMP instance is installed on. This allows the library\r
- to use DriverBinding protocol model to locate its device(s) in the\r
- system.\r
-\r
- @param[in] Function pointer to FMP install function.\r
-\r
- @retval EFI_SUCCESS Library has saved function pointer and will call function pointer on each DriverBinding Start.\r
- @retval EFI_UNSUPPORTED Library doesn't use driver binding and only supports a single instance.\r
- @retval other error Error occurred. Don't install FMP\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-RegisterFmpInstaller(\r
-IN FMP_DEVICE_LIB_REGISTER_FMP_INSTALLER Func\r
-)\r
-{\r
- // Because this is a sample lib with very simple fake device we don't use\r
- // the driverbinding protocol to locate our device.\r
- //\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-/**\r
-Used to get the size of the image in bytes.\r
-NOTE - Do not return zero as that will identify the device as\r
-not updatable.\r
-\r
-@retval UINTN that represents the size of the firmware.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetSize (\r
- IN UINTN *Size\r
- )\r
-{\r
- if (Size == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- *Size = 0x1000;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-Used to return a library supplied guid that will be the ImageTypeId guid of the FMP descriptor.\r
-This is optional but can be used if at runtime the guid needs to be determined.\r
-\r
-@param Guid: Double Guid Ptr that will be updated to point to guid. This should be from static memory\r
-and will not be freed.\r
-@return EFI_UNSUPPORTED: if you library instance doesn't need dynamic guid return this.\r
-@return Error: Any error will cause the wrapper to use the GUID defined by PCD\r
-@return EFI_SUCCESS: Guid ptr should be updated to point to static memeory which contains a valid guid\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetImageTypeIdGuidPtr(\r
- OUT EFI_GUID** Guid)\r
-{\r
- //this instance doesn't need dynamic guid detection.\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- Returns values used to fill in the AttributesSupported and AttributesSettings\r
- fields of the EFI_FIRMWARE_IMAGE_DESCRIPTOR structure that is returned by the\r
- GetImageInfo() service of the Firmware Management Protocol. The following\r
- bit values from the Firmware Management Protocol may be combined:\r
- IMAGE_ATTRIBUTE_IMAGE_UPDATABLE\r
- IMAGE_ATTRIBUTE_RESET_REQUIRED\r
- IMAGE_ATTRIBUTE_AUTHENTICATION_REQUIRED\r
- IMAGE_ATTRIBUTE_IN_USE\r
- IMAGE_ATTRIBUTE_UEFI_IMAGE\r
-\r
- @param[out] Supported Attributes supported by this firmware device.\r
- @param[out] Setting Attributes settings for this firmware device.\r
-\r
- @retval EFI_SUCCESS The attributes supported by the firmware\r
- device were returned.\r
- @retval EFI_INVALID_PARAMETER Supported is NULL.\r
- @retval EFI_INVALID_PARAMETER Setting is NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetAttributes (\r
- IN OUT UINT64 *Supported,\r
- IN OUT UINT64 *Setting\r
- )\r
-{\r
- if (Supported == NULL || Setting == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- *Supported = (IMAGE_ATTRIBUTE_IMAGE_UPDATABLE | IMAGE_ATTRIBUTE_IN_USE);\r
- *Setting = (IMAGE_ATTRIBUTE_IMAGE_UPDATABLE | IMAGE_ATTRIBUTE_IN_USE);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-Gets the current Lowest Supported Version.\r
-This is a protection mechanism so that a previous version with known issue is not\r
-applied.\r
-\r
-ONLY implement this if your running firmware has a method to return this at runtime.\r
-\r
-@param[out] Version On return this value represents the\r
-current Lowest Supported Version (in same format as GetVersion).\r
-\r
-@retval EFI_SUCCESS The Lowest Supported Version was correctly retrieved\r
-@retval EFI_UNSUPPORTED Device firmware doesn't support reporting LSV\r
-@retval EFI_DEVICE_ERROR Error occurred when trying to get the LSV\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetLowestSupportedVersion (\r
- IN OUT UINT32* LowestSupportedVersion\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-/**\r
- Returns the Null-terminated Unicode string that is used to fill in the\r
- VersionName field of the EFI_FIRMWARE_IMAGE_DESCRIPTOR structure that is\r
- returned by the GetImageInfo() service of the Firmware Management Protocol.\r
- The returned string must be allocated using EFI_BOOT_SERVICES.AllocatePool().\r
-\r
- @note It is recommended that all firmware devices support a method to report\r
- the VersionName string from the currently stored firmware image.\r
-\r
- @param[out] VersionString The version string retrieved from the currently\r
- stored firmware image.\r
-\r
- @retval EFI_SUCCESS The version string of currently stored\r
- firmware image was returned in Version.\r
- @retval EFI_INVALID_PARAMETER VersionString is NULL.\r
- @retval EFI_UNSUPPORTED The firmware device does not support a method\r
- to report the version string of the currently\r
- stored firmware image.\r
- @retval EFI_DEVICE_ERROR An error occurred attempting to retrieve the\r
- version string of the currently stored\r
- firmware image.\r
- @retval EFI_OUT_OF_RESOURCES There are not enough resources to allocate the\r
- buffer for the version string of the currently\r
- stored firmware image.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetVersionString (\r
- OUT CHAR16 **VersionString\r
- )\r
-{\r
- if (VersionString == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- *VersionString = NULL;\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
-Gets the current running version.\r
-ONLY implement this if your running firmware has a method to return this at runtime.\r
-\r
-@param[out] Version On return this value represents the current running version\r
-\r
-@retval EFI_SUCCESS The version was correctly retrieved\r
-@retval EFI_UNSUPPORTED Device firmware doesn't support reporting current version\r
-@retval EFI_DEVICE_ERROR Error occurred when trying to get the version\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetVersion(\r
-IN OUT UINT32* Version\r
-)\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-/**\r
-Retrieves a copy of the current firmware image of the device.\r
-\r
-This function allows a copy of the current firmware image to be created and saved.\r
-The saved copy could later been used, for example, in firmware image recovery or rollback.\r
-\r
-@param[out] Image Points to the buffer where the current image is copied to.\r
-@param[out] ImageSize On entry, points to the size of the buffer pointed to by Image, in bytes.\r
-On return, points to the length of the image, in bytes.\r
-\r
-@retval EFI_SUCCESS The device was successfully updated with the new image.\r
-@retval EFI_BUFFER_TOO_SMALL The buffer specified by ImageSize is too small to hold the\r
-image. The current buffer size needed to hold the image is returned\r
-in ImageSize.\r
-@retval EFI_INVALID_PARAMETER The Image was NULL.\r
-@retval EFI_NOT_FOUND The current image is not copied to the buffer.\r
-@retval EFI_UNSUPPORTED The operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceGetImage(\r
-IN OUT VOID *Image,\r
-IN OUT UINTN *ImageSize\r
-)\r
-/*++\r
-\r
-Routine Description:\r
-\r
- This is a function used to read the current firmware from the device into memory.\r
- This is an optional function and can return EFI_UNSUPPORTED. This is useful for\r
- test and diagnostics.\r
-\r
-Arguments:\r
- Image -- Buffer to place the image into.\r
- ImageSize -- Size of the Image buffer.\r
-\r
-Return Value:\r
-\r
- EFI_STATUS code.\r
- If not possible or not practical return EFI_UNSUPPORTED.\r
-\r
---*/\r
-{\r
- return EFI_UNSUPPORTED;\r
-}//GetImage()\r
-\r
-\r
-/**\r
-Updates the firmware image of the device.\r
-\r
-This function updates the hardware with the new firmware image.\r
-This function returns EFI_UNSUPPORTED if the firmware image is not updatable.\r
-If the firmware image is updatable, the function should perform the following minimal validations\r
-before proceeding to do the firmware image update.\r
-- Validate the image is a supported image for this device. The function returns EFI_ABORTED if\r
-the image is unsupported. The function can optionally provide more detailed information on\r
-why the image is not a supported image.\r
-- Validate the data from VendorCode if not null. Image validation must be performed before\r
-VendorCode data validation. VendorCode data is ignored or considered invalid if image\r
-validation failed. The function returns EFI_ABORTED if the data is invalid.\r
-\r
-VendorCode enables vendor to implement vendor-specific firmware image update policy. Null if\r
-the caller did not specify the policy or use the default policy. As an example, vendor can implement\r
-a policy to allow an option to force a firmware image update when the abort reason is due to the new\r
-firmware image version is older than the current firmware image version or bad image checksum.\r
-Sensitive operations such as those wiping the entire firmware image and render the device to be\r
-non-functional should be encoded in the image itself rather than passed with the VendorCode.\r
-AbortReason enables vendor to have the option to provide a more detailed description of the abort\r
-reason to the caller.\r
-\r
-@param[in] Image Points to the new image.\r
-@param[in] ImageSize Size of the new image in bytes.\r
-@param[in] VendorCode This enables vendor to implement vendor-specific firmware image update policy.\r
-Null indicates the caller did not specify the policy or use the default policy.\r
-@param[in] Progress A function used by the driver to report the progress of the firmware update.\r
-@param[in] CapsuleFwVersion FMP Payload Header version of the image\r
-@param[out] AbortReason A pointer to a pointer to a null-terminated string providing more\r
-details for the aborted operation. The buffer is allocated by this function\r
-with AllocatePool(), and it is the caller's responsibility to free it with a\r
-call to FreePool().\r
-\r
-@retval EFI_SUCCESS The device was successfully updated with the new image.\r
-@retval EFI_ABORTED The operation is aborted.\r
-@retval EFI_INVALID_PARAMETER The Image was NULL.\r
-@retval EFI_UNSUPPORTED The operation is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceSetImage (\r
-IN CONST VOID *Image,\r
-IN UINTN ImageSize,\r
-IN CONST VOID *VendorCode,\r
-IN EFI_FIRMWARE_MANAGEMENT_UPDATE_IMAGE_PROGRESS Progress,\r
-IN UINT32 CapsuleFwVersion,\r
-OUT CHAR16 **AbortReason\r
-)\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINT32 Updateable = 0;\r
-\r
- Status = FmpDeviceCheckImage(Image, ImageSize, &Updateable);\r
- if (EFI_ERROR(Status))\r
- {\r
- DEBUG((DEBUG_ERROR, "SetImage - Check Image failed with %r.\n", Status));\r
- goto cleanup;\r
- }\r
-\r
- if (Updateable != IMAGE_UPDATABLE_VALID)\r
- {\r
- DEBUG((DEBUG_ERROR, "SetImage - Check Image returned that the Image was not valid for update. Updatable value = 0x%X.\n", Updateable));\r
- Status = EFI_ABORTED;\r
- goto cleanup;\r
- }\r
-\r
- if (Progress == NULL)\r
- {\r
- DEBUG((DEBUG_ERROR, "SetImage - Invalid progress callback\n"));\r
- Status = EFI_INVALID_PARAMETER;\r
- goto cleanup;\r
- }\r
-\r
- Status = Progress(15);\r
- if (EFI_ERROR(Status))\r
- {\r
- DEBUG((DEBUG_ERROR, "SetImage - Progress Callback failed with Status %r.\n", Status));\r
- }\r
-\r
- {\r
- UINTN p;\r
-\r
- for (p = 20; p < 100; p++) {\r
- gBS->Stall (100000); //us = 0.1 seconds\r
- Progress (p);\r
- }\r
- }\r
-\r
- //TODO: add support for VendorCode, and AbortReason\r
-cleanup:\r
- return Status;\r
-}// SetImage()\r
-\r
-\r
-\r
-/**\r
-Checks if the firmware image is valid for the device.\r
-\r
-This function allows firmware update application to validate the firmware image without\r
-invoking the SetImage() first.\r
-\r
-@param[in] Image Points to the new image.\r
-@param[in] ImageSize Size of the new image in bytes.\r
-@param[out] ImageUpdatable Indicates if the new image is valid for update. It also provides,\r
-if available, additional information if the image is invalid.\r
-\r
-@retval EFI_SUCCESS The image was successfully checked.\r
-@retval EFI_INVALID_PARAMETER The Image was NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceCheckImage(\r
-IN CONST VOID *Image,\r
-IN UINTN ImageSize,\r
-OUT UINT32 *ImageUpdateable\r
-)\r
-{\r
- EFI_STATUS status = EFI_SUCCESS;\r
-\r
- if (ImageUpdateable == NULL)\r
- {\r
- DEBUG((DEBUG_ERROR, "CheckImage - ImageUpdateable Pointer Parameter is NULL.\n"));\r
- status = EFI_INVALID_PARAMETER;\r
- goto cleanup;\r
- }\r
-\r
- //\r
- //Set to valid and then if any tests fail it will update this flag.\r
- //\r
- *ImageUpdateable = IMAGE_UPDATABLE_VALID;\r
-\r
- if (Image == NULL)\r
- {\r
- DEBUG((DEBUG_ERROR, "CheckImage - Image Pointer Parameter is NULL.\n"));\r
- *ImageUpdateable = IMAGE_UPDATABLE_INVALID; //not sure if this is needed\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
-cleanup:\r
- return status;\r
-}// CheckImage()\r
-\r
-/**\r
-Device firmware should trigger lock mechanism so that device fw can not be updated or tampered with.\r
-This lock mechanism is generally only cleared by a full system reset (not just sleep state/low power mode)\r
-\r
-@retval EFI_SUCCESS The device was successfully locked.\r
-@retval EFI_UNSUPPORTED The hardware device/firmware doesn't support locking\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FmpDeviceLock(\r
-)\r
-{\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-##\r
-# Copyright (c) 2016, Microsoft Corporation\r
-\r
-# All rights reserved.\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = Vlv2FmpDeviceLibSample\r
- FILE_GUID = 582DF9AB-E626-42A8-A11C-3FEA098FF3FA\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = FmpDeviceLib|DXE_DRIVER\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- FmpDeviceLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- FmpDevicePkg/FmpDevicePkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- BaseLib\r
- UefiBootServicesTableLib #for stall...remove later as stall is only needed to show progress\r
-\r
+++ /dev/null
-/** @file\r
- Platform Flash Access library.\r
-\r
- Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include <Uefi.h>\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PlatformFlashAccessLib.h>\r
-//#include <Library/FlashDeviceLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Protocol/Spi.h>\r
-#include <Library/CacheMaintenanceLib.h>\r
-#include "PchAccess.h"\r
-#include <Library/IoLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/PrintLib.h>\r
-\r
-//#define SECTOR_SIZE_64KB 0x10000 // Common 64kBytes sector size\r
-//#define ALINGED_SIZE SECTOR_SIZE_64KB\r
-\r
-#define BLOCK_SIZE 0x1000\r
-#define ALINGED_SIZE BLOCK_SIZE\r
-\r
-#define R_PCH_LPC_BIOS_CNTL 0xDC\r
-#define B_PCH_LPC_BIOS_CNTL_SMM_BWP 0x20 ///< SMM BIOS write protect disable\r
-\r
-//\r
-// Prefix Opcode Index on the host SPI controller\r
-//\r
-typedef enum {\r
- SPI_WREN, // Prefix Opcode 0: Write Enable\r
- SPI_EWSR, // Prefix Opcode 1: Enable Write Status Register\r
-} PREFIX_OPCODE_INDEX;\r
-//\r
-// Opcode Menu Index on the host SPI controller\r
-//\r
-typedef enum {\r
- SPI_READ_ID, // Opcode 0: READ ID, Read cycle with address\r
- SPI_READ, // Opcode 1: READ, Read cycle with address\r
- SPI_RDSR, // Opcode 2: Read Status Register, No address\r
- SPI_WRDI_SFDP, // Opcode 3: Write Disable or Discovery Parameters, No address\r
- SPI_SERASE, // Opcode 4: Sector Erase (4KB), Write cycle with address\r
- SPI_BERASE, // Opcode 5: Block Erase (32KB), Write cycle with address\r
- SPI_PROG, // Opcode 6: Byte Program, Write cycle with address\r
- SPI_WRSR, // Opcode 7: Write Status Register, No address\r
-} SPI_OPCODE_INDEX;\r
-\r
-STATIC EFI_PHYSICAL_ADDRESS mInternalFdAddress;\r
-\r
-EFI_SPI_PROTOCOL *mSpiProtocol;\r
-\r
-/**\r
- Read NumBytes bytes of data from the address specified by\r
- PAddress into Buffer.\r
-\r
- @param[in] Address The starting physical address of the read.\r
- @param[in,out] NumBytes On input, the number of bytes to read. On output, the number\r
- of bytes actually read.\r
- @param[out] Buffer The destination data buffer for the read.\r
-\r
- @retval EFI_SUCCESS Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SpiFlashRead (\r
- IN UINTN Address,\r
- IN OUT UINT32 *NumBytes,\r
- OUT UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINTN Offset = 0;\r
-\r
- ASSERT ((NumBytes != NULL) && (Buffer != NULL));\r
-\r
-\r
- //if (Address >= (UINTN)PcdGet32 (PcdGbeRomBase) && Address < (UINTN)PcdGet32 (PcdPDRRomBase)) {\r
- Offset = Address - (UINTN)PcdGet32 (PcdFlashChipBase);\r
-\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- 1, //SPI_READ,\r
- 0, //SPI_WREN,\r
- TRUE,\r
- TRUE,\r
- FALSE,\r
- Offset,\r
- BLOCK_SIZE,\r
- Buffer,\r
- EnumSpiRegionAll\r
- );\r
- return Status;\r
-}\r
-\r
-/**\r
- Write NumBytes bytes of data from Buffer to the address specified by\r
- PAddresss.\r
-\r
- @param[in] Address The starting physical address of the write.\r
- @param[in,out] NumBytes On input, the number of bytes to write. On output,\r
- the actual number of bytes written.\r
- @param[in] Buffer The source data buffer for the write.\r
-\r
- @retval EFI_SUCCESS Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SpiFlashWrite (\r
- IN UINTN Address,\r
- IN OUT UINT32 *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Offset;\r
- UINT32 Length;\r
- UINT32 RemainingBytes;\r
-\r
- ASSERT ((NumBytes != NULL) && (Buffer != NULL));\r
- ASSERT (Address >= (UINTN)PcdGet32 (PcdFlashChipBase));\r
-\r
- Offset = Address - (UINTN)PcdGet32 (PcdFlashChipBase);\r
-\r
- ASSERT ((*NumBytes + Offset) <= (UINTN)PcdGet32 (PcdFlashChipSize));\r
-\r
- Status = EFI_SUCCESS;\r
- RemainingBytes = *NumBytes;\r
-\r
- while (RemainingBytes > 0) {\r
- if (RemainingBytes > SIZE_4KB) {\r
- Length = SIZE_4KB;\r
- } else {\r
- Length = RemainingBytes;\r
- }\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_PROG,\r
- SPI_WREN,\r
- TRUE,\r
- TRUE,\r
- TRUE,\r
- (UINT32) Offset,\r
- Length,\r
- Buffer,\r
- EnumSpiRegionAll\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- RemainingBytes -= Length;\r
- Offset += Length;\r
- Buffer += Length;\r
- }\r
-\r
- //\r
- // Actual number of bytes written\r
- //\r
- *NumBytes -= RemainingBytes;\r
-\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-InternalReadBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- OUT VOID *ReadBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 BlockSize;\r
-\r
- BlockSize = BLOCK_SIZE;\r
-\r
- Status = SpiFlashRead ((UINTN) BaseAddress, &BlockSize, ReadBuffer);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Erase the block starting at Address.\r
-\r
- @param[in] Address The starting physical address of the block to be erased.\r
- This library assume that caller garantee that the PAddress\r
- is at the starting address of this block.\r
- @param[in] NumBytes On input, the number of bytes of the logical block to be erased.\r
- On output, the actual number of bytes erased.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SpiFlashBlockErase (\r
- IN UINTN Address,\r
- IN UINTN *NumBytes\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Offset;\r
- UINTN RemainingBytes;\r
-\r
- ASSERT (NumBytes != NULL);\r
- ASSERT (Address >= (UINTN)PcdGet32 (PcdFlashChipBase));\r
-\r
- Offset = Address - (UINTN)PcdGet32 (PcdFlashChipBase);\r
-\r
- ASSERT ((*NumBytes % SIZE_4KB) == 0);\r
- ASSERT ((*NumBytes + Offset) <= (UINTN)PcdGet32 (PcdFlashChipSize));\r
-\r
- Status = EFI_SUCCESS;\r
- RemainingBytes = *NumBytes;\r
-\r
- //\r
- // To adjust the Offset with Bios/Gbe\r
- //\r
-// if (Address >= (UINTN)PcdGet32 (PcdFlashChipBase)) {\r
-// Offset = Address - (UINTN)PcdGet32 (PcdFlashChipBase);\r
-\r
- while (RemainingBytes > 0) {\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_SERASE,\r
- SPI_WREN,\r
- FALSE,\r
- TRUE,\r
- FALSE,\r
- (UINT32) Offset,\r
- 0,\r
- NULL,\r
- EnumSpiRegionAll\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- RemainingBytes -= SIZE_4KB;\r
- Offset += SIZE_4KB;\r
- }\r
-// }\r
-\r
- //\r
- // Actual number of bytes erased\r
- //\r
- *NumBytes -= RemainingBytes;\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
-Routine Description:\r
-\r
- Erase the whole block.\r
-\r
-Arguments:\r
-\r
- BaseAddress - Base address of the block to be erased.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The command completed successfully.\r
- Other - Device error or wirte-locked, operation failed.\r
-\r
-**/\r
-EFI_STATUS\r
-InternalEraseBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN NumBytes;\r
-\r
- NumBytes = BLOCK_SIZE;\r
-\r
- Status = SpiFlashBlockErase ((UINTN) BaseAddress, &NumBytes);\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-InternalCompareBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- VOID *CompareBuffer;\r
- UINT32 NumBytes;\r
- INTN CompareResult;\r
-\r
- NumBytes = BLOCK_SIZE;\r
- CompareBuffer = AllocatePool (NumBytes);\r
- if (CompareBuffer == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Done;\r
- }\r
-\r
- Status = SpiFlashRead ((UINTN) BaseAddress, &NumBytes, CompareBuffer);\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
- CompareResult = CompareMem (CompareBuffer, Buffer, BLOCK_SIZE);\r
- if (CompareResult != 0) {\r
- Status = EFI_VOLUME_CORRUPTED;\r
- }\r
-\r
-Done:\r
- if (CompareBuffer != NULL) {\r
- FreePool (CompareBuffer);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
-Routine Description:\r
-\r
- Write a block of data.\r
-\r
-Arguments:\r
-\r
- BaseAddress - Base address of the block.\r
- Buffer - Data buffer.\r
- BufferSize - Size of the buffer.\r
-\r
-Returns:\r
-\r
- EFI_SUCCESS - The command completed successfully.\r
- EFI_INVALID_PARAMETER - Invalid parameter, can not proceed.\r
- Other - Device error or wirte-locked, operation failed.\r
-\r
-**/\r
-EFI_STATUS\r
-InternalWriteBlock (\r
- IN EFI_PHYSICAL_ADDRESS BaseAddress,\r
- IN UINT8 *Buffer,\r
- IN UINT32 BufferSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = SpiFlashWrite ((UINTN) BaseAddress, &BufferSize, Buffer);\r
-\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((DEBUG_ERROR, "\nFlash write error."));\r
- return Status;\r
- }\r
-\r
- WriteBackInvalidateDataCacheRange ((VOID *) (UINTN) BaseAddress, BLOCK_SIZE);\r
-\r
- Status = InternalCompareBlock (BaseAddress, Buffer);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((DEBUG_ERROR, "\nError when writing to BaseAddress %x with different at offset %x.", BaseAddress, Status));\r
- } else {\r
- DEBUG((DEBUG_INFO, "\nVerified data written to Block at %x is correct.", BaseAddress));\r
- }\r
-\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
- Perform flash write operation with progress indicator. The start and end\r
- completion percentage values are passed into this function. If the requested\r
- flash write operation is broken up, then completion percentage between the\r
- start and end values may be passed to the provided Progress function. The\r
- caller of this function is required to call the Progress function for the\r
- start and end completion percentage values. This allows the Progress,\r
- StartPercentage, and EndPercentage parameters to be ignored if the requested\r
- flash write operation can not be broken up\r
-\r
- @param[in] FirmwareType The type of firmware.\r
- @param[in] FlashAddress The address of flash device to be accessed.\r
- @param[in] FlashAddressType The type of flash device address.\r
- @param[in] Buffer The pointer to the data buffer.\r
- @param[in] Length The length of data buffer in bytes.\r
- @param[in] Progress A function used report the progress of the\r
- firmware update. This is an optional parameter\r
- that may be NULL.\r
- @param[in] StartPercentage The start completion percentage value that may\r
- be used to report progress during the flash\r
- write operation.\r
- @param[in] EndPercentage The end completion percentage value that may\r
- be used to report progress during the flash\r
- write operation.\r
-\r
- @retval EFI_SUCCESS The operation returns successfully.\r
- @retval EFI_WRITE_PROTECTED The flash device is read only.\r
- @retval EFI_UNSUPPORTED The flash device access is unsupported.\r
- @retval EFI_INVALID_PARAMETER The input parameter is not valid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PerformFlashWriteWithProgress (\r
- IN PLATFORM_FIRMWARE_TYPE FirmwareType,\r
- IN EFI_PHYSICAL_ADDRESS FlashAddress,\r
- IN FLASH_ADDRESS_TYPE FlashAddressType,\r
- IN VOID *Buffer,\r
- IN UINTN Length,\r
- IN EFI_FIRMWARE_MANAGEMENT_UPDATE_IMAGE_PROGRESS Progress, OPTIONAL\r
- IN UINTN StartPercentage,\r
- IN UINTN EndPercentage\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINTN Index;\r
- EFI_PHYSICAL_ADDRESS Address;\r
- UINTN CountOfBlocks;\r
- EFI_TPL OldTpl;\r
- BOOLEAN FlashError;\r
- UINT8 *Buf;\r
- UINTN LpcBaseAddress;\r
- UINT8 Data8Or;\r
- UINT8 Data8And;\r
- UINT8 BiosCntl;\r
-\r
- Index = 0;\r
- Address = 0;\r
- CountOfBlocks = 0;\r
- FlashError = FALSE;\r
- Buf = Buffer;\r
-\r
- DEBUG((DEBUG_INFO | DEBUG_ERROR, "PerformFlashWrite - 0x%x(%x) - 0x%x\n", (UINTN)FlashAddress, (UINTN)FlashAddressType, Length));\r
- if (FlashAddressType == FlashAddressTypeRelativeAddress) {\r
- FlashAddress = FlashAddress + mInternalFdAddress;\r
- }\r
-\r
- CountOfBlocks = (UINTN) (Length / BLOCK_SIZE);\r
- Address = FlashAddress;\r
-\r
- LpcBaseAddress = MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- 0\r
- );\r
- BiosCntl = MmioRead8 (LpcBaseAddress + R_PCH_LPC_BIOS_CNTL);\r
- if ((BiosCntl & B_PCH_LPC_BIOS_CNTL_SMM_BWP) == B_PCH_LPC_BIOS_CNTL_SMM_BWP) {\r
- ///\r
- /// Clear SMM_BWP bit (D31:F0:RegDCh[5])\r
- ///\r
- Data8And = (UINT8) ~B_PCH_LPC_BIOS_CNTL_SMM_BWP;\r
- Data8Or = 0x00;\r
-\r
- MmioAndThenOr8 (\r
- LpcBaseAddress + R_PCH_LPC_BIOS_CNTL,\r
- Data8And,\r
- Data8Or\r
- );\r
- DEBUG((DEBUG_INFO, "PerformFlashWrite Clear SMM_BWP bit\n"));\r
- }\r
-\r
- //\r
- // Raise TPL to TPL_NOTIFY to block any event handler,\r
- // while still allowing RaiseTPL(TPL_NOTIFY) within\r
- // output driver during Print()\r
- //\r
- OldTpl = gBS->RaiseTPL (TPL_NOTIFY);\r
- for (Index = 0; Index < CountOfBlocks; Index++) {\r
- if (Progress != NULL) {\r
- Progress (StartPercentage + ((Index * (EndPercentage - StartPercentage)) / CountOfBlocks));\r
- }\r
- //\r
- // Handle block based on address and contents.\r
- //\r
- if (!EFI_ERROR (InternalCompareBlock (Address, Buf))) {\r
- DEBUG((DEBUG_INFO, "Skipping block at 0x%lx (already programmed)\n", Address));\r
- } else {\r
- //\r
- // Make updating process uninterruptable,\r
- // so that the flash memory area is not accessed by other entities\r
- // which may interfere with the updating process\r
- //\r
- Status = InternalEraseBlock (Address);\r
- if (EFI_ERROR(Status)) {\r
- gBS->RestoreTPL (OldTpl);\r
- FlashError = TRUE;\r
- goto Done;\r
- }\r
- Status = InternalWriteBlock (\r
- Address,\r
- Buf,\r
- (UINT32)(Length > BLOCK_SIZE ? BLOCK_SIZE : Length)\r
- );\r
- if (EFI_ERROR(Status)) {\r
- gBS->RestoreTPL (OldTpl);\r
- FlashError = TRUE;\r
- goto Done;\r
- }\r
- }\r
-\r
- //\r
- // Move to next block to update.\r
- //\r
- Address += BLOCK_SIZE;\r
- Buf += BLOCK_SIZE;\r
- if (Length > BLOCK_SIZE) {\r
- Length -= BLOCK_SIZE;\r
- } else {\r
- Length = 0;\r
- }\r
- }\r
- gBS->RestoreTPL (OldTpl);\r
-\r
-Done:\r
- if ((BiosCntl & B_PCH_LPC_BIOS_CNTL_SMM_BWP) == B_PCH_LPC_BIOS_CNTL_SMM_BWP) {\r
- //\r
- // Restore original control setting\r
- //\r
- MmioWrite8 (LpcBaseAddress + R_PCH_LPC_BIOS_CNTL, BiosCntl);\r
- }\r
-\r
- if (Progress != NULL) {\r
- Progress (EndPercentage);\r
- }\r
-\r
- if (FlashError) {\r
- return EFI_WRITE_PROTECTED;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Perform flash write operation.\r
-\r
- @param[in] FirmwareType The type of firmware.\r
- @param[in] FlashAddress The address of flash device to be accessed.\r
- @param[in] FlashAddressType The type of flash device address.\r
- @param[in] Buffer The pointer to the data buffer.\r
- @param[in] Length The length of data buffer in bytes.\r
-\r
- @retval EFI_SUCCESS The operation returns successfully.\r
- @retval EFI_WRITE_PROTECTED The flash device is read only.\r
- @retval EFI_UNSUPPORTED The flash device access is unsupported.\r
- @retval EFI_INVALID_PARAMETER The input parameter is not valid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PerformFlashWrite (\r
- IN PLATFORM_FIRMWARE_TYPE FirmwareType,\r
- IN EFI_PHYSICAL_ADDRESS FlashAddress,\r
- IN FLASH_ADDRESS_TYPE FlashAddressType,\r
- IN VOID *Buffer,\r
- IN UINTN Length\r
- )\r
-{\r
- return PerformFlashWriteWithProgress (\r
- FirmwareType,\r
- FlashAddress,\r
- FlashAddressType,\r
- Buffer,\r
- Length,\r
- NULL,\r
- 0,\r
- 0\r
- );\r
-}\r
-\r
-/**\r
- Perform microcode write operation.\r
-\r
- @param[in] FlashAddress The address of flash device to be accessed.\r
- @param[in] Buffer The pointer to the data buffer.\r
- @param[in] Length The length of data buffer in bytes.\r
-\r
- @retval EFI_SUCCESS The operation returns successfully.\r
- @retval EFI_WRITE_PROTECTED The flash device is read only.\r
- @retval EFI_UNSUPPORTED The flash device access is unsupported.\r
- @retval EFI_INVALID_PARAMETER The input parameter is not valid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MicrocodeFlashWrite (\r
- IN EFI_PHYSICAL_ADDRESS FlashAddress,\r
- IN VOID *Buffer,\r
- IN UINTN Length\r
- )\r
-{\r
- EFI_PHYSICAL_ADDRESS AlignedFlashAddress;\r
- VOID *AlignedBuffer;\r
- UINTN AlignedLength;\r
- UINTN OffsetHead;\r
- UINTN OffsetTail;\r
- EFI_STATUS Status;\r
-\r
- DEBUG((DEBUG_INFO, "MicrocodeFlashWrite - 0x%x - 0x%x\n", (UINTN)FlashAddress, Length));\r
-\r
- //\r
- // Need make buffer 64K aligned to support ERASE\r
- //\r
- // [Aligned] FlashAddress [Aligned]\r
- // | | |\r
- // V V V\r
- // +--------------+========+------------+\r
- // | OffsetHeader | Length | OffsetTail |\r
- // +--------------+========+------------+\r
- // ^\r
- // |<-----------AlignedLength----------->\r
- // |\r
- // AlignedFlashAddress\r
- //\r
- OffsetHead = FlashAddress & (ALINGED_SIZE - 1);\r
- OffsetTail = (FlashAddress + Length) & (ALINGED_SIZE - 1);\r
- if (OffsetTail != 0) {\r
- OffsetTail = ALINGED_SIZE - OffsetTail;\r
- }\r
-\r
- if ((OffsetHead != 0) || (OffsetTail != 0)) {\r
- AlignedFlashAddress = FlashAddress - OffsetHead;\r
- AlignedLength = Length + OffsetHead + OffsetTail;\r
-\r
- AlignedBuffer = AllocatePool(AlignedLength);\r
- if (AlignedBuffer == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- //\r
- // Save original buffer\r
- //\r
- if (OffsetHead != 0) {\r
- CopyMem((UINT8 *)AlignedBuffer, (VOID *)(UINTN)AlignedFlashAddress, OffsetHead);\r
- }\r
- if (OffsetTail != 0) {\r
- CopyMem((UINT8 *)AlignedBuffer + OffsetHead + Length, (VOID *)(UINTN)(AlignedFlashAddress + OffsetHead + Length), OffsetTail);\r
- }\r
- //\r
- // Override new buffer\r
- //\r
- CopyMem((UINT8 *)AlignedBuffer + OffsetHead, Buffer, Length);\r
- } else {\r
- AlignedFlashAddress = FlashAddress;\r
- AlignedBuffer = Buffer;\r
- AlignedLength = Length;\r
- }\r
-\r
- Status = PerformFlashWrite(\r
- PlatformFirmwareTypeSystemFirmware,\r
- AlignedFlashAddress,\r
- FlashAddressTypeAbsoluteAddress,\r
- AlignedBuffer,\r
- AlignedLength\r
- );\r
- if ((OffsetHead != 0) || (OffsetTail != 0)) {\r
- FreePool (AlignedBuffer);\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- Platform Flash Access Lib Constructor.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PerformFlashAccessLibConstructor (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- mInternalFdAddress = (EFI_PHYSICAL_ADDRESS)(UINTN)PcdGet32(PcdFlashAreaBaseAddress);\r
- DEBUG((DEBUG_INFO, "PcdFlashAreaBaseAddress - 0x%x\n", mInternalFdAddress));\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiSpiProtocolGuid,\r
- NULL,\r
- (VOID **) &mSpiProtocol\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Platform Flash Access library.\r
-#\r
-# Copyright (c) 2017 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformFlashAccessLib\r
- FILE_GUID = 31CF9CEC-DA4E-4505-AA20-33364A291A95\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformFlashAccessLib\r
- LIBRARY_CLASS = MicrocodeFlashAccessLib\r
- CONSTRUCTOR = PerformFlashAccessLibConstructor\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- PlatformFlashAccessLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- SignedCapsulePkg/SignedCapsulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- BaseMemoryLib\r
- IoLib\r
- PcdLib\r
- DebugLib\r
- MemoryAllocationLib\r
- CacheMaintenanceLib\r
-\r
-[Guids]\r
- gEdkiiSystemFmpCapsuleConfigFileGuid ## SOMETIMES_CONSUMES ## GUID\r
-\r
-[Protocols]\r
- gEfiSpiProtocolGuid ## CONSUMES\r
-\r
-[Pcd]\r
- gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress ## SOMETIMES_CONSUMES\r
- gPlatformModuleTokenSpaceGuid.PcdFlashChipBase ## SOMETIMES_CONSUMES\r
- gPlatformModuleTokenSpaceGuid.PcdFlashChipSize ## SOMETIMES_CONSUMES\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress ## SOMETIMES_CONSUMES\r
-\r
+++ /dev/null
-/** @file\r
- System Firmware descriptor.\r
-\r
- Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Protocol/FirmwareManagement.h>\r
-#include <Guid/EdkiiSystemFmpCapsule.h>\r
-\r
-#define PACKAGE_VERSION 0xFFFFFFFF\r
-#define PACKAGE_VERSION_STRING L"Unknown"\r
-\r
-#define CURRENT_FIRMWARE_VERSION 0x00000002\r
-#define CURRENT_FIRMWARE_VERSION_STRING L"0x00000002"\r
-#define LOWEST_SUPPORTED_FIRMWARE_VERSION 0x00000001\r
-\r
-#define IMAGE_ID SIGNATURE_64('V', 'L', 'V', '2', '_', '_', 'F', 'd')\r
-#define IMAGE_ID_STRING L"Vlv2Fd"\r
-\r
-// PcdSystemFmpCapsuleImageTypeIdGuid\r
-#define IMAGE_TYPE_ID_GUID { 0x4096267b, 0xda0a, 0x42eb, { 0xb5, 0xeb, 0xfe, 0xf3, 0x1d, 0x20, 0x7c, 0xb4 } }\r
-\r
-typedef struct {\r
- EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR Descriptor;\r
- // real string data\r
- CHAR16 ImageIdNameStr[sizeof(IMAGE_ID_STRING)/sizeof(CHAR16)];\r
- CHAR16 VersionNameStr[sizeof(CURRENT_FIRMWARE_VERSION_STRING)/sizeof(CHAR16)];\r
- CHAR16 PackageVersionNameStr[sizeof(PACKAGE_VERSION_STRING)/sizeof(CHAR16)];\r
-} IMAGE_DESCRIPTOR;\r
-\r
-IMAGE_DESCRIPTOR mImageDescriptor =\r
-{\r
- {\r
- EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR_SIGNATURE,\r
- sizeof(EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR),\r
- sizeof(IMAGE_DESCRIPTOR),\r
- PACKAGE_VERSION, // PackageVersion\r
- OFFSET_OF (IMAGE_DESCRIPTOR, PackageVersionNameStr), // PackageVersionName\r
- 1, // ImageIndex;\r
- {0x0}, // Reserved\r
- IMAGE_TYPE_ID_GUID, // ImageTypeId;\r
- IMAGE_ID, // ImageId;\r
- OFFSET_OF (IMAGE_DESCRIPTOR, ImageIdNameStr), // ImageIdName;\r
- CURRENT_FIRMWARE_VERSION, // Version;\r
- OFFSET_OF (IMAGE_DESCRIPTOR, VersionNameStr), // VersionName;\r
- {0x0}, // Reserved2\r
- FixedPcdGet32(PcdFlashAreaSize), // Size;\r
- IMAGE_ATTRIBUTE_IMAGE_UPDATABLE |\r
- IMAGE_ATTRIBUTE_RESET_REQUIRED |\r
- IMAGE_ATTRIBUTE_AUTHENTICATION_REQUIRED |\r
- IMAGE_ATTRIBUTE_IN_USE, // AttributesSupported;\r
- IMAGE_ATTRIBUTE_IMAGE_UPDATABLE |\r
- IMAGE_ATTRIBUTE_RESET_REQUIRED |\r
- IMAGE_ATTRIBUTE_AUTHENTICATION_REQUIRED |\r
- IMAGE_ATTRIBUTE_IN_USE, // AttributesSetting;\r
- 0x0, // Compatibilities;\r
- LOWEST_SUPPORTED_FIRMWARE_VERSION, // LowestSupportedImageVersion;\r
- 0x00000000, // LastAttemptVersion;\r
- 0, // LastAttemptStatus;\r
- {0x0}, // Reserved3\r
- 0, // HardwareInstance;\r
- },\r
- // real string data\r
- {IMAGE_ID_STRING},\r
- {CURRENT_FIRMWARE_VERSION_STRING},\r
- {PACKAGE_VERSION_STRING},\r
-};\r
-\r
-\r
-VOID*\r
-ReferenceAcpiTable (\r
- VOID\r
- )\r
-{\r
- //\r
- // Reference the table being generated to prevent the optimizer from\r
- // removing the data structure from the executable\r
- //\r
- return (VOID*)&mImageDescriptor;\r
-}\r
+++ /dev/null
-## @file\r
-# System Firmware descriptor.\r
-#\r
-# Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SystemFirmwareDescriptor\r
- FILE_GUID = 90B2B846-CA6D-4D6E-A8D3-C140A8E110AC\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = SystemFirmwareDescriptorPeimEntry\r
-\r
-[Sources]\r
- SystemFirmwareDescriptorPei.c\r
- SystemFirmwareDescriptor.aslc\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- SignedCapsulePkg/SignedCapsulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- PeiServicesLib\r
- DebugLib\r
- PeimEntryPoint\r
-\r
-[FixedPcd]\r
- gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize\r
-\r
-[Pcd]\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiSystemFirmwareImageDescriptor\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
- System Firmware descriptor producer.\r
-\r
- Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Protocol/FirmwareManagement.h>\r
-#include <Guid/EdkiiSystemFmpCapsule.h>\r
-\r
-/**\r
- Entrypoint for SystemFirmwareDescriptor PEIM.\r
-\r
- @param[in] FileHandle Handle of the file being invoked.\r
- @param[in] PeiServices Describes the list of possible PEI Services.\r
-\r
- @retval EFI_SUCCESS PPI successfully installed.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SystemFirmwareDescriptorPeimEntry (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR *Descriptor;\r
- UINTN Size;\r
- UINTN Index;\r
- UINT32 AuthenticationStatus;\r
-\r
- //\r
- // Search RAW section.\r
- //\r
- Index = 0;\r
- while (TRUE) {\r
- Status = PeiServicesFfsFindSectionData3(EFI_SECTION_RAW, Index, FileHandle, (VOID **)&Descriptor, &AuthenticationStatus);\r
- if (EFI_ERROR(Status)) {\r
- // Should not happen, must something wrong in FDF.\r
- ASSERT(FALSE);\r
- return EFI_NOT_FOUND;\r
- }\r
- if (Descriptor->Signature == EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR_SIGNATURE) {\r
- break;\r
- }\r
- Index++;\r
- }\r
-\r
- DEBUG((DEBUG_INFO, "EDKII_SYSTEM_FIRMWARE_IMAGE_DESCRIPTOR size - 0x%x\n", Descriptor->Length));\r
-\r
- Size = Descriptor->Length;\r
- PcdSetPtrS (PcdEdkiiSystemFirmwareImageDescriptor, &Size, Descriptor);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-#\r
-# Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Head]\r
-NumOfUpdate = 6\r
-NumOfRecovery = 1\r
-Update0 = Vlv2FvMicrocode\r
-Update1 = Vlv2FvBinary\r
-Update2 = Vlv2FvMain\r
-Update3 = Vlv2FvRecovery2\r
-Update4 = Vlv2FvRecovery\r
-Update5 = Vlv2FvNvRam\r
-Recovery0 = Vlv2FvMain\r
-\r
-[Vlv2FvMicrocode]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00000000 # Base address offset on flash\r
-Length = 0x00040000 # Length\r
-ImageOffset = 0x00000000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvNvRam]\r
-FirmwareType = 1 # NvRam\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00040000 # Base address offset on flash\r
-Length = 0x00080000 # Length\r
-ImageOffset = 0x00040000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvBinary]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x000C0000 # Base address offset on flash\r
-Length = 0x00050000 # Length\r
-ImageOffset = 0x000C0000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvMain]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00110000 # Base address offset on flash\r
-Length = 0x00210000 # Length\r
-ImageOffset = 0x00110000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvRecovery2]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00320000 # Base address offset on flash\r
-Length = 0x00070000 # Length\r
-ImageOffset = 0x00320000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvRecovery]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00390000 # Base address offset on flash\r
-Length = 0x00070000 # Length\r
-ImageOffset = 0x00390000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
+++ /dev/null
-## @file\r
-#\r
-# Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Head]\r
-NumOfUpdate = 6\r
-NumOfRecovery = 1\r
-Update0 = Vlv2FvMicrocode\r
-Update1 = Vlv2FvBinary\r
-Update2 = Vlv2FvMain\r
-Update3 = Vlv2FvRecovery2\r
-Update4 = Vlv2FvRecovery\r
-Update5 = Vlv2FvNvRam\r
-Recovery0 = Vlv2FvMain\r
-\r
-[Vlv2FvMicrocode]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00000000 # Base address offset on flash\r
-Length = 0x00040000 # Length\r
-ImageOffset = 0x00000000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvNvRam]\r
-FirmwareType = 1 # NvRam\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00040000 # Base address offset on flash\r
-Length = 0x00080000 # Length\r
-ImageOffset = 0x00040000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvBinary]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x000C0000 # Base address offset on flash\r
-Length = 0x00050000 # Length\r
-ImageOffset = 0x000C0000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvMain]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00110000 # Base address offset on flash\r
-Length = 0x00215000 # Length\r
-ImageOffset = 0x00110000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvRecovery2]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00325000 # Base address offset on flash\r
-Length = 0x0006B000 # Length\r
-ImageOffset = 0x00325000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
-[Vlv2FvRecovery]\r
-FirmwareType = 0 # SystemFirmware\r
-AddressType = 0 # 0 - relative address, 1 - absolute address.\r
-BaseAddress = 0x00390000 # Base address offset on flash\r
-Length = 0x00070000 # Length\r
-ImageOffset = 0x00390000 # Image offset of this SystemFirmware image\r
-FileGuid = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 # PcdEdkiiSystemFirmwareFileGuid\r
-\r
+++ /dev/null
-#/** @file\r
-# FmpDxe driver for Blue Sample device firmware update.\r
-#\r
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
- FmpDevicePkg/FmpDxe/FmpDxe.inf {\r
- <Defines>\r
- #\r
- # ESRT and FMP GUID for sample device capsule update\r
- #\r
- FILE_GUID = $(FMP_BLUE_SAMPLE_DEVICE)\r
- <PcdsFixedAtBuild>\r
- #\r
- # Unicode name string that is used to populate FMP Image Descriptor for this capsule update module\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceImageIdName|L"Sample Firmware Device"\r
-\r
- #\r
- # ESRT and FMP Lowest Support Version for this capsule update module\r
- # 000.000.000.000\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceBuildTimeLowestSupportedVersion|0x00000000\r
-\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceProgressWatchdogTimeInSeconds|2\r
-\r
- #\r
- # Capsule Update Progress Bar Color. Set to Blue (RGB) (0, 0, 255)\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceProgressColor|0x000000FF\r
-\r
- #\r
- # Certificates used to authenticate capsule update image\r
- #\r
- !include Vlv2TbltDevicePkg/FmpCertificate.dsc\r
-\r
- <LibraryClasses>\r
- #\r
- # Generic libraries that are used "as is" by all FMP modules\r
- #\r
- FmpPayloadHeaderLib|FmpDevicePkg/Library/FmpPayloadHeaderLibV1/FmpPayloadHeaderLibV1.inf\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibPkcs7/FmpAuthenticationLibPkcs7.inf\r
- #\r
- # Platform specific capsule policy library\r
- #\r
- CapsuleUpdatePolicyLib|FmpDevicePkg/Library/CapsuleUpdatePolicyLibNull/CapsuleUpdatePolicyLibNull.inf\r
- #\r
- # Device specific library that processes a capsule and updates the FW storage device\r
- #\r
- FmpDeviceLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/FmpDeviceLibSample/FmpDeviceLib.inf\r
- }\r
+++ /dev/null
-#/** @file\r
-# FMP Certificates shared by multiple FmpDxe drivers for firmware update.\r
-#\r
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-!if $(CAPSULE_PKCS7_CERT) == SAMPLE_DEVELOPMENT_SAMPLE_PRODUCTION\r
- !include Vlv2TbltDevicePkg/Feature/Capsule/GenerateCapsule/SAMPLE_DEVELOPMENT_SAMPLE_PRODUCTION.cer.gFmpDevicePkgTokenSpaceGuid.PcdFmpDevicePkcs7CertBufferXdr.inc\r
-!endif\r
-!if $(CAPSULE_PKCS7_CERT) == SAMPLE_DEVELOPMENT\r
- !include Vlv2TbltDevicePkg/Feature/Capsule/GenerateCapsule/SAMPLE_DEVELOPMENT.cer.gFmpDevicePkgTokenSpaceGuid.PcdFmpDevicePkcs7CertBufferXdr.inc\r
-!endif\r
-!if $(CAPSULE_PKCS7_CERT) == EDKII_TEST\r
- !include BaseTools/Source/Python/Pkcs7Sign/TestRoot.cer.gFmpDevicePkgTokenSpaceGuid.PcdFmpDevicePkcs7CertBufferXdr.inc\r
-!endif\r
-!if $(CAPSULE_PKCS7_CERT) == NEW_ROOT\r
- !include Vlv2TbltDevicePkg/Feature/Capsule/GenerateCapsule/NewRoot.cer.gFmpDevicePkgTokenSpaceGuid.PcdFmpDevicePkcs7CertBufferXdr.inc\r
-!endif\r
+++ /dev/null
-#/** @file\r
-# FmpDxe driver for Green Sample device firmware update.\r
-#\r
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
- FmpDevicePkg/FmpDxe/FmpDxe.inf {\r
- <Defines>\r
- #\r
- # ESRT and FMP GUID for sample device capsule update\r
- #\r
- FILE_GUID = $(FMP_GREEN_SAMPLE_DEVICE)\r
- <PcdsFixedAtBuild>\r
- #\r
- # Unicode name string that is used to populate FMP Image Descriptor for this capsule update module\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceImageIdName|L"Sample Firmware Device"\r
-\r
- #\r
- # ESRT and FMP Lowest Support Version for this capsule update module\r
- # 000.000.000.000\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceBuildTimeLowestSupportedVersion|0x00000000\r
-\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceProgressWatchdogTimeInSeconds|2\r
-\r
- #\r
- # Capsule Update Progress Bar Color. Set to Green (RGB) (0, 255, 0)\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceProgressColor|0x0000FF00\r
-\r
- #\r
- # Certificates used to authenticate capsule update image\r
- #\r
- !include Vlv2TbltDevicePkg/FmpCertificate.dsc\r
-\r
- <LibraryClasses>\r
- #\r
- # Generic libraries that are used "as is" by all FMP modules\r
- #\r
- FmpPayloadHeaderLib|FmpDevicePkg/Library/FmpPayloadHeaderLibV1/FmpPayloadHeaderLibV1.inf\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibPkcs7/FmpAuthenticationLibPkcs7.inf\r
- #\r
- # Platform specific capsule policy library\r
- #\r
- CapsuleUpdatePolicyLib|FmpDevicePkg/Library/CapsuleUpdatePolicyLibNull/CapsuleUpdatePolicyLibNull.inf\r
- #\r
- # Device specific library that processes a capsule and updates the FW storage device\r
- #\r
- FmpDeviceLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/FmpDeviceLibSample/FmpDeviceLib.inf\r
- }\r
+++ /dev/null
-#/** @file\r
-# FmpDxe driver for Minnow Max system firmware update.\r
-#\r
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
- FmpDevicePkg/FmpDxe/FmpDxe.inf {\r
- <Defines>\r
- #\r
- # ESRT and FMP GUID for system firmware capsule update\r
- #\r
- FILE_GUID = $(FMP_MINNOW_MAX_SYSTEM)\r
- <PcdsFixedAtBuild>\r
- #\r
- # Unicode name string that is used to populate FMP Image Descriptor for this capsule update module\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceImageIdName|L"Minnow Max System Firmware Device"\r
-\r
- #\r
- # ESRT and FMP Lowest Support Version for this capsule update module\r
- # 000.000.000.000\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceBuildTimeLowestSupportedVersion|0x00000000\r
-\r
- gPlatformModuleTokenSpaceGuid.PcdSystemFirmwareFmpLowestSupportedVersion|0x00000000\r
- gPlatformModuleTokenSpaceGuid.PcdSystemFirmwareFmpVersion|0x00000000\r
- gPlatformModuleTokenSpaceGuid.PcdSystemFirmwareFmpVersionString|"000.000.000.000"\r
-\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceProgressWatchdogTimeInSeconds|4\r
-\r
- #\r
- # Capsule Update Progress Bar Color. Set to Purple (RGB) (255, 0, 255)\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceProgressColor|0x00FF00FF\r
-\r
- #\r
- # Certificates used to authenticate capsule update image\r
- #\r
- !include Vlv2TbltDevicePkg/FmpCertificate.dsc\r
-\r
- <LibraryClasses>\r
- #\r
- # Generic libraries that are used "as is" by all FMP modules\r
- #\r
- FmpPayloadHeaderLib|FmpDevicePkg/Library/FmpPayloadHeaderLibV1/FmpPayloadHeaderLibV1.inf\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibPkcs7/FmpAuthenticationLibPkcs7.inf\r
- #\r
- # Platform specific capsule policy library\r
- #\r
- CapsuleUpdatePolicyLib|FmpDevicePkg/Library/CapsuleUpdatePolicyLibNull/CapsuleUpdatePolicyLibNull.inf\r
- #\r
- # Device specific library that processes a capsule and updates the FW storage device\r
- #\r
- FmpDeviceLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/FmpDeviceLib/FmpDeviceLib.inf\r
- }\r
+++ /dev/null
-#/** @file\r
-# FmpDxe driver for Red Sample device firmware update.\r
-#\r
-# Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
- FmpDevicePkg/FmpDxe/FmpDxe.inf {\r
- <Defines>\r
- #\r
- # ESRT and FMP GUID for sample device capsule update\r
- #\r
- FILE_GUID = $(FMP_RED_SAMPLE_DEVICE)\r
- <PcdsFixedAtBuild>\r
- #\r
- # Unicode name string that is used to populate FMP Image Descriptor for this capsule update module\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceImageIdName|L"Sample Firmware Device"\r
-\r
- #\r
- # ESRT and FMP Lowest Support Version for this capsule update module\r
- # 000.000.000.000\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceBuildTimeLowestSupportedVersion|0x00000000\r
-\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceProgressWatchdogTimeInSeconds|2\r
-\r
- #\r
- # Capsule Update Progress Bar Color. Set to Blue (RGB) (255, 0, 0)\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceProgressColor|0x00FF0000\r
-\r
- #\r
- # Certificates used to authenticate capsule update image\r
- #\r
- !include Vlv2TbltDevicePkg/FmpCertificate.dsc\r
-\r
- <LibraryClasses>\r
- #\r
- # Generic libraries that are used "as is" by all FMP modules\r
- #\r
- FmpPayloadHeaderLib|FmpDevicePkg/Library/FmpPayloadHeaderLibV1/FmpPayloadHeaderLibV1.inf\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibPkcs7/FmpAuthenticationLibPkcs7.inf\r
- #\r
- # Platform specific capsule policy library\r
- #\r
- CapsuleUpdatePolicyLib|FmpDevicePkg/Library/CapsuleUpdatePolicyLibNull/CapsuleUpdatePolicyLibNull.inf\r
- #\r
- # Device specific library that processes a capsule and updates the FW storage device\r
- #\r
- FmpDeviceLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/FmpDeviceLibSample/FmpDeviceLib.inf\r
- }\r
+++ /dev/null
-/** @file\r
- This PEIM will parse the hoblist from fsp and report them into pei core.\r
- This file contains the main entrypoint of the PEIM.\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include <PiPei.h>\r
-#include <Ppi/MasterBootMode.h>\r
-\r
-static EFI_PEI_PPI_DESCRIPTOR mPpiList[] = {\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r
- &gEfiPeiMasterBootModePpiGuid,\r
- NULL\r
- },\r
-};\r
-\r
-/**\r
- This is the entrypoint of PEIM\r
-\r
- @param FileHandle Handle of the file being invoked.\r
- @param PeiServices Describes the list of possible PEI Services.\r
-\r
- @retval EFI_SUCCESS if it completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BootModePeiEntryPoint (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- (*PeiServices)->SetBootMode(PeiServices, BOOT_WITH_FULL_CONFIGURATION);\r
-\r
- (*PeiServices)->InstallPpi (PeiServices, &mPpiList[0]);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# FSP PEI Module\r
-#\r
-# Parses the hoblist from fsp and report them into pei core. It will install\r
-# the memory as required.\r
-#\r
-# Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BootModePeim\r
- FILE_GUID = 2B1D0832-2184-4C8F-A90D-8E4AF9DE5BCD\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = BootModePeiEntryPoint\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources]\r
- BootModePei.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
-\r
-[LibraryClasses]\r
- PeimEntryPoint\r
-\r
-[Ppis]\r
- gEfiPeiMasterBootModePpiGuid\r
-\r
-[Depex]\r
- TRUE\r
+++ /dev/null
-/** @file\r
- Null instance of Platform Sec Lib.\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/PeiServicesTablePointerLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/FspPlatformInfoLib.h>\r
-\r
-#include <Guid/GuidHobFsp.h>\r
-#include <Guid/MemoryTypeInformation.h>\r
-#include <Ppi/Capsule.h>\r
-\r
-#include <PlatformFspLib.h>\r
-#include <Guid/SmramMemoryReserve.h>\r
-EFI_GUID gFspReservedMemoryResourceHobTsegGuid = {0xd038747c, 0xd00c, 0x4980, {0xb3, 0x19, 0x49, 0x01, 0x99, 0xa4, 0x7d, 0x55}};\r
-\r
-//\r
-// Additional pages are used by DXE memory manager.\r
-// It should be consistent between RetrieveRequiredMemorySize() and GetPeiMemSize()\r
-//\r
-#define PEI_ADDITIONAL_MEMORY_SIZE (16 * EFI_PAGE_SIZE)\r
-\r
-/**\r
- Get the mem size in memory type infromation table.\r
-\r
- @param PeiServices PEI Services table.\r
-\r
- @return the mem size in memory type infromation table.\r
-**/\r
-UINT64\r
-GetMemorySizeInMemoryTypeInformation (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_PEI_HOB_POINTERS Hob;\r
- EFI_MEMORY_TYPE_INFORMATION *MemoryData;\r
- UINT8 Index;\r
- UINTN TempPageNum;\r
-\r
- MemoryData = NULL;\r
- (*PeiServices)->GetHobList ((CONST EFI_PEI_SERVICES **)PeiServices, (VOID **) &Hob.Raw);\r
- while (!END_OF_HOB_LIST (Hob)) {\r
- if (Hob.Header->HobType == EFI_HOB_TYPE_GUID_EXTENSION &&\r
- CompareGuid (&Hob.Guid->Name, &gEfiMemoryTypeInformationGuid)) {\r
- MemoryData = (EFI_MEMORY_TYPE_INFORMATION *) (Hob.Raw + sizeof (EFI_HOB_GENERIC_HEADER) + sizeof (EFI_GUID));\r
- break;\r
- }\r
-\r
- Hob.Raw = GET_NEXT_HOB (Hob);\r
- }\r
-\r
- if (MemoryData == NULL) {\r
- return 0;\r
- }\r
-\r
- TempPageNum = 0;\r
- for (Index = 0; MemoryData[Index].Type != EfiMaxMemoryType; Index++) {\r
- //\r
- // Accumulate default memory size requirements\r
- //\r
- TempPageNum += MemoryData[Index].NumberOfPages;\r
- }\r
-\r
- return TempPageNum * EFI_PAGE_SIZE;\r
-}\r
-\r
-/**\r
- Get the mem size need to be reserved in PEI phase.\r
-\r
- @param PeiServices PEI Services table.\r
-\r
- @return the mem size need to be reserved in PEI phase.\r
-**/\r
-UINT64\r
-RetrieveRequiredMemorySize (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- UINT64 Size;\r
-\r
- Size = GetMemorySizeInMemoryTypeInformation (PeiServices);\r
- return Size + PEI_ADDITIONAL_MEMORY_SIZE;\r
-}\r
-\r
-/**\r
- Get the mem size need to be consumed and reserved in PEI phase.\r
-\r
- @param PeiServices PEI Services table.\r
- @param BootMode Current boot mode.\r
-\r
- @return the mem size need to be consumed and reserved in PEI phase.\r
-**/\r
-UINT64\r
-GetPeiMemSize (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN UINT32 BootMode\r
- )\r
-{\r
- UINT64 Size;\r
- UINT64 MinSize;\r
-\r
- if (BootMode == BOOT_IN_RECOVERY_MODE) {\r
- return PcdGet32 (PcdPeiRecoveryMinMemSize);\r
- }\r
-\r
- Size = GetMemorySizeInMemoryTypeInformation (PeiServices);\r
-\r
- if (BootMode == BOOT_ON_FLASH_UPDATE) {\r
- //\r
- // Maybe more size when in CapsuleUpdate phase ?\r
- //\r
- MinSize = PcdGet32 (PcdPeiMinMemSize);\r
- } else {\r
- MinSize = PcdGet32 (PcdPeiMinMemSize);\r
- }\r
-\r
- return MinSize + Size + PEI_ADDITIONAL_MEMORY_SIZE;\r
-}\r
-\r
-/**\r
- BIOS process FspBobList.\r
-\r
- @param FspHobList Pointer to the HOB data structure produced by FSP.\r
-\r
- @return If platform process the FSP hob list successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FspHobProcessForMemoryResource (\r
- IN VOID *FspHobList\r
- )\r
-{\r
- EFI_PEI_HOB_POINTERS Hob;\r
- UINT64 LowMemorySize;\r
- UINT64 FspMemorySize;\r
- EFI_PHYSICAL_ADDRESS FspMemoryBase;\r
- UINT64 PeiMemSize;\r
- EFI_PHYSICAL_ADDRESS PeiMemBase;\r
- UINT64 S3PeiMemSize;\r
- EFI_PHYSICAL_ADDRESS S3PeiMemBase;\r
- BOOLEAN FoundFspMemHob;\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE BootMode;\r
- PEI_CAPSULE_PPI *Capsule;\r
- VOID *CapsuleBuffer;\r
- UINTN CapsuleBufferLength;\r
- UINT64 RequiredMemSize;\r
- EFI_PEI_SERVICES **PeiServices;\r
- UINT64 TsegSize;\r
- EFI_PHYSICAL_ADDRESS TsegBase;\r
- BOOLEAN FoundTsegHob;\r
-\r
- PeiServices = (EFI_PEI_SERVICES **)GetPeiServicesTablePointer ();\r
-\r
- PeiServicesGetBootMode (&BootMode);\r
-\r
- PeiMemBase = 0;\r
- LowMemorySize = 0;\r
- FspMemorySize = 0;\r
- FspMemoryBase = 0;\r
- FoundFspMemHob = FALSE;\r
- TsegSize = 0;\r
- TsegBase = 0;\r
- FoundTsegHob = FALSE;\r
-\r
- //\r
- // Parse the hob list from fsp\r
- // Report all the resource hob except the memory between 1M and 4G\r
- //\r
- Hob.Raw = (UINT8 *)(UINTN)FspHobList;\r
- DEBUG((DEBUG_INFO, "FspHobList - 0x%x\n", FspHobList));\r
-\r
- while ((Hob.Raw = GetNextHob (EFI_HOB_TYPE_RESOURCE_DESCRIPTOR, Hob.Raw)) != NULL) {\r
- DEBUG((DEBUG_INFO, "\nResourceType: 0x%x\n", Hob.ResourceDescriptor->ResourceType));\r
- if ((Hob.ResourceDescriptor->ResourceType == EFI_RESOURCE_SYSTEM_MEMORY) ||\r
- (Hob.ResourceDescriptor->ResourceType == EFI_RESOURCE_MEMORY_RESERVED)) {\r
- DEBUG((DEBUG_INFO, "ResourceAttribute: 0x%x\n", Hob.ResourceDescriptor->ResourceAttribute));\r
- DEBUG((DEBUG_INFO, "PhysicalStart: 0x%x\n", Hob.ResourceDescriptor->PhysicalStart));\r
- DEBUG((DEBUG_INFO, "ResourceLength: 0x%x\n", Hob.ResourceDescriptor->ResourceLength));\r
- DEBUG((DEBUG_INFO, "Owner: %g\n\n", &Hob.ResourceDescriptor->Owner));\r
- }\r
-\r
- if ((Hob.ResourceDescriptor->ResourceType == EFI_RESOURCE_SYSTEM_MEMORY) // Found the low memory length below 4G\r
- && (Hob.ResourceDescriptor->PhysicalStart >= BASE_1MB)\r
- && (Hob.ResourceDescriptor->PhysicalStart + Hob.ResourceDescriptor->ResourceLength <= BASE_4GB)) {\r
- LowMemorySize += Hob.ResourceDescriptor->ResourceLength;\r
- Hob.Raw = GET_NEXT_HOB (Hob);\r
- continue;\r
- }\r
-\r
- if ((Hob.ResourceDescriptor->ResourceType == EFI_RESOURCE_MEMORY_RESERVED) // Found the low memory length below 4G\r
- && (Hob.ResourceDescriptor->PhysicalStart >= BASE_1MB)\r
- && (Hob.ResourceDescriptor->PhysicalStart + Hob.ResourceDescriptor->ResourceLength <= BASE_4GB)\r
- && (CompareGuid (&Hob.ResourceDescriptor->Owner, &gFspReservedMemoryResourceHobGuid))) {\r
- FoundFspMemHob = TRUE;\r
- FspMemoryBase = Hob.ResourceDescriptor->PhysicalStart;\r
- FspMemorySize = Hob.ResourceDescriptor->ResourceLength;\r
- DEBUG((DEBUG_INFO, "Find fsp mem hob, base 0x%x, len 0x%x\n", FspMemoryBase, FspMemorySize));\r
- }\r
-\r
- if ((Hob.ResourceDescriptor->ResourceType == EFI_RESOURCE_MEMORY_RESERVED) // Found the low memory length below 4G\r
- && (Hob.ResourceDescriptor->PhysicalStart >= 0x100000)\r
- && (Hob.ResourceDescriptor->PhysicalStart + Hob.ResourceDescriptor->ResourceLength <= 0x100000000)\r
- && (CompareGuid (&Hob.ResourceDescriptor->Owner, &gFspReservedMemoryResourceHobTsegGuid))) {\r
- FoundTsegHob = TRUE;\r
- TsegBase = Hob.ResourceDescriptor->PhysicalStart;\r
-\r
-\r
- if ((Hob.ResourceDescriptor->ResourceLength == 0 ) || (Hob.ResourceDescriptor->ResourceLength > 0x800000)){\r
- Hob.ResourceDescriptor->ResourceLength = 0x800000;\r
- }\r
-\r
-\r
- TsegSize = Hob.ResourceDescriptor->ResourceLength;\r
- DEBUG((EFI_D_ERROR, "Find Tseg mem hob, base 0x%lx, len 0x%lx\n", TsegBase, TsegSize));\r
- }\r
-\r
- //\r
- // Report the resource hob\r
- //\r
- BuildResourceDescriptorHob (\r
- Hob.ResourceDescriptor->ResourceType,\r
- Hob.ResourceDescriptor->ResourceAttribute,\r
- Hob.ResourceDescriptor->PhysicalStart,\r
- Hob.ResourceDescriptor->ResourceLength\r
- );\r
-\r
- Hob.Raw = GET_NEXT_HOB (Hob);\r
- }\r
-\r
- if (!FoundFspMemHob) {\r
- DEBUG((DEBUG_INFO, "Didn't find the fsp used memory information.\n"));\r
- //ASSERT(FALSE);\r
- }\r
-\r
- DEBUG((DEBUG_INFO, "LowMemorySize: 0x%x.\n", LowMemorySize));\r
- DEBUG((DEBUG_INFO, "FspMemoryBase: 0x%x.\n", FspMemoryBase));\r
- DEBUG((DEBUG_INFO, "FspMemorySize: 0x%x.\n", FspMemorySize));\r
-\r
- if (BootMode == BOOT_ON_S3_RESUME) {\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_SYSTEM_MEMORY,\r
- (\r
- EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
- EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
- // EFI_RESOURCE_ATTRIBUTE_TESTED |\r
- EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE\r
- ),\r
- BASE_1MB,\r
- LowMemorySize\r
- );\r
-\r
- Status = GetS3MemoryInfo (&S3PeiMemBase, &S3PeiMemSize);\r
- ASSERT_EFI_ERROR (Status);\r
- DEBUG((DEBUG_INFO, "S3 memory %Xh - %Xh bytes\n", S3PeiMemBase, S3PeiMemSize));\r
-\r
- //\r
- // Make sure Stack and PeiMemory are not overlap - JYAO1\r
- //\r
-\r
- Status = PeiServicesInstallPeiMemory (\r
- S3PeiMemBase,\r
- S3PeiMemSize\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } else {\r
- PeiMemSize = GetPeiMemSize (PeiServices, BootMode);\r
- DEBUG((DEBUG_INFO, "PEI memory size = %Xh bytes\n", PeiMemSize));\r
-\r
- //\r
- // Capsule mode\r
- //\r
- Capsule = NULL;\r
- CapsuleBuffer = NULL;\r
- CapsuleBufferLength = 0;\r
- if (BootMode == BOOT_ON_FLASH_UPDATE) {\r
- Status = PeiServicesLocatePpi (\r
- &gPeiCapsulePpiGuid,\r
- 0,\r
- NULL,\r
- (VOID **) &Capsule\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (Status == EFI_SUCCESS) {\r
- //\r
- // Make sure Stack and CapsuleBuffer are not overlap - JYAO1\r
- //\r
- CapsuleBuffer = (VOID *)(UINTN)BASE_1MB;\r
- CapsuleBufferLength = (UINTN)(LowMemorySize - PeiMemSize);\r
- //\r
- // Call the Capsule PPI Coalesce function to coalesce the capsule data.\r
- //\r
- Status = Capsule->Coalesce (PeiServices, &CapsuleBuffer, &CapsuleBufferLength);\r
- }\r
- }\r
-\r
- RequiredMemSize = RetrieveRequiredMemorySize (PeiServices);\r
- DEBUG((DEBUG_INFO, "Required memory size = %Xh bytes\n", RequiredMemSize));\r
-\r
- //\r
- // Report the main memory\r
- //\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_SYSTEM_MEMORY,\r
- (\r
- EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
- EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
- EFI_RESOURCE_ATTRIBUTE_TESTED |\r
- EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
- EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE\r
- ),\r
- BASE_1MB,\r
- LowMemorySize\r
- );\r
-\r
- //\r
- // Make sure Stack and CapsuleBuffer are not overlap - JYAO1\r
- //\r
-\r
- //\r
- // Install efi memory\r
- //\r
- PeiMemBase = BASE_1MB + LowMemorySize - PeiMemSize;\r
- Status = PeiServicesInstallPeiMemory (\r
- PeiMemBase,\r
- PeiMemSize - RequiredMemSize\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (Capsule != NULL) {\r
- Status = Capsule->CreateState (PeiServices, CapsuleBuffer, CapsuleBufferLength);\r
- }\r
- }\r
-\r
- //\r
- // Report GUIDed HOB for reserving SMRAM regions\r
- //\r
- if (FoundTsegHob) {\r
- EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *SmramHobDescriptorBlock;\r
-\r
- SmramHobDescriptorBlock = BuildGuidHob (\r
- &gEfiSmmPeiSmramMemoryReserveGuid,\r
- sizeof (EFI_SMRAM_HOB_DESCRIPTOR_BLOCK)\r
- );\r
- ASSERT (SmramHobDescriptorBlock != NULL);\r
-\r
- SmramHobDescriptorBlock->NumberOfSmmReservedRegions = 1;\r
-\r
- SmramHobDescriptorBlock->Descriptor[0].PhysicalStart = TsegBase;\r
- SmramHobDescriptorBlock->Descriptor[0].CpuStart = TsegBase;\r
- SmramHobDescriptorBlock->Descriptor[0].PhysicalSize = TsegSize;\r
- SmramHobDescriptorBlock->Descriptor[0].RegionState = EFI_SMRAM_CLOSED;\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- BIOS process FspBobList for other data (not Memory Resource Descriptor).\r
-\r
- @param[in] FspHobList Pointer to the HOB data structure produced by FSP.\r
-\r
- @return If platform process the FSP hob list successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FspHobProcessForOtherData (\r
- IN VOID *FspHobList\r
- )\r
-{\r
- EFI_PEI_SERVICES **PeiServices;\r
-\r
- PeiServices = (EFI_PEI_SERVICES **)GetPeiServicesTablePointer ();\r
-\r
- //\r
- // Other hob for platform\r
- //\r
- PlatformHobCreateFromFsp ((CONST EFI_PEI_SERVICES **) PeiServices, FspHobList);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- BIOS process FspBobList.\r
-\r
- @param[in] FspHobList Pointer to the HOB data structure produced by FSP.\r
-\r
- @return If platform process the FSP hob list successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FspHobProcess (\r
- IN VOID *FspHobList\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = FspHobProcessForMemoryResource (FspHobList);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- Status = FspHobProcessForOtherData (FspHobList);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-## @file\r
-#\r
-# Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PeiFspHobProcessLibVlv2\r
- FILE_GUID = C7B7070B-E5A8-4b86-9110-BDCA1095F496\r
- MODULE_TYPE = SEC\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = FspHobProcessLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-################################################################################\r
-#\r
-# Sources Section - list of files that are required for the build to succeed.\r
-#\r
-################################################################################\r
-\r
-[Sources]\r
- FspHobProcessLibVlv2.c\r
-\r
-\r
-################################################################################\r
-#\r
-# Package Dependency Section - list of Package files that are required for\r
-# this module.\r
-#\r
-################################################################################\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
- IntelFspPkg/IntelFspPkg.dec\r
- IntelFspWrapperPkg/IntelFspWrapperPkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- BaseMemoryLib\r
- HobLib\r
- DebugLib\r
- FspPlatformInfoLib\r
- PeiServicesLib\r
- PeiServicesTablePointerLib\r
- PlatformFspLib\r
-\r
-[Pcd]\r
- gFspWrapperTokenSpaceGuid.PcdPeiMinMemSize\r
- gFspWrapperTokenSpaceGuid.PcdPeiRecoveryMinMemSize\r
-\r
-[Guids]\r
- gFspReservedMemoryResourceHobGuid\r
- gEfiMemoryTypeInformationGuid\r
- gEfiSmmPeiSmramMemoryReserveGuid\r
-\r
-[Ppis]\r
- gPeiCapsulePpiGuid\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Ppi/SecPlatformInformation.h>\r
-#include <Ppi/SecPerformance.h>\r
-#include <Ppi/TemporaryRamSupport.h>\r
-\r
-#include <Library/LocalApicLib.h>\r
-\r
-/**\r
- This interface conveys state information out of the Security (SEC) phase into PEI.\r
-\r
- @param PeiServices Pointer to the PEI Services Table.\r
- @param StructureSize Pointer to the variable describing size of the input buffer.\r
- @param PlatformInformationRecord Pointer to the EFI_SEC_PLATFORM_INFORMATION_RECORD.\r
-\r
- @retval EFI_SUCCESS The data was successfully returned.\r
- @retval EFI_BUFFER_TOO_SMALL The buffer was too small.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SecPlatformInformation (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT UINT64 *StructureSize,\r
- OUT EFI_SEC_PLATFORM_INFORMATION_RECORD *PlatformInformationRecord\r
- );\r
-\r
-/**\r
- This interface conveys performance information out of the Security (SEC) phase into PEI.\r
-\r
- This service is published by the SEC phase. The SEC phase handoff has an optional\r
- EFI_PEI_PPI_DESCRIPTOR list as its final argument when control is passed from SEC into the\r
- PEI Foundation. As such, if the platform supports collecting performance data in SEC,\r
- this information is encapsulated into the data structure abstracted by this service.\r
- This information is collected for the boot-strap processor (BSP) on IA-32.\r
-\r
- @param[in] PeiServices The pointer to the PEI Services Table.\r
- @param[in] This The pointer to this instance of the PEI_SEC_PERFORMANCE_PPI.\r
- @param[out] Performance The pointer to performance data collected in SEC phase.\r
-\r
- @retval EFI_SUCCESS The data was successfully returned.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SecGetPerformance (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SEC_PERFORMANCE_PPI *This,\r
- OUT FIRMWARE_SEC_PERFORMANCE *Performance\r
- );\r
-\r
-/**\r
- This service of the TEMPORARY_RAM_SUPPORT_PPI that migrates temporary RAM into\r
- permanent memory.\r
-\r
- @param PeiServices Pointer to the PEI Services Table.\r
- @param TemporaryMemoryBase Source Address in temporary memory from which the SEC or PEIM will copy the\r
- Temporary RAM contents.\r
- @param PermanentMemoryBase Destination Address in permanent memory into which the SEC or PEIM will copy the\r
- Temporary RAM contents.\r
- @param CopySize Amount of memory to migrate from temporary to permanent memory.\r
-\r
- @retval EFI_SUCCESS The data was successfully returned.\r
- @retval EFI_INVALID_PARAMETER PermanentMemoryBase + CopySize > TemporaryMemoryBase when\r
- TemporaryMemoryBase > PermanentMemoryBase.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SecTemporaryRamSupport (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PHYSICAL_ADDRESS TemporaryMemoryBase,\r
- IN EFI_PHYSICAL_ADDRESS PermanentMemoryBase,\r
- IN UINTN CopySize\r
- );\r
-\r
-EFI_SEC_PLATFORM_INFORMATION_PPI mSecPlatformInformationPpi = {\r
- SecPlatformInformation\r
-};\r
-\r
-PEI_SEC_PERFORMANCE_PPI mSecPerformancePpi = {\r
- SecGetPerformance\r
-};\r
-\r
-EFI_PEI_TEMPORARY_RAM_SUPPORT_PPI gSecTemporaryRamSupportPpi = {\r
- SecTemporaryRamSupport\r
-};\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPeiSecPlatformPpi[] = {\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI,\r
- &gEfiSecPlatformInformationPpiGuid,\r
- &mSecPlatformInformationPpi\r
- },\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI,\r
- &gPeiSecPerformancePpiGuid,\r
- &mSecPerformancePpi\r
- },\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r
- &gEfiTemporaryRamSupportPpiGuid,\r
- &gSecTemporaryRamSupportPpi\r
- },\r
-};\r
-\r
-/**\r
- A developer supplied function to perform platform specific operations.\r
-\r
- It's a developer supplied function to perform any operations appropriate to a\r
- given platform. It's invoked just before passing control to PEI core by SEC\r
- core. Platform developer may modify the SecCoreData passed to PEI Core.\r
- It returns a platform specific PPI list that platform wishes to pass to PEI core.\r
- The Generic SEC core module will merge this list to join the final list passed to\r
- PEI core.\r
-\r
- @param SecCoreData The same parameter as passing to PEI core. It\r
- could be overridden by this function.\r
-\r
- @return The platform specific PPI list to be passed to PEI core or\r
- NULL if there is no need of such platform specific PPI list.\r
-\r
-**/\r
-EFI_PEI_PPI_DESCRIPTOR *\r
-EFIAPI\r
-SecPlatformMain (\r
- IN OUT EFI_SEC_PEI_HAND_OFF *SecCoreData\r
- )\r
-{\r
- EFI_PEI_PPI_DESCRIPTOR *PpiList;\r
-\r
- InitializeApicTimer (0, (UINT32) -1, TRUE, 5);\r
-\r
- PpiList = &mPeiSecPlatformPpi[0];\r
-\r
- return PpiList;\r
-}\r
+++ /dev/null
-## @file\r
-#\r
-# Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SecPeiFspPlatformSecLibVlv2\r
- FILE_GUID = 6653876C-F6A1-45BB-A027-20455093BC6D\r
- MODULE_TYPE = SEC\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = FspPlatformSecLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-################################################################################\r
-#\r
-# Sources Section - list of files that are required for the build to succeed.\r
-#\r
-################################################################################\r
-\r
-[Sources]\r
- FspPlatformSecLibVlv2.c\r
- SecRamInitData.c\r
- SaveSecContext.c\r
- SecPlatformInformation.c\r
- SecGetPerformance.c\r
- SecTempRamSupport.c\r
- PlatformInit.c\r
- UartInit.c\r
-\r
-[Sources.IA32]\r
- Ia32/SecEntry.asm\r
- Ia32/PeiCoreEntry.asm\r
- Ia32/AsmSaveSecContext.asm\r
- Ia32/Stack.asm\r
-\r
-################################################################################\r
-#\r
-# Package Dependency Section - list of Package files that are required for\r
-# this module.\r
-#\r
-################################################################################\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- UefiCpuPkg/UefiCpuPkg.dec\r
- IntelFspWrapperPkg/IntelFspWrapperPkg.dec\r
-\r
-[LibraryClasses]\r
- LocalApicLib\r
- SerialPortLib\r
-\r
-[Ppis]\r
- gEfiSecPlatformInformationPpiGuid\r
- gPeiSecPerformancePpiGuid\r
- gEfiTemporaryRamSupportPpiGuid\r
-\r
-[Pcd]\r
- gFspWrapperTokenSpaceGuid.PcdPeiTemporaryRamStackSize\r
- gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase\r
- gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize\r
-\r
-[FixedPcd]\r
- gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress\r
- gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize\r
- gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset\r
- gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress\r
- gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize\r
+++ /dev/null
-;------------------------------------------------------------------------------\r
-;\r
-; Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-; Module Name:\r
-;\r
-; SecEntry.asm\r
-;\r
-; Abstract:\r
-;\r
-; This is the code that goes from real-mode to protected mode.\r
-; It consumes the reset vector, calls two basic APIs from FSP binary.\r
-;\r
-;------------------------------------------------------------------------------\r
-\r
-.686p\r
-.xmm\r
-.model flat,c\r
-.code\r
-\r
-;----------------------------------------------------------------------------\r
-; MMX Usage:\r
-; MM0 = BIST State\r
-; MM5 = Save time-stamp counter value high32bit\r
-; MM6 = Save time-stamp counter value low32bit.\r
-;\r
-; It should be same as SecEntry.asm and PeiCoreEntry.asm.\r
-;----------------------------------------------------------------------------\r
-\r
-AsmSaveBistValue PROC PUBLIC\r
- mov eax, [esp+4]\r
- movd mm0, eax\r
- ret\r
-AsmSaveBistValue ENDP\r
-\r
-AsmSaveTickerValue PROC PUBLIC\r
- mov eax, [esp+4]\r
- movd mm6, eax\r
- mov eax, [esp+8]\r
- movd mm5, eax\r
- ret\r
-AsmSaveTickerValue ENDP\r
-\r
-END\r
+++ /dev/null
-;------------------------------------------------------------------------------\r
-;\r
-; Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-; Module Name:\r
-;\r
-; Fsp.inc\r
-;\r
-; Abstract:\r
-;\r
-; Fsp related definitions\r
-;\r
-;------------------------------------------------------------------------------\r
-\r
-\r
-;\r
-; Fv Header\r
-;\r
-FVH_SIGINATURE_OFFSET EQU 028h\r
-FVH_SIGINATURE_VALID_VALUE EQU 04856465Fh ; valid signature:_FVH\r
-FVH_HEADER_LENGTH_OFFSET EQU 030h\r
-FVH_EXTHEADER_OFFSET_OFFSET EQU 034h\r
-FVH_EXTHEADER_SIZE_OFFSET EQU 010h\r
-\r
-;\r
-; Ffs Header\r
-;\r
-FSP_HEADER_GUID_DWORD1 EQU 0912740BEh\r
-FSP_HEADER_GUID_DWORD2 EQU 047342284h\r
-FSP_HEADER_GUID_DWORD3 EQU 0B08471B9h\r
-FSP_HEADER_GUID_DWORD4 EQU 00C3F3527h\r
-FFS_HEADER_SIZE_VALUE EQU 018h\r
-\r
-;\r
-; Section Header\r
-;\r
-SECTION_HEADER_TYPE_OFFSET EQU 03h\r
-RAW_SECTION_HEADER_SIZE_VALUE EQU 04h\r
-\r
-;\r
-; Fsp Header\r
-;\r
-FSP_HEADER_IMAGEBASE_OFFSET EQU 01Ch\r
-FSP_HEADER_TEMPRAMINIT_OFFSET EQU 030h\r
+++ /dev/null
-;------------------------------------------------------------------------------\r
-;\r
-; Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-; Module Name:\r
-;\r
-; SecEntry.asm\r
-;\r
-; Abstract:\r
-;\r
-; This is the code that goes from real-mode to protected mode.\r
-; It consumes the reset vector, calls two basic APIs from FSP binary.\r
-;\r
-;------------------------------------------------------------------------------\r
-\r
-.686p\r
-.xmm\r
-.model flat, c\r
-.code\r
-\r
-EXTRN SecStartup:NEAR\r
-EXTRN PlatformInit:NEAR\r
-\r
-CallPeiCoreEntryPoint PROC PUBLIC\r
- ;\r
- ; Obtain the hob list pointer\r
- ;\r
- mov eax, [esp+4]\r
- ;\r
- ; Obtain the stack information\r
- ; ECX: start of range\r
- ; EDX: end of range\r
- ;\r
- mov ecx, [esp+8]\r
- mov edx, [esp+0Ch]\r
-\r
- ;\r
- ; Platform init\r
- ;\r
- pushad\r
- push edx\r
- push ecx\r
- push eax\r
- call PlatformInit\r
- pop eax\r
- pop eax\r
- pop eax\r
- popad\r
-\r
- ;\r
- ; Set stack top pointer\r
- ;\r
- mov esp, edx\r
-\r
- ;\r
- ; Push the hob list pointer\r
- ;\r
- push eax\r
-\r
- ;\r
- ; Save the value\r
- ; ECX: start of range\r
- ; EDX: end of range\r
- ;\r
- mov ebp, esp\r
- push ecx\r
- push edx\r
-\r
- ;\r
- ; Push processor count to stack first, then BIST status (AP then BSP)\r
- ;\r
- mov eax, 1\r
- cpuid\r
- shr ebx, 16\r
- and ebx, 0000000FFh\r
- cmp bl, 1\r
- jae PushProcessorCount\r
-\r
- ;\r
- ; Some processors report 0 logical processors. Effectively 0 = 1.\r
- ; So we fix up the processor count\r
- ;\r
- inc ebx\r
-\r
-PushProcessorCount:\r
- push ebx\r
-\r
- ;\r
- ; We need to implement a long-term solution for BIST capture. For now, we just copy BSP BIST\r
- ; for all processor threads\r
- ;\r
- xor ecx, ecx\r
- mov cl, bl\r
-PushBist:\r
- movd eax, mm0\r
- push eax\r
- loop PushBist\r
-\r
- ; Save Time-Stamp Counter\r
- movd eax, mm5\r
- push eax\r
-\r
- movd eax, mm6\r
- push eax\r
-\r
- ;\r
- ; Pass entry point of the PEI core\r
- ;\r
- mov edi, 0FFFFFFE0h\r
- push DWORD PTR ds:[edi]\r
-\r
- ;\r
- ; Pass BFV into the PEI Core\r
- ;\r
- mov edi, 0FFFFFFFCh\r
- push DWORD PTR ds:[edi]\r
-\r
- ;\r
- ; Pass stack size into the PEI Core\r
- ;\r
- mov ecx, [ebp - 4]\r
- mov edx, [ebp - 8]\r
- push ecx ; RamBase\r
-\r
- sub edx, ecx\r
- push edx ; RamSize\r
-\r
- ;\r
- ; Pass Control into the PEI Core\r
- ;\r
- call SecStartup\r
-CallPeiCoreEntryPoint ENDP\r
-\r
-END\r
+++ /dev/null
-;------------------------------------------------------------------------------\r
-;\r
-; Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-; Module Name:\r
-;\r
-; SecEntry.asm\r
-;\r
-; Abstract:\r
-;\r
-; This is the code that goes from real-mode to protected mode.\r
-; It consumes the reset vector, calls two basic APIs from FSP binary.\r
-;\r
-;------------------------------------------------------------------------------\r
- INCLUDE Fsp.inc\r
-\r
-.686p\r
-.xmm\r
-.model small, c\r
-\r
-EXTRN CallPeiCoreEntryPoint:NEAR\r
-EXTRN TempRamInitParams:FAR\r
-\r
-; Pcds\r
-EXTRN PcdGet32 (PcdFlashFvFspBase):DWORD\r
-EXTRN PcdGet32 (PcdFlashFvFspSize):DWORD\r
-\r
-_TEXT_REALMODE SEGMENT PARA PUBLIC USE16 'CODE'\r
- ASSUME CS:_TEXT_REALMODE, DS:_TEXT_REALMODE\r
-\r
-;----------------------------------------------------------------------------\r
-;\r
-; Procedure: _ModuleEntryPoint\r
-;\r
-; Input: None\r
-;\r
-; Output: None\r
-;\r
-; Destroys: Assume all registers\r
-;\r
-; Description:\r
-;\r
-; Transition to non-paged flat-model protected mode from a\r
-; hard-coded GDT that provides exactly two descriptors.\r
-; This is a bare bones transition to protected mode only\r
-; used for a while in PEI and possibly DXE.\r
-;\r
-; After enabling protected mode, a far jump is executed to\r
-; transfer to PEI using the newly loaded GDT.\r
-;\r
-; Return: None\r
-;\r
-; MMX Usage:\r
-; MM0 = BIST State\r
-; MM5 = Save time-stamp counter value high32bit\r
-; MM6 = Save time-stamp counter value low32bit.\r
-;\r
-;----------------------------------------------------------------------------\r
-\r
-align 4\r
-_ModuleEntryPoint PROC NEAR C PUBLIC\r
- fninit ; clear any pending Floating point exceptions\r
- ;\r
- ; Store the BIST value in mm0\r
- ;\r
- movd mm0, eax\r
-\r
- ;\r
- ; Save time-stamp counter value\r
- ; rdtsc load 64bit time-stamp counter to EDX:EAX\r
- ;\r
- rdtsc\r
- movd mm5, edx\r
- movd mm6, eax\r
-\r
- ;\r
- ; Load the GDT table in GdtDesc\r
- ;\r
- mov esi, OFFSET GdtDesc\r
- DB 66h\r
- lgdt fword ptr cs:[si]\r
-\r
- ;\r
- ; Transition to 16 bit protected mode\r
- ;\r
- mov eax, cr0 ; Get control register 0\r
- or eax, 00000003h ; Set PE bit (bit #0) & MP bit (bit #1)\r
- mov cr0, eax ; Activate protected mode\r
-\r
- mov eax, cr4 ; Get control register 4\r
- or eax, 00000600h ; Set OSFXSR bit (bit #9) & OSXMMEXCPT bit (bit #10)\r
- mov cr4, eax\r
-\r
- ;\r
- ; Now we're in 16 bit protected mode\r
- ; Set up the selectors for 32 bit protected mode entry\r
- ;\r
- mov ax, SYS_DATA_SEL\r
- mov ds, ax\r
- mov es, ax\r
- mov fs, ax\r
- mov gs, ax\r
- mov ss, ax\r
-\r
- ;\r
- ; Transition to Flat 32 bit protected mode\r
- ; The jump to a far pointer causes the transition to 32 bit mode\r
- ;\r
- mov esi, offset ProtectedModeEntryLinearAddress\r
- jmp fword ptr cs:[si]\r
-\r
-_ModuleEntryPoint ENDP\r
-_TEXT_REALMODE ENDS\r
-\r
-_TEXT_PROTECTED_MODE SEGMENT PARA PUBLIC USE32 'CODE'\r
- ASSUME CS:_TEXT_PROTECTED_MODE, DS:_TEXT_PROTECTED_MODE\r
-\r
-;----------------------------------------------------------------------------\r
-;\r
-; Procedure: ProtectedModeEntryPoint\r
-;\r
-; Input: None\r
-;\r
-; Output: None\r
-;\r
-; Destroys: Assume all registers\r
-;\r
-; Description:\r
-;\r
-; This function handles:\r
-; Call two basic APIs from FSP binary\r
-; Initializes stack with some early data (BIST, PEI entry, etc)\r
-;\r
-; Return: None\r
-;\r
-;----------------------------------------------------------------------------\r
-\r
-align 4\r
-ProtectedModeEntryPoint PROC NEAR PUBLIC\r
-\r
- ; Find the fsp info header\r
- mov edi, PcdGet32 (PcdFlashFvFspBase)\r
- mov ecx, PcdGet32 (PcdFlashFvFspSize)\r
-\r
- mov eax, dword ptr [edi + FVH_SIGINATURE_OFFSET]\r
- cmp eax, FVH_SIGINATURE_VALID_VALUE\r
- jnz FspHeaderNotFound\r
-\r
- xor eax, eax\r
- mov ax, word ptr [edi + FVH_EXTHEADER_OFFSET_OFFSET]\r
- cmp ax, 0\r
- jnz FspFvExtHeaderExist\r
-\r
- xor eax, eax\r
- mov ax, word ptr [edi + FVH_HEADER_LENGTH_OFFSET] ; Bypass Fv Header\r
- add edi, eax\r
- jmp FspCheckFfsHeader\r
-\r
-FspFvExtHeaderExist:\r
- add edi, eax\r
- mov eax, dword ptr [edi + FVH_EXTHEADER_SIZE_OFFSET] ; Bypass Ext Fv Header\r
- add edi, eax\r
-\r
- ; Round up to 8 byte alignment\r
- mov eax, edi\r
- and al, 07h\r
- jz FspCheckFfsHeader\r
-\r
- and edi, 0FFFFFFF8h\r
- add edi, 08h\r
-\r
-FspCheckFfsHeader:\r
- ; Check the ffs guid\r
- mov eax, dword ptr [edi]\r
- cmp eax, FSP_HEADER_GUID_DWORD1\r
- jnz FspHeaderNotFound\r
-\r
- mov eax, dword ptr [edi + 4]\r
- cmp eax, FSP_HEADER_GUID_DWORD2\r
- jnz FspHeaderNotFound\r
-\r
- mov eax, dword ptr [edi + 8]\r
- cmp eax, FSP_HEADER_GUID_DWORD3\r
- jnz FspHeaderNotFound\r
-\r
- mov eax, dword ptr [edi + 0Ch]\r
- cmp eax, FSP_HEADER_GUID_DWORD4\r
- jnz FspHeaderNotFound\r
-\r
- add edi, FFS_HEADER_SIZE_VALUE ; Bypass the ffs header\r
-\r
- ; Check the section type as raw section\r
- mov al, byte ptr [edi + SECTION_HEADER_TYPE_OFFSET]\r
- cmp al, 019h\r
- jnz FspHeaderNotFound\r
-\r
- add edi, RAW_SECTION_HEADER_SIZE_VALUE ; Bypass the section header\r
- jmp FspHeaderFound\r
-\r
-FspHeaderNotFound:\r
- jmp $\r
-\r
-FspHeaderFound:\r
- ; Get the fsp TempRamInit Api address\r
- mov eax, dword ptr [edi + FSP_HEADER_IMAGEBASE_OFFSET]\r
- add eax, dword ptr [edi + FSP_HEADER_TEMPRAMINIT_OFFSET]\r
-\r
- ; Setup the hardcode stack\r
- mov esp, OFFSET TempRamInitStack\r
-\r
- ; Call the fsp TempRamInit Api\r
- jmp eax\r
-\r
-TempRamInitDone:\r
- cmp eax, 0\r
- jnz FspApiFailed\r
-\r
- ; ECX: start of range\r
- ; EDX: end of range\r
- mov esp, edx\r
- push edx\r
- push ecx\r
- push eax ; zero - no hob list yet\r
- call CallPeiCoreEntryPoint\r
-\r
-FspApiFailed:\r
- jmp $\r
-\r
-align 10h\r
-TempRamInitStack:\r
- DD OFFSET TempRamInitDone\r
- DD OFFSET TempRamInitParams\r
-\r
-ProtectedModeEntryPoint ENDP\r
-\r
-;\r
-; ROM-based Global-Descriptor Table for the Tiano PEI Phase\r
-;\r
-align 16\r
-PUBLIC BootGdtTable\r
-\r
-;\r
-; GDT[0]: 0x00: Null entry, never used.\r
-;\r
-NULL_SEL EQU $ - GDT_BASE ; Selector [0]\r
-GDT_BASE:\r
-BootGdtTable DD 0\r
- DD 0\r
-;\r
-; Linear data segment descriptor\r
-;\r
-LINEAR_SEL EQU $ - GDT_BASE ; Selector [0x8]\r
- DW 0FFFFh ; limit 0xFFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 092h ; present, ring 0, data, expand-up, writable\r
- DB 0CFh ; page-granular, 32-bit\r
- DB 0\r
-;\r
-; Linear code segment descriptor\r
-;\r
-LINEAR_CODE_SEL EQU $ - GDT_BASE ; Selector [0x10]\r
- DW 0FFFFh ; limit 0xFFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 09Bh ; present, ring 0, data, expand-up, not-writable\r
- DB 0CFh ; page-granular, 32-bit\r
- DB 0\r
-;\r
-; System data segment descriptor\r
-;\r
-SYS_DATA_SEL EQU $ - GDT_BASE ; Selector [0x18]\r
- DW 0FFFFh ; limit 0xFFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 093h ; present, ring 0, data, expand-up, not-writable\r
- DB 0CFh ; page-granular, 32-bit\r
- DB 0\r
-\r
-;\r
-; System code segment descriptor\r
-;\r
-SYS_CODE_SEL EQU $ - GDT_BASE ; Selector [0x20]\r
- DW 0FFFFh ; limit 0xFFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 09Ah ; present, ring 0, data, expand-up, writable\r
- DB 0CFh ; page-granular, 32-bit\r
- DB 0\r
-;\r
-; Spare segment descriptor\r
-;\r
-SYS16_CODE_SEL EQU $ - GDT_BASE ; Selector [0x28]\r
- DW 0FFFFh ; limit 0xFFFFF\r
- DW 0 ; base 0\r
- DB 0Eh ; Changed from F000 to E000.\r
- DB 09Bh ; present, ring 0, code, expand-up, writable\r
- DB 00h ; byte-granular, 16-bit\r
- DB 0\r
-;\r
-; Spare segment descriptor\r
-;\r
-SYS16_DATA_SEL EQU $ - GDT_BASE ; Selector [0x30]\r
- DW 0FFFFh ; limit 0xFFFF\r
- DW 0 ; base 0\r
- DB 0\r
- DB 093h ; present, ring 0, data, expand-up, not-writable\r
- DB 00h ; byte-granular, 16-bit\r
- DB 0\r
-\r
-;\r
-; Spare segment descriptor\r
-;\r
-SPARE5_SEL EQU $ - GDT_BASE ; Selector [0x38]\r
- DW 0 ; limit 0\r
- DW 0 ; base 0\r
- DB 0\r
- DB 0 ; present, ring 0, data, expand-up, writable\r
- DB 0 ; page-granular, 32-bit\r
- DB 0\r
-GDT_SIZE EQU $ - BootGdtTable ; Size, in bytes\r
-\r
-;\r
-; GDT Descriptor\r
-;\r
-GdtDesc: ; GDT descriptor\r
- DW GDT_SIZE - 1 ; GDT limit\r
- DD OFFSET BootGdtTable ; GDT base address\r
-\r
-\r
-ProtectedModeEntryLinearAddress LABEL FWORD\r
-ProtectedModeEntryLinearOffset LABEL DWORD\r
- DD OFFSET ProtectedModeEntryPoint ; Offset of our 32 bit code\r
- DW LINEAR_CODE_SEL\r
-\r
-_TEXT_PROTECTED_MODE ENDS\r
-END\r
+++ /dev/null
-#------------------------------------------------------------------------------\r
-#\r
-# Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-# Abstract:\r
-#\r
-# Switch the stack from temporary memory to permenent memory.\r
-#\r
-#------------------------------------------------------------------------------\r
-\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EFIAPI\r
-# SecSwitchStack (\r
-# UINT32 TemporaryMemoryBase,\r
-# UINT32 PermenentMemoryBase\r
-# )#\r
-#------------------------------------------------------------------------------\r
-ASM_GLOBAL ASM_PFX (SecSwitchStack)\r
-ASM_PFX(SecSwitchStack):\r
- #\r
- # Save standard registers so they can be used to change stack\r
- #\r
- pushl %eax\r
- pushl %ebx\r
- pushl %ecx\r
- pushl %edx\r
-\r
- #\r
- # !!CAUTION!! this function address's is pushed into stack after\r
- # migration of whole temporary memory, so need save it to permenent\r
- # memory at first!\r
- #\r
- movl 20(%esp), %ebx # Save the first parameter\r
- movl 24(%esp), %ecx # Save the second parameter\r
-\r
- #\r
- # Save this function's return address into permenent memory at first.\r
- # Then, Fixup the esp point to permenent memory\r
- #\r
- movl %esp, %eax\r
- subl %ebx, %eax\r
- addl %ecx, %eax\r
- movl 0(%esp), %edx # copy pushed register's value to permenent memory\r
- movl %edx, 0(%eax)\r
- movl 4(%esp), %edx\r
- movl %edx, 4(%eax)\r
- movl 8(%esp), %edx\r
- movl %edx, 8(%eax)\r
- movl 12(%esp), %edx\r
- movl %edx, 12(%eax)\r
- movl 16(%esp), %edx # Update this function's return address into permenent memory\r
- movl %edx, 16(%eax)\r
- movl %eax, %esp # From now, esp is pointed to permenent memory\r
-\r
- #\r
- # Fixup the ebp point to permenent memory\r
- #\r
- movl %ebp, %eax\r
- subl %ebx, %eax\r
- addl %ecx, %eax\r
- movl %eax, %ebp # From now, ebp is pointed to permenent memory\r
-\r
- popl %edx\r
- popl %ecx\r
- popl %ebx\r
- popl %eax\r
- ret\r
-\r
+++ /dev/null
-;------------------------------------------------------------------------------\r
-;\r
-; Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-;\r
-; Abstract:\r
-;\r
-; Switch the stack from temporary memory to permenent memory.\r
-;\r
-;------------------------------------------------------------------------------\r
-\r
- .586p\r
- .model flat,C\r
- .code\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EFIAPI\r
-; SecSwitchStack (\r
-; UINT32 TemporaryMemoryBase,\r
-; UINT32 PermenentMemoryBase\r
-; );\r
-;------------------------------------------------------------------------------\r
-SecSwitchStack PROC\r
- ;\r
- ; Save three register: eax, ebx, ecx\r
- ;\r
- push eax\r
- push ebx\r
- push ecx\r
- push edx\r
-\r
- ;\r
- ; !!CAUTION!! this function address's is pushed into stack after\r
- ; migration of whole temporary memory, so need save it to permenent\r
- ; memory at first!\r
- ;\r
-\r
- mov ebx, [esp + 20] ; Save the first parameter\r
- mov ecx, [esp + 24] ; Save the second parameter\r
-\r
- ;\r
- ; Save this function's return address into permenent memory at first.\r
- ; Then, Fixup the esp point to permenent memory\r
- ;\r
- mov eax, esp\r
- sub eax, ebx\r
- add eax, ecx\r
- mov edx, dword ptr [esp] ; copy pushed register's value to permenent memory\r
- mov dword ptr [eax], edx\r
- mov edx, dword ptr [esp + 4]\r
- mov dword ptr [eax + 4], edx\r
- mov edx, dword ptr [esp + 8]\r
- mov dword ptr [eax + 8], edx\r
- mov edx, dword ptr [esp + 12]\r
- mov dword ptr [eax + 12], edx\r
- mov edx, dword ptr [esp + 16] ; Update this function's return address into permenent memory\r
- mov dword ptr [eax + 16], edx\r
- mov esp, eax ; From now, esp is pointed to permenent memory\r
-\r
- ;\r
- ; Fixup the ebp point to permenent memory\r
- ;\r
- mov eax, ebp\r
- sub eax, ebx\r
- add eax, ecx\r
- mov ebp, eax ; From now, ebp is pointed to permenent memory\r
-\r
- pop edx\r
- pop ecx\r
- pop ebx\r
- pop eax\r
- ret\r
-SecSwitchStack ENDP\r
-\r
- END\r
+++ /dev/null
-/** @file\r
- This PEIM will parse the hoblist from fsp and report them into pei core.\r
- This file contains the main entrypoint of the PEIM.\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include <PiPei.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/SerialPortLib.h>\r
-\r
-VOID EnableInternalUart ();\r
-\r
-VOID\r
-EFIAPI\r
-PlatformInit (\r
- IN VOID *FspHobList,\r
- IN VOID *StartOfRange,\r
- IN VOID *EndOfRange\r
- )\r
-{\r
- //\r
- // Platform initialization\r
- // Enable Serial port here\r
- //\r
- EnableInternalUart ();\r
- SerialPortInitialize ();\r
-\r
- DEBUG ((DEBUG_INFO, "PlatformInit\n"));\r
- DEBUG ((DEBUG_INFO, "FspHobList - 0x%x\n", FspHobList));\r
- DEBUG ((DEBUG_INFO, "StartOfRange - 0x%x\n", StartOfRange));\r
- DEBUG ((DEBUG_INFO, "EndOfRange - 0x%x\n", EndOfRange));\r
-}\r
+++ /dev/null
-/** @file\r
- This PEIM will parse the hoblist from fsp and report them into pei core.\r
- This file contains the main entrypoint of the PEIM.\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include <PiPei.h>\r
-#include <Library/DebugLib.h>\r
-\r
-#include <Ppi/TopOfTemporaryRam.h>\r
-#include <Ppi/SecPlatformInformation.h>\r
-\r
-/**\r
- Save BIST value before call FspInit.\r
-\r
- @param Bist BIST value.\r
-**/\r
-VOID\r
-AsmSaveBistValue (\r
- IN UINT32 Bist\r
- );\r
-\r
-/**\r
- Save Ticker value before call FspInit.\r
-\r
- @param Ticker Ticker value.\r
-**/\r
-VOID\r
-AsmSaveTickerValue (\r
- IN UINT64 Ticker\r
- );\r
-\r
-/**\r
- Save SEC context before call FspInit.\r
-\r
- @param PeiServices Pointer to PEI Services Table.\r
-**/\r
-VOID\r
-EFIAPI\r
-SaveSecContext (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- UINT32 *Bist;\r
- UINT64 *Ticker;\r
- UINT32 Size;\r
- UINT32 Count;\r
- UINT32 TopOfTemporaryRam;\r
- VOID *TopOfTemporaryRamPpi;\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((DEBUG_INFO, "SaveSecContext - 0x%x\n", PeiServices));\r
-\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gTopOfTemporaryRamPpiGuid,\r
- 0,\r
- NULL,\r
- (VOID **) &TopOfTemporaryRamPpi\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return ;\r
- }\r
-\r
- DEBUG ((DEBUG_INFO, "TopOfTemporaryRamPpi - 0x%x\n", TopOfTemporaryRamPpi));\r
-\r
- //\r
- // The entries of BIST information, together with the number of them,\r
- // reside in the bottom of stack, left untouched by normal stack operation.\r
- // This routine copies the BIST information to the buffer pointed by\r
- // PlatformInformationRecord for output.\r
- //\r
- // |--------------| <- TopOfTemporaryRam\r
- // |Number of BSPs|\r
- // |--------------|\r
- // | BIST |\r
- // |--------------|\r
- // | .... |\r
- // |--------------|\r
- // | TSC[63:32] |\r
- // |--------------|\r
- // | TSC[31:00] |\r
- // |--------------|\r
- //\r
-\r
- TopOfTemporaryRam = (UINT32)(UINTN)TopOfTemporaryRamPpi - sizeof(UINT32);\r
- TopOfTemporaryRam -= sizeof(UINT32) * 2;\r
- DEBUG ((DEBUG_INFO, "TopOfTemporaryRam - 0x%x\n", TopOfTemporaryRam));\r
- Count = *(UINT32 *)(UINTN)(TopOfTemporaryRam - sizeof(UINT32));\r
- DEBUG ((DEBUG_INFO, "Count - 0x%x\n", Count));\r
- Size = Count * sizeof (IA32_HANDOFF_STATUS);\r
- DEBUG ((DEBUG_INFO, "Size - 0x%x\n", Size));\r
-\r
- Bist = (UINT32 *)(UINTN)(TopOfTemporaryRam - sizeof(UINT32) - Size);\r
- DEBUG ((DEBUG_INFO, "Bist - 0x%x\n", *Bist));\r
- Ticker = (UINT64 *)(UINTN)(TopOfTemporaryRam - sizeof(UINT32) - Size - sizeof(UINT64));\r
- DEBUG ((DEBUG_INFO, "Ticker - 0x%lx\n", *Ticker));\r
-\r
- //\r
- // Just need record BSP\r
- //\r
- AsmSaveBistValue (*Bist);\r
- AsmSaveTickerValue (*Ticker);\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Ppi/SecPerformance.h>\r
-#include <Ppi/TopOfTemporaryRam.h>\r
-\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/DebugLib.h>\r
-\r
-/**\r
- This interface conveys performance information out of the Security (SEC) phase into PEI.\r
-\r
- This service is published by the SEC phase. The SEC phase handoff has an optional\r
- EFI_PEI_PPI_DESCRIPTOR list as its final argument when control is passed from SEC into the\r
- PEI Foundation. As such, if the platform supports collecting performance data in SEC,\r
- this information is encapsulated into the data structure abstracted by this service.\r
- This information is collected for the boot-strap processor (BSP) on IA-32.\r
-\r
- @param[in] PeiServices The pointer to the PEI Services Table.\r
- @param[in] This The pointer to this instance of the PEI_SEC_PERFORMANCE_PPI.\r
- @param[out] Performance The pointer to performance data collected in SEC phase.\r
-\r
- @retval EFI_SUCCESS The data was successfully returned.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SecGetPerformance (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_SEC_PERFORMANCE_PPI *This,\r
- OUT FIRMWARE_SEC_PERFORMANCE *Performance\r
- )\r
-{\r
- UINT32 Size;\r
- UINT32 Count;\r
- UINT32 TopOfTemporaryRam;\r
- UINT64 Ticker;\r
- VOID *TopOfTemporaryRamPpi;\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((DEBUG_INFO, "SecGetPerformance\n"));\r
-\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gTopOfTemporaryRamPpiGuid,\r
- 0,\r
- NULL,\r
- (VOID **) &TopOfTemporaryRamPpi\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- //\r
- // |--------------| <- TopOfTemporaryRam\r
- // |Number of BSPs|\r
- // |--------------|\r
- // | BIST |\r
- // |--------------|\r
- // | .... |\r
- // |--------------|\r
- // | TSC[63:32] |\r
- // |--------------|\r
- // | TSC[31:00] |\r
- // |--------------|\r
- //\r
- TopOfTemporaryRam = (UINT32)(UINTN)TopOfTemporaryRamPpi - sizeof(UINT32);\r
- TopOfTemporaryRam -= sizeof(UINT32) * 2;\r
- Count = *(UINT32 *) (UINTN) (TopOfTemporaryRam - sizeof (UINT32));\r
- Size = Count * sizeof (UINT64);\r
-\r
- Ticker = *(UINT64 *) (UINTN) (TopOfTemporaryRam - sizeof (UINT32) - Size - sizeof (UINT32) * 2);\r
- Performance->ResetEnd = GetTimeInNanoSecond (Ticker);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Ppi/SecPlatformInformation.h>\r
-#include <Ppi/TopOfTemporaryRam.h>\r
-\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-\r
-/**\r
- This interface conveys state information out of the Security (SEC) phase into PEI.\r
-\r
- @param PeiServices Pointer to the PEI Services Table.\r
- @param StructureSize Pointer to the variable describing size of the input buffer.\r
- @param PlatformInformationRecord Pointer to the EFI_SEC_PLATFORM_INFORMATION_RECORD.\r
-\r
- @retval EFI_SUCCESS The data was successfully returned.\r
- @retval EFI_BUFFER_TOO_SMALL The buffer was too small.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SecPlatformInformation (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT UINT64 *StructureSize,\r
- OUT EFI_SEC_PLATFORM_INFORMATION_RECORD *PlatformInformationRecord\r
- )\r
-{\r
- UINT32 *Bist;\r
- UINT32 Size;\r
- UINT32 Count;\r
- UINT32 TopOfTemporaryRam;\r
- VOID *TopOfTemporaryRamPpi;\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((DEBUG_INFO, "SecPlatformInformation\n"));\r
-\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gTopOfTemporaryRamPpiGuid,\r
- 0,\r
- NULL,\r
- (VOID **) &TopOfTemporaryRamPpi\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- //\r
- // The entries of BIST information, together with the number of them,\r
- // reside in the bottom of stack, left untouched by normal stack operation.\r
- // This routine copies the BIST information to the buffer pointed by\r
- // PlatformInformationRecord for output.\r
- //\r
- TopOfTemporaryRam = (UINT32)(UINTN)TopOfTemporaryRamPpi - sizeof (UINT32);\r
- TopOfTemporaryRam -= sizeof(UINT32) * 2;\r
- Count = *((UINT32 *)(UINTN) (TopOfTemporaryRam - sizeof (UINT32)));\r
- Size = Count * sizeof (IA32_HANDOFF_STATUS);\r
-\r
- if ((*StructureSize) < (UINT64) Size) {\r
- *StructureSize = Size;\r
- return EFI_BUFFER_TOO_SMALL;\r
- }\r
-\r
- *StructureSize = Size;\r
- Bist = (UINT32 *) (TopOfTemporaryRam - sizeof (UINT32) - Size);\r
-\r
- CopyMem (PlatformInformationRecord, Bist, Size);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
- Calling Fsp Apis in SEC\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <Library/PcdLib.h>\r
-\r
-GLOBAL_REMOVE_IF_UNREFERENCED CONST UINT32 TempRamInitParams[4] = {\r
- ((UINT32)FixedPcdGet64 (PcdCpuMicrocodePatchAddress) + FixedPcdGet32 (PcdFlashMicroCodeOffset)),\r
- ((UINT32)FixedPcdGet64 (PcdCpuMicrocodePatchRegionSize) - FixedPcdGet32 (PcdFlashMicroCodeOffset)),\r
- FixedPcdGet32 (PcdFlashCodeCacheAddress),\r
- FixedPcdGet32 (PcdFlashCodeCacheSize)\r
-};\r
+++ /dev/null
-/** @file\r
- C functions in SEC\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-\r
-#include <Ppi/TemporaryRamSupport.h>\r
-\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/DebugAgentLib.h>\r
-\r
-/**\r
- Switch the stack in the temporary memory to the one in the permanent memory.\r
-\r
- This function must be invoked after the memory migration immediately. The relative\r
- position of the stack in the temporary and permanent memory is same.\r
-\r
- @param TemporaryMemoryBase Base address of the temporary memory.\r
- @param PermenentMemoryBase Base address of the permanent memory.\r
-**/\r
-VOID\r
-EFIAPI\r
-SecSwitchStack (\r
- UINT32 TemporaryMemoryBase,\r
- UINT32 PermenentMemoryBase\r
- );\r
-\r
-/**\r
- This service of the TEMPORARY_RAM_SUPPORT_PPI that migrates temporary RAM into\r
- permanent memory.\r
-\r
- @param PeiServices Pointer to the PEI Services Table.\r
- @param TemporaryMemoryBase Source Address in temporary memory from which the SEC or PEIM will copy the\r
- Temporary RAM contents.\r
- @param PermanentMemoryBase Destination Address in permanent memory into which the SEC or PEIM will copy the\r
- Temporary RAM contents.\r
- @param CopySize Amount of memory to migrate from temporary to permanent memory.\r
-\r
- @retval EFI_SUCCESS The data was successfully returned.\r
- @retval EFI_INVALID_PARAMETER PermanentMemoryBase + CopySize > TemporaryMemoryBase when\r
- TemporaryMemoryBase > PermanentMemoryBase.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SecTemporaryRamSupport (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PHYSICAL_ADDRESS TemporaryMemoryBase,\r
- IN EFI_PHYSICAL_ADDRESS PermanentMemoryBase,\r
- IN UINTN CopySize\r
- )\r
-{\r
- IA32_DESCRIPTOR IdtDescriptor;\r
- VOID* OldHeap;\r
- VOID* NewHeap;\r
- VOID* OldStack;\r
- VOID* NewStack;\r
- DEBUG_AGENT_CONTEXT_POSTMEM_SEC DebugAgentContext;\r
- BOOLEAN OldStatus;\r
- UINTN PeiStackSize;\r
-\r
- PeiStackSize = (UINTN)PcdGet32 (PcdPeiTemporaryRamStackSize);\r
- if (PeiStackSize == 0) {\r
- PeiStackSize = (CopySize >> 1);\r
- }\r
-\r
- ASSERT (PeiStackSize < CopySize);\r
-\r
- //\r
- // |-------------------|---->\r
- // | Stack | PeiStackSize\r
- // |-------------------|---->\r
- // | Heap | PeiTemporayRamSize\r
- // |-------------------|----> TempRamBase\r
- //\r
- // |-------------------|---->\r
- // | Heap | PeiTemporayRamSize\r
- // |-------------------|---->\r
- // | Stack | PeiStackSize\r
- // |-------------------|----> PermanentMemoryBase\r
- //\r
-\r
- OldHeap = (VOID*)(UINTN)TemporaryMemoryBase;\r
- NewHeap = (VOID*)((UINTN)PermanentMemoryBase + PeiStackSize);\r
-\r
- OldStack = (VOID*)((UINTN)TemporaryMemoryBase + CopySize - PeiStackSize);\r
- NewStack = (VOID*)(UINTN)PermanentMemoryBase;\r
-\r
- DebugAgentContext.HeapMigrateOffset = (UINTN)NewHeap - (UINTN)OldHeap;\r
- DebugAgentContext.StackMigrateOffset = (UINTN)NewStack - (UINTN)OldStack;\r
-\r
- OldStatus = SaveAndSetDebugTimerInterrupt (FALSE);\r
-\r
- //\r
- // Initialize Debug Agent to support source level debug in PEI phase after memory ready.\r
- // It will build HOB and fix up the pointer in IDT table.\r
- //\r
- InitializeDebugAgent (DEBUG_AGENT_INIT_POSTMEM_SEC, (VOID *) &DebugAgentContext, NULL);\r
-\r
- //\r
- // Migrate Heap\r
- //\r
- CopyMem (NewHeap, OldHeap, CopySize - PeiStackSize);\r
-\r
- //\r
- // Migrate Stack\r
- //\r
- CopyMem (NewStack, OldStack, PeiStackSize);\r
-\r
-\r
- //\r
- // We need *not* fix the return address because currently,\r
- // The PeiCore is executed in flash.\r
- //\r
-\r
- //\r
- // Rebase IDT table in permanent memory\r
- //\r
- AsmReadIdtr (&IdtDescriptor);\r
- IdtDescriptor.Base = IdtDescriptor.Base - (UINTN)OldStack + (UINTN)NewStack;\r
-\r
- AsmWriteIdtr (&IdtDescriptor);\r
-\r
-\r
- //\r
- // Program MTRR\r
- //\r
-\r
- //\r
- // SecSwitchStack function must be invoked after the memory migration\r
- // immediately, also we need fixup the stack change caused by new call into\r
- // permanent memory.\r
- //\r
- SecSwitchStack (\r
- (UINT32) (UINTN) OldStack,\r
- (UINT32) (UINTN) NewStack\r
- );\r
-\r
- SaveAndSetDebugTimerInterrupt (OldStatus);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
- This PEIM will parse the hoblist from fsp and report them into pei core.\r
- This file contains the main entrypoint of the PEIM.\r
-\r
- Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-\r
-#include <PiPei.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/SerialPortLib.h>\r
-\r
-#define PCI_IDX 0xCF8\r
-#define PCI_DAT 0xCFC\r
-\r
-#define PCI_LPC_BASE (0x8000F800)\r
-#define PCI_LPC_REG(x) (PCI_LPC_BASE + (x))\r
-\r
-#define PMC_BASE_ADDRESS 0xFED03000 // PMC Memory Base Address\r
-#define R_PCH_LPC_PMC_BASE 0x44 // PBASE, 32bit, 512 Bytes\r
-#define B_PCH_LPC_PMC_BASE_EN BIT1 // Enable Bit\r
-#define R_PCH_PMC_GEN_PMCON_1 0x20 // General PM Configuration 1\r
-#define B_PCH_PMC_GEN_PMCON_SUS_PWR_FLR BIT14 // SUS Well Power Failure\r
-#define B_PCH_PMC_GEN_PMCON_PWROK_FLR BIT16 // PWROK Failure\r
-\r
-#define R_PCH_LPC_UART_CTRL 0x80 // UART Control\r
-#define B_PCH_LPC_UART_CTRL_COM1_EN BIT0 // COM1 Enable\r
-\r
-#define ILB_BASE_ADDRESS 0xFED08000 // ILB Memory Base Address\r
-#define R_PCH_ILB_IRQE 0x88 // IRQ Enable Control\r
-\r
-#define IO_BASE_ADDRESS 0xFED0C000 // IO Memory Base Address\r
-\r
-#define V_PCH_ILB_IRQE_UARTIRQEN_IRQ3 BIT3 // UART IRQ3 Enable\r
-#define V_PCH_ILB_IRQE_UARTIRQEN_IRQ4 BIT4 // UART IRQ4 Enable\r
-#define PCIEX_BASE_ADDRESS 0xE0000000\r
-#define PCI_EXPRESS_BASE_ADDRESS PCIEX_BASE_ADDRESS\r
-#define PciD31F0RegBase PCIEX_BASE_ADDRESS + (UINT32) (31 << 15)\r
-#define SB_RCBA 0xfed1c000\r
-\r
-typedef enum {\r
- PchA0 = 0,\r
- PchA1 = 1,\r
- PchB0 = 2,\r
- PchB1 = 3,\r
- PchB2 = 4,\r
- PchB3 = 5,\r
- PchC0 = 6,\r
- PchSteppingMax\r
-} PCH_STEPPING;\r
-\r
-#define MmPciAddress( Segment, Bus, Device, Function, Register ) \\r
- ( (UINTN)PCI_EXPRESS_BASE_ADDRESS + \\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) + \\r
- (UINTN)(Register) \\r
- )\r
-\r
-#define DEFAULT_PCI_BUS_NUMBER_PCH 0\r
-#define PCI_DEVICE_NUMBER_PCH_LPC 31\r
-#define PCI_FUNCTION_NUMBER_PCH_LPC 0\r
-\r
-#define R_PCH_LPC_RID_CC 0x08 // Revision ID & Class Code\r
-\r
-#define V_PCH_LPC_RID_0 0x01 // A0 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_1 0x02 // A0 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_2 0x03 // A1 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_3 0x04 // A1 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_4 0x05 // B0 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_5 0x06 // B0 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_6 0x07 // B1 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_7 0x08 // B1 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_8 0x09 // B2 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_9 0x0A // B2 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_A 0x0B // B3 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_B 0x0C // B3 Stepping (25 x 27)\r
-#define V_PCH_LPC_RID_C 0x0D // C0 Stepping (17 x 17)\r
-#define V_PCH_LPC_RID_D 0x0E // C0 Stepping (25 x 27)\r
-\r
-/**\r
- Return Pch stepping type\r
-\r
- @param[in] None\r
-\r
- @retval PCH_STEPPING Pch stepping type\r
-\r
-**/\r
-PCH_STEPPING\r
-EFIAPI\r
-PchStepping (\r
- VOID\r
- )\r
-{\r
- UINT8 RevId;\r
-\r
- RevId = MmioRead8 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_RID_CC)\r
- );\r
-\r
- switch (RevId) {\r
- case V_PCH_LPC_RID_0:\r
- case V_PCH_LPC_RID_1:\r
- return PchA0;\r
- break;\r
-\r
- case V_PCH_LPC_RID_2:\r
- case V_PCH_LPC_RID_3:\r
- return PchA1;\r
- break;\r
-\r
- case V_PCH_LPC_RID_4:\r
- case V_PCH_LPC_RID_5:\r
- return PchB0;\r
- break;\r
-\r
- case V_PCH_LPC_RID_6:\r
- case V_PCH_LPC_RID_7:\r
- return PchB1;\r
- break;\r
-\r
- case V_PCH_LPC_RID_8:\r
- case V_PCH_LPC_RID_9:\r
- return PchB2;\r
- break;\r
-\r
- case V_PCH_LPC_RID_A:\r
- case V_PCH_LPC_RID_B:\r
- return PchB3;\r
- break;\r
-\r
- case V_PCH_LPC_RID_C:\r
- case V_PCH_LPC_RID_D:\r
- return PchC0;\r
- break;\r
-\r
- default:\r
- return PchSteppingMax;\r
- break;\r
-\r
- }\r
-}\r
-\r
-/**\r
- Enable legacy decoding on ICH6\r
-\r
- @param[in] none\r
-\r
- @retval EFI_SUCCESS Always returns success.\r
-\r
-**/\r
-VOID\r
-EnableInternalUart(\r
- VOID\r
- )\r
-{\r
-\r
- //\r
- // Program and enable PMC Base.\r
- //\r
- IoWrite32 (PCI_IDX, PCI_LPC_REG(R_PCH_LPC_PMC_BASE));\r
- IoWrite32 (PCI_DAT, (PMC_BASE_ADDRESS | B_PCH_LPC_PMC_BASE_EN));\r
-\r
- //\r
- // Enable COM1 for debug message output.\r
- //\r
- MmioAndThenOr32 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1, (UINT32) (~(B_PCH_PMC_GEN_PMCON_SUS_PWR_FLR + B_PCH_PMC_GEN_PMCON_PWROK_FLR)), BIT24);\r
-\r
- //\r
- // Silicon Steppings\r
- //\r
- if (PchStepping()>= PchB0)\r
- MmioOr8 (ILB_BASE_ADDRESS + R_PCH_ILB_IRQE, (UINT8) V_PCH_ILB_IRQE_UARTIRQEN_IRQ4);\r
- else\r
- MmioOr8 (ILB_BASE_ADDRESS + R_PCH_ILB_IRQE, (UINT8) V_PCH_ILB_IRQE_UARTIRQEN_IRQ3);\r
- MmioAnd32(IO_BASE_ADDRESS + 0x0520, (UINT32)~(0x00000187));\r
- MmioOr32 (IO_BASE_ADDRESS + 0x0520, (UINT32)0x81); // UART3_RXD-L\r
- MmioAnd32(IO_BASE_ADDRESS + 0x0530, (UINT32)~(0x00000007));\r
- MmioOr32 (IO_BASE_ADDRESS + 0x0530, (UINT32)0x1); // UART3_RXD-L\r
- MmioOr8 (PciD31F0RegBase + R_PCH_LPC_UART_CTRL, (UINT8) B_PCH_LPC_UART_CTRL_COM1_EN);\r
-\r
- SerialPortInitialize ();\r
- SerialPortWrite ((UINT8 *)"EnableInternalUart!\r\n", sizeof("EnableInternalUart!\r\n") - 1);\r
-\r
- return ;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- FvInfoPei.c\r
-\r
-Abstract:\r
-\r
- EFI 2.0 PEIM to initialize the cache and program for unlock processor\r
-\r
-\r
-\r
---*/\r
-\r
-#include <PiPei.h>\r
-#include <Guid/FirmwareFileSystem2.h>\r
-#include <Ppi/FirmwareVolumeInfo.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/DebugLib.h>\r
-\r
-EFI_PEI_FIRMWARE_VOLUME_INFO_PPI mAddtionFVPpi = {\r
- EFI_FIRMWARE_FILE_SYSTEM2_GUID,\r
- (VOID*)(UINTN)FixedPcdGet32(PcdFlashFvRecovery2Base),\r
- FixedPcdGet32(PcdFlashFvRecovery2Size),\r
- NULL,\r
- NULL\r
-};\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiList[] = {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiFirmwareVolumeInfoPpiGuid,\r
- &mAddtionFVPpi\r
-};\r
-\r
-\r
-/**\r
- Add Recovery Fv Info to the Pei Core.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval Status\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeimInitializeFvInfo (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-\r
-//\r
-// GC_TODO: FfsHeader - add argument and description to function comment\r
-//\r
-{\r
- EFI_STATUS Status;\r
- Status = (**PeiServices).InstallPpi (PeiServices, &mPpiList[0]);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG ((EFI_D_INFO, "\nFvInfo Add Fv Info\n"));\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-# Module Name:\r
-#\r
-# CpuPeim.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file for CPU module\r
-#\r
-#\r
-#--*/\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FvInfoPei\r
- FILE_GUID = 64AAEAE0-92DF-4980-8668-6EB5EAAF4393\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PeimInitializeFvInfo\r
-\r
-[sources.common]\r
- FvInfoPei.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- PeimEntryPoint\r
- DebugLib\r
-\r
-[Pcd.common]\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Base\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Size\r
-\r
-[Ppis]\r
- gEfiPeiFirmwareVolumeInfoPpiGuid\r
-\r
-[Depex]\r
- TRUE\r
-\r
+++ /dev/null
-/**@file\r
- Defines data structure that is the volume header found.\r
- These data is intent to decouple FVB driver with FV header.\r
-\r
-Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-#include <Protocol/FirmwareVolumeBlock.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Guid/FirmwareFileSystem2.h>\r
-#include <Guid/SystemNvDataGuid.h>\r
-\r
-#define FIRMWARE_BLOCK_SIZE 0x8000\r
-#define FVB_MEDIA_BLOCK_SIZE (FIRMWARE_BLOCK_SIZE * 2)\r
-\r
-#define FV_RECOVERY_BASE_ADDRESS FixedPcdGet32(PcdFlashFvRecoveryBase)\r
-#define RECOVERY_BIOS_BLOCK_NUM (FixedPcdGet32(PcdFlashFvRecoverySize) / FVB_MEDIA_BLOCK_SIZE)\r
-\r
-#define FV_MAIN_BASE_ADDRESS FixedPcdGet32(PcdFlashFvMainBase)\r
-#define MAIN_BIOS_BLOCK_NUM (FixedPcdGet32(PcdFlashFvMainSize) / FVB_MEDIA_BLOCK_SIZE)\r
-\r
-#define NV_STORAGE_BASE_ADDRESS FixedPcdGet32(PcdFlashNvStorageVariableBase)\r
-#define SYSTEM_NV_BLOCK_NUM ((FixedPcdGet32(PcdFlashNvStorageVariableSize)+ FixedPcdGet32(PcdFlashNvStorageFtwWorkingSize) + FixedPcdGet32(PcdFlashNvStorageFtwSpareSize))/ FVB_MEDIA_BLOCK_SIZE)\r
-\r
-typedef struct {\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- EFI_FIRMWARE_VOLUME_HEADER FvbInfo;\r
- EFI_FV_BLOCK_MAP_ENTRY End[1];\r
-} EFI_FVB2_MEDIA_INFO;\r
-\r
-//\r
-// This data structure contains a template of all correct FV headers, which is used to restore\r
-// Fv header if it's corrupted.\r
-//\r
-EFI_FVB2_MEDIA_INFO mPlatformFvbMediaInfo[] = {\r
- //\r
- // Main BIOS FVB\r
- //\r
- {\r
- FV_MAIN_BASE_ADDRESS,\r
- {\r
- {0,}, //ZeroVector[16]\r
- EFI_FIRMWARE_FILE_SYSTEM2_GUID,\r
- FVB_MEDIA_BLOCK_SIZE * MAIN_BIOS_BLOCK_NUM,\r
- EFI_FVH_SIGNATURE,\r
- 0x0004feff, // check MdePkg/Include/Pi/PiFirmwareVolume.h for details on EFI_FVB_ATTRIBUTES_2\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER) + sizeof (EFI_FV_BLOCK_MAP_ENTRY),\r
- 0, //CheckSum which will be calucated dynamically.\r
- 0, //ExtHeaderOffset\r
- {0,}, //Reserved[1]\r
- 2, //Revision\r
- {\r
- {\r
- MAIN_BIOS_BLOCK_NUM,\r
- FVB_MEDIA_BLOCK_SIZE,\r
- }\r
- }\r
- },\r
- {\r
- {\r
- 0,\r
- 0\r
- }\r
- }\r
- },\r
-\r
- //\r
- // Systen NvStorage FVB\r
- //\r
- {\r
- NV_STORAGE_BASE_ADDRESS,\r
- {\r
- {0,}, //ZeroVector[16]\r
- EFI_SYSTEM_NV_DATA_FV_GUID,\r
- FVB_MEDIA_BLOCK_SIZE * SYSTEM_NV_BLOCK_NUM,\r
- EFI_FVH_SIGNATURE,\r
- 0x0004feff, // check MdePkg/Include/Pi/PiFirmwareVolume.h for details on EFI_FVB_ATTRIBUTES_2\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER) + sizeof (EFI_FV_BLOCK_MAP_ENTRY),\r
- 0, //CheckSum which will be calucated dynamically.\r
- 0, //ExtHeaderOffset\r
- {0,}, //Reserved[1]\r
- 2, //Revision\r
- {\r
- {\r
- SYSTEM_NV_BLOCK_NUM,\r
- FVB_MEDIA_BLOCK_SIZE,\r
- }\r
- }\r
- },\r
- {\r
- {\r
- 0,\r
- 0\r
- }\r
- }\r
- },\r
-\r
- //\r
- // Recovery BIOS FVB\r
- //\r
- {\r
- FV_RECOVERY_BASE_ADDRESS,\r
- {\r
- {0,}, //ZeroVector[16]\r
- EFI_FIRMWARE_FILE_SYSTEM2_GUID,\r
- FVB_MEDIA_BLOCK_SIZE * RECOVERY_BIOS_BLOCK_NUM,\r
- EFI_FVH_SIGNATURE,\r
- 0x0004feff, // check MdePkg/Include/Pi/PiFirmwareVolume.h for details on EFI_FVB_ATTRIBUTES_2\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER) + sizeof (EFI_FV_BLOCK_MAP_ENTRY),\r
- 0, //CheckSum which will be calucated dynamically.\r
- 0, //ExtHeaderOffset\r
- {0,}, //Reserved[1]\r
- 2, //Revision\r
- {\r
- {\r
- RECOVERY_BIOS_BLOCK_NUM,\r
- FVB_MEDIA_BLOCK_SIZE,\r
- }\r
- }\r
- },\r
- {\r
- {\r
- 0,\r
- 0\r
- }\r
- }\r
- }\r
-};\r
-\r
-EFI_STATUS\r
-GetFvbInfo (\r
- IN EFI_PHYSICAL_ADDRESS FvBaseAddress,\r
- OUT EFI_FIRMWARE_VOLUME_HEADER **FvbInfo\r
- )\r
-{\r
- UINTN Index;\r
- EFI_FIRMWARE_VOLUME_HEADER *FvHeader;\r
-\r
- for (Index = 0; Index < sizeof (mPlatformFvbMediaInfo) / sizeof (EFI_FVB2_MEDIA_INFO); Index += 1) {\r
- if (mPlatformFvbMediaInfo[Index].BaseAddress == FvBaseAddress) {\r
- FvHeader = &mPlatformFvbMediaInfo[Index].FvbInfo;\r
-\r
- //\r
- // Update the checksum value of FV header.\r
- //\r
- FvHeader->Checksum = CalculateCheckSum16 ((UINT16 *) FvHeader, FvHeader->HeaderLength);\r
-\r
- *FvbInfo = FvHeader;\r
-\r
- DEBUG ((EFI_D_INFO, "\nBaseAddr: 0x%lx \n", FvBaseAddress));\r
- DEBUG ((EFI_D_INFO, "FvLength: 0x%lx \n", (*FvbInfo)->FvLength));\r
- DEBUG ((EFI_D_INFO, "HeaderLength: 0x%x \n", (*FvbInfo)->HeaderLength));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[0].NumBlocks: 0x%x \n", (*FvbInfo)->BlockMap[0].NumBlocks));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[0].BlockLength: 0x%x \n", (*FvbInfo)->BlockMap[0].Length));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[1].NumBlocks: 0x%x \n", (*FvbInfo)->BlockMap[1].NumBlocks));\r
- DEBUG ((EFI_D_INFO, "FvBlockMap[1].BlockLength: 0x%x \n\n", (*FvbInfo)->BlockMap[1].Length));\r
-\r
- return EFI_SUCCESS;\r
- }\r
- }\r
- return EFI_NOT_FOUND;\r
-}\r
+++ /dev/null
-## @file\r
-# This driver implement the EFI_FIRMWARE_VOLUMEN_PROTOCOL.\r
-#\r
-# Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FvbRuntimeDxe\r
- FILE_GUID = FD3B7E55-FA7B-4e07-AE1D-208B81FB0BAD\r
- MODULE_TYPE = DXE_RUNTIME_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = DxeFvbInitialize\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-# VIRTUAL_ADDRESS_MAP_CALLBACK = FvbVirtualddressChangeEvent\r
-#\r
-\r
-[Sources]\r
- FvbInfo.c\r
- FvbService.h\r
- FvbService.c\r
- FvbServiceDxe.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- FlashDeviceLib\r
- PcdLib\r
- MemoryAllocationLib\r
- CacheMaintenanceLib\r
- IoLib\r
- BaseMemoryLib\r
- DebugLib\r
- BaseLib\r
- UefiLib\r
- UefiRuntimeLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
-\r
-[Guids]\r
- gEfiFirmwareFileSystem2Guid # ALWAYS_CONSUMED\r
- gEfiSystemNvDataFvGuid # ALWAYS_CONSUMED\r
- gEfiEventVirtualAddressChangeGuid\r
-\r
-[Protocols]\r
- gEfiDevicePathProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiFirmwareVolumeBlockProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
-\r
-[FixedPcd]\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoveryBase\r
-\r
-[Pcd]\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainSize\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoverySize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize\r
-\r
-\r
-[Depex]\r
- gEfiSpiProtocolGuid AND gEfiRuntimeArchProtocolGuid\r
-\r
+++ /dev/null
-/** @file\r
- Firmware Volume Block Driver for Lakeport Platform.\r
-\r
- Firmware volume block driver for FWH or SPI device.\r
- It depends on which Flash Device Library to be linked with this driver.\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include "FvbService.h"\r
-\r
-//\r
-// Global variable for this FVB driver which contains\r
-// the private data of all firmware volume block instances.\r
-//\r
-FWB_GLOBAL mFvbModuleGlobal;\r
-\r
-//\r
-// This platform driver knows there are 3 FVs on\r
-// FD, which are FvRecovery, FvMain and FvNvStorage.\r
-//\r
-UINT32 mPlatformFvBaseAddress[] = {\r
- FixedPcdGet32(PcdFlashNvStorageVariableBase),\r
-};\r
-\r
-FV_MEMMAP_DEVICE_PATH mFvMemmapDevicePathTemplate = {\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH,\r
- HW_MEMMAP_DP,\r
- {\r
- (UINT8)(sizeof (MEMMAP_DEVICE_PATH)),\r
- (UINT8)(sizeof (MEMMAP_DEVICE_PATH) >> 8)\r
- }\r
- },\r
- EfiMemoryMappedIO,\r
- (EFI_PHYSICAL_ADDRESS) 0,\r
- (EFI_PHYSICAL_ADDRESS) 0,\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- {\r
- END_DEVICE_PATH_LENGTH,\r
- 0\r
- }\r
- }\r
-};\r
-\r
-FV_PIWG_DEVICE_PATH mFvPIWGDevicePathTemplate = {\r
- {\r
- {\r
- MEDIA_DEVICE_PATH,\r
- MEDIA_PIWG_FW_VOL_DP,\r
- {\r
- (UINT8)(sizeof (MEDIA_FW_VOL_DEVICE_PATH)),\r
- (UINT8)(sizeof (MEDIA_FW_VOL_DEVICE_PATH) >> 8)\r
- }\r
- },\r
- { 0 }\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- {\r
- END_DEVICE_PATH_LENGTH,\r
- 0\r
- }\r
- }\r
-};\r
-\r
-//\r
-// Template structure used when installing FVB protocol.\r
-//\r
-EFI_FW_VOL_BLOCK_DEVICE mFvbDeviceTemplate = {\r
- FVB_DEVICE_SIGNATURE,\r
- NULL,\r
- 0, // Instance\r
- {\r
- FvbProtocolGetAttributes,\r
- FvbProtocolSetAttributes,\r
- FvbProtocolGetPhysicalAddress,\r
- FvbProtocolGetBlockSize,\r
- FvbProtocolRead,\r
- FvbProtocolWrite,\r
- FvbProtocolEraseBlocks,\r
- NULL\r
- } // FwVolBlockInstance\r
-};\r
-\r
-\r
-/**\r
- Get the pointer to EFI_FW_VOL_INSTANCE from the buffer pointed\r
- by mFvbModuleGlobal.FvInstance based on a index.\r
- Each EFI_FW_VOL_INSTANCE is with variable length as\r
- we have a block map at the end of the EFI_FIRMWARE_VOLUME_HEADER.\r
-\r
- @param[in] Instance The index of the EFI_FW_VOL_INSTANCE.\r
-\r
- @return A pointer to EFI_FW_VOL_INSTANCE.\r
-\r
-**/\r
-EFI_FW_VOL_INSTANCE *\r
-GetFvbInstance (\r
- IN UINTN Instance\r
- )\r
-{\r
- EFI_FW_VOL_INSTANCE *FwhRecord;\r
-\r
- if ( Instance >= mFvbModuleGlobal.NumFv ) {\r
- ASSERT_EFI_ERROR (EFI_INVALID_PARAMETER);\r
- return NULL;\r
- }\r
-\r
- //\r
- // Find the right instance of the FVB private data.\r
- //\r
- FwhRecord = mFvbModuleGlobal.FvInstance;\r
- while ( Instance > 0 ) {\r
- FwhRecord = (EFI_FW_VOL_INSTANCE *) ((UINTN)((UINT8 *)FwhRecord) +\r
- FwhRecord->VolumeHeader.HeaderLength +\r
- (sizeof (EFI_FW_VOL_INSTANCE) - sizeof (EFI_FIRMWARE_VOLUME_HEADER)));\r
- Instance --;\r
- }\r
-\r
- return FwhRecord;\r
-\r
-}\r
-\r
-\r
-/**\r
- Get the EFI_FVB_ATTRIBUTES_2 of a FV.\r
-\r
- @param[in] The index of the EFI_FW_VOL_INSTANCE.\r
-\r
- @return EFI_FVB_ATTRIBUTES_2 of the FV identified by Instance.\r
-\r
-**/\r
-STATIC\r
-EFI_FVB_ATTRIBUTES_2\r
-FvbGetVolumeAttributes (\r
- IN UINTN Instance\r
- )\r
-{\r
- EFI_FW_VOL_INSTANCE * FwInstance = NULL;\r
- FwInstance = GetFvbInstance(Instance);\r
- ASSERT (FwInstance != NULL);\r
-\r
- if ( FwInstance != NULL ) {\r
- return FwInstance->VolumeHeader.Attributes;\r
- } else {\r
- return 0;\r
- }\r
-}\r
-\r
-\r
-/**\r
- Retrieves the starting address of an LBA in an FV. It also\r
- return a few other attribut of the FV.\r
-\r
- @param[in] Instance The index of the EFI_FW_VOL_INSTANCE.\r
- @param[in] Lba The logical block address.\r
- @param[out] LbaAddress On output, contains the physical starting address\r
- of the Lba.\r
- @param[out] LbaLength On output, contains the length of the block.\r
- @param[out] NumOfBlocks A pointer to a caller allocated UINTN in which the\r
- number of consecutive blocks starting with Lba is\r
- returned. All blocks in this range have a size of\r
- BlockSize.\r
-\r
- @retval EFI_SUCCESS Successfully returns.\r
- @retval EFI_INVALID_PARAMETER Instance not found.\r
-\r
-**/\r
-STATIC\r
-EFI_STATUS\r
-FvbGetLbaAddress (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- OUT UINTN *LbaAddress,\r
- OUT UINTN *LbaLength,\r
- OUT UINTN *NumOfBlocks\r
- )\r
-{\r
- UINT32 NumBlocks = 0;\r
- UINT32 BlockLength = 0;\r
- UINTN Offset;\r
- EFI_LBA StartLba;\r
- EFI_LBA NextLba;\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- EFI_FV_BLOCK_MAP_ENTRY *BlockMap = NULL;\r
-\r
- //\r
- // Find the right instance of the FVB private data.\r
- //\r
- FwhInstance = GetFvbInstance (Instance);\r
-\r
- StartLba = 0;\r
- Offset = 0;\r
- BlockMap = &(FwhInstance->VolumeHeader.BlockMap[0]);\r
- ASSERT (BlockMap != NULL);\r
-\r
- //\r
- // Parse the blockmap of the FV to find which map entry the Lba belongs to.\r
- //\r
- while (TRUE) {\r
- if ( BlockMap != NULL) {\r
- NumBlocks = BlockMap->NumBlocks;\r
- BlockLength = BlockMap->Length;\r
- }\r
-\r
- if ( NumBlocks == 0 || BlockLength == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- NextLba = StartLba + NumBlocks;\r
-\r
- //\r
- // The map entry found.\r
- //\r
- if (Lba >= StartLba && Lba < NextLba) {\r
- Offset = Offset + (UINTN)MultU64x32((Lba - StartLba), BlockLength);\r
- if ( LbaAddress && FwhInstance ) {\r
- *LbaAddress = FwhInstance->FvBase + Offset;\r
- }\r
-\r
- if (LbaLength ) {\r
- *LbaLength = BlockLength;\r
- }\r
-\r
- if (NumOfBlocks ) {\r
- *NumOfBlocks = (UINTN)(NextLba - Lba);\r
- }\r
- return EFI_SUCCESS;\r
- }\r
-\r
- StartLba = NextLba;\r
- Offset = Offset + NumBlocks * BlockLength;\r
- BlockMap++;\r
- }\r
-}\r
-\r
-\r
-/**\r
- Reads specified number of bytes into a buffer from the specified block.\r
-\r
- @param[in] Instance The FV instance to be read from.\r
- @param[in] Lba The logical block address to be read from.\r
- @param[in] BlockOffset Offset into the block at which to begin reading.\r
- @param[in] NumBytes Pointer that on input contains the total size of\r
- the buffer. On output, it contains the total number\r
- of bytes read.\r
- @param[in] Buffer Pointer to a caller allocated buffer that will be\r
- used to hold the data read.\r
-\r
-\r
- @retval EFI_SUCCESS The firmware volume was read successfully and\r
- contents are in Buffer.\r
- @retval EFI_BAD_BUFFER_SIZE Read attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes returned\r
- in Buffer.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the ReadDisabled state.\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be read.\r
- @retval EFI_INVALID_PARAMETER Instance not found, or NumBytes, Buffer are NULL.\r
-\r
-**/\r
-STATIC\r
-EFI_STATUS\r
-FvbReadBlock (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- IN UINTN BlockOffset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_FVB_ATTRIBUTES_2 Attributes;\r
- UINTN LbaAddress;\r
- UINTN LbaLength;\r
- EFI_STATUS Status;\r
-\r
- if ( (NumBytes == NULL) || (Buffer == NULL)) {\r
- return (EFI_INVALID_PARAMETER);\r
- }\r
- if (*NumBytes == 0) {\r
- return (EFI_INVALID_PARAMETER);\r
- }\r
-\r
- Status = FvbGetLbaAddress (Instance, Lba, &LbaAddress, &LbaLength, NULL);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- Attributes = FvbGetVolumeAttributes (Instance);\r
-\r
- if ( (Attributes & EFI_FVB2_READ_STATUS) == 0) {\r
- return (EFI_ACCESS_DENIED);\r
- }\r
-\r
- if (BlockOffset > LbaLength) {\r
- return (EFI_INVALID_PARAMETER);\r
- }\r
-\r
- if (LbaLength < ( *NumBytes + BlockOffset ) ) {\r
- *NumBytes = (UINT32) (LbaLength - BlockOffset);\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- }\r
-\r
- LibFvbFlashDeviceRead (LbaAddress + BlockOffset, NumBytes, Buffer);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Writes specified number of bytes from the input buffer to the block.\r
-\r
- @param[in] Instance The FV instance to be written to.\r
- @param[in] Lba The starting logical block index to write to.\r
- @param[in] BlockOffset Offset into the block at which to begin writing.\r
- @param[in] NumBytes Pointer that on input contains the total size of\r
- the buffer. On output, it contains the total number\r
- of bytes actually written.\r
- @param[in] Buffer Pointer to a caller allocated buffer that contains\r
- the source for the write.\r
- @retval EFI_SUCCESS The firmware volume was written successfully.\r
- @retval EFI_BAD_BUFFER_SIZE Write attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes\r
- actually writte.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the WriteDisabled state.\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be written.\r
- @retval EFI_INVALID_PARAMETER Instance not found, or NumBytes, Buffer are NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-FvbWriteBlock (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba,\r
- IN UINTN BlockOffset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_FVB_ATTRIBUTES_2 Attributes;\r
- UINTN LbaAddress;\r
- UINTN LbaLength;\r
- EFI_STATUS Status;\r
- EFI_STATUS Status1;\r
-\r
- if ( (NumBytes == NULL) || (Buffer == NULL)) {\r
- return (EFI_INVALID_PARAMETER);\r
- }\r
- if (*NumBytes == 0) {\r
- return (EFI_INVALID_PARAMETER);\r
- }\r
-\r
- Status = FvbGetLbaAddress (Instance, Lba, &LbaAddress, &LbaLength, NULL);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Check if the FV is write enabled.\r
- //\r
- Attributes = FvbGetVolumeAttributes (Instance);\r
- if ( (Attributes & EFI_FVB2_WRITE_STATUS) == 0) {\r
- return (EFI_ACCESS_DENIED);\r
- }\r
-\r
- //\r
- // Perform boundary checks and adjust NumBytes.\r
- //\r
- if (BlockOffset > LbaLength) {\r
- return (EFI_INVALID_PARAMETER);\r
- }\r
-\r
- if ( LbaLength < ( *NumBytes + BlockOffset ) ) {\r
- DEBUG ((EFI_D_ERROR,\r
- "FvWriteBlock: Reducing Numbytes from 0x%x to 0x%x\n",\r
- *NumBytes,\r
- (UINT32)(LbaLength-BlockOffset))\r
- );\r
- *NumBytes = (UINT32) (LbaLength - BlockOffset);\r
- Status = EFI_BAD_BUFFER_SIZE;\r
- }\r
-\r
- LibFvbFlashDeviceBlockLock (LbaAddress, LbaLength, FALSE);\r
-\r
- Status1 = LibFvbFlashDeviceWrite (LbaAddress + BlockOffset, NumBytes, Buffer);\r
-\r
- LibFvbFlashDeviceBlockLock (LbaAddress, LbaLength, TRUE);\r
- WriteBackInvalidateDataCacheRange ((VOID *) (LbaAddress + BlockOffset), *NumBytes);\r
-\r
- if ( EFI_ERROR (Status1) ) {\r
- return Status1;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Erases and initializes a firmware volume block.\r
-\r
- @param[in] Instance The FV instance to be erased.\r
- @param[in] Lba The logical block index to be erased.\r
-\r
- @retval EFI_SUCCESS The erase request was successfully completed.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the WriteDisabled state.\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be written. Firmware device may have been\r
- partially erased.\r
- @retval EFI_INVALID_PARAMETER Instance not found.\r
-\r
-**/\r
-EFI_STATUS\r
-FvbEraseBlock (\r
- IN UINTN Instance,\r
- IN EFI_LBA Lba\r
- )\r
-{\r
- EFI_FVB_ATTRIBUTES_2 Attributes;\r
- UINTN LbaAddress;\r
- UINTN LbaLength;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Check if the FV is write enabled.\r
- //\r
- Attributes = FvbGetVolumeAttributes (Instance);\r
-\r
- if( (Attributes & EFI_FVB2_WRITE_STATUS) == 0) {\r
- return (EFI_ACCESS_DENIED);\r
- }\r
-\r
- //\r
- // Get the starting address of the block for erase.\r
- //\r
- Status = FvbGetLbaAddress (Instance, Lba, &LbaAddress, &LbaLength, NULL);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- LibFvbFlashDeviceBlockLock (LbaAddress, LbaLength, FALSE);\r
-\r
- Status = LibFvbFlashDeviceBlockErase (LbaAddress, LbaLength);\r
-\r
- LibFvbFlashDeviceBlockLock (LbaAddress, LbaLength, TRUE);\r
-\r
- WriteBackInvalidateDataCacheRange ((VOID *) LbaAddress, LbaLength);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Modifies the current settings of the firmware volume according to the\r
- input parameter, and returns the new setting of the volume.\r
-\r
- @param[in] Instance The FV instance whose attributes is going to be\r
- modified.\r
- @param[in] Attributes On input, it is a pointer to EFI_FVB_ATTRIBUTES_2\r
- containing the desired firmware volume settings.\r
- On successful return, it contains the new settings\r
- of the firmware volume.\r
-\r
- @retval EFI_SUCCESS Successfully returns.\r
- @retval EFI_ACCESS_DENIED The volume setting is locked and cannot be modified.\r
- @retval EFI_INVALID_PARAMETER Instance not found, or The attributes requested are\r
- in conflict with the capabilities as declared in the\r
- firmware volume header.\r
-\r
-**/\r
-STATIC\r
-EFI_STATUS\r
-FvbSetVolumeAttributes (\r
- IN UINTN Instance,\r
- IN OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- )\r
-{\r
- EFI_FW_VOL_INSTANCE *FwhInstance = NULL;\r
- EFI_FVB_ATTRIBUTES_2 OldAttributes = 0;\r
- EFI_FVB_ATTRIBUTES_2 *AttribPtr = NULL;\r
- EFI_FVB_ATTRIBUTES_2 UnchangedAttributes;\r
- UINT32 Capabilities;\r
- UINT32 OldStatus, NewStatus;\r
-\r
- //\r
- // Find the right instance of the FVB private data.\r
- //\r
- FwhInstance = GetFvbInstance (Instance);\r
-\r
- AttribPtr = (EFI_FVB_ATTRIBUTES_2 *) & (FwhInstance->VolumeHeader.Attributes);\r
- ASSERT (AttribPtr != NULL);\r
-\r
- if ( AttribPtr != NULL) {\r
- OldAttributes = *AttribPtr;\r
- }\r
-\r
- Capabilities = OldAttributes & EFI_FVB2_CAPABILITIES;\r
- OldStatus = OldAttributes & EFI_FVB2_STATUS;\r
- NewStatus = *Attributes & EFI_FVB2_STATUS;\r
-\r
- UnchangedAttributes = EFI_FVB2_READ_DISABLED_CAP | \\r
- EFI_FVB2_READ_ENABLED_CAP | \\r
- EFI_FVB2_WRITE_DISABLED_CAP | \\r
- EFI_FVB2_WRITE_ENABLED_CAP | \\r
- EFI_FVB2_LOCK_CAP | \\r
- EFI_FVB2_STICKY_WRITE | \\r
- EFI_FVB2_MEMORY_MAPPED | \\r
- EFI_FVB2_ERASE_POLARITY | \\r
- EFI_FVB2_READ_LOCK_CAP | \\r
- EFI_FVB2_WRITE_LOCK_CAP | \\r
- EFI_FVB2_ALIGNMENT;\r
-\r
- //\r
- // Some attributes of FV is read only can *not* be set.\r
- //\r
- if ((OldAttributes & UnchangedAttributes) ^ (*Attributes & UnchangedAttributes)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // If firmware volume is locked, no status bit can be updated.\r
- //\r
- if ( OldAttributes & EFI_FVB2_LOCK_STATUS ) {\r
- if ( OldStatus ^ NewStatus ) {\r
- return EFI_ACCESS_DENIED;\r
- }\r
- }\r
-\r
- //\r
- // Test read disable.\r
- //\r
- if ((Capabilities & EFI_FVB2_READ_DISABLED_CAP) == 0) {\r
- if ((NewStatus & EFI_FVB2_READ_STATUS) == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- //\r
- // Test read enable.\r
- //\r
- if ((Capabilities & EFI_FVB2_READ_ENABLED_CAP) == 0) {\r
- if (NewStatus & EFI_FVB2_READ_STATUS) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- //\r
- // Test write disable.\r
- //\r
- if ((Capabilities & EFI_FVB2_WRITE_DISABLED_CAP) == 0) {\r
- if ((NewStatus & EFI_FVB2_WRITE_STATUS) == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- //\r
- // Test write enable.\r
- //\r
- if ((Capabilities & EFI_FVB2_WRITE_ENABLED_CAP) == 0) {\r
- if (NewStatus & EFI_FVB2_WRITE_STATUS) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- //\r
- // Test lock.\r
- //\r
- if ((Capabilities & EFI_FVB2_LOCK_CAP) == 0) {\r
- if (NewStatus & EFI_FVB2_LOCK_STATUS) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- }\r
-\r
- *AttribPtr = (*AttribPtr) & (0xFFFFFFFF & (~EFI_FVB2_STATUS));\r
- *AttribPtr = (*AttribPtr) | NewStatus;\r
- *Attributes = *AttribPtr;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-//\r
-// FVB protocol APIs.\r
-//\r
-/**\r
- Retrieves the physical address of the device.\r
-\r
- @param[in] This A pointer to EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL.\r
- @param[out] Address Output buffer containing the address.\r
-\r
- retval EFI_SUCCESS The function always return successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetPhysicalAddress (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_PHYSICAL_ADDRESS *Address\r
- )\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
- EFI_FW_VOL_INSTANCE *FvInstance;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- FvInstance = GetFvbInstance(FvbDevice->Instance);\r
-\r
- if (FvInstance != NULL) {\r
- *Address = FvInstance->FvBase;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Retrieve the size of a logical block.\r
-\r
- @param[in] This Calling context.\r
- @param[in] Lba Indicates which block to return the size for.\r
- @param[out] BlockSize A pointer to a caller allocated UINTN in which\r
- the size of the block is returned.\r
- @param[out] NumOfBlocks A pointer to a caller allocated UINTN in which the\r
- number of consecutive blocks starting with Lba is\r
- returned. All blocks in this range have a size of\r
- BlockSize.\r
-\r
- @retval EFI_SUCCESS The function always return successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetBlockSize (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- OUT UINTN *BlockSize,\r
- OUT UINTN *NumOfBlocks\r
- )\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
-\r
- DEBUG((EFI_D_INFO,\r
- "FvbProtocolGetBlockSize: Lba: 0x%lx BlockSize: 0x%x NumOfBlocks: 0x%x\n",\r
- Lba,\r
- BlockSize,\r
- NumOfBlocks)\r
- );\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- return FvbGetLbaAddress (\r
- FvbDevice->Instance,\r
- Lba,\r
- NULL,\r
- BlockSize,\r
- NumOfBlocks\r
- );\r
-}\r
-\r
-\r
-/**\r
- Retrieves Volume attributes. No polarity translations are done.\r
-\r
- @param[in] This Calling context.\r
- @param[out] Attributes Output buffer which contains attributes.\r
-\r
- @retval EFI_SUCCESS The function always return successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- )\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- *Attributes = FvbGetVolumeAttributes (FvbDevice->Instance);\r
-\r
- DEBUG ((EFI_D_INFO,\r
- "FvbProtocolGetAttributes: This: 0x%x Attributes: 0x%x\n",\r
- This,\r
- *Attributes)\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Sets Volume attributes. No polarity translations are done.\r
-\r
- @param[in] This Calling context.\r
- @param[out] Attributes Output buffer which contains attributes.\r
-\r
- @retval EFI_SUCCESS The function always return successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolSetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
-\r
- DEBUG((EFI_D_INFO,\r
- "FvbProtocolSetAttributes: Before SET - This: 0x%x Attributes: 0x%x\n",\r
- This,\r
- *Attributes)\r
- );\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- Status = FvbSetVolumeAttributes (FvbDevice->Instance, Attributes);\r
-\r
- DEBUG((EFI_D_INFO,\r
- "FvbProtocolSetAttributes: After SET - This: 0x%x Attributes: 0x%x\n",\r
- This,\r
- *Attributes)\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- The EraseBlock() function erases one or more blocks as denoted by the\r
- variable argument list. The entire parameter list of blocks must be verified\r
- prior to erasing any blocks. If a block is requested that does not exist\r
- within the associated firmware volume (it has a larger index than the last\r
- block of the firmware volume), the EraseBlock() function must return\r
- EFI_INVALID_PARAMETER without modifying the contents of the firmware volume.\r
-\r
- @param[in] This Calling context.\r
- @param[in] ... Starting LBA followed by Number of Lba to erase.\r
- a -1 to terminate the list.\r
-\r
- @retval EFI_SUCCESS The erase request was successfully completed.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the WriteDisabled state.\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be written. Firmware device may have been\r
- partially erased.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolEraseBlocks (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- ...\r
- )\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- UINTN NumOfBlocks = 0;\r
- VA_LIST args;\r
- EFI_LBA StartingLba;\r
- UINTN NumOfLba;\r
- EFI_STATUS Status;\r
-\r
- DEBUG((EFI_D_INFO, "FvbProtocolEraseBlocks: \n"));\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- FwhInstance = GetFvbInstance (FvbDevice->Instance);\r
-\r
- if (FwhInstance != NULL) {\r
- NumOfBlocks = FwhInstance->NumOfBlocks;\r
- }\r
-\r
- VA_START (args, This);\r
-\r
- do {\r
- StartingLba = VA_ARG (args, EFI_LBA);\r
- if ( StartingLba == EFI_LBA_LIST_TERMINATOR ) {\r
- break;\r
- }\r
-\r
- NumOfLba = VA_ARG (args, UINTN);\r
-\r
- //\r
- // Check input parameters.\r
- //\r
- if (NumOfLba == 0) {\r
- VA_END (args);\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if ( ( StartingLba + NumOfLba ) > NumOfBlocks ) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- } while ( 1 );\r
-\r
- VA_END (args);\r
-\r
- VA_START (args, This);\r
- do {\r
- StartingLba = VA_ARG (args, EFI_LBA);\r
- if (StartingLba == EFI_LBA_LIST_TERMINATOR) {\r
- break;\r
- }\r
-\r
- NumOfLba = VA_ARG (args, UINTN);\r
-\r
- while ( NumOfLba > 0 ) {\r
- Status = FvbEraseBlock (FvbDevice->Instance, StartingLba);\r
- if ( EFI_ERROR(Status)) {\r
- VA_END (args);\r
- return Status;\r
- }\r
- StartingLba ++;\r
- NumOfLba --;\r
- }\r
-\r
- } while ( 1 );\r
-\r
- VA_END (args);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Writes data beginning at Lba:Offset from FV. The write terminates either\r
- when *NumBytes of data have been written, or when a block boundary is\r
- reached. *NumBytes is updated to reflect the actual number of bytes\r
- written. The write opertion does not include erase. This routine will\r
- attempt to write only the specified bytes. If the writes do not stick,\r
- it will return an error.\r
-\r
- @param[in] This Calling context.\r
- @param[in] Lba Block in which to begin write.\r
- @param[in] Offset Offset in the block at which to begin write.\r
- @param[in,out] NumBytes On input, indicates the requested write size. On\r
- output, indicates the actual number of bytes written\r
- @param[in] Buffer Buffer containing source data for the write.\r
-\r
- @retval EFI_SUCCESS The firmware volume was written successfully.\r
- @retval EFI_BAD_BUFFER_SIZE Write attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes\r
- actually written.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the WriteDisabled state.\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be written.\r
- @retval EFI_INVALID_PARAMETER NumBytes or Buffer are NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolWrite (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
-\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
-\r
- DEBUG((EFI_D_INFO,\r
- "FvbProtocolWrite: Lba: 0x%lx Offset: 0x%x NumBytes: 0x%x, Buffer: 0x%x\n",\r
- Lba,\r
- Offset,\r
- *NumBytes,\r
- Buffer)\r
- );\r
-\r
- return FvbWriteBlock (FvbDevice->Instance, Lba, Offset, NumBytes, Buffer);\r
-}\r
-\r
-\r
-/**\r
- Reads data beginning at Lba:Offset from FV. The Read terminates either\r
- when *NumBytes of data have been read, or when a block boundary is\r
- reached. *NumBytes is updated to reflect the actual number of bytes\r
- written. The write opertion does not include erase. This routine will\r
- attempt to write only the specified bytes. If the writes do not stick,\r
- it will return an error.\r
-\r
- @param[in] This Calling context.\r
- @param[in] Lba Block in which to begin write.\r
- @param[in] Offset Offset in the block at which to begin write\r
- @param[in,out] NumBytes On input, indicates the requested write size. On\r
- output, indicates the actual number of bytes written.\r
- @param[in] Buffer Buffer containing source data for the write.\r
-\r
-\r
-Returns:\r
- @retval EFI_SUCCESS The firmware volume was read successfully and\r
- contents are in Buffer.\r
- @retval EFI_BAD_BUFFER_SIZE Read attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes returned\r
- in Buffer.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the ReadDisabled state\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be read.\r
- @retval EFI_INVALID_PARAMETER NumBytes or Buffer are NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolRead (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- OUT UINT8 *Buffer\r
- )\r
-{\r
-\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
- EFI_STATUS Status;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- Status = FvbReadBlock (FvbDevice->Instance, Lba, Offset, NumBytes, Buffer);\r
- DEBUG((EFI_D_INFO,\r
- "FvbProtocolRead: Lba: 0x%lx Offset: 0x%x NumBytes: 0x%x, Buffer: 0x%x\n",\r
- Lba,\r
- Offset,\r
- *NumBytes,\r
- Buffer)\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Check the integrity of firmware volume header.\r
-\r
- @param[in] FwVolHeader A pointer to a firmware volume header.\r
-\r
- @retval TRUE The firmware volume is consistent.\r
- @retval FALSE The firmware volume has corrupted.\r
-\r
-**/\r
-BOOLEAN\r
-IsFvHeaderValid (\r
- IN EFI_PHYSICAL_ADDRESS FvBase,\r
- IN CONST EFI_FIRMWARE_VOLUME_HEADER *FwVolHeader\r
- )\r
-{\r
- if (FvBase == PcdGet32(PcdFlashNvStorageVariableBase)) {\r
- if (CompareMem (&FwVolHeader->FileSystemGuid, &gEfiSystemNvDataFvGuid, sizeof(EFI_GUID)) != 0 ) {\r
- return FALSE;\r
- }\r
- } else {\r
- if (CompareMem (&FwVolHeader->FileSystemGuid, &gEfiFirmwareFileSystem2Guid, sizeof(EFI_GUID)) != 0 ) {\r
- return FALSE;\r
- }\r
- }\r
- if ( (FwVolHeader->Revision != EFI_FVH_REVISION) ||\r
- (FwVolHeader->Signature != EFI_FVH_SIGNATURE) ||\r
- (FwVolHeader->FvLength == ((UINTN) -1)) ||\r
- ((FwVolHeader->HeaderLength & 0x01 ) !=0) ) {\r
- return FALSE;\r
- }\r
-\r
- if (CalculateCheckSum16 ((UINT16 *) FwVolHeader, FwVolHeader->HeaderLength) != 0) {\r
- return FALSE;\r
- }\r
-\r
- return TRUE;\r
-}\r
-\r
-\r
-/**\r
- The function does the necessary initialization work for\r
- Firmware Volume Block Driver.\r
-\r
- @retval EFI_SUCCESS This funtion always return EFI_SUCCESS.\r
- It will ASSERT on errors.\r
-\r
-**/\r
-EFI_STATUS\r
-FvbInitialize (\r
- VOID\r
- )\r
-{\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- EFI_FIRMWARE_VOLUME_HEADER *FwVolHeader;\r
- EFI_FIRMWARE_VOLUME_HEADER *FvHeader;\r
- EFI_FV_BLOCK_MAP_ENTRY *PtrBlockMapEntry;\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- EFI_STATUS Status;\r
- UINTN BufferSize;\r
- UINTN TmpHeaderLength;\r
- UINTN Idx;\r
- UINT32 MaxLbaSize;\r
-\r
- //\r
- // Calculate the total size for all firmware volume block instances.\r
- //\r
- BufferSize = 0;\r
- for (Idx = 0; Idx < 1; Idx++) {\r
- FvHeader = (EFI_FIRMWARE_VOLUME_HEADER *) (UINTN) mPlatformFvBaseAddress[Idx];\r
- BufferSize += (FvHeader->HeaderLength +\r
- sizeof (EFI_FW_VOL_INSTANCE) -\r
- sizeof (EFI_FIRMWARE_VOLUME_HEADER)\r
- );\r
- }\r
-\r
- mFvbModuleGlobal.FvInstance = (EFI_FW_VOL_INSTANCE *) AllocateRuntimeZeroPool (BufferSize);\r
- ASSERT (NULL != mFvbModuleGlobal.FvInstance);\r
-\r
-\r
- MaxLbaSize = 0;\r
- FwhInstance = mFvbModuleGlobal.FvInstance;\r
- mFvbModuleGlobal.NumFv = 0;\r
-\r
- for (Idx = 0; Idx < 1; Idx++) {\r
- BaseAddress = mPlatformFvBaseAddress[Idx];\r
- FwVolHeader = (EFI_FIRMWARE_VOLUME_HEADER *) (UINTN) BaseAddress;\r
-\r
- if (!IsFvHeaderValid (BaseAddress, FwVolHeader)) {\r
- //\r
- // If not valid, get FvbInfo from the information carried in\r
- // FVB driver.\r
- //\r
- DEBUG ((EFI_D_ERROR, "Fvb: FV header @ 0x%lx invalid\n", BaseAddress));\r
- Status = GetFvbInfo (BaseAddress, &FwVolHeader);\r
- ASSERT_EFI_ERROR(Status);\r
- //\r
- // Write back a healthy FV header.\r
- //\r
- DEBUG ((EFI_D_ERROR, "FwBlockService.c: Writing back healthy FV header\n"));\r
- LibFvbFlashDeviceBlockLock ((UINTN)BaseAddress, FwVolHeader->BlockMap->Length, FALSE);\r
-\r
- Status = LibFvbFlashDeviceBlockErase ((UINTN)BaseAddress, FwVolHeader->BlockMap->Length);\r
-\r
- TmpHeaderLength = (UINTN) FwVolHeader->HeaderLength;\r
- Status = LibFvbFlashDeviceWrite (\r
- (UINTN)BaseAddress,\r
- &TmpHeaderLength,\r
- (UINT8 *) FwVolHeader\r
- );\r
-\r
- LibFvbFlashDeviceBlockLock ((UINTN)BaseAddress, FwVolHeader->BlockMap->Length, TRUE);\r
-\r
- WriteBackInvalidateDataCacheRange (\r
- (VOID *) (UINTN) BaseAddress,\r
- FwVolHeader->BlockMap->Length\r
- );\r
-\r
- }\r
-\r
- CopyMem (&(FwhInstance->VolumeHeader), FwVolHeader, FwVolHeader->HeaderLength);\r
-\r
- FwVolHeader = &(FwhInstance->VolumeHeader);\r
- FwhInstance->FvBase = (UINTN)BaseAddress;\r
-\r
- //\r
- // Process the block map for each FV.\r
- //\r
- FwhInstance->NumOfBlocks = 0;\r
- for (PtrBlockMapEntry = FwVolHeader->BlockMap; PtrBlockMapEntry->NumBlocks != 0; PtrBlockMapEntry++) {\r
- //\r
- // Get the maximum size of a block.\r
- //\r
- if (MaxLbaSize < PtrBlockMapEntry->Length) {\r
- MaxLbaSize = PtrBlockMapEntry->Length;\r
- }\r
- FwhInstance->NumOfBlocks += PtrBlockMapEntry->NumBlocks;\r
- }\r
-\r
- //\r
- // Add a FVB Protocol Instance.\r
- //\r
- mFvbModuleGlobal.NumFv++;\r
- InstallFvbProtocol (FwhInstance, mFvbModuleGlobal.NumFv - 1);\r
-\r
- //\r
- // Move on to the next FwhInstance.\r
- //\r
- FwhInstance = (EFI_FW_VOL_INSTANCE *) ((UINTN)((UINT8 *)FwhInstance) +\r
- FwVolHeader->HeaderLength +\r
- (sizeof (EFI_FW_VOL_INSTANCE) - sizeof (EFI_FIRMWARE_VOLUME_HEADER)));\r
-\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
- The header file for Firmware volume block driver.\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef _FW_BLOCK_SERVICE_H\r
-#define _FW_BLOCK_SERVICE_H\r
-\r
-#include <Guid/EventGroup.h>\r
-#include <Guid/FirmwareFileSystem2.h>\r
-#include <Guid/SystemNvDataGuid.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/FirmwareVolumeBlock.h>\r
-\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/CacheMaintenanceLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/FlashDeviceLib.h>\r
-#include <Library/DevicePathLib.h>\r
-\r
-//\r
-// Define two helper macro to extract the Capability field or Status field in FVB\r
-// bit fields.\r
-//\r
-#define EFI_FVB2_CAPABILITIES (EFI_FVB2_READ_DISABLED_CAP | \\r
- EFI_FVB2_READ_ENABLED_CAP | \\r
- EFI_FVB2_WRITE_DISABLED_CAP | \\r
- EFI_FVB2_WRITE_ENABLED_CAP | \\r
- EFI_FVB2_LOCK_CAP \\r
- )\r
-\r
-#define EFI_FVB2_STATUS (EFI_FVB2_READ_STATUS | EFI_FVB2_WRITE_STATUS | EFI_FVB2_LOCK_STATUS)\r
-\r
-\r
-typedef struct {\r
- UINTN FvBase;\r
- UINTN NumOfBlocks;\r
- //\r
- // Note!!!: VolumeHeader must be the last element\r
- // of the structure.\r
- //\r
- EFI_FIRMWARE_VOLUME_HEADER VolumeHeader;\r
-} EFI_FW_VOL_INSTANCE;\r
-\r
-typedef struct {\r
- EFI_FW_VOL_INSTANCE *FvInstance;\r
- UINT32 NumFv;\r
-} FWB_GLOBAL;\r
-\r
-//\r
-// Fvb Protocol instance data.\r
-//\r
-#define FVB_DEVICE_FROM_THIS(a) CR(a, EFI_FW_VOL_BLOCK_DEVICE, FwVolBlockInstance, FVB_DEVICE_SIGNATURE)\r
-#define FVB_EXTEND_DEVICE_FROM_THIS(a) CR(a, EFI_FW_VOL_BLOCK_DEVICE, FvbExtension, FVB_DEVICE_SIGNATURE)\r
-#define FVB_DEVICE_SIGNATURE SIGNATURE_32('F','V','B','C')\r
-\r
-typedef struct {\r
- MEDIA_FW_VOL_DEVICE_PATH FvDevPath;\r
- EFI_DEVICE_PATH_PROTOCOL EndDevPath;\r
-} FV_PIWG_DEVICE_PATH;\r
-\r
-typedef struct {\r
- MEMMAP_DEVICE_PATH MemMapDevPath;\r
- EFI_DEVICE_PATH_PROTOCOL EndDevPath;\r
-} FV_MEMMAP_DEVICE_PATH;\r
-\r
-typedef struct {\r
- UINT32 Signature;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- UINTN Instance;\r
- EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL FwVolBlockInstance;\r
-} EFI_FW_VOL_BLOCK_DEVICE;\r
-\r
-EFI_STATUS\r
-GetFvbInfo (\r
- IN EFI_PHYSICAL_ADDRESS FvBaseAddress,\r
- OUT EFI_FIRMWARE_VOLUME_HEADER **FvbInfo\r
- );\r
-\r
-//\r
-// Protocol APIs\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolSetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetPhysicalAddress (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_PHYSICAL_ADDRESS *Address\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolGetBlockSize (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- OUT UINTN *BlockSize,\r
- OUT UINTN *NumOfBlocks\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolRead (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- OUT UINT8 *Buffer\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolWrite (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-FvbProtocolEraseBlocks (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- ...\r
- );\r
-\r
-EFI_FW_VOL_INSTANCE *\r
-GetFvbInstance (\r
- IN UINTN Instance\r
- );\r
-\r
-BOOLEAN\r
-IsFvHeaderValid (\r
- IN EFI_PHYSICAL_ADDRESS FvBase,\r
- IN CONST EFI_FIRMWARE_VOLUME_HEADER *FwVolHeader\r
- );\r
-\r
-VOID\r
-InstallFvbProtocol (\r
- IN EFI_FW_VOL_INSTANCE *FwhInstance,\r
- IN UINTN InstanceNum\r
- );\r
-\r
-EFI_STATUS\r
-FvbInitialize (\r
- VOID\r
- );\r
-\r
-extern FWB_GLOBAL mFvbModuleGlobal;\r
-extern EFI_FW_VOL_BLOCK_DEVICE mFvbDeviceTemplate;\r
-extern FV_MEMMAP_DEVICE_PATH mFvMemmapDevicePathTemplate;\r
-extern FV_PIWG_DEVICE_PATH mFvPIWGDevicePathTemplate;\r
-extern UINT32 mPlatformFvBaseAddress[3];\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
- Firmware Volume Block Driver for Lakeport Platform.\r
-\r
- Firmware volume block driver for FWH or SPI device.\r
- It depends on which Flash Device Library to be linked with this driver.\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-#include <Library/UefiRuntimeLib.h>\r
-#include "FvbService.h"\r
-\r
-extern FWB_GLOBAL mFvbModuleGlobal;\r
-\r
-/**\r
- Call back function on EVT_SIGNAL_VIRTUAL_ADDRESS_CHANGE event.\r
-\r
- Fixup internal data so that the driver is callable in EFI runtime\r
- in virtual mode. Convert the mFvbModuleGlobal date items to there\r
- virtual address.\r
-\r
- @param Event Event whose notification function is being invoked.\r
- @param Context The context of the Notification context. Not used in\r
- this call back function.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-FvbVirtualddressChangeEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_FW_VOL_INSTANCE *FwhInstance;\r
- UINTN Index;\r
-\r
- //\r
- // Convert the base address of all the instances.\r
- //\r
- for (Index = 0; Index < mFvbModuleGlobal.NumFv; Index++) {\r
- FwhInstance = GetFvbInstance (Index);\r
- EfiConvertPointer (0, (VOID **) &FwhInstance->FvBase);\r
- }\r
-\r
- EfiConvertPointer (0, (VOID **) &mFvbModuleGlobal.FvInstance);\r
-}\r
-\r
-\r
-/**\r
- The function installs EFI_FIRMWARE_VOLUME_BLOCK protocol\r
- for each FV in the system.\r
-\r
- @param[in] FwhInstance The pointer to a FW volume instance structure,\r
- which contains the information about one FV.\r
- @param[in] InstanceNum The instance number which can be used as a ID\r
- to locate this FwhInstance in other functions.\r
-\r
- @retval VOID\r
-\r
-**/\r
-VOID\r
-InstallFvbProtocol (\r
- IN EFI_FW_VOL_INSTANCE *FwhInstance,\r
- IN UINTN InstanceNum\r
- )\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
- EFI_FIRMWARE_VOLUME_HEADER *FwVolHeader;\r
- EFI_STATUS Status;\r
- EFI_HANDLE FwbHandle;\r
- EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *OldFwbInterface;\r
-\r
- FvbDevice = (EFI_FW_VOL_BLOCK_DEVICE *) AllocateRuntimeCopyPool (\r
- sizeof (EFI_FW_VOL_BLOCK_DEVICE),\r
- &mFvbDeviceTemplate\r
- );\r
- ASSERT (FvbDevice != NULL);\r
-\r
- FvbDevice->Instance = InstanceNum;\r
- FwVolHeader = &FwhInstance->VolumeHeader;\r
-\r
- //\r
- // Set up the devicepath.\r
- //\r
- DEBUG ((EFI_D_INFO, "FwBlockService.c: Setting up DevicePath for 0x%lx:\n", FwhInstance->FvBase));\r
- if (FwVolHeader->ExtHeaderOffset == 0) {\r
- //\r
- // FV does not contains extension header, then produce MEMMAP_DEVICE_PATH.\r
- //\r
- FvbDevice->DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) AllocateRuntimeCopyPool (sizeof (FV_MEMMAP_DEVICE_PATH), &mFvMemmapDevicePathTemplate);\r
- ((FV_MEMMAP_DEVICE_PATH *) FvbDevice->DevicePath)->MemMapDevPath.StartingAddress = FwhInstance->FvBase;\r
- ((FV_MEMMAP_DEVICE_PATH *) FvbDevice->DevicePath)->MemMapDevPath.EndingAddress = FwhInstance->FvBase + FwVolHeader->FvLength - 1;\r
- } else {\r
- FvbDevice->DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) AllocateRuntimeCopyPool (sizeof (FV_PIWG_DEVICE_PATH), &mFvPIWGDevicePathTemplate);\r
- CopyGuid (\r
- &((FV_PIWG_DEVICE_PATH *)FvbDevice->DevicePath)->FvDevPath.FvName,\r
- (GUID *)(UINTN)(FwhInstance->FvBase + FwVolHeader->ExtHeaderOffset)\r
- );\r
- }\r
-\r
- //\r
- // Find a handle with a matching device path that has supports FW Block protocol.\r
- //\r
- Status = gBS->LocateDevicePath (\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- &FvbDevice->DevicePath,\r
- &FwbHandle\r
- );\r
- if (EFI_ERROR (Status) ) {\r
- //\r
- // LocateDevicePath fails so install a new interface and device path.\r
- //\r
- DEBUG ((EFI_D_INFO, "FwBlockService.c: LocateDevicePath failed, install new interface 0x%lx:\n", FwhInstance->FvBase));\r
- FwbHandle = NULL;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &FwbHandle,\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- &FvbDevice->FwVolBlockInstance,\r
- &gEfiDevicePathProtocolGuid,\r
- FvbDevice->DevicePath,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- DEBUG ((EFI_D_INFO, "FwBlockService.c: IMPI FirmwareVolBlockProt, DevPath 0x%lx: %r\n", FwhInstance->FvBase, Status));\r
-\r
- } else if (IsDevicePathEnd (FvbDevice->DevicePath)) {\r
- //\r
- // Device allready exists, so reinstall the FVB protocol.\r
- //\r
- DEBUG ((EFI_D_ERROR, "FwBlockService.c: LocateDevicePath succeeded, reinstall interface 0x%lx:\n", FwhInstance->FvBase));\r
- Status = gBS->HandleProtocol (\r
- FwbHandle,\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- (VOID **) &OldFwbInterface\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->ReinstallProtocolInterface (\r
- FwbHandle,\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- OldFwbInterface,\r
- &FvbDevice->FwVolBlockInstance\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- } else {\r
- //\r
- // There was a FVB protocol on an End Device Path node.\r
- //\r
- ASSERT (FALSE);\r
- }\r
-\r
-}\r
-\r
-\r
-/**\r
- The driver entry point for Firmware Volume Block Driver.\r
-\r
- The function does the necessary initialization work for\r
- Firmware Volume Block Driver.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the UEFI image.\r
- @param[in] SystemTable A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS This funtion always return EFI_SUCCESS.\r
- It will ASSERT on errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DxeFvbInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_EVENT Event;\r
-\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- FvbVirtualddressChangeEvent,\r
- NULL,\r
- &gEfiEventVirtualAddressChangeGuid,\r
- &Event\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- FvbInitialize ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
- SMM Firmware Volume Block Driver for Lakeport Platform.\r
-\r
- Firmware volume block driver for FWH or SPI device.\r
- It depends on which Flash Device Library to be linked with this driver.\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <PiSmm.h>\r
-#include <Library/SmmServicesTableLib.h>\r
-#include "FvbSmmCommon.h"\r
-#include "FvbService.h"\r
-\r
-/**\r
- The function installs EFI_SMM_FIRMWARE_VOLUME_BLOCK protocol\r
- for each FV in the system.\r
-\r
- @param[in] FwhInstance The pointer to a FW volume instance structure,\r
- which contains the information about one FV.\r
- @param[in] InstanceNum The instance number which can be used as a ID\r
- to locate this FwhInstance in other functions.\r
-\r
- @retval VOID\r
-\r
-**/\r
-VOID\r
-InstallFvbProtocol (\r
- IN EFI_FW_VOL_INSTANCE *FwhInstance,\r
- IN UINTN InstanceNum\r
- )\r
-{\r
- EFI_FW_VOL_BLOCK_DEVICE *FvbDevice;\r
- EFI_FIRMWARE_VOLUME_HEADER *FwVolHeader;\r
- EFI_STATUS Status;\r
- EFI_HANDLE FvbHandle;\r
-\r
- FvbDevice = (EFI_FW_VOL_BLOCK_DEVICE *) AllocateRuntimeCopyPool (\r
- sizeof (EFI_FW_VOL_BLOCK_DEVICE),\r
- &mFvbDeviceTemplate\r
- );\r
- ASSERT (FvbDevice != NULL);\r
-\r
- FvbDevice->Instance = InstanceNum;\r
- FwVolHeader = &FwhInstance->VolumeHeader;\r
-\r
- //\r
- // Set up the devicepath.\r
- //\r
- if (FwVolHeader->ExtHeaderOffset == 0) {\r
- //\r
- // FV does not contains extension header, then produce MEMMAP_DEVICE_PATH.\r
- //\r
- FvbDevice->DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) AllocateRuntimeCopyPool (sizeof (FV_MEMMAP_DEVICE_PATH), &mFvMemmapDevicePathTemplate);\r
- ((FV_MEMMAP_DEVICE_PATH *) FvbDevice->DevicePath)->MemMapDevPath.StartingAddress = FwhInstance->FvBase;\r
- ((FV_MEMMAP_DEVICE_PATH *) FvbDevice->DevicePath)->MemMapDevPath.EndingAddress = FwhInstance->FvBase + FwVolHeader->FvLength - 1;\r
- } else {\r
- FvbDevice->DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) AllocateRuntimeCopyPool (sizeof (FV_PIWG_DEVICE_PATH), &mFvPIWGDevicePathTemplate);\r
- CopyGuid (\r
- &((FV_PIWG_DEVICE_PATH *)FvbDevice->DevicePath)->FvDevPath.FvName,\r
- (GUID *)(UINTN)(FwhInstance->FvBase + FwVolHeader->ExtHeaderOffset)\r
- );\r
- }\r
-\r
- //\r
- // Install the SMM Firmware Volume Block Protocol and Device Path Protocol.\r
- //\r
- FvbHandle = NULL;\r
- Status = gSmst->SmmInstallProtocolInterface (\r
- &FvbHandle,\r
- &gEfiSmmFirmwareVolumeBlockProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &FvbDevice->FwVolBlockInstance\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gSmst->SmmInstallProtocolInterface (\r
- &FvbHandle,\r
- &gEfiDevicePathProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- FvbDevice->DevicePath\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Notify the Fvb wrapper driver SMM fvb is ready.\r
- //\r
- FvbHandle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &FvbHandle,\r
- &gEfiSmmFirmwareVolumeBlockProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &FvbDevice->FwVolBlockInstance\r
- );\r
-}\r
-\r
-\r
-/**\r
- The driver entry point for SMM Firmware Volume Block Driver.\r
-\r
- The function does the necessary initialization work\r
- Firmware Volume Block Driver.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the UEFI image.\r
- @param[in] SystemTable A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS This funtion always return EFI_SUCCESS.\r
- It will ASSERT on errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbSmmInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- FvbInitialize ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-## @file\r
-# This driver implement the EFI_SMM_FIRMWARE_VOLUMEN_PROTOCOL.\r
-#\r
-# Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FvbSmm\r
- FILE_GUID = A4EC8ADB-B7A8-47d1-8E52-EC820D0ACF6F\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
- ENTRY_POINT = FvbSmmInitialize\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-# VIRTUAL_ADDRESS_MAP_CALLBACK = FvbVirtualddressChangeEvent\r
-#\r
-\r
-[Sources]\r
- FvbInfo.c\r
- FvbService.h\r
- FvbService.c\r
- FvbServiceSmm.c\r
- FvbSmmCommon.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- FlashDeviceLib\r
- PcdLib\r
- MemoryAllocationLib\r
- CacheMaintenanceLib\r
- IoLib\r
- BaseMemoryLib\r
- DebugLib\r
- BaseLib\r
- UefiLib\r
- SmmLib\r
- SmmServicesTableLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
-\r
-[Guids]\r
- gEfiFirmwareFileSystem2Guid # ALWAYS_CONSUMED\r
- gEfiSystemNvDataFvGuid # ALWAYS_CONSUMED\r
- gEfiEventVirtualAddressChangeGuid\r
-\r
-[Protocols]\r
- gEfiDevicePathProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
- gEfiSmmFirmwareVolumeBlockProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
-\r
-[FixedPcd]\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoveryBase\r
-\r
-[Pcd]\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainSize\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoverySize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize\r
-\r
-[Depex]\r
- gEfiSmmSpiProtocolGuid\r
-\r
+++ /dev/null
-/** @file\r
-\r
- The common header file for SMM FVB module and SMM FVB runtime Module.\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved. <BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef _SMM_FVB_COMMON_H_\r
-#define _SMM_FVB_COMMON_H_\r
-\r
-#include <Protocol/SmmFirmwareVolumeBlock.h>\r
-\r
-#define EFI_FUNCTION_GET_ATTRIBUTES 1\r
-#define EFI_FUNCTION_SET_ATTRIBUTES 2\r
-#define EFI_FUNCTION_GET_PHYSICAL_ADDRESS 3\r
-#define EFI_FUNCTION_GET_BLOCK_SIZE 4\r
-#define EFI_FUNCTION_READ 5\r
-#define EFI_FUNCTION_WRITE 6\r
-#define EFI_FUNCTION_ERASE_BLOCKS 7\r
-\r
-typedef struct {\r
- UINTN Function;\r
- EFI_STATUS ReturnStatus;\r
- UINT8 Data[1];\r
-} SMM_FVB_COMMUNICATE_FUNCTION_HEADER;\r
-\r
-\r
-///\r
-/// Size of SMM communicate header, without including the payload.\r
-///\r
-#define SMM_COMMUNICATE_HEADER_SIZE (OFFSET_OF (EFI_SMM_COMMUNICATE_HEADER, Data))\r
-\r
-///\r
-/// Size of SMM FVB communicate function header, without including the payload.\r
-///\r
-#define SMM_FVB_COMMUNICATE_HEADER_SIZE (OFFSET_OF (SMM_FVB_COMMUNICATE_FUNCTION_HEADER, Data))\r
-\r
-typedef struct {\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_FVB_ATTRIBUTES_2 Attributes;\r
-} SMM_FVB_ATTRIBUTES_HEADER;\r
-\r
-typedef struct {\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_PHYSICAL_ADDRESS Address;\r
-} SMM_FVB_PHYSICAL_ADDRESS_HEADER;\r
-\r
-typedef struct {\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_LBA Lba;\r
- UINTN BlockSize;\r
- UINTN NumOfBlocks;\r
-} SMM_FVB_BLOCK_SIZE_HEADER;\r
-\r
-typedef struct {\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_LBA Lba;\r
- UINTN Offset;\r
- UINTN NumBytes;\r
-} SMM_FVB_READ_WRITE_HEADER;\r
-\r
-typedef struct {\r
- EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_LBA StartLba;\r
- UINTN NumOfLba;\r
-} SMM_FVB_BLOCKS_HEADER;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
- Implement the Firmware Volume Block (FVB) services based on SMM FVB\r
- module and install FVB protocol.\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved. <BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include "FvbSmmDxe.h"\r
-\r
-EFI_HANDLE mHandle = NULL;\r
-EFI_SMM_COMMUNICATION_PROTOCOL *mSmmCommunication = NULL;\r
-\r
-//\r
-// Template structure used when installing FVB protocol.\r
-//\r
-EFI_FVB_DEVICE mFvbDeviceTemplate = {\r
- FVB_DEVICE_SIGNATURE,\r
- NULL,\r
- {\r
- FvbGetAttributes,\r
- FvbSetAttributes,\r
- FvbGetPhysicalAddress,\r
- FvbGetBlockSize,\r
- FvbRead,\r
- FvbWrite,\r
- FvbEraseBlocks,\r
- NULL\r
- },\r
- NULL\r
-};\r
-\r
-FV_MEMMAP_DEVICE_PATH mFvMemmapDevicePathTemplate = {\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH,\r
- HW_MEMMAP_DP,\r
- {\r
- (UINT8)(sizeof (MEMMAP_DEVICE_PATH)),\r
- (UINT8)(sizeof (MEMMAP_DEVICE_PATH) >> 8)\r
- }\r
- },\r
- EfiMemoryMappedIO,\r
- (EFI_PHYSICAL_ADDRESS) 0,\r
- (EFI_PHYSICAL_ADDRESS) 0,\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- {\r
- END_DEVICE_PATH_LENGTH,\r
- 0\r
- }\r
- }\r
-};\r
-\r
-FV_PIWG_DEVICE_PATH mFvPIWGDevicePathTemplate = {\r
- {\r
- {\r
- MEDIA_DEVICE_PATH,\r
- MEDIA_PIWG_FW_VOL_DP,\r
- {\r
- (UINT8)(sizeof (MEDIA_FW_VOL_DEVICE_PATH)),\r
- (UINT8)(sizeof (MEDIA_FW_VOL_DEVICE_PATH) >> 8)\r
- }\r
- },\r
- { 0 }\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- {\r
- END_DEVICE_PATH_LENGTH,\r
- 0\r
- }\r
- }\r
-};\r
-\r
-/**\r
- Initialize the communicate buffer using DataSize and Function.\r
-\r
- The communicate size is: SMM_COMMUNICATE_HEADER_SIZE + SMM_VARIABLE_COMMUNICATE_HEADER_SIZE +\r
- DataSize.\r
-\r
- @param[out] CommunicateBuffer The communicate buffer. Caller should free it after use.\r
- @param[out] DataPtr Points to the data in the communicate buffer. Caller should not free it.\r
- @param[in] DataSize The payload size.\r
- @param[in] Function The function number used to initialize the communicate header.\r
-\r
- @retval EFI_INVALID_PARAMETER The data size is too big.\r
- @retval EFI_SUCCESS Find the specified variable.\r
-\r
-**/\r
-EFI_STATUS\r
-InitCommunicateBuffer (\r
- OUT VOID **CommunicateBuffer,\r
- OUT VOID **DataPtr,\r
- IN UINTN DataSize,\r
- IN UINTN Function\r
- )\r
-{\r
- EFI_SMM_COMMUNICATE_HEADER *SmmCommunicateHeader;\r
- SMM_FVB_COMMUNICATE_FUNCTION_HEADER *SmmFvbFunctionHeader;\r
-\r
- //\r
- // The whole buffer size: SMM_COMMUNICATE_HEADER_SIZE + SMM_FVB_COMMUNICATE_HEADER_SIZE + DataSize.\r
- //\r
- SmmCommunicateHeader = AllocatePool (DataSize + SMM_COMMUNICATE_HEADER_SIZE + SMM_FVB_COMMUNICATE_HEADER_SIZE);\r
- ASSERT (SmmCommunicateHeader != NULL);\r
-\r
- //\r
- // Prepare data buffer.\r
- //\r
- CopyGuid (&SmmCommunicateHeader->HeaderGuid, &gEfiSmmFirmwareVolumeBlockProtocolGuid);\r
- SmmCommunicateHeader->MessageLength = DataSize + SMM_FVB_COMMUNICATE_HEADER_SIZE;\r
-\r
- SmmFvbFunctionHeader = (SMM_FVB_COMMUNICATE_FUNCTION_HEADER *) SmmCommunicateHeader->Data;\r
- SmmFvbFunctionHeader->Function = Function;\r
-\r
- *CommunicateBuffer = SmmCommunicateHeader;\r
- *DataPtr = SmmFvbFunctionHeader->Data;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Send the data in communicate buffer to SMM.\r
-\r
- @param[out] SmmCommunicateHeader The communicate buffer.\r
- @param[in] DataSize The payload size.\r
-\r
-**/\r
-EFI_STATUS\r
-SendCommunicateBuffer (\r
- IN EFI_SMM_COMMUNICATE_HEADER *SmmCommunicateHeader,\r
- IN UINTN DataSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN CommSize;\r
- SMM_FVB_COMMUNICATE_FUNCTION_HEADER *SmmFvbFunctionHeader;\r
-\r
- CommSize = DataSize + SMM_COMMUNICATE_HEADER_SIZE + SMM_FVB_COMMUNICATE_HEADER_SIZE;\r
- Status = mSmmCommunication->Communicate (\r
- mSmmCommunication,\r
- SmmCommunicateHeader,\r
- &CommSize\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- SmmFvbFunctionHeader = (SMM_FVB_COMMUNICATE_FUNCTION_HEADER *) SmmCommunicateHeader->Data;\r
- return SmmFvbFunctionHeader->ReturnStatus;\r
-}\r
-\r
-/**\r
- This function retrieves the attributes and current settings of the block.\r
-\r
- @param[in] This Indicates the EFI_FIRMWARE_VOLUME_BLOCK2_PROTOCOL instance.\r
-\r
- @param[out] Attributes Pointer to EFI_FVB_ATTRIBUTES_2 in which the attributes\r
- and current settings are returned. Type EFI_FVB_ATTRIBUTES_2\r
- is defined in EFI_FIRMWARE_VOLUME_HEADER.\r
-\r
- @retval EFI_SUCCESS The firmware volume attributes were returned.\r
- @retval EFI_INVALID_PARAMETER Attributes is NULL.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbGetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN PayloadSize;\r
- EFI_SMM_COMMUNICATE_HEADER *SmmCommunicateHeader;\r
- SMM_FVB_ATTRIBUTES_HEADER *SmmFvbAttributesHeader;\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_FVB_DEVICE *FvbDevice;\r
-\r
- if (Attributes == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- SmmFvb = FvbDevice->SmmFvbInstance;\r
-\r
- //\r
- // Initialize the communicate buffer.\r
- //\r
- PayloadSize = sizeof (SMM_FVB_ATTRIBUTES_HEADER);\r
- Status = InitCommunicateBuffer (\r
- (VOID **)&SmmCommunicateHeader,\r
- (VOID **)&SmmFvbAttributesHeader,\r
- PayloadSize,\r
- EFI_FUNCTION_GET_ATTRIBUTES\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SmmFvbAttributesHeader->SmmFvb = SmmFvb;\r
- SmmFvbAttributesHeader->Attributes = 0;\r
-\r
- //\r
- // Send data to SMM.\r
- //\r
- Status = SendCommunicateBuffer (SmmCommunicateHeader, PayloadSize);\r
-\r
- //\r
- // Get data from SMM.\r
- //\r
- *Attributes = SmmFvbAttributesHeader->Attributes;\r
- FreePool (SmmCommunicateHeader);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Sets Volume attributes. No polarity translations are done.\r
-\r
- @param[in] This Calling context.\r
- @param[out] Attributes Output buffer which contains attributes.\r
-\r
- @retval EFI_SUCCESS Set the Attributes successfully.\r
- @retval EFI_INVALID_PARAMETER Attributes is NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbSetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN PayloadSize;\r
- EFI_SMM_COMMUNICATE_HEADER *SmmCommunicateHeader;\r
- SMM_FVB_ATTRIBUTES_HEADER *SmmFvbAttributesHeader;\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_FVB_DEVICE *FvbDevice;\r
-\r
- if (Attributes == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- SmmFvb = FvbDevice->SmmFvbInstance;\r
-\r
- //\r
- // Initialize the communicate buffer.\r
- //\r
- PayloadSize = sizeof (SMM_FVB_ATTRIBUTES_HEADER);\r
- Status = InitCommunicateBuffer (\r
- (VOID **)&SmmCommunicateHeader,\r
- (VOID **)&SmmFvbAttributesHeader,\r
- PayloadSize,\r
- EFI_FUNCTION_SET_ATTRIBUTES\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SmmFvbAttributesHeader->SmmFvb = SmmFvb;\r
- SmmFvbAttributesHeader->Attributes = *Attributes;\r
-\r
- //\r
- // Send data to SMM.\r
- //\r
- Status = SendCommunicateBuffer (SmmCommunicateHeader, PayloadSize);\r
-\r
- //\r
- // Get data from SMM.\r
- //\r
- *Attributes = SmmFvbAttributesHeader->Attributes;\r
- FreePool (SmmCommunicateHeader);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Retrieves the physical address of the FVB instance.\r
-\r
- @param[in] SmmFvb A pointer to EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL.\r
- @param[out] Address Output buffer containing the address.\r
-\r
- @retval EFI_SUCCESS Get the address successfully.\r
- @retval Others Failed to get address.\r
-\r
-**/\r
-EFI_STATUS\r
-GetPhysicalAddress (\r
- IN EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb,\r
- OUT EFI_PHYSICAL_ADDRESS *Address\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN PayloadSize;\r
- EFI_SMM_COMMUNICATE_HEADER *SmmCommunicateHeader;\r
- SMM_FVB_PHYSICAL_ADDRESS_HEADER *SmmFvbPhysicalAddressHeader;\r
-\r
- //\r
- // Initialize the communicate buffer.\r
- //\r
- PayloadSize = sizeof (SMM_FVB_PHYSICAL_ADDRESS_HEADER);\r
- Status = InitCommunicateBuffer (\r
- (VOID **)&SmmCommunicateHeader,\r
- (VOID **)&SmmFvbPhysicalAddressHeader,\r
- PayloadSize,\r
- EFI_FUNCTION_GET_PHYSICAL_ADDRESS\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SmmFvbPhysicalAddressHeader->SmmFvb = SmmFvb;\r
- SmmFvbPhysicalAddressHeader->Address = 0;\r
-\r
- //\r
- // Send data to SMM.\r
- //\r
- Status = SendCommunicateBuffer (SmmCommunicateHeader, PayloadSize);\r
-\r
- //\r
- // Get data from SMM.\r
- //\r
- *Address = SmmFvbPhysicalAddressHeader->Address;\r
- FreePool (SmmCommunicateHeader);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Retrieves the physical address of the FVB instance.\r
-\r
- @param[in] This A pointer to EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL.\r
- @param[out] Address Output buffer containing the address.\r
-\r
- @retval EFI_SUCCESS Get the address successfully.\r
- @retval Others Failed to get the address.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbGetPhysicalAddress (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_PHYSICAL_ADDRESS *Address\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_FVB_DEVICE *FvbDevice;\r
-\r
- if (Address == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- SmmFvb = FvbDevice->SmmFvbInstance;\r
-\r
- Status = GetPhysicalAddress (SmmFvb, Address);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Retrieve the size of a logical block.\r
-\r
- @param[in] This Calling context.\r
- @param[in] Lba Indicates which block to return the size for.\r
- @param[out] BlockSize A pointer to a caller allocated UINTN in which\r
- the size of the block is returned.\r
- @param[out] NumOfBlocks A pointer to a caller allocated UINTN in which the\r
- number of consecutive blocks starting with Lba is\r
- returned. All blocks in this range have a size of\r
- BlockSize.\r
-\r
- @retval EFI_SUCCESS Get BlockSize and NumOfBlocks successfully.\r
- @retval EFI_INVALID_PARAMETER BlockSize or NumOfBlocks are NULL.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbGetBlockSize (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- OUT UINTN *BlockSize,\r
- OUT UINTN *NumOfBlocks\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN PayloadSize;\r
- EFI_SMM_COMMUNICATE_HEADER *SmmCommunicateHeader;\r
- SMM_FVB_BLOCK_SIZE_HEADER *SmmFvbBlockSizeHeader;\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_FVB_DEVICE *FvbDevice;\r
-\r
- if ((BlockSize == NULL) || (NumOfBlocks == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- SmmFvb = FvbDevice->SmmFvbInstance;\r
-\r
- //\r
- // Initialize the communicate buffer.\r
- //\r
- PayloadSize = sizeof (SMM_FVB_BLOCK_SIZE_HEADER);\r
- Status = InitCommunicateBuffer (\r
- (VOID **)&SmmCommunicateHeader,\r
- (VOID **)&SmmFvbBlockSizeHeader,\r
- PayloadSize,\r
- EFI_FUNCTION_GET_BLOCK_SIZE\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SmmFvbBlockSizeHeader->SmmFvb = SmmFvb;\r
- SmmFvbBlockSizeHeader->Lba = Lba;\r
-\r
- //\r
- // Send data to SMM.\r
- //\r
- Status = SendCommunicateBuffer (SmmCommunicateHeader, PayloadSize);\r
-\r
- //\r
- // Get data from SMM.\r
- //\r
- *BlockSize = SmmFvbBlockSizeHeader->BlockSize;\r
- *NumOfBlocks = SmmFvbBlockSizeHeader->NumOfBlocks;\r
- FreePool (SmmCommunicateHeader);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Reads data beginning at Lba:Offset from FV. The Read terminates either\r
- when *NumBytes of data have been read, or when a block boundary is\r
- reached. *NumBytes is updated to reflect the actual number of bytes\r
- written. The write opertion does not include erase. This routine will\r
- attempt to write only the specified bytes. If the writes do not stick,\r
- it will return an error.\r
-\r
- @param[in] This Calling context\r
- @param[in] Lba Block in which to begin write\r
- @param[in] Offset Offset in the block at which to begin write\r
- @param[in,out] NumBytes On input, indicates the requested write size. On\r
- output, indicates the actual number of bytes written\r
- @param[in] Buffer Buffer containing source data for the write.\r
-\r
- @retval EFI_SUCCESS The firmware volume was read successfully and\r
- contents are in Buffer.\r
- @retval EFI_BAD_BUFFER_SIZE Read attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes returned\r
- in Buffer.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the ReadDisabled state\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be read.\r
- @retval EFI_INVALID_PARAMETER NumBytes or Buffer are NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbRead (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- OUT UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN PayloadSize;\r
- EFI_SMM_COMMUNICATE_HEADER *SmmCommunicateHeader;\r
- SMM_FVB_READ_WRITE_HEADER *SmmFvbReadWriteHeader;\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_FVB_DEVICE *FvbDevice;\r
-\r
- if ((NumBytes == NULL) || (Buffer == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- SmmFvb = FvbDevice->SmmFvbInstance;\r
-\r
- //\r
- // Initialize the communicate buffer.\r
- //\r
- PayloadSize = sizeof (SMM_FVB_READ_WRITE_HEADER) + *NumBytes;\r
- Status = InitCommunicateBuffer (\r
- (VOID **)&SmmCommunicateHeader,\r
- (VOID **)&SmmFvbReadWriteHeader,\r
- PayloadSize, EFI_FUNCTION_READ\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SmmFvbReadWriteHeader->SmmFvb = SmmFvb;\r
- SmmFvbReadWriteHeader->Lba = Lba;\r
- SmmFvbReadWriteHeader->Offset = Offset;\r
- SmmFvbReadWriteHeader->NumBytes = *NumBytes;\r
-\r
- //\r
- // Send data to SMM.\r
- //\r
- Status = SendCommunicateBuffer (SmmCommunicateHeader, PayloadSize);\r
-\r
- //\r
- // Get data from SMM.\r
- //\r
- *NumBytes = SmmFvbReadWriteHeader->NumBytes;\r
- if (!EFI_ERROR (Status)) {\r
- CopyMem (Buffer, (UINT8 *)(SmmFvbReadWriteHeader + 1), *NumBytes);\r
- }\r
- FreePool (SmmCommunicateHeader);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Writes data beginning at Lba:Offset from FV. The write terminates either\r
- when *NumBytes of data have been written, or when a block boundary is\r
- reached. *NumBytes is updated to reflect the actual number of bytes\r
- written. The write opertion does not include erase. This routine will\r
- attempt to write only the specified bytes. If the writes do not stick,\r
- it will return an error.\r
-\r
- @param[in] This Calling context.\r
- @param[in] Lba Block in which to begin write.\r
- @param[in] Offset Offset in the block at which to begin write.\r
- @param[in,out] NumBytes On input, indicates the requested write size. On\r
- output, indicates the actual number of bytes written.\r
- @param[in] Buffer Buffer containing source data for the write.\r
-\r
- @retval EFI_SUCCESS The firmware volume was written successfully.\r
- @retval EFI_BAD_BUFFER_SIZE Write attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes\r
- actually written.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the WriteDisabled state.\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be written.\r
- @retval EFI_INVALID_PARAMETER NumBytes or Buffer are NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbWrite (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN PayloadSize;\r
- EFI_SMM_COMMUNICATE_HEADER *SmmCommunicateHeader;\r
- SMM_FVB_READ_WRITE_HEADER *SmmFvbReadWriteHeader;\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_FVB_DEVICE *FvbDevice;\r
-\r
- if ((NumBytes == NULL) || (Buffer == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- SmmFvb = FvbDevice->SmmFvbInstance;\r
-\r
- //\r
- // Initialize the communicate buffer.\r
- //\r
- PayloadSize = sizeof (SMM_FVB_READ_WRITE_HEADER) + *NumBytes;\r
- Status = InitCommunicateBuffer (\r
- (VOID **)&SmmCommunicateHeader,\r
- (VOID **)&SmmFvbReadWriteHeader,\r
- PayloadSize,\r
- EFI_FUNCTION_WRITE\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SmmFvbReadWriteHeader->SmmFvb = SmmFvb;\r
- SmmFvbReadWriteHeader->Lba = Lba;\r
- SmmFvbReadWriteHeader->Offset = Offset;\r
- SmmFvbReadWriteHeader->NumBytes = *NumBytes;\r
- CopyMem ((UINT8 *)(SmmFvbReadWriteHeader + 1), Buffer, *NumBytes);\r
-\r
- //\r
- // Send data to SMM.\r
- //\r
- Status = SendCommunicateBuffer (SmmCommunicateHeader, PayloadSize);\r
-\r
- //\r
- // Get data from SMM.\r
- //\r
- *NumBytes = SmmFvbReadWriteHeader->NumBytes;\r
- FreePool (SmmCommunicateHeader);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- The EraseBlock() function erases NumOfLba blocks started from StartingLba.\r
-\r
- @param[in] This Calling context.\r
- @param[in] StartingLba Starting LBA followed to erase.\r
- @param[in] NumOfLba Number of block to erase.\r
-\r
- @retval EFI_SUCCESS The erase request was successfully completed.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the WriteDisabled state.\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be written. Firmware device may have been\r
- partially erased.\r
-\r
-**/\r
-EFI_STATUS\r
-EraseBlock (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA StartingLba,\r
- IN UINTN NumOfLba\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN PayloadSize;\r
- EFI_SMM_COMMUNICATE_HEADER *SmmCommunicateHeader;\r
- SMM_FVB_BLOCKS_HEADER *SmmFvbBlocksHeader;\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
- EFI_FVB_DEVICE *FvbDevice;\r
-\r
- FvbDevice = FVB_DEVICE_FROM_THIS (This);\r
- SmmFvb = FvbDevice->SmmFvbInstance;\r
-\r
- //\r
- // Initialize the communicate buffer.\r
- //\r
- PayloadSize = sizeof (SMM_FVB_BLOCKS_HEADER);\r
- Status = InitCommunicateBuffer (\r
- (VOID **)&SmmCommunicateHeader,\r
- (VOID **)&SmmFvbBlocksHeader,\r
- PayloadSize,\r
- EFI_FUNCTION_ERASE_BLOCKS\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- SmmFvbBlocksHeader->SmmFvb = SmmFvb;\r
- SmmFvbBlocksHeader->StartLba = StartingLba;\r
- SmmFvbBlocksHeader->NumOfLba = NumOfLba;\r
-\r
- //\r
- // Send data to SMM.\r
- //\r
- Status = SendCommunicateBuffer (SmmCommunicateHeader, PayloadSize);\r
-\r
- //\r
- // Get data from SMM.\r
- //\r
- FreePool (SmmCommunicateHeader);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- The EraseBlocks() function erases one or more blocks as denoted by the\r
- variable argument list. The entire parameter list of blocks must be verified\r
- prior to erasing any blocks. If a block is requested that does not exist\r
- within the associated firmware volume (it has a larger index than the last\r
- block of the firmware volume), the EraseBlock() function must return\r
- EFI_INVALID_PARAMETER without modifying the contents of the firmware volume.\r
-\r
- @param[in] This Calling context/\r
- @param[in] ... Starting LBA followed by Number of Lba to erase.\r
- a -1 to terminate the list.\r
-/\r
- @retval EFI_SUCCESS The erase request was successfully completed\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the WriteDisabled state/\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be written. Firmware device may have been\r
- partially erased/\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbEraseBlocks (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- ...\r
- )\r
-{\r
- EFI_STATUS Status;\r
- VA_LIST Marker;\r
- EFI_LBA StartingLba;\r
- UINTN NumOfLba;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- //\r
- // Check the parameter.\r
- //\r
- VA_START (Marker, This);\r
- do {\r
- StartingLba = VA_ARG (Marker, EFI_LBA);\r
- if (StartingLba == EFI_LBA_LIST_TERMINATOR ) {\r
- break;\r
- }\r
-\r
- NumOfLba = VA_ARG (Marker, UINTN);\r
- if (NumOfLba == 0) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- } while ( 1 );\r
- VA_END (Marker);\r
-\r
- //\r
- // Erase the blocks.\r
- //\r
- VA_START (Marker, This);\r
- do {\r
- StartingLba = VA_ARG (Marker, EFI_LBA);\r
- if (StartingLba == EFI_LBA_LIST_TERMINATOR ) {\r
- break;\r
- }\r
- NumOfLba = VA_ARG (Marker, UINTN);\r
- Status = EraseBlock (This, StartingLba, NumOfLba);\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- } while ( 1 );\r
- VA_END (Marker);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Install the FVB protocol which based on SMM FVB protocol.\r
-\r
- @param[in] SmmFvb The SMM FVB protocol.\r
-\r
-**/\r
-VOID\r
-InstallFvb (\r
- IN EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE FvbHandle;\r
- EFI_FVB_DEVICE *FvbDevice;\r
- EFI_FIRMWARE_VOLUME_HEADER *VolumeHeader;\r
- EFI_PHYSICAL_ADDRESS Address;\r
- EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *OldFvbInterface;\r
-\r
- FvbDevice = AllocateRuntimeCopyPool (sizeof (EFI_FVB_DEVICE), &mFvbDeviceTemplate);\r
- ASSERT (FvbDevice != NULL);\r
- FvbDevice->SmmFvbInstance = SmmFvb;\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmCommunicationProtocolGuid,\r
- NULL,\r
- (VOID **) &mSmmCommunication\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = GetPhysicalAddress (SmmFvb, &Address);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- VolumeHeader = (EFI_FIRMWARE_VOLUME_HEADER *) (UINTN)Address;\r
-\r
- //\r
- // Set up the devicepath.\r
- //\r
- if (VolumeHeader->ExtHeaderOffset == 0) {\r
- //\r
- // FV does not contains extension header, then produce MEMMAP_DEVICE_PATH.\r
- //\r
- FvbDevice->DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) AllocateRuntimeCopyPool (sizeof (FV_MEMMAP_DEVICE_PATH), &mFvMemmapDevicePathTemplate);\r
- ((FV_MEMMAP_DEVICE_PATH *) FvbDevice->DevicePath)->MemMapDevPath.StartingAddress = (UINTN)Address;\r
- ((FV_MEMMAP_DEVICE_PATH *) FvbDevice->DevicePath)->MemMapDevPath.EndingAddress = (UINTN)Address + VolumeHeader->FvLength - 1;\r
- } else {\r
- FvbDevice->DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) AllocateRuntimeCopyPool (sizeof (FV_PIWG_DEVICE_PATH), &mFvPIWGDevicePathTemplate);\r
- CopyGuid (\r
- &((FV_PIWG_DEVICE_PATH *)FvbDevice->DevicePath)->FvDevPath.FvName,\r
- (GUID *)(UINTN)((UINTN)Address + VolumeHeader->ExtHeaderOffset)\r
- );\r
- }\r
-\r
- //\r
- // Find a handle with a matching device path that has supports FW Block protocol.\r
- //\r
- Status = gBS->LocateDevicePath (\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- &FvbDevice->DevicePath,\r
- &FvbHandle\r
- );\r
- if (EFI_ERROR (Status) ) {\r
- //\r
- // LocateDevicePath fails so install a new interface and device path.\r
- //\r
- FvbHandle = NULL;\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &FvbHandle,\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- &FvbDevice->FvbInstance,\r
- &gEfiDevicePathProtocolGuid,\r
- FvbDevice->DevicePath,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } else if (IsDevicePathEnd (FvbDevice->DevicePath)) {\r
- //\r
- // Device allready exists, so reinstall the FVB protocol.\r
- //\r
- Status = gBS->HandleProtocol (\r
- FvbHandle,\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- (VOID **) &OldFvbInterface\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->ReinstallProtocolInterface (\r
- FvbHandle,\r
- &gEfiFirmwareVolumeBlockProtocolGuid,\r
- OldFvbInterface,\r
- &FvbDevice->FvbInstance\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } else {\r
- //\r
- // There was a FVB protocol on an End Device Path node.\r
- //\r
- ASSERT (FALSE);\r
- }\r
-}\r
-\r
-\r
-/**\r
- SMM Firmware Volume Block Protocol notification event handler.\r
-\r
- Discover NV Variable Store and install Variable Write Arch Protocol.\r
-\r
- @param[in] Event Event whose notification function is being invoked.\r
- @param[in] Context Pointer to the notification function's context.\r
-**/\r
-VOID\r
-EFIAPI\r
-SmmFvbReady (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN HandleCount;\r
- UINTN Index;\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvb;\r
-\r
- //\r
- // Locate all handles of Smm Fvb protocol.\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiSmmFirmwareVolumeBlockProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return ;\r
- }\r
-\r
- //\r
- // Install FVB protocol.\r
- //\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- SmmFvb = NULL;\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEfiSmmFirmwareVolumeBlockProtocolGuid,\r
- (VOID **) &SmmFvb\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
-\r
- InstallFvb (SmmFvb);\r
- }\r
-\r
- FreePool (HandleBuffer);\r
-}\r
-\r
-\r
-/**\r
- The driver entry point for Firmware Volume Block Driver.\r
-\r
- The function does the necessary initialization work\r
- Firmware Volume Block Driver.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the UEFI image.\r
- @param[in] SystemTable A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS This funtion always return EFI_SUCCESS.\r
- It will ASSERT on errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbSmmDxeInitialize (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- VOID *SmmFvbRegistration;\r
-\r
- //\r
- // Smm FVB driver is ready.\r
- //\r
- EfiCreateProtocolNotifyEvent (\r
- &gEfiSmmFirmwareVolumeBlockProtocolGuid,\r
- TPL_CALLBACK,\r
- SmmFvbReady,\r
- NULL,\r
- &SmmFvbRegistration\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- The internal header file includes the common header files, defines\r
- internal structure and functions used by FVB module.\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved. <BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef _SMM_FVB_DXE_H_\r
-#define _SMM_FVB_DXE_H_\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Protocol/SmmFirmwareVolumeBlock.h>\r
-#include <Protocol/SmmCommunication.h>\r
-\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/DevicePathLib.h>\r
-\r
-#include <Guid/EventGroup.h>\r
-#include "FvbSmmCommon.h"\r
-\r
-#define FVB_DEVICE_SIGNATURE SIGNATURE_32 ('F', 'V', 'B', 'S')\r
-#define FVB_DEVICE_FROM_THIS(a) CR (a, EFI_FVB_DEVICE, FvbInstance, FVB_DEVICE_SIGNATURE)\r
-\r
-typedef struct {\r
- MEDIA_FW_VOL_DEVICE_PATH FvDevPath;\r
- EFI_DEVICE_PATH_PROTOCOL EndDevPath;\r
-} FV_PIWG_DEVICE_PATH;\r
-\r
-typedef struct {\r
- MEMMAP_DEVICE_PATH MemMapDevPath;\r
- EFI_DEVICE_PATH_PROTOCOL EndDevPath;\r
-} FV_MEMMAP_DEVICE_PATH;\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL FvbInstance;\r
- EFI_SMM_FIRMWARE_VOLUME_BLOCK_PROTOCOL *SmmFvbInstance;\r
-} EFI_FVB_DEVICE;\r
-\r
-/**\r
- This function retrieves the attributes and current settings of the block.\r
-\r
- @param[in] This Indicates the EFI_FIRMWARE_VOLUME_BLOCK2_PROTOCOL instance.\r
-\r
- @param[out] Attributes Pointer to EFI_FVB_ATTRIBUTES_2 in which the attributes\r
- and current settings are returned. Type EFI_FVB_ATTRIBUTES_2\r
- is defined in EFI_FIRMWARE_VOLUME_HEADER.\r
-\r
- @retval EFI_SUCCESS The firmware volume attributes were returned.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbGetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- );\r
-\r
-\r
- /**\r
- Sets Volume attributes. No polarity translations are done.\r
-\r
- @param[in] This Calling context.\r
- @param[out] Attributes Output buffer which contains attributes.\r
-\r
- @retval EFI_SUCCESS The function always return successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbSetAttributes (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN OUT EFI_FVB_ATTRIBUTES_2 *Attributes\r
- );\r
-\r
-\r
-/**\r
- Retrieves the physical address of the device.\r
-\r
- @param[in] This A pointer to EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL.\r
- @param[out] Address Output buffer containing the address.\r
-\r
- @retval EFI_SUCCESS The function always return successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbGetPhysicalAddress (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- OUT EFI_PHYSICAL_ADDRESS *Address\r
- );\r
-\r
-\r
-/**\r
- Retrieve the size of a logical block.\r
-\r
- @param[in] This Calling context.\r
- @param[in] Lba Indicates which block to return the size for.\r
- @param[out] BlockSize A pointer to a caller allocated UINTN in which\r
- the size of the block is returned.\r
- @param[out] NumOfBlocks A pointer to a caller allocated UINTN in which the\r
- number of consecutive blocks starting with Lba is\r
- returned. All blocks in this range have a size of\r
- BlockSize.\r
-\r
- @retval EFI_SUCCESS The function always return successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbGetBlockSize (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- OUT UINTN *BlockSize,\r
- OUT UINTN *NumOfBlocks\r
- );\r
-\r
-\r
-/**\r
- Reads data beginning at Lba:Offset from FV. The Read terminates either\r
- when *NumBytes of data have been read, or when a block boundary is\r
- reached. *NumBytes is updated to reflect the actual number of bytes\r
- written. The write opertion does not include erase. This routine will\r
- attempt to write only the specified bytes. If the writes do not stick,\r
- it will return an error.\r
-\r
- @param[in] This Calling context.\r
- @param[in] Lba Block in which to begin write.\r
- @param[in] Offset Offset in the block at which to begin write\r
- @param[in,out] NumBytes On input, indicates the requested write size. On\r
- output, indicates the actual number of bytes written\r
- @param[in] Buffer Buffer containing source data for the write.\r
-\r
- @retval EFI_SUCCESS The firmware volume was read successfully and\r
- contents are in Buffer\r
- @retval EFI_BAD_BUFFER_SIZE Read attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes returned\r
- in Buffer\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the ReadDisabled state\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be read\r
- @retval EFI_INVALID_PARAMETER NumBytes or Buffer are NULL\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbRead (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- OUT UINT8 *Buffer\r
- );\r
-\r
-\r
-/**\r
- Writes data beginning at Lba:Offset from FV. The write terminates either\r
- when *NumBytes of data have been written, or when a block boundary is\r
- reached. *NumBytes is updated to reflect the actual number of bytes\r
- written. The write opertion does not include erase. This routine will\r
- attempt to write only the specified bytes. If the writes do not stick,\r
- it will return an error.\r
-\r
- @param[in] This Calling context.\r
- @param[in] Lba Block in which to begin write.\r
- @param[in] Offset Offset in the block at which to begin write.\r
- @param[in,out] NumBytes On input, indicates the requested write size. On\r
- output, indicates the actual number of bytes written\r
- @param[in] Buffer Buffer containing source data for the write.\r
-\r
- @retval EFI_SUCCESS The firmware volume was written successfully\r
- @retval EFI_BAD_BUFFER_SIZE Write attempted across a LBA boundary. On output,\r
- NumBytes contains the total number of bytes\r
- actually written.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the WriteDisabled state\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be written.\r
- @retval EFI_INVALID_PARAMETER NumBytes or Buffer are NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbWrite (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- IN EFI_LBA Lba,\r
- IN UINTN Offset,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- );\r
-\r
-\r
-/**\r
- The EraseBlock() function erases one or more blocks as denoted by the\r
- variable argument list. The entire parameter list of blocks must be verified\r
- prior to erasing any blocks. If a block is requested that does not exist\r
- within the associated firmware volume (it has a larger index than the last\r
- block of the firmware volume), the EraseBlock() function must return\r
- EFI_INVALID_PARAMETER without modifying the contents of the firmware volume.\r
-\r
- @param[in] This Calling context.\r
- @param[in] ... Starting LBA followed by Number of Lba to erase.\r
- a -1 to terminate the list.\r
-\r
- @retval EFI_SUCCESS The erase request was successfully completed.\r
- @retval EFI_ACCESS_DENIED The firmware volume is in the WriteDisabled state\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and\r
- could not be written. Firmware device may have been\r
- partially erased.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvbEraseBlocks (\r
- IN CONST EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL *This,\r
- ...\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Component description file for Firmware Volume Block module.\r
-#\r
-# Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FvbSmmDxe\r
- FILE_GUID = 9E8AD3F4-383D-4ec3-816E-7A4749371290\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = FvbSmmDxeInitialize\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- FvbSmmDxe.c\r
- FvbSmmDxe.h\r
- FvbSmmCommon.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- UefiBootServicesTableLib\r
- DebugLib\r
- DxeServicesTableLib\r
- UefiDriverEntryPoint\r
- PcdLib\r
-\r
-[Protocols]\r
- gEfiFirmwareVolumeBlockProtocolGuid ## ALWAYS_PRODUCES\r
- gEfiSmmCommunicationProtocolGuid\r
- gEfiSmmFirmwareVolumeBlockProtocolGuid\r
-\r
-[Depex]\r
- gEfiSmmCommunicationProtocolGuid\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- AlertStandardFormatTable.h\r
-\r
-Abstract:\r
-\r
- ACPI Alert Standard Format Description Table ASF! as described\r
- in the ASF2.0 Specification\r
-\r
---*/\r
-\r
-#ifndef _ALERT_STANDARD_FORMAT_TABLE_H\r
-#define _ALERT_STANDARD_FORMAT_TABLE_H\r
-\r
-#include <IndustryStandard/Acpi20.h>\r
-\r
-//\r
-// Ensure proper structure formats.\r
-//\r
-#pragma pack (1)\r
-\r
-//\r
-// Information Record header that appears at the beginning of each record.\r
-//\r
-typedef struct {\r
- UINT8 Type;\r
- UINT8 Reserved;\r
- UINT16 RecordLength;\r
-} EFI_ACPI_ASF_RECORD_HEADER;\r
-\r
-//\r
-// This structure contains information that identifies the system type\r
-// and configuration.\r
-//\r
-typedef struct {\r
- EFI_ACPI_ASF_RECORD_HEADER RecordHeader;\r
- UINT8 MinWatchDogResetValue;\r
- UINT8 MinPollingInterval;\r
- UINT16 SystemID;\r
- UINT32 IANAManufactureID;\r
- UINT8 FeatureFlags;\r
- UINT8 Reserved[3];\r
-} EFI_ACPI_ASF_INFO;\r
-\r
-//\r
-// Alert sensors definition.\r
-//\r
-#define ASF_ALRT_SENSOR_ARRAY_LENGTH 36\r
-\r
-typedef struct {\r
- EFI_ACPI_ASF_RECORD_HEADER RecordHeader;\r
- UINT8 AssertionEventBitMask;\r
- UINT8 DeassertionEventBitMask;\r
- UINT8 NumberOfAlerts;\r
- UINT8 ArrayElementLength;\r
- UINT8 DeviceArray[ASF_ALRT_SENSOR_ARRAY_LENGTH];\r
-} EFI_ACPI_ASF_ALRT;\r
-\r
-//\r
-// Alert Remote Control System Actions.\r
-//\r
-#define ASF_RCTL_DEVICES_ARRAY_LENGTH 16\r
-\r
-typedef struct {\r
- EFI_ACPI_ASF_RECORD_HEADER RecordHeader;\r
- UINT8 NumberOfControls;\r
- UINT8 ArrayElementLength;\r
- UINT16 RctlReserved;\r
- UINT8 ControlArray[ASF_RCTL_DEVICES_ARRAY_LENGTH];\r
-} EFI_ACPI_ASF_RCTL;\r
-\r
-//\r
-// Remote Control Capabilities.\r
-//\r
-typedef struct {\r
- EFI_ACPI_ASF_RECORD_HEADER RecordHeader;\r
- UINT8 RemoteControlCapabilities[7];\r
- UINT8 RMCPCompletionCode;\r
- UINT32 RMCPIANA;\r
- UINT8 RMCPSpecialCommand;\r
- UINT8 RMCPSpecialCommandParameter[2];\r
- UINT8 RMCPBootOptions[2];\r
- UINT8 RMCPOEMParameters[2];\r
-} EFI_ACPI_ASF_RMCP;\r
-\r
-//\r
-// SMBus Devices with fixed addresses.\r
-//\r
-#define ASF_ADDR_DEVICE_ARRAY_LENGTH 16\r
-\r
-typedef struct {\r
- EFI_ACPI_ASF_RECORD_HEADER RecordHeader;\r
- UINT8 SEEPROMAddress;\r
- UINT8 NumberOfDevices;\r
- UINT8 FixedSmbusAddresses[ASF_ADDR_DEVICE_ARRAY_LENGTH];\r
-} EFI_ACPI_ASF_ADDR;\r
-\r
-typedef struct {\r
- EFI_ACPI_DESCRIPTION_HEADER Header;\r
- EFI_ACPI_ASF_INFO AsfInfo;\r
- EFI_ACPI_ASF_ALRT AsfAlert;\r
- EFI_ACPI_ASF_RCTL AsfRctl;\r
- EFI_ACPI_ASF_RMCP AsfRmcp;\r
- EFI_ACPI_ASF_ADDR AsfAddr;\r
-} EFI_ACPI_1_0_ASF_DESCRIPTION_TABLE;\r
-\r
-//\r
-// "ASF!" ASF Description Table Signature.\r
-//\r
-#define EFI_ACPI_1_0_ASF_DESCRIPTION_TABLE_SIGNATURE 0x21465341\r
-\r
-#pragma pack ()\r
-\r
-#endif // _ALERT_STANDARD_FORMAT_TABLE_H\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- ChipsetAccess.h\r
-\r
-Abstract:\r
-\r
- Common Include file for Platform Drivers to access the Chipset registers.\r
-\r
---*/\r
-\r
-#ifndef _CHIPSET_ACCESS_H_\r
-#define _CHIPSET_ACCESS_H_\r
-\r
-#include "PchAccess.h"\r
-#include "Valleyview.h"\r
-#include "VlvAccess.h"\r
-#include "VlvCommonDefinitions.h"\r
-\r
-#endif\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-@file\r
- CommonIncludes.h\r
-\r
-@brief\r
- This file defines common equates.\r
-\r
-**/\r
-#ifndef _COMMON_INCLUDES_H_\r
-#define _COMMON_INCLUDES_H_\r
-\r
-#define V_INTEL_VID 0x8086\r
-\r
-#ifndef STALL_ONE_MICRO_SECOND\r
-#define STALL_ONE_MICRO_SECOND 1\r
-#endif\r
-#ifndef STALL_ONE_MILLI_SECOND\r
-#define STALL_ONE_MILLI_SECOND 1000\r
-#endif\r
-///\r
-/// Min Max\r
-///\r
-#define V_MIN(a, b) (((a) < (b)) ? (a) : (b))\r
-#define V_MAX(a, b) (((a) > (b)) ? (a) : (b))\r
-\r
-///\r
-/// Bit map macro\r
-///\r
-#ifndef BIT0\r
-\r
-#define BIT63 0x8000000000000000\r
-#define BIT62 0x4000000000000000\r
-#define BIT61 0x2000000000000000\r
-#define BIT60 0x1000000000000000\r
-#define BIT59 0x0800000000000000\r
-#define BIT58 0x0400000000000000\r
-#define BIT57 0x0200000000000000\r
-#define BIT56 0x0100000000000000\r
-#define BIT55 0x0080000000000000\r
-#define BIT54 0x0040000000000000\r
-#define BIT53 0x0020000000000000\r
-#define BIT52 0x0010000000000000\r
-#define BIT51 0x0008000000000000\r
-#define BIT50 0x0004000000000000\r
-#define BIT49 0x0002000000000000\r
-#define BIT48 0x0001000000000000\r
-#define BIT47 0x0000800000000000\r
-#define BIT46 0x0000400000000000\r
-#define BIT45 0x0000200000000000\r
-#define BIT44 0x0000100000000000\r
-#define BIT43 0x0000080000000000\r
-#define BIT42 0x0000040000000000\r
-#define BIT41 0x0000020000000000\r
-#define BIT40 0x0000010000000000\r
-#define BIT39 0x0000008000000000\r
-#define BIT38 0x0000004000000000\r
-#define BIT37 0x0000002000000000\r
-#define BIT36 0x0000001000000000\r
-#define BIT35 0x0000000800000000\r
-#define BIT34 0x0000000400000000\r
-#define BIT33 0x0000000200000000\r
-#define BIT32 0x0000000100000000\r
-\r
-#define BIT31 0x80000000\r
-#define BIT30 0x40000000\r
-#define BIT29 0x20000000\r
-#define BIT28 0x10000000\r
-#define BIT27 0x08000000\r
-#define BIT26 0x04000000\r
-#define BIT25 0x02000000\r
-#define BIT24 0x01000000\r
-#define BIT23 0x00800000\r
-#define BIT22 0x00400000\r
-#define BIT21 0x00200000\r
-#define BIT20 0x00100000\r
-#define BIT19 0x00080000\r
-#define BIT18 0x00040000\r
-#define BIT17 0x00020000\r
-#define BIT16 0x00010000\r
-#define BIT15 0x00008000\r
-#define BIT14 0x00004000\r
-#define BIT13 0x00002000\r
-#define BIT12 0x00001000\r
-#define BIT11 0x00000800\r
-#define BIT10 0x00000400\r
-#define BIT9 0x00000200\r
-#define BIT8 0x00000100\r
-#define BIT7 0x00000080\r
-#define BIT6 0x00000040\r
-#define BIT5 0x00000020\r
-#define BIT4 0x00000010\r
-#define BIT3 0x00000008\r
-#define BIT2 0x00000004\r
-#define BIT1 0x00000002\r
-#define BIT0 0x00000001\r
-#endif\r
-\r
-#define BITS(x) (1 << (x))\r
-\r
-//\r
-// Notes :\r
-// 1. Bit position always starts at 0.\r
-// 2. Following macros are applicable only for Word alligned integers.\r
-//\r
-#define BIT(Pos, Value) (1 << (Pos) & (Value))\r
-#define BITRANGE(From, Width, Value) (((Value) >> (From)) & ((1 << (Width)) - 1))\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- CpuType.h\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#ifndef _CPU_TYPE_H\r
-#define _CPU_TYPE_H\r
-\r
-#pragma pack(1)\r
-\r
-typedef enum {\r
- EnumCpuUarchUnknown = 0,\r
- EnumNehalemUarch,\r
-} EFI_CPU_UARCH;\r
-\r
-typedef enum {\r
- EnumCpuPlatformUnknown = 0,\r
- EnumDesktop,\r
- EnumMobile,\r
- EnumServer,\r
- EnumNetTop\r
-} EFI_CPU_PLATFORM;\r
-\r
-typedef enum {\r
- EnumCpuTypeUnknown = 0,\r
- EnumAtom,\r
- EnumNehalemEx,\r
- EnumBloomfield,\r
- EnumGainestown,\r
- EnumHavendale,\r
- EnumLynnfield,\r
- EnumAuburndale,\r
- EnumClarksfield,\r
- EnumPineview,\r
- EnumCedarview,\r
- EnumValleyview,\r
- EnumClarkdale // Havendale 32nm\r
-} EFI_CPU_TYPE;\r
-\r
-typedef enum {\r
- EnumCpuFamilyUnknown = 0,\r
- EnumFamilyField,\r
- EnumFamilyDale\r
-} EFI_CPU_FAMILY;\r
-\r
-#pragma pack()\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef _FILE_HANDLE_LIBRARY_HEADER_\r
-#define _FILE_HANDLE_LIBRARY_HEADER_\r
-\r
-#include <Protocol/SimpleFileSystem.h>\r
-\r
-//\r
-// The tag for use in identifying UNICODE files.\r
-// If the file is UNICODE, the first 16 bits of the file will equal this value.\r
-//\r
-extern CONST UINT16 gUnicodeFileTag;\r
-\r
-/**\r
- This function retrieves information about the file for the handle\r
- specified and stores it in the allocated pool memory.\r
-\r
- This function allocates a buffer to store the file's information. It is the\r
- caller's responsibility to free the buffer.\r
-\r
- @param[in] FileHandle The file handle of the file for which information is\r
- being requested.\r
-\r
- @retval NULL Information could not be retrieved.\r
- @retval !NULL The information about the file.\r
-**/\r
-EFI_FILE_INFO*\r
-EFIAPI\r
-FileHandleGetInfo (\r
- IN EFI_FILE_HANDLE FileHandle\r
- );\r
-\r
-/**\r
- This function sets the information about the file for the opened handle\r
- specified.\r
-\r
- @param[in] FileHandle The file handle of the file for which information\r
- is being set.\r
-\r
- @param[in] FileInfo The information to set.\r
-\r
- @retval EFI_SUCCESS The information was set.\r
- @retval EFI_INVALID_PARAMETER A parameter was out of range or invalid.\r
- @retval EFI_UNSUPPORTED The FileHandle does not support FileInfo.\r
- @retval EFI_NO_MEDIA The device has no medium.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_VOLUME_CORRUPTED The file system structures are corrupted.\r
- @retval EFI_WRITE_PROTECTED The file or medium is write protected.\r
- @retval EFI_ACCESS_DENIED The file was opened read only.\r
- @retval EFI_VOLUME_FULL The volume is full.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleSetInfo (\r
- IN EFI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_FILE_INFO *FileInfo\r
- );\r
-\r
-/**\r
- This function reads information from an opened file.\r
-\r
- If FileHandle is not a directory, the function reads the requested number of\r
- bytes from the file at the file's current position and returns them in Buffer.\r
- If the read goes beyond the end of the file, the read length is truncated to the\r
- end of the file. The file's current position is increased by the number of bytes\r
- returned. If FileHandle is a directory, the function reads the directory entry\r
- at the file's current position and returns the entry in Buffer. If the Buffer\r
- is not large enough to hold the current directory entry, then\r
- EFI_BUFFER_TOO_SMALL is returned and the current file position is not updated.\r
- BufferSize is set to be the size of the buffer needed to read the entry. On\r
- success, the current position is updated to the next directory entry. If there\r
- are no more directory entries, the read returns a zero-length buffer.\r
- EFI_FILE_INFO is the structure returned as the directory entry.\r
-\r
- @param[in] FileHandle The opened file handle.\r
- @param[in, out] BufferSize On input, the size of buffer in bytes. On return,\r
- the number of bytes written.\r
- @param[out] Buffer The buffer to put read data into.\r
-\r
- @retval EFI_SUCCESS Data was read.\r
- @retval EFI_NO_MEDIA The device has no media.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_VOLUME_CORRUPTED The file system structures are corrupted.\r
- @retval EFI_BUFFER_TO_SMALL Buffer is too small. ReadSize contains required\r
- size.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleRead(\r
- IN EFI_FILE_HANDLE FileHandle,\r
- IN OUT UINTN *BufferSize,\r
- OUT VOID *Buffer\r
- );\r
-\r
-/**\r
- Write data to a file.\r
-\r
- This function writes the specified number of bytes to the file at the current\r
- file position. The current file position is advanced the actual number of bytes\r
- written, which is returned in BufferSize. Partial writes only occur when there\r
- has been a data error during the write attempt (such as "volume space full").\r
- The file is automatically grown to hold the data if required. Direct writes to\r
- opened directories are not supported.\r
-\r
- @param[in] FileHandle The opened file for writing.\r
- @param[in, out] BufferSize On input, the number of bytes in Buffer. On output,\r
- the number of bytes written.\r
- @param[in] Buffer The buffer containing data to write is stored.\r
-\r
- @retval EFI_SUCCESS Data was written.\r
- @retval EFI_UNSUPPORTED Writes to an open directory are not supported.\r
- @retval EFI_NO_MEDIA The device has no media.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_VOLUME_CORRUPTED The file system structures are corrupted.\r
- @retval EFI_WRITE_PROTECTED The device is write-protected.\r
- @retval EFI_ACCESS_DENIED The file was opened for read only.\r
- @retval EFI_VOLUME_FULL The volume is full.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleWrite(\r
- IN EFI_FILE_HANDLE FileHandle,\r
- IN OUT UINTN *BufferSize,\r
- IN VOID *Buffer\r
- );\r
-\r
-/**\r
- Close an open file handle.\r
-\r
- This function closes a specified file handle. All "dirty" cached file data is\r
- flushed to the device, and the file is closed. In all cases the handle is\r
- closed.\r
-\r
- @param[in] FileHandle The file handle to close.\r
-\r
- @retval EFI_SUCCESS The file handle was closed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleClose (\r
- IN EFI_FILE_HANDLE FileHandle\r
- );\r
-\r
-/**\r
- Delete a file and close the handle.\r
-\r
- This function closes and deletes a file. In all cases the file handle is closed.\r
- If the file cannot be deleted, the warning code EFI_WARN_DELETE_FAILURE is\r
- returned, but the handle is still closed.\r
-\r
- @param[in] FileHandle The file handle to delete.\r
-\r
- @retval EFI_SUCCESS The file was closed successfully.\r
- @retval EFI_WARN_DELETE_FAILURE The handle was closed, but the file was not\r
- deleted.\r
- @retval INVALID_PARAMETER One of the parameters has an invalid value.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleDelete (\r
- IN EFI_FILE_HANDLE FileHandle\r
- );\r
-\r
-/**\r
- Set the current position in a file.\r
-\r
- This function sets the current file position for the handle to the position\r
- supplied. With the exception of moving to position 0xFFFFFFFFFFFFFFFF, only\r
- absolute positioning is supported, and moving past the end of the file is\r
- allowed (a subsequent write would grow the file). Moving to position\r
- 0xFFFFFFFFFFFFFFFF causes the current position to be set to the end of the file.\r
- If FileHandle is a directory, the only position that may be set is zero. This\r
- has the effect of starting the read process of the directory entries over again.\r
-\r
- @param[in] FileHandle The file handle on which the position is being set.\r
- @param[in] Position The byte position from the begining of the file.\r
-\r
- @retval EFI_SUCCESS The operation completed sucessfully.\r
- @retval EFI_UNSUPPORTED The request for non-zero is not valid on\r
- directories.\r
- @retval INVALID_PARAMETER One of the parameters has an invalid value.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleSetPosition (\r
- IN EFI_FILE_HANDLE FileHandle,\r
- IN UINT64 Position\r
- );\r
-\r
-/**\r
- Gets a file's current position.\r
-\r
- This function retrieves the current file position for the file handle. For\r
- directories, the current file position has no meaning outside of the file\r
- system driver. As such, the operation is not supported. An error is returned\r
- if FileHandle is a directory.\r
-\r
- @param[in] FileHandle The open file handle on which to get the position.\r
- @param[out] Position The byte position from begining of file.\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval INVALID_PARAMETER One of the parameters has an invalid value.\r
- @retval EFI_UNSUPPORTED The request is not valid on directories.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleGetPosition (\r
- IN EFI_FILE_HANDLE FileHandle,\r
- OUT UINT64 *Position\r
- );\r
-\r
-/**\r
- Flushes data on a file.\r
-\r
- This function flushes all modified data associated with a file to a device.\r
-\r
- @param[in] FileHandle The file handle on which to flush data.\r
-\r
- @retval EFI_SUCCESS The data was flushed.\r
- @retval EFI_NO_MEDIA The device has no media.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_VOLUME_CORRUPTED The file system structures are corrupted.\r
- @retval EFI_WRITE_PROTECTED The file or medium is write protected.\r
- @retval EFI_ACCESS_DENIED The file was opened for read only.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleFlush (\r
- IN EFI_FILE_HANDLE FileHandle\r
- );\r
-\r
-/**\r
- Function to determine if a given handle is a directory handle.\r
-\r
- If DirHandle is NULL, then ASSERT().\r
-\r
- Open the file information on the DirHandle, and verify that the Attribute\r
- includes EFI_FILE_DIRECTORY bit set.\r
-\r
- @param[in] DirHandle The handle to open the file.\r
-\r
- @retval EFI_SUCCESS DirHandle is a directory.\r
- @retval EFI_INVALID_PARAMETER DirHandle did not have EFI_FILE_INFO available.\r
- @retval EFI_NOT_FOUND DirHandle is not a directory.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleIsDirectory (\r
- IN EFI_FILE_HANDLE DirHandle\r
- );\r
-\r
-/**\r
- Retrieve first entry from a directory.\r
-\r
- This function takes an open directory handle and gets information from the\r
- first entry in the directory. A buffer is allocated to contain\r
- the information and a pointer to the buffer is returned in *Buffer. The\r
- caller can use FileHandleFindNextFile() to get subsequent directory entries.\r
-\r
- The buffer will be freed by FileHandleFindNextFile() when the last directory\r
- entry is read. Otherwise, the caller must free the buffer, using FreePool,\r
- when finished with it.\r
-\r
- @param[in] DirHandle The file handle of the directory to search.\r
- @param[out] Buffer The pointer to pointer to buffer for file's information.\r
-\r
- @retval EFI_SUCCESS Found the first file.\r
- @retval EFI_NOT_FOUND Cannot find the directory.\r
- @retval EFI_NO_MEDIA The device has no media.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_VOLUME_CORRUPTED The file system structures are corrupted.\r
- @return Others The status of FileHandleGetInfo, FileHandleSetPosition,\r
- or FileHandleRead.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleFindFirstFile (\r
- IN EFI_FILE_HANDLE DirHandle,\r
- OUT EFI_FILE_INFO **Buffer\r
- );\r
-\r
-/**\r
- Retrieve next entries from a directory.\r
-\r
- To use this function, the caller must first call the FileHandleFindFirstFile()\r
- function to get the first directory entry. Subsequent directory entries are\r
- retrieved by using the FileHandleFindNextFile() function. This function can\r
- be called several times to get each entry from the directory. If the call of\r
- FileHandleFindNextFile() retrieved the last directory entry, the next call of\r
- this function will set *NoFile to TRUE and free the buffer.\r
-\r
- @param[in] DirHandle The file handle of the directory.\r
- @param[out] Buffer The pointer to buffer for file's information.\r
- @param[out] NoFile The pointer to boolean when last file is found.\r
-\r
- @retval EFI_SUCCESS Found the next file, or reached last file.\r
- @retval EFI_NO_MEDIA The device has no media.\r
- @retval EFI_DEVICE_ERROR The device reported an error.\r
- @retval EFI_VOLUME_CORRUPTED The file system structures are corrupted.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleFindNextFile(\r
- IN EFI_FILE_HANDLE DirHandle,\r
- OUT EFI_FILE_INFO *Buffer,\r
- OUT BOOLEAN *NoFile\r
- );\r
-\r
-/**\r
- Retrieve the size of a file.\r
-\r
- If FileHandle is NULL then ASSERT().\r
- If Size is NULL then ASSERT().\r
-\r
- This function extracts the file size info from the FileHandle's EFI_FILE_INFO\r
- data.\r
-\r
- @param[in] FileHandle The file handle from which size is retrieved.\r
- @param[out] Size The pointer to size.\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_DEVICE_ERROR Cannot access the file.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleGetSize (\r
- IN EFI_FILE_HANDLE FileHandle,\r
- OUT UINT64 *Size\r
- );\r
-\r
-/**\r
- Set the size of a file.\r
-\r
- If FileHandle is NULL then ASSERT().\r
-\r
- This function changes the file size info from the FileHandle's EFI_FILE_INFO\r
- data.\r
-\r
- @param[in] FileHandle The file handle whose size is to be changed.\r
- @param[in] Size The new size.\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_DEVICE_ERROR Cannot access the file.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleSetSize (\r
- IN EFI_FILE_HANDLE FileHandle,\r
- IN UINT64 Size\r
- );\r
-\r
-/**\r
- Function to get a full filename given a EFI_FILE_HANDLE somewhere lower on the\r
- directory 'stack'.\r
-\r
- @param[in] Handle Handle to the Directory or File to create path to.\r
- @param[out] FullFileName Pointer to pointer to generated full file name. It\r
- is the responsibility of the caller to free this memory\r
- with a call to FreePool().\r
- @retval EFI_SUCCESS The operation was successful and FullFileName is valid.\r
- @retval EFI_INVALID_PARAMETER Handle was NULL.\r
- @retval EFI_INVALID_PARAMETER FullFileName was NULL.\r
- @retval EFI_OUT_OF_MEMORY A memory allocation failed.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleGetFileName (\r
- IN CONST EFI_FILE_HANDLE Handle,\r
- OUT CHAR16 **FullFileName\r
- );\r
-\r
-/**\r
- Function to read a single line (up to but not including the \n) from a file.\r
-\r
- If the position upon start is 0, then the Ascii Boolean will be set. This should be\r
- maintained and not changed for all operations with the same file.\r
-\r
- @param[in] Handle FileHandle to read from.\r
- @param[in, out] Buffer The pointer to buffer to read into.\r
- @param[in, out] Size The pointer to number of bytes in Buffer.\r
- @param[in] Truncate If the buffer is large enough, this has no effect.\r
- If the buffer is is too small and Truncate is TRUE,\r
- the line will be truncated.\r
- If the buffer is is too small and Truncate is FALSE,\r
- then no read will occur.\r
-\r
- @param[in, out] Ascii Boolean value for indicating whether the file is\r
- Ascii (TRUE) or UCS2 (FALSE).\r
-\r
- @retval EFI_SUCCESS The operation was successful. The line is stored in\r
- Buffer.\r
- @retval EFI_INVALID_PARAMETER Handle was NULL.\r
- @retval EFI_INVALID_PARAMETER Size was NULL.\r
- @retval EFI_BUFFER_TOO_SMALL Size was not large enough to store the line.\r
- Size was updated to the minimum space required.\r
- @sa FileHandleRead\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleReadLine(\r
- IN EFI_FILE_HANDLE Handle,\r
- IN OUT CHAR16 *Buffer,\r
- IN OUT UINTN *Size,\r
- IN BOOLEAN Truncate,\r
- IN OUT BOOLEAN *Ascii\r
- );\r
-\r
-/**\r
- Function to read a single line from a file. The \n is not included in the returned\r
- buffer. The returned buffer must be callee freed.\r
-\r
- If the position upon start is 0, then the Ascii Boolean will be set. This should be\r
- maintained and not changed for all operations with the same file.\r
-\r
- @param[in] Handle FileHandle to read from.\r
- @param[in, out] Ascii Boolean value for indicating whether the file is\r
- Ascii (TRUE) or UCS2 (FALSE).\r
-\r
- @return The line of text from the file.\r
-\r
- @sa FileHandleReadLine\r
-**/\r
-CHAR16*\r
-EFIAPI\r
-FileHandleReturnLine(\r
- IN EFI_FILE_HANDLE Handle,\r
- IN OUT BOOLEAN *Ascii\r
- );\r
-\r
-/**\r
- Function to write a line of unicode text to a file.\r
-\r
- If Handle is NULL, ASSERT.\r
-\r
- @param[in] Handle FileHandle to write to.\r
- @param[in] Buffer Buffer to write, if NULL the function will\r
- take no action and return EFI_SUCCESS.\r
-\r
- @retval EFI_SUCCESS The data was written.\r
- @retval other Failure.\r
-\r
- @sa FileHandleWrite\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandleWriteLine(\r
- IN EFI_FILE_HANDLE Handle,\r
- IN CHAR16 *Buffer\r
- );\r
-\r
-/**\r
- Function to take a formatted argument and print it to a file.\r
-\r
- @param[in] Handle The file handle for the file to write to.\r
- @param[in] Format The format argument (see printlib for the format specifier).\r
- @param[in] ... The variable arguments for the format.\r
-\r
- @retval EFI_SUCCESS The operation was successful.\r
- @retval other A return value from FileHandleWriteLine.\r
-\r
- @sa FileHandleWriteLine\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FileHandlePrintLine(\r
- IN EFI_FILE_HANDLE Handle,\r
- IN CONST CHAR16 *Format,\r
- ...\r
- );\r
-\r
-/**\r
- Function to determine if a FILE_HANDLE is at the end of the file.\r
-\r
- This will NOT work on directories.\r
-\r
- If Handle is NULL, then ASSERT().\r
-\r
- @param[in] Handle The file handle.\r
-\r
- @retval TRUE The position is at the end of the file.\r
- @retval FALSE The position is not at the end of the file.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-FileHandleEof(\r
- IN EFI_FILE_HANDLE Handle\r
- );\r
-\r
-#endif //_FILE_HANDLE_LIBRARY_HEADER_\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- AcpiTableStorage.h\r
-\r
-Abstract:\r
-\r
- GUID for the ACPI Table Storage filename.\r
-\r
- This GUID is defined in the Tiano ACPI Table Storage EPS.\r
-\r
---*/\r
-\r
-#ifndef _ACPI_TABLE_STORAGE_H_\r
-#define _ACPI_TABLE_STORAGE_H_\r
-\r
-#define EFI_ACPI_TABLE_STORAGE_GUID \\r
- { 0x7e374e25, 0x8e01, 0x4fee, {0x87, 0xf2, 0x39, 0xc, 0x23, 0xc6, 0x6, 0xcd} }\r
-\r
-extern EFI_GUID gEfiAcpiTableStorageGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- Asf.h\r
-\r
-Abstract:\r
-\r
- Alert Standard Format address variable\r
-\r
---*/\r
-\r
-#ifndef AlertStandardFormat_h_included\r
-#define AlertStandardFormat_h_included\r
-\r
-\r
-#pragma pack(1)\r
-\r
-//\r
-// ASF address\r
-//\r
-//\r
-// {3D995FB4-4F05-4073-BE72-A19CFB5DE690}\r
-//\r
-#define ALERT_STANDARD_FORMAT_VARIABLE_GUID \\r
- {0x3d995fb4, 0x4f05, 0x4073, 0xbe, 0x72, 0xa1, 0x9c, 0xfb, 0x5d, 0xe6, 0x90}\r
-\r
-#define ALERT_STANDARD_FORMAT_VARIABLE_NAME (L"ASF")\r
-#define ASCII_ALERT_STANDARD_FORMAT_VARIABLE_NAME ("ASF")\r
-\r
-extern EFI_GUID gAlertStandardFormatGuid;\r
-extern CHAR16 gAlertStandardFormatName[];\r
-\r
-typedef struct {\r
- UINT8 SmbusAddr;\r
- struct {\r
- UINT32 VendorSpecificId;\r
- UINT16 SubsystemDeviceId;\r
- UINT16 SubsystemVendorId;\r
- UINT16 Interface;\r
- UINT16 DeviceId;\r
- UINT16 VendorId;\r
- UINT8 VendorRevision;\r
- UINT8 DeviceCapabilities;\r
- } Udid;\r
- struct {\r
- UINT8 SubCommand;\r
- UINT8 Version;\r
- UINT32 IanaId;\r
- UINT8 SpecialCommand;\r
- UINT16 SpecialCommandParam;\r
- UINT16 BootOptionsBits;\r
- UINT16 OemParam;\r
- } AsfBootOptions;\r
- struct {\r
- UINT8 Bus;\r
- UINT8 Device;\r
- UINT8 Function;\r
- UINT16 VendorId;\r
- UINT16 DeviceId;\r
- UINT16 IderCmdBar;\r
- UINT16 IderCtrlBar;\r
- UINT8 IderIrq;\r
- UINT16 SolBar;\r
- UINT8 SolIrq;\r
- } PciInfo;\r
- struct {\r
- UINT8 IamtProvisioningStatus;\r
- BOOLEAN IamtIsProvisioned;\r
- } IamtInfo;\r
- struct {\r
- BOOLEAN FlashUpdatingIsAllowed;\r
- } MeInfoForEbu;\r
- UINT32 EitBPFAddress;\r
-} EFI_ASF_VARIABLE;\r
-\r
-#pragma pack()\r
-\r
-#endif\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- BiosId.h\r
-\r
-Abstract:\r
-\r
- GUIDs used for Bios ID.\r
-\r
---*/\r
-\r
-#ifndef _BIOS_ID_H_\r
-#define _BIOS_ID_H_\r
-\r
-\r
-#define EFI_BIOS_ID_GUID \\r
-{ 0xC3E36D09, 0x8294, 0x4b97, 0xA8, 0x57, 0xD5, 0x28, 0x8F, 0xE3, 0x3E, 0x28 }\r
-\r
-\r
-extern EFI_GUID gEfiBiosIdGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- BoardFeatures.h\r
-\r
-Abstract:\r
-\r
- EFI Platform Board Features\r
-\r
-\r
-\r
---*/\r
-\r
-#ifndef BoardFeatures_h_included\r
-#define BoardFeatures_h_included\r
-\r
-#include <Base.h>\r
-\r
-#pragma pack(1)\r
-\r
-//\r
-// Board Features\r
-//\r
-#if defined LEGACY_BOARD_FEATURES && LEGACY_BOARD_FEATURES\r
-#define B_BOARD_FEATURES_CHIPSET_LAN BIT0\r
-#define B_BOARD_FEATURES_LAN_MARVELL BIT1\r
-#define B_BOARD_FEATURES_AA_NOT_FOUND BIT2\r
-#define B_BOARD_FEATURES_SIO_NO_COM1 BIT3\r
-#define B_BOARD_FEATURES_SIO_COM2 BIT4\r
-#define B_BOARD_FEATURES_SIO_NO_PARALLEL BIT5\r
-#define B_BOARD_FEATURES_CHIPSET_VIDEO BIT6\r
-#define B_BOARD_FEATURES_CHIPSET_VIDEO_OPTION0 BIT7\r
-#define B_BOARD_FEATURES_VIDEO_SLOT BIT8\r
-#define B_BOARD_FEATURES_MINI_CARD BIT9\r
-#define B_BOARD_FEATURES_DISCRETE_1394 BIT10\r
-#define B_BOARD_FEATURES_LEGACY_FREE BIT11\r
-#define B_BOARD_FEATURES_USB_HUB BIT12\r
-#define B_BOARD_FEATURES_TPM BIT13\r
-#define B_BOARD_FEATURES_VIIV BIT14\r
-#define B_BOARD_FEATURES_FORM_FACTOR_MASK (BIT15|BIT16|BIT17|BIT18|BIT19)\r
-#define B_BOARD_FEATURES_FORM_FACTOR_PBTX BIT15\r
-#define B_BOARD_FEATURES_FORM_FACTOR_ATX BIT16\r
-#define B_BOARD_FEATURES_FORM_FACTOR_BTX BIT17\r
-#define B_BOARD_FEATURES_FORM_FACTOR_MICRO_ATX BIT18\r
-#define B_BOARD_FEATURES_FORM_FACTOR_MICRO_BTX BIT19\r
-#define B_BOARD_FEATURES_MEMORY_TYPE_DDR1 BIT20\r
-#define B_BOARD_FEATURES_MEMORY_TYPE_DDR2 BIT21\r
-#define B_BOARD_FEATURES_MEMORY_SLOT_MASK BIT23 | BIT22\r
-#define V_BOARD_FEATURES_1_MEMORY_SLOT 0 // BIT22=0, BIT23=0\r
-#define V_BOARD_FEATURES_2_MEMORY_SLOT BIT22 // BIT22=1, BIT23=0\r
-#define V_BOARD_FEATURES_3_MEMORY_SLOT BIT23 // BIT22=0, BIT23=1\r
-#define V_BOARD_FEATURES_4_MEMORY_SLOT BIT23 | BIT22 // BIT22=1, BIT23=1\r
-#define B_BOARD_FEATURES_ALT_MEM_CLK_RT BIT24\r
-#define B_BOARD_FEATURES_SLEEP_MASK BIT25\r
-#define V_BOARD_FEATURES_SLEEP_S1 0 // BIT25=0\r
-#define V_BOARD_FEATURES_SLEEP_S3 BIT25 // BIT25=1\r
-#define B_BOARD_FEATURES_3JACK_AUDIO_SOLUTION BIT26 // 0/1= 5/3 Rear Jacks\r
-#define B_BOARD_FEATURES_DISCRETE_SATA BIT27\r
-#define B_BOARD_FEATURES_2_SATA BIT28 // 2SATA instead of 4(pre Ich8) or 4 SATA instead of 6(Ich8)\r
-#define B_BOARD_FEATURES_RVP BIT29 // Board is an RVP board\r
-#define B_BOARD_FEATURES_PORT80_LPC BIT30 // Port80 PCI(0) or LPC(1)\r
-#define B_BOARD_FEATURES_LIMITED_CPU_SUPPORT BIT31 // Limited CPU support\r
-#define B_BOARD_FEATURES_PMP_SUPPORT BIT32 // Support for over-voltaging memory\r
-#define B_BOARD_FEATURES_HW_WATCHDOG_TIMER BIT33 // Support for the HW-based 555 Watchdog Timer feature\r
-#define B_BOARD_FEATURES_NO_QRT BIT34 // disable QRT\r
-#define B_BOARD_FEATURES_VERB_TABLE1 BIT35 // Verb table 1\r
-#define B_BOARD_FEATURES_VERB_TABLE2 BIT36 // Verb table 2\r
-#define B_BOARD_FEATURES_VERB_TABLE3 BIT37 // Verb table 3\r
-#define B_BOARD_FEATURES_VERB_TABLE4 BIT38 // Verb table 4\r
-#define B_BOARD_FEATURES_VERB_TABLE5 BIT39 // Reserved for Verb table 5\r
-#define B_BOARD_FEATURES_VERB_TABLE_MASK BIT35 | BIT36 | BIT37 | BIT38 | BIT39\r
-#define B_BOARD_FEATURES_KENTSFIELD_BLOCK BIT40 // Kentsfield not supported\r
-#define B_BOARD_FEATURES_KENTSFIELD_WARNING BIT41 // Kentsfield warning\r
-#define B_BOARD_FEATURES_ESATA_PORT0 BIT42 // E-SATA on Port0\r
-#define B_BOARD_FEATURES_ESATA_PORT1 BIT43 // E-SATA on Port1\r
-#define B_BOARD_FEATURES_ESATA_PORT2 BIT44 // E-SATA on Port2\r
-#define B_BOARD_FEATURES_ESATA_PORT3 BIT45 // E-SATA on Port3\r
-#define B_BOARD_FEATURES_ESATA_PORT4 BIT46 // E-SATA on Port4\r
-#define B_BOARD_FEATURES_ESATA_PORT5 BIT47 // E-SATA on Port5\r
-#define B_BOARD_FEATURES_ECIR BIT48 // Enhanced Consumer IR\r
-#define B_BOARD_FEATURES_PS2WAKEFROMS5 BIT49 // Wake from S5 via PS2 keyboard\r
-#define B_BOARD_FEATURES_HDAUDIOLINK BIT50 // HD audio link support\r
-#define B_BOARD_FEATURES_1_PATA BIT51\r
-#define B_BOARD_FEATURES_MOBILE BIT52\r
-#define B_BOARD_FEATURES_NO_FLOPPY BIT53\r
-#define B_BOARD_FEATURES_DISABLE_UNUSED_FSB BIT54\r
-\r
-//\r
-// Bit 55-58 reserved by PSID support. CPU power requirement below are preliminary.\r
-// They might be changed.\r
-// This is not same as 8.6.1 products so be careful.\r
-//\r
-#define B_BOARD_FEATURES_CPU_POWER_BITNUM 55\r
-#define B_BOARD_FEATURES_CPU_POWER_MASK (BIT55 | BIT56 | BIT57 | BIT58)\r
-#define B_BOARD_FEATURES_CPU_POWER_35W 0 // Theoretically doesn't exist.\r
-#define B_BOARD_FEATURES_CPU_POWER_40W BIT55 // 0001\r
-#define B_BOARD_FEATURES_CPU_POWER_45W BIT56 // 0010\r
-#define B_BOARD_FEATURES_CPU_POWER_50W (BIT55 | BIT56) // 0011\r
-#define B_BOARD_FEATURES_CPU_POWER_65W BIT57 // 0100 Wolfdale-H/-M\r
-#define B_BOARD_FEATURES_CPU_POWER_70W (BIT55 | BIT57) // 0101\r
-#define B_BOARD_FEATURES_CPU_POWER_75W (BIT56 | BIT57) // 0110\r
-#define B_BOARD_FEATURES_CPU_POWER_80W (BIT55 | BIT56 | BIT57) // 0111\r
-#define B_BOARD_FEATURES_CPU_POWER_95W BIT58 // 1000 Yorkfield\r
-#define B_BOARD_FEATURES_CPU_POWER_100W (BIT55 | BIT58) // 1001\r
-#define B_BOARD_FEATURES_CPU_POWER_105W (BIT56 | BIT58) // 1010\r
-#define B_BOARD_FEATURES_CPU_POWER_110W (BIT55 | BIT56 | BIT58) // 1011\r
-#define B_BOARD_FEATURES_CPU_POWER_130W (BIT57 | BIT58) // 1100 XE Yorkfield\r
-#define B_BOARD_FEATURES_CPU_POWER_135W (BIT55 | BIT57 | BIT58) // 1101\r
-#define B_BOARD_FEATURES_CPU_POWER_Over135W (BIT56 | BIT57 | BIT58) // 1110 Reserved\r
-#define B_BOARD_FEATURES_CPU_POWER_140W (BIT55 | BIT56 | BIT57 | BIT58) // 1111 Reserved\r
-#define B_VV_BOARD_FEATURES BIT59\r
-#define B_BOARD_FEATURES_IDCC2_SUPPORT BIT60 // Include IDCC2 support\r
-#define B_BOARD_FEATURES_NO_SATA_PORT2_3 BIT61 // No SATA Port2&3 Connector, used with B_BOARD_FEATURES_2_SATA flag\r
-#define B_BOARD_FEATURES_FORM_FACTOR_MINI_ITX BIT62\r
-#define B_BOARD_FEATURES_NPI_QPI_VOLTAGE BIT63\r
-\r
-#else\r
-\r
-#define B_BOARD_FEATURES_CHIPSET_LAN BIT0\r
-#define B_BOARD_FEATURES_CHIPSET_VIDEO BIT1\r
-#define B_BOARD_FEATURES_VIDEO_SLOT BIT2\r
-#define B_BOARD_FEATURES_AA_NOT_FOUND BIT3\r
-#define B_BOARD_FEATURES_SIO_NO_COM1 BIT4\r
-#define B_BOARD_FEATURES_SIO_COM2 BIT5\r
-#define B_BOARD_FEATURES_SIO_NO_PARALLEL BIT6\r
-#define B_BOARD_FEATURES_NO_FLOPPY BIT7\r
-#define B_BOARD_FEATURES_PS2WAKEFROMS5 BIT8 // Wake from S5 via PS2 keyboard\r
-#define B_BOARD_FEATURES_ECIR BIT9 // Enhanced Consumer IR\r
-#define B_BOARD_FEATURES_LEGACY_FREE BIT10\r
-#define B_BOARD_FEATURES_MINI_CARD BIT11\r
-#define B_BOARD_FEATURES_DISCRETE_1394 BIT12\r
-#define B_BOARD_FEATURES_USB_HUB BIT13\r
-#define B_BOARD_FEATURES_TPM BIT14\r
-#define B_BOARD_FEATURES_FORM_FACTOR_MASK (BIT15|BIT16|BIT17|BIT18|BIT19|BIT20)\r
-#define B_BOARD_FEATURES_FORM_FACTOR_PBTX BIT15\r
-#define B_BOARD_FEATURES_FORM_FACTOR_ATX BIT16\r
-#define B_BOARD_FEATURES_FORM_FACTOR_BTX BIT17\r
-#define B_BOARD_FEATURES_FORM_FACTOR_MICRO_ATX BIT18\r
-#define B_BOARD_FEATURES_FORM_FACTOR_MICRO_BTX BIT19\r
-#define B_BOARD_FEATURES_FORM_FACTOR_MINI_ITX BIT20\r
-#define B_BOARD_FEATURES_MEMORY_TYPE_DDR2 BIT21\r
-#define B_BOARD_FEATURES_MEMORY_TYPE_DDR3 BIT22\r
-#define B_BOARD_FEATURES_MEMORY_SLOT_MASK (BIT24 | BIT23)\r
-#define V_BOARD_FEATURES_1_MEMORY_SLOT 0 // BIT23=0, BIT24=0\r
-#define V_BOARD_FEATURES_2_MEMORY_SLOT BIT23 // BIT23=1, BIT24=0\r
-#define V_BOARD_FEATURES_3_MEMORY_SLOT BIT24 // BIT23=0, BIT24=1\r
-#define V_BOARD_FEATURES_4_MEMORY_SLOT (BIT24 | BIT23) // BIT23=1, BIT24=1\r
-#define B_BOARD_FEATURES_2_C0_MEMORY_SLOT BIT25 // 2 Channel 0 memory slot\r
-#define B_BOARD_FEATURES_SLEEP_MASK BIT26\r
-#define V_BOARD_FEATURES_SLEEP_S1 0 // BIT26=0\r
-#define V_BOARD_FEATURES_SLEEP_S3 BIT26 // BIT26=1\r
-#define B_BOARD_FEATURES_3JACK_AUDIO_SOLUTION BIT27 // 0/1= 5/3 Rear Jacks\r
-#define B_BOARD_FEATURES_HDAUDIOLINK BIT28 // HD audio link support\r
-#define B_BOARD_FEATURES_DISCRETE_SATA BIT29\r
-#define B_BOARD_FEATURES_2_SATA BIT30 // 2SATA instead of 4(pre Ich8) or 4 SATA instead of 6(Ich8)\r
-#define B_BOARD_FEATURES_NO_SATA_PORT2_3 BIT31 // No SATA Port2&3 Connector, used with B_BOARD_FEATURES_2_SATA flag\r
-#define B_BOARD_FEATURES_RVP BIT32 // Board is an RVP board\r
-#define B_BOARD_FEATURES_ESATA_PORT0 BIT33 // E-SATA on Port0\r
-#define B_BOARD_FEATURES_ESATA_PORT1 BIT34 // E-SATA on Port1\r
-#define B_BOARD_FEATURES_ESATA_PORT2 BIT35 // E-SATA on Port2\r
-#define B_BOARD_FEATURES_ESATA_PORT3 BIT36 // E-SATA on Port3\r
-#define B_BOARD_FEATURES_ESATA_PORT4 BIT37 // E-SATA on Port4\r
-#define B_BOARD_FEATURES_ESATA_PORT5 BIT38 // E-SATA on Port5\r
-#define B_BOARD_FEATURES_IDCC2_SUPPORT BIT39 // Include IDCC2 support\r
-#define B_BOARD_FEATURES_NPI_QPI_VOLTAGE BIT40\r
-#define B_BOARD_FEATURES_LIMITED_CPU_SUPPORT BIT41 // Limited CPU support\r
-#define B_BOARD_FEATURES_PMP_SUPPORT BIT42 // Support for over-voltaging memory\r
-#define B_BOARD_FEATURES_HW_WATCHDOG_TIMER BIT43 // Support for the HW-based 555 Watchdog Timer feature\r
-#define B_BOARD_FEATURES_LVDS BIT44 // Support for LVDS\r
-#define B_BOARD_FEATURES_VERB_TABLE_MASK (BIT45|BIT46|BIT47|BIT48) // Verb table\r
-#define B_BOARD_FEATURES_VERB_TABLE1 BIT45 // Verb table 1\r
-#define B_BOARD_FEATURES_VERB_TABLE2 BIT46 // Verb table 2\r
-#define B_BOARD_FEATURES_VERB_TABLE3 BIT47 // Verb table 3\r
-#define B_BOARD_FEATURES_VERB_TABLE4 BIT48 // Verb table 4\r
-#define B_BOARD_FEATURES_NO_MINIPCIE BIT49 // Mini PCIe slot\r
-#define B_BOARD_FEATURES_HDMI_SLOT BIT50 // HDMI slot\r
-#define B_BOARD_FEATURES_PS2_HIDE BIT51 // PS2 hide\r
-#define B_BOARD_FEATURES_DVID_SLOT BIT52 // DVID slot\r
-\r
-#define B_BOARD_FEATURES_SIO_COM3 BIT53\r
-#define B_BOARD_FEATURES_SIO_COM4 BIT54\r
-\r
-#define B_BOARD_FEATURES_LAN2 BIT55\r
-#define B_BOARD_FEATURES_PCIe_SLOT BIT56\r
-#endif\r
-\r
-typedef UINT64 EFI_BOARD_FEATURES;\r
-\r
-#pragma pack()\r
-\r
-//\r
-// Global ID for the Platform Boot Mode Protocol.\r
-//\r
-#define EFI_BOARD_FEATURES_GUID \\r
- { 0x94b9e8ae, 0x8877, 0x479a, 0x98, 0x42, 0xf5, 0x97, 0x4b, 0x82, 0xce, 0xd3 }\r
-\r
-extern EFI_GUID gEfiBoardFeaturesGuid;\r
-\r
-#define BOARD_FEATURES_NAME L"BoardFeatures"\r
-\r
-#define EFI_BOARD_ID_GUID \\r
- { 0x6b2dd245, 0x3f2, 0x414a, 0x8c, 0x2, 0x9f, 0xfc, 0x23, 0x52, 0xe3, 0x1e }\r
-#define EFI_BOARD_ID_NAME (L"BoardId")\r
-\r
-#endif\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- EfiVpdData.h\r
-\r
-Abstract:\r
-\r
- Constants and declarations that are common accross PEI and DXE.\r
---*/\r
-\r
-#ifndef _EFI_VPD_DATA_H_\r
-#define _EFI_VPD_DATA_H_\r
-\r
-\r
-#pragma pack(1)\r
-\r
-//\r
-// DMI data\r
-//\r
-typedef struct {\r
-\r
- CHAR8 DmiGpnvHeader[4]; // $DMI\r
- CHAR8 SystemInfoManufacturer[0x20]; // Structure Type 1 String 1\r
- CHAR8 SystemInfoProductName[0x20]; // Structure Type 1 String 2\r
- CHAR8 SystemInfoVersion[0x18]; // Structure Type 1 String 3\r
- CHAR8 SystemInfoSerialNumber[0x20]; // Structure Type 1 String 4\r
- CHAR8 BaseBoardManufacturer[0x20]; // Structure Type 2 String 1\r
- CHAR8 BaseBoardProductName[0x20]; // Structure Type 2 String 2\r
- CHAR8 BaseBoardVersion[0x18]; // Structure Type 2 String 3\r
- CHAR8 BaseBoardSerialNumber[0x20]; // Structure Type 2 String 4\r
- CHAR8 ChassisManufacturer[0x20]; // Structure Type 3 String 1\r
- UINT8 ChassisType; // Enumerated\r
- CHAR8 ChassisVersion[0x18]; // Structure Type 3 String 2\r
- CHAR8 ChassisSerialNumber[0x20]; // Structure Type 3 String 3\r
- CHAR8 ChassisAssetTag[0x20]; // Structure Type 3 String 4\r
- UINT8 MfgAccessKeyWorkspace;\r
-\r
- UINT8 ChecksumFixupPool[0xd]; // Checksum Fix-ups\r
- UINT8 SwitchboardData[4]; // 32 switch switchboard\r
- UINT8 IntelReserved; // Reserved for Future Use\r
-} DMI_DATA;\r
-\r
-#define DMI_DATA_GUID \\r
- { \\r
- 0x70e56c5e, 0x280c, 0x44b0, 0xa4, 0x97, 0x09, 0x68, 0x1a, 0xbc, 0x37, 0x5e \\r
- }\r
-\r
-#define DMI_DATA_NAME (L"DmiData")\r
-#define ASCII_DMI_DATA_NAME ("DmiData")\r
-\r
-extern EFI_GUID gDmiDataGuid;\r
-extern CHAR16 gDmiDataName[];\r
-\r
-//\r
-// UUID - universally unique system id.\r
-//\r
-#define UUID_VARIABLE_GUID \\r
- { \\r
- 0xd357c710, 0x0ada, 0x4717, 0x8d, 0xba, 0xc6, 0xad, 0xc7, 0xcd, 0x2b, 0x2a \\r
- }\r
-\r
-#define UUID_VARIABLE_NAME (L"UUID")\r
-#define ASCII_UUID_VARIABLE_NAME ("UUID")\r
-\r
-//\r
-// UUID data\r
-//\r
-typedef struct {\r
- UINT32 UuidHigh;\r
- UINT32 UuidLow;\r
-} SYSTEM_1394_UUID;\r
-\r
-typedef struct {\r
- EFI_GUID SystemUuid; // System Unique ID\r
- SYSTEM_1394_UUID System1394Uuid; // Onboard 1394 UUID\r
-} UUID_DATA;\r
-\r
-extern EFI_GUID gUuidVariableGuid;\r
-extern CHAR16 gUuidVariableName[];\r
-\r
-//\r
-// MB32GUID for Computrace.\r
-//\r
-\r
-#define MB32_GUID \\r
- { 0x539D62BA, 0xDE35, 0x453E, 0xBA, 0xB0, 0x85, 0xDB, 0x8D, 0xA2, 0x42, 0xF9 }\r
-\r
-#define MB32_VARIABLE_NAME (L"MB32")\r
-#define ASCII_MB32_VARIABLE_NAME ("MB32")\r
-\r
-extern EFI_GUID gMb32Guid;\r
-extern CHAR16 gMb32VariableName[];\r
-\r
-//\r
-// ACPI OSFR Manufacturer String.\r
-//\r
-// {72234213-0FD7-48a1-A59F-B41BC107FBCD}\r
-//\r
-#define ACPI_OSFR_MFG_STRING_VARIABLE_GUID \\r
- {0x72234213, 0xfd7, 0x48a1, 0xa5, 0x9f, 0xb4, 0x1b, 0xc1, 0x7, 0xfb, 0xcd}\r
-#define ACPI_OSFR_MFG_STRING_VARIABLE_NAME (L"OcurMfg")\r
-#define ASCII_ACPI_OSFR_MF_STRING_VARIABLE_NAME ("OcurMfg")\r
-\r
-extern EFI_GUID gACPIOSFRMfgStringVariableGuid;\r
-\r
-\r
-//\r
-// ACPI OSFR Model String.\r
-//\r
-// {72234213-0FD7-48a1-A59F-B41BC107FBCD}\r
-//\r
-#define ACPI_OSFR_MODEL_STRING_VARIABLE_GUID \\r
- {0x72234213, 0xfd7, 0x48a1, 0xa5, 0x9f, 0xb4, 0x1b, 0xc1, 0x7, 0xfb, 0xcd}\r
-#define ACPI_OSFR_MODEL_STRING_VARIABLE_NAME (L"OcurModel")\r
-#define ASCII_ACPI_OSFR_MODEL_STRING_VARIABLE_NAME ("OcurModel")\r
-\r
-extern EFI_GUID gACPIOSFRModelStringVariableGuid;\r
-\r
-//\r
-// ACPI OSFR Reference Data Block.\r
-//\r
-// {72234213-0FD7-48a1-A59F-B41BC107FBCD}\r
-//\r
-#define ACPI_OSFR_REF_DATA_BLOCK_VARIABLE_GUID \\r
- {0x72234213, 0xfd7, 0x48a1, 0xa5, 0x9f, 0xb4, 0x1b, 0xc1, 0x7, 0xfb, 0xcd}\r
-#define ACPI_OSFR_REF_DATA_BLOCK_VARIABLE_NAME (L"OcurRef")\r
-#define ASCII_ACPI_OSFR_REF_DATA_BLOCK_VARIABLE_NAME ("OcurRef")\r
-extern EFI_GUID gACPIOSFRRefDataBlockVariableGuid;\r
-\r
-//\r
-// Manufacturing mode GUID\r
-//\r
-#define MfgMode_GUID \\r
- { 0xEF14FD78, 0x0793, 0x4e2b, 0xAC, 0x6D, 0x06, 0x28, 0x47, 0xE0, 0x17, 0x91 }\r
-\r
-#define MFGMODE_VARIABLE_NAME (L"MfgMode")\r
-#define ASCII_MFGMODE_VARIABLE_NAME ("MfgMode")\r
-\r
-typedef struct {\r
- UINT8 MfgModeData;\r
-} MFG_MODE_VAR;\r
-\r
-extern EFI_GUID gMfgModeVariableGuid;\r
-extern CHAR16 gMfgModeVariableName[];\r
-\r
-#pragma pack()\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- FirmwareId.h\r
-\r
---*/\r
-\r
-#ifndef _FirmwareId_h_GUID_included\r
-#define _FirmwareId_h_GUID_included\r
-\r
-\r
-#pragma pack(1)\r
-\r
-//\r
-// Firmware ID\r
-//\r
-\r
-#define FIRMWARE_ID_MAX_LENGTH 35\r
-\r
-typedef struct {\r
- CHAR8 BiosId[8];\r
- CHAR8 Separator1;\r
- CHAR8 OemId[3];\r
- CHAR8 Separator2;\r
- CHAR8 BuildId[4];\r
- CHAR8 Separator3;\r
- CHAR8 Century[2];\r
- CHAR8 Year[2];\r
- CHAR8 Separator4;\r
- CHAR8 Month[2];\r
- CHAR8 Date[2];\r
- CHAR8 Separator5;\r
- CHAR8 Hour[2];\r
- CHAR8 Minute[2];\r
- CHAR8 Dummy[3];\r
-} FIRMWARE_ID_DATA;\r
-\r
-#define OLD_FIRMWARE_ID_GUID \\r
- {0xefc071ae, 0x41b8, 0x4018, 0xaf, 0xa7, 0x31, 0x4b, 0x18, 0x5e, 0x57, 0x8b}\r
-\r
-#define FIRMWARE_ID_GUID \\r
- {0x5e559c23, 0x1faa, 0x4ae1, 0x8d, 0x4a, 0xc6, 0xcf, 0x02, 0x6c, 0x76, 0x6f}\r
-\r
-#define FIRMWARE_ID_NAME L"FirmwareId"\r
-#define FIRMWARE_ID_NAME_WITH_PASSWORD FIRMWARE_ID_NAME L"H#8,^-!t"\r
-\r
-extern EFI_GUID gFirmwareIdGuid;\r
-extern CHAR16 gFirmwareIdName[];\r
-\r
-#pragma pack()\r
-\r
-#endif\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- HwWatchdogTimerHob.h\r
-\r
-Abstract:\r
-\r
- GUID used for Watchdog Timer status in the HOB list.\r
-\r
---*/\r
-\r
-#ifndef _EFI_WATCHDOG_TIMER_HOB_GUID_H_\r
-#define _EFI_WATCHDOG_TIMER_HOB_GUID_H_\r
-\r
-#define EFI_WATCHDOG_TIMER_HOB_GUID \\r
- { 0x226cd3f, 0x69b5, 0x4150, 0xac, 0xbe, 0xbf, 0xbf, 0x18, 0xe3, 0x3, 0xd5 }\r
-\r
-#define EFI_WATCHDOG_TIMER_DEFINITION_HOB_GUID \\r
- { 0xd29302b0, 0x11ba, 0x4073, 0xa2, 0x27, 0x53, 0x8d, 0x25, 0x42, 0x70, 0x9f }\r
-\r
-typedef enum {\r
- HWWD_NONE,\r
- HWWD_TIMER_EXPIRED,\r
- HWWD_SPONTANEOUS_REBOOT,\r
- HWWD_FORCED_TIMEOUT\r
-} HW_WATCHDOG_TIMEOUT;\r
-\r
-typedef struct {\r
- HW_WATCHDOG_TIMEOUT TimeoutStatus;\r
-} HW_WATCHDOG_INFO;\r
-\r
-//\r
-// Watchdog timer action values.\r
-//\r
-#define WDT_ACTION_RESET 0x01 // reload/reset timer\r
-#define WDT_ACTION_QUERY_CURRENT_VALUE 0x04 // get current value // DON'T NEED FOR OVERCLOCK UTILITY\r
-#define WDT_ACTION_QUERY_COUNTDOWN_PERIOD 0x05 // get countdown period\r
-#define WDT_ACTION_SET_COUNTDOWN_PERIOD 0x06 // set countdown period\r
-#define WDT_ACTION_QUERY_RUNNING_STATE 0x08 // query if running\r
-#define WDT_ACTION_SET_RUNNING_STATE 0x09 // start timer\r
-#define WDT_ACTION_QUERY_STOPPED_STATE 0x0A // query if stopped\r
-#define WDT_ACTION_SET_STOPPED_STATE 0x0B // stop timer\r
-#define WDT_ACTION_QUERY_STATUS 0x20 // is current boot cause by wdt timeout?\r
-#define WDT_ACTION_SET_STATUS 0x21 // resets wdt status bit\r
-\r
-//\r
-// Watchdog timer instruction values.\r
-//\r
-#define WDT_INSTR_VALUE_MASK 0x03 // Mask for just the value\r
-#define WDT_INSTR_READ_CMP_VALUE 0x00 // Read / compare value\r
-#define WDT_INSTR_READ_COUNTDOWN 0x01 // read countdown value\r
-#define WDT_INSTR_WRITE_VALUE 0x02 // Write value\r
-#define WDT_INSTR_WRITE_COUNTDOWN 0x03 // write countdown value\r
-#define WDT_INSTR_PRESERVE_REG 0x80 // preserve reg; used in Write Value / Write Countdown\r
-#define WDT_INSTR_WRITE_VALUE_PRES (0x02 | WDT_INSTR_PRESERVE_REG) // Write value with preserve\r
-#define WDT_INSTR_WRITE_COUNTDOWN_PRES (0x03 | WDT_INSTR_PRESERVE_REG) // write countdown value with preserve\r
-\r
-//\r
-// The Generic Address Structure is defined in the ACPI Specification and should only be\r
-// changed to match updated revisions of that specification. The GAS_ADDRESS_SPACE and\r
-// GAS_ACCESS_SIZE enumerations are also defined by the ACPI Specification.\r
-//\r
-typedef enum {\r
- GAS_SYSTEM_MEMORY,\r
- GAS_SYSTEM_IO,\r
- GAS_PCI_CONFIG_SPACE,\r
- GAS_EMBEDDED_CONTROLLER,\r
- GAS_SMBUS\r
-} GAS_ADDRESS_SPACE;\r
-\r
-typedef enum {\r
- GAS_UNDEFINED,\r
- GAS_BYTE_ACCESS,\r
- GAS_WORD_ACCESS,\r
- GAS_DWORD_ACCESS,\r
- GAS_QWORD_ACCESS\r
-} GAS_ACCESS_SIZE;\r
-\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT8 AddressSpaceId;\r
- UINT8 RegisterBitWidth;\r
- UINT8 RegisterBitOffset;\r
- UINT8 AccessSize;\r
- UINT64 Address;\r
-} GENERIC_ADDRESS_STRUCTURE;\r
-\r
-//\r
-// GAS_SYSTEM_MEMORY - When used as the AddressSpaceId, the 64-bit physical memory address\r
-// of the register. 32-bit platforms must have the high DWORD set to 0.\r
-// GAS_SYSTEM_IO - The 64-bit I/O address of the register. 32-bit platforms must have\r
-// the high DWORD set to 0.\r
-// GAS_PCI_CONFIG_SPACE - PCI Configuration space addresses must be confined to devices on PCI\r
-// Sepment Group 0, Bus 0. This restriction exists to accommodate access\r
-// to fixed hardware prior to PCI bus enumeration. The format of addresses\r
-// are defined as follows:\r
-// Highest WORD: Reserved and must be -0-\r
-// ... PCI Device number on bus 0\r
-// ... PCI Function number\r
-// Lowest WORD: Offset in the configuration space header.\r
-//\r
-\r
-typedef struct {\r
- UINT8 WdAction;\r
- UINT8 Flag;\r
- UINT16 Res;\r
- GENERIC_ADDRESS_STRUCTURE GenericAddressStructures;\r
- UINT32 Value;\r
- UINT32 Mask;\r
-} WD_INSTRUCTION;\r
-\r
-typedef struct {\r
- UINT32 TimerPeriod;\r
- UINT32 MaxTimerCount;\r
- UINT32 MinTimerCount;\r
- UINT16 InstructionCount;\r
- WD_INSTRUCTION ActionDefinitions[1];\r
-} WD_HOB_DEFINITION;\r
-\r
-#pragma pack()\r
-\r
-extern EFI_GUID gWatchdogTimerHobGuid;\r
-extern EFI_GUID gWatchdogTimerDefinitionHobGuid;\r
-\r
-#endif // _EFI_WATCHDOG_TIMER_HOB_GUID_H_\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- IdccData.h\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#ifndef _IDCCDATAHUB_GUID_H_\r
-#define _IDCCDATAHUB_GUID_H_\r
-\r
-//\r
-// This GUID is for the IDCC related data found in the Data Hub.\r
-//\r
-#define IDCC_DATA_HUB_GUID \\r
- { 0x788e1d9f, 0x1eab, 0x47d2, 0xa2, 0xf3, 0x78, 0xca, 0xe8, 0x7d, 0x60, 0x12 }\r
-\r
-extern EFI_GUID gIdccDataHubGuid;\r
-\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT32 Type;\r
- UINT32 RecordLength;\r
-} EFI_IDCC_DATA_HEADER;\r
-\r
-typedef struct {\r
- EFI_IDCC_DATA_HEADER IdccHeader;\r
- UINT32 Tcontrol;\r
-} EFI_IDCC_TCONTROL;\r
-\r
-typedef struct {\r
- UINT32 EntryCount;\r
-} EFI_IDCC_CLOCK_COMMON;\r
-\r
-typedef struct {\r
- UINT8 Polarity;\r
- UINT8 Percent;\r
- UINT32 FpValue;\r
-} EFI_IDCC_TYPE_2_DATA;\r
-\r
-typedef struct {\r
- UINT8 SetupVal;\r
- UINT32 FpValue;\r
-} EFI_IDCC_TYPE_3_4_DATA;\r
-\r
-typedef struct {\r
- EFI_IDCC_DATA_HEADER IdccHeader;\r
- UINT32 ProcessorRatio;\r
-} EFI_IDCC_PROCESSOR_RATIO;\r
-\r
-typedef struct {\r
- EFI_IDCC_DATA_HEADER IdccHeader;\r
- UINT32 BoardFormFactor;\r
-} EFI_IDCC_BOARD_FORM_FACTOR;\r
-\r
-typedef struct {\r
- EFI_IDCC_DATA_HEADER IdccHeader;\r
- UINT32 ProcessorInfo;\r
-} EFI_IDCC_PROCESSOR_INFO;\r
-\r
-#define EFI_IDCC_PROCESSOR_UNCON (1 << 0) // Bit 0: UnCon CPU\r
-#define EFI_IDCC_PROCESSOR_UNLOCK (1 << 1) // Bit 1: UnLock CPU\r
-#define EFI_IDCC_PROCESSOR_CNR (1 << 2) // Bit 2: CNR CPU\r
-#define EFI_IDCC_PROCESSOR_KNF (1 << 3) // Bit 3: KNF CPU\r
-\r
-typedef struct {\r
- EFI_IDCC_DATA_HEADER IdccHeader;\r
- UINT32 MinFSB;\r
- UINT32 MaxFSB;\r
- UINT8 StepFSB;\r
-} EFI_IDCC_FSB_DATA;\r
-\r
-#pragma pack()\r
-\r
-#define EFI_IDCC_POSITIVE 0\r
-#define EFI_IDCC_NEGATIVE 1\r
-\r
-//\r
-// Board Form Factor equates.\r
-//\r
-#define ATX_FORM_FACTOR 0x00\r
-#define BTX_FORM_FACTOR 0x01\r
-\r
-\r
-#define EFI_IDCC_TCONTROL_TYPE 1\r
-#define EFI_IDCC_FSB_TYPE 2\r
-#define EFI_IDCC_PCI_TYPE 3\r
-#define EFI_IDCC_PCIE_TYPE 4\r
-#define EFI_IDCC_PROC_RATIO_TYPE 5\r
-#define EFI_IDCC_BOARD_FORM_FACTOR_TYPE 6\r
-#define EFI_IDCC_PROC_INFO_TYPE 7\r
-#define EFI_IDCC_FSB_DATA_TYPE 8\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- ItkData.h\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#ifndef _ITKDATAHUB_GUID_H_\r
-#define _ITKDATAHUB_GUID_H_\r
-\r
-//\r
-// This GUID is for the ITK related data found in the Data Hub {E7060843-A336-4d5b-9598-13402F5D7375}\r
-//\r
-#define ITK_DATA_HUB_GUID \\r
- { 0xe7060843, 0xa336, 0x4d5b, 0x95, 0x98, 0x13, 0x40, 0x2f, 0x5d, 0x73, 0x75 }\r
-\r
-extern EFI_GUID gItkDataHubGuid;\r
-\r
-//\r
-// This GUID is for the ITK related data found in a Variable {3812723D-7E48-4e29-BC27-F5A39AC94EF1}\r
-//\r
-#define ITK_DATA_VAR_GUID \\r
- { 0x3812723d, 0x7e48, 0x4e29, 0xbc, 0x27, 0xf5, 0xa3, 0x9a, 0xc9, 0x4e, 0xf1 }\r
-\r
-extern EFI_GUID gItkDataVarGuid;\r
-\r
-#define ITK_DATA_VAR_NAME L"ItkDataVar"\r
-\r
-extern CHAR16 gItkDataVarName[];\r
-\r
-#define ITK_BIOS_MOD_VAR_NAME L"ItkBiosModVar"\r
-\r
-extern CHAR16 gItkBiosModVarName[];\r
-\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT32 Type;\r
- UINT32 RecordLength;\r
-} EFI_ITK_DATA_HEADER;\r
-\r
-typedef struct {\r
- EFI_ITK_DATA_HEADER ItkHeader;\r
- UINT32 HecetaAddress;\r
-} EFI_ITK_HECETA_ADDRESS;\r
-\r
-typedef struct {\r
- UINT16 VarEqName;\r
- UINT16 VarEqValue;\r
-} EFI_ITK_VAR_EQ_RECORD;\r
-\r
-typedef struct {\r
- EFI_ITK_DATA_HEADER ItkHeader;\r
- EFI_ITK_VAR_EQ_RECORD VarEqRecord[0x10000];\r
-} EFI_ITK_VAR_EQ;\r
-#pragma pack()\r
-\r
-#define EFI_ITK_HECETA_ADDRESS_TYPE 1\r
-#define EFI_ITK_MOBILE_BIOS_TYPE 2\r
-#define EFI_ITK_VAR_EQ_TYPE 3\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- MemoryConfigData.h\r
-\r
-Abstract:\r
-\r
- GUID used for Memory Configuration Data entries in the HOB list.\r
-\r
---*/\r
-\r
-#ifndef _MEMORY_CONFIG_DATA_GUID_H_\r
-#define _MEMORY_CONFIG_DATA_GUID_H_\r
-\r
-#define EFI_MEMORY_CONFIG_DATA_GUID \\r
- { \\r
- 0x80dbd530, 0xb74c, 0x4f11, 0x8c, 0x03, 0x41, 0x86, 0x65, 0x53, 0x28, 0x31 \\r
- }\r
-\r
-extern EFI_GUID gEfiMemoryConfigDataGuid;\r
-extern CHAR16 EfiMemoryConfigVariable[];\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- OsSelection.h\r
-\r
-Abstract:\r
-\r
- GUID used for LPSS, SCC and LPE configuration data entries in the HOB list.\r
-\r
---*/\r
-\r
-#ifndef _OS_SELECTION_GUID_H_\r
-#define _OS_SELECTION_GUID_H_\r
-\r
-#ifndef ECP_FLAG\r
-#include <PiPei.h>\r
-\r
-#include <Library/HobLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#endif\r
-\r
-#define ANDROID 1\r
-\r
-#define EFI_OS_SELECTION_VARIABLE_GUID \\r
- { \\r
- 0x86843f56, 0x675d, 0x40a5, 0x95, 0x30, 0xbc, 0x85, 0x83, 0x72, 0xf1, 0x03 \\r
- }\r
-\r
-extern EFI_GUID gOsSelectionVariableGuid;\r
-\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT8 LpssPciModeEnabled;\r
- //SCC\r
- UINT8 LpsseMMCEnabled;\r
- UINT8 LpssSdioEnabled;\r
- UINT8 LpssSdcardEnabled;\r
- UINT8 LpssSdCardSDR25Enabled;\r
- UINT8 LpssSdCardDDR50Enabled;\r
- UINT8 LpssMipiHsi;\r
- UINT8 LpsseMMC45Enabled;\r
- UINT8 LpsseMMC45DDR50Enabled;\r
- UINT8 LpsseMMC45HS200Enabled;\r
- UINT8 LpsseMMC45RetuneTimerValue;\r
- UINT8 eMMCBootMode;\r
- //LPSS2\r
- UINT8 LpssDma1Enabled;\r
- UINT8 LpssI2C0Enabled;\r
- UINT8 LpssI2C1Enabled;\r
- UINT8 LpssI2C2Enabled;\r
- UINT8 LpssI2C3Enabled;\r
- UINT8 LpssI2C4Enabled;\r
- UINT8 LpssI2C5Enabled;\r
- UINT8 LpssI2C6Enabled;\r
- //LPSS1\r
- UINT8 LpssDma0Enabled;\r
- UINT8 LpssPwm0Enabled;\r
- UINT8 LpssPwm1Enabled;\r
- UINT8 LpssHsuart0Enabled;\r
- UINT8 LpssHsuart1Enabled;\r
- UINT8 LpssSpiEnabled;\r
- UINT8 I2CTouchAd;\r
-} EFI_PLATFORM_LPSS_DATA;\r
-\r
-typedef struct _EFI_OS_SELECTION_HOB {\r
- UINT8 OsSelection;\r
- UINT8 OsSelectionChanged;\r
- UINT8 Lpe;\r
- UINT8 PchAzalia;\r
- EFI_PLATFORM_LPSS_DATA LpssData;\r
-} EFI_OS_SELECTION_HOB;\r
-\r
-#pragma pack()\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- PciLanInfo.h\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#ifndef _PCI_LAN_INFO_GUID_H_\r
-#define _PCI_LAN_INFO_GUID_H_\r
-\r
-#pragma pack(1)\r
-\r
-//\r
-// structure used for Pci Lan variable\r
-//\r
-typedef struct {\r
- UINT8 PciBus;\r
- UINT8 PciDevice;\r
- UINT8 PciFunction;\r
-} PCI_LAN_INFO;\r
-\r
-#pragma pack()\r
-\r
-#define EFI_PCI_LAN_INFO_GUID \\r
- {0xd9a1427, 0xe02a, 0x437d, 0x92, 0x6b, 0xaa, 0x52, 0x1f, 0xd7, 0x22, 0xba};\r
-\r
-extern EFI_GUID gEfiPciLanInfoGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- PlatformCpuInfo.h\r
-\r
-Abstract:\r
-\r
- GUID used for Platform CPU Info Data entries in the HOB list.\r
-\r
---*/\r
-\r
-#ifndef _PLATFORM_CPU_INFO_GUID_H_\r
-#define _PLATFORM_CPU_INFO_GUID_H_\r
-\r
-#include "CpuType.h"\r
-#include <Library/CpuIA32.h>\r
-\r
-#define EFI_PLATFORM_CPU_INFO_GUID \\r
- {\\r
- 0xbb9c7ab7, 0xb8d9, 0x4bf3, 0x9c, 0x29, 0x9b, 0xf3, 0x41, 0xe2, 0x17, 0xbc \\r
- }\r
-\r
-extern EFI_GUID gEfiPlatformCpuInfoGuid;\r
-extern CHAR16 EfiPlatformCpuInfoVariable[];\r
-\r
-//\r
-// Tri-state for feature capabilities and enable/disable.\r
-// [0] clear=feature isn't capable\r
-// [0] set =feature is capable\r
-// [1] clear=feature is disabled\r
-// [1] set =feature is enabled\r
-//\r
-#define CPU_FEATURES_CAPABLE BIT0\r
-#define CPU_FEATURES_ENABLE BIT1\r
-\r
-#define MAX_CACHE_DESCRIPTORS 64\r
-#define MAXIMUM_CPU_BRAND_STRING_LENGTH 48\r
-\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT32 FullCpuId; // [31:0] & 0x0FFF0FFF\r
- UINT32 FullFamilyModelId; // [31:0] & 0x0FFF0FF0\r
- UINT8 ExtendedFamilyId; // [27:20]\r
- UINT8 ExtendedModelId; // [19:16]\r
- UINT8 ProcessorType; // [13:11]\r
- UINT8 FamilyId; // [11:8]\r
- UINT8 Model; // [7:4]\r
- UINT8 SteppingId; // [3:0]\r
-} EFI_CPU_VERSION_INFO; // CPUID.1.EAX\r
-\r
-typedef struct {\r
- UINT32 L1InstructionCacheSize;\r
- UINT32 L1DataCacheSize;\r
- UINT32 L2CacheSize;\r
- UINT32 L3CacheSize;\r
- UINT32 TraceCacheSize;\r
- UINT8 CacheDescriptor[MAX_CACHE_DESCRIPTORS];\r
-} EFI_CPU_CACHE_INFO; // CPUID.2.EAX\r
-\r
-typedef struct {\r
- UINT8 PhysicalPackages;\r
- UINT8 LogicalProcessorsPerPhysicalPackage;\r
- UINT8 CoresPerPhysicalPackage;\r
- UINT8 ThreadsPerCore;\r
-} EFI_CPU_PACKAGE_INFO; // CPUID.4.EAX\r
-\r
-typedef struct {\r
- UINT32 RegEdx; // CPUID.5.EAX\r
- UINT8 MaxCState;\r
- UINT8 C0SubCStatesMwait; // EDX [3:0]\r
- UINT8 C1SubCStatesMwait; // EDX [7:4]\r
- UINT8 C2SubCStatesMwait; // EDX [11:8]\r
- UINT8 C3SubCStatesMwait; // EDX [15:12]\r
- UINT8 C4SubCStatesMwait; // EDX [19:16]\r
- UINT8 C5SubCStatesMwait; // EDX [23:20]\r
- UINT8 C6SubCStatesMwait; // EDX [27:24]\r
- UINT8 C7SubCStatesMwait; // EDX [31:28]\r
- UINT8 MonitorMwaitSupport; // ECX [0]\r
- UINT8 InterruptsBreakMwait; // ECX [1]\r
-} EFI_CPU_CSTATE_INFO; // CPUID.5.EAX\r
-\r
-typedef struct {\r
- UINT8 Turbo; // EAX [1]\r
- UINT8 PECI; // EAX [0]\r
- UINT8 NumIntThresholds; // EBX [3:0]\r
- UINT8 HwCoordinationFeedback; // ECX [0]\r
-} EFI_CPU_POWER_MANAGEMENT; // CPUID.6.EAX\r
-\r
-//\r
-// IMPORTANT: Each CPU feature enabling entry is assumed a tri-state variable.\r
-// - Keep the respective feature entry variable as default value (0x00)\r
-// if the CPU is not capable for the feature.\r
-// - Use the specially defined programming convention to update the variable\r
-// to indicate capable, enable or disable.\r
-// ie. F_CAPABLE for feature available\r
-// F_ENABLE for feature enable\r
-// F_DISABLE for feature disable\r
-//\r
-typedef struct {\r
- EFI_CPUID_REGISTER Regs; // CPUID.1.EAX\r
- UINT8 Xapic; // ECX [21]\r
- UINT8 SSE4_2; // ECX [20]\r
- UINT8 SSE4_1; // ECX [19]\r
- UINT8 Dca; // ECX [18]\r
- UINT8 SupSSE3; // ECX [9]\r
- UINT8 Tm2; // ECX [8]\r
- UINT8 Eist; // ECX [7]\r
- UINT8 Lt; // ECX [6]\r
- UINT8 Vt; // ECX [5]\r
- UINT8 Mwait; // ECX [3]\r
- UINT8 SSE3; // ECX [0]\r
- UINT8 Tcc; // EDX [29]\r
- UINT8 Mt; // EDX [28]\r
- UINT8 SSE2; // EDX [26]\r
- UINT8 SSE; // EDX [25]\r
- UINT8 MMX; // EDX [23]\r
- EFI_CPUID_REGISTER ExtRegs; // CPUID.80000001.EAX\r
- UINT8 ExtLahfSahf64; // ECX [0]\r
- UINT8 ExtIntel64; // EDX [29]\r
- UINT8 ExtXd; // EDX [20]\r
- UINT8 ExtSysCallRet64; // EDX [11]\r
- UINT16 Ht; // CPUID.0B.EAX EBX [15:0]\r
-} EFI_CPU_FEATURES; // CPUID.1.EAX, CPUID.0B.EAX, CPUID.80000001.EAX\r
-\r
-typedef struct {\r
- UINT8 PhysicalBits;\r
- UINT8 VirtualBits;\r
-} EFI_CPU_ADDRESS_BITS; // CPUID.80000008.EAX\r
-\r
-typedef struct {\r
- UINT8 PlatformID; // MSR 0x17 [52:50]\r
- UINT32 MicrocodeRevision; // MSR 0x8B [63:32]\r
- UINT8 MaxEfficiencyRatio; // MSR 0xCE [47:40]\r
- UINT8 DdrRatioUnlockCap; // MSR 0xCE [30]\r
- UINT8 TdcTdpLimitsTurbo; // MSR 0xCE [29]\r
- UINT8 RatioLimitsTurbo; // MSR 0xCE [28]\r
- UINT8 PreProduction; // MSR 0xCE [27]\r
- UINT8 DcuModeSelect; // MSR 0xCE [26]\r
- UINT8 MaxNonTurboRatio; // MSR 0xCE [15:8]\r
- UINT8 Emrr; // MSR 0xFE [12]\r
- UINT8 Smrr; // MSR 0xFE [11]\r
- UINT8 VariableMtrrCount; // MSR 0xFE [7:0]\r
- UINT16 PState; // MSR 0x198 [15:0]\r
- UINT8 TccActivationTemperature; // MSR 0x1A2 [23:16]\r
- UINT8 TemperatureControlOffset; // MSR 0x1A2 [15:8]\r
- UINT32 PCIeBar; // MSR 0x300 [39:20]\r
- UINT8 PCIeBarSizeMB; // MSR 0x300 [3:1]\r
-} EFI_MSR_FEATURES;\r
-\r
-typedef struct {\r
- BOOLEAN IsIntelProcessor;\r
- UINT8 BrandString[MAXIMUM_CPU_BRAND_STRING_LENGTH + 1];\r
- UINT32 CpuidMaxInputValue;\r
- UINT32 CpuidMaxExtInputValue;\r
- EFI_CPU_UARCH CpuUarch;\r
- EFI_CPU_FAMILY CpuFamily;\r
- EFI_CPU_PLATFORM CpuPlatform;\r
- EFI_CPU_TYPE CpuType;\r
- EFI_CPU_VERSION_INFO CpuVersion;\r
- EFI_CPU_CACHE_INFO CpuCache;\r
- EFI_CPU_FEATURES CpuFeatures;\r
- EFI_CPU_CSTATE_INFO CpuCState;\r
- EFI_CPU_PACKAGE_INFO CpuPackage;\r
- EFI_CPU_POWER_MANAGEMENT CpuPowerManagement;\r
- EFI_CPU_ADDRESS_BITS CpuAddress;\r
- EFI_MSR_FEATURES Msr;\r
-} EFI_PLATFORM_CPU_INFO;\r
-\r
-#pragma pack()\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PlatformInfo.h\r
-\r
-Abstract:\r
-\r
- GUID used for Platform Info Data entries in the HOB list.\r
-\r
---*/\r
-\r
-#ifndef _PLATFORM_INFO_GUID_H_\r
-#define _PLATFORM_INFO_GUID_H_\r
-\r
-#ifndef ECP_FLAG\r
-#include <PiPei.h>\r
-\r
-#include <Library/HobLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/SmbusLib.h>\r
-#include <IndustryStandard/SmBus.h>\r
-#endif\r
-\r
-#define PLATFORM_INFO_REVISION = 1 // Revision id for current platform information struct.\r
-\r
-//\r
-// Start::BayLake Board Defines\r
-//\r
-#define BOARD_REVISION_DEFAULT = 0xff\r
-#define UNKNOWN_FABID 0x0F\r
-#define FAB_ID_MASK 0x0F\r
-#define BOARD_ID_2 0x01\r
-#define BOARD_ID_1 0x40\r
-#define BOARD_ID_0 0x04\r
-\r
-#define BOARD_ID_DT_CRB 0x0\r
-#define BOARD_ID_DT_VLVR 0x1\r
-#define BOARD_ID_SVP_VLV 0xC\r
-#define BOARD_ID_SVP_EV_VLV 0xD\r
-//\r
-// End::BayLake Board Defines\r
-//\r
-\r
-//\r
-// Start::Alpine Valley Board Defines\r
-//\r
-#define DC_ID_DDR3L 0x00\r
-#define DC_ID_DDR3 0x04\r
-#define DC_ID_LPDDR3 0x02\r
-#define DC_ID_LPDDR2 0x06\r
-#define DC_ID_DDR4 0x01\r
-#define DC_ID_DDR3L_ECC 0x05\r
-#define DC_ID_NO_MEM 0x07\r
-//\r
-// End::Alpine Valley Board Defines\r
-//\r
-\r
-#define MAX_FAB_ID_RETRY_COUNT 100\r
-#define MAX_FAB_ID_CHECK_COUNT 3\r
-\r
-#define PLATFORM_INFO_HOB_REVISION 0x1\r
-\r
-#define EFI_PLATFORM_INFO_GUID \\r
- { \\r
- 0x1e2acc41, 0xe26a, 0x483d, 0xaf, 0xc7, 0xa0, 0x56, 0xc3, 0x4e, 0x8, 0x7b \\r
- }\r
-\r
-extern EFI_GUID gEfiPlatformInfoGuid;\r
-\r
-typedef enum {\r
- FlavorUnknown = 0,\r
-\r
- //\r
- // Mobile\r
- //\r
- FlavorMobile = 1,\r
-\r
- //\r
- // Desktop\r
- //\r
- FlavorDesktop = 2,\r
-\r
- //\r
- // Tablet\r
- //\r
- FlavorTablet = 3\r
-} PLATFORM_FLAVOR;\r
-\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- UINT16 PciResourceIoBase;\r
- UINT16 PciResourceIoLimit;\r
- UINT32 PciResourceMem32Base;\r
- UINT32 PciResourceMem32Limit;\r
- UINT64 PciResourceMem64Base;\r
- UINT64 PciResourceMem64Limit;\r
- UINT64 PciExpressBase;\r
- UINT32 PciExpressSize;\r
- UINT8 PciHostAddressWidth;\r
- UINT8 PciResourceMinSecBus;\r
-} EFI_PLATFORM_PCI_DATA;\r
-\r
-typedef struct {\r
- UINT8 CpuAddressWidth;\r
- UINT32 CpuFamilyStepping;\r
-} EFI_PLATFORM_CPU_DATA;\r
-\r
-typedef struct {\r
- UINT8 SysIoApicEnable;\r
- UINT8 SysSioExist;\r
-} EFI_PLATFORM_SYS_DATA;\r
-\r
-typedef struct {\r
- UINT32 MemTolm;\r
- UINT32 MemMaxTolm;\r
- UINT32 MemTsegSize;\r
- UINT32 MemTsegBase;\r
- UINT32 MemIedSize;\r
- UINT32 MemIgdSize;\r
- UINT32 MemIgdBase;\r
- UINT32 MemIgdGttSize;\r
- UINT32 MemIgdGttBase;\r
- UINT64 MemMir0;\r
- UINT64 MemMir1;\r
- UINT32 MemConfigSize;\r
- UINT16 MmioSize;\r
- UINT8 DdrFreq;\r
- UINT8 DdrType; \r
- UINT32 MemSize;\r
- BOOLEAN EccSupport;\r
- UINT8 Reserved[3];\r
- UINT16 DimmSize[2];\r
-} EFI_PLATFORM_MEM_DATA;\r
-\r
-\r
-typedef struct {\r
- UINT32 IgdOpRegionAddress; // IGD OpRegion Starting Address\r
- UINT8 IgdBootType; // IGD Boot Display Device\r
- UINT8 IgdPanelType; // IGD Panel Type CMOs option\r
- UINT8 IgdTvFormat; // IGD TV Format CMOS option\r
- UINT8 IgdTvMinor; // IGD TV Minor Format CMOS option\r
- UINT8 IgdPanelScaling; // IGD Panel Scaling\r
- UINT8 IgdBlcConfig; // IGD BLC Configuration\r
- UINT8 IgdBiaConfig; // IGD BIA Configuration\r
- UINT8 IgdSscConfig; // IGD SSC Configuration\r
- UINT8 IgdDvmtMemSize; // IGD DVMT Memory Size\r
- UINT8 IgdFunc1Enable; // IGD Function 1 Enable\r
- UINT8 IgdHpllVco; // HPLL VCO\r
- UINT8 IgdSciSmiMode; // GMCH SMI/SCI mode (0=SCI)\r
- UINT8 IgdPAVP; // IGD PAVP data\r
-} EFI_PLATFORM_IGD_DATA;\r
-\r
-typedef enum {\r
- BOARD_ID_AV_SVP = 0x0, // Alpine Valley Board\r
- BOARD_ID_BL_RVP = 0x2, // BayLake Board (RVP)\r
- BOARD_ID_BL_FFRD8 = 0x3, // FFRD8 b'0011\r
- BOARD_ID_BL_FFRD = 0x4, // BayLake Board (FFRD)\r
- BOARD_ID_BL_RVP_DDR3L = 0x5, // BayLake Board (RVP DDR3L)\r
- BOARD_ID_BL_STHI = 0x7, // PPV- STHI Board\r
- BOARD_ID_BB_RVP = 0x20, // Bayley Bay Board\r
- BOARD_ID_BS_RVP = 0x30, // Bakersport Board\r
- BOARD_ID_CVH = 0x90, // Crestview Hills\r
- BOARD_ID_MINNOW2 = 0xA0, // MinnowBorad Max\r
- BOARD_ID_MINNOW2_TURBOT = 0xB0 // MinnowBoard Turbot\r
-\r
-} BOARD_ID_LIST;\r
-\r
-typedef enum {\r
- FAB1 = 0,\r
- FAB2 = 1,\r
- FAB3 = 2\r
-} FAB_ID_LIST;\r
-\r
-typedef enum {\r
- PR0 = 0, // FFRD PR0\r
- PR05 = 1, // FFRD PR0.3 and PR 0.5\r
- PR1 = 2, // FFRD PR1\r
- PR11 = 3 // FFRD PR1.1\r
-} FFRD_ID_LIST;\r
-\r
-\r
-//\r
-// VLV2 GPIO GROUP OFFSET\r
-//\r
-#define GPIO_SCORE_OFFSET 0x0000\r
-#define GPIO_NCORE_OFFSET 0x1000\r
-#define GPIO_SSUS_OFFSET 0x2000\r
-\r
-//\r
-// GPIO Initialization Data Structure for BayLake.\r
-// SC = SCORE, SS= SSUS\r
-// Note: NC doesn't support GPIO functionality in IO access mode, only support in MMIO access mode.\r
-//\r
-\r
-//\r
-// IO space\r
-//\r
-typedef struct{\r
- UINT32 Use_Sel_SC0;\r
- UINT32 Use_Sel_SC1;\r
- UINT32 Use_Sel_SC2;\r
- UINT32 Use_Sel_SS;\r
-\r
- UINT32 Io_Sel_SC0;\r
- UINT32 Io_Sel_SC1;\r
- UINT32 Io_Sel_SC2;\r
- UINT32 Io_Sel_SS;\r
-\r
- UINT32 GP_Lvl_SC0;\r
- UINT32 GP_Lvl_SC1;\r
- UINT32 GP_Lvl_SC2;\r
- UINT32 GP_Lvl_SS;\r
-\r
- UINT32 TPE_SC0;\r
- UINT32 TPE_SS;\r
-\r
- UINT32 TNE_SC0;\r
- UINT32 TNE_SS;\r
-\r
- UINT32 TS_SC0;\r
- UINT32 TS_SS;\r
-\r
- UINT32 WE_SS;\r
-} CFIO_INIT_STRUCT;\r
-\r
-\r
-\r
-//\r
-// CFIO PAD configuration Registers\r
-//\r
-//\r
-// Memory space\r
-//\r
-typedef union {\r
- UINT32 dw;\r
- struct {\r
- UINT32 Func_Pin_Mux:3; // 0:2 Function of CFIO selection\r
- UINT32 ipslew:2; // 3:4 Pad (P) Slew Rate Controls PAD slew rate check Width\r
- UINT32 inslew:2; // 5:6 Pad (N) Slew Rate Controls PAD slew rate\r
- UINT32 Pull_assign:2; // 7:8 Pull assignment\r
- UINT32 Pull_strength:2; // 9:10 Pull strength\r
- UINT32 Bypass_flop:1; // 11 Bypass flop\r
- UINT32 Filter_en:1; // 12 Filter Enable\r
- UINT32 Hist_ctrl:2; // 13:14 hysteresis control\r
- UINT32 Hist_enb:1; // 15 Hysteresis enable, active low\r
- UINT32 Delay_line:6; // 16:21 Delay line values - Delay values for input or output\r
- UINT32 Reserved:3; // 22:24 Reserved\r
- UINT32 TPE:1; // 25 Trigger Positive Edge Enable\r
- UINT32 TNE:1; // 26 Trigger Negative Edge Enable\r
- UINT32 Reserved2:3; // 27:29 Reserved\r
- UINT32 i1p5sel:1; // 30\r
- UINT32 IODEN:1; // 31 : Open Drain enable. Active high\r
- } r;\r
-} PAD_CONF0;\r
-\r
-typedef union{\r
- UINT32 dw;\r
- struct {\r
- UINT32 instr:16; // 0:15 Pad (N) strength.\r
- UINT32 ipstr:16; // 16:31 Pad (P) strength.\r
- }r;\r
-} PAD_CONF1;\r
-\r
-typedef union{\r
- UINT32 dw;\r
- struct {\r
- UINT32 pad_val:1; // 0 These registers are implemented as dual read/write with dedicated storage each.\r
- UINT32 ioutenb:1; // 1 output enable\r
- UINT32 iinenb:1; // 2 input enable\r
- UINT32 Reserved:29; // 3:31 Reserved\r
- }r;\r
-} PAD_VAL;\r
-\r
-typedef union{\r
- UINT32 GPI;\r
- struct {\r
- UINT32 ihbpen:1; // 0 Pad high by pass enable\r
- UINT32 ihbpinen:1; // 1 Pad high by pass input\r
- UINT32 instaticen:1; // 2 TBD\r
- UINT32 ipstaticen:1; // 3 TBD\r
- UINT32 Overide_strap_pin :1; // 4 DFX indicates if it wants to override the strap pin value on this pad, if exists.\r
- UINT32 Overide_strap_pin_val:1; // 5 In case DFX need to override strap pin value and it exist for the specific pad, this value will be used.\r
- UINT32 TestMode_Pin_Mux:3; // 6:9 DFX Pin Muxing\r
- }r;\r
-} PAD_DFT;\r
-\r
-//\r
-// GPIO_USAGE value need to matche the PAD_VAL input/output enable bits.\r
-//\r
-typedef enum {\r
- Native = 0xFF, // Native, no need to set PAD_VALUE\r
- GPI = 2, // GPI, input only in PAD_VALUE\r
- GPO = 4, // GPO, output only in PAD_VALUE\r
- GPIO = 0, // GPIO, input & output\r
- TRISTS = 6, // Tri-State\r
- GPIO_NONE\r
-} GPIO_USAGE;\r
-\r
-typedef enum {\r
- LO = 0,\r
- HI = 1,\r
- NA = 0xFF\r
-} GPO_D4;\r
-\r
-typedef enum {\r
- F0 = 0,\r
- F1 = 1,\r
- F2 = 2,\r
- F3 = 3,\r
- F4 = 4,\r
- F5 = 5,\r
- F6 = 6,\r
- F7 = 7\r
-} GPIO_FUNC_NUM;\r
-\r
-//\r
-// Mapping to CONF0 bit 27:24\r
-// Note: Assume "Direct Irq En" is not set, unless specially notified.\r
-//\r
-typedef enum {\r
- TRIG_ = 0,\r
- TRIG_Edge_High = /*BIT3 |*/ BIT1, // Positive Edge (Rasing)\r
- TRIG_Edge_Low = /*BIT3 |*/ BIT2, // Negative Edge (Falling)\r
- TRIG_Edge_Both = /*BIT3 |*/ BIT2 | BIT1, // Both Edge\r
- TRIG_Level_High= /*BIT3 |*/ BIT1 | BIT0, // Level High\r
- TRIG_Level_Low = /*BIT3 |*/ BIT2 | BIT0, // Level Low\r
-} INT_TYPE;\r
-\r
-typedef enum {\r
- P_20K_H, // Pull Up 20K\r
- P_20K_L, // Pull Down 20K\r
- P_10K_H, // Pull Up 10K\r
- P_10K_L, // Pull Down 10K\r
- P_2K_H, // Pull Up 2K\r
- P_2K_L, // Pull Down 2K\r
- P_NONE // Pull None\r
-} PULL_TYPE;\r
-\r
-#ifdef EFI_DEBUG\r
- #define GPIO_INIT_ITEM(pad_name, usage, gpod4, func, int_cap, int_type, pull, offset) {pad_name, usage, gpod4, func, /*int_cap,*/ TRIG_##int_type, P_##pull, offset}\r
-#else\r
- #define GPIO_INIT_ITEM(pad_name, usage, gpod4, func, int_cap, int_type, pull, offset) { usage, gpod4, func, /*int_cap,*/ TRIG_##int_type, P_##pull, offset}\r
-#endif\r
-\r
-//\r
-// GPIO CONF & PAD Initialization Data Structure for BayLake GPIOs bits.\r
-// NC = NCORE, SC = SCORE, SS= SSUS\r
-//\r
-typedef struct {\r
-\r
-#ifdef EFI_DEBUG\r
- char pad_name[32];// GPIO Pin Name for debug purpose\r
-#endif\r
-\r
- GPIO_USAGE usage; // GPIO pin used as Native mode or GPI/GPO/GPIO mode\r
- GPO_D4 gpod4; // GPO default value\r
- GPIO_FUNC_NUM func; // Function Number (F0~F7)\r
- INT_TYPE int_type; // Edge or Level trigger, low or high active\r
- PULL_TYPE pull; // Pull Up or Down\r
- UINT8 offset; // Equal with (PCONF0 register offset >> 4 bits)\r
-} GPIO_CONF_PAD_INIT;\r
-\r
-//\r
-//typedef UINT64 BOARD_FEATURES\r
-//\r
-typedef struct _EFI_PLATFORM_INFO_HOB {\r
- UINT16 PlatformType; // Platform Type\r
- UINT8 BoardId; // Board ID\r
- UINT8 BoardRev; // Board Revision\r
- PLATFORM_FLAVOR PlatformFlavor; // Platform Flavor\r
- UINT8 DDRDaughterCardCh0Id;// DDR daughter card channel 0 id\r
- UINT8 DDRDaughterCardCh1Id;// DDR daughter card channel 1 id\r
- UINT8 ECOId; // ECO applied on platform\r
- UINT16 IohSku;\r
- UINT8 IohRevision;\r
- UINT16 IchSku;\r
- UINT8 IchRevision;\r
- EFI_PLATFORM_PCI_DATA PciData;\r
- EFI_PLATFORM_CPU_DATA CpuData;\r
- EFI_PLATFORM_MEM_DATA MemData;\r
- EFI_PLATFORM_SYS_DATA SysData;\r
- EFI_PLATFORM_IGD_DATA IgdData;\r
- UINT8 RevisonId; // Structure Revision ID\r
- EFI_PHYSICAL_ADDRESS PlatformCfioData;\r
- EFI_PHYSICAL_ADDRESS PlatformGpioData_NC;\r
- EFI_PHYSICAL_ADDRESS PlatformGpioData_SC;\r
- EFI_PHYSICAL_ADDRESS PlatformGpioData_SUS;\r
- EFI_PHYSICAL_ADDRESS PlatformGpioData_NC_TRI;\r
- EFI_PHYSICAL_ADDRESS PlatformGpioData_SC_TRI;\r
- EFI_PHYSICAL_ADDRESS PlatformGpioData_SUS_TRI;\r
- EFI_PHYSICAL_ADDRESS PlatformGpioData_SUS_PR1;\r
- EFI_PHYSICAL_ADDRESS PlatformGpioData_SC_PR1_1;\r
- EFI_PHYSICAL_ADDRESS PlatformGpioData_SUS_PR1_1;\r
-\r
- UINT8 CfioEnabled;\r
- UINT32 SsidSvid;\r
- UINT16 AudioSubsystemDeviceId;\r
- UINT64 AcpiOemId;\r
- UINT64 AcpiOemTableId;\r
- UINT16 MemCfgID;\r
-} EFI_PLATFORM_INFO_HOB;\r
-\r
-#pragma pack()\r
-\r
-EFI_STATUS\r
-GetPlatformInfoHob (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT EFI_PLATFORM_INFO_HOB **PlatformInfoHob\r
- );\r
-\r
-\r
-EFI_STATUS\r
-InstallPlatformClocksNotify (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-InstallPlatformSysCtrlGPIONotify (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- SensorInfoVariable.h\r
-\r
-Abstract:\r
-\r
- GUID used for Sensor Info variable.\r
-\r
---*/\r
-\r
-\r
-//\r
-// Module: SensorInfoVariable.h\r
-//\r
-// Description: Provides structure and literal definitions for the\r
-// Sensor Information Variable. The BIOS will provide\r
-// this variable to runtime applications via the EFI\r
-// GetVariable function.\r
-//\r
-// Notes: 1. When defining and initializing the variable within the\r
-// BIOS, the module will define the structure using the\r
-// typedef macros in a block. For an ATX board using a\r
-// single Heceta 6P, which has 4 temperature sensors, 6\r
-// voltage sensors, 4 fan speed sensors and 3 fan speed\r
-// controllers, this block would be declared as follows:\r
-//\r
-// TYPEDEF_TEMP_SENSOR_SECTION(4);\r
-// TYPEDEF_VOLT_SENSOR_SECTION(6);\r
-// TYPEDEF_FAN_SENSOR_SECTION(4);\r
-// TYPEDEF_FAN_CONTROLLER_SENSOR(3);\r
-// TYPEDEF_SENSOR_INFO_VAR;\r
-//\r
-// 2. When crafting code to access the variable, the module\r
-// will also need to invoke the typedef macros in a\r
-// block but, since it cannot declare a structure for the\r
-// overall variable (because array lengths will vary), it\r
-// cannot use TYPEDEF_SENSOR_INFO_VAR. The block will\r
-// typically be used as follows:\r
-//\r
-// TYPEDEF_TEMP_SENSOR_SECTION(1);\r
-// TYPEDEF_VOLT_SENSOR_SECTION(1);\r
-// TYPEDEF_FAN_SENSOR_SECTION(1);\r
-// TYPEDEF_FAN_CONTROLLER_SENSOR(1);\r
-//\r
-// The structure buffer should instead be declared as a\r
-// BYTE array. Pointers to the various sections can then\r
-// be built using the XXXX_SECTION_LEN macros...\r
-//\r
-\r
-\r
-#ifndef _SENSOR_INFO_VAR_GUID_H_\r
-#define _SENSOR_INFO_VAR_GUID_H_\r
-\r
-#define SENSOR_INFO_VAR_GUID \\r
- { \\r
- 0xE59E7B4D, 0x06DC, 0x44AB, 0xB3, 0x6D, 0x5E, 0xD7, 0x78, 0x9C, 0x53, 0x0A \\r
- }\r
-\r
-extern EFI_GUID gEfiSensorInfoVarGuid;\r
-extern CHAR16 gEfiSensorInfoVarName[];\r
-extern CHAR16 gEfiSensorInfoVarNameWithPassword[];\r
-\r
-#define SENSOR_INFO_VAR_NAME L"SensorInfoVar"\r
-#define SENSOR_INFO_VAR_NAME_WITH_PASSWORD SENSOR_INFO_VAR_NAME L"S4k?A^7!"\r
-\r
-//\r
-// Sensor/Controller usage definitions\r
-//\r
-\r
-#define UNKNOWN_OTHER 0\r
-\r
-//\r
-// Temperature Sensors\r
-//\r
-#define CPU_CORE_TEMPERATURE 1\r
-#define CPU_DIE_TEMPERATURE 2\r
-#define ICH_TEMPERATURE 3\r
-#define MCH_TEMPERATURE 4\r
-#define VR_TEMPERATURE 5\r
-#define MEMORY_TEMPERATURE 6\r
-#define MOTHERBOARD_AMBIENT_TEMPERATURE 7\r
-#define SYSTEM_AMBIENT_AIR_TEMPERATURE 8\r
-#define CPU_INLET_AIR_TEMPERATURE 9\r
-#define SYSTEM_INLET_AIR_TEMPERATURE 10\r
-#define SYSTEM_OUTLET_AIR_TEMPERATURE 11\r
-#define PSU_HOTSPOT_TEMPERATURE 12\r
-#define PSU_INLET_AIR_TEMPERATURE 13\r
-#define PSU_OUTLET_AIR_TEMPERATURE 14\r
-#define DRIVE_TEMPERATURE 15\r
-#define GPU_TEMPERATURE 16\r
-#define IOH_TEMPERATURE 17\r
-\r
-#define LAST_TEMPERATURE 17\r
-\r
-//\r
-// Voltage Sensors\r
-//\r
-#define PLUS_12_VOLTS 1\r
-#define NEG_12_VOLTS 2\r
-#define PLUS_5_VOLTS 3\r
-#define PLUS_5_VOLT_BACKUP 4\r
-#define NEG_5_VOLTS 5\r
-#define PLUS_3P3_VOLTS 6\r
-#define PLUS_2P5_VOLTS 7\r
-#define PLUS_1P5_VOLTS 8\r
-#define CPU_1_VCCP_VOLTAGE 9\r
-#define CPU_2_VCCP_VOLTAGE 10\r
-#define CPU_3_VCCP_VOLTAGE 11\r
-#define CPU_4_VCCP_VOLTAGE 12\r
-#define PSU_INPUT_VOLTAGE 13\r
-#define MCH_VCC_VOLTAGE 14\r
-#define PLUS_3P3_VOLT_STANDBY 15\r
-#define CPU_VTT_VOLTAGE 16\r
-#define PLUS_1P8_VOLTS 17\r
-\r
-#define LAST_VOLTAGE 17\r
-\r
-//\r
-// Fan Speed Sensors and Controllers.\r
-//\r
-#define CPU_COOLING_FAN 1\r
-#define SYSTEM_COOLING_FAN 2\r
-#define MCH_COOLING_FAN 3\r
-#define VR_COOLING_FAN 4\r
-#define CHASSIS_COOLING_FAN 5\r
-#define CHASSIS_INLET_FAN 6\r
-#define CHASSIS_OUTLET_FAN 7\r
-#define PSU_COOLING_FAN 8\r
-#define PSU_INLET_FAN 9\r
-#define PSU_OUTLET_FAN 10\r
-#define DRIVE_COOLING_FAN 11\r
-#define GPU_COOLING_FAN 12\r
-#define AUX_COOLING_FAN 13\r
-#define IOH_COOLING_FAN 14\r
-\r
-#define LAST_FAN 14\r
-\r
-//\r
-// Fan Type Definitions\r
-//\r
-#define FAN_TYPE_UNKNOWN 0\r
-#define FAN_3WIRE_PULSE 1\r
-#define FAN_3WIRE_VOLTAGE 2\r
-#define FAN_4WIRE 3\r
-\r
-#pragma pack(1)\r
-\r
-//\r
-// TEMP_SENSOR_INFO - Structure providing info for a temperature sensor.\r
-//\r
-typedef struct _TEMP_SENSOR_INFO\r
-{\r
- UINT8 byDevice; // Device index\r
- UINT8 byIndex; // Physical sensor index\r
- UINT8 byUsage; // Usage indicator\r
- UINT8 bRelative; // Relative vs. Absolute readings\r
-\r
-} TEMP_SENSOR_INFO, *P_TEMP_SENSOR_INFO;\r
-\r
-//\r
-// TYPEDEF_TEMP_SENSOR_SECTION - Macro that can be used to typedef the\r
-// TEMP_SENSOR_SECTION structure, which provides information about all\r
-// temperature sensors.\r
-//\r
-#define TYPEDEF_TEMP_SENSOR_SECTION(count) \\r
-typedef struct _TEMP_SENSOR_SECTION \\r
-{ \\r
- UINT8 byCount; \\r
- TEMP_SENSOR_INFO stSensor[count]; \\r
- \\r
-} TEMP_SENSOR_SECTION, *P_TEMP_SENSOR_SECTION\r
-\r
-//\r
-// VOLT_SENSOR_INFO - Structure providing info for a voltage sensor.\r
-//\r
-typedef struct _VOLT_SENSOR_INFO\r
-{\r
- UINT8 byDevice; // Device index\r
- UINT8 byIndex; // Physical sensor index\r
- UINT8 byUsage; // Usage indicator\r
-\r
-} VOLT_SENSOR_INFO, *P_VOLT_SENSOR_INFO;\r
-\r
-//\r
-// TYPEDEF_VOLT_SENSOR_SECTION - Macro that can be used to typedef the\r
-// VOLT_SENSOR_SECTION structure, which provides information about all\r
-// voltage sensors.\r
-//\r
-#define TYPEDEF_VOLT_SENSOR_SECTION(count) \\r
-typedef struct _VOLT_SENSOR_SECTION \\r
-{ \\r
- UINT8 byCount; \\r
- VOLT_SENSOR_INFO stSensor[count]; \\r
- \\r
-} VOLT_SENSOR_SECTION, *P_VOLT_SENSOR_SECTION\r
-\r
-//\r
-// FAN_SENSOR_INFO - Structure providing info for a fan speed sensor.\r
-//\r
-typedef struct _FAN_SENSOR_INFO\r
-{\r
- UINT8 byDevice; // Device index\r
- UINT8 byIndex; // Physical sensor index\r
- UINT8 byUsage; // Usage indicator\r
- UINT8 byType; // Fan type\r
- UINT8 byController; // Associated Fan Controller\r
-\r
-} FAN_SENSOR_INFO, *P_FAN_SENSOR_INFO;\r
-\r
-//\r
-// TYPEDEF_FAN_SENSOR_SECTION - Macro that can be used to typedef the\r
-// FAN_SENSOR_SECTION structure, which provides information about all fan\r
-// speed sensors.\r
-//\r
-#define TYPEDEF_FAN_SENSOR_SECTION(count) \\r
-typedef struct _FAN_SENSOR_SECTION \\r
-{ \\r
- UINT8 byCount; \\r
- FAN_SENSOR_INFO stSensor[count]; \\r
- \\r
-} FAN_SENSOR_SECTION, *P_FAN_SENSOR_SECTION\r
-\r
-//\r
-// FAN_CONTROLLER_INFO - Structure providing info for a fan speed controller.\r
-//\r
-#define MAX_ASSOC_FANS 4\r
-#define ASSOC_UNUSED 0xFF\r
-\r
-typedef struct _FAN_CONTROLLER_INFO\r
-{\r
- UINT8 byDevice; // Device index\r
- UINT8 byIndex; // Physical Controller Index\r
- UINT8 byUsage; // Usage Indicator\r
- UINT8 byFan[MAX_ASSOC_FANS]; // Associated Fan Sensors\r
-\r
-} FAN_CONTROLLER_INFO, *P_FAN_CONTROLLER_INFO;\r
-\r
-//\r
-// TYPEDEF_FAN_CONTROLLER_SECTION - Macro that can be used to typedef the\r
-// FAN_CONTROLLER_SECTION structure, which provides information about all\r
-// fan speed controllers.\r
-//\r
-#define TYPEDEF_FAN_CONTROLLER_SECTION(count) \\r
-typedef struct _FAN_CONTROLLER_SECTION \\r
-{ \\r
- UINT8 byCount; \\r
- FAN_CONTROLLER_INFO stController[count]; \\r
- \\r
-} FAN_CONTROLLER_SECTION, *P_FAN_CONTROLLER_SECTION\r
-\r
-//\r
-// TYPEDEF_SENSOR_INFO_VAR - Macro that can be used to typedef the\r
-// SENSOR_INFO_VAR structure, which provides information about all sensors\r
-// and fan speed controllers. The other TYPEDEF macros must be invoked\r
-// before using this one...\r
-//\r
-#define TYPEDEF_SENSOR_INFO_VAR \\r
-typedef struct _SENSOR_INFO_VAR \\r
-{ \\r
- TEMP_SENSOR_SECTION stTemps; \\r
- VOLT_SENSOR_SECTION stVolts; \\r
- FAN_SENSOR_SECTION stFans; \\r
- FAN_CONTROLLER_SECTION stCtrls; \\r
- \\r
-} SENSOR_INFO_VAR, *P_SENSOR_INFO_VAR\r
-\r
-#pragma pack()\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2018, Intel Corporation. All rights reserved.<BR>\r
-\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-\r
-Module Name:\r
-\r
- SetupVariable.h\r
-\r
-Abstract:\r
-\r
- Driver configuration include file\r
-\r
-\r
-**/\r
-\r
-#ifndef _SETUP_VARIABLE_H\r
-#define _SETUP_VARIABLE_H\r
-\r
-//\r
-// ---------------------------------------------------------------------------\r
-//\r
-// Driver Configuration\r
-//\r
-// ---------------------------------------------------------------------------\r
-//\r
-\r
-//\r
-// {EC87D643-EBA4-4bb5-A1E5-3F3E36B20DA9}\r
-//\r
-#define SYSTEM_CONFIGURATION_GUID\\r
- { \\r
- 0xec87d643, 0xeba4, 0x4bb5, 0xa1, 0xe5, 0x3f, 0x3e, 0x36, 0xb2, 0xd, 0xa9 \\r
- }\r
-\r
-#define ROOT_SECURITY_GUID\\r
- { \\r
- 0xd387d688, 0xeba4, 0x45b5, 0xa1, 0xe5, 0x3f, 0x3e, 0x36, 0xb2, 0xd, 0x37 \\r
- }\r
-\r
-//\r
-// {6936B3BD-4350-46d9-8940-1FA20961AEB1}\r
-//\r
-#define SYSTEM_ROOT_MAIN_GUID\\r
- { \\r
- 0x6936b3bd, 0x4350, 0x46d9, 0x89, 0x40, 0x1f, 0xa2, 0x9, 0x61, 0xae, 0xb1 \\r
- }\r
-\r
-//\r
-// {21FEE8DB-0D29-477e-B5A9-96EB343BA99C}\r
-//\r
-#define ADDITIONAL_SYSTEM_INFO_GUID\\r
- { \\r
- 0x21fee8db, 0xd29, 0x477e, 0xb5, 0xa9, 0x96, 0xeb, 0x34, 0x3b, 0xa9, 0x9c \\r
- }\r
-\r
-#define SETUP_GUID { 0xEC87D643, 0xEBA4, 0x4BB5, 0xA1, 0xE5, 0x3F, 0x3E, 0x36, 0xB2, 0x0D, 0xA9 }\r
-\r
-// {1B838190-4625-4ead-ABC9-CD5E6AF18FE0}\r
-#define EFI_HII_EXPORT_DATABASE_GUID { 0x1b838190, 0x4625, 0x4ead, 0xab, 0xc9, 0xcd, 0x5e, 0x6a, 0xf1, 0x8f, 0xe0 }\r
-\r
-#define PASSWORD_MAX_SIZE 20\r
-\r
-#define MAX_CUSTOM_VID_TABLE_STATES 6\r
-//\r
-// Overclocking Source Defines\r
-//\r
-#define OVERCLOCK_SOURCE_BIOS 0\r
-#define OVERCLOCK_SOURCE_OS 1\r
-\r
-#define PCH_PCIE_MAX_ROOT_PORTS 4\r
-\r
-#pragma pack(1)\r
-\r
-// NOTE: When you add anything to this structure,\r
-// you MUST add it to the very bottom!!!!\r
-// You must make sure the structure size is able to divide by 32!\r
-typedef struct {\r
-\r
- //\r
- // Floppy\r
- //\r
- UINT8 Floppy;\r
- UINT8 FloppyLockHide;\r
-\r
- UINT8 FloppyWriteProtect;\r
- UINT8 FloppyWriteProtectLockHide;\r
-\r
- //\r
- // System ports\r
- //\r
- UINT8 Serial;\r
- UINT8 SerialLockHide;\r
-\r
- UINT8 Serial2;\r
- UINT8 Serial2LockHide;\r
-\r
- UINT8 Parallel;\r
- UINT8 ParallelLockHide;\r
-\r
- UINT8 ParallelMode;\r
- UINT8 ParallelModeLockHide;\r
-\r
- UINT8 AllUsb;\r
- UINT8 UsbPortsLockHide;\r
-\r
- UINT8 Usb2;\r
- UINT8 Usb2LockHide;\r
-\r
- UINT8 UsbLegacy;\r
- UINT8 UsbLegacyLockHide;\r
-\r
- UINT8 Audio;\r
- UINT8 AudioLockHide;\r
-\r
- UINT8 Lan;\r
- UINT8 LanLockHide;\r
-\r
- //\r
- // Keyboard\r
- //\r
- UINT8 Numlock;\r
- UINT8 NumlockLockHide;\r
-\r
- //\r
- // ECIR\r
- //\r
- UINT8 ECIR;\r
- UINT8 ECIRLockHide;\r
-\r
- //\r
- // Power State\r
- //\r
- UINT8 PowerState;\r
- UINT8 PowerStateLockHide;\r
-\r
- //\r
- // Wake on RTC variables\r
- //\r
- UINT8 WakeOnRtcS5;\r
- UINT8 WakeOnRtcS5LockHide;\r
- UINT8 RTCWakeupDate;\r
- UINT8 RTCWakeupDateLockHide;\r
- UINT8 RTCWakeupTimeHour;\r
- UINT8 RTCWakeupHourLockHide;\r
- UINT8 RTCWakeupTimeMinute;\r
- UINT8 RTCWakeupMinuteLockHide;\r
- UINT8 RTCWakeupTimeSecond;\r
- UINT8 RTCWakeupSecondLockHide;\r
-\r
- //\r
- // Wake On Lan\r
- //\r
- UINT8 WakeOnLanS5;\r
- UINT8 WakeOnLanS5LockHide;\r
-\r
- //Spread spectrum\r
- UINT8 SpreadSpectrum;\r
-\r
- //\r
- // Boot Order\r
- //\r
- UINT8 BootOrder[8];\r
- UINT8 BootOrderLockHide;\r
-\r
- //\r
- // Hard Drive Boot Order\r
- //\r
- UINT8 HardDriveBootOrder[8];\r
- UINT8 HardDriveBootOrderLockHide;\r
-\r
- //\r
- // CD Drive Boot Order\r
- //\r
- UINT8 CdDriveBootOrder[4];\r
- UINT8 CdDriveBootOrderLockHide;\r
-\r
- //\r
- // FDD Drive Boot Order\r
- //\r
- UINT8 FddDriveBootOrder[4];\r
- UINT8 FddDriveBootOrderLockHide;\r
-\r
- //\r
- // Drive Boot Order\r
- //\r
- UINT8 DriveBootOrder[16];\r
- UINT8 DriveBootOrderLockHide;\r
-\r
- //\r
- // Boot Menu Type\r
- //\r
- UINT8 BootMenuType;\r
- UINT8 BootMenuTypeLockHide;\r
-\r
- //\r
- // Boot from Removable Devices\r
- //\r
- UINT8 BootFloppy;\r
- UINT8 BootFloppyLockHide;\r
-\r
- //\r
- // Boot from Optical Devices\r
- //\r
- UINT8 BootCd;\r
- UINT8 BootCdLockHide;\r
-\r
- //\r
- // Boot from Network\r
- //\r
- UINT8 BootNetwork;\r
- UINT8 BootNetworkLockHide;\r
-\r
- //\r
- // Boot USB\r
- //\r
- UINT8 BootUsb;\r
- UINT8 BootUsbLockHide;\r
-\r
- //\r
- // USB Zip Emulation Type\r
- //\r
- UINT8 UsbZipEmulation;\r
- UINT8 UsbZipEmulationLockHide;\r
-\r
- //\r
- // USB Devices Boot First in Boot Order\r
- //\r
- UINT8 UsbDevicesBootFirst;\r
- UINT8 UsbDevicesBootFirstLockHide;\r
-\r
- //\r
- // USB Boot Device SETUP Emulation\r
- //\r
- UINT8 UsbSetupDeviceEmulation;\r
- UINT8 UsbSetupDeviceEmulationLockHide;\r
-\r
- //\r
- // BIOS INT13 Emulation for USB Mass Devices\r
- //\r
- UINT8 UsbBIOSINT13DeviceEmulation;\r
- UINT8 UsbBIOSINT13DeviceEmulationLockHide;\r
-\r
- //\r
- // BIOS INT13 Emulation Size for USB Mass Devices\r
- //\r
- UINT16 UsbBIOSINT13DeviceEmulationSize;\r
- UINT8 UsbBIOSINT13DeviceEmulationSizeLockHide;\r
-\r
- //\r
- // Dummy place holder to prevent VFR compiler problem.\r
- //\r
- UINT16 DummyDataForVfrBug; // Don't change or use.\r
-\r
- //\r
- // Language Select\r
- //\r
- UINT8 LanguageSelect;\r
-\r
- //\r
- // SATA Type (Ide, Ahci, Raid)\r
- //\r
- UINT8 SataType;\r
- UINT8 SataTypeLockHide;\r
- UINT8 SataTestMode;\r
-\r
- //\r
- // Fixed Disk Boot Sector (Fdbs)\r
- //\r
- UINT8 Fdbs;\r
- UINT8 FdbsLockHide;\r
-\r
- //\r
- // DisplaySetupPrompt\r
- //\r
- UINT8 DisplaySetupPrompt;\r
- UINT8 DisplaySetupPromptLockHide;\r
-\r
- //\r
- // ASF\r
- //\r
- UINT8 Asf;\r
- UINT8 AsfLockHide;\r
-\r
- //\r
- // Event Logging\r
- //\r
- UINT8 EventLogging;\r
- UINT8 EventLoggingLockHide;\r
-\r
- //\r
- // Clear Event Log\r
- //\r
- UINT8 ClearEvents;\r
- UINT8 ClearEventsLockHide;\r
-\r
- //\r
- // Expansion Card Text\r
- //\r
- UINT8 ExpansionCardText;\r
- UINT8 ExpansionCardTextLockHide;\r
-\r
- //\r
- // Video Adaptor\r
- //\r
- UINT8 PrimaryVideoAdaptor;\r
- UINT8 PrimaryVideoAdaptorLockHide;\r
-\r
- //\r
- // Chassis intrusion\r
- //\r
- UINT8 IntruderDetection;\r
- UINT8 IntruderDetectionLockHide;\r
-\r
- //\r
- // User Access Level\r
- //\r
- UINT8 UserPasswordLevel;\r
- UINT8 UserPasswordLevelLockHide;\r
-\r
- //\r
- // Maximum FSB Automatic/Disable\r
- //\r
- UINT8 MaxFsb;\r
- UINT8 MaxFsbLockHide;\r
-\r
- //\r
- // Hard Disk Pre-delay\r
- //\r
- UINT8 HddPredelay;\r
- UINT8 HddPredelayLockHide;\r
-\r
- //\r
- // S.M.A.R.T. Mode\r
- //\r
- UINT8 SmartMode;\r
- UINT8 SmartModeLockHide;\r
-\r
- //\r
- // ACPI Suspend State\r
- //\r
- UINT8 AcpiSuspendState;\r
- UINT8 AcpiSuspendStateLockHide;\r
-\r
- //\r
- // PCI Latency Timer\r
- //\r
- UINT8 PciLatency;\r
- UINT8 PciLatencyLockHide;\r
-\r
- //\r
- // Fan Control\r
- //\r
- UINT8 FanControl;\r
- UINT8 FanControlLockHide;\r
-\r
- //\r
- // CPU Fan Control\r
- //\r
- UINT8 CpuFanControl;\r
- UINT8 CpuFanControlLockHide;\r
-\r
- //\r
- // Lowest Fan Speed\r
- //\r
- UINT8 LowestFanSpeed;\r
- UINT8 LowestFanSpeedLockHide;\r
-\r
- //\r
- // Processor (CPU)\r
- //\r
- UINT8 CpuFlavor;\r
-\r
- UINT8 CpuidMaxValue;\r
- UINT8 CpuidMaxValueLockHide;\r
-\r
- UINT8 ExecuteDisableBit;\r
- UINT8 ExecuteDisableBitLockHide;\r
-\r
- //\r
- // EIST or GV3 setup option\r
- //\r
- UINT8 ProcessorEistEnable;\r
- UINT8 ProcessorEistEnableLockHide;\r
-\r
- //\r
- // C1E Enable\r
- //\r
- UINT8 ProcessorC1eEnable;\r
- UINT8 ProcessorC1eEnableLockHide;\r
-\r
- //\r
- // Enabling CPU C-States of processor\r
- //\r
- UINT8 ProcessorCcxEnable;\r
- UINT8 ProcessorCcxEnableLockHide;\r
-\r
- //\r
- // Package C-State Limit\r
- //\r
- UINT8 PackageCState;\r
- UINT8 PackageCStateLockHide;\r
-\r
- //\r
- // Enable/Disable NHM C3(ACPI C2) report to OS\r
- //\r
- UINT8 OSC2Report;\r
- UINT8 OSC2ReportLockHide;\r
-\r
- //\r
- // Enable/Disable NHM C6(ACPI C3) report to OS\r
- //\r
- UINT8 C6Enable;\r
- UINT8 C6EnableLockHide;\r
-\r
- //\r
- // Enable/Disable NHM C7(ACPI C3) report to OS\r
- //\r
- UINT8 C7Enable;\r
- UINT8 C7EnableLockHide;\r
-\r
- //\r
- // EIST/PSD Function select option\r
- //\r
- UINT8 ProcessorEistPsdFunc;\r
- UINT8 ProcessorEistPsdFuncLockHide;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU00;\r
- UINT8 CPU01;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU02;\r
- UINT8 CPU03;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU04;\r
- UINT8 CPU05;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU06;\r
- UINT8 CPU07;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU08;\r
- UINT8 CPU09;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU10;\r
- UINT8 CPU11;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU12;\r
- UINT8 CPU13;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU14;\r
- UINT8 CPU15;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU16;\r
- UINT8 CPU17;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU18;\r
- UINT8 CPU19;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU20;\r
- UINT8 CPU21;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU22;\r
- UINT8 CPU23;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU24;\r
- UINT8 CPU25;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU26;\r
- UINT8 CPU27;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU28;\r
- UINT8 CPU29;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU30;\r
- UINT8 CPU31;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU32;\r
- UINT8 CPU33;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU34;\r
- UINT8 CPU35;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU36;\r
- UINT8 CPU37;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU38;\r
- UINT8 CPU39;\r
-\r
- //\r
- //\r
- //\r
- UINT16 CPU40;\r
- UINT8 CPU41;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU42;\r
- UINT8 CPU43;\r
-\r
- //\r
- //\r
- //\r
- UINT16 CPU44;\r
- UINT8 CPU45;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU46;\r
- UINT8 CPU47;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU48;\r
- UINT8 CPU49;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU50;\r
- UINT8 CPU51;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU52;\r
- UINT8 CPU53;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU54;\r
- UINT8 CPU55;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU56;\r
- UINT8 CPU57;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU58;\r
- UINT8 CPU59;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU60;\r
- UINT8 CPU61;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU62;\r
- UINT8 CPU63;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU64;\r
- UINT8 CPU65;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU66;\r
- UINT8 CPU67;\r
-\r
- //\r
- //\r
- //\r
- UINT16 CPU68;\r
- UINT8 CPU69;\r
-\r
- //\r
- //\r
- //\r
- UINT16 CPU70;\r
-\r
- //\r
- //\r
- //\r
- UINT8 CPU71;\r
-\r
- //\r
- //\r
- //\r
- UINT8 MEM00;\r
- UINT8 MEM01;\r
-\r
- //\r
- //\r
- //\r
- UINT8 MEM02;\r
- UINT8 MEM03;\r
-\r
- UINT16 MEM04;\r
- UINT8 MEM05;\r
-\r
- UINT8 MEM06;\r
- UINT8 MEM07;\r
-\r
- UINT8 MEM08;\r
- UINT8 MEM09;\r
-\r
- UINT8 MEM10;\r
- UINT8 MEM11;\r
-\r
- UINT8 MEM12;\r
- UINT8 MEM13;\r
-\r
- UINT8 MEM14;\r
- UINT8 MEM15;\r
-\r
- UINT8 MEM16;\r
- UINT8 MEM17;\r
-\r
- UINT16 MEM18;\r
- UINT8 MEM19;\r
-\r
- UINT8 MEM20;\r
- UINT8 MEM21;\r
-\r
- UINT8 MEM22;\r
- UINT8 MEM23;\r
-\r
- UINT8 MEM24;\r
- UINT8 MEM25;\r
-\r
- UINT8 MEM26;\r
- UINT8 MEM27;\r
-\r
- UINT8 MEM28;\r
- UINT8 MEM29;\r
-\r
- UINT8 MEM30;\r
- UINT8 MEM31;\r
-\r
- UINT8 MEM32;\r
- UINT8 MEM33;\r
-\r
- UINT8 MEM34;\r
- UINT8 MEM35;\r
-\r
- //\r
- //\r
- //\r
- UINT8 MEM36;\r
- UINT8 MEM37;\r
- UINT8 MEM38;\r
- UINT8 MEM39;\r
-\r
- //\r
- //\r
- //\r
- UINT8 MEM40;\r
- UINT8 MEM41;\r
- UINT8 MEM42;\r
- UINT8 MEM43;\r
- UINT8 MEM44;\r
- UINT8 MEM45;\r
- UINT8 MEM46;\r
- UINT8 MEM47;\r
-\r
-\r
- //\r
- // Port 80 decode 0/1 - PCI/LPC\r
- UINT8 Port80Route;\r
- UINT8 Port80RouteLockHide;\r
-\r
- //\r
- // ECC Event Logging\r
- //\r
- UINT8 EccEventLogging;\r
- UINT8 EccEventLoggingLockHide;\r
-\r
- //\r
- // TPM Enable/Disable\r
- //\r
- UINT8 ETpm;\r
-\r
- //\r
- // TPM question 0 = Disabled, 1 = Enabled\r
- //\r
- UINT8 ETpmClear;\r
-\r
- //\r
- // Secondary SATA Controller question 0 = Disabled, 1 = Enabled\r
- //\r
- UINT8 ExtSata;\r
- UINT8 ExtSataLockHide;\r
-\r
- //\r
- // Mode selection for Secondary SATA Controller (0=IDE, 1=RAID)\r
- //\r
- UINT8 ExtSataMode;\r
- UINT8 ExtSataModeLockHide;\r
-\r
- //\r
- // LT Technology 0/1 -> Disable/Enable\r
- //\r
- UINT8 LtTechnology;\r
- UINT8 LtTechnologyLockHide;\r
-\r
- //\r
- // HPET Support 0/1 -> Disable/Enable\r
- //\r
- UINT8 Hpet;\r
- UINT8 HpetLockHide;\r
-\r
- //\r
- // ICH Function Level Reset enable/disable\r
- //\r
- UINT8 FlrCapability;\r
- UINT8 FlrCapabilityLockHide;\r
-\r
- // VT-d Option\r
- UINT8 VTdSupport;\r
- UINT8 VTdSupportLockHide;\r
-\r
- UINT8 InterruptRemap;\r
- UINT8 InterruptRemapLockHide;\r
-\r
- UINT8 Isoc;\r
- UINT8 IsocLockHide;\r
-\r
- UINT8 CoherencySupport;\r
- UINT8 CoherencySupportLockHide;\r
-\r
- UINT8 ATS;\r
- UINT8 ATSLockHide;\r
-\r
- UINT8 PassThroughDma;\r
- UINT8 PassThroughDmaLockHide;\r
-\r
- //\r
- // IGD option\r
- //\r
- UINT8 GraphicsDriverMemorySize;\r
- UINT8 GraphicsDriverMemorySizeLockHide;\r
-\r
-\r
- //\r
- // Discrete SATA Type (Ide, Raid, Ahci)\r
- //\r
- UINT8 ExtSataMode2;\r
- UINT8 ExtSataMode2LockHide;\r
-\r
- UINT8 ProcessorReserve00;\r
- UINT8 ProcessorReserve01;\r
-\r
- //\r
- // IGD Aperture Size question\r
- //\r
- UINT8 IgdApertureSize;\r
- UINT8 IgdApertureSizeLockHide;\r
-\r
- //\r
- // Boot Display Device\r
- //\r
- UINT8 BootDisplayDevice;\r
- UINT8 BootDisplayDeviceLockHide;\r
-\r
-\r
- //\r
- // System fan speed duty cycle\r
- //\r
- UINT8 SystemFanDuty;\r
- UINT8 SystemFanDutyLockHide;\r
-\r
-\r
- //\r
- // S3 state LED indicator\r
- //\r
- UINT8 S3StateIndicator;\r
- UINT8 S3StateIndicatorLockHide;\r
-\r
- //\r
- // S1 state LED indicator\r
- //\r
- UINT8 S1StateIndicator;\r
- UINT8 S1StateIndicatorLockHide;\r
-\r
- //\r
- // PS/2 Wake from S5\r
- //\r
- UINT8 WakeOnS5Keyboard;\r
- UINT8 WakeOnS5KeyboardLockHide;\r
-\r
-\r
- //\r
- // SATA Controller question 0 = Disabled, 1 = Enabled\r
- //\r
- UINT8 Sata;\r
- UINT8 SataLockHide;\r
-\r
- //\r
- // PS2 port\r
- //\r
- UINT8 PS2;\r
-\r
- //\r
- // No VideoBeep\r
- //\r
- UINT8 NoVideoBeepEnable;\r
-\r
- //\r
- // Integrated Graphics Device\r
- //\r
- UINT8 Igd;\r
-\r
- //\r
- // Video Device select order\r
- //\r
- UINT8 VideoSelectOrder[8];\r
-\r
- // Flash update sleep delay\r
- UINT8 FlashSleepDelay;\r
- UINT8 FlashSleepDelayLockHide;\r
-\r
- //\r
- // Boot Display Device2\r
- //\r
- UINT8 BootDisplayDevice2;\r
- UINT8 BootDisplayDevice2LockHide;\r
-\r
- //\r
- // Flat Panel\r
- //\r
- UINT8 EdpInterfaceType;\r
- UINT8 EdpInterfaceTypeLockHide;\r
-\r
- UINT8 LvdsInterfaceType;\r
- UINT8 LvdsInterfaceTypeLockHide;\r
-\r
- UINT8 ColorDepth;\r
- UINT8 ColorDepthLockHide;\r
-\r
- UINT8 EdidConfiguration;\r
- UINT8 EdidConfigurationLockHide;\r
-\r
- UINT8 PwmReserved;\r
- UINT8 MaxInverterPWMLockHide;\r
-\r
- UINT8 PreDefinedEdidConfiguration;\r
- UINT8 PreDefinedEdidConfigurationLockHide;\r
-\r
- UINT16 ScreenBrightnessResponseTime;\r
- UINT8 ScreenBrightnessResponseTimeLockHide;\r
-\r
- UINT8 Serial3;\r
- UINT8 Serial3LockHide;\r
-\r
- UINT8 Serial4;\r
- UINT8 Serial4LockHide;\r
-\r
- UINT8 CurrentSetupProfile;\r
- UINT8 CurrentSetupProfileLockHide;\r
-\r
- //\r
- // FSC system Variable\r
- //\r
- UINT8 CPUFanUsage;\r
- UINT8 CPUFanUsageLockHide;\r
- UINT16 CPUUnderSpeedthreshold;\r
- UINT8 CPUUnderSpeedthresholdLockHide;\r
- UINT8 CPUFanControlMode;\r
- UINT8 CPUFanControlModeLockHide;\r
- UINT16 Voltage12UnderVolts;\r
- UINT8 Voltage12UnderVoltsLockHide;\r
- UINT16 Voltage12OverVolts;\r
- UINT8 Voltage12OverVoltsLockHide;\r
- UINT16 Voltage5UnderVolts;\r
- UINT8 Voltage5UnderVoltsLockHide;\r
- UINT16 Voltage5OverVolts;\r
- UINT8 Voltage5OverVoltsLockHide;\r
- UINT16 Voltage3p3UnderVolts;\r
- UINT8 Voltage3p3UnderVoltsLockHide;\r
- UINT16 Voltage3p3OverVolts;\r
- UINT8 Voltage3p3OverVoltsLockHide;\r
- UINT16 Voltage2p5UnderVolts;\r
- UINT8 Voltage2p5UnderVoltsLockHide;\r
- UINT16 Voltage2p5OverVolts;\r
- UINT8 Voltage2p5OverVoltsLockHide;\r
- UINT16 VoltageVccpUnderVolts;\r
- UINT8 VoltageVccpUnderVoltsLockHide;\r
- UINT16 VoltageVccpOverVolts;\r
- UINT8 VoltageVccpOverVoltsLockHide;\r
- UINT16 Voltage5BackupUnderVolts;\r
- UINT8 Voltage5BackupUnderVoltsLockHide;\r
- UINT16 Voltage5BackupOverVolts;\r
- UINT8 Voltage5BackupOverVoltsLockHide;\r
- UINT16 VS3p3StbyUnderVolt;\r
- UINT8 VS3p3StbyUnderVoltLockHide;\r
- UINT16 VS3p3StbyOverVolt;\r
- UINT8 VS3p3StbyOverVoltLockHide;\r
- UINT8 CPUFanMinDutyCycle;\r
- UINT8 CPUFanMinDutyCycleLockHide;\r
- UINT8 CPUFanMaxDutyCycle;\r
- UINT8 CPUFanMaxDutyCycleLockHide;\r
- UINT8 CPUFanOnDutyCycle;\r
- UINT8 CPUFanOnDutyCycleLockHide;\r
- UINT16 CpuOverTemp;\r
- UINT8 CpuOverTempLockHide;\r
- UINT16 CpuControlTemp;\r
- UINT8 CpuControlTempLockHide;\r
- UINT16 CpuAllOnTemp;\r
- UINT8 CpuAllOnTempLockHide;\r
- UINT8 CpuResponsiveness;\r
- UINT8 CpuResponsivenessLockHide;\r
- UINT8 CpuDamping;\r
- UINT8 CpuDampingLockHide;\r
- UINT16 PchOverTemp;\r
- UINT8 PchOverTempLockHide;\r
- UINT16 PchControlTemp;\r
- UINT8 PchControlTempLockHide;\r
- UINT16 PchAllOnTemp;\r
- UINT8 PchAllOnTempLockHide;\r
- UINT8 PchResponsiveness;\r
- UINT8 PchResponsivenessLockHide;\r
- UINT8 PchDamping;\r
- UINT8 PchDampingLockHide;\r
- UINT16 MemoryOverTemp;\r
- UINT8 MemoryOverTempLockHide;\r
- UINT16 MemoryControlTemp;\r
- UINT8 MemoryControlTempLockHide;\r
- UINT16 MemoryAllOnTemp;\r
- UINT8 MemoryAllOnTempLockHide;\r
- UINT8 MemoryResponsiveness;\r
- UINT8 MemoryResponsivenessLockHide;\r
- UINT8 MemoryDamping;\r
- UINT8 MemoryDampingLockHide;\r
- UINT16 VROverTemp;\r
- UINT8 VROverTempLockHide;\r
- UINT16 VRControlTemp;\r
- UINT8 VRControlTempLockHide;\r
- UINT16 VRAllOnTemp;\r
- UINT8 VRAllOnTempLockHide;\r
- UINT8 VRResponsiveness;\r
- UINT8 VRResponsivenessLockHide;\r
- UINT8 VRDamping;\r
- UINT8 VRDampingLockHide;\r
-\r
- UINT8 LvdsBrightnessSteps;\r
- UINT8 LvdsBrightnessStepsLockHide;\r
- UINT8 EdpDataRate;\r
- UINT8 EdpDataRateLockHide;\r
- UINT16 LvdsPowerOnToBacklightEnableDelayTime;\r
- UINT8 LvdsPowerOnToBacklightEnableDelayTimeLockHide;\r
- UINT16 LvdsPowerOnDelayTime;\r
- UINT8 LvdsPowerOnDelayTimeLockHide;\r
- UINT16 LvdsBacklightOffToPowerDownDelayTime;\r
- UINT8 LvdsBacklightOffToPowerDownDelayTimeLockHide;\r
- UINT16 LvdsPowerDownDelayTime;\r
- UINT8 LvdsPowerDownDelayTimeLockHide;\r
- UINT16 LvdsPowerCycleDelayTime;\r
- UINT8 LvdsPowerCycleDelayTimeLockHide;\r
-\r
- UINT8 IgdFlatPanel;\r
- UINT8 IgdFlatPanelLockHide;\r
- UINT8 Lan2;\r
- UINT8 Lan2LockHide;\r
-\r
- UINT8 SwapMode;\r
- UINT8 SwapModeLockHide;\r
-\r
- UINT8 Sata0HotPlugCap;\r
- UINT8 Sata0HotPlugCapLockHide;\r
- UINT8 Sata1HotPlugCap;\r
- UINT8 Sata1HotPlugCapLockHide;\r
-\r
- UINT8 UsbCharging;\r
- UINT8 UsbChargingLockHide;\r
-\r
- UINT8 Cstates;\r
- UINT8 EnableC4;\r
- UINT8 EnableC6;\r
-\r
- UINT8 FastBoot;\r
- UINT8 EfiNetworkSupport;\r
- UINT8 PxeRom;\r
-\r
- //Add for PpmPlatformPlicy\r
- UINT8 PPM00;\r
- UINT8 PPM01;\r
- UINT8 PPM02;\r
- UINT8 PPM03;\r
- UINT8 PPM04;\r
- UINT8 PPM05;\r
- UINT8 PPM06;\r
- UINT8 PPM07;\r
- UINT8 PPM08;\r
- UINT8 PPM09;\r
- UINT8 PPM10;\r
- UINT8 QuietBoot;\r
- UINT8 LegacyUSBBooting;\r
-\r
- UINT8 PwmReserved02;\r
- //\r
- // Thermal Policy Values\r
- //\r
- UINT8 EnableDigitalThermalSensor;\r
- UINT8 PassiveThermalTripPoint;\r
- UINT8 PassiveTc1Value;\r
- UINT8 PassiveTc2Value;\r
- UINT8 PassiveTspValue;\r
- UINT8 DisableActiveTripPoints;\r
- UINT8 CriticalThermalTripPoint;\r
- UINT8 IchPciExp[4];\r
- UINT8 DeepStandby;\r
- UINT8 AlsEnable;\r
- UINT8 IgdLcdIBia;\r
- UINT8 LogBootTime;\r
-\r
-\r
- UINT8 PcieRootPortIOApic[4];\r
- UINT8 IffsEnable;\r
- UINT8 IffsOnS3RtcWake;\r
- UINT8 IffsS3WakeTimerMin;\r
- UINT8 IffsOnS3CritBattWake;\r
- UINT8 IffsCritBattWakeThreshold;\r
- UINT8 ScramblerSupport;\r
- UINT8 SecureBoot;\r
- UINT8 SecureBootCustomMode;\r
- UINT8 SecureBootUserPhysicalPresent;\r
- UINT8 CoreFreMultipSelect;\r
- UINT8 MaxCState;\r
- UINT8 PanelScaling;\r
- UINT8 IgdLcdIGmchBlc;\r
- UINT8 GfxBoost;\r
- UINT8 IgdThermal;\r
- UINT8 SEC00;\r
- UINT8 fTPM;\r
- UINT8 SEC02;\r
- UINT8 SEC03;\r
- UINT8 MeasuredBootEnable;\r
- UINT8 UseProductKey;\r
- //Image Signal Processor PCI Device Configuration\r
- //\r
- UINT8 ISPDevSel;\r
- UINT8 ISPEn;\r
- // Passwords\r
- UINT16 UserPassword[PASSWORD_MAX_SIZE];\r
- UINT16 AdminPassword[PASSWORD_MAX_SIZE];\r
- UINT8 Tdt;\r
- UINT8 Recovery;\r
- UINT8 Suspend;\r
- UINT8 TdtState;\r
- UINT8 TdtEnrolled;\r
- UINT8 PBAEnable;\r
-\r
- UINT8 HpetBootTime;\r
- UINT8 UsbDebug;\r
- UINT8 Lpe;\r
- //\r
- // LPSS Configuration\r
- //\r
- UINT8 LpssPciModeEnabled;\r
- //Scc\r
- UINT8 LpsseMMCEnabled;\r
- UINT8 LpssSdioEnabled;\r
- UINT8 LpssSdcardEnabled;\r
- UINT8 LpssSdCardSDR25Enabled;\r
- UINT8 LpssSdCardDDR50Enabled;\r
- UINT8 LpssMipiHsi;\r
- UINT8 LpsseMMC45Enabled;\r
- UINT8 LpsseMMC45DDR50Enabled;\r
- UINT8 LpsseMMC45HS200Enabled;\r
- UINT8 LpsseMMC45RetuneTimerValue;\r
- UINT8 eMMCBootMode;\r
-\r
- //LPSS2\r
- UINT8 LpssDma1Enabled;\r
- UINT8 LpssI2C0Enabled;\r
- UINT8 LpssI2C1Enabled;\r
- UINT8 LpssI2C2Enabled;\r
- UINT8 LpssI2C3Enabled;\r
- UINT8 LpssI2C4Enabled;\r
- UINT8 LpssI2C5Enabled;\r
- UINT8 LpssI2C6Enabled;\r
- //LPSS1\r
- UINT8 LpssDma0Enabled;\r
- UINT8 LpssPwm0Enabled;\r
- UINT8 LpssPwm1Enabled;\r
- UINT8 LpssHsuart0Enabled;\r
- UINT8 LpssHsuart1Enabled;\r
- UINT8 LpssSpiEnabled;\r
- UINT8 I2CTouchAd;\r
-\r
- UINT8 GTTSize;\r
- //\r
- // DVMT5.0 Graphic memory setting\r
- //\r
- UINT8 IgdDvmt50PreAlloc;\r
- UINT8 IgdDvmt50TotalAlloc;\r
- UINT8 IgdTurboEnabled;\r
-\r
- //\r
- // Usb Config\r
- //\r
- UINT8 UsbAutoMode; // PCH controller Auto mode\r
- UINT8 UsbXhciSupport;\r
- UINT8 Hsic0;\r
- UINT8 PchUsb30Mode;\r
- UINT8 PchUsb30Streams;\r
- UINT8 PchUsb20;\r
- UINT8 PchUsbPerPortCtl;\r
- UINT8 PchUsbPort[8];\r
- UINT8 PchUsbRmh;\r
- UINT8 PchUsbOtg;\r
- UINT8 PchUsbVbusOn; //OTG VBUS control\r
- UINT8 PchFSAOn; //FSA control\r
- UINT8 EhciPllCfgEnable;\r
-\r
-\r
- //Gbe\r
- UINT8 PcieRootPortSpeed[PCH_PCIE_MAX_ROOT_PORTS];\r
- UINT8 SlpLanLowDc;\r
-\r
- UINT8 ISCT00;\r
- UINT8 ISCT01;\r
- UINT8 ISCT02;\r
- UINT8 ISCT03;\r
- UINT8 ISCT04;\r
- UINT8 ISCT05;\r
- UINT8 ISCT06;\r
- UINT8 ISCT07;\r
- //\r
- // Azalia Configuration\r
- //\r
- UINT8 PchAzalia;\r
- UINT8 AzaliaVCiEnable;\r
- UINT8 AzaliaDs;\r
- UINT8 AzaliaPme;\r
- UINT8 HdmiCodec;\r
-\r
- UINT8 UartInterface;\r
- UINT8 PcuUart1;\r
- //UINT8 PcuUart2;//for A0\r
- UINT8 StateAfterG3;\r
- UINT8 EnableClockSpreadSpec;\r
- UINT8 GraphicReserve00;\r
- UINT8 GOPEnable;\r
- UINT8 GOPBrightnessLevel; //Gop Brightness level\r
- UINT8 PavpMode;\r
- UINT8 SEC04;\r
- UINT8 SEC05;\r
- UINT8 SEC06;\r
- UINT8 SEC07;\r
-\r
- UINT8 HdmiCodecPortB;\r
- UINT8 HdmiCodecPortC;\r
- UINT8 HdmiCodecPortD;\r
- UINT8 LidStatus;\r
- UINT8 Reserved00;\r
- UINT8 Reserved01;\r
- UINT16 Reserved02;\r
- UINT16 Reserved03;\r
- UINT16 Reserved04;\r
- UINT16 Reserved05;\r
- UINT16 Reserved06;\r
- UINT16 Reserved07;\r
- UINT16 Reserved08;\r
- UINT16 Reserved09;\r
- UINT16 Reserved0A;\r
- UINT16 Reserved0B;\r
- UINT16 Reserved0C;\r
- UINT16 Reserved0D;\r
- UINT8 Reserved0E;\r
- UINT8 Reserved0F;\r
- UINT32 Reserved10;\r
- UINT32 Reserved11;\r
- UINT32 Reserved12;\r
- UINT32 Reserved13;\r
- UINT32 Reserved14;\r
- UINT8 Reserved15;\r
- UINT8 Reserved16;\r
- UINT8 Reserved17;\r
- UINT8 Reserved18;\r
- UINT8 Reserved19;\r
- UINT8 Reserved1A;\r
- UINT8 Reserved1B;\r
- UINT8 Reserved1C;\r
- UINT8 Reserved1D;\r
- UINT8 Reserved1E;\r
- UINT8 Reserved1F;\r
- UINT8 Reserved20;\r
- UINT8 PmicEnable;\r
- UINT8 IdleReserve;\r
- UINT8 TSEGSizeSel;\r
- UINT8 ACPIMemDbg;\r
- UINT8 ExISupport;\r
- UINT8 BatteryChargingSolution; //0-non ULPMC 1-ULPMC\r
- UINT8 PnpSettings;\r
- UINT8 CfioPnpSettings;\r
- UINT8 PchEhciDebug;\r
- UINT8 CRIDSettings;\r
- UINT8 ULPMCFWLock;\r
- UINT8 SpiRwProtect;\r
- UINT8 GraphicReserve02;\r
- UINT8 PDMConfig;\r
- UINT16 LmMemSize;\r
- UINT8 PunitBIOSConfig;\r
- UINT8 LpssSdioMode;\r
- UINT8 ENDBG2;\r
- UINT8 WittEnable;\r
- UINT8 UtsEnable;\r
- UINT8 TristateLpc;\r
- UINT8 GraphicReserve05;\r
- UINT8 UsbXhciLpmSupport;\r
- UINT8 EnableAESNI;\r
- UINT8 SecureErase;\r
-\r
- UINT8 MmioSize;\r
-\r
-\r
- UINT8 SAR1;\r
-\r
- UINT8 DisableCodec262;\r
- UINT8 ReservedO;\r
- UINT8 PcieDynamicGating; // Need PMC enable it first from PMC 0x3_12 MCU 318.\r
-\r
- UINT8 MipiDsi;\r
-\r
- //Added flow control item for UART1 and UART2\r
- UINT8 LpssHsuart0FlowControlEnabled;\r
- UINT8 LpssHsuart1FlowControlEnabled;\r
-\r
- UINT8 SdCardRemovable; // ACPI reporting MMC/SD media as: removable/non-removable\r
- UINT8 GpioWakeCapability;\r
- UINT8 RtcBattery;\r
- UINT8 LpeAudioReportedByDSDT;\r
- \r
- UINT8 Uart1Int3511Com; // Report UART1 as COM with _HID INT3511\r
- CHAR16 SystemUuid[37];\r
-\r
-} SYSTEM_CONFIGURATION;\r
-#pragma pack()\r
-\r
-#ifndef PLATFORM_SETUP_VARIABLE_NAME\r
-#define PLATFORM_SETUP_VARIABLE_NAME L"Setup"\r
-#endif\r
-\r
-#pragma pack(1)\r
-typedef struct{\r
- // Passwords\r
- UINT16 UserPassword[PASSWORD_MAX_SIZE];\r
- UINT16 AdminPassword[PASSWORD_MAX_SIZE];\r
- UINT16 DummyDataForVfrBug; // Don't change or use\r
-\r
-} SYSTEM_PASSWORDS;\r
-#pragma pack()\r
-\r
-//\r
-// #defines for Drive Presence\r
-//\r
-#define EFI_HDD_PRESENT 0x01\r
-#define EFI_HDD_NOT_PRESENT 0x00\r
-#define EFI_CD_PRESENT 0x02\r
-#define EFI_CD_NOT_PRESENT 0x00\r
-\r
-#define EFI_HDD_WARNING_ON 0x01\r
-#define EFI_CD_WARNING_ON 0x02\r
-#define EFI_SMART_WARNING_ON 0x04\r
-#define EFI_HDD_WARNING_OFF 0x00\r
-#define EFI_CD_WARNING_OFF 0x00\r
-#define EFI_SMART_WARNING_OFF 0x00\r
-\r
-#ifndef VFRCOMPILE\r
-extern EFI_GUID gEfiSetupVariableGuid;\r
-#endif\r
-\r
-#define SETUP_DATA SYSTEM_CONFIGURATION\r
-\r
-#endif // #ifndef _SETUP_VARIABLE\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- Mseg.h\r
-\r
-Abstract:\r
-\r
- This file describes the contents of the ACPI HEPT Table.\r
-\r
---*/\r
-\r
-#ifndef _HPET_H\r
-#define _HPET_H\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include <IndustryStandard/Acpi10.h>\r
-#include <IndustryStandard/Acpi20.h>\r
-#include <IndustryStandard/Acpi30.h>\r
-#include <IndustryStandard/HighPrecisionEventTimerTable.h>\r
-\r
-//\r
-// HPET Definitions\r
-//\r
-#define EFI_ACPI_HPET_TABLE_REVISION 0x1\r
-#define MAIN_COUNTER_MIN_PERIODIC_CLOCK_TICKS 0x80 //approx 1ms\r
-\r
-#define HPET_BASE_ADDRESS 0xFED00000\r
-#define EFI_ACPI_EVENT_TIMER_BLOCK_ID 0x8086A001\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- BiosIdLib.h\r
-\r
-Abstract:\r
-\r
- BIOS ID library definitions.\r
-\r
- This library provides functions to get BIOS ID, VERSION, DATE and TIME\r
-\r
---*/\r
-\r
-#ifndef _BIOS_ID_LIB_H_\r
-#define _BIOS_ID_LIB_H_\r
-\r
-//\r
-// BIOS ID string format:\r
-//\r
-// $(BOARD_ID)$(BOARD_REV).$(OEM_ID).$(VERSION_MAJOR).$(BUILD_TYPE)$(VERSION_MINOR).YYMMDDHHMM\r
-//\r
-// Example: "TRFTCRB1.86C.0008.D03.0506081529"\r
-//\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- CHAR16 BoardId[7]; // "TRFTCRB"\r
- CHAR16 BoardRev; // "1"\r
- CHAR16 Dot1; // "."\r
- CHAR16 OemId[3]; // "86C"\r
- CHAR16 Dot2; // "."\r
- CHAR16 VersionMajor[4]; // "0008"\r
- CHAR16 Dot3; // "."\r
- CHAR16 BuildType; // "D"\r
- CHAR16 VersionMinor[2]; // "03"\r
- CHAR16 Dot4; // "."\r
- CHAR16 TimeStamp[10]; // "YYMMDDHHMM"\r
- CHAR16 NullTerminator; // 0x0000\r
-} BIOS_ID_STRING;\r
-\r
-#define MEM_IFWIVER_START 0x7E0000\r
-#define MEM_IFWIVER_LENGTH 0x1000\r
-\r
-typedef struct _MANIFEST_OEM_DATA{\r
- UINT32 Signature;\r
- unsigned char FillNull[0x39];\r
- UINT32 IFWIVersionLen;\r
- unsigned char IFWIVersion[32];\r
-}MANIFEST_OEM_DATA;\r
-\r
-//\r
-// A signature precedes the BIOS ID string in the FV to enable search by external tools.\r
-//\r
-typedef struct {\r
- UINT8 Signature[8]; // "$IBIOSI$"\r
- BIOS_ID_STRING BiosIdString; // "TRFTCRB1.86C.0008.D03.0506081529"\r
-} BIOS_ID_IMAGE;\r
-\r
-#pragma pack()\r
-\r
-/**\r
- This function returns BIOS ID by searching HOB or FV.\r
-\r
- @param[in] BiosIdImage The BIOS ID got from HOB or FV\r
-\r
- @retval EFI_SUCCESS All parameters were valid and BIOS ID has been got.\r
- @retval EFI_NOT_FOUND BiosId image is not found, and no parameter will be modified.\r
- @retval EFI_INVALID_PARAMETER The parameter is NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-GetBiosId (\r
- OUT BIOS_ID_IMAGE *BiosIdImage\r
- );\r
-\r
-/**\r
- This function returns the Version & Release Date and Time by getting and converting\r
- BIOS ID.\r
-\r
- @param[in] BiosVersion The Bios Version out of the conversion.\r
- @param[in] BiosReleaseDate The Bios Release Date out of the conversion.\r
- @param[in] BiosReleaseTime The Bios Release Time out of the conversion.\r
-\r
- @retval EFI_SUCCESS BIOS Version & Release Date and Time have been got successfully.\r
- @retval EFI_NOT_FOUND BiosId image is not found, and no parameter will be modified.\r
- @retval EFI_INVALID_PARAMETER All the parameters are NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-GetBiosVersionDateTime (\r
- OUT CHAR16 *BiosVersion, OPTIONAL\r
- OUT CHAR16 *BiosReleaseDate, OPTIONAL\r
- OUT CHAR16 *BiosReleaseTime OPTIONAL\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- CpuIA32.h\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#ifndef _CPU_IA32_H\r
-#define _CPU_IA32_H\r
-\r
-typedef struct {\r
- UINT32 RegEax;\r
- UINT32 RegEbx;\r
- UINT32 RegEcx;\r
- UINT32 RegEdx;\r
-} EFI_CPUID_REGISTER;\r
-\r
-typedef struct {\r
- UINT32 HeaderVersion;\r
- UINT32 UpdateRevision;\r
- UINT32 Date;\r
- UINT32 ProcessorId;\r
- UINT32 Checksum;\r
- UINT32 LoaderRevision;\r
- UINT32 ProcessorFlags;\r
- UINT32 DataSize;\r
- UINT32 TotalSize;\r
- UINT8 Reserved[12];\r
-} EFI_CPU_MICROCODE_HEADER;\r
-\r
-typedef struct {\r
- UINT32 ExtendedSignatureCount;\r
- UINT32 ExtendedTableChecksum;\r
- UINT8 Reserved[12];\r
-} EFI_CPU_MICROCODE_EXTENDED_TABLE_HEADER;\r
-\r
-typedef struct {\r
- UINT32 ProcessorSignature;\r
- UINT32 ProcessorFlag;\r
- UINT32 ProcessorChecksum;\r
-} EFI_CPU_MICROCODE_EXTENDED_TABLE;\r
-\r
-typedef struct {\r
- UINT32 Stepping : 4;\r
- UINT32 Model : 4;\r
- UINT32 Family : 4;\r
- UINT32 Type : 2;\r
- UINT32 Reserved1 : 2;\r
- UINT32 ExtendedModel : 4;\r
- UINT32 ExtendedFamily : 8;\r
- UINT32 Reserved2 : 4;\r
-} EFI_CPU_VERSION;\r
-\r
-#define EFI_CPUID_SIGNATURE 0x0\r
-#define EFI_CPUID_VERSION_INFO 0x1\r
-#define EFI_CPUID_CACHE_INFO 0x2\r
-#define EFI_CPUID_SERIAL_NUMBER 0x3\r
-#define EFI_CPUID_EXTENDED_FUNCTION 0x80000000\r
-#define EFI_CPUID_EXTENDED_CPU_SIG 0x80000001\r
-#define EFI_CPUID_BRAND_STRING1 0x80000002\r
-#define EFI_CPUID_BRAND_STRING2 0x80000003\r
-#define EFI_CPUID_BRAND_STRING3 0x80000004\r
-\r
-#define EFI_MSR_IA32_PLATFORM_ID 0x17\r
-#define EFI_MSR_IA32_APIC_BASE 0x1B\r
-#define EFI_MSR_EBC_HARD_POWERON 0x2A\r
-#define EFI_MSR_EBC_SOFT_POWERON 0x2B\r
-#define BINIT_DRIVER_DISABLE 0x40\r
-#define INTERNAL_MCERR_DISABLE 0x20\r
-#define INITIATOR_MCERR_DISABLE 0x10\r
-#define EFI_MSR_EBC_FREQUENCY_ID 0x2C\r
-#define EFI_MSR_IA32_BIOS_UPDT_TRIG 0x79\r
-#define EFI_MSR_IA32_BIOS_SIGN_ID 0x8B\r
-#define EFI_MSR_PSB_CLOCK_STATUS 0xCD\r
-#define EFI_APIC_GLOBAL_ENABLE 0x800\r
-#define EFI_MSR_IA32_MISC_ENABLE 0x1A0\r
-#define LIMIT_CPUID_MAXVAL_ENABLE_BIT 0x00400000\r
-#define AUTOMATIC_THERMAL_CONTROL_ENABLE_BIT 0x00000008\r
-#define COMPATIBLE_FPU_OPCODE_ENABLE_BIT 0x00000004\r
-#define LOGICAL_PROCESSOR_PRIORITY_ENABLE_BIT 0x00000002\r
-#define FAST_STRING_ENABLE_BIT 0x00000001\r
-\r
-#define EFI_CACHE_VARIABLE_MTRR_BASE 0x200\r
-#define EFI_CACHE_VARIABLE_MTRR_END 0x20F\r
-#define EFI_CACHE_IA32_MTRR_DEF_TYPE 0x2FF\r
-#define EFI_CACHE_MTRR_VALID 0x800\r
-#define EFI_CACHE_FIXED_MTRR_VALID 0x400\r
-#define EFI_CACHE_VALID_ADDRESS 0xFFFFFF000\r
-#define EFI_MSR_VALID_MASK 0xFFFFFFFFF\r
-#define EFI_CACHE_VALID_EXTENDED_ADDRESS 0xFFFFFFFFFF000\r
-#define EFI_MSR_VALID_EXTENDED_MASK 0xFFFFFFFFFFFFF\r
-\r
-#define EFI_IA32_MTRR_FIX64K_00000 0x250\r
-#define EFI_IA32_MTRR_FIX16K_80000 0x258\r
-#define EFI_IA32_MTRR_FIX16K_A0000 0x259\r
-#define EFI_IA32_MTRR_FIX4K_C0000 0x268\r
-#define EFI_IA32_MTRR_FIX4K_C8000 0x269\r
-#define EFI_IA32_MTRR_FIX4K_D0000 0x26A\r
-#define EFI_IA32_MTRR_FIX4K_D8000 0x26B\r
-#define EFI_IA32_MTRR_FIX4K_E0000 0x26C\r
-#define EFI_IA32_MTRR_FIX4K_E8000 0x26D\r
-#define EFI_IA32_MTRR_FIX4K_F0000 0x26E\r
-#define EFI_IA32_MTRR_FIX4K_F8000 0x26F\r
-\r
-#define EFI_IA32_MCG_CAP 0x179\r
-#define EFI_IA32_MCG_CTL 0x17B\r
-#define EFI_IA32_MC0_CTL 0x400\r
-#define EFI_IA32_MC0_STATUS 0x401\r
-\r
-#define EFI_IA32_PERF_STATUS 0x198\r
-#define EFI_IA32_PERF_CTL 0x199\r
-\r
-#define EFI_CACHE_UNCACHEABLE 0\r
-#define EFI_CACHE_WRITECOMBINING 1\r
-#define EFI_CACHE_WRITETHROUGH 4\r
-#define EFI_CACHE_WRITEPROTECTED 5\r
-#define EFI_CACHE_WRITEBACK 6\r
-\r
-//\r
-// Combine f(FamilyId), m(Model), s(SteppingId) to a single 32 bit number\r
-//\r
-#define EfiMakeCpuVersion(f, m, s) \\r
- (((UINT32) (f) << 16) | ((UINT32) (m) << 8) | ((UINT32) (s)))\r
-\r
-/**\r
- Halt the Cpu\r
-\r
- @param[in] None\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiHalt (\r
- VOID\r
- );\r
-\r
-/**\r
- Write back and invalidate the Cpu cache\r
-\r
- @param[in] None\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiWbinvd (\r
- VOID\r
- );\r
-\r
-/**\r
- Invalidate the Cpu cache\r
-\r
- @param[in] None\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiInvd (\r
- VOID\r
- );\r
-\r
-/**\r
- Get the Cpu info by execute the CPUID instruction\r
-\r
- @param[in] RegisterInEax The input value to put into register EAX\r
- @param[in] Regs The Output value\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiCpuid (\r
- IN UINT32 RegisterInEax,\r
- OUT EFI_CPUID_REGISTER *Regs\r
- );\r
-\r
-/**\r
- When RegisterInEax != 4, the functionality is the same as EfiCpuid.\r
- When RegisterInEax == 4, the function return the deterministic cache\r
- parameters by excuting the CPUID instruction.\r
-\r
- @param[in] RegisterInEax The input value to put into register EAX.\r
- @param[in] CacheLevel The deterministic cache level.\r
- @param[in] Regs The Output value.\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiCpuidExt (\r
- IN UINT32 RegisterInEax,\r
- IN UINT32 CacheLevel,\r
- OUT EFI_CPUID_REGISTER *Regs\r
- );\r
-\r
-/**\r
- Read Cpu MSR\r
-\r
- @param[in] Index The index value to select the register\r
-\r
- @retval Return the read data\r
-\r
-**/\r
-UINT64\r
-EFIAPI\r
-EfiReadMsr (\r
- IN UINT32 Index\r
- );\r
-\r
-/**\r
- Write Cpu MSR\r
-\r
- @param[in] Index The index value to select the register\r
- @param[in] Value The value to write to the selected register\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiWriteMsr (\r
- IN UINT32 Index,\r
- IN UINT64 Value\r
- );\r
-\r
-/**\r
- Read Time stamp\r
-\r
- @param[in] None\r
-\r
- @retval Return the read data\r
-\r
-**/\r
-UINT64\r
-EFIAPI\r
-EfiReadTsc (\r
- VOID\r
- );\r
-\r
-/**\r
- Writing back and invalidate the cache,then diable it\r
-\r
- @param[in] None\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiDisableCache (\r
- VOID\r
- );\r
-\r
-/**\r
- Invalidate the cache,then Enable it\r
-\r
- @param[in] None\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiEnableCache (\r
- VOID\r
- );\r
-\r
-/**\r
- Get Eflags\r
-\r
- @param[in] None\r
-\r
- @retval Return the Eflags value\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-EfiGetEflags (\r
- VOID\r
- );\r
-\r
-/**\r
- Disable Interrupts\r
-\r
- @param[in] None\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiDisableInterrupts (\r
- VOID\r
- );\r
-\r
-/**\r
- Enable Interrupts\r
-\r
- @param[in] None\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiEnableInterrupts (\r
- VOID\r
- );\r
-\r
-/**\r
- Extract CPU detail version infomation\r
-\r
- @param[in] FamilyId FamilyId, including ExtendedFamilyId\r
- @param[in] Model Model, including ExtendedModel\r
- @param[in] SteppingId SteppingId\r
- @param[in] Processor Processor\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiCpuVersion (\r
- IN UINT16 *FamilyId, OPTIONAL\r
- IN UINT8 *Model, OPTIONAL\r
- IN UINT8 *SteppingId, OPTIONAL\r
- IN UINT8 *Processor OPTIONAL\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- EfiRegTableLib.h\r
-\r
-Abstract:\r
-\r
- Definitions and macros for building register tables for chipset\r
- initialization..\r
-\r
- Components linking this lib must include CpuIo, PciRootBridgeIo, and\r
- BootScriptSave protocols in their DPX.\r
-\r
-\r
-\r
---*/\r
-\r
-#ifndef EFI_REG_TABLE_H\r
-#define EFI_REG_TABLE_H\r
-\r
-\r
-#include <PiDxe.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Protocol/CpuIo.h>\r
-#include <Protocol/BootScriptSave.h>\r
-#include <Framework/BootScript.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-\r
-\r
-#define OPCODE_BASE(OpCode) ((UINT8)((OpCode) & 0xFF))\r
-#define OPCODE_FLAGS(OpCode) ((UINT8)(((OpCode) >> 8) & 0xFF))\r
-#define OPCODE_EXTRA_DATA(OpCode) ((UINT16)((OpCode) >> 16))\r
-\r
-//\r
-// RegTable Base OpCodes\r
-//\r
-#define OP_TERMINATE_TABLE 0\r
-#define OP_MEM_WRITE 1\r
-#define OP_MEM_READ_MODIFY_WRITE 2\r
-#define OP_IO_WRITE 3\r
-#define OP_IO_READ_MODIFY_WRITE 4\r
-#define OP_PCI_WRITE 5\r
-#define OP_PCI_READ_MODIFY_WRITE 6\r
-#define OP_STALL 7\r
-\r
-//\r
-// RegTable OpCode Flags\r
-//\r
-#define OPCODE_FLAG_S3SAVE 1\r
-\r
-\r
-#define TERMINATE_TABLE { (UINT32) OP_TERMINATE_TABLE, (UINT32) 0, (UINT32) 0 }\r
-\r
-\r
-//\r
-// REG_TABLE_ENTRY_PCI_WRITE encodes the width in the upper bits of the OpCode\r
-// as one of the EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH values\r
-//\r
-typedef struct {\r
- UINT32 OpCode;\r
- UINT32 PciAddress;\r
- UINT32 Data;\r
-} EFI_REG_TABLE_PCI_WRITE;\r
-\r
-#define PCI_WRITE(Bus, Dev, Fnc, Reg, Width, Data, S3Flag) \\r
- { \\r
- (UINT32) (OP_PCI_WRITE | ((S3Flag) << 8) | ((Width) << 16)), \\r
- (UINT32) (EFI_PCI_ADDRESS ((Bus), (Dev), (Fnc), (Reg))), \\r
- (UINT32) (Data), \\r
- (UINT32) (0) \\r
- }\r
-\r
-typedef struct {\r
- UINT32 OpCode;\r
- UINT32 MemAddress;\r
- UINT32 Data;\r
-} EFI_REG_TABLE_MEM_WRITE;\r
-\r
-typedef struct {\r
- UINT32 OpCode;\r
- UINT32 PciAddress;\r
- UINT32 OrMask;\r
- UINT32 AndMask;\r
-} EFI_REG_TABLE_PCI_READ_MODIFY_WRITE;\r
-\r
-#define PCI_READ_MODIFY_WRITE(Bus, Dev, Fnc, Reg, Width, OrMask, AndMask, S3Flag) \\r
- { \\r
- (UINT32) (OP_PCI_READ_MODIFY_WRITE | ((S3Flag) << 8) | ((Width) << 16)), \\r
- (UINT32) (EFI_PCI_ADDRESS ((Bus), (Dev), (Fnc), (Reg))), \\r
- (UINT32) (OrMask), \\r
- (UINT32) (AndMask) \\r
- }\r
-\r
-typedef struct {\r
- UINT32 OpCode;\r
- UINT32 MemAddress;\r
- UINT32 OrMask;\r
- UINT32 AndMask;\r
-} EFI_REG_TABLE_MEM_READ_MODIFY_WRITE;\r
-\r
-#define MEM_READ_MODIFY_WRITE(Address, Width, OrMask, AndMask, S3Flag) \\r
- { \\r
- (UINT32) (OP_MEM_READ_MODIFY_WRITE | ((S3Flag) << 8) | ((Width) << 16)), \\r
- (UINT32) (Address), \\r
- (UINT32) (OrMask), \\r
- (UINT32) (AndMask) \\r
- }\r
-\r
-typedef struct {\r
- UINT32 OpCode;\r
- UINT32 Field2;\r
- UINT32 Field3;\r
- UINT32 Field4;\r
-} EFI_REG_TABLE_GENERIC;\r
-\r
-typedef union {\r
- EFI_REG_TABLE_GENERIC Generic;\r
- EFI_REG_TABLE_PCI_WRITE PciWrite;\r
- EFI_REG_TABLE_PCI_READ_MODIFY_WRITE PciReadModifyWrite;\r
- EFI_REG_TABLE_MEM_READ_MODIFY_WRITE MemReadModifyWrite;\r
-} EFI_REG_TABLE;\r
-\r
-/**\r
- Processes register table assuming which may contain PCI, IO, MEM, and STALL\r
- entries.\r
-\r
- No parameter checking is done so the caller must be careful about omitting\r
- values for PciRootBridgeIo or CpuIo parameters. If the regtable does\r
- not contain any PCI accesses, it is safe to omit the PciRootBridgeIo (supply\r
- NULL). If the regtable does not contain any IO or Mem entries, it is safe to\r
- omit the CpuIo (supply NULL).\r
-\r
- The RegTableEntry parameter is not checked, but is required.\r
-\r
- gBS is assumed to have been defined and is used when processing stalls.\r
-\r
- The function processes each entry sequentially until an OP_TERMINATE_TABLE\r
- entry is encountered.\r
-\r
- @param[in] RegTableEntry A pointer to the register table to process\r
-\r
- @param[in] PciRootBridgeIo A pointer to the instance of PciRootBridgeIo that is used\r
- when processing PCI table entries\r
-\r
- @param[in] CpuIo A pointer to the instance of CpuIo that is used when processing IO and\r
- MEM table entries\r
-\r
- @retval Nothing.\r
-\r
-**/\r
-VOID\r
-ProcessRegTablePci (\r
- EFI_REG_TABLE * RegTableEntry,\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL * PciRootBridgeIo,\r
- EFI_CPU_IO_PROTOCOL * CpuIo\r
- );\r
-\r
-/**\r
- Processes register table assuming which may contain IO, MEM, and STALL\r
- entries, but must NOT contain any PCI entries. Any PCI entries cause an\r
- ASSERT in a DEBUG build and are skipped in a free build.\r
-\r
- No parameter checking is done. Both RegTableEntry and CpuIo parameters are\r
- required.\r
-\r
- gBS is assumed to have been defined and is used when processing stalls.\r
-\r
- The function processes each entry sequentially until an OP_TERMINATE_TABLE\r
- entry is encountered.\r
-\r
- @param[in] RegTableEntry - A pointer to the register table to process\r
-\r
- @param[in] CpuIo - A pointer to the instance of CpuIo that is used when processing IO and\r
- MEM table entries\r
-\r
- @retval Nothing.\r
-\r
-**/\r
-VOID\r
-ProcessRegTableCpu (\r
- EFI_REG_TABLE * RegTableEntry,\r
- EFI_CPU_IO_PROTOCOL * CpuIo\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- Esrt.h\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#ifndef _DFU_ESRT_H_\r
-#define _DFU_ESRT_H_\r
-\r
-typedef struct {\r
- EFI_GUID FwClass;\r
- UINT32 FwType;\r
- UINT32 FwVersion;\r
- UINT32 FwLstCompatVersion;\r
- UINT32 CapsuleFlags;\r
- UINT32 LastAttemptVersion;\r
- UINT32 LastAttemptStatus;\r
-} FW_RES_ENTRY;\r
-\r
-typedef struct {\r
- UINT32 NumEntries;\r
- FW_RES_ENTRY FwEntries[256];\r
-} FW_RES_ENTRY_LIST;\r
-\r
-\r
-typedef struct {\r
- UINT32 FwResourceCount;\r
- UINT32 FwResourceMax;\r
- UINT64 FwResourceVersion;\r
-} EFI_SYSTEM_RESOURCE_TABLE;\r
-\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *ESRT_POPULATE_TABLE) (\r
-);\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *ESRT_UPDATE_TABLE_ENTRY_BY_GUID) (\r
- IN EFI_GUID FwEntryGuid,\r
- IN FW_RES_ENTRY *FwEntry\r
-);\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *ESRT_GET_FW_ENTRY_BY_GUID) (\r
- IN EFI_GUID FwEntryGuid,\r
- OUT FW_RES_ENTRY *FwEntry\r
-);\r
-\r
-\r
-#pragma pack()\r
-\r
-typedef struct _ESRT_OPERATION_PROTOCOL {\r
- ESRT_POPULATE_TABLE EsrtPopulateTable;\r
- ESRT_UPDATE_TABLE_ENTRY_BY_GUID EsrtUpdateTableEntryByGuid;\r
- ESRT_GET_FW_ENTRY_BY_GUID EsrtGetFwEntryByGuid;\r
-} ESRT_OPERATION_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiEsrtOperationProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Fd.h\r
-\r
-Abstract:\r
-\r
- EFI Intel82802AB/82802AC Firmware Hub.\r
-\r
-\r
---*/\r
-\r
-\r
-//\r
-// Supported SPI devices\r
-//\r
-\r
-//\r
-// MFG and Device code\r
-//\r
-#define SST_25LF040A 0x0044BF\r
-#define SST_25LF040 0x0040BF\r
-#define SST_25LF080A 0x0080BF\r
-#define SST_25VF080B 0x008EBF\r
-#define SST_25VF016B 0x0041BF\r
-#define SST_25VF032B 0x004ABF\r
-\r
-#define PMC_25LV040 0x007E9D\r
-\r
-#define ATMEL_26DF041 0x00441F\r
-#define Atmel_AT26F004 0x00041F\r
-#define Atmel_AT26DF081A 0x01451F\r
-#define Atmel_AT25DF161 0x02461F\r
-#define Atmel_AT26DF161 0x00461F\r
-#define Atmel_AT25DF641 0x00481F\r
-#define Atmel_AT26DF321 0x00471F\r
-\r
-#define Macronix_MX25L8005 0x1420C2\r
-#define Macronix_MX25L1605A 0x1520C2\r
-#define Macronix_MX25L3205D 0x1620C2\r
-\r
-#define STMicro_M25PE80 0x148020\r
-\r
-#define Winbond_W25X40 0x1330EF\r
-#define Winbond_W25X80 0x1430EF\r
-#define Winbond_W25Q80 0x1440EF\r
-\r
-#define Winbond_W25X16 0x1540EF // W25Q16\r
-#define Winbond_W25X32 0x1630EF\r
-\r
-//\r
-// NOTE: Assuming that 8Mbit flash will only contain a 4Mbit binary.\r
-// Treating 4Mbit and 8Mbit devices the same.\r
-//\r
-\r
-//\r
-// BIOS Base Address\r
-//\r
-#define BIOS_BASE_ADDRESS_4M 0xFFF80000\r
-#define BIOS_BASE_ADDRESS_8M 0xFFF00000\r
-#define BIOS_BASE_ADDRESS_16M 0xFFE00000\r
-\r
-//\r
-// block and sector sizes\r
-//\r
-#define SECTOR_SIZE_256BYTE 0x100 // 256byte page size\r
-#define SECTOR_SIZE_4KB 0x1000 // 4kBytes sector size\r
-#define BLOCK_SIZE_32KB 0x00008000 // 32Kbytes block size\r
-#define MAX_FLASH_SIZE 0x00400000 // 32Mbit (Note that this can also be used for the 4Mbit & 8Mbit)\r
-\r
-//\r
-// Flash commands\r
-//\r
-#define SPI_SST25LF_COMMAND_WRITE 0x02\r
-#define SPI_SST25LF_COMMAND_READ 0x03\r
-#define SPI_SST25LF_COMMAND_ERASE 0x20\r
-#define SPI_SST25LF_COMMAND_WRITE_DISABLE 0x04\r
-#define SPI_SST25LF_COMMAND_READ_STATUS 0x05\r
-#define SPI_SST25LF_COMMAND_WRITE_ENABLE 0x06\r
-#define SPI_SST25LF_COMMAND_READ_ID 0xAB\r
-#define SPI_SST25LF_COMMAND_WRITE_S_EN 0x50\r
-#define SPI_SST25LF_COMMAND_WRITE_S 0x01\r
-\r
-#define SPI_PMC25LV_COMMAND_WRITE 0x02\r
-#define SPI_PMC25LV_COMMAND_READ 0x03\r
-#define SPI_PMC25LV_COMMAND_ERASE 0xD7\r
-#define SPI_PMC25LV_COMMAND_WRITE_DISABLE 0x04\r
-#define SPI_PMC25LV_COMMAND_READ_STATUS 0x05\r
-#define SPI_PMC25LV_COMMAND_WRITE_ENABLE 0x06\r
-#define SPI_PMC25LV_COMMAND_READ_ID 0xAB\r
-#define SPI_PMC25LV_COMMAND_WRITE_S_EN 0x06\r
-#define SPI_PMC25LV_COMMAND_WRITE_S 0x01\r
-\r
-#define SPI_AT26DF_COMMAND_WRITE 0x02\r
-#define SPI_AT26DF_COMMAND_READ 0x03\r
-#define SPI_AT26DF_COMMAND_ERASE 0x20\r
-#define SPI_AT26DF_COMMAND_WRITE_DISABLE 0x00\r
-#define SPI_AT26DF_COMMAND_READ_STATUS 0x05\r
-#define SPI_AT26DF_COMMAND_WRITE_ENABLE 0x00\r
-#define SPI_AT26DF_COMMAND_READ_ID 0x9F\r
-#define SPI_AT26DF_COMMAND_WRITE_S_EN 0x00\r
-#define SPI_AT26DF_COMMAND_WRITE_S 0x00\r
-\r
-#define SPI_AT26F_COMMAND_WRITE 0x02\r
-#define SPI_AT26F_COMMAND_READ 0x03\r
-#define SPI_AT26F_COMMAND_ERASE 0x20\r
-#define SPI_AT26F_COMMAND_WRITE_DISABLE 0x04\r
-#define SPI_AT26F_COMMAND_READ_STATUS 0x05\r
-#define SPI_AT26F_COMMAND_WRITE_ENABLE 0x06\r
-#define SPI_AT26F_COMMAND_JEDEC_ID 0x9F\r
-#define SPI_AT26F_COMMAND_WRITE_S_EN 0x00\r
-#define SPI_AT26F_COMMAND_WRITE_S 0x01\r
-#define SPI_AT26F_COMMAND_WRITE_UNPROTECT 0x39\r
-\r
-#define SPI_SST25VF_COMMAND_WRITE 0x02\r
-#define SPI_SST25VF_COMMAND_READ 0x03\r
-#define SPI_SST25VF_COMMAND_ERASE 0x20\r
-#define SPI_SST25VF_COMMAND_WRITE_DISABLE 0x04\r
-#define SPI_SST25VF_COMMAND_READ_STATUS 0x05\r
-#define SPI_SST25VF_COMMAND_WRITE_ENABLE 0x06\r
-#define SPI_SST25VF_COMMAND_READ_ID 0xAB\r
-#define SPI_SST25VF_COMMAND_JEDEC_ID 0x9F\r
-#define SPI_SST25VF_COMMAND_WRITE_S_EN 0x50\r
-#define SPI_SST25VF_COMMAND_WRITE_S 0x01\r
-\r
-#define SPI_STM25PE_COMMAND_WRITE 0x02\r
-#define SPI_STM25PE_COMMAND_READ 0x03\r
-#define SPI_STM25PE_COMMAND_ERASE 0xDB\r
-#define SPI_STM25PE_COMMAND_WRITE_DISABLE 0x04\r
-#define SPI_STM25PE_COMMAND_READ_STATUS 0x05\r
-#define SPI_STM25PE_COMMAND_WRITE_ENABLE 0x06\r
-#define SPI_STM25PE_COMMAND_JEDEC_ID 0x9F\r
-\r
-#define SPI_WinbondW25X_COMMAND_WRITE_S 0x01\r
-#define SPI_WinbondW25X_COMMAND_WRITE 0x02\r
-#define SPI_WinbondW25X_COMMAND_READ 0x03\r
-#define SPI_WinbondW25X_COMMAND_READ_STATUS 0x05\r
-#define SPI_WinbondW25X_COMMAND_ERASE_S 0x20\r
-#define SPI_WinbondW25X_COMMAND_WRITE_ENABLE 0x06\r
-#define SPI_WinbondW25X_COMMAND_JEDEC_ID 0x9F\r
-\r
-//\r
-// SPI default opcode slots\r
-//\r
-#define SPI_OPCODE_WRITE_INDEX 0\r
-#define SPI_OPCODE_READ_INDEX 1\r
-#define SPI_OPCODE_ERASE_INDEX 2\r
-#define SPI_OPCODE_READ_S_INDEX 3\r
-#define SPI_OPCODE_READ_ID_INDEX 4\r
-#define SPI_OPCODE_WRITE_S_INDEX 6\r
-#define SPI_OPCODE_WRITE_UNPROTECT_INDEX 7\r
-\r
-#define SPI_PREFIX_WRITE_S_EN 1\r
-#define SPI_PREFIX_WRITE_EN 0\r
-\r
-//\r
-// Atmel AT26F00x\r
-//\r
-#define B_AT26F_STS_REG_SPRL 0x80\r
-#define B_AT26F_STS_REG_SWP 0x0C\r
-\r
-//\r
-// Block lock bit definitions:\r
-//\r
-#define READ_LOCK 0x04\r
-#define LOCK_DOWN 0x02\r
-#define WRITE_LOCK 0x01\r
-#define FULL_ACCESS 0x00\r
-\r
-//\r
-// Function Prototypes\r
-//\r
-EFI_STATUS\r
-FlashGetNextBlock (\r
- IN UINTN* Key,\r
- OUT EFI_PHYSICAL_ADDRESS* BlockAddress,\r
- OUT UINTN* BlockSize\r
- );\r
-\r
-EFI_STATUS\r
-FlashGetSize (\r
- OUT UINTN* Size\r
- );\r
-\r
-EFI_STATUS\r
-FlashGetUniformBlockSize (\r
- OUT UINTN* Size\r
- );\r
-\r
-EFI_STATUS\r
-FlashEraseWithNoTopSwapping (\r
- IN UINT8 *BaseAddress,\r
- IN UINTN NumBytes\r
- );\r
-\r
-EFI_STATUS\r
-FlashErase (\r
- IN UINT8 *BaseAddress,\r
- IN UINTN NumBytes\r
- );\r
-\r
-EFI_STATUS\r
-FlashWriteWithNoTopSwapping (\r
- IN UINT8* DstBufferPtr,\r
- IN UINT8* SrcBufferPtr,\r
- IN UINTN NumBytes\r
- );\r
-\r
-EFI_STATUS\r
-FlashWrite (\r
- IN UINT8 *DstBufferPtr,\r
- IN UINT8 *SrcBufferPtr,\r
- IN UINTN NumBytes\r
- );\r
-\r
-EFI_STATUS\r
-FlashReadWithNoTopSwapping (\r
- IN UINT8 *BaseAddress,\r
- IN UINT8 *DstBufferPtr,\r
- IN UINTN NumBytes\r
- );\r
-\r
-EFI_STATUS\r
-FlashRead (\r
- IN UINT8 *BaseAddress,\r
- IN UINT8 *DstBufferPtr,\r
- IN UINTN NumBytes\r
- );\r
-\r
-EFI_STATUS\r
-FlashLockWithNoTopSwapping (\r
- IN UINT8* BaseAddress,\r
- IN UINTN NumBytes,\r
- IN UINT8 LockState\r
- );\r
-\r
-EFI_STATUS\r
-FlashLock(\r
- IN UINT8 *BaseAddress,\r
- IN UINTN NumBytes,\r
- IN UINT8 LockState\r
- );\r
-\r
-EFI_STATUS\r
-CheckIfErased(\r
- IN UINT8 *DstBufferPtr,\r
- IN UINTN NumBytes\r
- );\r
-\r
-EFI_STATUS\r
-CheckIfFlashIsReadyForWrite (\r
- IN UINT8 *DstBufferPtr,\r
- IN UINT8 *SrcBufferPtr,\r
- IN UINTN NumBytes\r
- );\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
- Flash device library class header file.\r
-\r
- Flash Device Library common type, MACRO and API definition. The basic idea for\r
- this library is to provide API to abstract the different between flash\r
- technology (SPI, FWH etc..), flash controller (SPI host controller on\r
- ICH, MMIO type access for FWH), flash chip (programming command, method\r
- of status checking). This library class can be consumed by drivers or applications\r
- such as Firmware Volume Block driver, Flash Update application. These driver\r
- can be written in a generic manner so that they are more easy to be\r
- ported to other platforms.\r
-\r
- This library can be build on a set of APIs which can touch flash controller, flash\r
- chip directly for a platform with simple flash device configuration.\r
-\r
- For a platform with complex flash device configuration, this library can be built\r
- on the Flash Device Operate Library. Please see the header file for that library\r
- class for detailed usage.\r
-\r
-**/\r
-\r
-#ifndef __FLASHDEVICE_LIB_H__\r
-#define __FLASHDEVICE_LIB_H__\r
-\r
-/**\r
- Read NumBytes bytes of data from the address specified by\r
- PAddress into Buffer.\r
-\r
- @param[in] PAddress The starting physical address of the read.\r
- @param[in,out] NumBytes On input, the number of bytes to read. On output, the number\r
- of bytes actually read.\r
- @param[out] Buffer The destination data buffer for the read.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceRead (\r
- IN UINTN PAddress,\r
- IN OUT UINTN *NumBytes,\r
- OUT UINT8 *Buffer\r
- );\r
-\r
-/**\r
- Write NumBytes bytes of data from Buffer to the address specified by\r
- PAddresss.\r
-\r
- @param[in] PAddress The starting physical address of the write.\r
- @param[in,out] NumBytes On input, the number of bytes to write. On output,\r
- the actual number of bytes written.\r
- @param[in] Buffer The source data buffer for the write.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceWrite (\r
- IN UINTN PAddress,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- );\r
-\r
-/**\r
- Erase the block staring at PAddress.\r
-\r
- @param[in] PAddress The starting physical address of the region to be erased.\r
- @param[in] LbaLength The length of the region to be erased. This parameter is necessary\r
- as the physical block size on a flash device could be different than\r
- the logical block size of Firmware Volume Block protocol. Erase on\r
- flash chip is always performed block by block. Therefore, the ERASE\r
- operation to a logical block is converted a number of ERASE operation\r
- (or a partial erase) on the hardware.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceBlockErase (\r
- IN UINTN PAddress,\r
- IN UINTN LbaLength\r
-);\r
-\r
-/**\r
- Lock or unlock the block staring at PAddress.\r
-\r
- @param[in] PAddress The starting physical address of region to be (un)locked.\r
- @param[in] LbaLength The length of the region to be (un)locked. This parameter is necessary\r
- as the physical block size on a flash device could be different than\r
- the logical block size of Firmware Volume Block protocol. (Un)Lock on\r
- flash chip is always performed block by block. Therefore, the (Un)Lock\r
- operation to a logical block is converted a number of (Un)Lock operation\r
- (or a partial erase) on the hardware.\r
- @param[in] Lock TRUE to lock. FALSE to unlock.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceBlockLock (\r
- IN UINTN PAddress,\r
- IN UINTN LbaLength,\r
- IN BOOLEAN Lock\r
-);\r
-\r
-#endif\r
-\r
-\r
+++ /dev/null
-/** @file\r
- Interface Definitions for I2C Lib.\r
- \r
- Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#include <Uefi.h>\r
-#include <Library/IoLib.h>\r
-\r
-#ifndef I2C_LIB_HEADER_H\r
-#define I2C_LIB_HEADER_H\r
-\r
-\r
-/**\r
- Reads a Byte from I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be read\r
- @param Offset Offset from which the data has to be read\r
- @param ReadBytes Number of bytes to be read\r
- @param *ReadBuffer Address to which the value read has to be stored\r
- \r
- @return EFI_SUCCESS If the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS \r
-ByteReadI2C(\r
- IN UINT8 BusNo, \r
- IN UINT8 SlaveAddress, \r
- IN UINT8 Offset, \r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer\r
- );\r
-\r
-/**\r
- Writes a Byte to I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be written\r
- @param Offset Offset from which the data has to be written\r
- @param WriteBytes Number of bytes to be written\r
- @param *Byte Address to which the value written is stored\r
- \r
- @return EFI_SUCCESS If the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/ \r
-EFI_STATUS ByteWriteI2C(\r
- IN UINT8 BusNo, \r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN WriteBytes,\r
- IN UINT8 *WriteBuffer\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef __MMIO_CONFIG_LIB_H__\r
-#define __MMIO_CONFIG_LIB_H__\r
-\r
-#include <Protocol/MmioDevice.h>\r
-\r
-///\r
-/// Declare the memory mapped I/O devices assocaited with the\r
-/// board.\r
-///\r
-extern CONST EFI_MMIO_DEVICE_PROTOCOL gMmioDeviceList [ ];\r
-extern CONST UINTN gMmioDeviceCount;\r
-\r
-#endif // __MMIO_CONFIG_LIB_H__\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef _I2C_PORT_H\r
-#define _I2C_PORT_H\r
-\r
-//\r
-// Types\r
-//\r
-\r
-//\r
-// Context passed from platform (board) layer to the I2C port driver.\r
-//\r
-typedef struct {\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- UINT32 InputFrequencyHertz;\r
-} I2C_PIO_PLATFORM_CONTEXT;\r
-\r
-#endif // _I2C_PORT_A0_H\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
---*/\r
-\r
-#ifndef _FSA_LIB_H\r
-#define _FSA_LIB_H\r
-#include <Uefi.h>\r
-#include <Uefi/UefiSpec.h>\r
-\r
-#define FSA_REG_DEVID 0x1\r
-#define FSA_REG_CTRL 0x2\r
-#define FSA_REG_INTR 0x3\r
-#define FSA_REG_INTR_MSK 0x5\r
-#define FSA_REG_RESISTOR_CODE 0x7\r
-#define FSA_REG_TIMING_SET 0x8\r
-#define FSA_REG_STATUS 0x9\r
-#define FSA_REG_DEV_TYPE 0xA\r
-#define FSA_REG_DAC_SAR 0xB\r
-#define FSA_REG_MANUAL_SW 0x13\r
-#define FSA_REG_MANUAL_CHG_CTRL 0x14\r
-\r
-extern\r
-EFI_STATUS\r
-EFIAPI\r
-FsaUsbDeviceMode (\r
- VOID\r
-);\r
-\r
-\r
-extern\r
-EFI_STATUS\r
-EFIAPI\r
-DisableFsaTimerHandler (\r
- VOID\r
-);\r
-\r
-extern\r
-EFI_STATUS\r
-EFIAPI\r
-FSAInit (\r
- IN UINT32 FFRDVer\r
-);\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
---*/\r
-\r
-#ifndef _PLATFORM_FSP_LIB_H\r
-#define _PLATFORM_FSP_LIB_H\r
-#include <Base.h>\r
-#include <Uefi.h>\r
-\r
-extern\r
-EFI_STATUS\r
-PlatformHobCreateFromFsp (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- VOID *HobList\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#ifndef _SPIFlash_H_\r
-#define _SPIFlash_H_\r
-\r
-#include <Protocol/Spi.h>\r
-\r
-//EFI_STATUS SpiFlashLock(BOOLEAN Lock);\r
-//EFI_STATUS SpiFlashInit(void);\r
-\r
-typedef enum {\r
- EnumSpiFlashW25Q64,\r
- EnumSpiFlashAT25DF321A,\r
- EnumSpiFlashAT26DF321,\r
- EnumSpiFlashAT25DF641,\r
- EnumSpiFlashW25Q16,\r
- EnumSpiFlashW25Q32,\r
- EnumSpiFlashW25X32,\r
- EnumSpiFlashW25X64,\r
- EnumSpiFlashW25Q128,\r
- EnumSpiFlashMX25L16,\r
- EnumSpiFlashMX25L32,\r
- EnumSpiFlashMX25L64,\r
- EnumSpiFlashMX25L128,\r
- EnumSpiFlashMX25U6435F,\r
- EnumSpiFlashSST25VF016B,\r
- EnumSpiFlashSST25VF064C,\r
- EnumSpiFlashN25Q064,\r
- EnumSpiFlashM25PX16,\r
- EnumSpiFlashN25Q032,\r
- EnumSpiFlashM25PX32,\r
- EnumSpiFlashM25PX64,\r
- EnumSpiFlashN25Q128,\r
- EnumSpiFlashEN25Q16,\r
- EnumSpiFlashEN25Q32,\r
- EnumSpiFlashEN25Q64,\r
- EnumSpiFlashEN25Q128,\r
- EnumSpiFlashA25L016,\r
- EnumSpiFlashMax\r
-} SPI_FLASH_TYPES_SUPPORTED;\r
-\r
-//\r
-// Serial Flash VendorId and DeviceId\r
-//\r
-#define SF_VENDOR_ID_ATMEL 0x1F\r
-#define SF_DEVICE_ID0_AT26DF321 0x47\r
-#define SF_DEVICE_ID1_AT26DF321 0x00\r
-#define SF_DEVICE_ID0_AT25DF321A 0x47\r
-#define SF_DEVICE_ID1_AT25DF321A 0x01\r
-#define SF_DEVICE_ID0_AT25DF641 0x48\r
-#define SF_DEVICE_ID1_AT25DF641 0x00\r
-\r
-#define SF_VENDOR_ID_WINBOND 0xEF\r
-#define SF_DEVICE_ID0_W25XXX 0x30\r
-#define SF_DEVICE_ID1_W25X32 0x16\r
-#define SF_DEVICE_ID1_W25X64 0x17\r
-#define SF_DEVICE_ID0_W25QXX 0x40\r
-#define SF_DEVICE_ID1_W25Q16 0x15\r
-#define SF_DEVICE_ID1_W25Q32 0x16\r
-#define SF_DEVICE_ID1_W25Q64 0x17\r
-#define SF_DEVICE_ID1_W25Q128 0x18\r
-\r
-#define SF_VENDOR_ID_MACRONIX 0xC2\r
-#define SF_DEVICE_ID0_MX25LXX 0x20\r
-#define SF_DEVICE_ID1_MX25L16 0x15\r
-#define SF_DEVICE_ID1_MX25L32 0x16\r
-#define SF_DEVICE_ID1_MX25L64 0x17\r
-#define SF_DEVICE_ID1_MX25L128 0x18\r
-#define SF_DEVICE_ID0_MX25UXX 0x25\r
-#define SF_DEVICE_ID1_MX25U6435F 0x37\r
-\r
-#define SF_VENDOR_ID_NUMONYX 0x20\r
-#define SF_DEVICE_ID0_N25Q064 0xBB\r
-#define SF_DEVICE_ID1_N25Q064 0x17\r
-#define SF_DEVICE_ID0_M25PXXX 0x71\r
-#define SF_DEVICE_ID0_N25QXXX 0xBA\r
-#define SF_DEVICE_ID1_M25PX16 0x15\r
-#define SF_DEVICE_ID1_N25Q032 0x16\r
-#define SF_DEVICE_ID1_M25PX32 0x16\r
-#define SF_DEVICE_ID1_M25PX64 0x17\r
-#define SF_DEVICE_ID1_N25Q128 0x18\r
-\r
-#define SF_VENDOR_ID_SST 0xBF\r
-#define SF_DEVICE_ID0_SST25VF0XXX 0x25\r
-#define SF_DEVICE_ID1_SST25VF016B 0x41\r
-#define SF_DEVICE_ID1_SST25VF064C 0x4B\r
-\r
-#define SF_VENDOR_ID_EON 0x1C\r
-#define SF_DEVICE_ID0_EN25QXX 0x30\r
-#define SF_DEVICE_ID1_EN25Q16 0x15\r
-#define SF_DEVICE_ID1_EN25Q32 0x16\r
-#define SF_DEVICE_ID1_EN25Q64 0x17\r
-#define SF_DEVICE_ID1_EN25Q128 0x18\r
-\r
-#define SF_VENDOR_ID_AMIC 0x37\r
-#define SF_DEVICE_ID0_A25L016 0x30\r
-#define SF_DEVICE_ID1_A25L016 0x15\r
-\r
-#define ATMEL_AT26DF321_SIZE 0x00400000\r
-#define ATMEL_AT25DF321A_SIZE 0x00400000\r
-#define ATMEL_AT25DF641_SIZE 0x00800000\r
-#define WINBOND_W25X32_SIZE 0x00400000\r
-#define WINBOND_W25X64_SIZE 0x00800000\r
-#define WINBOND_W25Q16_SIZE 0x00200000\r
-#define WINBOND_W25Q32_SIZE 0x00400000\r
-#define WINBOND_W25Q64_SIZE 0x00800000\r
-#define WINBOND_W25Q128_SIZE 0x01000000\r
-#define SST_SST25VF016B_SIZE 0x00200000\r
-#define SST_SST25VF064C_SIZE 0x00800000\r
-#define MACRONIX_MX25L16_SIZE 0x00200000\r
-#define MACRONIX_MX25L32_SIZE 0x00400000\r
-#define MACRONIX_MX25L64_SIZE 0x00800000\r
-#define MACRONIX_MX25U64_SIZE 0x00800000\r
-#define MACRONIX_MX25L128_SIZE 0x01000000\r
-#define NUMONYX_M25PX16_SIZE 0x00400000\r
-#define NUMONYX_N25Q032_SIZE 0x00400000\r
-#define NUMONYX_M25PX32_SIZE 0x00400000\r
-#define NUMONYX_M25PX64_SIZE 0x00800000\r
-#define NUMONYX_N25Q064_SIZE 0x00800000\r
-#define NUMONYX_N25Q128_SIZE 0x01000000\r
-#define EON_EN25Q16_SIZE 0x00200000\r
-#define EON_EN25Q32_SIZE 0x00400000\r
-#define EON_EN25Q64_SIZE 0x00800000\r
-#define EON_EN25Q128_SIZE 0x01000000\r
-#define AMIC_A25L16_SIZE 0x00200000\r
-\r
-#define SF_VENDOR_ID_SST 0xBF\r
-#define SF_DEVICE_ID0_25LF080A 0x25\r
-#define SF_DEVICE_ID1_25LF080A 0x8E\r
-#define SF_DEVICE_ID0_25VF016B 0x25\r
-#define SF_DEVICE_ID1_25VF016B 0x41\r
-\r
-#define SF_VENDOR_ID_ATMEL 0x1F\r
-#define SF_DEVICE_ID0_AT26DF321 0x47\r
-#define SF_DEVICE_ID1_AT26DF321 0x00\r
-\r
-#define SF_VENDOR_ID_STM 0x20\r
-#define SF_DEVICE_ID0_M25P32 0x20\r
-#define SF_DEVICE_ID1_M25P32 0x16\r
-\r
-#define SF_VENDOR_ID_WINBOND 0xEF\r
-#define SF_DEVICE_ID0_W25XXX 0x30\r
-\r
-#define SF_DEVICE_ID1_W25X80 0x14\r
-#define SF_DEVICE_ID1_W25X16 0x15\r
-#define SF_DEVICE_ID1_W25X32 0x16\r
-#define SF_DEVICE_ID1_W25X64 0x17\r
-\r
-#define SF_VENDOR_ID_MX 0xC2\r
-#define SF_DEVICE_ID0_25L1605A 0x20\r
-#define SF_DEVICE_ID1_25L1605A 0x15\r
-\r
-#define SF_VENDOR_ID_NUMONYX 0x20\r
-#define SF_DEVICE_ID0_M25PX16 0x71\r
-#define SF_DEVICE_ID1_M25PX16 0x15\r
-\r
-#define SST_25LF080A_SIZE 0x00100000\r
-#define SST_25LF016B_SIZE 0x00200000\r
-#define ATMEL_AT26DF321_SIZE 0x00400000\r
-#define STM_M25P32_SIZE 0x00400000\r
-#define WINBOND_W25X80_SIZE 0x00100000\r
-#define WINBOND_W25X16_SIZE 0x00200000\r
-#define WINBOND_W25X32_SIZE 0x00400000\r
-#define WINBOND_W25X64_SIZE 0x00800000\r
-#define MX_25L1605A_SIZE 0x00200000\r
-\r
-//\r
-// Physical Sector Size on the Serial Flash device\r
-//\r
-#define SF_SECTOR_SIZE 0x1000\r
-#define SF_BLOCK_SIZE 0x8000\r
-\r
-//\r
-// Serial Flash Status Register definitions\r
-//\r
-#define SF_SR_BUSY 0x01 // Indicates if internal write operation is in progress\r
-#define SF_SR_WEL 0x02 // Indicates if device is memory write enabled\r
-#define SF_SR_BP0 0x04 // Block protection bit 0\r
-#define SF_SR_BP1 0x08 // Block protection bit 1\r
-#define SF_SR_BP2 0x10 // Block protection bit 2\r
-#define SF_SR_BP3 0x20 // Block protection bit 3\r
-#define SF_SR_WPE 0x3C // Enable write protection on all blocks\r
-#define SF_SR_AAI 0x40 // Auto Address Increment Programming status\r
-#define SF_SR_BPL 0x80 // Block protection lock-down\r
-\r
-//\r
-// Operation Instruction definitions for the Serial Flash Device\r
-//\r
-#define SF_INST_WRSR 0x01 // Write Status Register\r
-#define SF_INST_PROG 0x02 // Byte Program\r
-#define SF_INST_READ 0x03 // Read\r
-#define SF_INST_WRDI 0x04 // Write Disable\r
-#define SF_INST_RDSR 0x05 // Read Status Register\r
-#define SF_INST_WREN 0x06 // Write Enable\r
-#define SF_INST_HS_READ 0x0B // High-speed Read\r
-#define SF_INST_SERASE 0x20 // Sector Erase (4KB)\r
-#define SF_INST_BERASE 0x52 // Block Erase (32KB)\r
-#define SF_INST_64KB_ERASE 0xD8 // Block Erase (64KB)\r
-#define SF_INST_EWSR 0x50 // Enable Write Status Register\r
-#define SF_INST_READ_ID 0xAB // Read ID\r
-#define SF_INST_JEDEC_READ_ID 0x9F // JEDEC Read ID\r
-#define SF_INST_DOFR 0x3B // Dual Output Fast Read\r
-#define SF_INST_SFDP 0x5A // Serial Flash Discovery Parameters\r
-\r
-#define SECTOR_SIZE_4KB 0x1000 // Common 4kBytes sector size\r
-#define SECTOR_SIZE_64KB 0x10000 // Common 64kBytes sector size\r
-#define BLOCK_SIZE_64KB 0x00010000 // Common 64kBytes block size\r
-#define MAX_FWH_SIZE 0x00100000 // 8Mbit (Note that this can also be used for the 4Mbit )\r
-\r
-//\r
-// Prefix Opcode Index on the host SPI controller\r
-//\r
-typedef enum {\r
- SPI_WREN, // Prefix Opcode 0: Write Enable\r
- SPI_EWSR, // Prefix Opcode 1: Enable Write Status Register\r
-} PREFIX_OPCODE_INDEX;\r
-\r
-//\r
-// Opcode Menu Index on the host SPI controller\r
-//\r
-typedef enum {\r
- SPI_READ_ID, // Opcode 0: READ ID, Read cycle with address\r
- SPI_READ, // Opcode 1: READ, Read cycle with address\r
- SPI_RDSR, // Opcode 2: Read Status Register, No address\r
- SPI_WRDI_SFDP, // Opcode 3: Write Disable or Discovery Parameters, No address\r
- SPI_SERASE, // Opcode 4: Sector Erase (4KB), Write cycle with address\r
- SPI_BERASE, // Opcode 5: Block Erase (32KB), Write cycle with address\r
- SPI_PROG, // Opcode 6: Byte Program, Write cycle with address\r
- SPI_WRSR, // Opcode 7: Write Status Register, No address\r
-} SPI_OPCODE_INDEX;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- SmmStallLib.h\r
-\r
-Abstract:\r
-\r
- This library provides SMM functions for Stall.\r
- These can be used to save size and simplify code.\r
- All contents must be runtime and SMM safe.\r
-\r
---*/\r
-\r
-#ifndef _SMM_STALL_LIB_H_\r
-#define _SMM_STALL_LIB_H_\r
-#include "PiDxe.h"\r
-#include "Pi/PiSmmCis.h"\r
-extern EFI_SMM_SYSTEM_TABLE2 *mSmst;\r
-\r
-/**\r
- Delay for at least the request number of microseconds\r
-\r
- @param[in] Microseconds Number of microseconds to delay.\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-SmmStall (\r
- IN UINTN Microseconds\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef __BASE_USBDEVICEMODE_LIB_H__\r
-#define __BASE_USBDEVICEMODE_LIB_H__\r
-\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT8 bLength;\r
- UINT8 bDescriptorType;\r
- UINT8 bMaxBurst;\r
- UINT8 bmAttributes;\r
- UINT16 wBytesPerInterval;\r
-} endpointCompanionDescriptor;\r
-#pragma pack()\r
-\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT8 bLength;\r
- UINT8 bDescriptorType;\r
- UINT8 bEndpointAddress;\r
- UINT8 bmAttributes;\r
- UINT16 wMaxPacketSize;\r
- UINT8 bInterval;\r
-} endpointDescriptor;\r
-#pragma pack()\r
-\r
-typedef struct {\r
- endpointDescriptor *pEpDesc;\r
- endpointCompanionDescriptor *pEpCompDesc;\r
-} USB_DEV_EP_INFO; //usbdEpInfo;\r
-\r
-typedef struct {\r
- VOID *pBuf;\r
- UINT32 dataLen;\r
-} USBD_IO_INFO;\r
-\r
-typedef struct {\r
- USBD_IO_INFO ioInfo;\r
- USB_DEV_EP_INFO epInfo;\r
-} USBD_IO_REQ;\r
-\r
-UINTN\r
-EFIAPI\r
-usbdInitDCI (\r
- VOID\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-fbInit (\r
- OUT VOID *pParams\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-fbDeinit (\r
- VOID\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-fbStart (\r
- VOID\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-fbStop (\r
- VOID\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-usbdSetMmioBar (\r
- UINT32 mmioBar\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciDeinit (\r
- VOID *pUdciHndl,\r
- UINT32 flags\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciIsr (\r
- VOID *pUdciHndl\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciConnect (\r
- VOID *pUdciHndl\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciDisconnect (\r
- VOID *pUdciHndl\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciSetAddress (\r
- VOID *pUdciHndl,\r
- UINT8 address\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciInitEp (\r
- VOID *pUdciHndl,\r
- USB_DEV_EP_INFO *pEpInfo\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciEnableEp (\r
- VOID *pUdciHndl,\r
- USB_DEV_EP_INFO *pEpInfo\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciDisableEp (\r
- VOID *pUdciHndl,\r
- USB_DEV_EP_INFO *pEpInfo\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciStallEp (\r
- VOID *pUdciHndl,\r
- USB_DEV_EP_INFO *pEpInfo\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciClearStallEp (\r
- VOID *pUdciHndl,\r
- USB_DEV_EP_INFO *pEpInfo\r
- );\r
-\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciEp0TxStatus (\r
- VOID *pUdciHndl\r
- );\r
-\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciEpTxData (\r
- VOID *pUdciHndl,\r
- USBD_IO_REQ *pIoReq\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciEpRxData (\r
- VOID *pUdciHndl,\r
- USBD_IO_REQ *pIoReq\r
- );\r
-\r
-BOOLEAN\r
-EFIAPI\r
-udciRegisterCallbacks (\r
- VOID *pUdciHndl\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- Mcfg.h\r
-\r
-Abstract:\r
-\r
- ACPI Memory mapped configuration space base address Description Table\r
- implementation, based on PCI Firmware Specification Revision 3.0 final draft,\r
- downloadable at http://www.pcisig.com/home\r
-\r
-**/\r
-\r
-#ifndef _MCFG_H_\r
-#define _MCFG_H_\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include <IndustryStandard/Acpi20.h>\r
-#include "McfgTable.h"\r
-#include "Platform.h"\r
-\r
-//\r
-// "MCFG" Static Resource Affinity Table\r
-//\r
-#define EFI_ACPI_3_0_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE_SIGNATURE 0x4746434D\r
-\r
-//\r
-// MCFG Definitions, see specification for details.\r
-//\r
-#define EFI_ACPI_OEM_MCFG_REVISION 0x00000001\r
-\r
-//\r
-// Define the number of each table type.\r
-// This is where the table layout is modified.\r
-//\r
-#define EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_BASE_ADDRESS_STRUCTURE_COUNT 1\r
-\r
-//\r
-// MCFG Table definition. The table must be defined in a platform\r
-// specific manner.\r
-//\r
-//\r
-// Ensure proper structure formats\r
-//\r
-#pragma pack(1)\r
-\r
-typedef struct {\r
- EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE_HEADER Header;\r
-\r
-#if EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_BASE_ADDRESS_STRUCTURE_COUNT > 0\r
- EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_BASE_ADDRESS_STRUCTURE Segment[\r
- EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_BASE_ADDRESS_STRUCTURE_COUNT];\r
-#endif\r
-\r
-} EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE;\r
-\r
-#pragma pack()\r
-\r
-#endif // _MCFG_H_\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- McfgTable.h\r
-\r
-Abstract:\r
-\r
- ACPI Memory mapped configuration space base address Description Table\r
- definition, based on PCI Firmware Specification Revision 3.0 final draft,\r
- downloadable at http://www.pcisig.com/home\r
-\r
-**/\r
-\r
-#ifndef _MCFG_TABLE_H_\r
-#define _MCFG_TABLE_H_\r
-\r
-//\r
-// Include files\r
-//\r
-#include <PiDxe.h>\r
-\r
-//\r
-// Ensure proper structure formats\r
-//\r
-#pragma pack(1)\r
-\r
-//\r
-// MCFG Revision (defined in spec)\r
-//\r
-#define EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE_REVISION 0x01\r
-\r
-//\r
-// MCFG Structure Definitions\r
-//\r
-//\r
-// Memory Mapped Enhanced Configuration Base Address Allocation\r
-// Structure Definition\r
-//\r
-typedef struct {\r
- UINT64 BaseAddress;\r
- UINT16 PciSegmentGroupNumber;\r
- UINT8 StartBusNumber;\r
- UINT8 EndBusNumber;\r
- UINT32 Reserved;\r
-} EFI_ACPI_MEMORY_MAPPED_ENHANCED_CONFIGURATION_BASE_ADDRESS_STRUCTURE;\r
-\r
-//\r
-// MCFG Table header definition. The rest of the table\r
-// must be defined in a platform specific manner.\r
-//\r
-typedef struct {\r
- EFI_ACPI_DESCRIPTION_HEADER Header;\r
- UINT64 Reserved;\r
-} EFI_ACPI_MEMORY_MAPPED_CONFIGURATION_BASE_ADDRESS_TABLE_HEADER;\r
-\r
-#pragma pack()\r
-\r
-#endif // _MCFG_TABLE_H\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- Platform.h\r
-\r
-Abstract:\r
-\r
- Pinetrail platform specific information.\r
-\r
-**/\r
-\r
-#ifndef _PLATFORM_H\r
-#define _PLATFORM_H\r
-\r
-#include "ChipsetAccess.h"\r
-#include "PlatformBaseAddresses.h"\r
-\r
-\r
-//\r
-// Number of P & T states supported.\r
-//\r
-#define NPTM_P_STATES_SUPPORTED 16\r
-#define NPTM_T_STATES_SUPPORTED 8\r
-\r
-//\r
-// I/O APIC IDs, the code uses math to generate the numbers\r
-// instead of using these defines.\r
-//\r
-#define ICH_IOAPIC (1 << 0)\r
-#define ICH_IOAPIC_ID 0x08\r
-\r
-//\r
-// Possible SMBus addresses that will be present.\r
-//\r
-#define SMBUS_ADDR_CH_A_1 0xA0\r
-#define SMBUS_ADDR_CH_A_2 0xA2\r
-#define SMBUS_ADDR_CH_B_1 0xA4\r
-#define SMBUS_ADDR_CH_B_2 0xA6\r
-#define SMBUS_ADDR_CH_C_1 0xA8\r
-#define SMBUS_ADDR_CH_C_2 0xAA\r
-#define SMBUS_ADDR_CH_D_1 0xAC\r
-#define SMBUS_ADDR_CH_D_2 0xAE\r
-#define SMBUS_ADDR_HOST_CLK_BUFFER 0xDC\r
-#define SMBUS_ADDR_ICH_SLAVE 0x44\r
-#define SMBUS_ADDR_HECETA 0x5C\r
-#define SMBUS_ADDR_SMBARP 0xC2\r
-#define SMBUS_ADDR_82573E 0xC6\r
-#define SMBUS_ADDR_CLKCHIP 0xD2\r
-#define SMBUS_ADDR_BRD_REV 0x4E\r
-#define SMBUS_ADDR_DB803 0x82\r
-\r
-//\r
-// SMBus addresses that used on this platform.\r
-//\r
-#define PLATFORM_SMBUS_RSVD_ADDRESSES { \\r
- SMBUS_ADDR_CH_A_1, \\r
- SMBUS_ADDR_CH_A_2, \\r
- SMBUS_ADDR_HOST_CLK_BUFFER, \\r
- SMBUS_ADDR_ICH_SLAVE, \\r
- SMBUS_ADDR_SMBARP, \\r
- SMBUS_ADDR_CLKCHIP, \\r
- SMBUS_ADDR_BRD_REV, \\r
- SMBUS_ADDR_DB803 \\r
- }\r
-\r
-//\r
-// Count of addresses present in PLATFORM_SMBUS_RSVD_ADDRESSES.\r
-//\r
-#define PLATFORM_NUM_SMBUS_RSVD_ADDRESSES 8\r
-\r
-//\r
-// CMOS usage\r
-//\r
-#define CMOS_CPU_BSP_SELECT 0x10\r
-#define CMOS_CPU_UP_MODE 0x11\r
-#define CMOS_CPU_RATIO_OFFSET 0x12\r
-#define CMOS_CPU_CORE_HT_OFFSET 0x13\r
-#define CMOS_EFI_DEBUG 0x14\r
-#define CMOS_CPU_BIST_OFFSET 0x15\r
-#define CMOS_CPU_VMX_OFFSET 0x16\r
-#define CMOS_ICH_PORT80_OFFSET 0x17\r
-#define CMOS_PLATFORM_DESIGNATOR 0x18 // Second bank CMOS location of Platform ID.\r
-#define CMOS_VALIDATION_TEST_BYTE 0x19 // BIT0 - Validation mailbox for UPonDP.\r
-#define CMOS_SERIAL_BAUD_RATE 0x1A // 0=115200; 1=57600; 2=38400; 3=19200; 4=9600\r
-#define CMOS_DCU_MODE_OFFSET 0x1B\r
-#define CMOS_VR11_SET_OFFSET 0x1C\r
-#define CMOS_SBSP_TO_AP_COMM 0x20 // SEC code use ONLY!!!\r
-#define CMOS_RESET_TYPE_BY_OS 0x52\r
-#define TCG_CMOS_MOR_AREA_OFFSET 0x65 // Also Change in Universal\Security\Tpm\PhysicalPresence\Dxe\PhysicalPresence.c &\r
-#define CMOS_S4_WAKEUP_FLAG_ADDRESS 0x6E\r
-#define ACPI_TPM_REQUEST 0x75\r
-#define ACPI_TPM_LAST_REQUEST 0x76\r
-#define CMOS_BOOT_FLAG_ADDRESS 0x7E\r
-\r
-//\r
-// GPIO Index Data Structure.\r
-//\r
-typedef struct {\r
- UINT8 Register;\r
- UINT32 Value;\r
-} ICH_GPIO_DEV;\r
-\r
-//\r
-// CPU Equates\r
-//\r
-#define MAX_THREAD 2\r
-#define MAX_CORE 1\r
-#define MAX_DIE 2\r
-#define MAX_CPU_SOCKET 1\r
-#define MAX_CPU_NUM (MAX_THREAD * MAX_CORE * MAX_DIE * MAX_CPU_SOCKET)\r
-\r
-#define MEM64_LEN 0x00100000000\r
-#define RES_MEM64_36_BASE 0x01000000000 - MEM64_LEN // 2^36\r
-#define RES_MEM64_36_LIMIT 0x01000000000 - 1 // 2^36\r
-#define RES_MEM64_39_BASE 0x08000000000 - MEM64_LEN // 2^39\r
-#define RES_MEM64_39_LIMIT 0x08000000000 - 1 // 2^39\r
-#define RES_MEM64_40_BASE 0x10000000000 - MEM64_LEN // 2^40\r
-#define RES_MEM64_40_LIMIT 0x10000000000 - 1 // 2^40\r
-\r
-#define PLATFORM_MAX_BUS_NUM 0x3f\r
-#define V_DEFAULT_SUBSYSTEM_DEVICE_ID 0x574d\r
-#define V_DEFAULT_SUBSYSTEM_DEVICE_ID_KT 0x544b\r
-#define V_DEFAULT_SUBSYSTEM_VENDOR_ID 0x8086\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- PlatformBootMode.h\r
-\r
-Abstract:\r
-\r
- EFI Platform Boot Mode\r
-\r
-Revision History\r
-\r
---*/\r
-\r
-#ifndef _EFI_PLATFORM_BOOT_MODE_H_\r
-#define _EFI_PLATFORM_BOOT_MODE_H_\r
-\r
-//\r
-// Global ID for the Platform Boot Mode Protocol.\r
-//\r
-#define MANUFACTURE_SETUP_NAME L"MfgDefault"\r
-#define SAFE_SETUP_NAME L"SetupDefault"\r
-#define OEM_DEFAULTS_SETUP_NAME L"OemDefault"\r
-#define CUSTOM_DEFAULTS_SETUP_NAME L"CustomDefault"\r
-\r
-#endif\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- PlatformDefinitions.h\r
-\r
-Abstract:\r
-\r
- This header file provides platform specific definitions used by other modules\r
- for platform specific initialization.\r
-\r
- THIS FILE SHOULD ONLY CONTAIN #defines BECAUSE IT IS CONSUMED BY NON-C MODULES\r
- (ASL and VFR)\r
-\r
- This file should not contain addition or other operations that an ASL compiler or\r
- VFR compiler does not understand.\r
-\r
---*/\r
-\r
-#ifndef _PLATFORM_DEFINITIONS_H_\r
-#define _PLATFORM_DEFINITIONS_H_\r
-\r
-\r
-//\r
-// Platform Base Address definitions\r
-//\r
-#define PCIEX_BASE_ADDRESS EDKII_GLUE_PciExpressBaseAddress // Pci Express Configuration Space Base Address\r
-\r
-#define PCIEX_LENGTH PLATFORM_PCIEXPRESS_LENGTH\r
-\r
-#define THERMAL_BASE_ADDRESS 0xFED08000\r
-\r
-#ifndef MCH_BASE_ADDRESS\r
-#define MCH_BASE_ADDRESS 0xFED10000 // MCH Register Base Address\r
-#endif\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- BaseMemoryTest.h\r
-\r
-Abstract:\r
-\r
- Pei memory test PPI as defined in Tiano\r
-\r
- Used to Pei memory test in PEI\r
-\r
---*/\r
-\r
-#ifndef _BASE_MEMORY_TEST_H_\r
-#define _BASE_MEMORY_TEST_H_\r
-\r
-typedef struct _PEI_MFG_MEMORY_TEST_PPI PEI_MFG_MEMORY_TEST_PPI;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_MFG_MEMORY_TEST) (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_MFG_MEMORY_TEST_PPI * This,\r
- IN UINT32 BeginAddress,\r
- IN UINT32 MemoryLength\r
- );\r
-\r
-typedef struct _PEI_MFG_MEMORY_TEST_PPI {\r
- PEI_MFG_MEMORY_TEST MfgMemoryTest;\r
-}PEI_MFG_MEMORY_TEST_PPI;\r
-\r
-\r
-extern EFI_GUID gPeiMfgMemoryTestPpiGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- Speaker.h\r
-\r
-Abstract:\r
-\r
- EFI Speaker Interface Protocol\r
-\r
-\r
-\r
---*/\r
-\r
-#ifndef _PEI_SHA256_HASH_H\r
-#define _PEI_SHA256_HASH_H\r
-\r
-//\r
-// Global ID Speaker Interface\r
-//\r
-#define PEI_SHA256_HASH_PPI_GUID \\r
- { \\r
- 0x950e191b, 0x8524, 0x4f51, 0x80, 0xa1, 0x5c, 0x4f, 0x1b, 0x3, 0xf3, 0x5c \\r
- }\r
-\r
-typedef struct _PEI_SHA256_HASH_PPI PEI_SHA256_HASH_PPI;\r
-\r
-/**\r
- @return The size, in bytes, of the context buffer required for hash operations.\r
-\r
-**/\r
-typedef\r
-UINTN\r
-(EFIAPI *HASH_GET_CONTEXT_SIZE)(\r
- VOID\r
- );\r
-\r
-/**\r
- Initializes user-supplied memory pointed by HashContext as hash context for\r
- subsequent use.\r
-\r
- If HashContext is NULL, then ASSERT().\r
-\r
- @param[in, out] HashContext Pointer to Context being initialized.\r
-\r
- @retval TRUE HASH context initialization succeeded.\r
- @retval FALSE HASH context initialization failed.\r
-\r
-**/\r
-typedef\r
-BOOLEAN\r
-(EFIAPI *HASH_INIT)(\r
- IN OUT VOID *HashContext\r
- );\r
-\r
-/**\r
- Performs digest on a data buffer of the specified length. This function can\r
- be called multiple times to compute the digest of long or discontinuous data streams.\r
-\r
- If HashContext is NULL, then ASSERT().\r
-\r
- @param[in, out] HashContext Pointer to the MD5 context.\r
- @param[in] Data Pointer to the buffer containing the data to be hashed.\r
- @param[in] DataLength Length of Data buffer in bytes.\r
-\r
- @retval TRUE HASH data digest succeeded.\r
- @retval FALSE Invalid HASH context. After HashFinal function has been called, the\r
- HASH context cannot be reused.\r
-\r
-**/\r
-typedef\r
-BOOLEAN\r
-(EFIAPI *HASH_UPDATE)(\r
- IN OUT VOID *HashContext,\r
- IN CONST VOID *Data,\r
- IN UINTN DataLength\r
- );\r
-\r
-/**\r
- Completes hash computation and retrieves the digest value into the specified\r
- memory. After this function has been called, the context cannot be used again.\r
-\r
- If HashContext is NULL, then ASSERT().\r
- If HashValue is NULL, then ASSERT().\r
-\r
- @param[in, out] HashContext Pointer to the MD5 context\r
- @param[out] HashValue Pointer to a buffer that receives the HASH digest\r
- value.\r
-\r
- @retval TRUE HASH digest computation succeeded.\r
- @retval FALSE HASH digest computation failed.\r
-\r
-**/\r
-typedef\r
-BOOLEAN\r
-(EFIAPI *HASH_FINAL)(\r
- IN OUT VOID *HashContext,\r
- OUT UINT8 *HashValue\r
- );\r
-\r
-//\r
-// Ppi definition\r
-//\r
-typedef struct _PEI_SHA256_HASH_PPI {\r
- //\r
- // Pointer to Hash GetContentSize function\r
- //\r
- HASH_GET_CONTEXT_SIZE GetContextSize;\r
- //\r
- // Pointer to Hash Init function\r
- //\r
- HASH_INIT HashInit;\r
- //\r
- // Pointer to Hash Update function\r
- //\r
- HASH_UPDATE HashUpdate;\r
- //\r
- // Pointer to Hash Final function\r
- //\r
- HASH_FINAL HashFinal;\r
-\r
-} PEI_SHA256_HASH_PPI;\r
-\r
-extern EFI_GUID gPeiSha256HashPpiGuid;\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- Speaker.h\r
-\r
-Abstract:\r
-\r
- EFI Speaker Interface Protocol\r
-\r
-\r
-\r
---*/\r
-\r
-#ifndef _PEI_SPEAKER_IF_H\r
-#define _PEI_SPEAKER_IF_H\r
-\r
-//\r
-// Global ID Speaker Interface\r
-//\r
-#define PEI_SPEAKER_INTERFACE_PPI_GUID \\r
- { \\r
- 0x30ac275e, 0xbb30, 0x4b84, 0xa1, 0xcd, 0x0a, 0xf1, 0x32, 0x2c, 0x89, 0xc0 \\r
- }\r
-\r
-typedef struct _PEI_SPEAKER_IF_PPI PEI_SPEAKER_IF_PPI;\r
-\r
-//\r
-// Beep Code\r
-//\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPEAKER_GENERATE_BEEP) (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINTN NumberOfBeep,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimeInterval\r
- );\r
-\r
-//\r
-// Set Frequency\r
-//\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPEAKER_SET_FREQUENCY) (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINT16 Frequency\r
- );\r
-\r
-//\r
-// Protocol definition\r
-//\r
-typedef struct _PEI_SPEAKER_IF_PPI {\r
- EFI_SPEAKER_SET_FREQUENCY SetSpeakerToneFrequency;\r
- EFI_SPEAKER_GENERATE_BEEP GenerateBeep;\r
-} PEI_SPEAKER_IF_PPI;\r
-\r
-extern EFI_GUID gPeiSpeakerInterfacePpiGuid;\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
- Define APIs to retrieve USB Host Controller Info such as controller type and\r
- I/O Port Base Address.\r
-\r
-\r
-**/\r
-\r
-#ifndef _PEI_USB_CONTROLLER_PPI_H_\r
-#define _PEI_USB_CONTROLLER_PPI_H_\r
-\r
-//\r
-// Global ID for the PEI_USB_CONTROLLER_PPI.\r
-//\r
-#define PEI_USB_CONTROLLER_PPI_GUID \\r
- { \\r
- 0x3bc1f6de, 0x693e, 0x4547,{ 0xa3, 0x0, 0x21, 0x82, 0x3c, 0xa4, 0x20, 0xb2} \\r
- }\r
-\r
-//\r
-// Forward declaration for the PEI_USB_CONTROLLER_PPI.\r
-//\r
-typedef struct _PEI_USB_CONTROLLER_PPI PEI_USB_CONTROLLER_PPI;\r
-\r
-//\r
-// This bit is used in the ControllerType return parameter of GetUsbController()\r
-// to identify the USB Host Controller type as UHCI\r
-//\r
-#define PEI_UHCI_CONTROLLER 0x01\r
-\r
-//\r
-// This bit is used in the ControllerType return parameter of GetUsbController()\r
-// to identify the USB Host Controller type as OHCI\r
-//\r
-#define PEI_OHCI_CONTROLLER 0x02\r
-\r
-//\r
-// This bit is used in the ControllerType return parameter of GetUsbController()\r
-// to identify the USB Host Controller type as EHCI\r
-//\r
-#define PEI_EHCI_CONTROLLER 0x03\r
-\r
-/**\r
- Retrieve USB Host Controller Info such as controller type and I/O Base Address.\r
-\r
- @param[in] PeiServices The pointer to the PEI Services Table.\r
- @param[in] This The pointer to this instance of the PEI_USB_CONTROLLER_PPI.\r
- @param[in] ControllerId The ID of the USB controller.\r
- @param[out] ControllerType On output, returns the type of the USB controller.\r
- @param[out] BaseAddress On output, returns the base address of UHCI's I/O ports\r
- if UHCI is enabled or the base address of EHCI's MMIO\r
- if EHCI is enabled.\r
-\r
- @retval EFI_SUCCESS USB controller attributes were returned successfully.\r
- @retval EFI_INVALID_PARAMETER ControllerId is greater than the maximum number\r
- of USB controller supported by this platform.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_GET_USB_CONTROLLER)(\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_USB_CONTROLLER_PPI *This,\r
- IN UINT8 UsbControllerId,\r
- OUT UINTN *ControllerType,\r
- OUT UINTN *BaseAddress\r
- );\r
-\r
-//\r
-// This PPI contains a single service to retrieve the USB Host Controller type\r
-// and the base address of the I/O ports used to access the USB Host Controller.\r
-//\r
-struct _PEI_USB_CONTROLLER_PPI {\r
- PEI_GET_USB_CONTROLLER GetUsbController;\r
-};\r
-\r
-extern EFI_GUID gPeiUsbControllerPpiGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- CK505ClockPlatformInfo.h\r
-\r
-Abstract:\r
-\r
- Protocol to communicate product clock routing information.\r
-\r
-GUID Info:\r
- {3C485EA4-449A-46ce-BB08-2A336EA96B4E}\r
- 0x3c485ea4, 0x449a, 0x46ce, 0xbb, 0x8, 0x2a, 0x33, 0x6e, 0xa9, 0x6b, 0x4e);\r
-\r
-**/\r
-\r
-#ifndef _CLOCK_PLATFORM_INFO_H_\r
-#define _CLOCK_PLATFORM_INFO_H_\r
-\r
-\r
-#define EFI_CK505_CLOCK_PLATFORM_INFO_GUID \\r
- {0x3c485ea4, 0x449a, 0x46ce, 0xbb, 0x8, 0x2a, 0x33, 0x6e, 0xa9, 0x6b, 0x4e}\r
-\r
-//\r
-// Structure to hold register modifications\r
-//\r
-typedef enum {\r
- None = 0x00000000,\r
- nICS9LP505_1 = 0x00000001,\r
- nICS9LP505_2 = 0x00000002,\r
- nIDTCV163 = 0x00000004,\r
- nIDTCV174 = 0x00000008,\r
- nSLG505YC56 = 0x00000010,\r
- nSLG505YC64 = 0x00000020,\r
- nCY28505 = 0x00000040,\r
- nCY28505_2 = 0x00000080,\r
- nCY28505LF = 0x00000100,\r
- nPI6C505_OLD = 0x00000200,\r
- nPI6C505_RevD = 0x00000400,\r
- nGENERIC_505 = 0x00000800,\r
- nSLG505YC264 = 0x00001000,\r
- nIDTCV183 = 0x00002000,\r
- nSLG505YC256 = 0x00004000,\r
- nIDTCV184 = 0x00008000,\r
- nIDTCV190 = 0x00010000,\r
- All = 0xFFFFFFFF\r
-} EFI_CLOCKS_SUPPORTED;\r
-\r
-typedef enum {\r
- Disabled,\r
- Enabled,\r
- EnabledWithoutSwitch,\r
- EnabledWithSwitch\r
-} EFI_SIGNAL_STATE;\r
-\r
-typedef enum {\r
- SrcClk11,\r
- SrcClk10,\r
- SrcClk9,\r
- SrcClk8,\r
- SrcClk7,\r
- SrcClk6,\r
- SrcClk5,\r
- SrcClk4,\r
- SrcClk3,\r
- SrcClk2,\r
- SrcClk1,\r
- SrcClk0,\r
- CpuClk1,\r
- CpuClk0,\r
- Ref0,\r
- Dot96,\r
- Usb48,\r
- PciClkF5,\r
- PciClk4,\r
- PciClk3,\r
- PciClk2,\r
- PciClk1,\r
- PciClk0,\r
- SaveClockConfiguration,\r
- MePresent,\r
- Cr_A,\r
- Cr_B,\r
- Cr_C,\r
- Cr_D,\r
- Cr_E,\r
- Cr_F,\r
- Cr_G,\r
- Cr_H,\r
- Clk_None // Dummy entry for dynamic detection\r
-} EFI_CLOCK_SIGNAL_NAME;\r
-\r
-typedef struct {\r
- EFI_CLOCK_SIGNAL_NAME Signal;\r
- EFI_SIGNAL_STATE State;\r
- EFI_CLOCKS_SUPPORTED Supported;\r
-} EFI_STATIC_SIGNALS;\r
-\r
-typedef struct {\r
- BOOLEAN BehindBridge;\r
- UINT16 BridgeBus;\r
- UINT16 BridgeDev;\r
- UINT16 BridgeFunction;\r
- UINT16 TargetDevice;\r
- EFI_CLOCK_SIGNAL_NAME Signal;\r
-} EFI_DYNAMIC_SIGNALS;\r
-\r
-\r
-typedef struct {\r
- EFI_STATIC_SIGNALS *StaticClockTable;\r
- UINTN StaticClockTableCount;\r
- EFI_STATIC_SIGNALS *SxClockTable;\r
- UINTN SxClockTableCount;\r
- EFI_STATIC_SIGNALS *DynamicDisabledClocksTable;\r
- UINTN DynamicDisabledClocksTableCount;\r
-} EFI_CLOCK_PLATFORM_INFO;\r
-\r
-extern EFI_GUID gEfiCk505ClockPlatformInfoGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- EnhancedSpeedstep.h\r
-\r
-Abstract:\r
-\r
- Enhanced Speedstep protocol\r
-\r
- The Enhanced Speedstep Protocol support.\r
-\r
-**/\r
-\r
-#ifndef _ENHANCED_SPEEDSTEP_H_\r
-#define _ENHANCED_SPEEDSTEP_H_\r
-\r
-#define ENHANCED_SPEEDSTEP_PROTOCOL_GUID \\r
- { \\r
- 0x91a1ddcf, 0x5374, 0x4939, 0x89, 0x51, 0xd7, 0x29, 0x3f, 0x1a, 0x78, 0x6f \\r
- }\r
-\r
-typedef struct _ENHANCED_SPEEDSTEP_PROTOCOL ENHANCED_SPEEDSTEP_PROTOCOL;\r
-\r
-typedef struct {\r
- UINT8 Version; // EIST State format\r
- UINT8 Size; // Size of element\r
- UINT32 RatioStep; // Step\r
- UINT32 MinRatio; // Calculated min ratio\r
- UINT32 MaxRatio; // Calculated max ratio\r
- UINT32 MinCoreFreq; // Calculated min freq\r
- UINT32 MaxCoreFreq; // Calculated max freq\r
- UINT32 MinPower; // Calculated min power\r
- UINT32 MaxPower; // Calculated max power\r
- UINT32 NumStates; // Number of states\r
-} EIST_INFORMATION;\r
-\r
-typedef struct {\r
- UINT32 CoreFrequency;\r
- UINT32 Power;\r
- UINT32 TransitionLatency;\r
- UINT32 BusMasterLatency;\r
- UINT32 Control;\r
- UINT32 Status;\r
-} EFI_ACPI_CPU_PSS_STATE;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *GET_EIST_TABLE) (\r
- IN ENHANCED_SPEEDSTEP_PROTOCOL *This,\r
- OUT EIST_INFORMATION **EistInformation,\r
- OUT VOID **PssStates\r
- );\r
-\r
-struct _ENHANCED_SPEEDSTEP_PROTOCOL {\r
- UINT32 ProcApicId;\r
- GET_EIST_TABLE GetEistTable;\r
-};\r
-\r
-//\r
-// There will be an instance of this protocol for every processor\r
-// in the system. ProcNumber is used to manage all the different\r
-// processors in the system and passed into the MP protocol\r
-// to run code streams on application processors\r
-//\r
-extern EFI_GUID gEnhancedSpeedstepProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
-\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-\r
-\r
-Module Name:\r
-\r
- GlobalNvsArea.h\r
-\r
-Abstract:\r
-\r
- Definition of the global NVS area protocol. This protocol\r
- publishes the address and format of a global ACPI NVS buffer used as a communications\r
- buffer between SMM code and ASL code.\r
- The format is derived from the ACPI reference code, version 0.95.\r
-\r
- Note: Data structures defined in this protocol are not naturally aligned.\r
-\r
-**/\r
-\r
-\r
-#ifndef _GLOBAL_NVS_AREA_H_\r
-#define _GLOBAL_NVS_AREA_H_\r
-\r
-//\r
-// Includes\r
-//\r
-#define GLOBAL_NVS_DEVICE_ENABLE 1\r
-#define GLOBAL_NVS_DEVICE_DISABLE 0\r
-\r
-//\r
-// Forward reference for pure ANSI compatibility\r
-//\r
-\r
-//EFI_FORWARD_DECLARATION (EFI_GLOBAL_NVS_AREA_PROTOCOL);\r
-\r
-//\r
-// Global NVS Area Protocol GUID\r
-//\r
-#define EFI_GLOBAL_NVS_AREA_PROTOCOL_GUID \\r
-{ 0x74e1e48, 0x8132, 0x47a1, 0x8c, 0x2c, 0x3f, 0x14, 0xad, 0x9a, 0x66, 0xdc }\r
-\r
-//\r
-// Revision id - Added TPM related fields\r
-//\r
-#define GLOBAL_NVS_AREA_RIVISION_1 1\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gEfiGlobalNvsAreaProtocolGuid;\r
-\r
-//\r
-// Global NVS Area definition\r
-//\r
-#pragma pack (1)\r
-typedef struct {\r
- //\r
- // Miscellaneous Dynamic Values, the definitions below need to be matched\r
- // GNVS definitions in Platform.ASL\r
- //\r
- UINT16 OperatingSystem; // 00\r
- UINT8 SmiFunction; // 02 SMI function call via IO Trap\r
- UINT8 SmiParameter0; // 03\r
- UINT8 SmiParameter1; // 04\r
- UINT8 SciFunction; // 05 SCI function call via _L00\r
- UINT8 SciParameter0; // 06\r
- UINT8 SciParameter1; // 07\r
- UINT8 GlobalLock; // 08 Global lock function call\r
- UINT8 LockParameter0; // 09\r
- UINT8 LockParameter1; // 10\r
- UINT32 Port80DebugValue; // 11\r
- UINT8 LidState; // 15 Open = 1\r
- UINT8 PowerState; // 16 AC = 1\r
- UINT8 DebugState; // 17\r
-\r
-\r
- //\r
- // Thermal Policy Values\r
- //\r
- UINT8 EnableThermalOffset; // 18 ThermalOffset for KSC\r
- UINT8 Reserved1; // 19\r
- UINT8 Reserved2; // 20\r
- UINT8 PassiveThermalTripPoint; // 21\r
- UINT8 PassiveTc1Value; // 22\r
- UINT8 PassiveTc2Value; // 23\r
- UINT8 PassiveTspValue; // 24\r
- UINT8 CriticalThermalTripPoint; // 25\r
- UINT8 EnableDigitalThermalSensor; // 26\r
- UINT8 BspDigitalThermalSensorTemperature; // 27 Temperature of BSP\r
- UINT8 ApDigitalThermalSensorTemperature; // 28 Temperature of AP\r
- UINT8 DigitalThermalSensorSmiFunction; // 29 SMI function call via DTS IO Trap\r
-\r
- //\r
- // Battery Support Values\r
- //\r
- UINT8 NumberOfBatteries; // 30\r
- UINT8 BatteryCapacity0; // 31 Battery 0 Stored Capacity\r
- UINT8 BatteryCapacity1; // 32 Battery 1 Stored Capacity\r
- UINT8 BatteryCapacity2; // 33 Battery 2 Stored Capacity\r
- UINT8 BatteryStatus0; // 34 Battery 0 Stored Status\r
- UINT8 BatteryStatus1; // 35 Battery 1 Stored Status\r
- UINT8 BatteryStatus2; // 36 Battery 2 Stored Status\r
-\r
- // NOTE: Do NOT Change the Offset of Revision Field\r
- UINT8 Revision; // 37 Revision of the structure EFI_GLOBAL_NVS_AREA\r
- UINT8 Reserved3[2]; // 38:39\r
-\r
- //\r
- // Processor Configuration Values\r
- //\r
- UINT8 ApicEnable; // 40 APIC Enabled by SBIOS (APIC Enabled = 1)\r
- UINT8 LogicalProcessorCount; // 41 Processor Count Enabled (MP Enabled != 0)\r
- UINT8 CurentPdcState0; // 42 PDC settings, Processor 0\r
- UINT8 CurentPdcState1; // 43 PDC settings, Processor 1\r
- UINT8 MaximumPpcState; // 44 Maximum PPC state\r
- UINT32 PpmFlags; // 45:48 PPM configuration flags, same as CFGD\r
- UINT8 Reserved4[1]; // 49\r
-\r
- //\r
- // SIO Configuration Values\r
- //\r
- UINT8 DockedSioPresent; // 50 Dock SIO Present\r
- UINT8 DockComA; // 51 COM A Port\r
- UINT8 DockComB; // 52 COM B Port\r
- UINT8 LptP; // 53 LPT Port\r
- UINT8 DockFdc; // 54 FDC Port\r
- UINT8 OnboardCom; // 55 Onboard COM Port\r
- UINT8 OnboardComCir; // 56 Onboard COM CIR Port\r
-\r
- UINT8 WPCN381U; // 57\r
- UINT8 NPCE791x; // 58\r
- UINT8 Reserved5[1]; // 59\r
-\r
- //\r
- // Internal Graphics Device Values\r
- //\r
- UINT8 IgdState; // 60 IGD State (Primary Display = 1)\r
- UINT8 DisplayToggleList; // 61 Display Toggle List Selection\r
- UINT8 CurrentDeviceList; // 62 Current Attached Device List\r
- UINT8 PreviousDeviceList; // 63 Previous Attached Device List\r
- UINT16 CurrentDisplayState; // 64 Current Display State\r
- UINT16 NextDisplayState; // 66 Next Display State\r
- UINT16 SetDisplayState; // 68 Set Display State\r
- UINT8 NumberOfValidDeviceId; // 70 Number of Valid Device IDs\r
- UINT32 DeviceId1; // 71 Device ID 1\r
- UINT32 DeviceId2; // 75 Device ID 2\r
- UINT32 DeviceId3; // 79 Device ID 3\r
- UINT32 DeviceId4; // 83 Device ID 4\r
- UINT32 DeviceId5; // 87 Device ID 5\r
-\r
- UINT32 AKsv0; // 91:94 First four bytes of AKSV (manufacturing mode)\r
- UINT8 AKsv1; // 95 Fifth byte of AKSV (manufacturing mode\r
-\r
- UINT8 Reserved6[7]; // 96:102\r
-\r
- //\r
- // Backlight Control Values\r
- //\r
- UINT8 BacklightControlSupport; // 103 Backlight Control Support\r
- UINT8 BrightnessPercentage; // 104 Brightness Level Percentage\r
-\r
- //\r
- // Ambient Light Sensor Values\r
- //\r
- UINT8 AlsEnable; // 105 Ambient Light Sensor Enable\r
- UINT8 AlsAdjustmentFactor; // 106 Ambient Light Adjusment Factor\r
- UINT8 LuxLowValue; // 107 LUX Low Value\r
- UINT8 LuxHighValue; // 108 LUX High Value\r
-\r
- UINT8 Reserved7[1]; // 109\r
-\r
- //\r
- // Extended Mobile Access Values\r
- //\r
- UINT8 EmaEnable; // 110 EMA Enable\r
- UINT16 EmaPointer; // 111 EMA Pointer\r
- UINT16 EmaLength; // 113 EMA Length\r
-\r
- UINT8 Reserved8[1]; // 115\r
-\r
- //\r
- // Mobile East Fork Values\r
- //\r
- UINT8 MefEnable; // 116 Mobile East Fork Enable\r
-\r
- //\r
- // PCIe Dock Status\r
- //\r
- UINT8 PcieDockStatus; // 117 PCIe Dock Status\r
-\r
- UINT8 Reserved9[2]; // 118:119\r
-\r
- //\r
- // TPM Registers\r
- //\r
- UINT8 TpmPresent; // 120 TPM Present\r
- UINT8 TpmEnable; // 121 TPM Enable\r
-\r
- UINT8 MorData; // 122 Memory Overwrite Request Data\r
- UINT8 TcgParamter; // 123 Used for save the Mor and/or physical presence parameter\r
- UINT32 PPResponse; // 124 Physical Presence request operation response\r
- UINT8 PPRequest; // 128 Physical Presence request operation\r
- UINT8 LastPPRequest; // 129 Last Physical Presence request operation\r
-\r
- //\r
- // SATA Values\r
- //\r
- UINT8 GtfTaskFileBufferPort0[7]; // 130 GTF Task File Buffer for Port 0\r
- UINT8 GtfTaskFileBufferPort2[7]; // 137 GTF Task File Buffer for Port 2\r
- UINT8 IdeMode; // 144 IDE Mode (Compatible\Enhanced)\r
- UINT8 GtfTaskFileBufferPort1[7]; // 145:151 GTF Task File Buffer for Port 1\r
-\r
- UINT8 Reserved111[10]; // 152:161\r
- UINT64 BootTimeLogAddress; // 162:169 Boot Time Log Table Address\r
-\r
- UINT32 IgdOpRegionAddress; // 170 IGD OpRegion Starting Address\r
- UINT8 IgdBootType; // 174 IGD Boot Type CMOS option\r
- UINT8 IgdPanelType; // 175 IGD Panel Type CMOs option\r
- UINT8 IgdTvFormat; // 176 IGD TV Format CMOS option\r
- UINT8 IgdTvMinor; // 177 IGD TV Minor Format CMOS option\r
- UINT8 IgdPanelScaling; // 178 IGD Panel Scaling\r
- UINT8 IgdBlcConfig; // 179 IGD BLC Configuration\r
- UINT8 IgdBiaConfig; // 180 IGD BIA Configuration\r
- UINT8 IgdSscConfig; // 181 IGD SSC Configuration\r
- UINT8 Igd409; // 182 IGD 0409 Modified Settings Flag\r
- UINT8 Igd509; // 183 IGD 0509 Modified Settings Flag\r
- UINT8 Igd609; // 184 IGD 0609 Modified Settings Flag\r
- UINT8 Igd709; // 185 IGD 0709 Modified Settings Flag\r
- UINT8 IgdPowerConservation; // 186 IGD Power Conservation Feature Flag\r
- UINT8 IgdDvmtMemSize; // 187 IGD DVMT Memory Size\r
- UINT8 IgdFunc1Enable; // 188 IGD Function 1 Enable\r
- UINT8 IgdHpllVco; // 189 HPLL VCO\r
- UINT32 NextStateDid1; // 190 Next state DID1 for _DGS\r
- UINT32 NextStateDid2; // 194 Next state DID2 for _DGS\r
- UINT32 NextStateDid3; // 198 Next state DID3 for _DGS\r
- UINT32 NextStateDid4; // 202 Next state DID4 for _DGS\r
- UINT32 NextStateDid5; // 206 Next state DID5 for _DGS\r
- UINT32 NextStateDid6; // 210 Next state DID6 for _DGS\r
- UINT32 NextStateDid7; // 214 Next state DID7 for _DGS\r
- UINT32 NextStateDid8; // 218 Next state DID8 for _DGS\r
- UINT8 IgdSciSmiMode; // 222 GMCH SMI/SCI mode (0=SCI)\r
- UINT8 IgdPAVP; // 223 IGD PAVP data\r
- UINT8 IgdSelfRefresh; // 224 IGD Self Refresh\r
- UINT8 PcieOSCControl; // 225 PCIE OSC Control\r
- UINT8 NativePCIESupport; // 226 Native PCI Express Support\r
-\r
- //\r
- // USB Sideband Deferring Support\r
- //\r
- UINT8 HostAlertVector; // 227 GPE vector used for HOST_ALERT\r
- UINT8 HostAlertPio; // 228 PIO of USB device used for HOST_ALERT\r
-\r
- UINT8 Reserved112[27]; // 229\r
- UINT32 NvIgOpRegionAddress; // 256 NVIG support\r
- UINT32 NvHmOpRegionAddress; // 260 NVHM support\r
- UINT32 ApXmOpRegionAddress; // 264 AMDA support\r
- UINT32 DeviceId6; // 268 Device ID 6\r
- UINT32 DeviceId7; // 272 Device ID 7\r
- UINT32 DeviceId8; // 276 Device ID 8\r
- UINT32 EndpointBaseAddress; // 280 PEG Endpoint PCIe Base Address\r
- UINT32 CapStrPresence; // 284 PEG Endpoint Capability Structure Presence\r
- UINT32 EndpointPcieCapBaseAddress; // 288 PEG Endpoint PCIe Capability Structure Base Address\r
- UINT32 EndpointVcCapBaseAddress; // 292 PEG Endpoint Virtual Channel Capability Structure Base Address\r
- UINT32 XPcieCfgBaseAddress; // 296 Any Device's PCIe Config Space Base Address\r
- UINT32 OccupiedBuses1; // 300 Occupied Buses from 0 to 31\r
- UINT32 OccupiedBuses2; // 304 Occupied Buses from 32 to 63\r
- UINT32 OccupiedBuses3; // 308 Occupied Buses from 64 to 95\r
- UINT32 OccupiedBuses4; // 312 Occupied Buses from 96 to 127\r
- UINT32 OccupiedBuses5; // 316 Occupied Buses from 128 to 159\r
- UINT32 OccupiedBuses6; // 320 Occupied Buses from 160 to 191\r
- UINT32 OccupiedBuses7; // 324 Occupied Buses from 192 to 223\r
- UINT32 OccupiedBuses8; // 328 Occupied Buses from 224 to 255\r
- UINT8 UartSelection; // 332 UART Interface Selection 0: Internal; 1: SIO\r
- UINT8 PcuUart1Enable; // 333 PCU UART 1 Enabled\r
- UINT8 PcuUart2Enable; // 334 PCU UART 2 Enabled\r
-\r
- UINT32 LPEBar0; // 335~338 LPE Bar0\r
- UINT32 LPEBar1; // 339~342 LPE Bar1\r
-\r
- UINT32 LPEBar2; // 343~346 LPE Bar2\r
- UINT8 AcSetup; // 347 For Ac Powered Config option - IST applet\r
- UINT8 BatterySetup; // 348 For Battery Powered Config option - IST applet\r
- UINT8 PlatformFlavor; // 349 0:unknown 1: Mobile; 2: desktop\r
- UINT8 Reserved113[1]; // 350\r
-\r
- UINT8 IsctReserve; // 351 ISCT / AOAC Configuration\r
- UINT8 XhciMode; // 352 xHCI mode\r
- UINT8 PmicEnable; // 353 PMIC enable\r
-\r
- UINT8 LpeEnable; // 354 LPE enable\r
- UINT32 ISPAddr; // 355 ISP Base address\r
- UINT8 ISPDevSel; // 359 ISP device enabled selection 0: Disabled; 1: PCI Device 2; 2: PCI Device 3\r
-\r
- //\r
- // Lpss controllers\r
- //\r
- UINT32 PCIBottomAddress; //360 ((4+8+6)*4+2)*4=296\r
- UINT32 PCITopAddress; //364\r
-\r
- UINT32 LDMA1Addr; // 368\r
- UINT32 LDMA1Len; // 372\r
- UINT32 LDMA11Addr; // 376\r
- UINT32 LDMA11Len; // 380\r
- UINT32 PWM1Addr; // 384 PWM1\r
- UINT32 PWM1Len; // 388\r
- UINT32 PWM11Addr; // 392\r
- UINT32 PWM11Len; // 396\r
- UINT32 PWM2Addr; // 400 PWM2\r
- UINT32 PWM2Len; // 404\r
- UINT32 PWM21Addr; // 408\r
- UINT32 PWM21Len; // 412\r
- UINT32 UART1Addr; // 416 UART1\r
- UINT32 UART1Len; // 420\r
- UINT32 UART11Addr; // 424 UART1\r
- UINT32 UART11Len; // 428\r
- UINT32 UART2Addr; // 432 UART2\r
- UINT32 UART2Len; // 436\r
- UINT32 UART21Addr; // 440 UART2\r
- UINT32 UART21Len; // 444\r
- UINT32 SPIAddr; // 448 SPI\r
- UINT32 SPILen; // 452\r
- UINT32 SPI1Addr; // 456\r
- UINT32 SPI1Len; // 460\r
-\r
- UINT32 LDMA2Addr; // 464\r
- UINT32 LDMA2Len; // 468\r
- UINT32 LDMA21Addr; // 472\r
- UINT32 LDMA21Len; // 476\r
- UINT32 I2C1Addr; // 480 I2C1\r
- UINT32 I2C1Len; // 484\r
- UINT32 I2C11Addr; // 488 I2C1\r
- UINT32 I2C11Len; // 492\r
- UINT32 I2C2Addr; // 496 I2C2\r
- UINT32 I2C2Len; // 500\r
- UINT32 I2C21Addr; // 504 I2C2\r
- UINT32 I2C21Len; // 508\r
- UINT32 I2C3Addr; // 512 I2C3\r
- UINT32 I2C3Len; // 516\r
- UINT32 I2C31Addr; // 520 I2C3\r
- UINT32 I2C31Len; // 524\r
- UINT32 I2C4Addr; // 528 I2C4\r
- UINT32 I2C4Len; // 532\r
- UINT32 I2C41Addr; // 536 I2C4\r
- UINT32 I2C41Len; // 540\r
- UINT32 I2C5Addr; // 544 I2C5\r
- UINT32 I2C5Len; // 548\r
- UINT32 I2C51Addr; // 552 I2C5\r
- UINT32 I2C51Len; // 556\r
- UINT32 I2C6Addr; // 560 I2C6\r
- UINT32 I2C6Len; // 564\r
- UINT32 I2C61Addr; // 566 I2C6\r
- UINT32 I2C61Len; // 570\r
- UINT32 I2C7Addr; // 574 I2C7\r
- UINT32 I2C7Len; // 578\r
- UINT32 I2C71Addr; // 582 I2C7\r
- UINT32 I2C71Len; // 586\r
-\r
- //\r
- // Scc controllers\r
- //\r
- UINT32 eMMCAddr; // 590 EMMC\r
- UINT32 eMMCLen; // 594\r
- UINT32 eMMC1Addr; // 598\r
- UINT32 eMMC1Len; // 602\r
- UINT32 SDIOAddr; // 606 SDIO\r
- UINT32 SDIOLen; // 610\r
- UINT32 SDIO1Addr; // 614\r
- UINT32 SDIO1Len; // 618\r
- UINT32 SDCardAddr; // 622 SDCard\r
- UINT32 SDCardLen; // 626\r
- UINT32 SDCard1Addr; // 630\r
- UINT32 SDCard1Len; // 636\r
- UINT32 MipiHsiAddr; // 640 MIPI-HSI\r
- UINT32 MipiHsiLen; // 644\r
- UINT32 MipiHsi1Addr; // 648\r
- UINT32 MipiHsi1Len; // 652\r
-\r
- UINT8 SdCardRemovable; // 656 reserve offset upto 658\r
- UINT8 HideLPSSDevices; // 657 Hide unsupported LPSS devices when in ACPI mode\r
- UINT8 ReservedO; // 658 OS Selection\r
- UINT8 Reserved00; // 659\r
- UINT8 Reserved01; // 660\r
- UINT8 Reserved02; // 661\r
- UINT8 Reserved03; // 662\r
- UINT8 Reserved04; // 663\r
- UINT8 Reserved05; // 664\r
- UINT8 Reserved06; // 665\r
- UINT8 Reserved07; // 666\r
- UINT8 Reserved08; // 667\r
- UINT8 Reserved09; // 668\r
- UINT8 Reserved0A; // 669\r
- UINT32 Reserved0B; // 670\r
- UINT32 Reserved0C; // 674\r
- UINT32 Reserved0D; // 678\r
- UINT32 Reserved0E; // 682\r
- UINT32 Reserved0F; // 686\r
- UINT32 Reserved10; // 690\r
- UINT32 Reserved11; // 694\r
- UINT32 Reserved12; // 698\r
- UINT32 Reserved13; // 702\r
- UINT32 Reserved14; // 706\r
- UINT32 Reserved15; // 710\r
- UINT32 Reserved16; // 714\r
- UINT8 Reserved17;\r
- UINT32 Reserved18;\r
- UINT32 Reserved19;\r
- UINT32 Reserved1A;\r
- UINT32 Reserved1B;\r
- UINT32 Reserved1C;\r
- UINT8 Reserved1D;\r
- UINT32 Reserved1E;\r
- UINT32 Reserved1F;\r
- UINT32 Reserved20;\r
- UINT32 Reserved21;\r
- UINT32 Reserved22;\r
- UINT8 Reserved23;\r
- UINT8 BatteryChargingSolution; // 761 0-non ULPMC 1-ULPMC\r
-\r
- //\r
- //101 bytes\r
- //\r
- UINT8 NFCnSelect; // 762 NFCx Select 1: NFC1 2:NFC2\r
- UINT8 LpssSccMode; // 763 EMMC device 0-ACPI mode, 1-PCI mode\r
-\r
- UINT32 TPMAddress; // 764\r
- UINT32 TPMLength; // 768\r
-\r
- UINT8 I2CTouchAddress; // 772 I2C touch address, 0x4B:RVP 0x4A:FFRD\r
- UINT8 IdleReserve; // 773 0 - disabled 1 - enabled\r
- UINT8 SDIOMode; // 774 3 - Default 2 - DDR50\r
- UINT8 emmcVersion; // 775 0 - 4.41 1 - 4.5\r
- UINT32 BmBound; // 776 BM Bound\r
- UINT8 FsaStatus; // 780 0 - Fsa is off, 1- Fsa is on\r
-\r
- //\r
- // Board Id\r
- // This field is for the ASL code to know whether this board is Baylake or Bayley Bay etc\r
- //\r
- UINT8 BoardID; // 781\r
- UINT8 FabID; // 782\r
- UINT8 OtgMode; // 783 0- OTG disable 1- OTG PCI mode\r
- UINT8 Stepping; // 784 Stepping\r
- UINT8 WittEnable; // 785 WITT eanble 0 - disable 1 - enable\r
-\r
- UINT8 SocStepping; // 786 Soc Stepping infomation\r
- UINT8 AmbientTripPointChange; // 787 DPTF: Controls whether _ATI changes other participant's trip point(enabled/disabled)\r
- UINT8 UtsEnable; // 788 Uart Test eanble 0 - disable 1 - enable\r
- UINT8 DptfReserve; // 789\r
-\r
- UINT8 SarEnable; // 790\r
- UINT8 PssDeveice; // 791 PSS Deveice: 0 - None, 1 - Monzax 2K, 2 - Monzax 8K\r
- UINT8 EDPV; // 792 Check for eDP display device\r
- UINT32 DIDX; // 793 Device ID for eDP device\r
- UINT8 MicrosoftIoT; // (794)JP1 pins are for Microsoft IoT project.\r
- UINT8 RtcBattery; // (795) The Flag of RTC Battery Present.\r
- UINT8 LpeAudioReportedByDSDT; // (796)\r
-} EFI_GLOBAL_NVS_AREA;\r
-#pragma pack ()\r
-\r
-//\r
-// Global NVS Area Protocol\r
-//\r
-typedef struct _EFI_GLOBAL_NVS_AREA_PROTOCOL {\r
- EFI_GLOBAL_NVS_AREA *Area;\r
-} EFI_GLOBAL_NVS_AREA_PROTOCOL;\r
-\r
-#endif\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- HwWatchdogTimer.h\r
-\r
-Abstract:\r
-\r
-\r
---*/\r
-\r
-#ifndef __EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL_H__\r
-#define __EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL_H__\r
-\r
-#define EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL_GUID \\r
- { 0xd5b06d16, 0x2ea1, 0x4def, 0x98, 0xd0, 0xa0, 0x5d, 0x40, 0x72, 0x84, 0x17 }\r
-\r
-#define EFI_WATCHDOG_TIMER_NOT_SUPPORTED_PROTOCOL_GUID \\r
- { 0xe9e156ac, 0x3203, 0x4572, 0xac, 0xdf, 0x84, 0x4f, 0xdc, 0xdb, 0x6, 0xbf }\r
-\r
-\r
-#include <Guid/HwWatchdogTimerHob.h>\r
-\r
-//\r
-// General Purpose Constants\r
-//\r
-#define ICH_INSTAFLUSH_GPIO BIT16 // BIT 16 in GPIO Level 2 is GPIO 48.\r
-#define B_INSTAFLUSH BIT4\r
-\r
-//\r
-// Other Watchdog timer values\r
-//\r
-#define WDT_COUNTDOWN_VALUE 0x14\r
-#define BDS_WDT_COUNTDOWN_VALUE 0x35\r
-\r
-//\r
-// Prototypes for the Watchdog Timer Driver Protocol\r
-//\r
-\r
-/**\r
- This service begins the Watchdog Timer countdown. If the countdown completes prior to\r
- Stop Timer or Restart Timer the system will reset.\r
-\r
- @param[in] None\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_START_TIMER) (\r
- VOID\r
- );\r
-\r
-/**\r
- This service resets the Watchdog Timer countdown and should only be called after the\r
- Start Timer function.\r
-\r
- @param[in] None\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_WATCHDOG_RESET_TIMER) (\r
- VOID\r
- );\r
-\r
-/**\r
- This service restarts the Watchdog Timer countdown and should only be called after the\r
- Start Timer function.\r
-\r
- @param[in] None\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_RESTART_TIMER) (\r
- VOID\r
- );\r
-\r
-/**\r
- This service disables the Watchdog Timer countdown.\r
-\r
- @param[in] None\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_STOP_TIMER) (\r
- VOID\r
- );\r
-\r
-/**\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_CHECK_TIMEOUT) (\r
- OUT HW_WATCHDOG_TIMEOUT *WatchdogTimeout\r
- );\r
-\r
-\r
-\r
-/**\r
- This service forces a reboot of the system due to a reset of the POWERGOOD_PS,\r
- POWERGOOD_CLK, and the BSEL Override\r
-\r
- Arguments:\r
- None\r
-\r
- Returns:\r
- This function should not return!\r
-\r
- EFI_DEVICE_ERROR - The command was unsuccessful and a reboot did not occur\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_FORCE_REBOOT) (\r
- IN BOOLEAN ForceTimeout,\r
- IN UINT8 ResetType\r
- );\r
-\r
-/**\r
- This service notifies the Watchdog Timer of the fact that a known reset is occuring.\r
-\r
- @param[in] AllowReset TRUE if a Reset is currently expected\r
- FALSE if a Reset is not currently expected\r
-\r
- This function should not return!\r
-\r
- EFI_DEVICE_ERROR - The command was unsuccessful and a reboot did not occur\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_WATCHDOG_KNOWN_RESET) (\r
- IN BOOLEAN AllowReset\r
- );\r
-\r
-/**\r
- This service reads the current Watchdog Timer countdown reload value.\r
-\r
- @param[in] CountdownValue pointer to UINT32 to return the value of the reload register.\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_GET_TIMER_COUNT_DOWN_PERIOD)(\r
- OUT UINT32 *CountdownValue\r
- );\r
-\r
-/**\r
- This service reads the current Watchdog Timer countdown reload value.\r
-\r
- @param[in] CountdownValue Value to set the reload register.\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SET_TIMER_COUNT_DOWN_PERIOD)(\r
- OUT UINT32 CountdownValue\r
- );\r
-\r
-/**\r
- This service clears the state that indicates the Watchdog Timer fired.\r
-\r
- @retval EFI_SUCCESS - Operation completed successfully\r
- @retval EFI_DEVICE_ERROR - The command was unsuccessful\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *PEI_WATCHDOG_CLEAR_TIMER_STATE) (\r
- );\r
-\r
-/**\r
- This service disables the Watchdog Timer countdown. It also closes the recurring restart event\r
- if the event exists.\r
-\r
- @param[in] Stall TRUE = Stop the timer countdown\r
- FALSE = Start the timer countdown\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_STALL_WATCHDOG_COUNTDOWN) (\r
- IN BOOLEAN Stall\r
- );\r
-\r
-\r
-typedef struct _EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL {\r
- EFI_WATCHDOG_START_TIMER StartWatchdogTimer;\r
- PEI_WATCHDOG_RESET_TIMER ResetWatchdogTimeout;\r
- EFI_WATCHDOG_RESTART_TIMER RestartWatchdogTimer;\r
- EFI_WATCHDOG_STOP_TIMER StopWatchdogTimer;\r
- EFI_WATCHDOG_CHECK_TIMEOUT CheckWatchdogTimeout;\r
- EFI_WATCHDOG_FORCE_REBOOT ForceReboot;\r
- EFI_WATCHDOG_KNOWN_RESET AllowKnownReset;\r
- EFI_GET_TIMER_COUNT_DOWN_PERIOD GetCountdownPeriod;\r
- EFI_SET_TIMER_COUNT_DOWN_PERIOD SetCountdownPeriod;\r
- PEI_WATCHDOG_CLEAR_TIMER_STATE ClearTimerState;\r
- EFI_STALL_WATCHDOG_COUNTDOWN StallWatchdogCountdown;\r
-} EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiWatchdogTimerDriverProtocolGuid;\r
-extern EFI_GUID gEfiWatchdogTimerNotSupportedProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-**/\r
-\r
-#ifndef __I2C_ACPI_H__\r
-#define __I2C_ACPI_H__\r
-\r
-#include <Protocol/DevicePath.h>\r
-\r
-//\r
-// I2C ACPI protocol\r
-//\r
-typedef struct _EFI_I2C_ACPI_PROTOCOL EFI_I2C_ACPI_PROTOCOL;\r
-\r
-//\r
-// I2C device description\r
-//\r
-// This structure provides the platform specific information which\r
-// describes an I2C device.\r
-//\r
-typedef struct {\r
- //\r
- // Hardware revision - ACPI _HRV value\r
- //\r
- UINT32 HardwareRevision;\r
-\r
- //\r
- // Device path node for the I2C device.\r
- //\r
- CONST EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
-\r
- //\r
- // I2C bus configuration for the I2C device.\r
- //\r
- UINT32 I2cBusConfiguration;\r
-\r
- //\r
- // Number of slave addresses for the I2C device.\r
- //\r
- UINT32 SlaveAddressCount;\r
-\r
- //\r
- // Address of the array of slave addresses for the I2C device.\r
- //\r
- CONST UINT32 *SlaveAddressArray;\r
-}EFI_I2C_DEVICE;\r
-\r
-\r
-/**\r
- Enumerate the I2C devices\r
-\r
- This routine must be called at or below TPL_NOTIFY.\r
-\r
- This function walks the platform specific data to enumerates the\r
- I2C devices on an I2C bus.\r
-\r
- @param[in] This Address of an EFI_I2C_ENUM_PROTOCOL\r
- structure.\r
- @param[in, out] Device Buffer containing the address of an\r
- EFI_I2C_DEVICE structure. Enumeration\r
- is started by setting the initial\r
- EFI_I2C_DEVICE structure address to NULL.\r
- The buffer receives an EFI_I2C_DEVICE\r
- structure address for the next I2C device.\r
-\r
- @retval EFI_SUCCESS The platform data for the next device\r
- on the I2C bus was returned successfully.\r
- @retval EFI_INVALID_PARAMETER NextDevice was NULL\r
- @retval EFI_NO_MAPPING PreviousDevice does not point to a valid\r
- EFI_I2C_DEVICE structure.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_ACPI_ENUMERATE) (\r
- IN CONST EFI_I2C_ACPI_PROTOCOL *This,\r
- IN OUT CONST EFI_I2C_DEVICE **Device\r
- );\r
-\r
-//\r
-// I2C device description\r
-//\r
-// This structure provides the platform specific information which\r
-// describes an I2C device.\r
-//\r
-struct _EFI_I2C_ACPI_PROTOCOL {\r
- //\r
- // Walk the platform's list of I2C devices on the bus. This\r
- // routine returns the next I2C device in the platform's list\r
- // for this I2C bus.\r
- //\r
- EFI_I2C_ACPI_ENUMERATE Enumerate;\r
-};\r
-\r
-//\r
-// Variable containing the GUID for the I2C device enumeration protocol\r
-//\r
-extern EFI_GUID gEfiI2cAcpiProtocolGuid;\r
-\r
-#endif // __I2C_ACPI_H__\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef __I2C_BUS_H__\r
-#define __I2C_BUS_H__\r
-\r
-#include <Protocol/I2cHostMcg.h>\r
-\r
-//\r
-// I2C bus protocol\r
-//\r
-typedef struct _EFI_I2C_BUS_PROTOCOL EFI_I2C_BUS_PROTOCOL;\r
-\r
-\r
-/**\r
- Perform an I2C operation on the device\r
-\r
- This routine must be called at or below TPL_NOTIFY. For synchronous\r
- requests this routine must be called at or below TPL_CALLBACK.\r
-\r
- N.B. The typical consumers of this API are the third party I2C\r
- drivers. Extreme care must be taken by other consumers of this\r
- API to prevent confusing the third party I2C drivers due to a\r
- state change at the I2C device which the third party I2C drivers\r
- did not initiate. I2C platform drivers may use this API within\r
- these guidelines.\r
-\r
- This routine queues an operation to the I2C controller for execution\r
- on the I2C bus.\r
-\r
- As an upper layer driver writer, the following need to be provided\r
- to the platform vendor:\r
-\r
- 1. ACPI CID value or string - this is used to connect the upper layer\r
- driver to the device.\r
- 2. Slave address array guidance when the I2C device uses more than one\r
- slave address. This is used to access the blocks of hardware within\r
- the I2C device.\r
-\r
- @param[in] This Address of an EFI_I2C_BUS_PROTOCOL\r
- structure\r
- @param[in] SlaveAddressIndex Index into an array of slave addresses for\r
- the I2C device. The values in the array are\r
- specified by the board designer, with the\r
- I2C device driver writer providing the slave\r
- address order.\r
-\r
- For devices that have a single slave address,\r
- this value must be zero. If the I2C device\r
- uses more than one slave address then the third\r
- party (upper level) I2C driver writer needs to\r
- specify the order of entries in the slave address\r
- array.\r
-\r
- \ref ThirdPartyI2cDrivers "Third Party I2C Drivers"\r
- section in I2cMaster.h.\r
- @param[in] Event Event to set for asynchronous operations,\r
- NULL for synchronous operations\r
- @param[in] RequestPacket Address of an EFI_I2C_REQUEST_PACKET\r
- structure describing the I2C operation\r
- @param[out] I2cStatus Optional buffer to receive the I2C operation\r
- completion status\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_ABORTED The request did not complete because the driver\r
- was shutdown.\r
- @retval EFI_ACCESS_DENIED Invalid SlaveAddressIndex value\r
- @retval EFI_BAD_BUFFER_SIZE The WriteBytes or ReadBytes buffer size is too large.\r
- @retval EFI_DEVICE_ERROR There was an I2C error (NACK) during the operation.\r
- This could indicate the slave device is not present.\r
- @retval EFI_INVALID_PARAMETER RequestPacket is NULL\r
- @retval EFI_INVALID_PARAMETER TPL is too high\r
- @retval EFI_NO_RESPONSE The I2C device is not responding to the\r
- slave address. EFI_DEVICE_ERROR may also be\r
- returned if the controller can not distinguish\r
- when the NACK occurred.\r
- @retval EFI_NOT_FOUND I2C slave address exceeds maximum address\r
- @retval EFI_NOT_READY I2C bus is busy or operation pending, wait for\r
- the event and then read status pointed to by\r
- the request packet.\r
- @retval EFI_OUT_OF_RESOURCES Insufficient memory for I2C operation\r
- @retval EFI_TIMEOUT The transaction did not complete within an internally\r
- specified timeout period.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_BUS_START_REQUEST) (\r
- IN CONST EFI_I2C_BUS_PROTOCOL *This,\r
- IN UINTN SlaveAddressIndex,\r
- IN EFI_EVENT Event OPTIONAL,\r
- IN CONST EFI_I2C_REQUEST_PACKET *RequestPacket,\r
- OUT EFI_STATUS *I2cStatus OPTIONAL\r
- );\r
-\r
-//\r
-// The I2C bus protocol enables access to a specific device on the I2C bus.\r
-//\r
-// Each I2C device is described as an ACPI node (HID, UID and CID) within the\r
-// platform layer. The I2C bus protocol enumerates the I2C devices in the\r
-// platform and creates a unique handle and device path for each I2C device.\r
-//\r
-// I2C slave addressing is abstracted to validate addresses and limit operation\r
-// to the specified I2C device. The third party providing the I2C device support\r
-// provides an ordered list of slave addresses for the I2C device to the team\r
-// building the platform layer. The platform team must preserve the order of the\r
-// supplied list. SlaveAddressCount is the number of entries in this list or\r
-// array within the platform layer. The third party device support references\r
-// a slave address using an index into the list or array in the range of zero\r
-// to SlaveAddressCount - 1.\r
-//\r
-struct _EFI_I2C_BUS_PROTOCOL {\r
- //\r
- // Start an I2C operation on the bus\r
- //\r
- EFI_I2C_BUS_START_REQUEST StartRequest;\r
-\r
- //\r
- // The maximum number of slave addresses for the I2C device. The caller may\r
- // validate this value as a check on the platform layer's configuration. Slave\r
- // address selection uses an index value in the range of zero to SlaveAddressCount - 1.\r
- //\r
- UINTN SlaveAddressCount;\r
-\r
- //\r
- // Hardware revision - Matches the ACPI _HRV value\r
- //\r
- // The HardwareRevision value allows a single driver to support multiple hardware\r
- // revisions and implement the necessary workarounds for limitations within the\r
- // hardware.\r
- //\r
- UINT32 HardwareRevision;\r
-\r
- //\r
- // The maximum number of bytes the I2C host controller\r
- // is able to receive from the I2C bus.\r
- //\r
- UINT32 MaximumReceiveBytes;\r
-\r
- //\r
- // The maximum number of bytes the I2C host controller\r
- // is able to send on the I2C bus.\r
- //\r
- UINT32 MaximumTransmitBytes;\r
-\r
- //\r
- // The maximum number of bytes in the I2C bus transaction.\r
- //\r
- UINT32 MaximumTotalBytes;\r
-};\r
-\r
-//\r
-// GUID for the I2C bus protocol\r
-//\r
-extern EFI_GUID gEfiI2cBusProtocolGuid;\r
-\r
-#endif // __I2C_BUS_H__\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef __I2C_BUS_H__\r
-#define __I2C_BUS_H__\r
-\r
-#include <Protocol/I2cHostMcg.h>\r
-\r
-//\r
-// I2C bus protocol\r
-//\r
-typedef struct _EFI_I2C_BUS_PROTOCOL EFI_I2C_BUS_PROTOCOL;\r
-\r
-/**\r
- Perform an I2C operation on the device\r
-\r
- This routine must be called at or below TPL_NOTIFY. For synchronous\r
- requests this routine must be called at or below TPL_CALLBACK.\r
-\r
- N.B. The typical consumers of this API are the third party I2C\r
- drivers. Extreme care must be taken by other consumers of this\r
- API to prevent confusing the third party I2C drivers due to a\r
- state change at the I2C device which the third party I2C drivers\r
- did not initiate. I2C platform drivers may use this API within\r
- these guidelines.\r
-\r
- This routine queues an operation to the I2C controller for execution\r
- on the I2C bus.\r
-\r
- As an upper layer driver writer, the following need to be provided\r
- to the platform vendor:\r
-\r
- 1. ACPI CID value or string - this is used to connect the upper layer\r
- driver to the device.\r
- 2. Slave address array guidance when the I2C device uses more than one\r
- slave address. This is used to access the blocks of hardware within\r
- the I2C device.\r
-\r
- @param[in] This Address of an EFI_I2C_BUS_PROTOCOL\r
- structure\r
- @param[in] SlaveAddressIndex Index into an array of slave addresses for\r
- the I2C device. The values in the array are\r
- specified by the board designer, with the\r
- I2C device driver writer providing the slave\r
- address order.\r
-\r
- For devices that have a single slave address,\r
- this value must be zero. If the I2C device\r
- uses more than one slave address then the third\r
- party (upper level) I2C driver writer needs to\r
- specify the order of entries in the slave address\r
- array.\r
-\r
- \ref ThirdPartyI2cDrivers "Third Party I2C Drivers"\r
- section in I2cMaster.h.\r
- @param[in] Event Event to set for asynchronous operations,\r
- NULL for synchronous operations\r
- @param[in] RequestPacket Address of an EFI_I2C_REQUEST_PACKET\r
- structure describing the I2C operation\r
- @param[out] I2cStatus Optional buffer to receive the I2C operation\r
- completion status\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_ABORTED The request did not complete because the driver\r
- was shutdown.\r
- @retval EFI_ACCESS_DENIED Invalid SlaveAddressIndex value\r
- @retval EFI_BAD_BUFFER_SIZE The WriteBytes or ReadBytes buffer size is too large.\r
- @retval EFI_DEVICE_ERROR There was an I2C error (NACK) during the operation.\r
- This could indicate the slave device is not present.\r
- @retval EFI_INVALID_PARAMETER RequestPacket is NULL\r
- @retval EFI_INVALID_PARAMETER TPL is too high\r
- @retval EFI_NO_RESPONSE The I2C device is not responding to the\r
- slave address. EFI_DEVICE_ERROR may also be\r
- returned if the controller can not distinguish\r
- when the NACK occurred.\r
- @retval EFI_NOT_FOUND I2C slave address exceeds maximum address\r
- @retval EFI_NOT_READY I2C bus is busy or operation pending, wait for\r
- the event and then read status pointed to by\r
- the request packet.\r
- @retval EFI_OUT_OF_RESOURCES Insufficient memory for I2C operation\r
- @retval EFI_TIMEOUT The transaction did not complete within an internally\r
- specified timeout period.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_BUS_START_REQUEST) (\r
- IN CONST EFI_I2C_BUS_PROTOCOL *This,\r
- IN UINTN SlaveAddressIndex,\r
- IN EFI_EVENT Event OPTIONAL,\r
- IN CONST EFI_I2C_REQUEST_PACKET *RequestPacket,\r
- OUT EFI_STATUS *I2cStatus OPTIONAL\r
- );\r
-\r
-//\r
-// The I2C bus protocol enables access to a specific device on the I2C bus.\r
-//\r
-// Each I2C device is described as an ACPI node (HID, UID and CID) within the\r
-// platform layer. The I2C bus protocol enumerates the I2C devices in the\r
-// platform and creates a unique handle and device path for each I2C device.\r
-//\r
-// I2C slave addressing is abstracted to validate addresses and limit operation\r
-// to the specified I2C device. The third party providing the I2C device support\r
-// provides an ordered list of slave addresses for the I2C device to the team\r
-// building the platform layer. The platform team must preserve the order of the\r
-// supplied list. SlaveAddressCount is the number of entries in this list or\r
-// array within the platform layer. The third party device support references\r
-// a slave address using an index into the list or array in the range of zero\r
-// to SlaveAddressCount - 1.\r
-//\r
-struct _EFI_I2C_BUS_PROTOCOL {\r
- //\r
- // Start an I2C operation on the bus\r
- //\r
- EFI_I2C_BUS_START_REQUEST StartRequest;\r
-\r
- //\r
- // The maximum number of slave addresses for the I2C device. The caller may\r
- // validate this value as a check on the platform layer's configuration. Slave\r
- // address selection uses an index value in the range of zero to SlaveAddressCount - 1.\r
- //\r
- UINTN SlaveAddressCount;\r
-\r
- //\r
- // Hardware revision - Matches the ACPI _HRV value\r
- //\r
- // The HardwareRevision value allows a single driver to support multiple hardware\r
- // revisions and implement the necessary workarounds for limitations within the\r
- // hardware.\r
- //\r
- UINT32 HardwareRevision;\r
-\r
- //\r
- // The maximum number of bytes the I2C host controller\r
- // is able to receive from the I2C bus.\r
- ///\r
- UINT32 MaximumReceiveBytes;\r
-\r
- //\r
- // The maximum number of bytes the I2C host controller\r
- // is able to send on the I2C bus.\r
- //\r
- UINT32 MaximumTransmitBytes;\r
-\r
- //\r
- // The maximum number of bytes in the I2C bus transaction.\r
- //\r
- UINT32 MaximumTotalBytes;\r
-};\r
-\r
-//\r
-// GUID for the I2C bus protocol\r
-//\r
-extern EFI_GUID gEfiI2cBusProtocolGuid;\r
-\r
-#endif // __I2C_BUS_H__\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef __I2C_HOST_H__\r
-#define __I2C_HOST_H__\r
-\r
-#include <Protocol/I2cMasterMcg.h>\r
-\r
-/**\r
- Declare the forward references\r
-\r
-**/\r
-typedef struct _EFI_I2C_HOST_PROTOCOL EFI_I2C_HOST_PROTOCOL;\r
-typedef struct _EFI_I2C_HOST_CALLBACKS EFI_I2C_HOST_CALLBACKS;\r
-\r
-\r
-/**\r
- Queue an I2C operation for execution on the I2C controller.\r
-\r
- This routine must be called at or below TPL_NOTIFY. For synchronous\r
- requests this routine must be called at or below TPL_CALLBACK.\r
-\r
- N.B. The typical consumers of this API are the I2C bus driver and\r
- on rare occasions the I2C test application. Extreme care must be\r
- taken by other consumers of this API to prevent confusing the\r
- third party I2C drivers due to a state change at the I2C device\r
- which the third party I2C drivers did not initiate. I2C platform\r
- drivers may use this API within these guidelines.\r
-\r
- This layer uses the concept of I2C bus configurations to describe\r
- the I2C bus. An I2C bus configuration is defined as a unique\r
- setting of the multiplexers and switches in the I2C bus which\r
- enable access to one or more I2C devices. When using a switch\r
- to divide a bus, due to speed differences, the I2C platform layer\r
- would define an I2C bus configuration for the I2C devices on each\r
- side of the switch. When using a multiplexer, the I2C platform\r
- layer defines an I2C bus configuration for each of the selector\r
- values required to control the multiplexer. See Figure 1 in the\r
- <a href="http://www.nxp.com/documents/user_manual/UM10204.pdf">I<sup>2</sup>C\r
- Specification</a> for a complex I2C bus configuration.\r
-\r
- The I2C host driver processes all operations in FIFO order. Prior to\r
- performing the operation, the I2C host driver calls the I2C platform\r
- driver to reconfigure the switches and multiplexers in the I2C bus\r
- enabling access to the specified I2C device. The I2C platform driver\r
- also selects the maximum bus speed for the device. After the I2C bus\r
- is configured, the I2C host driver calls the I2C port driver to\r
- initialize the I2C controller and start the I2C operation.\r
-\r
- @param[in] This Address of an EFI_I2C_HOST_PROTOCOL instance.\r
- @param[in] I2cBusConfiguration I2C bus configuration to access the I2C\r
- device.\r
- @param[in] SlaveAddress Address of the device on the I2C bus.\r
- @param[in] Event Event to set for asynchronous operations,\r
- NULL for synchronous operations\r
- @param[in] RequestPacket Address of an EFI_I2C_REQUEST_PACKET\r
- structure describing the I2C operation\r
- @param[out] I2cStatus Optional buffer to receive the I2C operation\r
- completion status\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_ABORTED The request did not complete because the driver\r
- was shutdown.\r
- @retval EFI_BAD_BUFFER_SIZE The WriteBytes or ReadBytes buffer size is too large.\r
- @retval EFI_DEVICE_ERROR There was an I2C error (NACK) during the operation.\r
- This could indicate the slave device is not present.\r
- @retval EFI_INVALID_PARAMETER RequestPacket is NULL\r
- @retval EFI_INVALID_PARAMETER TPL is too high\r
- @retval EFI_NO_MAPPING Invalid I2cBusConfiguration value\r
- @retval EFI_NO_RESPONSE The I2C device is not responding to the\r
- slave address. EFI_DEVICE_ERROR may also be\r
- returned if the controller cannot distinguish\r
- when the NACK occurred.\r
- @retval EFI_NOT_FOUND I2C slave address exceeds maximum address\r
- @retval EFI_NOT_READY I2C bus is busy or operation pending, wait for\r
- the event and then read status pointed to by\r
- the request packet.\r
- @retval EFI_OUT_OF_RESOURCES Insufficient memory for I2C operation\r
- @retval EFI_TIMEOUT The transaction did not complete within an internally\r
- specified timeout period.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_HOST_QUEUE_REQUEST) (\r
- IN CONST EFI_I2C_HOST_PROTOCOL *This,\r
- IN UINTN I2cBusConfiguration,\r
- IN UINTN SlaveAddress,\r
- IN EFI_EVENT Event OPTIONAL,\r
- IN CONST EFI_I2C_REQUEST_PACKET *RequestPacket,\r
- OUT EFI_STATUS *I2cStatus OPTIONAL\r
- );\r
-\r
-///\r
-/// Host access to the I2C bus.\r
-///\r
-struct _EFI_I2C_HOST_PROTOCOL {\r
- ///\r
- /// Queue an operation for execution on the I2C bus\r
- ///\r
- EFI_I2C_HOST_QUEUE_REQUEST QueueRequest;\r
-\r
- ///\r
- /// The maximum number of I2C bus configurations\r
- ///\r
- UINTN I2cBusConfigurationCount;\r
-\r
- ///\r
- /// The maximum number of bytes the I2C host controller\r
- /// is able to receive from the I2C bus.\r
- ///\r
- UINT32 MaximumReceiveBytes;\r
-\r
- ///\r
- /// The maximum number of bytes the I2C host controller\r
- /// is able to send on the I2C bus.\r
- ///\r
- UINT32 MaximumTransmitBytes;\r
-\r
- ///\r
- /// The maximum number of bytes in the I2C bus transaction.\r
- ///\r
- UINT32 MaximumTotalBytes;\r
-};\r
-\r
-///\r
-/// GUID for the EFI_I2C_HOST_PROTOCOL\r
-///\r
-extern EFI_GUID gEfiI2cHostProtocolGuid;\r
-\r
-#endif // __I2C_HOST_H__\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
- \section I2cDriverStack I2C Driver Stack\r
-\r
- The following is a representation of the I<sup>2</sup>C (I2C)\r
- driver stack and an I2C bus layout.\r
-\r
- <code><pre>\r
- +-----------------+\r
- | Application |\r
- +-----------------+\r
- |\r
- | Third Party or UEFI\r
- |\r
- V\r
- +--------+ +-----------------+\r
- | Slave | | Third Party |\r
- | Driver | | I2C Device |\r
- | | | Driver |\r
- +--------+ +-----------------+\r
- | |\r
- | BUS |\r
- | |\r
- | V\r
- | +-----------------+\r
- | | I2C Bus Driver |------------------.\r
- | +-----------------+ |\r
- | | |\r
- | HOST | BUS |\r
- | | CONFIGURATION |\r
-SLAVE | V MANAGEMENT | ACPI\r
- | +-----------------+ |\r
- | | I2C Host Driver |----------. |\r
- | +-----------------+ | |\r
- | | | |\r
- | MASTER | V V\r
- | | +-------=-------------+\r
- | V | I2C Platform Driver |\r
- | +-----------------+ +---------------------+\r
- `------>| I2C Port Driver | | |\r
- +-----------------+ | |\r
- | | |\r
- Software | | |\r
- --------------------------------------------------\r
- Hardware | | |\r
- | | |\r
- V | |\r
- +-----------------+ | |\r
- | I2C Controller | | |\r
- +-----------------+ | |\r
- | | |\r
- ----------------------- | |\r
- I2C Bus | | |\r
- | +------------+ | |\r
- +----| High speed | | |\r
- | | I2C device | | |\r
- | | 0x01 | | |\r
- | +------------+ | |\r
- | | |\r
- +---------+ 0 | |\r
- | Switch |<------------------` |\r
- +---------+ 1 |\r
- | |\r
- | +------------+ |\r
- +----| Fast speed | |\r
- | | I2C device | |\r
- | | 0x02 | |\r
- | +------------+ |\r
- | |\r
- +-------------+ |\r
- | Multiplexer |<-----------------------`\r
- +-------------+\r
- 0 | | 1\r
- | |\r
- | |\r
- | | +-------------+\r
- | +----| Third Party |\r
- | | | I2C Device |\r
- | | | 0x03, 0x04 |\r
- | | +-------------+\r
- | |\r
- |\r
- | +-------------+\r
- +------------| Third Party |\r
- | | I2C Device |\r
- | | 0x03, 0x04 |\r
- | +-------------+\r
- |\r
- </pre></code>\r
-\r
- The platform hardware designer chooses the bus layout based upon\r
- the platform, I2C chip and software requirements. The design uses\r
- switches to truncate the bus to enable higher speed operation for a\r
- subset of devices which are placed closer to the controller. When the\r
- switch is on, the extended bus must operate at a lower speed. The\r
- design uses multiplexer to create separate address spaces enabling\r
- the use of multiple devices which would otherwise have conflicting\r
- addresses. See the\r
- <a href="http://www.nxp.com/documents/user_manual/UM10204.pdf">I<sup>2</sup>C\r
- Specification</a> for more details.\r
-\r
- N.B. Some operating systems may prohibit the changing of switches\r
- and multiplexers in the I2C bus. In this case the platform hardware\r
- and software designers must select a single I2C bus configuration\r
- consisting of constant input values for the switches and multiplexers.\r
- The platform software designer must then ensure that this I2C bus\r
- configuration is enabled prior to passing control to the operating\r
- system.\r
-\r
- The platform hardware designer needs to provide the platform software\r
- designer the following data for each I2C bus:\r
-\r
- 1. Which controller controls this bus\r
-\r
- 2. A list of logic blocks contained in one or more I2C devices:\r
-\r
- a. I2C device which contains this logic block\r
-\r
- b. Logic block slave address\r
-\r
- c. Logic block name\r
-\r
- 3. For each configuration of the switches and multiplexer\r
-\r
- a. What is the maximum speed of operation\r
-\r
- b. What devices are accessible\r
-\r
- 4. The settings for the switches and multiplexers when control is\r
- given to the operating system.\r
-\r
- \section ThirdPartyI2cDrivers Third Party I2C Drivers\r
-\r
- This layer is I2C chip specific but platform and host controller\r
- independent.\r
-\r
- Third party I2C driver writers, typically silicon vendors, need\r
- to provide:\r
-\r
- 1. The device path node data that is used to select their\r
- driver.\r
-\r
- 2. The order for the blocks of logic that get referenced\r
- by the entries in the slave address array.\r
-\r
- 3. The hardware version of the I2C device, this value is passed\r
- to the third party I2C driver to enable it to perform work\r
- arounds for the specific hardware version. This value should\r
- match the value in the ACPI _HRV tag.\r
-\r
- The third party I2C driver uses relative addressing to abstract\r
- the platform specific details of the I2C device. Using an\r
- example I2C device containing an accelerometer and a magnetometer\r
- which consumes two slave addresses, one for each logic block. The\r
- third party I2C driver writer may choose to write two drivers, one\r
- for each block of logic, in which case each driver refers to the\r
- single I2C slave address using the relative value of zero (0).\r
- However if the third party I2C driver writer chooses to write a\r
- single driver which consumes multiple slave addresses then the\r
- third party I2C driver writer needs to convey the order of the\r
- I2C slave address entries in the slave address array to the\r
- platform software designer. For the example:\r
-\r
- 0: Accelerometer\r
-\r
- 1: Magnetometer\r
-\r
- The platform hardware designer picks the actual slave addresses\r
- from the I2C device's data sheet and provides this information\r
- to the platform software designer. The platform software designer\r
- then places the slave addresses into the slave address array in the\r
- order specified by the third party I2C driver writer. The third\r
- party driver I2C writer then indirectly references this array by\r
- specifying the index value as the relative slave address. The\r
- relative value always starts at zero (0) and its maximum value is\r
- the number of entries in slave address array minus one.\r
-\r
- The slave address is specified as a 32-bit integer to allow room\r
- for future slave address expansion. Only the port driver knows\r
- the maximum slave address value. All other drivers and\r
- applications must look for the EFI_NOT_FOUND status for the\r
- indication that the maximum slave address was exceeded.\r
-\r
- \section I2cBusDriver I2C Bus Driver\r
-\r
- This layer is platform, host controller, and I2C chip independent.\r
-\r
- The I2C bus driver creates a handle for each of the I2C devices\r
- described within the platform driver. The I2C controller's device\r
- path is extended with the device path node provided by the platform\r
- driver and attached to the handle. The third party I2C device driver\r
- uses the device path to determine if it may connect. For ACPI nodes,\r
- the third party I2C driver should use the CID or CidString value.\r
-\r
- The I2C bus driver validates the relative address for the I2C device\r
- and then converts the relative value to an actual I2C slave address.\r
- The request is then passed to the I2C host driver.\r
-\r
- \section I2cHostDriver I2C Host Driver\r
-\r
- This layer is platform, host controller, and I2C chip independent.\r
-\r
- N.B. For proper operation of the I2C bus, only the I2C bus driver\r
- and the I2C test application should connect to the I2C host driver\r
- via the EFI_I2C_HOST_DRIVER_PROTOCOL.\r
-\r
- The I2C host driver may access any device on the I2C bus. The I2C\r
- host driver has the following responsibilities:\r
-\r
- 1. Limits the number of requests to the I2C port driver to one.\r
- The I2C host driver holds on to additional requests until the\r
- I2C port driver is available to process the request. The I2C\r
- requests are issued in FIFO order to the I2C port driver.\r
-\r
- 2. Enable the proper I2C bus configuration before starting the\r
- I2C request on the I2C port driver\r
-\r
- I2C devices are addressed as the tuple: BusConfiguration:SlaveAddress.\r
- I2C bus configuration zero (0) is the portion of the I2C bus that\r
- connects to the host controller. The bus configuration specifies\r
- the control values for the switches and multiplexers in the I2C bus.\r
- After the switches and multiplexers are properly configured, the I2C\r
- controller uses the slave address to access the requested I2C device.\r
-\r
- Since the I2C driver stack supports asynchronous operations this\r
- layer maintains a queue of I2C requests until the I2C controller\r
- is available them. When a request reaches the head of the queue\r
- the necessary bus configuration is enabled and then the request\r
- is sent to the I2C port driver.\r
-\r
- \section I2cPortDriver I2C Port Driver\r
-\r
- This layer is I2C controller specific but platform independent.\r
-\r
- This layer manipulates the I2C controller to perform an operation\r
- on the I2C bus. This layer does not configure the I2C bus so it\r
- is up to the caller to ensure that the I2C bus is in the proper\r
- configuration before issuing the I2C request.\r
-\r
- This layer typically needs the following information:\r
-\r
- 1. Host controller address\r
- 2. Controller's input clock frequency\r
-\r
- Depending upon the I2C controller, more data may be necessary.\r
- This layer may use any method to get these values: hard coded\r
- values, PCD values, or may choose to communicate with the platform\r
- layer using an undefined mechanism to get these values.\r
-\r
- If the I2C port driver requires data from the platform driver then\r
- the I2C port driver writer needs to provide the platform interface\r
- details to the platform software designer.\r
-\r
- \section I2cPlatformDriver I2C Platform Driver\r
-\r
- When enabling access to I2C devices within UEFI, this driver\r
- installs the EFI_I2C_ACPI_PROTOCOL to provide the I2C device\r
- descriptions to the I2C bus driver using the EFI_I2C_DEVICE\r
- structure. These descriptions include the bus configuration\r
- number required for the I2C device, the slave address array\r
- and the device path.\r
-\r
- The EFI_I2C_BUS_CONFIGURATION_MANAGEMENT protocol is optional.\r
- This protocol needs to be specified under the following conditions:\r
-\r
- 1. The I2C bus must operate at a frequency greater than 100 KHz\r
- 2. The I2C bus contains switches or multiplexers.\r
-\r
- The EFI_I2C_BUS_CONFIGURATION_MANAGEMENT protocol enables the\r
- I2C host driver to call into the I2C platform driver to enable\r
- a specific I2C bus configuration and set its maximum clock speed.\r
-\r
- The platform software designer collects the data requirements\r
- from third party I2C driver writers, the I2C controller\r
- driver writer, the EFI_I2C_ACPI_PROTOCOL and\r
- EFI_I2C_BUS_CONFIGURATION_MANAGEMENT_PROTOCOL. The platform\r
- software designer gets the necessary data from the platform\r
- hardware designer. The platform software designer then builds\r
- the data structures and implements the necessary routines to\r
- construct the I2C platform driver.\r
-\r
- \section I2cSwitches Switches and Multiplexers\r
-\r
- There are some I2C switches and I2C multiplexers where the control\r
- is done via I2C commands. When the control inputs come via the\r
- same I2C bus that is being configured then the platform driver must\r
- use the EFI_I2C_MASTER_PROTOCOL that is passed to the platform\r
- driver. While the I2C host driver makes the call to the I2C\r
- platform driver to configure the bus, the host driver keeps the\r
- I2C port driver idle, to allow the I2C platform driver preform\r
- the necessary configuration operations.\r
-\r
- If however the configuration control is done via and I2C device\r
- connected to a different I2C bus (host controller), then it is\r
- possible for the platform software designer may choose between\r
- the following:\r
-\r
- 1. Call into a third party I2C driver to manipulate the I2C\r
- bus control device.\r
- 2. Call into the EFI_I2C_BUS_PROTOCOL if no third party I2C\r
- driver exists for the I2C bus control device\r
- 3. Call into the EFI_I2C_HOST_PROTOCOL if the platform does\r
- not expose the I2C bus control device.\r
-\r
-**/\r
-\r
-#ifndef __I2C_MASTER_H__\r
-#define __I2C_MASTER_H__\r
-\r
-/**\r
- Declare the forward references\r
-\r
-**/\r
-typedef struct _EFI_I2C_MASTER_PROTOCOL EFI_I2C_MASTER_PROTOCOL; ///< I2C master protocol\r
-\r
-///\r
-/// I2C device operation\r
-///\r
-/// This structure provides the information necessary for an operation\r
-/// on an I2C device\r
-///\r
-typedef struct {\r
- ///\r
- /// Number of bytes to send to the I2C device\r
- ///\r
- UINT32 WriteBytes;\r
-\r
- ///\r
- /// Number of bytes to read, set to zero for write only operations\r
- ///\r
- UINT32 ReadBytes;\r
-\r
- ///\r
- /// Address of the buffer containing the data to send to the I2C device.\r
- /// The WriteBuffer must be at least WriteBytes in length.\r
- ///\r
- UINT8 *WriteBuffer;\r
-\r
- ///\r
- /// Address of the buffer to receive data from the I2C device. Use NULL\r
- /// for write only operations. The ReadBuffer must be at least ReadBytes\r
- /// in length.\r
- ///\r
- UINT8 *ReadBuffer;\r
-\r
- ///\r
- /// Timeout for the I2C operation in 100 ns units\r
- ///\r
- UINT32 Timeout;\r
-} EFI_I2C_REQUEST_PACKET;\r
-\r
-\r
-/**\r
- Set the I2C controller bus clock frequency.\r
-\r
- This routine must be called at or below TPL_NOTIFY.\r
-\r
- The software and controller do a best case effort of using the specified\r
- frequency for the I2C bus. If the frequency does not match exactly then\r
- the controller will use a slightly lower frequency to avoid\r
- exceeding the operating conditions for any of the I2C devices on the bus.\r
- For example if 400 KHz was specified and the controller's divide network\r
- only supports 402 KHz or 398 KHz then the controller would be set to 398\r
- KHz. However if the desired frequency is 400 KHz and the controller only\r
- supports 1 MHz and 100 KHz then this routine would return EFI_UNSUPPORTED.\r
-\r
- @param[in] This Address of an EFI_I2C_MASTER_PROTOCOL\r
- structure\r
- @param[in] BusClockHertz New I2C bus clock frequency in Hertz\r
-\r
- @retval EFI_SUCCESS The bus frequency was set successfully.\r
- @retval EFI_UNSUPPORTED The controller does not support this frequency.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_MASTER_BUS_FREQUENCY_SET) (\r
- IN CONST EFI_I2C_MASTER_PROTOCOL *This,\r
- IN UINTN BusClockHertz\r
- );\r
-\r
-/**\r
- Reset the I2C controller and configure it for use\r
-\r
- This routine must be called at or below TPL_NOTIFY.\r
-\r
- The I2C controller is reset and the I2C bus frequency is set to 100 KHz.\r
-\r
- @param[in] This Address of an EFI_I2C_MASTER_PROTOCOL\r
- structure\r
-\r
-**/\r
-typedef\r
-VOID\r
-(EFIAPI *EFI_I2C_MASTER_RESET) (\r
- IN CONST EFI_I2C_MASTER_PROTOCOL *This\r
- );\r
-\r
-/**\r
- Start an I2C operation on the host controller\r
-\r
- This routine must be called at or below TPL_NOTIFY. For synchronous\r
- requests this routine must be called at or below TPL_CALLBACK.\r
-\r
- This function initiates an I2C operation on the controller.\r
-\r
- The operation is performed by selecting the I2C device with its slave\r
- address and then sending all write data to the I2C device. If read data\r
- is requested, a restart is sent followed by the slave address and then\r
- the read data is clocked into the I2C controller and placed in the read\r
- buffer. When the operation completes, the status value is returned and\r
- then the event is set.\r
-\r
- N.B. The typical consumer of this API is the I2C host driver.\r
- Extreme care must be taken by other consumers of this API to\r
- prevent confusing the third party I2C drivers due to a state\r
- change at the I2C device which the third party I2C drivers did\r
- not initiate. I2C platform drivers may use this API within\r
- these guidelines.\r
-\r
- N.B. This API supports only one operation, no queuing support\r
- exists at this layer. This API assumes that the I2C bus is in\r
- the correct configuration for the I2C request.\r
-\r
- @param[in] This Address of an EFI_I2C_MASTER_PROTOCOL\r
- structure\r
- @param[in] SlaveAddress Address of the device on the I2C bus.\r
- @param[in] Event Event to set for asynchronous operations,\r
- NULL for synchronous operations\r
- @param[in] RequestPacket Address of an EFI_I2C_REQUEST_PACKET\r
- structure describing the I2C operation\r
- @param[out] I2cStatus Optional buffer to receive the I2C operation\r
- completion status\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_ABORTED The request did not complete because the driver\r
- was shutdown.\r
- @retval EFI_BAD_BUFFER_SIZE The WriteBytes or ReadBytes buffer size is too large.\r
- @retval EFI_DEVICE_ERROR There was an I2C error (NACK) during the operation.\r
- This could indicate the slave device is not present.\r
- @retval EFI_INVALID_PARAMETER RequestPacket is NULL\r
- @retval EFI_INVALID_PARAMETER TPL is too high\r
- @retval EFI_NOT_FOUND SlaveAddress exceeds maximum address\r
- @retval EFI_NOT_READY I2C bus is busy or operation pending, wait for\r
- the event and then read status pointed to by\r
- the request packet.\r
- @retval EFI_NO_RESPONSE The I2C device is not responding to the\r
- slave address. EFI_DEVICE_ERROR may also be\r
- returned if the controller cannot distinguish\r
- when the NACK occurred.\r
- @retval EFI_OUT_OF_RESOURCES Insufficient memory for I2C operation\r
- @retval EFI_TIMEOUT The transaction did not complete within an internally\r
- specified timeout period.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_MASTER_START_REQUEST) (\r
- IN CONST EFI_I2C_MASTER_PROTOCOL *This,\r
- IN UINTN SlaveAddress,\r
- IN EFI_EVENT Event OPTIONAL,\r
- IN CONST EFI_I2C_REQUEST_PACKET *RequestPacket,\r
- OUT EFI_STATUS *I2cStatus OPTIONAL\r
- );\r
-\r
-///\r
-/// I2C master mode protocol\r
-///\r
-/// This protocol manipulates the I2C host controller to perform transactions as a\r
-/// master on the I2C bus using the current state of any switches or multiplexers\r
-/// in the I2C bus.\r
-///\r
-struct _EFI_I2C_MASTER_PROTOCOL {\r
- ///\r
- /// Set the clock frequency for the I2C bus\r
- ///\r
- EFI_I2C_MASTER_BUS_FREQUENCY_SET BusFrequencySet;\r
-\r
- ///\r
- /// Reset the I2C host controller\r
- ///\r
- EFI_I2C_MASTER_RESET Reset;\r
-\r
- ///\r
- /// Start an I2C transaction in master mode on the host controller\r
- ///\r
- EFI_I2C_MASTER_START_REQUEST StartRequest;\r
-\r
- ///\r
- /// The maximum number of bytes the I2C host controller\r
- /// is able to receive from the I2C bus.\r
- ///\r
- UINT32 MaximumReceiveBytes;\r
-\r
- ///\r
- /// The maximum number of bytes the I2C host controller\r
- /// is able to send on the I2C bus.\r
- ///\r
- UINT32 MaximumTransmitBytes;\r
-\r
- ///\r
- /// The maximum number of bytes in the I2C bus transaction.\r
- ///\r
- UINT32 MaximumTotalBytes;\r
-};\r
-\r
-///\r
-/// GUID for the EFI_I2C_MASTER_PROTOCOL\r
-///\r
-extern EFI_GUID gEfiI2cMasterProtocolGuid;\r
-\r
-#endif // __I2C_MASTER_H__\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-**/\r
-\r
-#ifndef __I2C_SLAVE_H__\r
-#define __I2C_SLAVE_H__\r
-\r
-#include <Protocol/I2cHostMcg.h>\r
-\r
-/**\r
- Declare the forward references\r
-\r
-**/\r
-typedef struct _EFI_I2C_SLAVE_PROTOCOL EFI_I2C_SLAVE_PROTOCOL; ///< I2C slave protocol\r
-\r
-/**\r
- The I2C controller received a data byte from the\r
- I2C msster.\r
-\r
- @param[in] Context The value passed to the slave enable routine.\r
- @param[in] NumberOfBytes Number of data bytes received\r
- @param[in] Data Buffer containing the received data bytes\r
-\r
- @retval EFI_SUCCESS ACK the data byte\r
- @retval EFI_UNSUPPORTED NACK the data byte\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_SLAVE_RECEIVE_DATA) (\r
- IN VOID *Context,\r
- IN UINTN NumberOfBytes,\r
- IN CONST UINT8 *Data\r
- );\r
-\r
-/**\r
- The I2C controller received the start bit from the\r
- I2C master.\r
-\r
- @param[in] Context The value passed to the slave enable routine.\r
-\r
-**/\r
-typedef\r
-VOID\r
-(EFIAPI *EFI_I2C_SLAVE_RECEIVE_START) (\r
- IN VOID *Context,\r
- IN UINTN BytesSent,\r
- IN EFI_STATUS Status\r
- );\r
-\r
-/**\r
- The I2C controller received the stop bit from the\r
- I2C master.\r
-\r
- @param[in] Context The value passed to the slave enable routine.\r
- @param[in] BytesSent Number of bytes successfully ACKed by the\r
- I2C master. This is a hint, not all I2C\r
- controllers support the ability to return\r
- the number of bytes sent. When it is not\r
- possible, the port driver returns zero.\r
- @param[in] Status <ul>\r
- <li>EFI_SUCCESS - All of the data was successfully sent</li>\r
- <li>EFI_ABORTED - The controller was reset</li>\r
- <li>EFI_DEVICE_ERROR - A NACK was received when sending the data.</li>\r
- <li>EFI_END_OF_FILE - The stop bit was received before all of\r
- the data was sent.</li>\r
- </ul>\r
-\r
-**/\r
-typedef\r
-VOID\r
-(EFIAPI *EFI_I2C_SLAVE_RECEIVE_STOP) (\r
- IN VOID *Context,\r
- IN UINTN BytesSent,\r
- IN EFI_STATUS Status\r
- );\r
-\r
-/**\r
- Enable or disable I2C slave operation.\r
-\r
- The ReceiveData callback allows the port driver to return data\r
- to the driver or application handling slave mode operations. This\r
- is data that a remote master has sent to the local I2C controller.\r
- The data may be returned one byte at a time if the controller supports\r
- the ability to ACK/NACK on each receive byte. If not, a block of\r
- data may be returned by the I2C port driver and the ACK/NACK status\r
- is used only as a hint for the port driver.\r
-\r
- The slave mode driver or application should buffer the data until\r
- either ReceiveStart or ReceiveStop is called. At that time all of\r
- the data is received and the command may be processed.\r
-\r
- ReceiveStart is called when the I2C master is expecting a response.\r
- After processing the command, but before sending the response the\r
- slave driver or application should mark the command as processed to\r
- avoid processing it a second time when ReceiveStop is called. The\r
- slave driver or application then calls SendData to send to queue the\r
- response data for transmission. The data must remain valid in the\r
- WriteBuffer until ReceiveStop is called.\r
-\r
- ReceiveStop is called when the stop bit is received on the I2C bus.\r
- The slave driver or application starts processing the command if an\r
- command data is pending in the slave driver's or application's buffer.\r
- The BytesSent value is a hint to the slave driver or application as\r
- to how much data was returned to the I2C master. If the controller\r
- does not provide this level of support then this value is set to zero.\r
-\r
- @param[in] This Address of an EFI_I2C_SLAVE_PROTOCOL\r
- structure\r
- @param[in] SlaveAddress Slave address for the I2C controller\r
- @param[in] Context Address of a context structure for use when\r
- calling ReceiveData or ReceiveStop\r
- @param[in] ReceiveData Called by the I2C port driver as data bytes\r
- are received from the master. Response status\r
- indicates if the byte is ACKed or NACKed. When\r
- data is passed back a byte at a time, the port\r
- driver must hold the clock until this callback\r
- returns.\r
- @param[in] ReceiveStart Called when the I2C controller receives a start bit.\r
- @param[in] ReceiveStop Called after all of the data bytes are\r
- received.\r
-\r
- @retval EFI_SUCCESS Slave operation is enabled on the controller.\r
- @retval EFI_UNSUPPORTED The controller does not support this frequency.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_SLAVE_ENABLE) (\r
- IN CONST EFI_I2C_SLAVE_PROTOCOL *This,\r
- IN UINT32 SlaveAddress,\r
- IN VOID *Context,\r
- IN EFI_I2C_SLAVE_RECEIVE_DATA ReceiveData,\r
- IN EFI_I2C_SLAVE_RECEIVE_START ReceiveStart,\r
- IN EFI_I2C_SLAVE_RECEIVE_STOP ReceiveStop\r
- );\r
-\r
-/**\r
- Send data to the I2C master.\r
-\r
- Port drivers may implement this as a blocking or non-blocking call.\r
- The data in the write buffer must remain valid until ReceiveStop or\r
- ReceiveStart is called indicating that the I2C master has terminated\r
- the transfer.\r
-\r
- @param[in] This Address of an EFI_I2C_SLAVE_PROTOCOL\r
- structure\r
- @param[in] WriteBytes Number of bytes to write\r
- @param[in] WriteBuffer Buffer containing the data to send\r
-\r
- @retval EFI_SUCCESS Data waiting for master access.\r
- @retval EFI_INVALID_PARAMETER WriteBuffer is NULL or WriteBytes\r
- is zero.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_I2C_SLAVE_SEND) (\r
- IN CONST EFI_I2C_SLAVE_PROTOCOL *This,\r
- IN UINTN WriteBytes,\r
- IN CONST UINT8 *WriteBuffer\r
- );\r
-\r
-///\r
-/// I2C slave protocol\r
-///\r
-/// The port driver publishes this protocol when slave mode is\r
-/// supported by the controller.\r
-///\r
-struct _EFI_I2C_SLAVE_PROTOCOL {\r
- ///\r
- /// Enable or disable I2C slave operation\r
- ///\r
- EFI_I2C_SLAVE_ENABLE SlaveEnable;\r
-\r
- ///\r
- /// Send data to the I2C master\r
- ///\r
- EFI_I2C_SLAVE_SEND SendData;\r
-};\r
-\r
-///\r
-/// GUID for the EFI_I2C_SLAVE_PROTOCOL\r
-///\r
-extern EFI_GUID gEfiI2cSlaveProtocolGuid;\r
-\r
-#endif // __I2C_SLAVE_H__\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- LpcWpc83667Policy.h\r
-\r
-Abstract:\r
-\r
- Protocol used for WPC83627 Policy definition.\r
--------------------------------------------------------------------------------\r
- Rev Date<MM/DD/YYYY> Name Description\r
- -------------------------------------------------------------------------------\r
- R01 < 4/22/2011> LB Update driver for Sio83627UGH support.\r
- -------------------------------------------------------------------------------\r
-**/\r
-\r
-#ifndef _WPC83627_POLICY_PROTOCOL_H_\r
-#define _WPC83627_POLICY_PROTOCOL_H_\r
-\r
-EFI_FORWARD_DECLARATION (EFI_WPC83627_POLICY_PROTOCOL);\r
-\r
-#define EFI_WPC83627_POLICY_PROTOCOL_GUID \\r
- { \\r
- 0xd3ecc567, 0x9fd5, 0x44c1, 0x86, 0xcf, 0x5d, 0xa7, 0xa2, 0x4f, 0x4b, 0x5d \\r
- }\r
-\r
-#define EFI_WPC83627_COM1_ENABLE 0x01\r
-#define EFI_WPC83627_COM2_ENABLE 0x01\r
-\r
-#define EFI_WPC83627_COM3_ENABLE 0x01\r
-#define EFI_WPC83627_COM4_ENABLE 0x01\r
-\r
-#define EFI_WPC83627_LPT1_ENABLE 0x01\r
-#define EFI_WPC83627_LPT1_ENABLE 0x01\r
-#define EFI_WPC83627_FDD_ENABLE 0x01\r
-#define EFI_WPC83627_FDD_WRITE_ENABLE 0x01\r
-#define EFI_WPC83627_PS2_KBC_ENABLE 0x01\r
-#define EFI_WPC83627_ECIR_ENABLE 0x01\r
-\r
-#define EFI_WPC83627_COM1_DISABLE 0x00\r
-#define EFI_WPC83627_COM2_DISABLE 0x00\r
-\r
-#define EFI_WPC83627_COM3_DISABLE 0x00\r
-#define EFI_WPC83627_COM4_DISABLE 0x00\r
-\r
-#define EFI_WPC83627_LPT1_DISABLE 0x00\r
-#define EFI_WPC83627_FDD_DISABLE 0x00\r
-#define EFI_WPC83627_FDD_WRITE_PROTECT 0x00\r
-#define EFI_WPC83627_PS2_KBC_DISABLE 0x00\r
-#define EFI_WPC83627_ECIR_DISABLE 0x00\r
-#define EFI_WPC83627_RESERVED_DEFAULT 0x00\r
-\r
-typedef struct {\r
- UINT16 Com1 :1; // 0 = Disable, 1 = Enable\r
- UINT16 Lpt1 :1; // 0 = Disable, 1 = Enable\r
- UINT16 Floppy :1; // 0 = Disable, 1 = Enable\r
- UINT16 FloppyWriteProtect :1; // 0 = Write Protect, 1 = Write Enable\r
- UINT16 Port80 :1; // 0 = Disable, 1 = Enable\r
- UINT16 CIR :1; // CIR enable or disable\r
- UINT16 Ps2Keyboard :1; // 0 = Disable, 1 = Enable\r
- UINT16 Ps2Mouse :1; // 0 = Disable, 1 = Enable\r
- UINT16 Com2 :1; // 0 = Disable, 1 = Enable\r
-\r
- UINT16 Com3 :1; // 0 = Disable, 1 = Enable\r
- UINT16 Com4 :1; // 0 = Disable, 1 = Enable\r
-\r
- UINT16 Dac :1; // 0 = Disable, 1 = Enable\r
- UINT16 Rsvd :6;\r
-} EFI_WPC83627_DEVICE_ENABLES;\r
-\r
-typedef enum {\r
- LptModeOutput,\r
- LptModeBiDirectional,\r
- LptModeEpp,\r
- LptModeEcp\r
-} EFI_LPT_MODE;\r
-\r
-typedef struct _EFI_WPC83627_POLICY_PROTOCOL {\r
- EFI_WPC83627_DEVICE_ENABLES DeviceEnables;\r
- EFI_LPT_MODE LptMode;\r
-} EFI_WPC83627_POLICY_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiLpcWpc83627PolicyProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- LpcWpce791Policy.h\r
-\r
-Abstract:\r
-\r
- Protocol used for WPCE791 Policy definition.\r
-\r
-**/\r
-\r
-#ifndef _WPCE791_POLICY_PROTOCOL_H_\r
-#define _WPCE791_POLICY_PROTOCOL_H_\r
-\r
-\r
-#define EFI_WPCE791_POLICY_PROTOCOL_GUID \\r
- { \\r
- 0xab2bee2f, 0xc1a6, 0x4399, 0x85, 0x3d, 0xc0, 0x7c, 0x77, 0x4f, 0xfd, 0xd \\r
- }\r
-\r
-#define EFI_WPCE791_PS2_KEYBOARD_ENABLE 0x01\r
-#define EFI_WPCE791_PS2_KEYBOARD_DISABLE 0x00\r
-\r
-#define EFI_WPCE791_PS2_MOUSE_ENABLE 0x01\r
-#define EFI_WPCE791_PS2_MOUSE_DISABLE 0x00\r
-\r
-typedef struct {\r
- UINT16 Com1 :1; // 0 = Disable, 1 = Enable\r
- UINT16 Lpt1 :1; // 0 = Disable, 1 = Enable\r
- UINT16 Floppy :1; // 0 = Disable, 1 = Enable\r
- UINT16 FloppyWriteProtect :1; // 0 = Write Protect, 1 = Write Enable\r
- UINT16 Port80 :1; // 0 = Disable, 1 = Enable\r
- UINT16 CIR :1; // CIR enable or disable\r
- UINT16 Ps2Keyboard :1; // 0 = Disable, 1 = Enable\r
- UINT16 Ps2Mouse :1; // 0 = Disable, 1 = Enable\r
- UINT16 Com2 :1; // 0 = Disable, 1 = Enable\r
- UINT16 Dac :1; // 0 = Disable, 1 = Enable\r
- UINT16 Rsvd :6;\r
-} EFI_WPCE791_DEVICE_ENABLES;\r
-\r
-typedef struct _EFI_WPCE791_POLICY_PROTOCOL {\r
- EFI_WPCE791_DEVICE_ENABLES DeviceEnables;\r
-} EFI_WPCE791_POLICY_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiLpcWpce791PolicyProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef __MMIO_DEVICE_H__\r
-#define __MMIO_DEVICE_H__\r
-\r
-//\r
-// Protocol to define for the MMIO device\r
-//\r
-typedef struct {\r
- //\r
- // Address of a GUID\r
- //\r
- EFI_GUID *Guid;\r
-\r
- //\r
- // Context for the protocol\r
- //\r
- VOID *Context;\r
-} EFI_MMIO_DEVICE_PROTOCOL_ITEM;\r
-\r
-\r
-typedef struct _EFI_MMIO_DEVICE_PROTOCOL EFI_MMIO_DEVICE_PROTOCOL;\r
-\r
-//\r
-// The MMIO device protocol defines a memory mapped I/O device\r
-// for use by the system.\r
-//\r
-struct _EFI_MMIO_DEVICE_PROTOCOL {\r
- //\r
- // Pointer to an ACPI_EXTENDED_HID_DEVICE_PATH structure\r
- // containing HID/HidStr and CID/CidStr values.\r
- //\r
- // See the note below associated with the UnitIdentification\r
- // field.\r
- //\r
- CONST ACPI_EXTENDED_HID_DEVICE_PATH *AcpiPath;\r
-\r
- //\r
- // Allow the use of a shared template for the AcpiPath.\r
- //\r
- // If this value is non-zero UID value then the AcpiPath must\r
- // be a template which contains only the HID/HidStr and CID/CidStr\r
- // values. The UID/UidStr values in the AcpiPath must be zero!\r
- //\r
- // If this value is zero then the AcpiPath is not shared and\r
- // must contain either a non-zero UID value or a UidStr value.\r
- //\r
- UINT32 UnitIdentification;\r
-\r
- //\r
- // Hardware revision - ACPI _HRV value\r
- //\r
- UINT32 HardwareRevision;\r
-\r
- //\r
- // Pointer to a data structure containing the controller\r
- // resources and configuration. At a minimum this points\r
- // to an EFI_PHYSICAL_ADDRESS for the base address of the\r
- // MMIO device.\r
- //\r
- CONST VOID *DriverResources;\r
-\r
- //\r
- // Number of protocols in the array\r
- //\r
- UINTN ProtocolCount;\r
-\r
- //\r
- // List of protocols to define\r
- //\r
- CONST EFI_MMIO_DEVICE_PROTOCOL_ITEM *ProtocolArray;\r
-};\r
-\r
-extern EFI_GUID gEfiMmioDeviceProtocolGuid;\r
-\r
-#endif // __MMIO_DEVICE_H__\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- Observable.h\r
-\r
-Abstract:\r
-\r
- Interface and GUID definitions for Observable protocol.\r
-\r
-**/\r
-\r
-#ifndef _OBSERVABLE_PROTOCOL_H_\r
-#define _OBSERVABLE_PROTOCOL_H_\r
-\r
-//\r
-// GUID Definitions\r
-//\r
-#define OBSERVABLE_PROTOCOL_GUID \\r
- { \\r
- 0xe227c522, 0xd5fe, 0x4a53, 0x87, 0xb1, 0x0f, 0xbe, 0x57, 0x0f, 0x98, 0xe9 \\r
- }\r
-\r
-extern EFI_GUID gObservableProtocolGuid;\r
-\r
-typedef struct _OBS_OBSERVABLE_PROTOCOL OBS_OBSERVABLE_PROTOCOL;\r
-\r
-//\r
-// Interface Definitions\r
-//\r
-\r
-/**\r
- Remove all observables.\r
-\r
- Remove all observable guids and all interfaces subscribed to them.\r
-\r
- @param VOID No Parameters.\r
-\r
- @return EFI_SUCCESS Successfully removed all observables and subscribed interfaces.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *OBS_REMOVE_ALL_OBSERVABLES) (\r
- VOID\r
- );\r
-\r
-/**\r
- Interface for notification functions.\r
-\r
- Functions that are to be used as callbacks must inherit this interface in order to be used properly.\r
-\r
- @param VOID* Data Parameter context to be passed to the notification function.\r
-\r
- @return EFI_STATUS Varies depending on implementation.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *OBS_CALLBACK) (\r
- IN OUT VOID* Data\r
- );\r
-\r
-/**\r
- Subscribe an interface with an observable guid.\r
-\r
- Use this to register a callback function with a guid. The function provided by CallbackInterface will be executed\r
- whenever the appropriate observable instance specified by ReferenceGuid calls Publish.\r
-\r
- @param EFI_GUID ReferenceGuid The observable guid that the callback interface will subscribe to.\r
- OBS_NOTIFY_INTERFACE CallbackInterface A pointer to the function that is subscribing to the observable.\r
-\r
- @return EFI_SUCCESS Successfully subscribed the interface to the observable guid.\r
- EFI_NOT_FOUND No match could be found between the provided guid and existing observables.\r
- EFI_OUT_OF_RESOURCES Could not subscribe to this observer due to resource limitations.\r
- EFI_INVALID_PARAMETER Interface is already subscribed to this observer.\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *OBS_SUBSCRIBE) (\r
- IN EFI_GUID ReferenceGuid,\r
- IN OBS_CALLBACK CallbackInterface\r
- );\r
-\r
-/**\r
- Unsubscribe an interface with an observable guid.\r
-\r
- Use this to remove an interface from the callback list associated with an observable guid.\r
-\r
- @param EFI_GUID ReferenceGuid The observable guid to unsubscribe the interface from.\r
- OBS_NOTIFY_INTERFACE NotifyCallback A pointer to the interface that is being unsubscribed.\r
-\r
- @return EFI_SUCCESS Successfully unsubscribed the interface from the observable guid.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *OBS_UNSUBSCRIBE) (\r
- IN EFI_GUID ReferenceGuid,\r
- IN OBS_CALLBACK CallbackInterface\r
- );\r
-\r
-/**\r
- Notify observing functions.\r
-\r
- Use this to notify all functions who are subscribed to the guid specified by ReferenceGuid.\r
-\r
- @param EFI_GUID ReferenceGuid The observable guid that contains the the list of interfaces to be notified.\r
- VOID* Data Parameter context to be passed to the notification function.\r
-\r
- @return EFI_SUCCESS Successfully notified all observers listening to this guid.\r
- EFI_NOT_FOUND No match could be found between the provided guid and existing observables.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *OBS_PUBLISH) (\r
- IN EFI_GUID ReferenceGuid,\r
- IN OUT VOID* Data\r
- );\r
-\r
-/**\r
- Creates a new observable.\r
-\r
- Create a new observable that can be observed with the use of Subscribe function.\r
-\r
- @param EFI_GUID ReferenceGuid The observable guid to add.\r
-\r
- @return EFI_SUCCESS Successfully added observable.\r
- EFI_INVALID_PARAMETER Observable already exists.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *OBS_ADD_OBSERVABLE) (\r
- IN EFI_GUID ReferenceGuid\r
- );\r
-\r
-/**\r
- Remove an observable.\r
-\r
- Remove an observable so that it can no longer be subscribed to. In addition, unsubscribe any functions\r
- that are subscribed to this guid.\r
-\r
- @param EFI_GUID ReferenceGuid The observable guid to remove.\r
-\r
- @return EFI_SUCCESS Successfully removed observable.\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *OBS_REMOVE_OBSERVABLE) (\r
- IN EFI_GUID ReferenceGuid\r
- );\r
-\r
-//\r
-// Protocol Definitions\r
-//\r
-typedef struct _OBS_LEAF {\r
- OBS_CALLBACK Observer;\r
- struct _OBS_LEAF* Next;\r
-} OBS_LEAF;\r
-\r
-typedef struct _OBS_TREE {\r
- EFI_GUID ObservableGuid;\r
- OBS_LEAF* Leaf;\r
- struct _OBS_TREE* Next;\r
-} OBS_TREE;\r
-\r
-struct _OBS_OBSERVABLE_PROTOCOL {\r
- OBS_ADD_OBSERVABLE AddObservable;\r
- OBS_REMOVE_OBSERVABLE RemoveObservable;\r
- OBS_SUBSCRIBE Subscribe;\r
- OBS_UNSUBSCRIBE Unsubscribe;\r
- OBS_PUBLISH Publish;\r
- OBS_REMOVE_ALL_OBSERVABLES RemoveAllObservables;\r
-} ;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
---*/\r
-\r
-/** @file\r
-**/\r
-\r
-#ifndef _PLATFORM_GOP_POLICY_PROTOCOL_H_\r
-#define _PLATFORM_GOP_POLICY_PROTOCOL_H_\r
-\r
-#define EFI_PLATFORM_GOP_POLICY_PROTOCOL_GUID \\r
- { 0xec2e931b, 0x3281, 0x48a5, 0x81, 0x7, 0xdf, 0x8a, 0x8b, 0xed, 0x3c, 0x5d }\r
-\r
-#define EFI_BMP_IMAGE_GUID \\r
- { 0x878AC2CC, 0x5343, 0x46F2, 0xB5, 0x63, 0x51, 0xF8, 0x9D, 0xAF, 0x56, 0xBA }\r
-\r
-#define PLATFORM_GOP_POLICY_PROTOCOL_REVISION_01 0x01\r
-#define PLATFORM_GOP_POLICY_PROTOCOL_REVISION_02 x0222\r
-\r
-#pragma pack(1)\r
-\r
-typedef enum {\r
- LidClosed,\r
- LidOpen,\r
- LidStatusMax\r
-} LID_STATUS;\r
-\r
-typedef enum {\r
- Docked,\r
- UnDocked,\r
- DockStatusMax\r
-} DOCK_STATUS;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *GET_PLATFORM_LID_STATUS) (\r
- OUT LID_STATUS *CurrentLidStatus\r
-);\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *GET_VBT_DATA) (\r
- OUT EFI_PHYSICAL_ADDRESS *VbtAddress,\r
- OUT UINT32 *VbtSize\r
-);\r
-\r
-#pragma pack()\r
-\r
-typedef struct _PLATFORM_GOP_POLICY_PROTOCOL {\r
- UINT32 Revision;\r
- GET_PLATFORM_LID_STATUS GetPlatformLidStatus;\r
- GET_VBT_DATA GetVbtData;\r
-} PLATFORM_GOP_POLICY_PROTOCOL;\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gPlatformGOPPolicyGuid;\r
-\r
-extern EFI_GUID gBmpImageGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- PlatformIdeInit.h\r
-\r
-Abstract:\r
-\r
- EFI Platform Ide Init Protocol\r
-\r
-Revision History\r
-\r
-**/\r
-\r
-#ifndef _EFI_PLATFORM_IDE_INIT_H_\r
-#define _EFI_PLATFORM_IDE_INIT_H_\r
-\r
-//\r
-// Global ID for the IDE Platform Protocol\r
-//\r
-#define EFI_PLATFORM_IDE_INIT_PROTOCOL_GUID \\r
- { 0x377c66a3, 0x8fe7, 0x4ee8, 0x85, 0xb8, 0xf1, 0xa2, 0x82, 0x56, 0x9e, 0x3b };\r
-\r
-EFI_FORWARD_DECLARATION (EFI_PLATFORM_IDE_INIT_PROTOCOL);\r
-\r
-\r
-//\r
-// Interface structure for the Platform IDE Init Protocol\r
-//\r
-typedef struct _EFI_PLATFORM_IDE_INIT_PROTOCOL {\r
- BOOLEAN SmartMode;\r
-} EFI_PLATFORM_IDE_INIT_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiPlatformIdeInitProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- SetupMode.h\r
-\r
-Abstract:\r
-\r
- EFI Setup Mode\r
-\r
-Revision History\r
-\r
-**/\r
-\r
-#ifndef _EFI_SETUP_MODE_H_\r
-#define _EFI_SETUP_MODE_H_\r
-\r
-//\r
-// Global ID for the Setup Mode\r
-//\r
-#define EFI_PLATFORM_BOOT_MODE_GUID \\r
- { 0xce845704, 0x1683, 0x4d38, 0xa4, 0xf9, 0x7d, 0xb, 0x50, 0x77, 0x57, 0x93 }\r
-\r
-#define EFI_NORMAL_SETUP_GUID \\r
- { 0xec87d643, 0xeba4, 0x4bb5, 0xa1, 0xe5, 0x3f, 0x3e, 0x36, 0xb2, 0xd, 0xa9 }\r
-\r
-#define EFI_NORMAL_SETUP_RESET_NAME L"Reset"\r
-\r
-enum {\r
- //\r
- // This means: "whatever reset defaults in setup does"\r
- //\r
- SetupDataResetNormal = 0,\r
-\r
- //\r
- // This means: "the defaults built into the BIOS"\r
- //\r
- SetupDataResetStandard = 1,\r
-\r
- //\r
- // This means: "the manufacturing mode defaults"\r
- //\r
- SetupDataResetManufacturing = 2,\r
-\r
- //\r
- // This means: "the oem defaults"\r
- //\r
- SetupDataResetOem = 3,\r
-};\r
-\r
-//\r
-// PlatformBootMode types\r
-//\r
-#define PLATFORM_NORMAL_MODE 0x01\r
-#define PLATFORM_SAFE_MODE 0x02\r
-#define PLATFORM_RECOVERY_MODE 0x04\r
-#define PLATFORM_MANUFACTURING_MODE 0x08\r
-#define PLATFORM_BACK_TO_BIOS_MODE 0x10\r
-\r
-extern EFI_GUID gEfiPlatformBootModeGuid;\r
-extern EFI_GUID gEfiNormalSetupGuid;\r
-extern CHAR16 gEfiNormalSetupName[];\r
-extern CHAR16 gEfiInSetupName[];\r
-extern CHAR16 gEfiSystemPasswordName[];\r
-\r
-typedef struct {\r
- EFI_GUID SetupGuid;\r
- CHAR16 SetupName[0x20]; // Maximum "Setup" Name\r
- UINT32 PlatformBootMode;\r
-} EFI_PLATFORM_SETUP_ID;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- SmbiosSlotPopulation.h\r
-\r
-Abstract:\r
-\r
- EFI SMBIOS slot structure control code.\r
-\r
-GUID:\r
- {EF7BF7D6-F8FF-4a76-8247-C0D0D1CC49C0}\r
- 0xef7bf7d6, 0xf8ff, 0x4a76, 0x82, 0x47, 0xc0, 0xd0, 0xd1, 0xcc, 0x49, 0xc0\r
-\r
-Revision History\r
-\r
-**/\r
-\r
-#ifndef _EFI_SMBIOS_SLOT_POPULATION_H_\r
-#define _EFI_SMBIOS_SLOT_POPULATION_H_\r
-\r
-//\r
-// Slot Population Protocol GUID\r
-//\r
-#define EFI_SMBIOS_SLOT_POPULATION_GUID \\r
- { 0xef7bf7d6, 0xf8ff, 0x4a76, 0x82, 0x47, 0xc0, 0xd0, 0xd1, 0xcc, 0x49, 0xc0 }\r
-\r
-typedef struct {\r
- UINT16 SmbiosSlotId; // SMBIOS Slot ID\r
- BOOLEAN InUse; // Does the slot have a card in it\r
- BOOLEAN Disabled; // Should the slot information be in SMBIOS\r
-} EFI_SMBIOS_SLOT_ENTRY;\r
-\r
-typedef struct {\r
- UINT32 NumberOfEntries;\r
- EFI_SMBIOS_SLOT_ENTRY *SlotEntries;\r
-} EFI_SMBIOS_SLOT_POPULATION_INFO;\r
-\r
-extern EFI_GUID gEfiSmbiosSlotPopulationGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- Speaker.h\r
-\r
-Abstract:\r
-\r
- EFI Speaker Interface Protocol\r
-\r
-Revision History\r
-\r
-**/\r
-\r
-#ifndef _EFI_SPEAKER_H\r
-#define _EFI_SPEAKER_H\r
-\r
-//\r
-// Global Id for Speaker Interface\r
-//\r
-#define EFI_SPEAKER_INTERFACE_PROTOCOL_GUID \\r
- { \\r
- 0x400b4476, 0x3081, 0x11d6, 0x87, 0xed, 0x00, 0x06, 0x29, 0x45, 0xc3, 0xb9 \\r
- }\r
-\r
-typedef struct _EFI_SPEAKER_IF_PROTOCOL EFI_SPEAKER_IF_PROTOCOL;\r
-\r
-//\r
-// Beep Code\r
-//\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_GENERATE_BEEP) (\r
- IN EFI_SPEAKER_IF_PROTOCOL * This,\r
- IN UINTN NumberOfBeep,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimeInterval\r
- );\r
-\r
-//\r
-// Set Frequency\r
-//\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_SPEAKER_SET_FREQUENCY) (\r
- IN EFI_SPEAKER_IF_PROTOCOL * This,\r
- IN UINT16 Frequency\r
- );\r
-\r
-//\r
-// Protocol definition\r
-//\r
-struct _EFI_SPEAKER_IF_PROTOCOL {\r
- EFI_SPEAKER_SET_FREQUENCY SetSpeakerToneFrequency;\r
- EFI_GENERATE_BEEP GenerateBeep;\r
-} ;\r
-\r
-extern EFI_GUID gEfiSpeakerInterfaceProtocolGuid;\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- TcoReset.h\r
-\r
-Abstract:\r
-\r
- Protocol to communicate with ICH TCO.\r
-\r
-GUID Info:\r
- {A6A79162-E325-4c30-BCC3-59373064EFB3}\r
- 0xa6a79162, 0xe325, 0x4c30, 0xbc, 0xc3, 0x59, 0x37, 0x30, 0x64, 0xef, 0xb3);\r
-\r
-\r
---*/\r
-\r
-#ifndef _TCO_RESET_H_\r
-#define _TCO_RESET_H_\r
-\r
-\r
-#define EFI_TCO_RESET_PROTOCOL_GUID \\r
- {0xa6a79162, 0xe325, 0x4c30, 0xbc, 0xc3, 0x59, 0x37, 0x30, 0x64, 0xef, 0xb3}\r
-\r
-typedef struct _EFI_TCO_RESET_PROTOCOL EFI_TCO_RESET_PROTOCOL;\r
-\r
-/**\r
- Enables the TCO timer to reset the system in case of a system hang. This is\r
- used when writing the clock registers.\r
-\r
- @param[in] RcrbGcsSaveValue This is the value of the RCRB GCS register before it is\r
- changed by this procedure. This will be used to restore\r
- the settings of this register in PpiDisableTcoReset.\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_TCO_RESET_PROTOCOL_ENABLE_TCO_RESET) (\r
- IN UINT32 *RcrbGcsSaveValue\r
- );\r
-\r
-/**\r
- Disables the TCO timer. This is used after writing the clock registers.\r
-\r
- @param[in] RcrbGcsRestoreValue Value saved in PpiEnableTcoReset so that it can\r
- restored.\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_TCO_RESET_PROTOCOL_DISABLE_TCO_RESET) (\r
- OUT UINT32 RcrbGcsRestoreValue\r
- );\r
-\r
-typedef struct _EFI_TCO_RESET_PROTOCOL {\r
- EFI_TCO_RESET_PROTOCOL_ENABLE_TCO_RESET EnableTcoReset;\r
- EFI_TCO_RESET_PROTOCOL_DISABLE_TCO_RESET DisableTcoReset;\r
-} EFI_TCO_RESET_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiTcoResetProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- Tpm.h\r
-\r
-Abstract:\r
-\r
-\r
---*/\r
-\r
-#ifndef __EFI_TPM_MP_DRIVER_PROTOCOL_H__\r
-#define __EFI_TPM_MP_DRIVER_PROTOCOL_H__\r
-\r
-\r
-#define EFI_TPM_MP_DRIVER_PROTOCOL_GUID \\r
- { 0xde161cfe, 0x1e60, 0x42a1, 0x8c, 0xc3, 0xee, 0x7e, 0xf0, 0x73, 0x52, 0x12 }\r
-\r
-\r
-EFI_FORWARD_DECLARATION (EFI_TPM_MP_DRIVER_PROTOCOL);\r
-\r
-#define TPM_DRIVER_STATUS 0\r
-#define TPM_DEVICE_STATUS 1\r
-\r
-#define TPM_DRIVER_OK 0\r
-#define TPM_DRIVER_FAILED 1\r
-#define TPM_DRIVER_NOT_OPENED 2\r
-#define TPM_DEVICE_OK 0\r
-#define TPM_DEVICE_UNRECOVERABLE 1\r
-#define TPM_DEVICE_RECOVERABLE 2\r
-#define TPM_DEVICE_NOT_FOUND 3\r
-\r
-//\r
-// Prototypes for the TPM MP Driver Protocol\r
-//\r
-\r
-/**\r
- This service Open the TPM interface\r
-\r
- @param[in] This A pointer to the EFI_TPM_MP_DRIVER_PROTOCOL.\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
- @retval EFI_NOT_FOUND The component was not running\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_TPM_MP_INIT) (\r
- IN EFI_TPM_MP_DRIVER_PROTOCOL *This\r
- );\r
-\r
-/**\r
- This service close the TPM interface and deactivate TPM\r
-\r
- @param[in] This A pointer to the EFI_TPM_MP_DRIVER_PROTOCOL.\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
- @retval EFI_NOT_FOUND The component was not running\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_TPM_MP_CLOSE) (\r
- IN EFI_TPM_MP_DRIVER_PROTOCOL *This\r
- );\r
-\r
-/**\r
- This service get the current status infomation of TPM\r
-\r
- @param[in] This A pointer to the EFI_TPM_MP_DRIVER_PROTOCOL.\r
- @param[in] ReqStatusType Requested type of status information, driver or device.\r
- @param[in] Status Pointer to the returned status.\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
- @retval EFI_INVALID_PARAMETER One or more of the parameters are incorrect\r
- @retval EFI_BUFFER_TOO_SMALL The receive buffer is too small\r
- @retval EFI_NOT_FOUND The component was not running\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_TPM_MP_GET_STATUS_INFO) (\r
- IN EFI_TPM_MP_DRIVER_PROTOCOL *This,\r
- IN UINT32 ReqStatusType,\r
- OUT UINT32 *Status\r
- );\r
-\r
-/**\r
- This service transmit data to the TPM and get response from TPM\r
-\r
- @param[in] This A pointer to the EFI_TPM_MP_DRIVER_PROTOCOL.\r
- @param[in] TransmitBuf Pointer to a buffer containing TPM transmit data.\r
- @param[in] TransmitBufLen Sizeof TPM input buffer in bytes.\r
- @param[in] ReceiveBuf Pointer to a buffer containing TPM receive data.\r
- @param[in] ReceiveBufLen On input, size of TPM receive buffer in bytes.\r
- On output, number of bytes written.\r
-\r
- @retval EFI_SUCCESS Operation completed successfully\r
- @retval EFI_DEVICE_ERROR The command was unsuccessful\r
- @retval EFI_INVALID_PARAMETER One or more of the parameters are incorrect\r
- @retval EFI_BUFFER_TOO_SMALL The receive buffer is too small\r
- @retval EFI_NOT_FOUND The component was not running\r
-\r
-**/\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_TPM_MP_TRANSMIT) (\r
- IN EFI_TPM_MP_DRIVER_PROTOCOL *This,\r
- IN UINT8 *TransmitBuffer,\r
- IN UINT32 TransmitBufferLen,\r
- OUT UINT8 *ReceiveBuf,\r
- IN OUT UINT32 *ReceiveBufLen\r
- );\r
-\r
-\r
-\r
-typedef struct _EFI_TPM_MP_DRIVER_PROTOCOL {\r
- EFI_TPM_MP_INIT Init;\r
- EFI_TPM_MP_CLOSE Close;\r
- EFI_TPM_MP_GET_STATUS_INFO GetStatusInfo;\r
- EFI_TPM_MP_TRANSMIT Transmit;\r
-} EFI_TPM_MP_DRIVER_PROTOCOL;\r
-\r
-extern EFI_GUID gEfiTpmMpDriverProtocolGuid;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
- UsbPolicy.h\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#ifndef _USB_POLICY_H_\r
-#define _USB_POLICY_H_\r
-\r
-EFI_FORWARD_DECLARATION (EFI_USB_POLICY_PROTOCOL);\r
-\r
-#define USB_POLICY_GUID \\r
- {\\r
- 0xf617b358, 0x12cf, 0x414a, 0xa0, 0x69, 0x60, 0x67, 0x7b, 0xda, 0x13, 0xb4\\r
- }\r
-\r
-#define TIANO_CODE_BASE 0x00\r
-#define ICBD_CODE_BASE 0x01\r
-\r
-#define ATUO_TYPE 0x00\r
-#define USB_FDD_TYPE 0x01\r
-#define HDD_TYPE 0x02\r
-#define ZIP_TYPE 0x03\r
-#define CDROM_TYPE 0x04\r
-#define SIZE_TYPE 0x05\r
-\r
-#define ZIP_FDD 0x80\r
-\r
-#define FDD_EMULATION 0x00\r
-#define HDD_EMULATION 0x01\r
-\r
-#define HIGH_SPEED 0x00\r
-#define FULL_SPEED 0x01\r
-#define SUPER_SPEED 0x02\r
-\r
-#define LEGACY_KB_EN 0x01\r
-#define LEGACY_KB_DIS 0x00\r
-#define LEGACY_MS_EN 0x01\r
-#define LEGACY_MS_DIS 0x00\r
-#define LEGACY_USB_EN 0x00\r
-#define LEGACY_USB_DIS 0x01\r
-#define LEGACY_FREE_SUPP 0x01\r
-#define LEGACY_FREE_UN_SUPP 0x00\r
-#define LEGACY_PERIOD_SUPP 0x01\r
-#define LEGACY_PERIOD_UN_SUPP 0x00\r
-\r
-#define LEGACY_USB_TIME_TUE_ENABLE 0x01\r
-#define LEGACY_USB_TIME_TUE_DISABLE 0x00\r
-#define USB_HAVE_HUB_INTERNEL 0x01\r
-#define USB_NOT_HAVE_HUB_INTERNEL 0x00\r
-\r
-#define USB_POLICY_PROTOCOL_REVISION_1 1\r
-#define USB_POLICY_PROTOCOL_REVISION_2 2\r
-\r
-#ifndef __GNUC__\r
-#pragma warning ( disable : 4306 )\r
-#pragma warning ( disable : 4054 )\r
-#endif\r
-\r
-#define GET_USB_CFG (UsbCfg);\\r
- do{\\r
- UINT16 *pSegOfEbda;\\r
- UINT32 mToEbda;\\r
- pSegOfEbda = (UINT16 *)(UINTN)0x40E;\\r
- mToEbda = (UINT32)(((UINTN)(*pSegOfEbda) << 4) + 0x80);\\r
- UsbCfg = (USB_CFG *)(UINTN)mToEbda;\\r
- }while(0);\r
-\r
-#pragma pack(1)\r
-typedef struct {\r
- UINT8 HasUSBKeyboard:1;\r
- UINT8 HasUSBMouse:1;\r
- UINT8 LegacyFreeSupport:1;\r
- UINT8 UsbOperationMode:1;\r
- UINT8 LegacyKBEnable:1;\r
- UINT8 LegacyMSEnable:1;\r
- UINT8 USBPeriodSupport:1;\r
- UINT8 Reserved:1;\r
-} USB_DEVICE_INFOR;\r
-\r
-typedef struct {\r
- UINT8 Codebase;\r
- UINT8 USBHDDForceType;\r
- UINT8 Configurated;\r
- UINT8 LpcAcpiBase;\r
- UINT8 AcpiTimerReg;\r
- UINT8 Reserved1[0x01];\r
- UINT8 LegacyUsbEnable;\r
- USB_DEVICE_INFOR UsbDeviceInfor;\r
- UINT16 UsbEmulationSize;\r
- UINT8 Reserved2[0x06];\r
-} USB_CFG;\r
-#pragma pack()\r
-\r
-typedef struct _EFI_USB_POLICY_PROTOCOL{\r
- UINT8 Version;\r
- UINT8 UsbMassStorageEmulationType; // 1: FDD_Type; 2: HDD_Type; other:Auto_Type*\r
- UINT8 UsbOperationMode; // 0: High_Speed; 1: Full_Speed;\r
- UINT8 LegacyKBEnable; // 0: Disabled; 1: Enabled*\r
- UINT8 LegacyMSEnable; // 0: Disabled; 1: Enabled*\r
- UINT8 USBPeriodSupport; // 0; Unsupport; 1: Support\r
- UINT8 LegacyUsbEnable; // 1: Disabled; 0: Enabled*\r
- UINT8 LegacyFreeSupport; // 0: Unsupport; 1: Support\r
- UINT8 CodeBase;\r
- UINT8 LpcAcpiBase; // 40h(default)\r
- UINT8 AcpiTimerReg;\r
- UINT8 UsbTimeTue;\r
- UINT8 InternelHubExist; // 1: Host have internel hub on board; 0: No internel hub on board\r
- UINT8 EnumWaitPortStableStall; // Value for wait port stable when enum a new dev.\r
- UINT16 UsbEmulationSize; // Mbytes.\r
- UINT8 UsbZipEmulationType;\r
- UINT8 Reserved[3]; // Reserved fields for future expansion w/o protocol change\r
-} EFI_USB_POLICY_PROTOCOL;\r
-\r
-extern EFI_GUID gUsbPolicyGuid;\r
-\r
-#endif\r
+++ /dev/null
-/** \r
- Copyright (c) 2009 - 2013, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- VlvPlatformPolicy.h\r
-\r
-Abstract:\r
-\r
- Interface definition details between MCH and platform drivers during DXE phase.\r
-\r
---*/\r
-\r
-#ifndef _VLV_PLATFORM_POLICY_H_\r
-#define _VLV_PLATFORM_POLICY_H_\r
-\r
-//\r
-// VLV Policy provided by platform for DXE phase {5BAB88BA-E0E2-4674-B6AD-B812F6881CD6}\r
-//\r
-#define DXE_VLV_PLATFORM_POLICY_GUID \\r
- {0x5bab88ba, 0xe0e2, 0x4674, 0xb6, 0xad, 0xb8, 0x12, 0xf6, 0x88, 0x1c, 0xd6}\r
-\r
-//\r
-// Extern the GUID for protocol users.\r
-//\r
-extern EFI_GUID gDxeVlvPlatformPolicyGuid;\r
-\r
-//\r
-// Protocol revision number\r
-// Any backwards compatible changes to this protocol will result in an update in the revision number\r
-// Major changes will require publication of a new protocol\r
-//\r
-#define DXE_VLV_PLATFORM_POLICY_PROTOCOL_REVISION 0\r
-\r
-\r
-typedef struct {\r
- UINT8 PFITStatus;\r
- UINT8 IgdTheramlSupport;\r
- UINT8 ALSEnabled;\r
- UINT8 LidStatus;\r
-} IGD_PANEL_FEATURES;\r
-\r
-typedef struct {\r
- UINT8 Reserved00; \r
- UINT8 Reserved01; \r
- UINT16 Reserved02; \r
- UINT16 Reserved03; \r
- UINT16 Reserved04; \r
- UINT16 Reserved05; \r
- UINT16 Reserved06; \r
- UINT16 Reserved07; \r
- UINT16 Reserved08; \r
- UINT16 Reserved09; \r
- UINT16 Reserved0A; \r
- UINT16 Reserved0B;\r
- UINT16 Reserved0C;\r
- UINT16 Reserved0D;\r
- UINT8 Reserved0E;\r
- UINT8 Reserved0F;\r
- UINT32 Reserved10;\r
- UINT32 Reserved11;\r
- UINT32 Reserved12;\r
- UINT32 Reserved13;\r
- UINT32 Reserved14;\r
- UINT8 Reserved15;\r
- UINT8 Reserved16;\r
-} DPTF_SETTINGS;\r
-\r
-//\r
-// MCH DXE Platform Policiy ==================================================\r
-//\r
-\r
-#define NO_AUDIO 0\r
-#define HD_AUDIO 1\r
-#define LPE_AUDIO 2\r
-\r
-typedef struct _DXE_VLV_PLATFORM_POLICY_PROTOCOL {\r
- UINT8 Revision;\r
- IGD_PANEL_FEATURES IgdPanelFeatures;\r
- DPTF_SETTINGS Reserved;\r
- UINT8 GraphicReserve00;\r
- UINT8 GraphicsPerfAnalyzers;\r
- UINT8 PwmReserved00;\r
- UINT8 PwmReserved01; \r
- UINT8 PmSupport;\r
- UINT8 GraphicReserve01;\r
- UINT8 GfxPause;\r
- UINT8 GraphicsFreqReq;\r
- UINT8 GraphicReserve03;\r
- UINT8 GraphicReserve02;\r
- UINT8 GraphicReserve04;\r
- UINT8 PavpMode;\r
- UINT8 GraphicReserve05;\r
- UINT8 UlClockGating;\r
- UINT8 IdleReserve;\r
- UINT8 AudioTypeSupport;\r
- UINT8 GraphicReserve06;\r
-} DXE_VLV_PLATFORM_POLICY_PROTOCOL;\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- SetupMode.h\r
-\r
-Abstract:\r
-\r
- EFI Setup Mode\r
-\r
-\r
-\r
---*/\r
-\r
-#ifndef _EFI_SETUP_MODE_H_\r
-#define _EFI_SETUP_MODE_H_\r
-\r
-//\r
-// Global ID for the Setup Mode\r
-//\r
-#define EFI_PLATFORM_BOOT_MODE_GUID \\r
- { 0xce845704, 0x1683, 0x4d38, 0xa4, 0xf9, 0x7d, 0xb, 0x50, 0x77, 0x57, 0x93 }\r
-\r
-#define EFI_NORMAL_SETUP_GUID \\r
- { 0xec87d643, 0xeba4, 0x4bb5, 0xa1, 0xe5, 0x3f, 0x3e, 0x36, 0xb2, 0xd, 0xa9 }\r
-\r
-#define EFI_NORMAL_SETUP_RESET_NAME L"Reset"\r
-\r
-enum {\r
- //\r
- // This means: "whatever reset defaults in setup does"\r
- //\r
- SetupDataResetNormal = 0,\r
-\r
- //\r
- // This means: "the defaults built into the BIOS"\r
- //\r
- SetupDataResetStandard = 1,\r
-\r
- //\r
- // This means: "the manufacturing mode defaults"\r
- //\r
- SetupDataResetManufacturing = 2,\r
-\r
- //\r
- // This means: "the oem defaults"\r
- //\r
- SetupDataResetOem = 3,\r
-};\r
-\r
-//\r
-// PlatformBootMode types\r
-//\r
-#define PLATFORM_NORMAL_MODE 0x01\r
-#define PLATFORM_SAFE_MODE 0x02\r
-#define PLATFORM_RECOVERY_MODE 0x04\r
-#define PLATFORM_MANUFACTURING_MODE 0x08\r
-#define PLATFORM_BACK_TO_BIOS_MODE 0x10\r
-\r
-extern EFI_GUID gEfiPlatformBootModeGuid;\r
-\r
-#define NORMAL_SETUP_NAME L"Setup"\r
-#define IN_SETUP_NAME L"InSetup"\r
-#define SYSTEM_PASSWORD_NAME L"SystemPassword"\r
-#define BOOT_TIME_NAME L"BootTime"\r
-\r
-extern EFI_GUID gEfiNormalSetupGuid;\r
-extern CHAR16 gEfiNormalSetupName[];\r
-extern CHAR16 gEfiInSetupName[];\r
-extern CHAR16 gEfiSystemPasswordName[];\r
-\r
-typedef struct {\r
- EFI_GUID SetupGuid;\r
- CHAR16 SetupName[0x20]; // Maximum "Setup" Name\r
- UINT32 PlatformBootMode;\r
-} EFI_PLATFORM_SETUP_ID;\r
-\r
-#endif\r
+++ /dev/null
-\ 2\e\93.ì\812Â¥H\81\aß\8a\8bÃ<]\b
\ No newline at end of file
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2011 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- BiosIdLib.c\r
-\r
-Abstract:\r
-\r
- Boot service DXE BIOS ID library implementation.\r
-\r
- These functions in this file can be called during DXE and cannot be called during runtime\r
- or in SMM which should use a RT or SMM library.\r
-\r
---*/\r
-\r
-#include <PiDxe.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-\r
-#include <Library/BiosIdLib.h>\r
-#include <Guid/BiosId.h>\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include <Protocol/LoadedImage.h>\r
-\r
-\r
-EFI_STATUS\r
-GetImageFromFv (\r
- IN EFI_FIRMWARE_VOLUME2_PROTOCOL *Fv,\r
- IN EFI_GUID *NameGuid,\r
- IN EFI_SECTION_TYPE SectionType,\r
- OUT VOID **Buffer,\r
- OUT UINTN *Size\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_FV_FILETYPE FileType;\r
- EFI_FV_FILE_ATTRIBUTES Attributes;\r
- UINT32 AuthenticationStatus;\r
-\r
- //\r
- // Read desired section content in NameGuid file\r
- //\r
- *Buffer = NULL;\r
- *Size = 0;\r
- Status = Fv->ReadSection (\r
- Fv,\r
- NameGuid,\r
- SectionType,\r
- 0,\r
- Buffer,\r
- Size,\r
- &AuthenticationStatus\r
- );\r
-\r
- if (EFI_ERROR (Status) && (SectionType == EFI_SECTION_TE)) {\r
- //\r
- // Try reading PE32 section, since the TE section does not exist\r
- //\r
- *Buffer = NULL;\r
- *Size = 0;\r
- Status = Fv->ReadSection (\r
- Fv,\r
- NameGuid,\r
- EFI_SECTION_PE32,\r
- 0,\r
- Buffer,\r
- Size,\r
- &AuthenticationStatus\r
- );\r
- }\r
-\r
- if (EFI_ERROR (Status) &&\r
- ((SectionType == EFI_SECTION_TE) || (SectionType == EFI_SECTION_PE32))) {\r
- //\r
- // Try reading raw file, since the desired section does not exist\r
- //\r
- *Buffer = NULL;\r
- *Size = 0;\r
- Status = Fv->ReadFile (\r
- Fv,\r
- NameGuid,\r
- Buffer,\r
- Size,\r
- &FileType,\r
- &Attributes,\r
- &AuthenticationStatus\r
- );\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-GetImageEx (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_GUID *NameGuid,\r
- IN EFI_SECTION_TYPE SectionType,\r
- OUT VOID **Buffer,\r
- OUT UINTN *Size,\r
- BOOLEAN WithinImageFv\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN HandleCount;\r
- UINTN Index;\r
- EFI_LOADED_IMAGE_PROTOCOL *LoadedImage;\r
-\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *ImageFv;\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *Fv;\r
-\r
-\r
- if (ImageHandle == NULL && WithinImageFv) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = EFI_NOT_FOUND;\r
- ImageFv = NULL;\r
- if (ImageHandle != NULL) {\r
- Status = gBS->HandleProtocol (\r
- ImageHandle,\r
- &gEfiLoadedImageProtocolGuid,\r
- (VOID **) &LoadedImage\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- Status = gBS->HandleProtocol (\r
- LoadedImage->DeviceHandle,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **) &ImageFv\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = GetImageFromFv (ImageFv, NameGuid, SectionType, Buffer, Size);\r
- }\r
- }\r
-\r
- if (Status == EFI_SUCCESS || WithinImageFv) {\r
- return Status;\r
- }\r
-\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Find desired image in all Fvs\r
- //\r
- for (Index = 0; Index < HandleCount; ++Index) {\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID**)&Fv\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- gBS->FreePool(HandleBuffer);\r
- return Status;\r
- }\r
-\r
- if (ImageFv != NULL && Fv == ImageFv) {\r
- continue;\r
- }\r
-\r
- Status = GetImageFromFv (Fv, NameGuid, SectionType, Buffer, Size);\r
-\r
- if (!EFI_ERROR (Status)) {\r
- break;\r
- }\r
- }\r
- gBS->FreePool(HandleBuffer);\r
-\r
- //\r
- // Not found image\r
- //\r
- if (Index == HandleCount) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function returns BIOS ID by searching HOB or FV.\r
-\r
- @param BiosIdImage The BIOS ID got from HOB or FV.\r
-\r
- @retval EFI_SUCCESS All parameters were valid and BIOS ID has been got.\r
- @retval EFI_NOT_FOUND BiosId image is not found, and no parameter will be modified.\r
- @retval EFI_INVALID_PARAMETER The parameter is NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-GetBiosId (\r
- OUT BIOS_ID_IMAGE *BiosIdImage\r
- )\r
-\r
-{\r
- EFI_STATUS Status;\r
- VOID *Address = NULL;\r
- UINTN Size = 0;\r
-\r
- DEBUG ((EFI_D_INFO, "Get BIOS ID from FV\n"));\r
-\r
- Status = GetImageEx (\r
- NULL,\r
- &gEfiBiosIdGuid,\r
- EFI_SECTION_RAW,\r
- &Address,\r
- &Size,\r
- FALSE\r
- );\r
-\r
- if (Status == EFI_SUCCESS) {\r
- //\r
- // BiosId image is present in FV\r
- //\r
- if (Address != NULL) {\r
- Size = sizeof (BIOS_ID_IMAGE);\r
- gBS->CopyMem (\r
- (void *) BiosIdImage,\r
- Address,\r
- Size\r
- );\r
- //\r
- // GetImage () allocated buffer for Address, now clear it.\r
- //\r
- gBS->FreePool (Address);\r
-\r
- DEBUG ((EFI_D_INFO, "Get BIOS ID from FV successfully\n"));\r
- DEBUG ((EFI_D_INFO, "BIOS ID: %s\n", (CHAR16 *) (&(BiosIdImage->BiosIdString))));\r
-\r
- return EFI_SUCCESS;\r
- }\r
- }\r
- return EFI_NOT_FOUND;\r
-}\r
-\r
-/**\r
- This function returns the Version & Release Date and Time by getting and converting\r
- BIOS ID.\r
-\r
- @param BiosVersion The Bios Version out of the conversion.\r
- @param BiosReleaseDate The Bios Release Date out of the conversion.\r
- @param BiosReleaseTime - The Bios Release Time out of the conversion.\r
-\r
- @retval EFI_SUCCESS - BIOS Version & Release Date and Time have been got successfully.\r
- @retval EFI_NOT_FOUND - BiosId image is not found, and no parameter will be modified.\r
- @retval EFI_INVALID_PARAMETER - All the parameters are NULL.\r
-\r
-**/\r
-EFI_STATUS\r
-GetBiosVersionDateTime (\r
- OUT CHAR16 *BiosVersion, OPTIONAL\r
- OUT CHAR16 *BiosReleaseDate, OPTIONAL\r
- OUT CHAR16 *BiosReleaseTime OPTIONAL\r
- )\r
-{\r
- EFI_STATUS Status;\r
- BIOS_ID_IMAGE BiosIdImage;\r
-\r
- if ((BiosVersion == NULL) && (BiosReleaseDate == NULL) && (BiosReleaseTime == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = GetBiosId (&BiosIdImage);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- if (BiosVersion != NULL) {\r
- //\r
- // Fill the BiosVersion data from the BIOS ID.\r
- //\r
- StrCpy (BiosVersion, (CHAR16 *) (&(BiosIdImage.BiosIdString)));\r
- }\r
-\r
- if (BiosReleaseDate != NULL) {\r
- //\r
- // Fill the build timestamp date from the BIOS ID in the "MM/DD/YY" format.\r
- //\r
- BiosReleaseDate[0] = BiosIdImage.BiosIdString.TimeStamp[2];\r
- BiosReleaseDate[1] = BiosIdImage.BiosIdString.TimeStamp[3];\r
- BiosReleaseDate[2] = (CHAR16) ((UINT8) ('/'));\r
-\r
- BiosReleaseDate[3] = BiosIdImage.BiosIdString.TimeStamp[4];\r
- BiosReleaseDate[4] = BiosIdImage.BiosIdString.TimeStamp[5];\r
- BiosReleaseDate[5] = (CHAR16) ((UINT8) ('/'));\r
-\r
- //\r
- // Add 20 for SMBIOS table\r
- // Current Linux kernel will misjudge 09 as year 0, so using 2009 for SMBIOS table\r
- //\r
- BiosReleaseDate[6] = '2';\r
- BiosReleaseDate[7] = '0';\r
- BiosReleaseDate[8] = BiosIdImage.BiosIdString.TimeStamp[0];\r
- BiosReleaseDate[9] = BiosIdImage.BiosIdString.TimeStamp[1];\r
-\r
- BiosReleaseDate[10] = (CHAR16) ((UINT8) ('\0'));\r
- }\r
-\r
- if (BiosReleaseTime != NULL) {\r
-\r
- //\r
- // Fill the build timestamp time from the BIOS ID in the "HH:MM" format.\r
- //\r
-\r
- BiosReleaseTime[0] = BiosIdImage.BiosIdString.TimeStamp[6];\r
- BiosReleaseTime[1] = BiosIdImage.BiosIdString.TimeStamp[7];\r
- BiosReleaseTime[2] = (CHAR16) ((UINT8) (':'));\r
-\r
- BiosReleaseTime[3] = BiosIdImage.BiosIdString.TimeStamp[8];\r
- BiosReleaseTime[4] = BiosIdImage.BiosIdString.TimeStamp[9];\r
-\r
- BiosReleaseTime[5] = (CHAR16) ((UINT8) ('\0'));\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-#/*++\r
-#\r
-# Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-\r
-#\r
-# Module Name:\r
-#\r
-# BiosIdLib.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file for BIOS ID library\r
-#\r
-#--*/\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = BiosIdLib\r
- FILE_GUID = 98546145-64F1-4d2e-814F-6BF963DB7930\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = BiosIdLib\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
-\r
-[Sources]\r
- BiosIdLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- HobLib\r
-\r
-[Guids]\r
- gEfiBiosIdGuid\r
-\r
-[Protocols]\r
- gEfiLoadedImageProtocolGuid\r
- gEfiFirmwareVolume2ProtocolGuid\r
-\r
-[Depex]\r
- gEfiLoadedImageProtocolGuid AND\r
- gEfiFirmwareVolume2ProtocolGuid\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-# Module Name:\r
-#\r
-# CpuIA32Lib.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file for the Cpu IA32 library.\r
-#\r
-#--*/\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = CpuIA32Lib\r
- FILE_GUID = 98546178-64F1-4d2e-814F-6BF963DB7930\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = CpuIA32Lib\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
-\r
-[Sources]\r
- EfiCpuVersion.c\r
-\r
-[Sources.IA32]\r
- IA32/CpuIA32.c\r
-\r
-[Sources.X64]\r
- X64/Cpu.asm\r
- X64/Cpu.S\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- EfiCpuVersion.c\r
-\r
-Abstract:\r
-\r
- Provide cpu version extract considering extended family & model ID.\r
---*/\r
-\r
-#include <Library/CpuIA32.h>\r
-\r
-/**\r
- Extract CPU detail version infomation\r
-\r
- @param FamilyId FamilyId, including ExtendedFamilyId\r
- @param Model Model, including ExtendedModel\r
- @param SteppingId SteppingId\r
- @param Processor Processor\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EfiCpuVersion (\r
- IN OUT UINT16 *FamilyId, OPTIONAL\r
- IN OUT UINT8 *Model, OPTIONAL\r
- IN OUT UINT8 *SteppingId, OPTIONAL\r
- IN OUT UINT8 *Processor OPTIONAL\r
- )\r
-\r
-{\r
- EFI_CPUID_REGISTER Register;\r
- UINT8 TempFamilyId;\r
-\r
- EfiCpuid (EFI_CPUID_VERSION_INFO, &Register);\r
-\r
- if (SteppingId != NULL) {\r
- *SteppingId = (UINT8) (Register.RegEax & 0xF);\r
- }\r
-\r
- if (Processor != NULL) {\r
- *Processor = (UINT8) ((Register.RegEax >> 12) & 0x3);\r
- }\r
-\r
- if (Model != NULL || FamilyId != NULL) {\r
- TempFamilyId = (UINT8) ((Register.RegEax >> 8) & 0xF);\r
-\r
- if (Model != NULL) {\r
- *Model = (UINT8) ((Register.RegEax >> 4) & 0xF);\r
- if (TempFamilyId == 0x6 || TempFamilyId == 0xF) {\r
- *Model = (UINT8) (*Model | ((Register.RegEax >> 12) & 0xF0));\r
- }\r
- }\r
-\r
- if (FamilyId != NULL) {\r
- *FamilyId = TempFamilyId;\r
- if (TempFamilyId == 0xF) {\r
- *FamilyId = (UINT8 ) (*FamilyId + (UINT16) ((Register.RegEax >> 20) & 0xFF));\r
- }\r
- }\r
- }\r
-}\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#Module Name:\r
-#\r
-# CpuIA32.c\r
-#\r
-#Abstract:\r
-#\r
-#--*/\r
-\r
-##include "CpuIA32.h"\r
-#include "EfiBind.h"\r
-\r
-#---------------------------------------------------------------------------\r
- .586p:\r
- #.MODEL flat,C\r
- .code:\r
-\r
-#---------------------------------------------------------------------------\r
-\r
-.globl ASM_PFX(EfiHalt)\r
-.globl ASM_PFX(EfiWbinvd)\r
-.globl ASM_PFX(EfiInvd)\r
-.globl ASM_PFX(EfiCpuid)\r
-.globl ASM_PFX(EfiReadMsr)\r
-.globl ASM_PFX(EfiWriteMsr)\r
-.globl ASM_PFX(EfiReadTsc)\r
-.globl ASM_PFX(EfiDisableCache)\r
-.globl ASM_PFX(EfiEnableCache)\r
-.globl ASM_PFX(EfiGetEflags)\r
-.globl ASM_PFX(EfiDisableInterrupts)\r
-.globl ASM_PFX(EfiEnableInterrupts)\r
-.globl ASM_PFX(EfiCpuidExt)\r
-\r
-\r
-#VOID\r
-#EfiHalt (\r
-# VOID\r
-#)\r
-ASM_PFX(EfiHalt):\r
- hlt\r
- ret\r
-#EfiHalt ENDP\r
-\r
-#VOID\r
-#EfiWbinvd (\r
-# VOID\r
-#)\r
-ASM_PFX(EfiWbinvd):\r
- wbinvd\r
- ret\r
-#EfiWbinvd ENDP\r
-\r
-#VOID\r
-#EfiInvd (\r
-# VOID\r
-#)\r
-ASM_PFX(EfiInvd):\r
- invd\r
- ret\r
-#EfiInvd ENDP\r
-\r
-#VOID\r
-#EfiCpuid (IN UINT32 RegisterInEax,\r
-# OUT EFI_CPUID_REGISTER *Reg OPTIONAL)\r
-ASM_PFX(EfiCpuid):\r
- pushl %ebp\r
- movl %esp, %ebp\r
- pushl %ebx\r
- pushl %esi\r
- pushl %edi\r
- pushal\r
-\r
- movl 8(%ebp), %eax #RegisterInEax\r
- cpuid\r
- cmpl $0, 0xC(%ebp) # Reg\r
- je L1\r
- movl 0xC(%ebp), %edi # Reg\r
-\r
- movl %eax, (%edi) # Reg->RegEax\r
- movl %ebx, 4(%edi) # Reg->RegEbx\r
- movl %ecx, 8(%edi) # Reg->RegEcx\r
- movl %edx, 0xC(%edi) # Reg->RegEdx\r
-\r
-L1:\r
- popal\r
- popl %edi\r
- popl %esi\r
- popl %ebx\r
- popl %ebp\r
-\r
- ret\r
-#EfiCpuid ENDP\r
-\r
-\r
-#UINT64\r
-#EfiReadMsr (\r
-# IN UINT32 Index\r
-# );\r
-ASM_PFX(EfiReadMsr):\r
- movl 4(%esp), %ecx # Index\r
- rdmsr\r
- ret\r
-#EfiReadMsr ENDP\r
-\r
-#VOID\r
-#EfiWriteMsr (\r
-# IN UINT32 Index,\r
-# IN UINT64 Value\r
-# );\r
-ASM_PFX(EfiWriteMsr):\r
- movl 4(%esp), %ecx # Index\r
- movl 8(%esp), %eax # DWORD PTR Value[0]\r
- movl 0xC(%esp), %edx # DWORD PTR Value[4]\r
- wrmsr\r
- ret\r
-#EfiWriteMsr ENDP\r
-\r
-#UINT64\r
-#EfiReadTsc (\r
-# VOID\r
-# )\r
-ASM_PFX(EfiReadTsc):\r
- rdtsc\r
- ret\r
-#EfiReadTsc ENDP\r
-\r
-#VOID\r
-#EfiDisableCache (\r
-# VOID\r
-#)\r
-ASM_PFX(EfiDisableCache):\r
- movl %cr0, %eax\r
- bswapl %eax\r
- andb $0x60, %al\r
- cmpb $0x60, %al\r
- je L2\r
- movl %cr0, %eax\r
- orl $0x60000000, %eax\r
- movl %eax, %cr0\r
- wbinvd\r
-L2:\r
- ret\r
-#EfiDisableCache ENDP\r
-\r
-#VOID\r
-#EfiEnableCache (\r
-# VOID\r
-# )\r
-ASM_PFX(EfiEnableCache):\r
- wbinvd\r
- movl %cr0, %eax\r
- andl $0x9fffffff, %eax\r
- movl %eax, %cr0\r
- ret\r
-#EfiEnableCache ENDP\r
-\r
-#UINT32\r
-#EfiGetEflags (\r
-# VOID\r
-# )\r
-ASM_PFX(EfiGetEflags):\r
- pushfl\r
- popl %eax\r
- ret\r
-#EfiGetEflags ENDP\r
-\r
-#VOID\r
-#EfiDisableInterrupts (\r
-# VOID\r
-# )\r
-ASM_PFX(EfiDisableInterrupts):\r
- cli\r
- ret\r
-#EfiDisableInterrupts ENDP\r
-\r
-#VOID\r
-#EfiEnableInterrupts (\r
-# VOID\r
-# )\r
-ASM_PFX(EfiEnableInterrupts):\r
- sti\r
- ret\r
-#EfiEnableInterrupts ENDP\r
-\r
-#VOID\r
-#EfiCpuidExt (\r
-# IN UINT32 RegisterInEax,\r
-# IN UINT32 CacheLevel,\r
-# OUT EFI_CPUID_REGISTER *Regs\r
-# )\r
-ASM_PFX(EfiCpuidExt):\r
- push %ebx\r
- push %edi\r
- push %esi\r
- pushal\r
-\r
- movl 0x30(%esp), %eax # RegisterInEax\r
- movl 0x34(%esp), %ecx # CacheLevel\r
- cpuid\r
- movl 0x38(%esp), %edi # DWORD PTR Regs\r
-\r
- movl %eax, (%edi) # Reg->RegEax\r
- movl %ebx, 4(%edi) # Reg->RegEbx\r
- movl %ecx, 8(%edi) # Reg->RegEcx\r
- movl %edx, 0xC(%edi) # Reg->RegEdx\r
-\r
- popal\r
- pop %esi\r
- pop %edi\r
- pop %ebx\r
- ret\r
-#EfiCpuidExt ENDP\r
-\r
-\r
-\r
+++ /dev/null
-;\r
-; This file contains an 'Intel Sample Driver' and is\r
-; licensed for Intel CPUs and chipsets under the terms of your\r
-; license agreement with Intel or your vendor. This file may\r
-; be modified by the user, subject to additional terms of the\r
-; license agreement\r
-;\r
-;\r
-; Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-; \r\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-; \r\r
-;\r
-\r
-;Module Name:\r
-;\r
-; CpuIA32.c\r
-;\r
-;Abstract:\r
-;\r
-;--*/\r
-\r
-;#include "CpuIA32.h"\r
-\r
-;---------------------------------------------------------------------------\r
- .586p\r
- .model flat,C\r
- .code\r
-\r
-;---------------------------------------------------------------------------\r
-;VOID\r
-;EfiHalt (\r
-; VOID\r
-;)\r
-EfiHalt PROC C PUBLIC\r
- hlt\r
- ret\r
-EfiHalt ENDP\r
-\r
-;VOID\r
-;EfiWbinvd (\r
-; VOID\r
-;)\r
-EfiWbinvd PROC C PUBLIC\r
- wbinvd\r
- ret\r
-EfiWbinvd ENDP\r
-\r
-;VOID\r
-;EfiInvd (\r
-; VOID\r
-;)\r
-EfiInvd PROC C PUBLIC\r
- invd\r
- ret\r
-EfiInvd ENDP\r
-\r
-;VOID\r
-;EfiCpuid (IN UINT32 RegisterInEax,\r
-; OUT EFI_CPUID_REGISTER *Reg OPTIONAL)\r
-EfiCpuid PROC C PUBLIC\r
- push ebp\r
- mov ebp, esp\r
- push ebx\r
- push esi\r
- push edi\r
- pushad\r
-\r
- mov eax, dword ptr[ebp + 8] ;egisterInEax\r
- cpuid\r
- cmp dword ptr[ebp + 0Ch], 0 ; Reg\r
- je @F\r
- mov edi,dword ptr [ebp+0Ch] ; Reg\r
-\r
- mov dword ptr [edi],eax ; Reg->RegEax\r
- mov dword ptr [edi+4],ebx ; Reg->RegEbx\r
- mov dword ptr [edi+8],ecx ; Reg->RegEcx\r
- mov dword ptr [edi+0Ch],edx ; Reg->RegEdx\r
-\r
-@@:\r
- popad\r
- pop edi\r
- pop esi\r
- pop ebx\r
- pop ebp\r
-\r
- ret\r
-EfiCpuid ENDP\r
-\r
-\r
-;UINT64\r
-;EfiReadMsr (\r
-; IN UINT32 Index\r
-; );\r
-EfiReadMsr PROC C PUBLIC\r
- mov ecx, dword ptr [esp + 4]; Index\r
- rdmsr\r
- ret\r
-EfiReadMsr ENDP\r
-\r
-;VOID\r
-;EfiWriteMsr (\r
-; IN UINT32 Index,\r
-; IN UINT64 Value\r
-; );\r
-EfiWriteMsr PROC C PUBLIC\r
- mov ecx, dword ptr [esp+4]; Index\r
- mov eax, dword ptr [esp+8]; DWORD PTR Value[0]\r
- mov edx, dword ptr [esp+0Ch]; DWORD PTR Value[4]\r
- wrmsr\r
- ret\r
-EfiWriteMsr ENDP\r
-\r
-;UINT64\r
-;EfiReadTsc (\r
-; VOID\r
-; )\r
-EfiReadTsc PROC C PUBLIC\r
- rdtsc\r
- ret\r
-EfiReadTsc ENDP\r
-\r
-;VOID\r
-;EfiDisableCache (\r
-; VOID\r
-;)\r
-EfiDisableCache PROC C PUBLIC\r
- mov eax, cr0\r
- bswap eax\r
- and al, 60h\r
- cmp al, 60h\r
- je @F\r
- mov eax, cr0\r
- or eax, 060000000h\r
- mov cr0, eax\r
- wbinvd\r
-@@:\r
- ret\r
-EfiDisableCache ENDP\r
-\r
-;VOID\r
-;EfiEnableCache (\r
-; VOID\r
-; )\r
-EfiEnableCache PROC C PUBLIC\r
- wbinvd\r
- mov eax, cr0\r
- and eax, 09fffffffh\r
- mov cr0, eax\r
- ret\r
-EfiEnableCache ENDP\r
-\r
-;UINT32\r
-;EfiGetEflags (\r
-; VOID\r
-; )\r
-EfiGetEflags PROC C PUBLIC\r
- pushfd\r
- pop eax\r
- ret\r
-EfiGetEflags ENDP\r
-\r
-;VOID\r
-;EfiDisableInterrupts (\r
-; VOID\r
-; )\r
-EfiDisableInterrupts PROC C PUBLIC\r
- cli\r
- ret\r
-EfiDisableInterrupts ENDP\r
-\r
-;VOID\r
-;EfiEnableInterrupts (\r
-; VOID\r
-; )\r
-EfiEnableInterrupts PROC C PUBLIC\r
- sti\r
- ret\r
-EfiEnableInterrupts ENDP\r
-\r
-;VOID\r
-;EfiCpuidExt (\r
-; IN UINT32 RegisterInEax,\r
-; IN UINT32 CacheLevel,\r
-; OUT EFI_CPUID_REGISTER *Regs\r
-; )\r
-EfiCpuidExt PROC C PUBLIC USES ebx edi esi\r
- pushad\r
-\r
- mov eax, dword ptr [esp + 30h] ; RegisterInEax\r
- mov ecx, dword ptr [esp + 34h] ; CacheLevel\r
- cpuid\r
- mov edi, dword ptr [esp + 38h] ; DWORD PTR Regs\r
-\r
- mov dword ptr [edi], eax ; Reg->RegEax\r
- mov dword ptr [edi + 4], ebx ; Reg->RegEbx\r
- mov dword ptr [edi + 8], ecx ; Reg->RegEcx\r
- mov dword ptr [edi + 0Ch], edx ; Reg->RegEdx\r
-\r
- popad\r
- ret\r
-EfiCpuidExt ENDP\r
-\r
- END\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- CpuIA32.c\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#include <Library/CpuIA32.h>\r
-\r
-VOID\r
-EfiHalt (VOID)\r
-{\r
- __asm {\r
- hlt\r
- }\r
-}\r
-\r
-VOID\r
-EfiWbinvd (VOID)\r
-{\r
- __asm {\r
- wbinvd\r
- }\r
-}\r
-\r
-VOID\r
-EfiInvd (VOID)\r
-{\r
- __asm {\r
- invd\r
- }\r
-}\r
-\r
-VOID\r
-EfiCpuid (IN UINT32 RegisterInEax,\r
- OUT EFI_CPUID_REGISTER *Reg OPTIONAL)\r
-{\r
- __asm {\r
- pushad\r
-\r
- mov eax, RegisterInEax\r
- cpuid\r
- cmp Reg, 0\r
- je _Exit\r
- mov edi, DWORD PTR Reg\r
-\r
- mov DWORD PTR [edi].RegEax, eax ; Reg->RegEax\r
- mov DWORD PTR [edi].RegEbx, ebx ; Reg->RegEbx\r
- mov DWORD PTR [edi].RegEcx, ecx ; Reg->RegEcx\r
- mov DWORD PTR [edi].RegEdx, edx ; Reg->RegEdx\r
-\r
-_Exit:\r
- popad\r
- }\r
-}\r
-\r
-UINT64\r
-EfiReadMsr (IN UINT32 Index)\r
-{\r
- __asm {\r
- mov ecx, Index\r
- rdmsr\r
- }\r
-}\r
-\r
-VOID\r
-EfiWriteMsr (\r
- IN UINT32 Index,\r
- IN UINT64 Value\r
- )\r
-{\r
- __asm {\r
- mov ecx, Index\r
- mov eax, DWORD PTR Value[0]\r
- mov edx, DWORD PTR Value[4]\r
- wrmsr\r
- }\r
-}\r
-\r
-UINT64\r
-EfiReadTsc (VOID)\r
-{\r
- __asm {\r
- rdtsc\r
- }\r
-}\r
-\r
-VOID\r
-EfiDisableCache (VOID)\r
-{\r
- __asm {\r
- mov eax, cr0\r
- bswap eax\r
- and al, 60h\r
- cmp al, 60h\r
- je Exit\r
- mov eax, cr0\r
- or eax, 060000000h\r
- mov cr0, eax\r
- wbinvd\r
-Exit:\r
- }\r
-}\r
-\r
-VOID\r
-EfiEnableCache (VOID)\r
-{\r
- __asm {\r
- wbinvd\r
- mov eax, cr0\r
- and eax, 09fffffffh\r
- mov cr0, eax\r
- }\r
-}\r
-\r
-UINT32\r
-EfiGetEflags (\r
- VOID\r
- )\r
-{\r
- __asm {\r
- pushfd\r
- pop eax\r
- }\r
-}\r
-\r
-VOID\r
-EfiDisableInterrupts (VOID)\r
-{\r
- __asm {\r
- cli\r
- }\r
-}\r
-\r
-VOID\r
-EfiEnableInterrupts (\r
- VOID\r
- )\r
-{\r
- __asm {\r
- sti\r
- }\r
-}\r
-\r
-VOID\r
-EfiCpuidExt (\r
- IN UINT32 RegisterInEax,\r
- IN UINT32 CacheLevel,\r
- OUT EFI_CPUID_REGISTER *Regs\r
- )\r
-{\r
- __asm {\r
- pushad\r
-\r
- mov eax, RegisterInEax\r
- mov ecx, CacheLevel\r
- cpuid\r
- mov edi, DWORD PTR Regs\r
-\r
- mov DWORD PTR [edi].RegEax, eax ; Reg->RegEax\r
- mov DWORD PTR [edi].RegEbx, ebx ; Reg->RegEbx\r
- mov DWORD PTR [edi].RegEcx, ecx ; Reg->RegEcx\r
- mov DWORD PTR [edi].RegEdx, edx ; Reg->RegEdx\r
-\r
- popad\r
- }\r
-}\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#* Module Name:\r
-#*\r
-#* Cpu.asm\r
-#*\r
-#* Abstract:\r
-#*\r
-#------------------------------------------------------------------------------\r
-##include <EfiBind.h>\r
-\r
-.globl ASM_PFX(EfiHalt)\r
-.globl ASM_PFX(EfiWbinvd)\r
-.globl ASM_PFX(EfiInvd)\r
-.globl ASM_PFX(EfiCpuid)\r
-.globl ASM_PFX(EfiReadTsc)\r
-.globl ASM_PFX(EfiDisableCache)\r
-.globl ASM_PFX(EfiEnableCache)\r
-.globl ASM_PFX(EfiReadMsr)\r
-.globl ASM_PFX(EfiWriteMsr)\r
-.globl ASM_PFX(EfiGetEflags)\r
-.globl ASM_PFX(EfiDisableInterrupts)\r
-.globl ASM_PFX(EfiEnableInterrupts)\r
-.globl ASM_PFX(EfiCpuidExt)\r
-\r
-.text\r
-\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiHalt (\r
-# VOID\r
-# )\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiHalt):\r
- hlt\r
- retq\r
-\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiWbinvd (\r
-# VOID\r
-# )\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiWbinvd):\r
- wbinvd\r
- retq\r
-\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiInvd (\r
-# VOID\r
-# )\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiInvd):\r
- invd\r
- retq\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiCpuid (\r
-# IN UINT32 RegisterInEax, // rcx\r
-# OUT EFI_CPUID_REGISTER *Reg OPTIONAL // rdx\r
-# )\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiCpuid):\r
- push %rbx\r
- mov %rdx,%r8\r
- mov %rcx,%rax\r
- cpuid\r
- cmp $0x0,%r8\r
- je _Exit\r
- mov %eax,(%r8)\r
- mov %ebx,0x4(%r8)\r
- mov %ecx,0x8(%r8)\r
- mov %edx,0xc(%r8)\r
-_Exit:\r
- pop %rbx\r
- retq\r
-\r
-#------------------------------------------------------------------------------\r
-# UINT64\r
-# EfiReadMsr (\r
-# IN UINT32 Index, // rcx\r
-# )\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiReadMsr):\r
- rdmsr\r
- shl $0x20,%rdx\r
- or %rdx,%rax\r
- retq\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiWriteMsr (\r
-# IN UINT32 Index, // rcx\r
-# IN UINT64 Value // rdx\r
-# )\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiWriteMsr):\r
- mov %rdx,%rax\r
- sar $0x20,%rdx\r
- wrmsr\r
- retq\r
-\r
-#------------------------------------------------------------------------------\r
-# UINT64\r
-# EfiReadTsc (\r
-# VOID\r
-# );\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiReadTsc):\r
- rdtsc\r
- shl $0x20,%rax\r
- shrd $0x20,%rdx,%rax\r
- retq\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiDisableCache (\r
-# VOID\r
-# );\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiDisableCache):\r
-# added a check to see if cache is already disabled. If it is, then skip.\r
- mov %cr0,%rax\r
- and $0x60000000,%rax\r
- cmp $0x0,%rax\r
- jne 1f\r
- mov %cr0,%rax\r
- or $0x60000000,%rax\r
- mov %rax,%cr0\r
- wbinvd\r
-1:\r
- retq\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiEnableCache (\r
-# VOID\r
-# );\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiEnableCache):\r
- wbinvd\r
- mov %cr0,%rax\r
- and $0xffffffff9fffffff,%rax\r
- mov %rax,%cr0\r
- retq\r
-\r
-#------------------------------------------------------------------------------\r
-# UINTN\r
-# EfiGetEflags (\r
-# VOID\r
-# );\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiGetEflags):\r
- pushfq\r
- pop %rax\r
- retq\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiDisableInterrupts (\r
-# VOID\r
-# );\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiDisableInterrupts):\r
- cli\r
- ret\r
-\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiEnableInterrupts (\r
-# VOID\r
-# );\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiEnableInterrupts):\r
- sti\r
- ret\r
-#------------------------------------------------------------------------------\r
-# VOID\r
-# EfiCpuidExt (\r
-# IN UINT32 RegisterInEax,\r
-# IN UINT32 CacheLevel,\r
-# OUT EFI_CPUID_REGISTER *Regs\r
-# )\r
-#------------------------------------------------------------------------------\r
-ASM_PFX(EfiCpuidExt):\r
- push %rbx\r
- mov %rcx,%rax\r
- mov %rdx,%rcx\r
- cpuid\r
- mov %eax,(%r8)\r
- mov %ebx,0x4(%r8)\r
- mov %ecx,0x8(%r8)\r
- mov %edx,0xc(%r8)\r
- pop %rbx\r
- retq\r
+++ /dev/null
-\r
-TITLE Cpu.asm: Assembly code for the x64 resources\r
-\r
-;\r
-; This file contains an 'Intel Sample Driver' and is\r
-; licensed for Intel CPUs and chipsets under the terms of your\r
-; license agreement with Intel or your vendor. This file may\r
-; be modified by the user, subject to additional terms of the\r
-; license agreement\r
-;\r
-;\r
-; Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-; \r\r
-; SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-; \r\r
-;\r
-;\r
-;\r
-;\r
-;* Module Name:\r
-;*\r
-;* Cpu.asm\r
-;*\r
-;* Abstract:\r
-;*\r
-;------------------------------------------------------------------------------\r
-\r
-text SEGMENT\r
-\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiHalt (\r
-; VOID\r
-; )\r
-;------------------------------------------------------------------------------\r
-EfiHalt PROC PUBLIC\r
- hlt\r
- ret\r
-EfiHalt ENDP\r
-\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiWbinvd (\r
-; VOID\r
-; )\r
-;------------------------------------------------------------------------------\r
-EfiWbinvd PROC PUBLIC\r
- wbinvd\r
- ret\r
-EfiWbinvd ENDP\r
-\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiInvd (\r
-; VOID\r
-; )\r
-;------------------------------------------------------------------------------\r
-EfiInvd PROC PUBLIC\r
- invd\r
- ret\r
-EfiInvd ENDP\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiCpuid (\r
-; IN UINT32 RegisterInEax, // rcx\r
-; OUT EFI_CPUID_REGISTER *Reg OPTIONAL // rdx\r
-; )\r
-;------------------------------------------------------------------------------\r
-EfiCpuid PROC PUBLIC\r
- push rbx\r
-\r
- mov r8, rdx ; r8 = *Reg\r
- mov rax, rcx ; RegisterInEax\r
- cpuid\r
- cmp r8, 0\r
- je _Exit\r
- mov [r8 + 0], eax ; Reg->RegEax\r
- mov [r8 + 4], ebx ; Reg->RegEbx\r
- mov [r8 + 8], ecx ; Reg->RegEcx\r
- mov [r8 + 12], edx ; Reg->RegEdx\r
-\r
-_Exit:\r
- pop rbx\r
- ret\r
-EfiCpuid ENDP\r
-\r
-;------------------------------------------------------------------------------\r
-; UINT64\r
-; EfiReadMsr (\r
-; IN UINT32 Index, // rcx\r
-; )\r
-;------------------------------------------------------------------------------\r
-EfiReadMsr PROC PUBLIC\r
- rdmsr\r
- sal rdx, 32 ; edx:eax -> rax\r
- or rax, rdx ; rax = edx:eax\r
- ret\r
-EfiReadMsr ENDP\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiWriteMsr (\r
-; IN UINT32 Index, // rcx\r
-; IN UINT64 Value // rdx\r
-; )\r
-;------------------------------------------------------------------------------\r
-EfiWriteMsr PROC PUBLIC\r
- mov rax, rdx ; rdx = Value\r
- sar rdx, 32 ; convert rdx to edx upper 32-bits\r
- wrmsr ; wrmsr[ecx] result = edx:eax\r
- ret\r
-EfiWriteMsr ENDP\r
-\r
-\r
-;------------------------------------------------------------------------------\r
-; UINT64\r
-; EfiReadTsc (\r
-; VOID\r
-; );\r
-;------------------------------------------------------------------------------\r
-EfiReadTsc PROC PUBLIC\r
- rdtsc\r
- shl rax, 32\r
- shrd rax, rdx, 32\r
- ret\r
-EfiReadTsc ENDP\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiDisableCache (\r
-; VOID\r
-; );\r
-;------------------------------------------------------------------------------\r
-EfiDisableCache PROC PUBLIC\r
-; added a check to see if cache is already disabled. If it is, then skip.\r
- mov rax, cr0\r
- and rax, 060000000h\r
- cmp rax, 0\r
- jne @f\r
- mov rax, cr0\r
- or rax, 060000000h\r
- mov cr0, rax\r
- wbinvd\r
-@@:\r
- ret\r
-EfiDisableCache ENDP\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiEnableCache (\r
-; VOID\r
-; );\r
-;------------------------------------------------------------------------------\r
-EfiEnableCache PROC PUBLIC\r
- wbinvd\r
- mov rax, cr0\r
- and rax, 09fffffffh\r
- mov cr0, rax\r
- ret\r
-EfiEnableCache ENDP\r
-\r
-;------------------------------------------------------------------------------\r
-; UINTN\r
-; EfiGetEflags (\r
-; VOID\r
-; );\r
-;------------------------------------------------------------------------------\r
-EfiGetEflags PROC PUBLIC\r
- pushfq\r
- pop rax\r
- ret\r
-EfiGetEflags ENDP\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiDisableInterrupts (\r
-; VOID\r
-; );\r
-;------------------------------------------------------------------------------\r
-EfiDisableInterrupts PROC PUBLIC\r
- cli\r
- ret\r
-EfiDisableInterrupts ENDP\r
-\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiEnableInterrupts (\r
-; VOID\r
-; );\r
-;------------------------------------------------------------------------------\r
-EfiEnableInterrupts PROC PUBLIC\r
- sti\r
- ret\r
-EfiEnableInterrupts ENDP\r
-;------------------------------------------------------------------------------\r
-; VOID\r
-; EfiCpuidExt (\r
-; IN UINT32 RegisterInEax,\r
-; IN UINT32 CacheLevel,\r
-; OUT EFI_CPUID_REGISTER *Regs\r
-; )\r
-;------------------------------------------------------------------------------\r
-EfiCpuidExt PROC PUBLIC\r
- push rbx\r
- mov rax, rcx ; rax = RegisterInEax\r
- mov rcx, rdx ; rcx = CacheLevel\r
-\r
- cpuid\r
- mov [r8 + 0 ], eax ; Reg->RegEax\r
- mov [r8 + 4 ], ebx ; Reg->RegEbx\r
- mov [r8 + 8 ], ecx ; Reg->RegEcx\r
- mov [r8 + 12], edx ; Reg->RegEdx\r
-\r
- pop rbx\r
- ret\r
-EfiCpuidExt ENDP\r
-END\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- EfiRegTableLib.c\r
-\r
-Abstract:\r
-\r
- Lib function for table driven register initialization.\r
-\r
-Revision History\r
-\r
---*/\r
-\r
-#include <Library/EfiRegTableLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-\r
-//\r
-// Local Functions\r
-//\r
-\r
-/**\r
- Local worker function to process PCI_WRITE table entries. Performs write and\r
- may also call BootScriptSave protocol if indicated in the Entry flags\r
-\r
- @param Entry A pointer to the PCI_WRITE entry to process\r
-\r
- @param PciRootBridgeIo A pointer to the instance of PciRootBridgeIo that is used\r
- when processing the entry.\r
-\r
- @retval Nothing.\r
-\r
-**/\r
-STATIC\r
-VOID\r
-PciWrite (\r
- EFI_REG_TABLE_PCI_WRITE *Entry,\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = PciRootBridgeIo->Pci.Write (\r
- PciRootBridgeIo,\r
- (EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH) (OPCODE_EXTRA_DATA (Entry->OpCode)),\r
- (UINT64) Entry->PciAddress,\r
- 1,\r
- &Entry->Data\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (OPCODE_FLAGS (Entry->OpCode) & OPCODE_FLAG_S3SAVE) {\r
- Status = S3BootScriptSavePciCfgWrite (\r
- (EFI_BOOT_SCRIPT_WIDTH) (OPCODE_EXTRA_DATA (Entry->OpCode)),\r
- (UINT64) Entry->PciAddress,\r
- 1,\r
- &Entry->Data\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-}\r
-\r
-/**\r
- Local worker function to process PCI_READ_MODIFY_WRITE table entries.\r
- Performs RMW write and may also call BootScriptSave protocol if indicated in\r
- the Entry flags.\r
-\r
- @param Entry A pointer to the PCI_READ_MODIFY_WRITE entry to process.\r
-\r
- @param PciRootBridgeIo A pointer to the instance of PciRootBridgeIo that is used\r
- when processing the entry.\r
-\r
- @retval Nothing.\r
-\r
-**/\r
-STATIC\r
-VOID\r
-PciReadModifyWrite (\r
- EFI_REG_TABLE_PCI_READ_MODIFY_WRITE *Entry,\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 TempData;\r
-\r
- Status = PciRootBridgeIo->Pci.Read (\r
- PciRootBridgeIo,\r
- (EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH) (OPCODE_EXTRA_DATA (Entry->OpCode)),\r
- (UINT64) Entry->PciAddress,\r
- 1,\r
- &TempData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Entry->OrMask &= Entry->AndMask;\r
- TempData &= ~Entry->AndMask;\r
- TempData |= Entry->OrMask;\r
-\r
- Status = PciRootBridgeIo->Pci.Write (\r
- PciRootBridgeIo,\r
- (EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH) (OPCODE_EXTRA_DATA (Entry->OpCode)),\r
- (UINT64) Entry->PciAddress,\r
- 1,\r
- &TempData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (OPCODE_FLAGS (Entry->OpCode) & OPCODE_FLAG_S3SAVE) {\r
- Status = S3BootScriptSavePciCfgReadWrite (\r
- (EFI_BOOT_SCRIPT_WIDTH) (OPCODE_EXTRA_DATA (Entry->OpCode)),\r
- (UINT64) Entry->PciAddress,\r
- &Entry->OrMask,\r
- &Entry->AndMask\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-}\r
-\r
-/**\r
- Local worker function to process MEM_READ_MODIFY_WRITE table entries.\r
- Performs RMW write and may also call BootScriptSave protocol if indicated in\r
- the Entry flags.\r
-\r
- @param Entry A pointer to the MEM_READ_MODIFY_WRITE entry to process.\r
-\r
- @param PciRootBridgeIo A pointer to the instance of PciRootBridgeIo that is used\r
- when processing the entry.\r
-\r
- @retval Nothing.\r
-\r
-**/\r
-STATIC\r
-VOID\r
-MemReadModifyWrite (\r
- EFI_REG_TABLE_MEM_READ_MODIFY_WRITE *Entry,\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 TempData;\r
-\r
- Status = PciRootBridgeIo->Mem.Read (\r
- PciRootBridgeIo,\r
- (EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH) (OPCODE_EXTRA_DATA (Entry->OpCode)),\r
- (UINT64) Entry->MemAddress,\r
- 1,\r
- &TempData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Entry->OrMask &= Entry->AndMask;\r
- TempData &= ~Entry->AndMask;\r
- TempData |= Entry->OrMask;\r
-\r
- Status = PciRootBridgeIo->Mem.Write (\r
- PciRootBridgeIo,\r
- (EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_WIDTH) (OPCODE_EXTRA_DATA (Entry->OpCode)),\r
- (UINT64) Entry->MemAddress,\r
- 1,\r
- &TempData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (OPCODE_FLAGS (Entry->OpCode) & OPCODE_FLAG_S3SAVE) {\r
- Status = S3BootScriptSaveMemReadWrite (\r
- (EFI_BOOT_SCRIPT_WIDTH) (OPCODE_EXTRA_DATA (Entry->OpCode)),\r
- Entry->MemAddress,\r
- &Entry->OrMask,\r
- &Entry->AndMask\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-}\r
-\r
-//\r
-// Exported functions\r
-//\r
-\r
-/**\r
- Processes register table assuming which may contain PCI, IO, MEM, and STALL\r
- entries.\r
-\r
- No parameter checking is done so the caller must be careful about omitting\r
- values for PciRootBridgeIo or CpuIo parameters. If the regtable does\r
- not contain any PCI accesses, it is safe to omit the PciRootBridgeIo (supply\r
- NULL). If the regtable does not contain any IO or Mem entries, it is safe to\r
- omit the CpuIo (supply NULL).\r
-\r
- The RegTableEntry parameter is not checked, but is required.\r
-\r
- gBS is assumed to have been defined and is used when processing stalls.\r
-\r
- The function processes each entry sequentially until an OP_TERMINATE_TABLE\r
- entry is encountered.\r
-\r
- @param RegTableEntry A pointer to the register table to process\r
-\r
- @param PciRootBridgeIo A pointer to the instance of PciRootBridgeIo that is used\r
- when processing PCI table entries\r
-\r
- @param CpuIo A pointer to the instance of CpuIo that is used when processing IO and\r
- MEM table entries\r
-\r
- @retval Nothing.\r
-\r
-**/\r
-VOID\r
-ProcessRegTablePci (\r
- EFI_REG_TABLE *RegTableEntry,\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo,\r
- EFI_CPU_IO_PROTOCOL *CpuIo\r
- )\r
-{\r
- while (OPCODE_BASE (RegTableEntry->Generic.OpCode) != OP_TERMINATE_TABLE) {\r
- switch (OPCODE_BASE (RegTableEntry->Generic.OpCode)) {\r
- case OP_PCI_WRITE:\r
- PciWrite ((EFI_REG_TABLE_PCI_WRITE *) RegTableEntry, PciRootBridgeIo);\r
- break;\r
-\r
- case OP_PCI_READ_MODIFY_WRITE:\r
- PciReadModifyWrite ((EFI_REG_TABLE_PCI_READ_MODIFY_WRITE *) RegTableEntry, PciRootBridgeIo);\r
- break;\r
-\r
- case OP_MEM_READ_MODIFY_WRITE:\r
- MemReadModifyWrite ((EFI_REG_TABLE_MEM_READ_MODIFY_WRITE *) RegTableEntry, PciRootBridgeIo);\r
- break;\r
-\r
- default:\r
- DEBUG ((EFI_D_ERROR, "RegTable ERROR: Unknown RegTable OpCode (%x)\n", OPCODE_BASE (RegTableEntry->Generic.OpCode)));\r
- ASSERT (0);\r
- break;\r
- }\r
-\r
- RegTableEntry++;\r
- }\r
-}\r
-\r
-/**\r
- Processes register table assuming which may contain IO, MEM, and STALL\r
- entries, but must NOT contain any PCI entries. Any PCI entries cause an\r
- ASSERT in a DEBUG build and are skipped in a free build.\r
-\r
- No parameter checking is done. Both RegTableEntry and CpuIo parameters are\r
- required.\r
-\r
- gBS is assumed to have been defined and is used when processing stalls.\r
-\r
- The function processes each entry sequentially until an OP_TERMINATE_TABLE\r
- entry is encountered.\r
-\r
- @param RegTableEntry A pointer to the register table to process\r
-\r
- @param CpuIo A pointer to the instance of CpuIo that is used when processing IO and\r
- MEM table entries\r
-\r
- @retval Nothing.\r
-\r
-**/\r
-VOID\r
-ProcessRegTableCpu (\r
- EFI_REG_TABLE *RegTableEntry,\r
- EFI_CPU_IO_PROTOCOL *CpuIo\r
- )\r
-{\r
- while (OPCODE_BASE (RegTableEntry->Generic.OpCode) != OP_TERMINATE_TABLE) {\r
- switch (OPCODE_BASE (RegTableEntry->Generic.OpCode)) {\r
- default:\r
- DEBUG ((EFI_D_ERROR, "RegTable ERROR: Unknown RegTable OpCode (%x)\n", OPCODE_BASE (RegTableEntry->Generic.OpCode)));\r
- ASSERT (0);\r
- break;\r
- }\r
-\r
- RegTableEntry++;\r
- }\r
-}\r
+++ /dev/null
-#\r
-#\r
-#/*++\r
-#\r
-# Copyright (c) 2014 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-\r
-#\r
-# Module Name:\r
-#\r
-# EfiRegTableLib.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file.\r
-#\r
-#--*/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = EfiRegTableLib\r
- FILE_GUID = 98546145-64F1-4d2e-814F-6BF963DB7930\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = EfiRegTableLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- EfiRegTableLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
-\r
-\r
-[LibraryClasses]\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/FlashDeviceLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiRuntimeLib.h>\r
-#include <Protocol/SmmBase2.h>\r
-#include <Guid/EventGroup.h>\r
-#include "SpiChipDefinitions.h"\r
-\r
-UINTN FlashDeviceBase = FLASH_DEVICE_BASE_ADDRESS;\r
-\r
-EFI_SPI_PROTOCOL *mSpiProtocol = NULL;\r
-\r
-EFI_STATUS\r
-SpiFlashErase (\r
- UINT8 *BaseAddress,\r
- UINTN NumBytes\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINT32 SectorSize;\r
- UINT32 SpiAddress;\r
-\r
- SpiAddress = (UINT32)(UINTN)(BaseAddress) - (UINT32)FlashDeviceBase;\r
- SectorSize = SECTOR_SIZE_4KB;\r
- while ( (NumBytes > 0) && (NumBytes <= MAX_FWH_SIZE) ) {\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_SERASE,\r
- SPI_WREN,\r
- FALSE,\r
- TRUE,\r
- FALSE,\r
- (UINT32) SpiAddress,\r
- 0,\r
- NULL,\r
- EnumSpiRegionBios\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- SpiAddress += SectorSize;\r
- NumBytes -= SectorSize;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-SpiFlashBlockErase (\r
- UINT8 *BaseAddress,\r
- UINTN NumBytes\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINT32 SectorSize;\r
- UINT32 SpiAddress;\r
-\r
- SpiAddress = (UINT32)(UINTN)(BaseAddress) - (UINT32)FlashDeviceBase;\r
- SectorSize = SECTOR_SIZE_4KB;\r
- while ( (NumBytes > 0) && (NumBytes <= MAX_FWH_SIZE) ) {\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_SERASE,\r
- SPI_WREN,\r
- FALSE,\r
- TRUE,\r
- FALSE,\r
- (UINT32) SpiAddress,\r
- 0,\r
- NULL,\r
- EnumSpiRegionBios\r
- );\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- SpiAddress += SectorSize;\r
- NumBytes -= SectorSize;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-static\r
-EFI_STATUS\r
-SpiFlashWrite (\r
- UINT8 *DstBufferPtr,\r
- UINT8 *Byte,\r
- IN UINTN Length\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 NumBytes = (UINT32)Length;\r
- UINT8* pBuf8 = Byte;\r
- UINT32 SpiAddress;\r
-\r
- SpiAddress = (UINT32)(UINTN)(DstBufferPtr) - (UINT32)FlashDeviceBase;\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_PROG,\r
- SPI_WREN,\r
- TRUE,\r
- TRUE,\r
- TRUE,\r
- (UINT32)SpiAddress,\r
- NumBytes,\r
- pBuf8,\r
- EnumSpiRegionBios\r
- );\r
- return Status;\r
-}\r
-\r
-/**\r
- Read the Serial Flash Status Registers.\r
-\r
- @param SpiStatus Pointer to a caller-allocated UINT8. On successful return, it contains the\r
- status data read from the Serial Flash Status Register.\r
-\r
-\r
- @retval EFI_SUCCESS Operation success, status is returned in SpiStatus.\r
- @retval EFI_DEVICE_ERROR The block device is not functioning correctly and the operation failed.\r
-\r
-**/\r
-EFI_STATUS\r
-ReadStatusRegister (\r
- UINT8 *SpiStatus\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_RDSR,\r
- SPI_WREN,\r
- TRUE,\r
- FALSE,\r
- FALSE,\r
- 0,\r
- 1,\r
- SpiStatus,\r
- EnumSpiRegionBios\r
- );\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-SpiFlashLock (\r
- IN UINT8 *BaseAddress,\r
- IN UINTN NumBytes,\r
- IN BOOLEAN Lock\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 SpiData;\r
- UINT8 SpiStatus;\r
-\r
- if (Lock) {\r
- SpiData = SF_SR_WPE;\r
- } else {\r
- SpiData = 0;\r
- }\r
-\r
- //\r
- // Always disable block protection to workaround tool issue.\r
- // Feature may be re-enabled in a future bios.\r
- //\r
- SpiData = 0;\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_WRSR,\r
- SPI_EWSR,\r
- TRUE,\r
- TRUE,\r
- TRUE,\r
- 0,\r
- 1,\r
- &SpiData,\r
- EnumSpiRegionBios\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = ReadStatusRegister (&SpiStatus);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- if ((SpiStatus & SpiData) != SpiData) {\r
- Status = EFI_DEVICE_ERROR;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Read NumBytes bytes of data from the address specified by\r
- PAddress into Buffer.\r
-\r
- @param[in] PAddress The starting physical address of the read.\r
- @param[in,out] NumBytes On input, the number of bytes to read. On output, the number\r
- of bytes actually read.\r
- @param[out] Buffer The destination data buffer for the read.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceRead (\r
- IN UINTN PAddress,\r
- IN OUT UINTN *NumBytes,\r
- OUT UINT8 *Buffer\r
- )\r
-{\r
- CopyMem(Buffer, (VOID*)PAddress, *NumBytes);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Write NumBytes bytes of data from Buffer to the address specified by\r
- PAddresss.\r
-\r
- @param[in] PAddress The starting physical address of the write.\r
- @param[in,out] NumBytes On input, the number of bytes to write. On output,\r
- the actual number of bytes written.\r
- @param[in] Buffer The source data buffer for the write.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceWrite (\r
- IN UINTN PAddress,\r
- IN OUT UINTN *NumBytes,\r
- IN UINT8 *Buffer\r
- )\r
-{\r
-EFI_STATUS Status;\r
- Status = SpiFlashWrite((UINT8 *)PAddress, Buffer, *NumBytes);\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Erase the block staring at PAddress.\r
-\r
- @param[in] PAddress The starting physical address of the block to be erased.\r
- This library assume that caller garantee that the PAddress\r
- is at the starting address of this block.\r
- @param[in] LbaLength The length of the logical block to be erased.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceBlockErase (\r
- IN UINTN PAddress,\r
- IN UINTN LbaLength\r
- )\r
-{\r
- EFI_STATUS Status;\r
- Status = SpiFlashBlockErase((UINT8 *)PAddress, LbaLength);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Lock or unlock the block staring at PAddress.\r
-\r
- @param[in] PAddress The starting physical address of region to be (un)locked.\r
- @param[in] LbaLength The length of the logical block to be erased.\r
- @param[in] Lock TRUE to lock. FALSE to unlock.\r
-\r
- @retval EFI_SUCCESS. Opertion is successful.\r
- @retval EFI_DEVICE_ERROR If there is any device errors.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceBlockLock (\r
- IN UINTN PAddress,\r
- IN UINTN LbaLength,\r
- IN BOOLEAN Lock\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = SpiFlashLock((UINT8*)PAddress, LbaLength, Lock);\r
- return Status;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-LibFvbFlashDeviceVirtualAddressChangeNotifyEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- gRT->ConvertPointer (0, (VOID **) &mSpiProtocol);\r
- gRT->ConvertPointer (0, (VOID **) &FlashDeviceBase);\r
-}\r
-\r
-\r
-/**\r
- The library constructuor.\r
-\r
- The function does the necessary initialization work for this library\r
- instance. Please put all initialization works in it.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the UEFI image.\r
- @param[in] SystemTable A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS The function always return EFI_SUCCESS for now.\r
- It will ASSERT on error for debug version.\r
- @retval EFI_ERROR Please reference LocateProtocol for error code details.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceSupportInit (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_EVENT Event;\r
- UINT8 SfId[3];\r
- UINT8 FlashIndex;\r
- UINT8 SpiReadError;\r
- UINT8 SpiNotMatchError;\r
- EFI_SMM_BASE2_PROTOCOL *SmmBase;\r
- BOOLEAN InSmm;\r
-\r
- SpiReadError = 0x00;\r
- SpiNotMatchError = 0x00;\r
-\r
- InSmm = FALSE;\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmBase2ProtocolGuid,\r
- NULL,\r
- (void **)&SmmBase\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- Status = SmmBase->InSmm(SmmBase, &InSmm);\r
- if (EFI_ERROR(Status)) {\r
- InSmm = FALSE;\r
- }\r
- }\r
-\r
- if (!InSmm) {\r
- Status = gBS->LocateProtocol (\r
- &gEfiSpiProtocolGuid,\r
- NULL,\r
- (VOID **)&mSpiProtocol\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- LibFvbFlashDeviceVirtualAddressChangeNotifyEvent,\r
- NULL,\r
- &gEfiEventVirtualAddressChangeGuid,\r
- &Event\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } else {\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmSpiProtocolGuid,\r
- NULL,\r
- (VOID **)&mSpiProtocol\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
-\r
- for (FlashIndex = EnumSpiFlashW25Q64; FlashIndex < EnumSpiFlashMax; FlashIndex++) {\r
- Status = mSpiProtocol->Init (mSpiProtocol, &(mInitTable[FlashIndex]));\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Read Vendor/Device IDs to check if the driver supports the Serial Flash device.\r
- //\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_READ_ID,\r
- SPI_WREN,\r
- TRUE,\r
- FALSE,\r
- FALSE,\r
- 0,\r
- 3,\r
- SfId,\r
- EnumSpiRegionAll\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- if ((SfId[0] == mInitTable[FlashIndex].VendorId) &&\r
- (SfId[1] == mInitTable[FlashIndex].DeviceId0) &&\r
- (SfId[2] == mInitTable[FlashIndex].DeviceId1)) {\r
- //\r
- // Found a matching SPI device, FlashIndex now contains flash device.\r
- //\r
- DEBUG ((DEBUG_ERROR, "OK - Found SPI Flash Type in SPI Flash Driver, Device Type ID 0 = 0x%02x!\n", mInitTable[FlashIndex].DeviceId0));\r
- DEBUG ((DEBUG_ERROR, "Device Type ID 1 = 0x%02x!\n", mInitTable[FlashIndex].DeviceId1));\r
-\r
- if (mInitTable[FlashIndex].BiosStartOffset == (UINTN) (-1)) {\r
- DEBUG ((DEBUG_ERROR, "ERROR - The size of BIOS image is bigger than SPI Flash device!\n"));\r
- CpuDeadLoop ();\r
- }\r
- break;\r
- } else {\r
- SpiNotMatchError++;\r
- }\r
- } else {\r
- SpiReadError++;\r
- }\r
- }\r
- }\r
-\r
- DEBUG ((DEBUG_ERROR, "SPI flash chip VID = 0x%X, DID0 = 0x%X, DID1 = 0x%X\n", SfId[0], SfId[1], SfId[2]));\r
-\r
- if (FlashIndex < EnumSpiFlashMax) {\r
- return EFI_SUCCESS;\r
- } else {\r
- if (SpiReadError != 0) {\r
- DEBUG ((DEBUG_ERROR, "ERROR - SPI Read ID execution failed! Error Count = %d\n", SpiReadError));\r
- }\r
- else {\r
- if (SpiNotMatchError != 0) {\r
- DEBUG ((DEBUG_ERROR, "ERROR - No supported SPI flash chip found! Error Count = %d\n", SpiNotMatchError));\r
- DEBUG ((DEBUG_ERROR, "SPI flash chip VID = 0x%X, DID0 = 0x%X, DID1 = 0x%X\n", SfId[0], SfId[1], SfId[2]));\r
- }\r
- }\r
- return EFI_UNSUPPORTED;\r
- }\r
-}\r
-\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2016, Intel Corporation. All rights reserved\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FlashDeviceLib\r
- FILE_GUID = E38A1C3C-928C-4bf7-B6C1-7F0EF163FAA5\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = FlashDeviceLib | DXE_SMM_DRIVER DXE_RUNTIME_DRIVER\r
- CONSTRUCTOR = LibFvbFlashDeviceSupportInit\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- FlashDeviceLib.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
-\r
-[Protocols]\r
- gEfiSpiProtocolGuid\r
- gEfiSmmSpiProtocolGuid\r
- gEfiSmmBase2ProtocolGuid\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/FlashDeviceLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include "SpiChipDefinitions.h"\r
-\r
-extern UINTN FlashDeviceBase;\r
-\r
-extern EFI_SPI_PROTOCOL *mSpiProtocol;\r
-\r
-/**\r
- The library constructuor.\r
-\r
- The function does the necessary initialization work for this library\r
- instance. Please put all initialization works in it.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the UEFI image.\r
- @param[in] SystemTable A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS The function always return EFI_SUCCESS for now.\r
- It will ASSERT on error for debug version.\r
- @retval EFI_ERROR Please reference LocateProtocol for error code details.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceSupportInit (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- Status = gBS->LocateProtocol (\r
- &gEfiSpiProtocolGuid,\r
- NULL,\r
- (VOID **)&mSpiProtocol\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- // There is no need to call Init, because Runtime or SMM FVB already does that.\r
- DEBUG((EFI_D_ERROR, "LibFvbFlashDeviceSupportInit - no init\n"));\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2016, Intel Corporation. All rights reserved\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = FlashDeviceLibDxe\r
- FILE_GUID = F0D7222F-FD43-4A5D-B8BF-A259C87AE3B2\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = FlashDeviceLib | DXE_DRIVER\r
- CONSTRUCTOR = LibFvbFlashDeviceSupportInit\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- FlashDeviceLib.c\r
- FlashDeviceLibDxe.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
-\r
-[Protocols]\r
- gEfiSpiProtocolGuid\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Library/FlashDeviceLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiRuntimeLib.h>\r
-#include <Protocol/SmmBase2.h>\r
-#include <Guid/EventGroup.h>\r
-#include "SpiChipDefinitions.h"\r
-\r
-extern UINTN FlashDeviceBase;\r
-\r
-extern EFI_SPI_PROTOCOL *mSpiProtocol;\r
-\r
-VOID\r
-EFIAPI\r
-LibFvbFlashDeviceVirtualAddressChangeNotifyEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- gRT->ConvertPointer (0, (VOID **) &mSpiProtocol);\r
- gRT->ConvertPointer (0, (VOID **) &FlashDeviceBase);\r
-}\r
-\r
-\r
-/**\r
- The library constructuor.\r
-\r
- The function does the necessary initialization work for this library\r
- instance. Please put all initialization works in it.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the UEFI image.\r
- @param[in] SystemTable A pointer to the EFI system table.\r
-\r
- @retval EFI_SUCCESS The function always return EFI_SUCCESS for now.\r
- It will ASSERT on error for debug version.\r
- @retval EFI_ERROR Please reference LocateProtocol for error code details.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LibFvbFlashDeviceSupportInit (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_EVENT Event;\r
- UINT8 SfId[3];\r
- UINT8 FlashIndex;\r
- UINT8 SpiReadError;\r
- UINT8 SpiNotMatchError;\r
- EFI_SMM_BASE2_PROTOCOL *SmmBase;\r
- BOOLEAN InSmm;\r
-\r
- SpiReadError = 0x00;\r
- SpiNotMatchError = 0x00;\r
-\r
- InSmm = FALSE;\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmBase2ProtocolGuid,\r
- NULL,\r
- (void **)&SmmBase\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- Status = SmmBase->InSmm(SmmBase, &InSmm);\r
- if (EFI_ERROR(Status)) {\r
- InSmm = FALSE;\r
- }\r
- }\r
-\r
- if (!InSmm) {\r
- Status = gBS->LocateProtocol (\r
- &gEfiSpiProtocolGuid,\r
- NULL,\r
- (VOID **)&mSpiProtocol\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- LibFvbFlashDeviceVirtualAddressChangeNotifyEvent,\r
- NULL,\r
- &gEfiEventVirtualAddressChangeGuid,\r
- &Event\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- } else {\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmSpiProtocolGuid,\r
- NULL,\r
- (VOID **)&mSpiProtocol\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
-\r
- for (FlashIndex = EnumSpiFlashW25Q64; FlashIndex < EnumSpiFlashMax; FlashIndex++) {\r
- Status = mSpiProtocol->Init (mSpiProtocol, &(mInitTable[FlashIndex]));\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Read Vendor/Device IDs to check if the driver supports the Serial Flash device.\r
- //\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_READ_ID,\r
- SPI_WREN,\r
- TRUE,\r
- FALSE,\r
- FALSE,\r
- 0,\r
- 3,\r
- SfId,\r
- EnumSpiRegionAll\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- if ((SfId[0] == mInitTable[FlashIndex].VendorId) &&\r
- (SfId[1] == mInitTable[FlashIndex].DeviceId0) &&\r
- (SfId[2] == mInitTable[FlashIndex].DeviceId1)) {\r
- //\r
- // Found a matching SPI device, FlashIndex now contains flash device.\r
- //\r
- DEBUG ((EFI_D_ERROR, "OK - Found SPI Flash Type in SPI Flash Driver, Device Type ID 0 = 0x%02x!\n", mInitTable[FlashIndex].DeviceId0));\r
- DEBUG ((EFI_D_ERROR, "Device Type ID 1 = 0x%02x!\n", mInitTable[FlashIndex].DeviceId1));\r
-\r
- if (mInitTable[FlashIndex].BiosStartOffset == (UINTN) (-1)) {\r
- DEBUG ((EFI_D_ERROR, "ERROR - The size of BIOS image is bigger than SPI Flash device!\n"));\r
- CpuDeadLoop ();\r
- }\r
- break;\r
- } else {\r
- SpiNotMatchError++;\r
- }\r
- } else {\r
- SpiReadError++;\r
- }\r
- }\r
- }\r
-\r
- DEBUG ((EFI_D_ERROR, "SPI flash chip VID = 0x%X, DID0 = 0x%X, DID1 = 0x%X\n", SfId[0], SfId[1], SfId[2]));\r
-\r
- if (FlashIndex < EnumSpiFlashMax) {\r
- return EFI_SUCCESS;\r
- } else {\r
- if (SpiReadError != 0) {\r
- DEBUG ((EFI_D_ERROR, "ERROR - SPI Read ID execution failed! Error Count = %d\n", SpiReadError));\r
- }\r
- else {\r
- if (SpiNotMatchError != 0) {\r
- DEBUG ((EFI_D_ERROR, "ERROR - No supported SPI flash chip found! Error Count = %d\n", SpiNotMatchError));\r
- DEBUG ((EFI_D_ERROR, "SPI flash chip VID = 0x%X, DID0 = 0x%X, DID1 = 0x%X\n", SfId[0], SfId[1], SfId[2]));\r
- }\r
- }\r
- return EFI_UNSUPPORTED;\r
- }\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-**/\r
-\r
-#include <Library/SpiFlash.H>\r
-\r
-#define FLASH_SIZE 0x400000\r
-#define FLASH_DEVICE_BASE_ADDRESS (0xFFFFFFFF-FLASH_SIZE+1)\r
-\r
-//\r
-// Serial Flash device initialization data table provided to the\r
-// Intel(R) SPI Host Controller Compatibility Interface.\r
-//\r
-SPI_INIT_TABLE mInitTable[] = {\r
- {\r
- SF_VENDOR_ID_WINBOND, // VendorId\r
- SF_DEVICE_ID0_W25QXX, // DeviceId 0\r
- SF_DEVICE_ID1_W25Q64, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Enable Write Status Register\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((WINBOND_W25Q64_SIZE >= FLASH_SIZE) ? WINBOND_W25Q64_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_ATMEL, // VendorId\r
- SF_DEVICE_ID0_AT25DF321A, // DeviceId 0\r
- SF_DEVICE_ID1_AT25DF321A, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR).\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (32KB)\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((ATMEL_AT25DF321A_SIZE >= FLASH_SIZE) ? ATMEL_AT25DF321A_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_ATMEL, // VendorId\r
- SF_DEVICE_ID0_AT26DF321, // DeviceId 0\r
- SF_DEVICE_ID1_AT26DF321, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR).\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (32KB)\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((ATMEL_AT26DF321_SIZE >= FLASH_SIZE) ? ATMEL_AT26DF321_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_ATMEL, // VendorId\r
- SF_DEVICE_ID0_AT25DF641, // DeviceId 0\r
- SF_DEVICE_ID1_AT25DF641, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR).\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (32KB)\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((ATMEL_AT25DF641_SIZE >= FLASH_SIZE) ? ATMEL_AT25DF641_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_WINBOND, // VendorId\r
- SF_DEVICE_ID0_W25QXX, // DeviceId 0\r
- SF_DEVICE_ID1_W25Q16, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Enable Write Status Register\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((WINBOND_W25Q16_SIZE >= FLASH_SIZE) ? WINBOND_W25Q16_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_WINBOND, // VendorId\r
- SF_DEVICE_ID0_W25QXX, // DeviceId 0\r
- SF_DEVICE_ID1_W25Q32, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Enable Write Status Register.\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((WINBOND_W25Q32_SIZE >= FLASH_SIZE) ? WINBOND_W25Q32_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_WINBOND, // VendorId\r
- SF_DEVICE_ID0_W25XXX, // DeviceId 0\r
- SF_DEVICE_ID1_W25X32, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Enable Write Status Register\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((WINBOND_W25X32_SIZE >= FLASH_SIZE) ? WINBOND_W25X32_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_WINBOND, // VendorId\r
- SF_DEVICE_ID0_W25XXX, // DeviceId 0\r
- SF_DEVICE_ID1_W25X64, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Enable Write Status Register\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((WINBOND_W25X64_SIZE >= FLASH_SIZE) ? WINBOND_W25X64_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_WINBOND, // VendorId\r
- SF_DEVICE_ID0_W25QXX, // DeviceId 0\r
- SF_DEVICE_ID1_W25Q128, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Enable Write Status Register\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((WINBOND_W25Q128_SIZE >= FLASH_SIZE) ? WINBOND_W25Q128_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_MACRONIX, // VendorId\r
- SF_DEVICE_ID0_MX25LXX, // DeviceId 0\r
- SF_DEVICE_ID1_MX25L16, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Write Enable (this part doesn't support EWSR).\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((MACRONIX_MX25L16_SIZE >= FLASH_SIZE) ? MACRONIX_MX25L16_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_MACRONIX, // VendorId\r
- SF_DEVICE_ID0_MX25LXX, // DeviceId 0\r
- SF_DEVICE_ID1_MX25L32, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Write Enable (this part doesn't support EWSR).\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((MACRONIX_MX25L32_SIZE >= FLASH_SIZE) ? MACRONIX_MX25L32_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_MACRONIX, // VendorId\r
- SF_DEVICE_ID0_MX25LXX, // DeviceId 0\r
- SF_DEVICE_ID1_MX25L64, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((MACRONIX_MX25L64_SIZE >= FLASH_SIZE) ? MACRONIX_MX25L64_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_MACRONIX, // VendorId\r
- SF_DEVICE_ID0_MX25LXX, // DeviceId 0\r
- SF_DEVICE_ID1_MX25L128, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((MACRONIX_MX25L128_SIZE >= FLASH_SIZE) ? MACRONIX_MX25L128_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_MACRONIX, // VendorId\r
- SF_DEVICE_ID0_MX25UXX, // DeviceId 0\r
- SF_DEVICE_ID1_MX25U6435F, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeRead, SF_INST_SFDP, EnumSpiCycle50MHz, EnumSpiOperationDiscoveryParameters}, // Opcode 3: Serial Flash Discovery Parameters\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((MACRONIX_MX25U64_SIZE >= FLASH_SIZE) ? MACRONIX_MX25U64_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_SST, // VendorId\r
- SF_DEVICE_ID0_SST25VF0XXX,// DeviceId 0\r
- SF_DEVICE_ID1_SST25VF016B,// DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Enable Write Status Register\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle20MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (32KB)\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((SST_SST25VF016B_SIZE >= FLASH_SIZE) ? SST_SST25VF016B_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_SST, // VendorId\r
- SF_DEVICE_ID0_SST25VF0XXX,// DeviceId 0\r
- SF_DEVICE_ID1_SST25VF064C,// DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_EWSR // Prefix Opcode 1: Enable Write Status Register\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle20MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (32KB)\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((SST_SST25VF064C_SIZE >= FLASH_SIZE) ? SST_SST25VF064C_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- //\r
- // Minnow2 SPI type\r
- //\r
- SF_VENDOR_ID_NUMONYX, // VendorId\r
- SF_DEVICE_ID0_N25Q064, // DeviceId 0\r
- SF_DEVICE_ID1_N25Q064, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle20MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle20MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle20MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle20MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle20MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle20MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle20MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle20MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((NUMONYX_N25Q064_SIZE >= FLASH_SIZE) ? NUMONYX_N25Q064_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_NUMONYX, // VendorId\r
- SF_DEVICE_ID0_M25PXXX, // DeviceId 0\r
- SF_DEVICE_ID1_M25PX16, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR).\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((NUMONYX_M25PX16_SIZE >= FLASH_SIZE) ? NUMONYX_M25PX16_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_NUMONYX, // VendorId\r
- SF_DEVICE_ID0_N25QXXX, // DeviceId 0\r
- SF_DEVICE_ID1_N25Q032, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR).\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((NUMONYX_N25Q032_SIZE >= FLASH_SIZE) ? NUMONYX_N25Q032_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_NUMONYX, // VendorId\r
- SF_DEVICE_ID0_M25PXXX, // DeviceId 0\r
- SF_DEVICE_ID1_M25PX32, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR).\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((NUMONYX_M25PX32_SIZE >= FLASH_SIZE) ? NUMONYX_M25PX32_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_NUMONYX, // VendorId\r
- SF_DEVICE_ID0_M25PXXX, // DeviceId 0\r
- SF_DEVICE_ID1_M25PX64, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((NUMONYX_M25PX64_SIZE >= FLASH_SIZE) ? NUMONYX_M25PX64_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_NUMONYX, // VendorId\r
- SF_DEVICE_ID0_N25QXXX, // DeviceId 0\r
- SF_DEVICE_ID1_N25Q128, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((NUMONYX_N25Q128_SIZE >= FLASH_SIZE) ? NUMONYX_N25Q128_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_EON, // VendorId\r
- SF_DEVICE_ID0_EN25QXX, // DeviceId 0\r
- SF_DEVICE_ID1_EN25Q16, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((EON_EN25Q16_SIZE >= FLASH_SIZE) ? EON_EN25Q16_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_EON, // VendorId\r
- SF_DEVICE_ID0_EN25QXX, // DeviceId 0\r
- SF_DEVICE_ID1_EN25Q32, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle33MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((EON_EN25Q32_SIZE >= FLASH_SIZE) ? EON_EN25Q32_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_EON, // VendorId\r
- SF_DEVICE_ID0_EN25QXX, // DeviceId 0\r
- SF_DEVICE_ID1_EN25Q64, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR).\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((EON_EN25Q64_SIZE >= FLASH_SIZE) ? EON_EN25Q64_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_EON, // VendorId\r
- SF_DEVICE_ID0_EN25QXX, // DeviceId 0\r
- SF_DEVICE_ID1_EN25Q128, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((EON_EN25Q128_SIZE >= FLASH_SIZE) ? EON_EN25Q128_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- },\r
- {\r
- SF_VENDOR_ID_AMIC, // VendorId\r
- SF_DEVICE_ID0_A25L016, // DeviceId 0\r
- SF_DEVICE_ID1_A25L016, // DeviceId 1\r
- {\r
- SF_INST_WREN, // Prefix Opcode 0: Write Enable\r
- SF_INST_WREN // Prefix Opcode 1: Write Enable (this part doesn't support EWSR)\r
- },\r
- {\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_JEDEC_READ_ID, EnumSpiCycle50MHz, EnumSpiOperationJedecId }, // Opcode 0: Read ID\r
- {EnumSpiOpcodeRead, SF_INST_READ, EnumSpiCycle50MHz, EnumSpiOperationReadData }, // Opcode 1: Read\r
- {EnumSpiOpcodeReadNoAddr, SF_INST_RDSR, EnumSpiCycle50MHz, EnumSpiOperationReadStatus }, // Opcode 2: Read Status Register\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRDI, EnumSpiCycle50MHz, EnumSpiOperationWriteDisable }, // Opcode 3: Write Disable\r
- {EnumSpiOpcodeWrite, SF_INST_SERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_4K_Byte }, // Opcode 4: Sector Erase (4KB)\r
- {EnumSpiOpcodeWrite, SF_INST_64KB_ERASE, EnumSpiCycle50MHz, EnumSpiOperationErase_64K_Byte }, // Opcode 5: Block Erase (64KB\r
- {EnumSpiOpcodeWrite, SF_INST_PROG, EnumSpiCycle50MHz, EnumSpiOperationProgramData_1_Byte}, // Opcode 6: Byte Program\r
- {EnumSpiOpcodeWriteNoAddr, SF_INST_WRSR, EnumSpiCycle50MHz, EnumSpiOperationWriteStatus }, // Opcode 7: Write Status Register\r
- },\r
-\r
- //\r
- // The offset of the start of the BIOS image in flash. This value is platform specific\r
- // and depends on the system flash map. If BIOS size is bigger than flash return -1.\r
- //\r
- ((AMIC_A25L16_SIZE >= FLASH_SIZE) ? AMIC_A25L16_SIZE - FLASH_SIZE : (UINTN) (-1)),\r
-\r
- //\r
- // The size of the BIOS image in flash. This value is platform specific and depends on the system flash map.\r
- //\r
- FLASH_SIZE\r
- }\r
-};\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- I2CLib.c\r
-\r
-\r
-\r
---*/\r
-#ifdef ECP_FLAG\r
-#include "EdkIIGlueDxe.h"\r
-#else\r
-#include <Library/DebugLib.h>\r
-#include <Library/TimerLib.h>\r
-#endif\r
-#include <PchRegs/PchRegsPcu.h>\r
-#include <PchRegs.h>\r
-#include <PlatformBaseAddresses.h>\r
-#include <PchRegs/PchRegsLpss.h>\r
-#ifdef ECP_FLAG\r
-#include "I2CLib.h"\r
-#else\r
-#include <Library/I2CLib.h>\r
-#endif\r
-#include <Protocol/GlobalNvsArea.h>\r
-#ifndef ECP_FLAG\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#endif\r
-\r
-EFI_STATUS ByteReadI2C(\r
- IN UINT8 BusNo,\r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer\r
- )\r
-{\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-## @file\r
-# Null instance of Debug Agent Library with empty functions.\r
-#\r
-# Copyright (c) 2010 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = I2CLib\r
- FILE_GUID = 7f62bf44-2ba7-4c2d-9d4a-91c8906ff053\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = I2CLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- I2CLib.c\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- IoLib\r
- TimerLib\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[Protocols]\r
- gEfiGlobalNvsAreaProtocolGuid\r
+++ /dev/null
-/** @file\r
- Functions for accessing I2C registers.\r
- \r
- Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <PchRegs/PchRegsPcu.h> \r
-#include <PchRegs.h>\r
-#include <PlatformBaseAddresses.h>\r
-#include <PchRegs/PchRegsLpss.h> \r
-#include <Library/I2CLib.h>\r
-#include <Protocol/GlobalNvsArea.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <I2CRegs.h>\r
-\r
-#define GLOBAL_NVS_OFFSET(Field) (UINTN)((CHAR8*)&((EFI_GLOBAL_NVS_AREA*)0)->Field - (CHAR8*)0)\r
-\r
-#define PCIEX_BASE_ADDRESS 0xE0000000\r
-#define PCI_EXPRESS_BASE_ADDRESS ((VOID *) (UINTN) PCIEX_BASE_ADDRESS)\r
-#define MmPciAddress( Segment, Bus, Device, Function, Register ) \\r
- ((UINTN)PCI_EXPRESS_BASE_ADDRESS + \\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) + \\r
- (UINTN)(Register) \\r
- )\r
-#define PCI_D31F0_REG_BASE PCIEX_BASE_ADDRESS + (UINT32) (31 << 15)\r
-\r
-typedef struct _LPSS_PCI_DEVICE_INFO {\r
- UINTN Segment;\r
- UINTN BusNum;\r
- UINTN DeviceNum;\r
- UINTN FunctionNum;\r
- UINTN Bar0;\r
- UINTN Bar1;\r
-} LPSS_PCI_DEVICE_INFO;\r
-\r
-LPSS_PCI_DEVICE_INFO mLpssPciDeviceList[] = {\r
- {0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPSS_DMAC1, PCI_FUNCTION_NUMBER_PCH_LPSS_DMAC, 0xFE900000, 0xFE908000},\r
- {0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPSS_I2C, PCI_FUNCTION_NUMBER_PCH_LPSS_I2C0, 0xFE910000, 0xFE918000},\r
- {0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPSS_I2C, PCI_FUNCTION_NUMBER_PCH_LPSS_I2C1, 0xFE920000, 0xFE928000},\r
- {0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPSS_I2C, PCI_FUNCTION_NUMBER_PCH_LPSS_I2C2, 0xFE930000, 0xFE938000},\r
- {0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPSS_I2C, PCI_FUNCTION_NUMBER_PCH_LPSS_I2C3, 0xFE940000, 0xFE948000},\r
- {0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPSS_I2C, PCI_FUNCTION_NUMBER_PCH_LPSS_I2C4, 0xFE950000, 0xFE958000},\r
- {0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPSS_I2C, PCI_FUNCTION_NUMBER_PCH_LPSS_I2C5, 0xFE960000, 0xFE968000},\r
- {0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPSS_I2C, PCI_FUNCTION_NUMBER_PCH_LPSS_I2C6, 0xFE970000, 0xFE978000}\r
-};\r
-\r
-#define LPSS_PCI_DEVICE_NUMBER sizeof(mLpssPciDeviceList)/sizeof(LPSS_PCI_DEVICE_INFO)\r
-\r
-STATIC UINTN mI2CBaseAddress = 0;\r
-STATIC UINT16 mI2CSlaveAddress = 0;\r
-\r
-UINT16 mI2cMode=B_IC_RESTART_EN | B_IC_SLAVE_DISABLE | B_MASTER_MODE ;\r
-\r
-UINTN mI2cNvsBaseAddress[] = {\r
- GLOBAL_NVS_OFFSET(LDMA2Addr),\r
- GLOBAL_NVS_OFFSET(I2C1Addr),\r
- GLOBAL_NVS_OFFSET(I2C2Addr),\r
- GLOBAL_NVS_OFFSET(I2C3Addr),\r
- GLOBAL_NVS_OFFSET(I2C4Addr),\r
- GLOBAL_NVS_OFFSET(I2C5Addr),\r
- GLOBAL_NVS_OFFSET(I2C6Addr),\r
- GLOBAL_NVS_OFFSET(I2C7Addr)\r
- };\r
-\r
-/**\r
- This function get I2Cx controller base address (BAR0).\r
-\r
- @param I2cControllerIndex Bus Number of I2C controller.\r
-\r
- @return I2C BAR. \r
-**/\r
-UINTN\r
-GetI2cBarAddr(\r
- IN UINT8 I2cControllerIndex\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_GLOBAL_NVS_AREA_PROTOCOL *GlobalNvsArea;\r
- UINTN AcpiBaseAddr;\r
- UINTN PciMmBase=0;\r
-\r
- ASSERT(gBS!=NULL);\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiGlobalNvsAreaProtocolGuid,\r
- NULL,\r
- &GlobalNvsArea\r
- );\r
- \r
- //\r
- // PCI mode from PEI ( Global NVS is not ready).\r
- //\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "GetI2cBarAddr() gEfiGlobalNvsAreaProtocolGuid:%r\n", Status));\r
- //\r
- // Global NVS is not ready.\r
- //\r
- return 0;\r
- }\r
-\r
- AcpiBaseAddr = *(UINTN*)((CHAR8*)GlobalNvsArea->Area + mI2cNvsBaseAddress[I2cControllerIndex + 1]);\r
- \r
- //\r
- //PCI mode from DXE (global NVS protocal) to LPSS OnReadytoBoot(swith to ACPI).\r
- //\r
- if(AcpiBaseAddr==0) {\r
- PciMmBase = MmPciAddress (\r
- mLpssPciDeviceList[I2cControllerIndex + 1].Segment,\r
- mLpssPciDeviceList[I2cControllerIndex + 1].BusNum,\r
- mLpssPciDeviceList[I2cControllerIndex + 1].DeviceNum,\r
- mLpssPciDeviceList[I2cControllerIndex + 1].FunctionNum,\r
- 0\r
- );\r
- DEBUG((EFI_D_ERROR, "\nGetI2cBarAddr() I2C Device %x %x %x PciMmBase:%x\n", \\r
- mLpssPciDeviceList[I2cControllerIndex + 1].BusNum, \\r
- mLpssPciDeviceList[I2cControllerIndex + 1].DeviceNum, \\r
- mLpssPciDeviceList[I2cControllerIndex + 1].FunctionNum, PciMmBase));\r
-\r
- if (MmioRead32 (PciMmBase) != 0xFFFFFFFF) {\r
- if((MmioRead32 (PciMmBase+R_PCH_LPSS_I2C_STSCMD)& B_PCH_LPSS_I2C_STSCMD_MSE)) {\r
- //\r
- // Get the address allocted.\r
- //\r
- mLpssPciDeviceList[I2cControllerIndex + 1].Bar0=MmioRead32 (PciMmBase+R_PCH_LPSS_I2C_BAR); \r
- mLpssPciDeviceList[I2cControllerIndex + 1].Bar1=MmioRead32 (PciMmBase+R_PCH_LPSS_I2C_BAR1);\r
- }\r
- }\r
- AcpiBaseAddr =mLpssPciDeviceList[I2cControllerIndex+1].Bar0;\r
- }\r
- \r
- //\r
- // ACPI mode from BDS: LPSS OnReadytoBoot\r
- //\r
- else {\r
- DEBUG ((EFI_D_INFO, "GetI2cBarAddr() NVS Varialable is updated by this LIB or LPSS \n"));\r
- }\r
- \r
- DEBUG ((EFI_D_INFO, "GetI2cBarAddr() I2cControllerIndex+1 0x%x AcpiBaseAddr:0x%x \n", (I2cControllerIndex + 1), AcpiBaseAddr));\r
- return AcpiBaseAddr;\r
-}\r
-\r
-\r
-/**\r
- This function enables I2C controllers.\r
-\r
- @param I2cControllerIndex Bus Number of I2C controllers.\r
-\r
- @return Result of the I2C initialization.\r
-**/\r
-EFI_STATUS\r
-ProgramPciLpssI2C (\r
- IN UINT8 I2cControllerIndex\r
- )\r
-{\r
- UINT32 PmcBase;\r
- UINTN PciMmBase=0;\r
- EFI_STATUS Status;\r
- EFI_GLOBAL_NVS_AREA_PROTOCOL *GlobalNvsArea;\r
-\r
- UINT32 PmcFunctionDsiable[]= {\r
- B_PCH_PMC_FUNC_DIS_LPSS2_FUNC1,\r
- B_PCH_PMC_FUNC_DIS_LPSS2_FUNC2,\r
- B_PCH_PMC_FUNC_DIS_LPSS2_FUNC3,\r
- B_PCH_PMC_FUNC_DIS_LPSS2_FUNC4,\r
- B_PCH_PMC_FUNC_DIS_LPSS2_FUNC5,\r
- B_PCH_PMC_FUNC_DIS_LPSS2_FUNC6,\r
- B_PCH_PMC_FUNC_DIS_LPSS2_FUNC7\r
- };\r
-\r
- DEBUG ((EFI_D_INFO, "ProgramPciLpssI2C() Start\n"));\r
-\r
- //\r
- // Set the VLV Function Disable Register to ZERO\r
- //\r
- PmcBase = MmioRead32 (PCI_D31F0_REG_BASE + R_PCH_LPC_PMC_BASE) & B_PCH_LPC_PMC_BASE_BAR;\r
- if(MmioRead32(PmcBase+R_PCH_PMC_FUNC_DIS)&PmcFunctionDsiable[I2cControllerIndex]) {\r
- DEBUG ((EFI_D_INFO, "ProgramPciLpssI2C() End:I2C[%x] is disabled\n",I2cControllerIndex));\r
- return EFI_NOT_READY;\r
- }\r
- \r
- DEBUG ((EFI_D_INFO, "ProgramPciLpssI2C()------------I2cControllerIndex=%x,PMC=%x\n",I2cControllerIndex,MmioRead32(PmcBase+R_PCH_PMC_FUNC_DIS)));\r
-\r
- {\r
- PciMmBase = MmPciAddress (\r
- mLpssPciDeviceList[I2cControllerIndex+1].Segment,\r
- mLpssPciDeviceList[I2cControllerIndex+1].BusNum,\r
- mLpssPciDeviceList[I2cControllerIndex+1].DeviceNum,\r
- mLpssPciDeviceList[I2cControllerIndex+1].FunctionNum,\r
- 0\r
- );\r
- \r
- DEBUG((EFI_D_ERROR, "Program Pci Lpss I2C Device %x %x %x PciMmBase:%x\n", \\r
- mLpssPciDeviceList[I2cControllerIndex+1].BusNum, \\r
- mLpssPciDeviceList[I2cControllerIndex+1].DeviceNum, \\r
- mLpssPciDeviceList[I2cControllerIndex+1].FunctionNum, PciMmBase));\r
-\r
- if (MmioRead32 (PciMmBase) != 0xFFFFFFFF) {\r
- if((MmioRead32 (PciMmBase+R_PCH_LPSS_I2C_STSCMD)& B_PCH_LPSS_I2C_STSCMD_MSE)) {\r
- //\r
- // Get the address allocted.\r
- //\r
- mLpssPciDeviceList[I2cControllerIndex+1].Bar0=MmioRead32 (PciMmBase+R_PCH_LPSS_I2C_BAR); \r
- mLpssPciDeviceList[I2cControllerIndex+1].Bar1=MmioRead32 (PciMmBase+R_PCH_LPSS_I2C_BAR1);\r
- DEBUG((EFI_D_ERROR, "ProgramPciLpssI2C() bar0:0x%x bar1:0x%x\n",mLpssPciDeviceList[I2cControllerIndex+1].Bar0, mLpssPciDeviceList[I2cControllerIndex+1].Bar1));\r
- } else {\r
- \r
- //\r
- // Program BAR 0\r
- //\r
- ASSERT (((mLpssPciDeviceList[I2cControllerIndex+1].Bar0 & B_PCH_LPSS_I2C_BAR_BA) == mLpssPciDeviceList[I2cControllerIndex+1].Bar0) && (mLpssPciDeviceList[I2cControllerIndex+1].Bar0 != 0));\r
- MmioWrite32 ((UINTN) (PciMmBase + R_PCH_LPSS_I2C_BAR), (UINT32) (mLpssPciDeviceList[I2cControllerIndex+1].Bar0 & B_PCH_LPSS_I2C_BAR_BA));\r
- \r
- //\r
- // Program BAR 1\r
- //\r
- ASSERT (((mLpssPciDeviceList[I2cControllerIndex+1].Bar1 & B_PCH_LPSS_I2C_BAR1_BA) == mLpssPciDeviceList[I2cControllerIndex+1].Bar1) && (mLpssPciDeviceList[I2cControllerIndex+1].Bar1 != 0));\r
- MmioWrite32 ((UINTN) (PciMmBase + R_PCH_LPSS_I2C_BAR1), (UINT32) (mLpssPciDeviceList[I2cControllerIndex+1].Bar1 & B_PCH_LPSS_I2C_BAR1_BA));\r
- \r
- //\r
- // Bus Master Enable & Memory Space Enable\r
- //\r
- MmioOr32 ((UINTN) (PciMmBase + R_PCH_LPSS_I2C_STSCMD), (UINT32) (B_PCH_LPSS_I2C_STSCMD_BME | B_PCH_LPSS_I2C_STSCMD_MSE));\r
- ASSERT (MmioRead32 (mLpssPciDeviceList[I2cControllerIndex+1].Bar0) != 0xFFFFFFFF);\r
- }\r
- \r
- //\r
- // Release Resets\r
- //\r
- MmioWrite32 (mLpssPciDeviceList[I2cControllerIndex+1].Bar0 + R_PCH_LPIO_I2C_MEM_RESETS,(B_PCH_LPIO_I2C_MEM_RESETS_FUNC | B_PCH_LPIO_I2C_MEM_RESETS_APB));\r
- \r
- //\r
- // Activate Clocks\r
- //\r
- MmioWrite32 (mLpssPciDeviceList[I2cControllerIndex+1].Bar0 + R_PCH_LPSS_I2C_MEM_PCP,0x80020003);//No use for A0\r
-\r
- DEBUG ((EFI_D_INFO, "ProgramPciLpssI2C() Programmed()\n"));\r
- }\r
- \r
- //\r
- // BDS: already switched to ACPI mode\r
- //\r
- else {\r
- ASSERT(gBS!=NULL);\r
- Status = gBS->LocateProtocol (\r
- &gEfiGlobalNvsAreaProtocolGuid,\r
- NULL,\r
- &GlobalNvsArea\r
- );\r
- if (EFI_ERROR(Status)) {\r
- DEBUG ((EFI_D_INFO, "GetI2cBarAddr() gEfiGlobalNvsAreaProtocolGuid:%r\n", Status));\r
- //\r
- // gEfiGlobalNvsAreaProtocolGuid is not ready.\r
- //\r
- return 0;\r
- }\r
- mLpssPciDeviceList[I2cControllerIndex + 1].Bar0 = *(UINTN*)((CHAR8*)GlobalNvsArea->Area + mI2cNvsBaseAddress[I2cControllerIndex + 1]);\r
- DEBUG ((EFI_D_INFO, "ProgramPciLpssI2C(): is switched to ACPI 0x:%x \n",mLpssPciDeviceList[I2cControllerIndex + 1].Bar0));\r
- }\r
- }\r
- \r
- DEBUG ((EFI_D_INFO, "ProgramPciLpssI2C() End\n"));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Disable I2C Bus.\r
-\r
- @param VOID.\r
-\r
- @return Result of the I2C disabling.\r
-**/\r
-RETURN_STATUS\r
-I2cDisable (\r
- VOID\r
- )\r
-{ \r
- //\r
- // 0.1 seconds\r
- //\r
- UINT32 NumTries = 10000;\r
- \r
- MmioWrite32 ( mI2CBaseAddress + R_IC_ENABLE, 0 );\r
- while ( 0 != ( MmioRead32 ( mI2CBaseAddress + R_IC_ENABLE_STATUS) & 1)) {\r
- MicroSecondDelay (10);\r
- NumTries --;\r
- if(0 == NumTries) {\r
- return RETURN_NOT_READY;\r
- }\r
- }\r
- \r
- return RETURN_SUCCESS;\r
-}\r
-\r
-/**\r
- Enable I2C Bus.\r
-\r
- @param VOID.\r
-\r
- @return Result of the I2C disabling.\r
-**/\r
-RETURN_STATUS\r
-I2cEnable (\r
- VOID\r
- )\r
-{\r
- //\r
- // 0.1 seconds\r
- //\r
- UINT32 NumTries = 10000;\r
- \r
- MmioWrite32 (mI2CBaseAddress + R_IC_ENABLE, 1);\r
- \r
- while (0 == (MmioRead32 (mI2CBaseAddress + R_IC_ENABLE_STATUS) & 1)) {\r
- MicroSecondDelay (10);\r
- NumTries --;\r
- if(0 == NumTries){\r
- return RETURN_NOT_READY;\r
- }\r
- }\r
- \r
- return RETURN_SUCCESS;\r
-}\r
-\r
-/**\r
- Enable I2C Bus.\r
-\r
- @param VOID.\r
-\r
- @return Result of the I2C enabling.\r
-**/\r
-RETURN_STATUS\r
-I2cBusFrequencySet (\r
- IN UINTN BusClockHertz\r
- )\r
-{\r
- DEBUG((EFI_D_INFO,"InputFreq BusClockHertz: %d\r\n",BusClockHertz));\r
- \r
- //\r
- // Set the 100 KHz clock divider according to SV result and I2C spec\r
- //\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_SS_SCL_HCNT, (UINT16)0x214 );\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_SS_SCL_LCNT, (UINT16)0x272 );\r
- \r
- //\r
- // Set the 400 KHz clock divider according to SV result and I2C spec\r
- //\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_FS_SCL_HCNT, (UINT16)0x50 );\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_FS_SCL_LCNT, (UINT16)0xAD );\r
-\r
- switch ( BusClockHertz ) {\r
- case 100 * 1000:\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_SDA_HOLD, (UINT16)0x40);//100K\r
- mI2cMode = V_SPEED_STANDARD;\r
- break;\r
- case 400 * 1000:\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_SDA_HOLD, (UINT16)0x32);//400K\r
- mI2cMode = V_SPEED_FAST;\r
- break;\r
- default:\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_SDA_HOLD, (UINT16)0x09);//3.4M\r
- mI2cMode = V_SPEED_HIGH;\r
- }\r
-\r
- //\r
- // Select the frequency counter,\r
- // Enable restart condition,\r
- // Enable master FSM, disable slave FSM.\r
- //\r
- mI2cMode |= B_IC_RESTART_EN | B_IC_SLAVE_DISABLE | B_MASTER_MODE;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Initializes the host controller to execute I2C commands.\r
-\r
- @param I2cControllerIndex Index of I2C controller in LPSS device. 0 represents I2C0, which is PCI function 1 of LPSS device. \r
- \r
- @return EFI_SUCCESS Opcode initialization on the I2C host controller completed.\r
- @return EFI_DEVICE_ERROR Device error, operation failed.\r
-**/\r
-EFI_STATUS\r
-I2CInit (\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT16 SlaveAddress\r
- )\r
-{\r
- EFI_STATUS Status=RETURN_SUCCESS;\r
- UINT32 NumTries = 0;\r
- UINTN GnvsI2cBarAddr=0;\r
- \r
- //\r
- // Verify the parameters\r
- //\r
- if ((1023 < SlaveAddress) || (6 < I2cControllerIndex)) {\r
- Status = RETURN_INVALID_PARAMETER;\r
- DEBUG((EFI_D_INFO,"I2CInit Exit with RETURN_INVALID_PARAMETER\r\n"));\r
- return Status;\r
- }\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_TAR, (UINT16)SlaveAddress );\r
- mI2CSlaveAddress = SlaveAddress;\r
-\r
- //\r
- // 1.PEI: program and init ( before pci enumeration).\r
- // 2.DXE:update address and re-init ( after pci enumeration).\r
- // 3.BDS:update ACPI address and re-init ( after acpi mode is enabled).\r
- //\r
- if(mI2CBaseAddress == mLpssPciDeviceList[I2cControllerIndex + 1].Bar0) {\r
- \r
- //\r
- // I2CInit is already called.\r
- //\r
- GnvsI2cBarAddr=GetI2cBarAddr(I2cControllerIndex);\r
- \r
- if((GnvsI2cBarAddr == 0)||(GnvsI2cBarAddr == mI2CBaseAddress)) {\r
- DEBUG((EFI_D_INFO,"I2CInit Exit with mI2CBaseAddress:%x == [%x].Bar0\r\n",mI2CBaseAddress,I2cControllerIndex+1));\r
- return RETURN_SUCCESS;\r
- }\r
- }\r
- \r
- Status=ProgramPciLpssI2C(I2cControllerIndex);\r
- if(Status!=EFI_SUCCESS) {\r
- return Status;\r
- }\r
-\r
-\r
- mI2CBaseAddress = (UINT32) mLpssPciDeviceList[I2cControllerIndex + 1].Bar0;\r
- DEBUG ((EFI_D_ERROR, "mI2CBaseAddress = 0x%x \n",mI2CBaseAddress));\r
- \r
- //\r
- // 1 seconds.\r
- //\r
- NumTries = 10000; \r
- while ((1 == ( MmioRead32 ( mI2CBaseAddress + R_IC_STATUS) & STAT_MST_ACTIVITY ))) {\r
- MicroSecondDelay(10);\r
- NumTries --;\r
- if(0 == NumTries) {\r
- DEBUG((EFI_D_INFO, "Try timeout\r\n"));\r
- return RETURN_DEVICE_ERROR;\r
- }\r
- }\r
- \r
- Status = I2cDisable();\r
- DEBUG((EFI_D_INFO, "I2cDisable Status = %r\r\n", Status));\r
- I2cBusFrequencySet(400 * 1000);\r
-\r
- MmioWrite32(mI2CBaseAddress + R_IC_INTR_MASK, 0x0);\r
- if (0x7f < SlaveAddress )\r
- SlaveAddress = ( SlaveAddress & 0x3ff ) | IC_TAR_10BITADDR_MASTER;\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_TAR, (UINT16)SlaveAddress );\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_RX_TL, 0);\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_TX_TL, 0 );\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_CON, mI2cMode);\r
- Status = I2cEnable();\r
-\r
- DEBUG((EFI_D_INFO, "I2cEnable Status = %r\r\n", Status));\r
- MmioRead32 ( mI2CBaseAddress + R_IC_CLR_TX_ABRT );\r
- \r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Reads a Byte from I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be read\r
- @param Offset Offset from which the data has to be read\r
- @param *Byte Address to which the value read has to be stored\r
- @param Start Whether a RESTART is issued before the byte is sent or received\r
- @param End Whether STOP is generated after a data byte is sent or received \r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS \r
-ByteReadI2CBasic(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer,\r
- IN UINT8 Start,\r
- IN UINT8 End\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- UINT32 I2cStatus;\r
- UINT16 ReceiveData;\r
- UINT8 *ReceiveDataEnd;\r
- UINT8 *ReceiveRequest;\r
- UINT16 RawIntrStat;\r
- UINT32 Count=0;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- ReceiveDataEnd = &ReadBuffer [ReadBytes];\r
- if( ReadBytes ) {\r
-\r
- ReceiveRequest = ReadBuffer;\r
- DEBUG((EFI_D_INFO,"Read: ---------------%d bytes to RX\r\n",ReceiveDataEnd - ReceiveRequest));\r
-\r
- while ((ReceiveDataEnd > ReceiveRequest) || (ReceiveDataEnd > ReadBuffer)) {\r
- \r
- //\r
- // Check for NACK\r
- //\r
- RawIntrStat = (UINT16)MmioRead32 (mI2CBaseAddress + R_IC_RawIntrStat);\r
- if ( 0 != ( RawIntrStat & I2C_INTR_TX_ABRT )) {\r
- MmioRead32 ( mI2CBaseAddress + R_IC_CLR_TX_ABRT );\r
- Status = RETURN_DEVICE_ERROR;\r
- DEBUG((EFI_D_INFO,"TX ABRT ,%d bytes hasn't been transferred\r\n",ReceiveDataEnd - ReceiveRequest));\r
- break;\r
- }\r
- \r
- //\r
- // Determine if another byte was received\r
- //\r
- I2cStatus = (UINT16)MmioRead32 (mI2CBaseAddress + R_IC_STATUS);\r
- if (0 != ( I2cStatus & STAT_RFNE )) {\r
- ReceiveData = (UINT16)MmioRead32 ( mI2CBaseAddress + R_IC_DATA_CMD );\r
- *ReadBuffer++ = (UINT8)ReceiveData;\r
- DEBUG((EFI_D_INFO,"MmioRead32 ,1 byte 0x:%x is received\r\n",ReceiveData));\r
- }\r
-\r
- if(ReceiveDataEnd == ReceiveRequest) {\r
- MicroSecondDelay ( FIFO_WRITE_DELAY );\r
- DEBUG((EFI_D_INFO,"ReceiveDataEnd==ReceiveRequest------------%x\r\n",I2cStatus & STAT_RFNE));\r
- Count++;\r
- if(Count<1024) {\r
- //\r
- // To avoid sys hung without ul-pmc device on RVP,\r
- // waiting the last request to get data and make (ReceiveDataEnd > ReadBuffer) =TRUE.\r
- //\r
- continue;\r
- } else {\r
- break;\r
- }\r
- }\r
- \r
- //\r
- // Wait until a read request will fit.\r
- //\r
- if (0 == (I2cStatus & STAT_TFNF)) {\r
- DEBUG((EFI_D_INFO,"Wait until a read request will fit\r\n"));\r
- MicroSecondDelay (10);\r
- continue;\r
- }\r
- \r
- //\r
- // Issue the next read request.\r
- //\r
- if(End && Start) {\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_DATA_CMD, B_READ_CMD|B_CMD_RESTART|B_CMD_STOP);\r
- } else if (!End && Start) {\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_DATA_CMD, B_READ_CMD|B_CMD_RESTART);\r
- } else if (End && !Start) {\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_DATA_CMD, B_READ_CMD|B_CMD_STOP);\r
- } else if (!End && !Start) {\r
- MmioWrite32 ( mI2CBaseAddress + R_IC_DATA_CMD, B_READ_CMD);\r
- }\r
- MicroSecondDelay (FIFO_WRITE_DELAY);\r
-\r
- ReceiveRequest += 1;\r
- }\r
- }\r
- \r
- return Status;\r
-}\r
-\r
-/**\r
- Writes a Byte to I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be written\r
- @param Offset Offset from which the data has to be read\r
- @param *Byte Address to which the value written is stored\r
- @param Start Whether a RESTART is issued before the byte is sent or received\r
- @param End Whether STOP is generated after a data byte is sent or received \r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully written\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS ByteWriteI2CBasic(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINTN WriteBytes,\r
- IN UINT8 *WriteBuffer,\r
- IN UINT8 Start,\r
- IN UINT8 End\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- UINT32 I2cStatus;\r
- UINT8 *TransmitEnd;\r
- UINT16 RawIntrStat;\r
- UINT32 Count=0;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- Status=I2CInit(I2cControllerIndex, SlaveAddress);\r
- if(Status!=EFI_SUCCESS)\r
- return Status;\r
-\r
- TransmitEnd = &WriteBuffer[WriteBytes];\r
- if( WriteBytes ) {\r
- DEBUG((EFI_D_INFO,"Write: --------------%d bytes to TX\r\n",TransmitEnd - WriteBuffer));\r
- while (TransmitEnd > WriteBuffer) {\r
- I2cStatus = MmioRead32 (mI2CBaseAddress + R_IC_STATUS);\r
- RawIntrStat = (UINT16)MmioRead32 (mI2CBaseAddress + R_IC_RawIntrStat);\r
- if (0 != ( RawIntrStat & I2C_INTR_TX_ABRT)) {\r
- MmioRead32 ( mI2CBaseAddress + R_IC_CLR_TX_ABRT);\r
- Status = RETURN_DEVICE_ERROR;\r
- DEBUG((EFI_D_ERROR,"TX ABRT TransmitEnd:0x%x WriteBuffer:0x%x\r\n", TransmitEnd, WriteBuffer));\r
- break;\r
- }\r
- if (0 == (I2cStatus & STAT_TFNF)) {\r
- //\r
- // If TX not full , will send cmd or continue to wait\r
- //\r
- MicroSecondDelay (FIFO_WRITE_DELAY);\r
- continue;\r
- }\r
-\r
- if(End && Start) {\r
- MmioWrite32 (mI2CBaseAddress + R_IC_DATA_CMD, (*WriteBuffer++)|B_CMD_RESTART|B_CMD_STOP);\r
- } else if (!End && Start) {\r
- MmioWrite32 (mI2CBaseAddress + R_IC_DATA_CMD, (*WriteBuffer++)|B_CMD_RESTART);\r
- } else if (End && !Start) {\r
- MmioWrite32 (mI2CBaseAddress + R_IC_DATA_CMD, (*WriteBuffer++)|B_CMD_STOP);\r
- } else if (!End && !Start ) {\r
- MmioWrite32 (mI2CBaseAddress + R_IC_DATA_CMD, (*WriteBuffer++));\r
- }\r
- \r
- //\r
- // Add a small delay to work around some odd behavior being seen. Without this delay bytes get dropped.\r
- //\r
- MicroSecondDelay ( FIFO_WRITE_DELAY );//wait after send cmd\r
- \r
- //\r
- // Time out\r
- //\r
- while(1) {\r
- RawIntrStat = MmioRead16 ( mI2CBaseAddress + R_IC_RawIntrStat );\r
- if (0 != ( RawIntrStat & I2C_INTR_TX_ABRT)) {\r
- MmioRead16 (mI2CBaseAddress + R_IC_CLR_TX_ABRT);\r
- Status = RETURN_DEVICE_ERROR;\r
- DEBUG((EFI_D_ERROR,"TX ABRT TransmitEnd:0x%x WriteBuffer:0x%x\r\n", TransmitEnd, WriteBuffer));\r
- }\r
- if(0 == MmioRead16(mI2CBaseAddress + R_IC_TXFLR)) break;\r
-\r
- MicroSecondDelay (FIFO_WRITE_DELAY);\r
- Count++;\r
- if(Count<1024) {\r
- //\r
- // to avoid sys hung without ul-pmc device on RVP.\r
- // Waiting the last request to get data and make (ReceiveDataEnd > ReadBuffer) =TRUE.\r
- //\r
- continue;\r
- } else {\r
- break;\r
- }\r
- }//while( 1 )\r
- }\r
-\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Reads a Byte from I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be read\r
- @param Offset Offset from which the data has to be read\r
- @param ReadBytes Number of bytes to be read\r
- @param *ReadBuffer Address to which the value read has to be stored\r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS ByteReadI2C(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((EFI_D_INFO, "ByteReadI2C:---offset:0x%x\n",Offset));\r
- Status = ByteWriteI2CBasic(I2cControllerIndex, SlaveAddress,1,&Offset,TRUE,FALSE);\r
- Status = ByteReadI2CBasic(I2cControllerIndex, SlaveAddress,ReadBytes,ReadBuffer,TRUE,TRUE);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Writes a Byte to I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be written\r
- @param Offset Offset from which the data has to be written\r
- @param WriteBytes Number of bytes to be written\r
- @param *Byte Address to which the value written is stored\r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS ByteWriteI2C(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN WriteBytes,\r
- IN UINT8 *WriteBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((EFI_D_INFO, "ByteWriteI2C:---offset/bytes/buf:0x%x,0x%x,0x%x,0x%x\n",Offset,WriteBytes,WriteBuffer,*WriteBuffer));\r
- Status = ByteWriteI2CBasic(I2cControllerIndex, SlaveAddress,1,&Offset,TRUE,FALSE);\r
- Status = ByteWriteI2CBasic(I2cControllerIndex, SlaveAddress,WriteBytes,WriteBuffer,FALSE,TRUE);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-## @file\r
-# Instance of I2C Library.\r
-#\r
-# Copyright (c) 2010 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = I2CLib\r
- FILE_GUID = 7f62bf44-2ba7-4c2d-9d4a-91c8906ff053\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = I2CLib|DXE_DRIVER DXE_RUNTIME_DRIVER UEFI_DRIVER UEFI_APPLICATION\r
- \r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- I2CLib.c\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- IoLib\r
- TimerLib\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[Protocols]\r
- gEfiGlobalNvsAreaProtocolGuid\r
+++ /dev/null
-/** @file\r
- Register Definitions for I2C Driver/PEIM.\r
- \r
- Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#ifndef I2C_REGS_H\r
-#define I2C_REGS_H\r
-\r
-//\r
-// FIFO write delay value.\r
-//\r
-#define FIFO_WRITE_DELAY 2\r
-\r
-//\r
-// MMIO Register Definitions.\r
-//\r
-#define R_IC_CON ( 0x00) // I2C Control \r
-#define B_IC_RESTART_EN BIT5\r
-#define B_IC_SLAVE_DISABLE BIT6\r
-#define V_SPEED_STANDARD 0x02\r
-#define V_SPEED_FAST 0x04\r
-#define V_SPEED_HIGH 0x06\r
-#define B_MASTER_MODE BIT0\r
-\r
-#define R_IC_TAR ( 0x04) // I2C Target Address\r
-#define IC_TAR_10BITADDR_MASTER BIT12\r
-\r
-#define R_IC_SAR ( 0x08) // I2C Slave Address\r
-#define R_IC_HS_MADDR ( 0x0C) // I2C HS MasterMode Code Address\r
-#define R_IC_DATA_CMD ( 0x10) // I2C Rx/Tx Data Buffer and Command\r
-\r
-#define B_READ_CMD BIT8 // 1 = read, 0 = write\r
-#define B_CMD_STOP BIT9 // 1 = STOP\r
-#define B_CMD_RESTART BIT10 // 1 = IC_RESTART_EN\r
-\r
-#define V_WRITE_CMD_MASK ( 0xFF)\r
-\r
-#define R_IC_SS_SCL_HCNT ( 0x14) // Standard Speed I2C Clock SCL High Count\r
-#define R_IC_SS_SCL_LCNT ( 0x18) // Standard Speed I2C Clock SCL Low Count\r
-#define R_IC_FS_SCL_HCNT ( 0x1C) // Full Speed I2C Clock SCL High Count\r
-#define R_IC_FS_SCL_LCNT ( 0x20) // Full Speed I2C Clock SCL Low Count\r
-#define R_IC_HS_SCL_HCNT ( 0x24) // High Speed I2C Clock SCL High Count\r
-#define R_IC_HS_SCL_LCNT ( 0x28) // High Speed I2C Clock SCL Low Count\r
-#define R_IC_INTR_STAT ( 0x2C) // I2C Inetrrupt Status\r
-#define R_IC_INTR_MASK ( 0x30) // I2C Interrupt Mask\r
-#define I2C_INTR_GEN_CALL BIT11 // General call received\r
-#define I2C_INTR_START_DET BIT10\r
-#define I2C_INTR_STOP_DET BIT9\r
-#define I2C_INTR_ACTIVITY BIT8\r
-#define I2C_INTR_TX_ABRT BIT6 // Set on NACK\r
-#define I2C_INTR_TX_EMPTY BIT4\r
-#define I2C_INTR_TX_OVER BIT3\r
-#define I2C_INTR_RX_FULL BIT2 // Data bytes in RX FIFO over threshold\r
-#define I2C_INTR_RX_OVER BIT1\r
-#define I2C_INTR_RX_UNDER BIT0\r
-#define R_IC_RawIntrStat ( 0x34) // I2C Raw Interrupt Status\r
-#define R_IC_RX_TL ( 0x38) // I2C Receive FIFO Threshold\r
-#define R_IC_TX_TL ( 0x3C) // I2C Transmit FIFO Threshold\r
-#define R_IC_CLR_INTR ( 0x40) // Clear Combined and Individual Interrupts\r
-#define R_IC_CLR_RX_UNDER ( 0x44) // Clear RX_UNDER Interrupt\r
-#define R_IC_CLR_RX_OVER ( 0x48) // Clear RX_OVERinterrupt\r
-#define R_IC_CLR_TX_OVER ( 0x4C) // Clear TX_OVER interrupt\r
-#define R_IC_CLR_RD_REQ ( 0x50) // Clear RD_REQ interrupt\r
-#define R_IC_CLR_TX_ABRT ( 0x54) // Clear TX_ABRT interrupt\r
-#define R_IC_CLR_RX_DONE ( 0x58) // Clear RX_DONE interrupt\r
-#define R_IC_CLR_ACTIVITY ( 0x5C) // Clear ACTIVITY interrupt\r
-#define R_IC_CLR_STOP_DET ( 0x60) // Clear STOP_DET interrupt\r
-#define R_IC_CLR_START_DET ( 0x64) // Clear START_DET interrupt\r
-#define R_IC_CLR_GEN_CALL ( 0x68) // Clear GEN_CALL interrupt\r
-#define R_IC_ENABLE ( 0x6C) // I2C Enable\r
-#define R_IC_STATUS ( 0x70) // I2C Status\r
-\r
-#define R_IC_SDA_HOLD ( 0x7C) // I2C IC_DEFAULT_SDA_HOLD//16bits\r
-\r
-#define STAT_MST_ACTIVITY BIT5 // Master FSM Activity Status.\r
-#define STAT_RFF BIT4 // RX FIFO is completely full\r
-#define STAT_RFNE BIT3 // RX FIFO is not empty\r
-#define STAT_TFE BIT2 // TX FIFO is completely empty\r
-#define STAT_TFNF BIT1 // TX FIFO is not full\r
-\r
-#define R_IC_TXFLR ( 0x74) // Transmit FIFO Level Register\r
-#define R_IC_RXFLR ( 0x78) // Receive FIFO Level Register\r
-#define R_IC_TX_ABRT_SOURCE ( 0x80) // I2C Transmit Abort Status Register\r
-#define R_IC_SLV_DATA_NACK_ONLY ( 0x84) // Generate SLV_DATA_NACK Register\r
-#define R_IC_DMA_CR ( 0x88) // DMA Control Register\r
-#define R_IC_DMA_TDLR ( 0x8C) // DMA Transmit Data Level\r
-#define R_IC_DMA_RDLR ( 0x90) // DMA Receive Data Level\r
-#define R_IC_SDA_SETUP ( 0x94) // I2C SDA Setup Register\r
-#define R_IC_ACK_GENERAL_CALL ( 0x98) // I2C ACK General Call Register\r
-#define R_IC_ENABLE_STATUS ( 0x9C) // I2C Enable Status Register\r
-#define R_IC_COMP_PARAM ( 0xF4) // Component Parameter Register\r
-#define R_IC_COMP_VERSION ( 0xF8) // Component Version ID\r
-#define R_IC_COMP_TYPE ( 0xFC) // Component Type\r
-\r
-#define I2C_SS_SCL_HCNT_VALUE_100M 0x1DD\r
-#define I2C_SS_SCL_LCNT_VALUE_100M 0x1E4\r
-#define I2C_FS_SCL_HCNT_VALUE_100M 0x54\r
-#define I2C_FS_SCL_LCNT_VALUE_100M 0x9a\r
-#define I2C_HS_SCL_HCNT_VALUE_100M 0x7\r
-#define I2C_HS_SCL_LCNT_VALUE_100M 0xE\r
-\r
-#define IC_TAR_10BITADDR_MASTER BIT12\r
-#define FIFO_SIZE 32\r
-#define R_IC_INTR_STAT ( 0x2C) // I2c Inetrrupt Status\r
-#define R_IC_INTR_MASK ( 0x30) // I2c Interrupt Mask\r
-#define I2C_INTR_GEN_CALL BIT11 // General call received\r
-#define I2C_INTR_START_DET BIT10\r
-#define I2C_INTR_STOP_DET BIT9\r
-#define I2C_INTR_ACTIVITY BIT8\r
-#define I2C_INTR_TX_ABRT BIT6 // Set on NACK\r
-#define I2C_INTR_TX_EMPTY BIT4\r
-#define I2C_INTR_TX_OVER BIT3\r
-#define I2C_INTR_RX_FULL BIT2 // Data bytes in RX FIFO over threshold\r
-#define I2C_INTR_RX_OVER BIT1\r
-#define I2C_INTR_RX_UNDER BIT0\r
-\r
-#define R_PCH_LPIO_I2C_MEM_RESETS 0x804 // Software Reset\r
-#define B_PCH_LPIO_I2C_MEM_RESETS_FUNC BIT1 // Function Clock Domain Reset\r
-#define B_PCH_LPIO_I2C_MEM_RESETS_APB BIT0 // APB Domain Reset\r
-#define R_PCH_LPSS_I2C_MEM_PCP 0x800 // Private Clock Parameters\r
-\r
-#endif
\ No newline at end of file
+++ /dev/null
-/** @file\r
- Misc Registers Definition.\r
- \r
- Copyright (c) 2011 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#ifndef _I2C_ACCESS_H_\r
-#define _I2C_ACCESS_H_\r
-\r
-#include "I2CIoLibPei.h"\r
-\r
-#define DEFAULT_PCI_BUS_NUMBER_PCH 0\r
-\r
-#define PCI_DEVICE_NUMBER_PCH_LPC 31\r
-#define PCI_FUNCTION_NUMBER_PCH_LPC 0\r
-\r
-#define R_PCH_LPC_ACPI_BASE 0x40 // ABASE, 16bit\r
-#define R_PCH_LPC_ACPI_BASEADR 0x400 // ABASE, 16bit\r
-#define B_PCH_LPC_ACPI_BASE_EN BIT1 // Enable Bit\r
-#define B_PCH_LPC_ACPI_BASE_BAR 0x0000FF80 // Base Address, 128 Bytes\r
-#define V_PCH_ACPI_PM1_TMR_MAX_VAL 0x1000000 // The timer is 24 bit overflow\r
-#define B_PCH_ACPI_PM1_TMR_VAL 0xFFFFFF // The timer value mask\r
-\r
-#define R_PCH_ACPI_PM1_TMR 0x08 // Power Management 1 Timer\r
-#define V_PCH_ACPI_PM1_TMR_FREQUENCY 3579545 // Timer Frequency\r
-\r
-\r
-#define PchLpcPciCfg8(Register) I2CLibPeiMmioRead8 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, Register))\r
-\r
-#define PCIEX_BASE_ADDRESS 0xE0000000\r
-#define PCI_EXPRESS_BASE_ADDRESS ((VOID *) (UINTN) PCIEX_BASE_ADDRESS)\r
-\r
-#define MmPciAddress( Segment, Bus, Device, Function, Register ) \\r
- ( (UINTN)PCI_EXPRESS_BASE_ADDRESS + \\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) + \\r
- (UINTN)(Register) \\r
- )\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
- MicroSecondDelay implementation of ACPI Timer.\r
- \r
- Copyright (c) 2007 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#include "PiPei.h"\r
-#include "I2CAccess.h"\r
-#include "I2CDelayPei.h"\r
-#include <Library/DebugLib.h>\r
-#include <Library/PeiServicesTablePointerLib.h>\r
-#include <Ppi/Stall.h>\r
-\r
-/**\r
- Stalls the CPU for at least the given number of microseconds.\r
- Stalls the CPU for the number of microseconds specified by MicroSeconds.\r
-\r
- @param MicroSeconds The minimum number of microseconds to delay.\r
-\r
- @return EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MicroSecondDelay (\r
- IN UINTN MicroSeconds\r
- )\r
-{\r
-\r
- EFI_PEI_STALL_PPI *StallPpi;\r
- EFI_STATUS Status;\r
- CONST EFI_PEI_SERVICES **PeiServices;\r
- \r
- PeiServices = GetPeiServicesTablePointer();\r
-\r
-\r
- Status = (**PeiServices).LocatePpi (PeiServices, &gEfiPeiStallPpiGuid, 0, NULL, &StallPpi);\r
- ASSERT(!EFI_ERROR(Status));\r
-\r
- StallPpi->Stall (PeiServices, StallPpi, MicroSeconds);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
- MicroSecondDelay implementation of ACPI Timer.\r
-\r
- Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __I2C_DELAY_PEI__\r
-\r
-#define __I2C_DELAY_PEI__\r
-#include "PiPei.h"\r
-\r
-/**\r
- Stalls the CPU for at least the given number of microseconds.\r
-\r
- Stalls the CPU for the number of microseconds specified by MicroSeconds.\r
-\r
- @param MicroSeconds The minimum number of microseconds to delay.\r
-\r
- @return MicroSeconds\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MicroSecondDelay (\r
- IN UINTN MicroSeconds\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- Functions for access I2C MMIO register.\r
-\r
- Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include <PiPei.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PeiServicesTablePointerLib.h>\r
-\r
-/**\r
- Reads an 8-bit MMIO register.\r
-\r
- Reads the 8-bit MMIO register specified by Address. The 8-bit read value is\r
- returned. This function must guarantee that all MMIO read and write\r
- operations are serialized.\r
-\r
- If 8-bit MMIO register operations are not supported, then ASSERT().\r
-\r
- @param Address The MMIO register to read.\r
-\r
- @return The value read.\r
-\r
-**/\r
-UINT8\r
-EFIAPI\r
-I2CLibPeiMmioRead8 (\r
- IN UINTN Address\r
- )\r
-{\r
- UINT8 Value;\r
-\r
- Value = *(volatile UINT8*)Address;\r
- return Value;\r
-}\r
-\r
-/**\r
- Reads a 16-bit MMIO register.\r
-\r
- Reads the 16-bit MMIO register specified by Address. The 16-bit read value is\r
- returned. This function must guarantee that all MMIO read and write\r
- operations are serialized.\r
-\r
- If 16-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 16-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to read.\r
-\r
- @return The value read.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-I2CLibPeiMmioRead16 (\r
- IN UINTN Address\r
- )\r
-{\r
- UINT16 Value;\r
-\r
- ASSERT ((Address & 1) == 0);\r
- Value = *(volatile UINT16*)Address;\r
- return Value;\r
-}\r
-\r
-/**\r
- Writes a 16-bit MMIO register.\r
-\r
- Writes the 16-bit MMIO register specified by Address with the value specified\r
- by Value and returns Value. This function must guarantee that all MMIO read\r
- and write operations are serialized.\r
-\r
- If 16-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 16-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to write.\r
- @param Value The value to write to the MMIO register.\r
-\r
- @return Value.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-I2CLibPeiMmioWrite16 (\r
- IN UINTN Address,\r
- IN UINT16 Value\r
- )\r
-{\r
- ASSERT ((Address & 1) == 0);\r
- *(volatile UINT16*)Address = Value;\r
- return Value;\r
-}\r
-\r
-/**\r
- Reads a 32-bit MMIO register.\r
-\r
- Reads the 32-bit MMIO register specified by Address. The 32-bit read value is\r
- returned. This function must guarantee that all MMIO read and write\r
- operations are serialized.\r
-\r
- If 32-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 32-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to read.\r
-\r
- @return The value read.\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-I2CLibPeiMmioRead32 (\r
- IN UINTN Address\r
- )\r
-{\r
- UINT32 Value;\r
-\r
- ASSERT ((Address & 3) == 0);\r
- Value = *(volatile UINT32*)Address;\r
-\r
- return Value;\r
-}\r
-\r
-/**\r
- Writes a 32-bit MMIO register.\r
-\r
- Writes the 32-bit MMIO register specified by Address with the value specified\r
- by Value and returns Value. This function must guarantee that all MMIO read\r
- and write operations are serialized.\r
-\r
- If 32-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 32-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to write.\r
- @param Value The value to write to the MMIO register.\r
-\r
- @return Value.\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-I2CLibPeiMmioWrite32 (\r
- IN UINTN Address,\r
- IN UINT32 Value\r
- )\r
-{\r
- ASSERT ((Address & 3) == 0);\r
- *(volatile UINT32*)Address = Value;\r
- return Value;\r
-}\r
-\r
-/**\r
- OR a 32-bit MMIO register.\r
-\r
- OR the 32-bit MMIO register specified by Address with the value specified\r
- by Value and returns Value. This function must guarantee that all MMIO read\r
- and write operations are serialized.\r
-\r
- If 32-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 32-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to write OR.\r
- @param Value The value to OR to the MMIO register.\r
-\r
- @return Value.\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-I2CLibPeiMmioOr32 (\r
- IN UINTN Address,\r
- IN UINT32 OrData\r
- )\r
-{\r
- return I2CLibPeiMmioWrite32 (Address, I2CLibPeiMmioRead32(Address) | OrData);\r
-}\r
-\r
-\r
+++ /dev/null
-/** @file\r
- Functions for access I2C MMIO register.\r
-\r
- Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef __I2C_IOLIB_PEI__\r
-\r
-#define __I2C_IOLIB_PEI__\r
-#include <PiPei.h>\r
-\r
-\r
-/**\r
- Reads an 8-bit MMIO register.\r
-\r
- Reads the 8-bit MMIO register specified by Address. The 8-bit read value is\r
- returned. This function must guarantee that all MMIO read and write\r
- operations are serialized.\r
-\r
- If 8-bit MMIO register operations are not supported, then ASSERT().\r
-\r
- @param Address The MMIO register to read.\r
-\r
- @return The value read.\r
-\r
-**/\r
-\r
-UINT8\r
-EFIAPI\r
-I2CLibPeiMmioRead8 (\r
- IN UINTN Address\r
- );\r
-\r
-\r
-/**\r
- Reads a 16-bit MMIO register.\r
-\r
- Reads the 16-bit MMIO register specified by Address. The 16-bit read value is\r
- returned. This function must guarantee that all MMIO read and write\r
- operations are serialized.\r
-\r
- If 16-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 16-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to read.\r
-\r
- @return The value read.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-I2CLibPeiMmioRead16 (\r
- IN UINTN Address\r
- );\r
-\r
-\r
-/**\r
- Writes a 16-bit MMIO register.\r
-\r
- Writes the 16-bit MMIO register specified by Address with the value specified\r
- by Value and returns Value. This function must guarantee that all MMIO read\r
- and write operations are serialized.\r
-\r
- If 16-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 16-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to write.\r
- @param Value The value to write to the MMIO register.\r
-\r
- @return Value.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-I2CLibPeiMmioWrite16 (\r
- IN UINTN Address,\r
- IN UINT16 Value\r
- );\r
-\r
-\r
-/**\r
- Reads a 32-bit MMIO register.\r
-\r
- Reads the 32-bit MMIO register specified by Address. The 32-bit read value is\r
- returned. This function must guarantee that all MMIO read and write\r
- operations are serialized.\r
-\r
- If 32-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 32-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to read.\r
-\r
- @return The value read.\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-I2CLibPeiMmioRead32 (\r
- IN UINTN Address\r
- );\r
-\r
-\r
-/**\r
- Writes a 32-bit MMIO register.\r
-\r
- Writes the 32-bit MMIO register specified by Address with the value specified\r
- by Value and returns Value. This function must guarantee that all MMIO read\r
- and write operations are serialized.\r
-\r
- If 32-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 32-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to write.\r
- @param Value The value to write to the MMIO register.\r
-\r
- @return Value.\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-I2CLibPeiMmioWrite32 (\r
- IN UINTN Address,\r
- IN UINT32 Value\r
- );\r
-\r
-\r
-/**\r
- OR a 32-bit MMIO register.\r
-\r
- OR the 32-bit MMIO register specified by Address with the value specified\r
- by Value and returns Value. This function must guarantee that all MMIO read\r
- and write operations are serialized.\r
-\r
- If 32-bit MMIO register operations are not supported, then ASSERT().\r
- If Address is not aligned on a 32-bit boundary, then ASSERT().\r
-\r
- @param Address The MMIO register to write OR.\r
- @param Value The value to OR to the MMIO register.\r
-\r
- @return Value.\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-I2CLibPeiMmioOr32 (\r
- IN UINTN Address,\r
- IN UINT32 OrData\r
- );\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- I2C PEI Lib Instance.\r
-\r
- Copyright (c) 1999- 2015, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "I2CDelayPei.h"\r
-#include "I2CIoLibPei.h"\r
-#include "I2CAccess.h"\r
-#include "I2CLibPei.h"\r
-#include <PlatformBaseAddresses.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/PeiServicesTablePointerLib.h>\r
-#include <Library/HobLib.h>\r
-#include <PchRegs/PchRegsPcu.h> \r
-#include <PchRegs/PchRegsLpss.h> \r
-\r
-#define LPSS_PCI_DEVICE_NUMBER 8\r
-\r
-#define R_PCH_LPIO_I2C_MEM_RESETS 0x804 // Software Reset\r
-#define B_PCH_LPIO_I2C_MEM_RESETS_FUNC BIT1 // Function Clock Domain Reset\r
-#define B_PCH_LPIO_I2C_MEM_RESETS_APB BIT0 // APB Domain Reset\r
-#define R_PCH_LPSS_I2C_MEM_PCP 0x800 // Private Clock Parameters\r
-\r
-#define PEI_TEPM_LPSS_DMA_BAR 0xFE900000\r
-#define PEI_TEPM_LPSS_I2C0_BAR 0xFE910000\r
-#define PCI_CONFIG_SPACE_SIZE 0x10000\r
-\r
-EFI_GUID mI2CPeiInitGuid = {\r
- 0x96DED71A, 0xB9E7, 0x4EAD, 0x96, 0x2C, 0x01, 0x69, 0x3C, 0xED, 0x2A, 0x64\r
-};\r
-\r
-\r
-UINT16 I2CGPIO[]= {\r
- //\r
- // 19.1.6 I2C0\r
- // I2C0_SDA-OD-O - write 0x2003CC81 to IOBASE + 0x0210\r
- // I2C0_SCL-OD-O - write 0x2003CC81 to IOBASE + 0x0200\r
- //\r
- 0x0210,\r
- 0x0200,\r
-\r
- //\r
- // 19.1.7 I2C1\r
- // I2C1_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x01F0\r
- // I2C1_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x01E0\r
- //\r
- 0x01F0,\r
- 0x01E0,\r
-\r
- //\r
- // 19.1.8 I2C2\r
- // I2C2_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x01D0\r
- // I2C2_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x01B0\r
- //\r
- 0x01D0,\r
- 0x01B0,\r
-\r
- //\r
- // 19.1.9 I2C3\r
- // I2C3_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x0190\r
- // I2C3_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x01C0\r
- // \r
- 0x0190,\r
- 0x01C0,\r
-\r
- //\r
- // 19.1.10 I2C4\r
- // I2C4_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x01A0\r
- // I2C4_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x0170\r
- //\r
- 0x01A0,\r
- 0x0170,\r
-\r
- // \r
- // 19.1.11 I2C5\r
- // I2C5_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x0150\r
- // I2C5_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x0140\r
- // \r
- 0x0150,\r
- 0x0140,\r
-\r
- //\r
- // 19.1.12 I2C6\r
- // I2C6_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x0180\r
- // I2C6_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x0160\r
- // \r
- 0x0180,\r
- 0x0160\r
-};\r
-\r
-/**\r
- Constructor of this library.\r
-\r
- @param VOID\r
-\r
- @return EFI_SUCCESS\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-IntelI2CPeiLibConstructor (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- UINTN Index;\r
- \r
- for (Index = 0; Index < sizeof(I2CGPIO)/sizeof(UINT16); Index ++) {\r
- I2CLibPeiMmioWrite32(IO_BASE_ADDRESS+I2CGPIO[Index], 0x2003CC81);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Programe all I2C controllers on LPSS. \r
- \r
- I2C0 is function 1 of LPSS. I2C1 is function 2 of LPSS, etc..\r
-\r
- @param VOID\r
-\r
- @return EFI_SUCCESS\r
-**/\r
-EFI_STATUS\r
-ProgramPciLpssI2C (\r
- VOID\r
- )\r
-{\r
- UINT32 PmcBase;\r
- UINT32 DevID;\r
- UINTN PciMmBase=0;\r
- UINTN Index;\r
- UINTN Bar0;\r
- UINTN Bar1;\r
- DEBUG ((EFI_D_INFO, "Pei ProgramPciLpssI2C() Start\n"));\r
- \r
- //\r
- // Set the VLV Function Disable Register to ZERO\r
- //\r
- PmcBase = I2CLibPeiMmioRead32(PciD31F0RegBase + R_PCH_LPC_PMC_BASE) & B_PCH_LPC_PMC_BASE_BAR;\r
- \r
- if(I2CLibPeiMmioRead32(PmcBase + R_PCH_PMC_FUNC_DIS)&\r
- (B_PCH_PMC_FUNC_DIS_LPSS2_FUNC1 | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC2\r
- | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC3 | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC4 | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC5\r
- | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC6 | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC7)) {\r
- I2CLibPeiMmioWrite32(\r
- PmcBase+R_PCH_PMC_FUNC_DIS,\r
- I2CLibPeiMmioRead32(PmcBase + R_PCH_PMC_FUNC_DIS)& \\r
- ~(B_PCH_PMC_FUNC_DIS_LPSS2_FUNC1 | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC2 \\r
- | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC3 | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC4 \\r
- | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC5 | B_PCH_PMC_FUNC_DIS_LPSS2_FUNC6|B_PCH_PMC_FUNC_DIS_LPSS2_FUNC7)\r
- );\r
- DEBUG ((EFI_D_INFO, "ProgramPciLpssI2C() enable all I2C controllers\n"));\r
- }\r
-\r
- for(Index = 0; Index < LPSS_PCI_DEVICE_NUMBER; Index ++) {\r
-\r
- PciMmBase = MmPciAddress (\r
- 0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPSS_I2C,\r
- Index,\r
- 0\r
- );\r
- DevID = I2CLibPeiMmioRead32(PciMmBase);\r
-\r
- Bar0 = PEI_TEPM_LPSS_DMA_BAR + (Index * PCI_CONFIG_SPACE_SIZE);\r
- Bar1 = Bar0 + 0x8000;\r
-\r
- DEBUG((EFI_D_ERROR, "Program Pci Lpss I2C Device Function=%x DevID=%08x\n", Index, DevID));\r
- \r
- //\r
- // Check if device present\r
- //\r
- if (DevID != 0xFFFFFFFF) {\r
- if(!(I2CLibPeiMmioRead32 (PciMmBase + R_PCH_LPSS_I2C_STSCMD) & B_PCH_LPSS_I2C_STSCMD_MSE)) {\r
- //\r
- // Program BAR 0\r
- //\r
- I2CLibPeiMmioWrite32((UINTN) (PciMmBase + R_PCH_LPSS_I2C_BAR), (UINT32)(Bar0 & B_PCH_LPSS_I2C_BAR_BA));\r
- \r
- DEBUG ((EFI_D_ERROR, "I2CBaseAddress1 = 0x%x \n",I2CLibPeiMmioRead32 (PciMmBase+R_PCH_LPSS_I2C_BAR)));\r
- \r
- //\r
- // Program BAR 1\r
- //\r
- I2CLibPeiMmioWrite32 ((UINTN)(PciMmBase + R_PCH_LPSS_I2C_BAR1), (UINT32)(Bar1 & B_PCH_LPSS_I2C_BAR1_BA));\r
- DEBUG ((EFI_D_ERROR, "I2CBaseAddress1 = 0x%x \n",I2CLibPeiMmioRead32(PciMmBase+R_PCH_LPSS_I2C_BAR1)));\r
- \r
- //\r
- // Bus Master Enable & Memory Space Enable\r
- //\r
- I2CLibPeiMmioWrite32((UINTN) (PciMmBase + R_PCH_LPSS_I2C_STSCMD), (UINT32)(B_PCH_LPSS_I2C_STSCMD_BME | B_PCH_LPSS_I2C_STSCMD_MSE));\r
- }\r
- \r
- //\r
- // Release Resets\r
- //\r
- I2CLibPeiMmioWrite32 (Bar0 + R_PCH_LPIO_I2C_MEM_RESETS, (B_PCH_LPIO_I2C_MEM_RESETS_FUNC | B_PCH_LPIO_I2C_MEM_RESETS_APB));\r
- \r
- //\r
- // Activate Clocks\r
- //\r
- I2CLibPeiMmioWrite32 (Bar0 + R_PCH_LPSS_I2C_MEM_PCP, 0x80020003);//No use for A0\r
-\r
- DEBUG ((EFI_D_INFO, "ProgramPciLpssI2C() Programmed()\n"));\r
- }\r
-\r
- }\r
- \r
- DEBUG ((EFI_D_INFO, "Pei ProgramPciLpssI2C() End\n"));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Disable I2C Bus.\r
-\r
- @param I2cControllerIndex Index of I2C controller.\r
-\r
- @return EFI_SUCCESS\r
-**/\r
-EFI_STATUS\r
-I2cDisable (\r
- IN UINT8 I2cControllerIndex\r
- )\r
-{\r
- UINTN I2CBaseAddress;\r
- UINT32 NumTries = 10000; // 0.1 seconds\r
- \r
- I2CBaseAddress = (UINT32) PEI_TEPM_LPSS_I2C0_BAR + I2cControllerIndex * PCI_CONFIG_SPACE_SIZE;\r
- \r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_ENABLE, 0);\r
- while (0 != ( I2CLibPeiMmioRead16 (I2CBaseAddress + R_IC_ENABLE_STATUS ) & 1)) {\r
- MicroSecondDelay (10);\r
- NumTries --;\r
- if(0 == NumTries) return EFI_NOT_READY;\r
- }\r
- \r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Enable I2C Bus.\r
-\r
- @param I2cControllerIndex Index of I2C controller.\r
-\r
- @return EFI_SUCCESS\r
-**/\r
-EFI_STATUS\r
-I2cEnable (\r
- IN UINT8 I2cControllerIndex\r
- )\r
-{\r
- UINTN I2CBaseAddress;\r
- UINT32 NumTries = 10000; // 0.1 seconds\r
- \r
- I2CBaseAddress = (UINT32) PEI_TEPM_LPSS_I2C0_BAR+ I2cControllerIndex * PCI_CONFIG_SPACE_SIZE;\r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_ENABLE, 1);\r
- while (0 == ( I2CLibPeiMmioRead16 ( I2CBaseAddress + R_IC_ENABLE_STATUS ) & 1)) {\r
- MicroSecondDelay (10);\r
- NumTries --;\r
- if(0 == NumTries) return EFI_NOT_READY;\r
- }\r
- \r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Set the I2C controller bus clock frequency.\r
-\r
- @param[in] This Address of the library's I2C context structure\r
- @param[in] PlatformData Address of the platform configuration data\r
- @param[in] BusClockHertz New I2C bus clock frequency in Hertz\r
-\r
- @retval RETURN_SUCCESS The bus frequency was set successfully.\r
- @retval RETURN_UNSUPPORTED The controller does not support this frequency.\r
-\r
-**/\r
-EFI_STATUS\r
-I2cBusFrequencySet (\r
- IN UINTN I2CBaseAddress,\r
- IN UINTN BusClockHertz,\r
- IN UINT16 *I2cMode\r
- )\r
-{\r
- DEBUG((EFI_D_INFO,"InputFreq BusClockHertz: %d\r\n",BusClockHertz));\r
-\r
- *I2cMode = B_IC_RESTART_EN | B_IC_SLAVE_DISABLE | B_MASTER_MODE;\r
-\r
- //\r
- // Set the 100 KHz clock divider\r
- //\r
- // From Table 10 of the I2C specification\r
- //\r
- // High: 4.00 uS\r
- // Low: 4.70 uS\r
- //\r
- I2CLibPeiMmioWrite16 ( I2CBaseAddress + R_IC_SS_SCL_HCNT, (UINT16)0x214 );\r
- I2CLibPeiMmioWrite16 ( I2CBaseAddress + R_IC_SS_SCL_LCNT, (UINT16)0x272 );\r
- \r
- //\r
- // Set the 400 KHz clock divider\r
- //\r
- // From Table 10 of the I2C specification\r
- //\r
- // High: 0.60 uS\r
- // Low: 1.30 uS\r
- //\r
- I2CLibPeiMmioWrite16 ( I2CBaseAddress + R_IC_FS_SCL_HCNT, (UINT16)0x50 );\r
- I2CLibPeiMmioWrite16 ( I2CBaseAddress + R_IC_FS_SCL_LCNT, (UINT16)0xAD );\r
-\r
- switch ( BusClockHertz ) {\r
- case 100 * 1000:\r
- I2CLibPeiMmioWrite32 ( I2CBaseAddress + R_IC_SDA_HOLD, (UINT16)0x40);//100K\r
- *I2cMode |= V_SPEED_STANDARD;\r
- break;\r
- case 400 * 1000:\r
- I2CLibPeiMmioWrite32 ( I2CBaseAddress + R_IC_SDA_HOLD, (UINT16)0x32);//400K\r
- *I2cMode |= V_SPEED_FAST;\r
- break;\r
- default:\r
- I2CLibPeiMmioWrite32 ( I2CBaseAddress + R_IC_SDA_HOLD, (UINT16)0x09);//3.4M\r
- *I2cMode |= V_SPEED_HIGH;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Initializes the host controller to execute I2C commands.\r
-\r
- @param I2cControllerIndex Index of I2C controller in LPSS device. 0 represents I2C0, which is PCI function 1 of LPSS device. \r
- \r
- @return EFI_SUCCESS Opcode initialization on the I2C host controller completed.\r
- @return EFI_DEVICE_ERROR Device error, operation failed.\r
-**/\r
-EFI_STATUS\r
-I2CInit (\r
- UINT8 I2cControllerIndex, \r
- UINT16 SlaveAddress\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 NumTries = 0;\r
- UINTN I2CBaseAddress;\r
- UINT16 I2cMode;\r
- UINTN PciMmBase=0;\r
-\r
-\r
- PciMmBase = MmPciAddress (\r
- 0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPSS_I2C,\r
- (I2cControllerIndex + 1),\r
- 0\r
- );\r
-\r
- I2CBaseAddress = I2CLibPeiMmioRead32 (PciMmBase+R_PCH_LPSS_I2C_BAR);\r
-\r
- //\r
- // Verify the parameters\r
- //\r
- if (1023 < SlaveAddress ) {\r
- Status = EFI_INVALID_PARAMETER;\r
- DEBUG((EFI_D_INFO,"I2cStartRequest Exit with Status %r\r\n", Status));\r
- return Status;\r
- }\r
-\r
- if(I2CBaseAddress == (PEI_TEPM_LPSS_I2C0_BAR + I2cControllerIndex * PCI_CONFIG_SPACE_SIZE)) {\r
- return EFI_SUCCESS;\r
- }\r
- ProgramPciLpssI2C();\r
-\r
- I2CBaseAddress = (UINT32) (PEI_TEPM_LPSS_I2C0_BAR + I2cControllerIndex * PCI_CONFIG_SPACE_SIZE);\r
- DEBUG ((EFI_D_ERROR, "I2CBaseAddress = 0x%x \n",I2CBaseAddress));\r
- NumTries = 10000; // 1 seconds\r
- while ((1 == ( I2CLibPeiMmioRead32 ( I2CBaseAddress + R_IC_STATUS) & STAT_MST_ACTIVITY ))) {\r
- MicroSecondDelay(10);\r
- NumTries --;\r
- if(0 == NumTries)\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- Status = I2cDisable (I2cControllerIndex);\r
- DEBUG((EFI_D_INFO, "I2cDisable Status = %r\r\n", Status));\r
-\r
- I2cBusFrequencySet(I2CBaseAddress, 400 * 1000, &I2cMode);//Set I2cMode\r
-\r
- I2CLibPeiMmioWrite16(I2CBaseAddress + R_IC_INTR_MASK, 0x0);\r
- if (0x7F < SlaveAddress) {\r
- SlaveAddress = (SlaveAddress & 0x3ff ) | IC_TAR_10BITADDR_MASTER;\r
- }\r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_TAR, (UINT16) SlaveAddress );\r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_RX_TL, 0);\r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_TX_TL, 0 );\r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_CON, I2cMode);\r
-\r
- Status = I2cEnable(I2cControllerIndex);\r
- DEBUG((EFI_D_INFO, "I2cEnable Status = %r\r\n", Status));\r
- I2CLibPeiMmioRead16 ( I2CBaseAddress + R_IC_CLR_TX_ABRT );\r
- \r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Reads a Byte from I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be read\r
- @param Offset Offset from which the data has to be read\r
- @param *Byte Address to which the value read has to be stored\r
- \r
- @return EFI_SUCCESS If the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS ByteReadI2CBasic(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer,\r
- IN UINT8 Start,\r
- IN UINT8 End\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- UINT32 I2cStatus;\r
- UINT16 ReceiveData;\r
- UINT8 *ReceiveDataEnd;\r
- UINT8 *ReceiveRequest;\r
- UINT16 RawIntrStat;\r
- UINTN I2CBaseAddress;\r
-\r
- I2CBaseAddress = (UINT32)(PEI_TEPM_LPSS_I2C0_BAR + I2cControllerIndex * PCI_CONFIG_SPACE_SIZE);\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- I2CInit(I2cControllerIndex, SlaveAddress);\r
-\r
- ReceiveDataEnd = &ReadBuffer [ReadBytes];\r
- if(ReadBytes) {\r
- ReceiveRequest = ReadBuffer;\r
- DEBUG((EFI_D_INFO,"Read: ---------------%d bytes to RX\r\n",ReceiveDataEnd - ReceiveRequest));\r
-\r
- while ((ReceiveDataEnd > ReceiveRequest) || (ReceiveDataEnd > ReadBuffer)) {\r
- //\r
- // Check for NACK\r
- //\r
- RawIntrStat = I2CLibPeiMmioRead16 (I2CBaseAddress + R_IC_RawIntrStat );\r
- if ( 0 != (RawIntrStat & I2C_INTR_TX_ABRT )) {\r
- I2CLibPeiMmioRead16 ( I2CBaseAddress + R_IC_CLR_TX_ABRT );\r
- Status = RETURN_DEVICE_ERROR;\r
- DEBUG((EFI_D_INFO,"TX ABRT ,%d bytes hasn't been transferred\r\n",ReceiveDataEnd - ReceiveRequest));\r
- break;\r
- }\r
- \r
- //\r
- // Determine if another byte was received\r
- //\r
- I2cStatus = I2CLibPeiMmioRead16 ( I2CBaseAddress + R_IC_STATUS );\r
- if ( 0 != ( I2cStatus & STAT_RFNE )) {\r
- ReceiveData = I2CLibPeiMmioRead16 ( I2CBaseAddress + R_IC_DATA_CMD );\r
- *ReadBuffer++ = (UINT8)ReceiveData;\r
- DEBUG((EFI_D_INFO,"MmioRead32 ,1 byte 0x:%x is received\r\n",ReceiveData));\r
- }\r
-\r
- if(ReceiveDataEnd==ReceiveRequest) {\r
- //\r
- // Waiting the last request to get data and make (ReceiveDataEnd > ReadBuffer) =TRUE.\r
- //\r
- continue;\r
- }\r
- \r
- //\r
- // Wait until a read request will fit\r
- //\r
- if ( 0 == ( I2cStatus & STAT_TFNF )) {\r
- MicroSecondDelay ( 10 );\r
- continue;\r
- }\r
- \r
- //\r
- // Issue the next read request\r
- //\r
- if(End && Start ) {\r
- I2CLibPeiMmioWrite16 ( I2CBaseAddress + R_IC_DATA_CMD, B_READ_CMD|B_CMD_RESTART|B_CMD_STOP);\r
- } else if (!End && Start ) {\r
- I2CLibPeiMmioWrite16 ( I2CBaseAddress + R_IC_DATA_CMD, B_READ_CMD|B_CMD_RESTART);\r
- } else if (End && !Start ) {\r
- I2CLibPeiMmioWrite16 ( I2CBaseAddress + R_IC_DATA_CMD, B_READ_CMD|B_CMD_STOP);\r
- } else if (!End && !Start ) {\r
- I2CLibPeiMmioWrite16 ( I2CBaseAddress + R_IC_DATA_CMD, B_READ_CMD);\r
- }\r
- ReceiveRequest += 1;\r
- }\r
-\r
- }\r
- return Status;\r
-\r
-}\r
-\r
-/**\r
- Writes a Byte to I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be written\r
- @param Offset Offset from which the data has to be read\r
- @param *Byte Address to which the value written is stored\r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully written\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS \r
-ByteWriteI2CBasic(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINTN WriteBytes,\r
- IN UINT8 *WriteBuffer,\r
- IN UINT8 Start,\r
- IN UINT8 End\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- UINT32 I2cStatus;\r
- UINT8 *TransmitEnd;\r
- UINT16 RawIntrStat;\r
- UINTN I2CBaseAddress;\r
-\r
- I2CBaseAddress = (UINT32)PEI_TEPM_LPSS_I2C0_BAR+ I2cControllerIndex * PCI_CONFIG_SPACE_SIZE;\r
-\r
- Status = EFI_SUCCESS;\r
-\r
- I2CInit(I2cControllerIndex, SlaveAddress);\r
-\r
- TransmitEnd = &WriteBuffer [WriteBytes];\r
- if( WriteBytes ) {\r
-\r
- DEBUG((EFI_D_INFO,"Write: --------------%d bytes to TX\r\n", TransmitEnd - WriteBuffer));\r
-\r
- while ( TransmitEnd > WriteBuffer) {\r
- I2cStatus = I2CLibPeiMmioRead16 (I2CBaseAddress + R_IC_STATUS);\r
- RawIntrStat = I2CLibPeiMmioRead16 (I2CBaseAddress + R_IC_RawIntrStat);\r
- if ( 0 != (RawIntrStat & I2C_INTR_TX_ABRT)) {\r
- I2CLibPeiMmioRead16 (I2CBaseAddress + R_IC_CLR_TX_ABRT);\r
- Status = RETURN_DEVICE_ERROR;\r
- DEBUG((EFI_D_ERROR,"TX ABRT TransmitEnd:0x%x WriteBuffer:0x%x\r\n", TransmitEnd, WriteBuffer));\r
- break;\r
- }\r
- if (0 == ( I2cStatus & STAT_TFNF)) {\r
- continue;\r
- }\r
- if(End && Start) {\r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_DATA_CMD, (*WriteBuffer++) | B_CMD_RESTART | B_CMD_STOP);\r
- } else if (!End && Start ) {\r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_DATA_CMD, (*WriteBuffer++) | B_CMD_RESTART);\r
- } else if (End && !Start ) {\r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_DATA_CMD, (*WriteBuffer++) | B_CMD_STOP);\r
- } else if (!End && !Start ) {\r
- I2CLibPeiMmioWrite16 (I2CBaseAddress + R_IC_DATA_CMD, (*WriteBuffer++));\r
- }\r
- \r
- // Add a small delay to work around some odd behavior being seen. Without this delay bytes get dropped.\r
- MicroSecondDelay ( FIFO_WRITE_DELAY );\r
- }\r
-\r
- }\r
- \r
- if(EFI_ERROR(Status)) {\r
- DEBUG((EFI_D_INFO,"I2cStartRequest Exit with Status %r\r\n",Status));\r
- }\r
- \r
- return Status;\r
-}\r
-\r
-/**\r
- Reads a Byte from I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be read\r
- @param Offset Offset from which the data has to be read\r
- @param ReadBytes Number of bytes to be read\r
- @param *ReadBuffer Address to which the value read has to be stored\r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS \r
-ByteReadI2C(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((EFI_D_ERROR, "ByteReadI2C:---offset:0x%x\n",Offset));\r
- Status = ByteWriteI2CBasic(I2cControllerIndex, SlaveAddress, 1, &Offset,TRUE,FALSE);\r
- Status = ByteReadI2CBasic(I2cControllerIndex, SlaveAddress, ReadBytes, ReadBuffer, TRUE, TRUE);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Writes a Byte to I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be written\r
- @param Offset Offset from which the data has to be written\r
- @param WriteBytes Number of bytes to be written\r
- @param *Byte Address to which the value written is stored\r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS ByteWriteI2C(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN WriteBytes,\r
- IN UINT8 *WriteBuffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((EFI_D_ERROR, "ByteWriteI2C:---offset/bytes/buf:0x%x,0x%x,0x%x,0x%x\n",Offset,WriteBytes,WriteBuffer,*WriteBuffer));\r
- Status = ByteWriteI2CBasic(I2cControllerIndex, SlaveAddress, 1, &Offset, TRUE, FALSE);\r
- Status = ByteWriteI2CBasic(I2cControllerIndex, SlaveAddress, WriteBytes, WriteBuffer, FALSE, TRUE);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
- I2C PEI Lib Instance.\r
-\r
- Copyright (c) 1999- 2015, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef I2C_PEI_REGS_H\r
-#define I2C_PEI_REGS_H\r
-\r
-#include "PiPei.h"\r
-\r
-#define R_PCH_LPC_PMC_BASE 0x44\r
-#define B_PCH_LPC_PMC_BASE_BAR 0xFFFFFE00\r
-#define R_PCH_PMC_FUNC_DIS 0x34 // Function Disable Register\r
-#define PCIEX_BASE_ADDRESS 0xE0000000\r
-#define PciD31F0RegBase PCIEX_BASE_ADDRESS + (UINT32) (31 << 15)\r
-#define B_PCH_PMC_FUNC_DIS_LPSS_FUNC7 BIT7 // LPSS SPI Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS_FUNC6 BIT6 // LPSS HSUART #2 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS_FUNC5 BIT5 // LPSS HSUART #1 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS_FUNC4 BIT4 // LPSS I2S Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS_FUNC3 BIT3 // LPSS PCM Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS_FUNC2 BIT2 // LPSS I2C #2 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS_FUNC1 BIT1 // LPSS I2C #1 Disable\r
-#define B_PCH_PMC_FUNC_DIS_LPSS_FUNC0 BIT0 // LPSS DMA Disable\r
-\r
-\r
-#define DEFAULT_PCI_BUS_NUMBER_PCH 0\r
-\r
-#define R_PCH_LPSS_I2C_STSCMD 0x04 // Status & Command\r
-#define B_PCH_LPSS_I2C_STSCMD_RMA BIT29 // RMA\r
-#define B_PCH_LPSS_I2C_STSCMD_RCA BIT28 // RCA\r
-#define B_PCH_LPSS_I2C_STSCMD_CAPLIST BIT20 // Capability List\r
-#define B_PCH_LPSS_I2C_STSCMD_INTRSTS BIT19 // Interrupt Status\r
-#define B_PCH_LPSS_I2C_STSCMD_INTRDIS BIT10 // Interrupt Disable\r
-#define B_PCH_LPSS_I2C_STSCMD_SERREN BIT8 // SERR# Enable\r
-#define B_PCH_LPSS_I2C_STSCMD_BME BIT2 // Bus Master Enable\r
-#define B_PCH_LPSS_I2C_STSCMD_MSE BIT1 // Memory Space Enable\r
-\r
-#define R_PCH_LPSS_I2C_BAR 0x10 // BAR\r
-#define B_PCH_LPSS_I2C_BAR_BA 0xFFFFF000 // Base Address\r
-#define B_PCH_LPSS_I2C_BAR_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_I2C_BAR_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_I2C_BAR_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_I2C_BAR_MS BIT0 // Message Space\r
-\r
-#define R_PCH_LPSS_I2C_BAR1 0x14 // BAR 1\r
-#define B_PCH_LPSS_I2C_BAR1_BA 0xFFFFF000 // Base Address\r
-#define B_PCH_LPSS_I2C_BAR1_SI 0x00000FF0 // Size Indicator\r
-#define B_PCH_LPSS_I2C_BAR1_PF BIT3 // Prefetchable\r
-#define B_PCH_LPSS_I2C_BAR1_TYPE (BIT2 | BIT1) // Type\r
-#define B_PCH_LPSS_I2C_BAR1_MS BIT0 // Message Space\r
-\r
-#define NUM_RETRIES 0xFFFF\r
-\r
-//\r
-// LPIO I2C Module Memory Space Registers\r
-//\r
-#define R_PCH_LPIO_I2C_MEM_RESETS 0x804 // Software Reset\r
-#define B_PCH_LPIO_I2C_MEM_RESETS_FUNC BIT1 // Function Clock Domain Reset\r
-#define B_PCH_LPIO_I2C_MEM_RESETS_APB BIT0 // APB Domain Reset\r
-\r
-#define R_PCH_LPSS_I2C_MEM_PCP 0x800 // Private Clock Parameters\r
-\r
-#define bit(a) 1 << (a)\r
-\r
-//\r
-// MMIO Register Definitions\r
-//\r
-\r
-#define I2C0_REG_SPACE_ADDR_BASE 0xFF138000 //01K\r
-\r
-#define R_IC_CON ( 0x00) // I2C Control\r
-#define B_IC_RESTART_EN BIT5\r
-#define B_IC_SLAVE_DISABLE BIT6\r
-#define V_SPEED_STANDARD 0x02\r
-#define V_SPEED_FAST 0x04\r
-#define V_SPEED_HIGH 0x06\r
-#define B_MASTER_MODE BIT0\r
-\r
-#define R_IC_TAR ( 0x04) // I2C Target Address\r
-#define IC_TAR_10BITADDR_MASTER BIT12\r
-\r
-#define R_IC_SAR ( 0x08) // I2C Slave Address\r
-#define R_IC_HS_MADDR ( 0x0C) // I2C HS MasterMode Code Address\r
-#define R_IC_DATA_CMD ( 0x10) // I2C Rx/Tx Data Buffer and Command\r
-\r
-#define B_READ_CMD BIT8 // 1 = read, 0 = write\r
-#define B_CMD_STOP BIT9 // 1 = STOP\r
-#define B_CMD_RESTART BIT10 // 1 = IC_RESTART_EN\r
-\r
-#define V_WRITE_CMD_MASK ( 0xFF)\r
-\r
-#define R_IC_SS_SCL_HCNT ( 0x14) // Standard Speed I2C Clock SCL High Count\r
-#define R_IC_SS_SCL_LCNT ( 0x18) // Standard Speed I2C Clock SCL Low Count\r
-#define R_IC_FS_SCL_HCNT ( 0x1C) // Full Speed I2C Clock SCL High Count\r
-#define R_IC_FS_SCL_LCNT ( 0x20) // Full Speed I2C Clock SCL Low Count\r
-#define R_IC_HS_SCL_HCNT ( 0x24) // High Speed I2C Clock SCL High Count\r
-#define R_IC_HS_SCL_LCNT ( 0x28) // High Speed I2C Clock SCL Low Count\r
-#define R_IC_INTR_STAT ( 0x2C) // I2C Inetrrupt Status\r
-#define R_IC_INTR_MASK ( 0x30) // I2C Interrupt Mask\r
-#define I2C_INTR_GEN_CALL BIT11 // General call received\r
-#define I2C_INTR_START_DET BIT10\r
-#define I2C_INTR_STOP_DET BIT9\r
-#define I2C_INTR_ACTIVITY BIT8\r
-#define I2C_INTR_TX_ABRT BIT6 // Set on NACK\r
-#define I2C_INTR_TX_EMPTY BIT4\r
-#define I2C_INTR_TX_OVER BIT3\r
-#define I2C_INTR_RX_FULL BIT2 // Data bytes in RX FIFO over threshold\r
-#define I2C_INTR_RX_OVER BIT1\r
-#define I2C_INTR_RX_UNDER BIT0\r
-#define R_IC_RawIntrStat ( 0x34) // I2C Raw Interrupt Status\r
-#define R_IC_RX_TL ( 0x38) // I2C Receive FIFO Threshold\r
-#define R_IC_TX_TL ( 0x3C) // I2C Transmit FIFO Threshold\r
-#define R_IC_CLR_INTR ( 0x40) // Clear Combined and Individual Interrupts\r
-#define R_IC_CLR_RX_UNDER ( 0x44) // Clear RX_UNDER Interrupt\r
-#define R_IC_CLR_RX_OVER ( 0x48) // Clear RX_OVERinterrupt\r
-#define R_IC_CLR_TX_OVER ( 0x4C) // Clear TX_OVER interrupt\r
-#define R_IC_CLR_RD_REQ ( 0x50) // Clear RD_REQ interrupt\r
-#define R_IC_CLR_TX_ABRT ( 0x54) // Clear TX_ABRT interrupt\r
-#define R_IC_CLR_RX_DONE ( 0x58) // Clear RX_DONE interrupt\r
-#define R_IC_CLR_ACTIVITY ( 0x5C) // Clear ACTIVITY interrupt\r
-#define R_IC_CLR_STOP_DET ( 0x60) // Clear STOP_DET interrupt\r
-#define R_IC_CLR_START_DET ( 0x64) // Clear START_DET interrupt\r
-#define R_IC_CLR_GEN_CALL ( 0x68) // Clear GEN_CALL interrupt\r
-#define R_IC_ENABLE ( 0x6C) // I2C Enable\r
-#define R_IC_STATUS ( 0x70) // I2C Status\r
-\r
-#define R_IC_SDA_HOLD ( 0x7C) // I2C IC_DEFAULT_SDA_HOLD//16bits\r
-\r
-#define STAT_MST_ACTIVITY BIT5 // Master FSM Activity Status.\r
-#define STAT_RFF BIT4 // RX FIFO is completely full\r
-#define STAT_RFNE BIT3 // RX FIFO is not empty\r
-#define STAT_TFE BIT2 // TX FIFO is completely empty\r
-#define STAT_TFNF BIT1 // TX FIFO is not full\r
-\r
-#define R_IC_TXFLR ( 0x74) // Transmit FIFO Level Register\r
-#define R_IC_RXFLR ( 0x78) // Receive FIFO Level Register\r
-#define R_IC_TX_ABRT_SOURCE ( 0x80) // I2C Transmit Abort Status Register\r
-#define R_IC_SLV_DATA_NACK_ONLY ( 0x84) // Generate SLV_DATA_NACK Register\r
-#define R_IC_DMA_CR ( 0x88) // DMA Control Register\r
-#define R_IC_DMA_TDLR ( 0x8C) // DMA Transmit Data Level\r
-#define R_IC_DMA_RDLR ( 0x90) // DMA Receive Data Level\r
-#define R_IC_SDA_SETUP ( 0x94) // I2C SDA Setup Register\r
-#define R_IC_ACK_GENERAL_CALL ( 0x98) // I2C ACK General Call Register\r
-#define R_IC_ENABLE_STATUS ( 0x9C) // I2C Enable Status Register\r
-#define R_IC_COMP_PARAM ( 0xF4) // Component Parameter Register\r
-#define R_IC_COMP_VERSION ( 0xF8) // Component Version ID\r
-#define R_IC_COMP_TYPE ( 0xFC) // Component Type\r
-\r
-#define I2C_SS_SCL_HCNT_VALUE_100M 0x1DD\r
-#define I2C_SS_SCL_LCNT_VALUE_100M 0x1E4\r
-#define I2C_FS_SCL_HCNT_VALUE_100M 0x54\r
-#define I2C_FS_SCL_LCNT_VALUE_100M 0x9a\r
-#define I2C_HS_SCL_HCNT_VALUE_100M 0x7\r
-#define I2C_HS_SCL_LCNT_VALUE_100M 0xE\r
-\r
-//\r
-// FIFO write workaround value.\r
-//\r
-#define FIFO_WRITE_DELAY 2\r
-#define IC_TAR_10BITADDR_MASTER BIT12\r
-#define FIFO_SIZE 32\r
-#define R_IC_INTR_STAT ( 0x2C) // I2c Inetrrupt Status\r
-#define R_IC_INTR_MASK ( 0x30) // I2c Interrupt Mask\r
-#define I2C_INTR_GEN_CALL BIT11 // General call received\r
-#define I2C_INTR_START_DET BIT10\r
-#define I2C_INTR_STOP_DET BIT9\r
-#define I2C_INTR_ACTIVITY BIT8\r
-#define I2C_INTR_TX_ABRT BIT6 // Set on NACK\r
-#define I2C_INTR_TX_EMPTY BIT4\r
-#define I2C_INTR_TX_OVER BIT3\r
-#define I2C_INTR_RX_FULL BIT2 // Data bytes in RX FIFO over threshold\r
-#define I2C_INTR_RX_OVER BIT1\r
-#define I2C_INTR_RX_UNDER BIT0\r
-\r
-/**\r
- Programe all I2C controllers on LPSS. \r
- \r
- I2C0 is function 1 of LPSS. I2C1 is function 2 of LPSS, etc..\r
-\r
- @param VOID\r
-\r
- @return EFI_SUCCESS\r
-**/\r
-EFI_STATUS\r
-ProgramPciLpssI2C (\r
- VOID\r
- );\r
-\r
-/**\r
- Reads a Byte from I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be read\r
- @param Offset Offset from which the data has to be read\r
- @param *Byte Address to which the value read has to be stored\r
- @param Start Whether a RESTART is issued before the byte is sent or received\r
- @param End Whether STOP is generated after a data byte is sent or received \r
- \r
- @return EFI_SUCCESS If the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS\r
-ByteReadI2CBasic(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer,\r
- IN UINT8 Start,\r
- IN UINT8 End\r
- );\r
-\r
-/**\r
- Writes a Byte to I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be written\r
- @param Offset Offset from which the data has to be read\r
- @param *Byte Address to which the value written is stored\r
- @param Start Whether a RESTART is issued before the byte is sent or received\r
- @param End Whether STOP is generated after a data byte is sent or received \r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully written\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS\r
-ByteWriteI2CBasic(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINTN WriteBytes,\r
- IN UINT8 *WriteBuffer,\r
- IN UINT8 Start,\r
- IN UINT8 End\r
- );\r
-\r
-/**\r
- Reads a Byte from I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be read\r
- @param Offset Offset from which the data has to be read\r
- @param ReadBytes Number of bytes to be read\r
- @param *ReadBuffer Address to which the value read has to be stored\r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS\r
-ByteReadI2C(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN ReadBytes,\r
- OUT UINT8 *ReadBuffer\r
- );\r
-\r
-/**\r
- Writes a Byte to I2C Device.\r
- \r
- @param I2cControllerIndex I2C Bus no to which the I2C device has been connected\r
- @param SlaveAddress Device Address from which the byte value has to be written\r
- @param Offset Offset from which the data has to be written\r
- @param WriteBytes Number of bytes to be written\r
- @param *Byte Address to which the value written is stored\r
- \r
- @return EFI_SUCCESS IF the byte value has been successfully read\r
- @return EFI_DEVICE_ERROR Operation Failed, Device Error\r
-**/\r
-EFI_STATUS\r
-ByteWriteI2C(\r
- IN UINT8 I2cControllerIndex,\r
- IN UINT8 SlaveAddress,\r
- IN UINT8 Offset,\r
- IN UINTN WriteBytes,\r
- IN UINT8 *WriteBuffer\r
- );\r
-\r
-#endif\r
+++ /dev/null
-## @file\r
-# Instance of I2C Library.\r
-#\r
-# Copyright (c) 2010 - 2018, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = I2CLibPei\r
- FILE_GUID = 8EF61509-890B-4FF2-B352-1C0E9CDDEC8B\r
- MODULE_TYPE = PEIM\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = LockBoxLib|PEIM\r
- CONSTRUCTOR = IntelI2CPeiLibConstructor\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- I2CLibPei.c\r
- I2CIoLibPei.c\r
-\r
-[LibraryClasses]\r
- TimerLib\r
-\r
-[PPIs]\r
- gEfiPeiStallPpiGuid\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-\r
+++ /dev/null
-/**@file\r
- Common header file shared by all source files.\r
-\r
- This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
- Copyright (c) 2007 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-#include <Base.h>\r
-#include <PchAccess.h>\r
-\r
-#include <Library/TimerLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/PcdLib.h>\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- ICH9 ACPI Timer implements one instance of Timer Library.\r
-\r
-Copyright (c) 2007 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-/**\r
- The constructor function enables ACPI IO space.\r
-\r
- If ACPI I/O space not enabled, this function will enable it.\r
- It will always return RETURN_SUCCESS.\r
-\r
- @retval EFI_SUCCESS The constructor always returns RETURN_SUCCESS.\r
-\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-IntelPchAcpiTimerLibConstructor (\r
- VOID\r
- )\r
-{\r
- if ((PchLpcPciCfg8(R_PCH_LPC_ACPI_BASE) & B_PCH_LPC_ACPI_BASE_EN) == 0) {\r
- //\r
- // If ACPI I/O space is not enabled, program ACPI I/O base address and enable it.\r
- //\r
- MmioWrite16 (\r
- MmPciAddress (\r
- 0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_ACPI_BASE\r
- ),\r
- ((PcdGet16 (PcdPchAcpiIoPortBaseAddress) & B_PCH_LPC_ACPI_BASE_BAR) | B_PCH_LPC_ACPI_BASE_EN)\r
- );\r
- }\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-/**\r
- Internal function to read the current tick counter of ACPI.\r
-\r
- Internal function to read the current tick counter of ACPI.\r
-\r
- @return The tick counter read.\r
-\r
-**/\r
-STATIC\r
-UINT32\r
-InternalAcpiGetTimerTick (\r
- VOID\r
- )\r
-{\r
- return IoRead32 (PcdGet16 (PcdPchAcpiIoPortBaseAddress) + R_PCH_ACPI_PM1_TMR);\r
-}\r
-\r
-/**\r
- Stalls the CPU for at least the given number of ticks.\r
-\r
- Stalls the CPU for at least the given number of ticks. It's invoked by\r
- MicroSecondDelay() and NanoSecondDelay().\r
-\r
- @param Delay A period of time to delay in ticks.\r
-\r
-**/\r
-STATIC\r
-VOID\r
-InternalAcpiDelay (\r
- IN UINT32 Delay\r
- )\r
-{\r
- UINT32 Ticks;\r
- UINT32 Times;\r
-\r
- Times = Delay >> 22;\r
- Delay &= BIT22 - 1;\r
- do {\r
- //\r
- // The target timer count is calculated here\r
- //\r
- Ticks = InternalAcpiGetTimerTick () + Delay;\r
- Delay = BIT22;\r
- //\r
- // Wait until time out\r
- // Delay >= 2^23 could not be handled by this function\r
- // Timer wrap-arounds are handled correctly by this function\r
- //\r
- while (((Ticks - InternalAcpiGetTimerTick ()) & BIT23) == 0) {\r
- CpuPause ();\r
- }\r
- } while (Times-- > 0);\r
-}\r
-\r
-/**\r
- Stalls the CPU for at least the given number of microseconds.\r
-\r
- Stalls the CPU for the number of microseconds specified by MicroSeconds.\r
-\r
- @param MicroSeconds The minimum number of microseconds to delay.\r
-\r
- @return MicroSeconds\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-MicroSecondDelay (\r
- IN UINTN MicroSeconds\r
- )\r
-{\r
- InternalAcpiDelay (\r
- (UINT32)DivU64x32 (\r
- MultU64x32 (\r
- MicroSeconds,\r
- V_PCH_ACPI_PM1_TMR_FREQUENCY\r
- ),\r
- 1000000u\r
- )\r
- );\r
- return MicroSeconds;\r
-}\r
-\r
-/**\r
- Stalls the CPU for at least the given number of nanoseconds.\r
-\r
- Stalls the CPU for the number of nanoseconds specified by NanoSeconds.\r
-\r
- @param NanoSeconds The minimum number of nanoseconds to delay.\r
-\r
- @return NanoSeconds\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-NanoSecondDelay (\r
- IN UINTN NanoSeconds\r
- )\r
-{\r
- InternalAcpiDelay (\r
- (UINT32)DivU64x32 (\r
- MultU64x32 (\r
- NanoSeconds,\r
- V_PCH_ACPI_PM1_TMR_FREQUENCY\r
- ),\r
- 1000000000u\r
- )\r
- );\r
- return NanoSeconds;\r
-}\r
-\r
-/**\r
- Retrieves the current value of a 64-bit free running performance counter.\r
-\r
- Retrieves the current value of a 64-bit free running performance counter. The\r
- counter can either count up by 1 or count down by 1. If the physical\r
- performance counter counts by a larger increment, then the counter values\r
- must be translated. The properties of the counter can be retrieved from\r
- GetPerformanceCounterProperties().\r
-\r
- @return The current value of the free running performance counter.\r
-\r
-**/\r
-UINT64\r
-EFIAPI\r
-GetPerformanceCounter (\r
- VOID\r
- )\r
-{\r
- return (UINT64)InternalAcpiGetTimerTick ();\r
-}\r
-\r
-/**\r
- Retrieves the 64-bit frequency in Hz and the range of performance counter\r
- values.\r
-\r
- If StartValue is not NULL, then the value that the performance counter starts\r
- with immediately after is it rolls over is returned in StartValue. If\r
- EndValue is not NULL, then the value that the performance counter end with\r
- immediately before it rolls over is returned in EndValue. The 64-bit\r
- frequency of the performance counter in Hz is always returned. If StartValue\r
- is less than EndValue, then the performance counter counts up. If StartValue\r
- is greater than EndValue, then the performance counter counts down. For\r
- example, a 64-bit free running counter that counts up would have a StartValue\r
- of 0 and an EndValue of 0xFFFFFFFFFFFFFFFF. A 24-bit free running counter\r
- that counts down would have a StartValue of 0xFFFFFF and an EndValue of 0.\r
-\r
- @param StartValue The value the performance counter starts with when it\r
- rolls over.\r
- @param EndValue The value that the performance counter ends with before\r
- it rolls over.\r
-\r
- @return The frequency in Hz.\r
-\r
-**/\r
-UINT64\r
-EFIAPI\r
-GetPerformanceCounterProperties (\r
- OUT UINT64 *StartValue, OPTIONAL\r
- OUT UINT64 *EndValue OPTIONAL\r
- )\r
-{\r
- if (StartValue != NULL) {\r
- *StartValue = 0;\r
- }\r
-\r
- if (EndValue != NULL) {\r
- *EndValue = V_PCH_ACPI_PM1_TMR_MAX_VAL - 1;\r
- }\r
-\r
- return V_PCH_ACPI_PM1_TMR_FREQUENCY;\r
-}\r
-\r
-/**\r
- Converts elapsed ticks of performance counter to time in nanoseconds.\r
-\r
- This function converts the elapsed ticks of running performance counter to\r
- time value in unit of nanoseconds.\r
-\r
- @param Ticks The number of elapsed ticks of running performance counter.\r
-\r
- @return The elapsed time in nanoseconds.\r
-\r
-**/\r
-UINT64\r
-EFIAPI\r
-GetTimeInNanoSecond (\r
- IN UINT64 Ticks\r
- )\r
-{\r
- UINT64 NanoSeconds;\r
- UINT32 Remainder;\r
-\r
- //\r
- // Ticks\r
- // Time = --------- x 1,000,000,000\r
- // Frequency\r
- //\r
- NanoSeconds = MultU64x32 (DivU64x32Remainder (Ticks, V_PCH_ACPI_PM1_TMR_FREQUENCY, &Remainder), 1000000000u);\r
-\r
- //\r
- // Frequency < 0x100000000, so Remainder < 0x100000000, then (Remainder * 1,000,000,000)\r
- // will not overflow 64-bit.\r
- //\r
- NanoSeconds += DivU64x32 (MultU64x32 ((UINT64) Remainder, 1000000000u), V_PCH_ACPI_PM1_TMR_FREQUENCY);\r
-\r
- return NanoSeconds;\r
-}\r
-\r
-\r
+++ /dev/null
-#/** @file\r
-# Intel ICH9 Acpi Timer Instance\r
-#\r
-# ICH9 Acpi timer implements one instance of Timer Library. Acpi timer cannot be programmed,\r
-# so it could be used by any types of drivers, including SMM drivers and Runtime drivers.\r
-# Copyright (c) 2007 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = IntelPchAcpiTimerLib\r
- FILE_GUID = 0C0AC8C1-E368-4d20-85FE-23EFB3DB094E\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = TimerLib\r
- EDK_RELEASE_VERSION = 0x00020000\r
- EFI_SPECIFICATION_VERSION = 0x00020000\r
-\r
- CONSTRUCTOR = IntelPchAcpiTimerLibConstructor\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- IntelPchAcpiTimerLib.c\r
- CommonHeader.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- PciLib\r
- IoLib\r
- BaseLib\r
-\r
-[Pcd.common]\r
- gEfiPchTokenSpaceGuid.PcdPchAcpiIoPortBaseAddress\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
+++ /dev/null
-/** @file\r
- Clock generator setting for multiplatform.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <BoardClkGens.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Ppi/ReadOnlyVariable2.h>\r
-#include <Library/BaseMemoryLib.h>\r
-\r
-#ifndef __GNUC__\r
-#pragma optimize( "", off )\r
-#endif\r
-\r
-#define CLKGEN_EN 1\r
-#define EFI_DEBUG 1\r
-\r
-CLOCK_GENERATOR_DETAILS mSupportedClockGeneratorTable[] =\r
-{\r
- { ClockGeneratorCk410, CK410_GENERATOR_ID , CK410_GENERATOR_SPREAD_SPECTRUM_BYTE, CK410_GENERATOR_SPREAD_SPECTRUM_BIT },\r
- { ClockGeneratorCk505, CK505_GENERATOR_ID , CK505_GENERATOR_SPREAD_SPECTRUM_BYTE, CK505_GENERATOR_SPREAD_SPECTRUM_BIT }\r
-};\r
-\r
-/**\r
- Configure the clock generator using the SMBUS PPI services.\r
-\r
- This function performs a block write, and dumps debug information.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param ClockType Clock generator's model name.\r
- @param ClockAddress SMBUS address of clock generator.\r
- @param ConfigurationTableLength Length of configuration table.\r
- @param ConfigurationTable Pointer of configuration table.\r
-\r
- @retval EFI_SUCCESS - Operation success.\r
-\r
-**/\r
-EFI_STATUS\r
-ConfigureClockGenerator (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_SMBUS_PPI *SmbusPpi,\r
- IN CLOCK_GENERATOR_TYPE ClockType,\r
- IN UINT8 ClockAddress,\r
- IN UINTN ConfigurationTableLength,\r
- IN OUT UINT8 *ConfigurationTable\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- UINT8 Buffer[MAX_CLOCK_GENERATOR_BUFFER_LENGTH];\r
- UINTN Length;\r
- EFI_SMBUS_DEVICE_COMMAND Command;\r
-#if CLKGEN_CONFIG_EXTRA\r
- UINT8 j;\r
-#endif\r
-\r
- //\r
- // Verify input arguments\r
- //\r
- ASSERT (ConfigurationTableLength >= 6);\r
- ASSERT (ConfigurationTableLength <= MAX_CLOCK_GENERATOR_BUFFER_LENGTH);\r
- ASSERT (ClockType < ClockGeneratorMax);\r
- ASSERT (ConfigurationTable != NULL);\r
-\r
- //\r
- // Read the clock generator\r
- //\r
- SlaveAddress.SmbusDeviceAddress = ClockAddress >> 1;\r
- Length = sizeof (Buffer);\r
- Command = 0;\r
- Status = SmbusPpi->Execute (\r
- PeiServices,\r
- SmbusPpi,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusReadBlock,\r
- FALSE,\r
- &Length,\r
- Buffer\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-#ifdef EFI_DEBUG\r
- {\r
- UINT8 i;\r
- for (i = 0; i < sizeof (Buffer); i++) {\r
- DEBUG((EFI_D_ERROR, "CK505 default Clock Generator Byte %d: %x\n", i, Buffer[i]));\r
- }\r
-#if CLKGEN_EN\r
- for (i = 0; i < ConfigurationTableLength; i++) {\r
- DEBUG((EFI_D_ERROR, "BIOS structure Clock Generator Byte %d: %x\n", i, ConfigurationTable[i]));\r
- }\r
-#endif\r
- }\r
-#endif\r
-\r
- DEBUG((EFI_D_ERROR, "Expected Clock Generator ID is %x, expecting %x\n", mSupportedClockGeneratorTable[ClockType].ClockId,(Buffer[7]&0xF)));\r
-\r
- //\r
- // Program clock generator\r
- //\r
- Command = 0;\r
-#if CLKGEN_EN\r
-#if CLKGEN_CONFIG_EXTRA\r
- for (j = 0; j < ConfigurationTableLength; j++) {\r
- Buffer[j] = ConfigurationTable[j];\r
- }\r
-\r
- Buffer[30] = 0x00;\r
-\r
- Status = SmbusPpi->Execute (\r
- PeiServices,\r
- SmbusPpi,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusWriteBlock,\r
- FALSE,\r
- &Length,\r
- Buffer\r
- );\r
-#else\r
- Status = SmbusPpi->Execute (\r
- PeiServices,\r
- SmbusPpi,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusWriteBlock,\r
- FALSE,\r
- &ConfigurationTableLength,\r
- ConfigurationTable\r
- );\r
-#endif // CLKGEN_CONFIG_EXTRA\r
-#else\r
- ConfigurationTable[4] = (ConfigurationTable[4] & 0x3) | (Buffer[4] & 0xFC);\r
- Command = 4;\r
- Length = 1;\r
- Status = SmbusPpi->Execute (\r
- PeiServices,\r
- SmbusPpi,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusWriteBlock,\r
- FALSE,\r
- &Length,\r
- &ConfigurationTable[4]\r
- );\r
-#endif //CLKGEN_EN\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Dump contents after write\r
- //\r
- #ifdef EFI_DEBUG\r
- {\r
- UINT8 i;\r
- SlaveAddress.SmbusDeviceAddress = ClockAddress >> 1;\r
- Length = sizeof (Buffer);\r
- Command = 0;\r
- Status = SmbusPpi->Execute (\r
- PeiServices,\r
- SmbusPpi,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusReadBlock,\r
- FALSE,\r
- &Length,\r
- Buffer\r
- );\r
-\r
- for (i = 0; i < ConfigurationTableLength; i++) {\r
- DEBUG((EFI_D_ERROR, "Clock Generator Byte %d: %x\n", i, Buffer[i]));\r
- }\r
- }\r
- #endif\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Configure the clock generator using the SMBUS PPI services.\r
-\r
- This function performs a block write, and dumps debug information.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param ClockType Clock generator's model name.\r
- @param ClockAddress SMBUS address of clock generator.\r
- @param ConfigurationTableLength Length of configuration table.\r
- @param ConfigurationTable Pointer of configuration table.\r
-\r
-\r
- @retval EFI_SUCCESS Operation success.\r
-\r
-**/\r
-UINT8\r
-ReadClockGeneratorID (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_SMBUS_PPI *SmbusPpi,\r
- IN UINT8 ClockAddress\r
- )\r
-{\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- UINT8 Buffer[MAX_CLOCK_GENERATOR_BUFFER_LENGTH];\r
- UINTN Length;\r
- EFI_SMBUS_DEVICE_COMMAND Command;\r
-\r
- //\r
- // Read the clock generator\r
- //\r
- SlaveAddress.SmbusDeviceAddress = ClockAddress >> 1;\r
- Length = sizeof (Buffer);\r
- Command = 0;\r
- SmbusPpi->Execute (\r
- PeiServices,\r
- SmbusPpi,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusReadBlock,\r
- FALSE,\r
- &Length,\r
- Buffer\r
- );\r
-\r
- //\r
- // Sanity check that the requested clock type is present in our supported clocks table\r
- //\r
- DEBUG((EFI_D_ERROR, "Expected Clock Generator ID is 0x%x\n", Buffer[7]));\r
-\r
- return (Buffer[7]);\r
-}\r
-\r
-/**\r
- Configure the clock generator to enable free-running operation. This keeps\r
- the clocks from being stopped when the system enters C3 or C4.\r
-\r
- @param None\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-ConfigurePlatformClocks (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *SmbusPpi\r
- )\r
-{\r
- //\r
- // Comment it out for now\r
- // Not supported by Hybrid model.\r
- //\r
- EFI_STATUS Status;\r
- UINT8 *ConfigurationTable;\r
-\r
- CLOCK_GENERATOR_TYPE ClockType = ClockGeneratorCk505;\r
- UINT8 ConfigurationTable_Desktop[] = CLOCK_GENERATOR_SETTINGS_DESKTOP;\r
- UINT8 ConfigurationTable_Mobile[] = CLOCK_GENERATOR_SETTINGS_MOBILE;\r
- UINT8 ConfigurationTable_Tablet[] = CLOCK_GENERATOR_SEETINGS_TABLET;\r
-\r
- EFI_PLATFORM_INFO_HOB *PlatformInfoHob;\r
- BOOLEAN EnableSpreadSpectrum;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
-\r
- UINTN Length;\r
- EFI_SMBUS_DEVICE_COMMAND Command;\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- UINT8 Data;\r
-\r
- UINT8 ClockAddress = CLOCK_GENERATOR_ADDRESS;\r
- UINTN VariableSize;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *Variable;\r
-\r
- //\r
- // Obtain Platform Info from HOB.\r
- //\r
- Status = GetPlatformInfoHob ((CONST EFI_PEI_SERVICES **) PeiServices, &PlatformInfoHob);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG((EFI_D_ERROR, "PlatformInfo protocol is working in ConfigurePlatformClocks()...%x\n",PlatformInfoHob->PlatformFlavor));\r
-\r
- //\r
- // Locate SMBUS PPI\r
- //\r
- Status = (**PeiServices).LocatePpi (\r
- (CONST EFI_PEI_SERVICES **) PeiServices,\r
- &gEfiPeiSmbusPpiGuid,\r
- 0,\r
- NULL,\r
- &SmbusPpi\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Data = 0;\r
- SlaveAddress.SmbusDeviceAddress = ClockAddress >> 1;\r
- Length = 1;\r
- Command = 0x87; //Control Register 7 Vendor ID Check\r
- Status = ((EFI_PEI_SMBUS_PPI *) SmbusPpi)->Execute (\r
- PeiServices,\r
- SmbusPpi,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusReadByte,\r
- FALSE,\r
- &Length,\r
- &Data\r
- );\r
-\r
- if (EFI_ERROR (Status) || ((Data & 0x0F) != CK505_GENERATOR_ID)) {\r
- DEBUG((EFI_D_ERROR, "Clock Generator CK505 Not Present, vendor ID on board is %x\n",(Data & 0x0F)));\r
- return EFI_SUCCESS;\r
-}\r
-\r
- EnableSpreadSpectrum = FALSE;\r
- VariableSize = sizeof (SYSTEM_CONFIGURATION);\r
- ZeroMem (&SystemConfiguration, sizeof (SYSTEM_CONFIGURATION));\r
-\r
- Status = (*PeiServices)->LocatePpi (\r
- (CONST EFI_PEI_SERVICES **) PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (VOID **) &Variable\r
- );\r
- //\r
- // Use normal setup default from NVRAM variable,\r
- // the Platform Mode (manufacturing/safe/normal) is handle in PeiGetVariable.\r
- //\r
- VariableSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = Variable->GetVariable (Variable,\r
- L"Setup",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VariableSize,\r
- &SystemConfiguration);\r
- if (EFI_ERROR (Status) || VariableSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VariableSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = Variable->GetVariable(Variable,\r
- L"SetupRecovery",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VariableSize,\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
- if(!EFI_ERROR (Status)){\r
- EnableSpreadSpectrum = SystemConfiguration.EnableClockSpreadSpec;\r
- }\r
-\r
- //\r
- // Perform platform-specific intialization dependent upon Board ID:\r
- //\r
- DEBUG((EFI_D_ERROR, "board id is %x, platform id is %x\n",PlatformInfoHob->BoardId,PlatformInfoHob->PlatformFlavor));\r
-\r
-\r
- switch (PlatformInfoHob->BoardId) {\r
- case BOARD_ID_MINNOW2:\r
- case BOARD_ID_MINNOW2_TURBOT:\r
- default:\r
- switch(PlatformInfoHob->PlatformFlavor) {\r
- case FlavorTablet:\r
- ConfigurationTable = ConfigurationTable_Tablet;\r
- Length = sizeof (ConfigurationTable_Tablet);\r
- break;\r
- case FlavorMobile:\r
- ConfigurationTable = ConfigurationTable_Mobile;\r
- Length = sizeof (ConfigurationTable_Mobile);\r
- break;\r
- case FlavorDesktop:\r
- default:\r
- ConfigurationTable = ConfigurationTable_Desktop;\r
- Length = sizeof (ConfigurationTable_Desktop);\r
- break;\r
- }\r
- break;\r
- }\r
-\r
- //\r
- // Perform common clock initialization:\r
- //\r
- // Program Spread Spectrum function.\r
- //\r
- if (EnableSpreadSpectrum)\r
- {\r
- ConfigurationTable[mSupportedClockGeneratorTable[ClockType].SpreadSpectrumByteOffset] |= mSupportedClockGeneratorTable[ClockType].SpreadSpectrumBitOffset;\r
- } else {\r
- ConfigurationTable[mSupportedClockGeneratorTable[ClockType].SpreadSpectrumByteOffset] &= ~(mSupportedClockGeneratorTable[ClockType].SpreadSpectrumBitOffset);\r
- }\r
-\r
-\r
-#if CLKGEN_EN\r
- Status = ConfigureClockGenerator (PeiServices, SmbusPpi, ClockType, ClockAddress, Length, ConfigurationTable);\r
- ASSERT_EFI_ERROR (Status);\r
-#endif // CLKGEN_EN\r
- return EFI_SUCCESS;\r
-}\r
-\r
-static EFI_PEI_NOTIFY_DESCRIPTOR mNotifyList[] = {\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK| EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r
- &gEfiPeiSmbusPpiGuid,\r
- ConfigurePlatformClocks\r
- }\r
-};\r
-\r
-EFI_STATUS\r
-InstallPlatformClocksNotify (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((EFI_D_INFO, "InstallPlatformClocksNotify()...\n"));\r
-\r
- Status = (*PeiServices)->NotifyPpi(PeiServices, &mNotifyList[0]);\r
- ASSERT_EFI_ERROR (Status);\r
- return EFI_SUCCESS;\r
-\r
-}\r
-\r
-#ifndef __GNUC__\r
-#pragma optimize( "", on )\r
-#endif\r
+++ /dev/null
-/**@file\r
- Clock generator setting for multiplatform.\r
-\r
- This file includes package header files, library classes.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#ifndef _BOARD_CLK_GEN_H_\r
-#define _BOARD_CLK_GEN_H_\r
-\r
-#include <PiPei.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/SmbusLib.h>\r
-#include <Ppi/Smbus.h>\r
-#include <IndustryStandard/SmBus.h>\r
-#include <Guid/PlatformInfo.h>\r
-\r
-\r
-#define CLOCK_GENERATOR_ADDRESS 0xd2\r
-\r
-#define CLOCK_GENERATOR_SEETINGS_TABLET {0xB1, 0x82, 0xFF, 0xBF, 0xFF, 0x80}\r
-#define CLOCK_GENERATOR_SETTINGS_MOBILE {0xB1, 0x82, 0xFF, 0xBF, 0xFF, 0x80}\r
-#define CLOCK_GENERATOR_SETTINGS_DESKTOP {0xB1, 0x82, 0xFF, 0xBF, 0xFF, 0x80}\r
-\r
-typedef enum {\r
- ClockGeneratorCk410,\r
- ClockGeneratorCk505,\r
- ClockGeneratorMax\r
-} CLOCK_GENERATOR_TYPE;\r
-\r
-typedef struct {\r
- CLOCK_GENERATOR_TYPE ClockType;\r
- UINT8 ClockId;\r
- UINT8 SpreadSpectrumByteOffset;\r
- UINT8 SpreadSpectrumBitOffset;\r
-} CLOCK_GENERATOR_DETAILS;\r
-\r
-#define MAX_CLOCK_GENERATOR_BUFFER_LENGTH 0x20\r
-\r
-//\r
-// CK410 Definitions\r
-//\r
-#define CK410_GENERATOR_ID 0x65\r
-#define CK410_GENERATOR_SPREAD_SPECTRUM_BYTE 1\r
-#define CK410_GENERATOR_SPREAD_SPECTRUM_BIT BIT0\r
-#define CK410_GENERATOR_CLOCK_FREERUN_BYTE 4\r
-#define CK410_GENERATOR_CLOCK_FREERUN_BIT (BIT0 | BIT1 | BIT2)\r
-\r
-//\r
-// CK505 Definitions\r
-//\r
-#define VF_CK505_GENERATOR_ID 0x5\r
-#define CK505_GENERATOR_ID 0x5 // Confirmed readout is 5\r
-#define CK505_GENERATOR_SPREAD_SPECTRUM_BYTE 4\r
-#define CK505_GENERATOR_SPREAD_SPECTRUM_BIT (BIT0 | BIT1)\r
-#define CK505_GENERATOR_PERCENT_SPREAD_BYTE 1\r
-#define CK505_GENERATOR_PERCENT_MASK ~(0xE)\r
-#define CK505_GENERATOR_PERCENT_250_VALUE 0xC\r
-#define CK505_GENERATOR_PERCENT_050_VALUE 0x4\r
-#define CK505_GENERATOR_PERCENT_000_VALUE 0x2\r
-\r
-//\r
-// IDT Definitions\r
-//\r
-#define IDT_GENERATOR_ID_REVA 0x1 //IDT Rev A\r
-#define IDTRevA_GENERATOR_SPREAD_SPECTRUM_BYTE 0\r
-#define IDTRevA_GENERATOR_SPREAD_SPECTRUM_BIT BIT0\r
-#define IDTRevA_GENERATOR_PERCENT_SPREAD_BYTE 5\r
-#define IDTRevA_GENERATOR_PERCENT_250_VALUE 0xF\r
-#define IDTRevA_GENERATOR_PERCENT_050_VALUE 0x3\r
-#define IDTRevA_GENERATOR_PERCENT_000_VALUE 0xE\r
-#define IDTRevA_GENERATOR_PERCENT_MASK ~(0xF)\r
-\r
-#define IDT_GENERATOR_ID_REVB 0x11 //IDT RevB\r
-#define IDT_GENERATOR_ID_REVD 0x21 //IDT RevD\r
-\r
-//\r
-// CLOCK CONTROLLER\r
-// SmBus address to read DIMM SPD\r
-//\r
-#define SMBUS_BASE_ADDRESS 0xEFA0\r
-#define SMBUS_BUS_DEV_FUNC 0x1F0300\r
-#define PLATFORM_NUM_SMBUS_RSVD_ADDRESSES 4\r
-#define SMBUS_ADDR_CH_A_1 0xA0\r
-#define SMBUS_ADDR_CH_A_2 0xA2\r
-#define SMBUS_ADDR_CH_B_1 0xA4\r
-#define SMBUS_ADDR_CH_B_2 0xA6\r
-\r
-//\r
-// Bits for FWH_DEC_EN1\97Firmware Hub Decode Enable Register (LPC I/F\97D31:F0)\r
-//\r
-#define B_ICH_LPC_FWH_BIOS_DEC_F0 0x4000\r
-#define B_ICH_LPC_FWH_BIOS_DEC_E0 0x1000\r
-#define B_ICH_LPC_FWH_BIOS_DEC_E8 0x2000\r
-#define B_ICH_LPC_FWH_BIOS_LEG_F 0x0080\r
-#define B_ICH_LPC_FWH_BIOS_LEG_E 0x0040\r
-\r
-\r
-//\r
-// An arbitrary maximum length for clock generator buffers\r
-//\r
-#define MAX_CLOCK_GENERATOR_BUFFER_LENGTH 0x20\r
-\r
-//\r
-// SmBus Bus Device Function and Register Definitions\r
-//\r
-#define SMBUS_BUS_NUM 0\r
-#define SMBUS_DEV_NUM 31\r
-#define SMBUS_FUNC_NUM 3\r
-#define SMBUS_BUS_DEV_FUNC_NUM \\r
- SB_PCI_CFG_ADDRESS(SMBUS_BUS_NUM, SMBUS_DEV_NUM, SMBUS_FUNC_NUM, 0)\r
-\r
-//\r
-//ICH7: SMBus I/O Space Equates;\r
-//\r
-#define BIT_SLAVE_ADDR BIT00\r
-#define BIT_COMMAND BIT01\r
-#define BIT_DATA BIT02\r
-#define BIT_COUNT BIT03\r
-#define BIT_WORD BIT04\r
-#define BIT_CONTROL BIT05\r
-#define BIT_PEC BIT06\r
-#define BIT_READ BIT07\r
-#define SMBUS_IO_READ_BIT BIT00\r
-\r
-\r
-#define SMB_CMD_QUICK 0x00\r
-#define SMB_CMD_BYTE 0x04\r
-#define SMB_CMD_BYTE_DATA 0x08\r
-#define SMB_CMD_WORD_DATA 0x0C\r
-#define SMB_CMD_PROCESS_CALL 0x10\r
-#define SMB_CMD_BLOCK 0x14\r
-#define SMB_CMD_I2C_READ 0x18\r
-#define SMB_CMD_RESERVED 0x1c\r
-\r
-#define HST_STS_BYTE_DONE 0x80\r
-#define SMB_HST_STS 0x000\r
-#define SMB_HST_CNT 0x002\r
-#define SMB_HST_CMD 0x003\r
-#define SMB_HST_ADD 0x004\r
-#define SMB_HST_DAT_0 0x005\r
-#define SMB_HST_DAT_1 0x006\r
-#define SMB_HST_BLK_DAT 0x007\r
-#define SMB_PEC 0x008\r
-#define SMB_RCV_SLVA 0x009\r
-#define SMB_SLV_DAT 0x00A\r
-#define SMB_AUX_STS 0x00C\r
-#define SMB_AUX_CTL 0x00D\r
-#define SMB_SMLINK_PIN_CTL 0x00E\r
-#define SMB_SMBUS_PIN_CTL 0x00F\r
-#define SMB_SLV_STS 0x010\r
-#define SMB_SLV_CMD 0x011\r
-#define SMB_NTFY_DADDR 0x014\r
-#define SMB_NTFY_DLOW 0x016\r
-#define SMB_NTFY_DHIGH 0x017\r
-\r
-//\r
-// PCI Register Definitions - use SmbusPolicyPpi->PciAddress + offset listed below\r
-//\r
-#define R_COMMAND 0x04 // PCI Command Register, 16bit\r
-#define B_IOSE 0x01 // RW\r
-#define R_BASE_ADDRESS 0x20 // PCI BAR for SMBus I/O\r
-#define B_BASE_ADDRESS 0xFFE0 // RW\r
-#define R_HOST_CONFIGURATION 0x40 // SMBus Host Configuration Register\r
-#define B_HST_EN 0x01 // RW\r
-#define B_SMB_SMI_EN 0x02 // RW\r
-#define B_I2C_EN 0x04 // RW\r
-//\r
-// I/O Register Definitions - use SmbusPolicyPpi->BaseAddress + offset listed below\r
-//\r
-#define HOST_STATUS_REGISTER 0x00 // Host Status Register R/W\r
-#define HST_STS_HOST_BUSY 0x01 // RO\r
-#define HST_STS_INTR 0x02 // R/WC\r
-#define HST_STS_DEV_ERR 0x04 // R/WC\r
-#define HST_STS_BUS_ERR 0x08 // R/WC\r
-#define HST_STS_FAILED 0x10 // R/WC\r
-#define SMBUS_B_SMBALERT_STS 0x20 // R/WC\r
-#define HST_STS_INUSE 0x40 // R/WC\r
-#define SMBUS_B_BYTE_DONE_STS 0x80 // R/WC\r
-#define SMBUS_B_HSTS_ALL 0xFF // R/WC\r
-#define HOST_CONTROL_REGISTER 0x02 // Host Control Register R/W\r
-#define HST_CNT_INTREN 0x01 // RW\r
-#define HST_CNT_KILL 0x02 // RW\r
-#define SMBUS_B_SMB_CMD 0x1C // RW\r
-#define SMBUS_V_SMB_CMD_QUICK 0x00\r
-#define SMBUS_V_SMB_CMD_BYTE 0x04\r
-#define SMBUS_V_SMB_CMD_BYTE_DATA 0x08\r
-#define SMBUS_V_SMB_CMD_WORD_DATA 0x0C\r
-#define SMBUS_V_SMB_CMD_PROCESS_CALL 0x10\r
-#define SMBUS_V_SMB_CMD_BLOCK 0x14\r
-#define SMBUS_V_SMB_CMD_IIC_READ 0x18\r
-#define SMBUS_B_LAST_BYTE 0x20 // WO\r
-#define HST_CNT_START 0x40 // WO\r
-#define HST_CNT_PEC_EN 0x80 // RW\r
-#define HOST_COMMAND_REGISTER 0x03 // Host Command Register R/W\r
-#define XMIT_SLAVE_ADDRESS_REGISTER 0x04 // Transmit Slave Address Register R/W\r
-#define SMBUS_B_RW_SEL 0x01 // RW\r
-#define SMBUS_B_ADDRESS 0xFE // RW\r
-#define HOST_DATA_0_REGISTER 0x05 // Data 0 Register R/W\r
-#define HOST_DATA_1_REGISTER 0x06 // Data 1 Register R/W\r
-#define HOST_BLOCK_DATA_BYTE_REGISTER 0x07 // Host Block Data Register R/W\r
-#define SMBUS_R_PEC 0x08 // Packet Error Check Data Register R/W\r
-#define SMBUS_R_RSA 0x09 // Receive Slave Address Register R/W\r
-#define SMBUS_B_SLAVE_ADDR 0x7F // RW\r
-#define SMBUS_R_SD 0x0A // Receive Slave Data Register R/W\r
-#define SMBUS_R_AUXS 0x0C // Auxiliary Status Register R/WC\r
-#define SMBUS_B_CRCE 0x01 //R/WC\r
-#define AUXILIARY_CONTROL_REGISTER 0x0D // Auxiliary Control Register R/W\r
-#define SMBUS_B_AAC 0x01 //R/W\r
-#define SMBUS_B_E32B 0x02 //R/W\r
-#define SMBUS_R_SMLC 0x0E // SMLINK Pin Control Register R/W\r
-#define SMBUS_B_SMLINK0_CUR_STS 0x01 // RO\r
-#define SMBUS_B_SMLINK1_CUR_STS 0x02 // RO\r
-#define SMBUS_B_SMLINK_CLK_CTL 0x04 // RW\r
-#define SMBUS_R_SMBC 0x0F // SMBus Pin Control Register R/W\r
-#define SMBUS_B_SMBCLK_CUR_STS 0x01 // RO\r
-#define SMBUS_B_SMBDATA_CUR_STS 0x02 // RO\r
-#define SMBUS_B_SMBCLK_CTL 0x04 // RW\r
-#define SMBUS_R_SSTS 0x10 // Slave Status Register R/WC\r
-#define SMBUS_B_HOST_NOTIFY_STS 0x01 // R/WC\r
-#define SMBUS_R_SCMD 0x11 // Slave Command Register R/W\r
-#define SMBUS_B_HOST_NOTIFY_INTREN 0x01 // R/W\r
-#define SMBUS_B_HOST_NOTIFY_WKEN 0x02 // R/W\r
-#define SMBUS_B_SMBALERT_DIS 0x04 // R/W\r
-#define SMBUS_R_NDA 0x14 // Notify Device Address Register RO\r
-#define SMBUS_B_DEVICE_ADDRESS 0xFE // RO\r
-#define SMBUS_R_NDLB 0x16 // Notify Data Low Byte Register RO\r
-#define SMBUS_R_NDHB 0x17 // Notify Data High Byte Register RO\r
-#define BUS_TRIES 3 // How many times to retry on Bus Errors\r
-#define SMBUS_NUM_RESERVED 21 // Number of device addresses that are\r
- // reserved by the SMBus spec.\r
-#define SMBUS_ADDRESS_ARP 0xC2 >> 1\r
-#define SMBUS_DATA_PREPARE_TO_ARP 0x01\r
-#define SMBUS_DATA_RESET_DEVICE 0x02\r
-#define SMBUS_DATA_GET_UDID_GENERAL 0x03\r
-#define SMBUS_DATA_ASSIGN_ADDRESS 0x04\r
-#define SMBUS_GET_UDID_LENGTH 17 // 16 byte UDID + 1 byte address\r
-\r
-\r
-EFI_STATUS\r
-ConfigurePlatformClocks (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *SmbusPpi\r
- );\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- Gpio setting for multiplatform..\r
-\r
- Copyright (c) 2013 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <BoardGpios.h>\r
-#include <Guid/SetupVariable.h>\r
-\r
-//\r
-//AlpineValley platform ocde begin\r
-//\r
-#define AV_SC_REG_GPIOS_MUXES_SEL0 0x48\r
-#define AV_SC_REG_GPIOS_MUXES_SEL1 0x4C\r
-#define AV_SC_REG_GPIOS_MUXES_SEL2 0x50\r
-#define AV_SC_REG_GPIOS_MUXES_EN0 0x54\r
-#define AV_SC_REG_GPIOS_MUXES_EN1 0x58\r
-#define AV_SC_REG_GPIOS_MUXES_EN2 0x5C\r
-//\r
-//AlpineValley platform code end\r
-//\r
-\r
-EFI_GUID gPeiSmbusPpiGuid = EFI_PEI_SMBUS_PPI_GUID;\r
-\r
-/**\r
- @param None\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-ConfigurePlatformSysCtrlGpio (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *SmbusPpi\r
- )\r
-{\r
- //\r
- //AlpineValley platform code begin\r
- //\r
- // Initialize GPIO Settings:\r
- //\r
- UINT32 Status;\r
- EFI_PLATFORM_INFO_HOB *PlatformInfoHob;\r
-\r
- DEBUG ((EFI_D_INFO, "ConfigurePlatformSysCtrlGpio()...\n"));\r
-\r
- //\r
- // Obtain Platform Info from HOB.\r
- //\r
- Status = GetPlatformInfoHob ((const EFI_PEI_SERVICES **)PeiServices, &PlatformInfoHob);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // The GPIO settings are dependent upon the platform. Obtain the Board ID through\r
- // the EC to determine the current platform.\r
- //\r
- DEBUG ((EFI_D_INFO, "Platform Flavor | Board ID = 0x%X | 0x%X\n", PlatformInfoHob->PlatformFlavor, PlatformInfoHob->BoardId));\r
-\r
-\r
-\r
- Status = (**PeiServices).LocatePpi (\r
- (const EFI_PEI_SERVICES **)PeiServices,\r
- &gPeiSmbusPpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&SmbusPpi\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Select/modify the GPIO initialization data based on the Board ID.\r
- //\r
- switch (PlatformInfoHob->BoardId)\r
- {\r
- default:\r
- Status = EFI_SUCCESS;\r
-\r
- //\r
- // Do nothing for other RVP boards.\r
- //\r
- break;\r
- }\r
- return Status;\r
-}\r
-\r
-static EFI_PEI_NOTIFY_DESCRIPTOR mNotifyList[] = {\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK| EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r
- &gEfiPeiSmbusPpiGuid,\r
- ConfigurePlatformSysCtrlGpio\r
- }\r
-};\r
-\r
-EFI_STATUS\r
-InstallPlatformSysCtrlGPIONotify (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- DEBUG ((EFI_D_INFO, "InstallPlatformSysCtrlGPIONotify()...\n"));\r
-\r
- Status = (*PeiServices)->NotifyPpi(PeiServices, &mNotifyList[0]);\r
- ASSERT_EFI_ERROR (Status);\r
- return EFI_SUCCESS;\r
-\r
-}\r
-\r
-#define V_PCH_ILB_IRQE_UARTIRQEN_IRQ3 BIT3 // UART IRQ3 Enable\r
-\r
-/**\r
- Returns the Correct GPIO table for Mobile/Desktop respectively.\r
- Before call it, make sure PlatformInfoHob->BoardId&PlatformFlavor is get correctly.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param PlatformInfoHob PlatformInfoHob pointer with PlatformFlavor specified.\r
- @param BoardId BoardId ID as determined through the EC.\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
- @retval EFI_DEVICE_ERROR KSC fails to respond.\r
-\r
-**/\r
-EFI_STATUS\r
-MultiPlatformGpioTableInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *PeiReadOnlyVarPpi;\r
- UINTN VarSize;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
-\r
- DEBUG ((EFI_D_INFO, "MultiPlatformGpioTableInit()...\n"));\r
-\r
- //\r
- // Select/modify the GPIO initialization data based on the Board ID.\r
- //\r
- switch (PlatformInfoHob->BoardId) {\r
-\r
- case BOARD_ID_MINNOW2: // Minnow2\r
- case BOARD_ID_MINNOW2_TURBOT: \r
- Status = (**PeiServices).LocatePpi (\r
- PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&PeiReadOnlyVarPpi\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- \r
- VarSize = sizeof (SYSTEM_CONFIGURATION);\r
- Status = PeiReadOnlyVarPpi->GetVariable ( \r
- PeiReadOnlyVarPpi, \r
- PLATFORM_SETUP_VARIABLE_NAME, \r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- \r
- if (SystemConfiguration.GpioWakeCapability == 1) {\r
- PlatformInfoHob->PlatformCfioData = (EFI_PHYSICAL_ADDRESS)(UINTN) &mMinnow2CfioInitData2;\r
- }\r
- else {\r
- PlatformInfoHob->PlatformCfioData = (EFI_PHYSICAL_ADDRESS)(UINTN) &mMinnow2CfioInitData;\r
- } \r
- \r
- PlatformInfoHob->PlatformGpioData_NC = (EFI_PHYSICAL_ADDRESS)(UINTN) &mMinnow2_GpioInitData_NC[0];\r
- PlatformInfoHob->PlatformGpioData_SC = (EFI_PHYSICAL_ADDRESS)(UINTN) &mMinnow2_GpioInitData_SC[0];\r
- PlatformInfoHob->PlatformGpioData_SUS = (EFI_PHYSICAL_ADDRESS)(UINTN) &mMinnow2_GpioInitData_SUS[0];\r
- break;\r
-\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-UINT32\r
-GPIORead32 (\r
- IN UINT32 mmio_conf\r
- )\r
-{\r
- UINT32 conf_val;\r
- UINT32 i;\r
- conf_val = MmioRead32(mmio_conf);\r
- for(i=0;i<5;i++){\r
- if(conf_val == 0xffffffff)\r
- conf_val = MmioRead32(mmio_conf);\r
- else\r
- break;\r
- }\r
-\r
- return conf_val;\r
-}\r
-\r
-/**\r
-\r
- Set GPIO CONF0 and PAD_VAL registers for NC/SC/SUS GPIO clusters\r
-\r
- @param Gpio_Mmio_Offset GPIO_SCORE_OFFSET or GPIO_NCORE_OFFSET or GPIO_SSUS_OFFSET.\r
- @param Gpio_Pin_Num Pin numbers to config for each GPIO clusters.\r
- @param Gpio_Conf_Data GPIO_CONF_PAD_INIT data array for each GPIO clusters.\r
-\r
-**/\r
-VOID\r
-InternalGpioConfig (\r
- IN UINT32 Gpio_Mmio_Offset,\r
- IN UINT32 Gpio_Pin_Num,\r
- GPIO_CONF_PAD_INIT* Gpio_Conf_Data\r
- )\r
-{\r
- UINT32 index;\r
- UINT32 mmio_conf0;\r
- UINT32 mmio_padval;\r
- PAD_CONF0 conf0_val;\r
- PAD_VAL pad_val;\r
-\r
- //\r
- // GPIO WELL -- Memory base registers\r
- //\r
-\r
- // A0 BIOS Spec doesn't mention it although X0 does. comment out now.\r
- // GPIO write 0x01001002 to IOBASE + Gpio_Mmio_Offset + 0x0900\r
- //\r
- for(index=0; index < Gpio_Pin_Num; index++)\r
- {\r
- //\r
- // Calculate the MMIO Address for specific GPIO pin CONF0 register pointed by index.\r
- //\r
- mmio_conf0 = IO_BASE_ADDRESS + Gpio_Mmio_Offset + R_PCH_CFIO_PAD_CONF0 + Gpio_Conf_Data[index].offset * 16;\r
- mmio_padval= IO_BASE_ADDRESS + Gpio_Mmio_Offset + R_PCH_CFIO_PAD_VAL + Gpio_Conf_Data[index].offset * 16;\r
-\r
-#ifdef EFI_DEBUG\r
- DEBUG ((EFI_D_INFO, "%s, ", Gpio_Conf_Data[index].pad_name));\r
-\r
-#endif\r
- DEBUG ((EFI_D_INFO, "Usage = %d, Func# = %d, IntType = %d, Pull Up/Down = %d, MMIO Base = 0x%08x, ",\r
- Gpio_Conf_Data[index].usage,\r
- Gpio_Conf_Data[index].func,\r
- Gpio_Conf_Data[index].int_type,\r
- Gpio_Conf_Data[index].pull,\r
- mmio_conf0));\r
-\r
- //\r
- // Step 1: PadVal Programming.\r
- //\r
- pad_val.dw = GPIORead32(mmio_padval);\r
-\r
- //\r
- // Config PAD_VAL only for GPIO (Non-Native) Pin\r
- //\r
- if(Native != Gpio_Conf_Data[index].usage)\r
- {\r
- pad_val.dw &= ~0x6; // Clear bits 1:2\r
- pad_val.dw |= (Gpio_Conf_Data[index].usage & 0x6); // Set bits 1:2 according to PadVal\r
-\r
- //\r
- // set GPO default value\r
- //\r
- if(Gpio_Conf_Data[index].usage == GPO && Gpio_Conf_Data[index].gpod4 != NA)\r
- {\r
- pad_val.r.pad_val = Gpio_Conf_Data[index].gpod4;\r
- }\r
- }\r
-\r
-\r
- DEBUG ((EFI_D_INFO, "Set PAD_VAL = 0x%08x, ", pad_val.dw));\r
-\r
- MmioWrite32(mmio_padval, pad_val.dw);\r
-\r
- //\r
- // Step 2: CONF0 Programming\r
- // Read GPIO default CONF0 value, which is assumed to be default value after reset.\r
- //\r
- conf0_val.dw = GPIORead32(mmio_conf0);\r
-\r
- //\r
- // Set Function #\r
- //\r
- conf0_val.r.Func_Pin_Mux = Gpio_Conf_Data[index].func;\r
-\r
- if(GPO == Gpio_Conf_Data[index].usage)\r
- {\r
- //\r
- // If used as GPO, then internal pull need to be disabled.\r
- //\r
- conf0_val.r.Pull_assign = 0; // Non-pull\r
- }\r
- else\r
- {\r
- //\r
- // Set PullUp / PullDown\r
- //\r
- if(P_20K_H == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0x1; // PullUp\r
- conf0_val.r.Pull_strength = 0x2;// 20K\r
- }\r
- else if(P_20K_L == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0x2; // PullDown\r
- conf0_val.r.Pull_strength = 0x2;// 20K\r
- }\r
- else if(P_10K_H == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0x1; // PullUp\r
- conf0_val.r.Pull_strength = 0x1;// 10K\r
- }\r
- else if(P_10K_L == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0x2; // PullDown\r
- conf0_val.r.Pull_strength = 0x1;// 10K\r
- }\r
- else if(P_2K_H == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0x1; // PullUp\r
- conf0_val.r.Pull_strength = 0x0;// 2K\r
- }\r
- else if(P_2K_L == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0x2; // PullDown\r
- conf0_val.r.Pull_strength = 0x0;// 2K\r
- }\r
- else if(P_NONE == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0; // Non-pull\r
- }\r
- else\r
- {\r
- ASSERT(FALSE); // Invalid value\r
- }\r
- }\r
-\r
-\r
- //\r
- // Set INT Trigger Type\r
- //\r
- conf0_val.dw &= ~0x0f000000; // Clear bits 27:24\r
-\r
- //\r
- // Set INT Trigger Type\r
- //\r
- if(TRIG_ == Gpio_Conf_Data[index].int_type)\r
- {\r
- //\r
- // Interrupt not capable, clear bits 27:24\r
- //\r
- }\r
- else\r
- {\r
- conf0_val.dw |= (Gpio_Conf_Data[index].int_type & 0x0f)<<24;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "Set CONF0 = 0x%08x\n", conf0_val.dw));\r
-\r
- //\r
- // Write back the targeted GPIO config value according to platform (board) GPIO setting.\r
- //\r
- MmioWrite32 (mmio_conf0, conf0_val.dw);\r
- }\r
-\r
- //\r
- // A0 BIOS Spec doesn't mention it although X0 does. comment out now.\r
- // GPIO SCORE write 0x01001002 to IOBASE + 0x0900\r
- //\r
-}\r
-\r
-/**\r
- Returns the Correct GPIO table for Mobile/Desktop respectively.\r
- Before call it, make sure PlatformInfoHob->BoardId&PlatformFlavor is get correctly.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param PlatformInfoHob PlatformInfoHob pointer with PlatformFlavor specified.\r
- @param BoardId BoardId ID as determined through the EC.\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
- @retval EFI_DEVICE_ERROR KSC fails to respond.\r
-\r
-**/\r
-EFI_STATUS\r
-MultiPlatformGpioProgram (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
-#if !_SIMIC_\r
- CFIO_INIT_STRUCT* PlatformCfioDataPtr;\r
-\r
- PlatformCfioDataPtr = (CFIO_INIT_STRUCT *) (UINTN) PlatformInfoHob->PlatformCfioData;\r
- DEBUG ((EFI_D_INFO, "MultiPlatformGpioProgram()...\n"));\r
-\r
- //\r
- // SCORE GPIO WELL -- IO base registers\r
- //\r
-\r
- //\r
- // GPIO_USE_SEL Register -> 1 = GPIO 0 = Native\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_USE_SEL, PlatformCfioDataPtr->Use_Sel_SC0);\r
-\r
- //\r
- // Set GP_LVL Register\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_LVL , PlatformCfioDataPtr->GP_Lvl_SC0);\r
-\r
- //\r
- // GP_IO_SEL Register -> 1 = Input 0 = Output. If Native Mode don't care\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_IO_SEL, PlatformCfioDataPtr->Io_Sel_SC0);\r
-\r
- //\r
- // GPIO Triger Positive Edge Enable Register\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_TPE, PlatformCfioDataPtr->TPE_SC0);\r
-\r
- //\r
- // GPIO Trigger Negative Edge Enable Register\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_TNE, PlatformCfioDataPtr->TNE_SC0);\r
-\r
- //\r
- // GPIO Trigger Status\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_TS, PlatformCfioDataPtr->TS_SC0);\r
-\r
- //\r
- // GPIO_USE_SEL2 Register -> 1 = GPIO 0 = Native\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_USE_SEL2, PlatformCfioDataPtr->Use_Sel_SC1);\r
-\r
- //\r
- // Set GP_LVL2 Register\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_LVL2, PlatformCfioDataPtr->GP_Lvl_SC1);\r
-\r
- //\r
- // GP_IO_SEL2 Register -> 1 = Input 0 = Output. If Native Mode don't care\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_IO_SEL2, PlatformCfioDataPtr->Io_Sel_SC1);\r
-\r
- //\r
- // GPIO_USE_SEL3 Register -> 1 = GPIO 0 = Native\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_USE_SEL3, PlatformCfioDataPtr->Use_Sel_SC2);\r
-\r
- //\r
- // Set GP_LVL3 Register\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_LVL3, PlatformCfioDataPtr->GP_Lvl_SC2);\r
-\r
- //\r
- // GP_IO_SEL3 Register -> 1 = Input 0 = Output if Native Mode don't care\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_IO_SEL3, PlatformCfioDataPtr->Io_Sel_SC2);\r
-\r
- //\r
- // SUS GPIO WELL -- IO base registers\r
- //\r
-\r
- //\r
- // GPIO_USE_SEL Register -> 1 = GPIO 0 = Native\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SUS_USE_SEL, PlatformCfioDataPtr->Use_Sel_SS);\r
-\r
- //\r
- // Set GP_LVL Register\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SUS_LVL , PlatformCfioDataPtr->GP_Lvl_SS);\r
-\r
- //\r
- // GP_IO_SEL Register -> 1 = Input 0 = Output. If Native Mode don't care.\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SUS_IO_SEL, PlatformCfioDataPtr->Io_Sel_SS);\r
-\r
- //\r
- // GPIO Triger Positive Edge Enable Register.\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SUS_TPE, PlatformCfioDataPtr->TPE_SS);\r
-\r
- //\r
- // GPIO Trigger Negative Edge Enable Register.\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SUS_TNE, PlatformCfioDataPtr->TNE_SS);\r
-\r
- //\r
- // GPIO Trigger Status.\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SUS_TS, PlatformCfioDataPtr->TS_SS);\r
-\r
- //\r
- // GPIO Wake Enable.\r
- //\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SUS_WAKE_EN, PlatformCfioDataPtr->WE_SS);\r
-\r
- //\r
- // Config SC/NC/SUS GPIO Pins\r
- //\r
- switch (PlatformInfoHob->BoardId) {\r
- case BOARD_ID_MINNOW2:\r
- case BOARD_ID_MINNOW2_TURBOT:\r
- DEBUG ((EFI_D_INFO, "Start to config Minnow2 GPIO pins\n"));\r
- InternalGpioConfig(GPIO_SCORE_OFFSET, sizeof(mMinnow2_GpioInitData_SC)/sizeof(mMinnow2_GpioInitData_SC[0]), (GPIO_CONF_PAD_INIT *) (UINTN) PlatformInfoHob->PlatformGpioData_SC);\r
- InternalGpioConfig(GPIO_NCORE_OFFSET, sizeof(mMinnow2_GpioInitData_NC)/sizeof(mMinnow2_GpioInitData_NC[0]), (GPIO_CONF_PAD_INIT *) (UINTN) PlatformInfoHob->PlatformGpioData_NC);\r
- InternalGpioConfig(GPIO_SSUS_OFFSET, sizeof(mMinnow2_GpioInitData_SUS)/sizeof(mMinnow2_GpioInitData_SUS[0]), (GPIO_CONF_PAD_INIT *) (UINTN) PlatformInfoHob->PlatformGpioData_SUS);\r
- break;\r
- default:\r
-\r
- break;\r
- }\r
-\r
- //\r
- // configure the CFIO Pnp settings\r
- //\r
- if (PlatformInfoHob->CfioEnabled) {\r
- if (PlatformInfoHob->BoardId == BOARD_ID_MINNOW2 || PlatformInfoHob->BoardId == BOARD_ID_MINNOW2_TURBOT){\r
- InternalGpioConfig(GPIO_SCORE_OFFSET, sizeof(mNB_BB_FAB3_GpioInitData_SC_TRI)/sizeof(mNB_BB_FAB3_GpioInitData_SC_TRI[0]), (GPIO_CONF_PAD_INIT *) (UINTN)PlatformInfoHob->PlatformGpioData_SC_TRI);\r
- }\r
- }\r
-#else\r
- DEBUG ((EFI_D_INFO, "Skip MultiPlatformGpioProgram()...for SIMICS or HYB model\n"));\r
-#endif\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/**@file\r
- Gpio setting for multiplatform.\r
-\r
- This file includes package header files, library classes.\r
-\r
- Copyright (c) 2013 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#ifndef _BOARDGPIOS_H_\r
-#define _BOARDGPIOS_H_\r
-\r
-#include <PiPei.h>\r
-#include "PchAccess.h"\r
-#include "PlatformBaseAddresses.h"\r
-#include <../MultiPlatformLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Guid/PlatformInfo.h>\r
-#include <Ppi/Smbus.h>\r
-#include <Ppi/ReadOnlyVariable2.h>\r
-#include <Guid/SetupVariable.h>\r
-\r
-\r
-GPIO_CONF_PAD_INIT mNB_BB_FAB3_GpioInitData_SC_TRI[] =\r
-{\r
-// Pad Name GPIO Number Used As GPO Default Function# INT Capable Interrupt Type PULL H/L MMIO Offset\r
-GPIO_INIT_ITEM("LPC_CLKOUT1 GPIOC_48 " ,TRISTS ,NA ,F0 , , ,NONE ,0x41),\r
-GPIO_INIT_ITEM("PLT_CLK0 GPIOC_96 " ,TRISTS ,NA ,F0 , , ,NONE ,0x6a),\r
-GPIO_INIT_ITEM("PLT_CLK3 GPIOC_99 " ,TRISTS ,NA ,F0 , , ,NONE ,0x68),\r
-};\r
-\r
-//\r
-// Minnow2\r
-//\r
-#define MINNOW2_GPIO_USE_SEL_VAL_0_31 0x00000000\r
-#define MINNOW2_GPIO_USE_SEL_VAL_32_63 0x00000000\r
-#define MINNOW2_GPIO_USE_SEL_VAL_64_70 0x00000000\r
-#define MINNOW2_GPIO_USE_SEL_VAL_64_70 0x00000000\r
-#define MINNOW2_GPIO_USE_SEL_VAL_SUS 0x00000000\r
-#define MINNOW2_GPIO_USE_SEL_VAL_SUS2 0x00000001\r
- \r
-\r
-#define MINNOW2_GPIO_IO_SEL_VAL_0_31 0x00000000\r
-#define MINNOW2_GPIO_IO_SEL_VAL_32_63 0x00000000\r
-#define MINNOW2_GPIO_IO_SEL_VAL_64_70 0x00000000\r
-#define MINNOW2_GPIO_IO_SEL_VAL_SUS 0x00000000\r
-#define MINNOW2_GPIO_IO_SEL_VAL_SUS2 0x00000001 \r
-\r
-\r
-#define MINNOW2_GPIO_LVL_VAL_0_31 0x00000000\r
-#define MINNOW2_GPIO_LVL_VAL_32_63 0x00000000\r
-#define MINNOW2_GPIO_LVL_VAL_64_70 0x00000000\r
-#define MINNOW2_GPIO_LVL_VAL_SUS 0x00000000\r
-#define MINNOW2_GPIO_LVL_VAL_SUS2 0x00000001 \r
-\r
-#define MINNOW2_GPIO_TPE_VAL_0_31 0x00000000\r
-#define MINNOW2_GPIO_TPE_VAL_SUS 0x00000000\r
-#define MINNOW2_GPIO_TPE_VAL_SUS2 0x00000001 \r
-\r
-#define MINNOW2_GPIO_TNE_VAL_0_31 0x00000000\r
-#define MINNOW2_GPIO_TNE_VAL_SUS 0x00000000\r
-#define MINNOW2_GPIO_TNE_VAL_SUS2 0x00000001 \r
-\r
-#define MINNOW2_GPIO_TS_VAL_0_31 0x00000000\r
-#define MINNOW2_GPIO_TS_VAL_SUS 0x00000000\r
-#define MINNOW2_GPIO_TS_VAL_SUS2 0x00000001 \r
-\r
-static CFIO_INIT_STRUCT mMinnow2CfioInitData =\r
-{\r
- MINNOW2_GPIO_USE_SEL_VAL_0_31,\r
- MINNOW2_GPIO_USE_SEL_VAL_32_63,\r
- MINNOW2_GPIO_USE_SEL_VAL_64_70,\r
- MINNOW2_GPIO_USE_SEL_VAL_SUS,\r
-\r
- MINNOW2_GPIO_IO_SEL_VAL_0_31,\r
- MINNOW2_GPIO_IO_SEL_VAL_32_63,\r
- MINNOW2_GPIO_IO_SEL_VAL_64_70,\r
- MINNOW2_GPIO_IO_SEL_VAL_SUS,\r
-\r
- MINNOW2_GPIO_LVL_VAL_0_31,\r
- MINNOW2_GPIO_LVL_VAL_32_63,\r
- MINNOW2_GPIO_LVL_VAL_64_70,\r
- MINNOW2_GPIO_LVL_VAL_SUS,\r
-\r
- MINNOW2_GPIO_TPE_VAL_0_31,\r
- MINNOW2_GPIO_TPE_VAL_SUS,\r
- MINNOW2_GPIO_TNE_VAL_0_31,\r
- MINNOW2_GPIO_TNE_VAL_SUS,\r
-\r
- MINNOW2_GPIO_TS_VAL_0_31,\r
- MINNOW2_GPIO_TS_VAL_SUS\r
-};\r
-\r
-static CFIO_INIT_STRUCT mMinnow2CfioInitData2 =\r
-{\r
- MINNOW2_GPIO_USE_SEL_VAL_0_31,\r
- MINNOW2_GPIO_USE_SEL_VAL_32_63,\r
- MINNOW2_GPIO_USE_SEL_VAL_64_70,\r
- MINNOW2_GPIO_USE_SEL_VAL_SUS2,\r
-\r
- MINNOW2_GPIO_IO_SEL_VAL_0_31,\r
- MINNOW2_GPIO_IO_SEL_VAL_32_63,\r
- MINNOW2_GPIO_IO_SEL_VAL_64_70,\r
- MINNOW2_GPIO_IO_SEL_VAL_SUS2,\r
-\r
- MINNOW2_GPIO_LVL_VAL_0_31,\r
- MINNOW2_GPIO_LVL_VAL_32_63,\r
- MINNOW2_GPIO_LVL_VAL_64_70,\r
- MINNOW2_GPIO_LVL_VAL_SUS2,\r
-\r
- MINNOW2_GPIO_TPE_VAL_0_31,\r
- MINNOW2_GPIO_TPE_VAL_SUS2, \r
- MINNOW2_GPIO_TNE_VAL_0_31,\r
- MINNOW2_GPIO_TNE_VAL_SUS2,\r
-\r
- MINNOW2_GPIO_TS_VAL_0_31,\r
- MINNOW2_GPIO_TS_VAL_SUS2\r
-};\r
-\r
-static GPIO_CONF_PAD_INIT mMinnow2_GpioInitData_NC[] =\r
-{\r
-// Pad Name GPIO Number Used As GPO Default Function# INT Capable Interrupt Type PULL H/L MMIO Offset\r
-GPIO_INIT_ITEM("HV_DDI0_HPD GPIONC_0 " ,Native ,NA ,F2 , , ,NONE ,0x13),\r
-GPIO_INIT_ITEM("HV_DDI0_DDC_SDA GPIONC_1 " ,Native ,NA ,F2 , , ,NONE ,0x12),\r
-GPIO_INIT_ITEM("HV_DDI0_DDC_SCL GPIONC_2 " ,Native ,NA ,F2 , , ,NONE ,0x11),\r
-GPIO_INIT_ITEM("PANEL0_VDDEN GPIONC_3 " ,GPIO ,NA ,F0 , , ,NONE ,0x14),\r
-GPIO_INIT_ITEM("PANEL0_BKLTEN GPIONC_4 " ,GPIO ,NA ,F0 , , ,NONE ,0x15),\r
-GPIO_INIT_ITEM("PANEL0_BKLTCTL GPIONC_5 " ,GPIO ,NA ,F0 , , ,NONE ,0x16),\r
-GPIO_INIT_ITEM("HV_DDI1_HPD GPIONC_6 " ,Native ,NA ,F2 , , ,NONE ,0x18),\r
-GPIO_INIT_ITEM("HV_DDI1_DDC_SDA GPIONC_7 " ,Native ,NA ,F2 , , ,NONE ,0x19),\r
-GPIO_INIT_ITEM("HV_DDI1_DDC_SCL GPIONC_8 " ,Native ,NA ,F2 , , ,NONE ,0x17),\r
-GPIO_INIT_ITEM("PANEL1_VDDEN GPIONC_9 " ,GPIO ,NA ,F0 , , ,NONE ,0x10),\r
-GPIO_INIT_ITEM("PANEL1_BKLTEN GPIONC_10" ,GPIO ,NA ,F0 , , ,NONE ,0x0e),\r
-GPIO_INIT_ITEM("PANEL1_BKLTCTL GPIONC_11" ,GPIO ,NA ,F0 , , ,NONE ,0x0f),\r
-GPIO_INIT_ITEM("GP_INTD_DSI_TE1 GPIONC_12" ,GPO ,NA ,F0 , , ,NONE ,0x0c),\r
-GPIO_INIT_ITEM("HV_DDI2_DDC_SDA GPIONC_13" ,GPI ,NA ,F0 , , ,10K_L ,0x1a),\r
-GPIO_INIT_ITEM("HV_DDI2_DDC_SCL GPIONC_14" ,GPIO ,NA ,F0 , , ,NONE ,0x1b),\r
-GPIO_INIT_ITEM("GP_CAMERASB00 GPIONC_15" ,GPIO ,NA ,F0 , , ,NONE ,0x01),\r
-GPIO_INIT_ITEM("GP_CAMERASB01 GPIONC_16" ,GPIO ,NA ,F0 , , ,NONE ,0x04),\r
-GPIO_INIT_ITEM("GP_CAMERASB02 GPIONC_17" ,GPIO ,NA ,F0 , , ,NONE ,0x08),\r
-GPIO_INIT_ITEM("GP_CAMERASB03 GPIONC_18" ,GPIO ,NA ,F0 , , ,NONE ,0x0b),\r
-GPIO_INIT_ITEM("GP_CAMERASB04 GPIONC_19" ,GPIO ,NA ,F0 , , ,NONE ,0x00),\r
-GPIO_INIT_ITEM("GP_CAMERASB05 GPIONC_20" ,GPIO ,NA ,F0 , , ,NONE ,0x03),\r
-GPIO_INIT_ITEM("GP_CAMERASB06 GPIONC_21" ,GPIO ,NA ,F0 , , ,NONE ,0x06),\r
-GPIO_INIT_ITEM("GP_CAMERASB07 GPIONC_22" ,GPIO ,NA ,F0 , , ,NONE ,0x0a),\r
-GPIO_INIT_ITEM("GP_CAMERASB08 GPIONC_23" ,GPIO ,NA ,F0 , , ,NONE ,0x0d),\r
-GPIO_INIT_ITEM("GP_CAMERASB09 GPIONC_24" ,GPIO ,NA ,F0 , , ,NONE ,0x02),\r
-GPIO_INIT_ITEM("GP_CAMERASB10 GPIONC_25" ,GPIO ,NA ,F0 , , ,NONE ,0x05),\r
-GPIO_INIT_ITEM("GP_CAMERASB11 GPIONC_26" ,GPIO ,NA ,F0 , , ,NONE ,0x09),\r
-};\r
-\r
-\r
-static GPIO_CONF_PAD_INIT mMinnow2_GpioInitData_SC[] = {\r
-// Pad Name GPIO Number Used As GPO Default Function# INT Capable Interrupt Type PULL H/L MMIO Offset\r
-GPIO_INIT_ITEM("SATA_GP0 GPIOC_0 " ,Native ,NA ,F1 , , ,NONE ,0x55),\r
-GPIO_INIT_ITEM("SATA_GP1 GPIOC_1 " ,Native ,NA ,F1 , , ,NONE ,0x59),\r
-GPIO_INIT_ITEM("SATA_LEDN GPIOC_2 " ,Native ,NA ,F1 , , ,NONE ,0x5d),\r
-GPIO_INIT_ITEM("PCIE_CLKREQ0B GPIOC_3 " ,Native ,NA ,F1 , , ,10K_H ,0x60),\r
-GPIO_INIT_ITEM("PCIE_CLKREQ1B GPIOC_4 " ,Native ,NA ,F1 , , ,10K_H ,0x63),\r
-GPIO_INIT_ITEM("PCIE_CLKREQ2B GPIOC_5 " ,Native ,NA ,F1 , , ,10K_H ,0x66),\r
-GPIO_INIT_ITEM("PCIE_CLKREQ3B GPIOC_6 " ,GPIO ,NA ,F0 , , ,NONE ,0x62),\r
-GPIO_INIT_ITEM("SDMMC3_WP GPIOC_7 " ,Native ,NA ,F2 , , ,NONE ,0x65),\r
-GPIO_INIT_ITEM("HDA_RSTB GPIOC_8 " ,GPIO ,NA ,F0 , , ,NONE ,0x22),\r
-GPIO_INIT_ITEM("HDA_SYNC GPIOC_9 " ,GPIO ,NA ,F0 , , ,NONE ,0x25),\r
-GPIO_INIT_ITEM("HDA_CLK GPIOC_10 " ,GPIO ,NA ,F0 , , ,NONE ,0x24),\r
-GPIO_INIT_ITEM("HDA_SDO GPIOC_11 " ,GPIO ,NA ,F0 , , ,NONE ,0x26),\r
-GPIO_INIT_ITEM("HDA_SDI0 GPIOC_12 " ,GPIO ,NA ,F0 , , ,NONE ,0x27),\r
-GPIO_INIT_ITEM("HDA_SDI1 GPIOC_13 " ,GPIO ,NA ,F0 , , ,NONE ,0x23),\r
-GPIO_INIT_ITEM("HDA_DOCKRSTB GPIOC_14 " ,GPIO ,NA ,F0 , , ,NONE ,0x28),\r
-GPIO_INIT_ITEM("HDA_DOCKENB GPIOC_15 " ,GPIO ,NA ,F0 , , ,NONE ,0x54),\r
-GPIO_INIT_ITEM("SDMMC1_CLK GPIOC_16 " ,GPIO ,NA ,F0 , , ,NONE ,0x3e),\r
-GPIO_INIT_ITEM("SDMMC1_D0 GPIOC_17 " ,GPIO ,NA ,F0 , , ,NONE ,0x3d),\r
-GPIO_INIT_ITEM("SDMMC1_D1 GPIOC_18 " ,GPIO ,NA ,F0 , , ,NONE ,0x40),\r
-GPIO_INIT_ITEM("SDMMC1_D2 GPIOC_19 " ,GPIO ,NA ,F0 , , ,NONE ,0x3b),\r
-GPIO_INIT_ITEM("SDMMC1_D3_CD_B GPIOC_20 " ,GPIO ,NA ,F0 , , ,NONE ,0x36),\r
-GPIO_INIT_ITEM("MMC1_D4_SD_WE GPIOC_21 " ,GPIO ,NA ,F0 , , ,NONE ,0x38),\r
-GPIO_INIT_ITEM("MMC1_D5 GPIOC_22 " ,GPIO ,NA ,F0 , , ,NONE ,0x3c),\r
-GPIO_INIT_ITEM("MMC1_D6 GPIOC_23 " ,GPIO ,NA ,F0 , , ,NONE ,0x37),\r
-GPIO_INIT_ITEM("MMC1_D7 GPIOC_24 " ,GPIO ,NA ,F0 , , ,NONE ,0x3f),\r
-GPIO_INIT_ITEM("SDMMC1_CMD GPIOC_25 " ,GPIO ,NA ,F0 , , ,NONE ,0x39),\r
-GPIO_INIT_ITEM("MMC1_RESET_B GPIOC_26 " ,GPIO ,NA ,F0 , , ,NONE ,0x33),\r
-GPIO_INIT_ITEM("SDMMC2_CLK GPIOC_27 " ,GPIO ,NA ,F0 , , ,NONE ,0x32),\r
-GPIO_INIT_ITEM("SDMMC2_D0 GPIOC_28 " ,GPIO ,NA ,F0 , , ,NONE ,0x35),\r
-GPIO_INIT_ITEM("SDMMC2_D1 GPIOC_29 " ,GPIO ,NA ,F0 , , ,NONE ,0x2f),\r
-GPIO_INIT_ITEM("SDMMC2_D2 GPIOC_30 " ,GPIO ,NA ,F0 , , ,NONE ,0x34),\r
-GPIO_INIT_ITEM("SDMMC2_D3_CD_B GPIOC_31 " ,GPIO ,NA ,F0 , , ,NONE ,0x31),\r
-GPIO_INIT_ITEM("SDMMC2_CMD GPIOC_32 " ,GPIO ,NA ,F0 , , ,NONE ,0x30),\r
-//\r
-//Just for test, We make the setting that all is same with Bayleybay.\r
-//\r
-GPIO_INIT_ITEM("SDMMC3_CLK GPIOC_33 " ,Native ,NA ,F1 , , ,NONE ,0x2b),\r
-GPIO_INIT_ITEM("SDMMC3_D0 GPIOC_34 " ,Native ,NA ,F1 , , ,NONE ,0x2e),\r
-GPIO_INIT_ITEM("SDMMC3_D1 GPIOC_35 " ,Native ,NA ,F1 ,YES , ,NONE ,0x29),\r
-GPIO_INIT_ITEM("SDMMC3_D2 GPIOC_36 " ,Native ,NA ,F1 , , ,NONE ,0x2d),\r
-GPIO_INIT_ITEM("SDMMC3_D3 GPIOC_37 " ,Native ,NA ,F1 , , ,NONE ,0x2a),\r
-GPIO_INIT_ITEM("SDMMC3_CD_B GPIOC_38 " ,Native ,NA ,F1 ,YES ,Edge_Both ,NONE ,0x3a),\r
-GPIO_INIT_ITEM("SDMMC3_CMD GPIOC_39 " ,Native ,NA ,F1 , , ,NONE ,0x2c),\r
-GPIO_INIT_ITEM("SDMMC3_1P8_EN GPIOC_40 " ,Native ,NA ,F1 , , ,NONE ,0x5f),\r
-GPIO_INIT_ITEM("SDMMC3_PWR_EN_B GPIOC_41 " ,Native ,NA ,F1 , , ,NONE ,0x69),\r
-GPIO_INIT_ITEM("LPC_AD0 GPIOC_42 " ,GPIO ,NA ,F0 , , ,NONE ,0x46),\r
-GPIO_INIT_ITEM("LPC_AD1 GPIOC_43 " ,GPIO ,NA ,F0 , , ,NONE ,0x44),\r
-GPIO_INIT_ITEM("LPC_AD2 GPIOC_44 " ,GPIO ,NA ,F0 , , ,NONE ,0x43),\r
-GPIO_INIT_ITEM("LPC_AD3 GPIOC_45 " ,GPIO ,NA ,F0 , , ,NONE ,0x42),\r
-GPIO_INIT_ITEM("LPC_FRAMEB GPIOC_46 " ,GPIO ,NA ,F0 , , ,NONE ,0x45),\r
-GPIO_INIT_ITEM("LPC_CLKOUT0 GPIOC_47 " ,GPIO ,NA ,F0 , , ,NONE ,0x47),\r
-GPIO_INIT_ITEM("LPC_CLKOUT1 GPIOC_48 " ,GPIO ,NA ,F0 , , ,NONE ,0x41),\r
-GPIO_INIT_ITEM("LPC_CLKRUNB GPIOC_49 " ,GPIO ,NA ,F0 , , ,NONE ,0x48),\r
-GPIO_INIT_ITEM("ILB_SERIRQ GPIOC_50 " ,GPIO ,NA ,F0 , , ,NONE ,0x56),\r
-GPIO_INIT_ITEM("SMB_DATA GPIOC_51 " ,Native ,NA ,F1 , , ,NONE ,0x5a),\r
-GPIO_INIT_ITEM("SMB_CLK GPIOC_52 " ,Native ,NA ,F1 , , ,NONE ,0x58),\r
-GPIO_INIT_ITEM("SMB_ALERTB GPIOC_53 " ,Native ,NA ,F1 , , ,10K_H ,0x5c),\r
-GPIO_INIT_ITEM("SPKR GPIOC_54 " ,GPI ,NA ,F0 , , ,20K_H ,0x67),\r
-GPIO_INIT_ITEM("MHSI_ACDATA GPIOC_55 " ,GPIO ,NA ,F0 , , ,NONE ,0x4d),\r
-GPIO_INIT_ITEM("MHSI_ACFLAG GPIOC_56 " ,GPI ,NA ,F0 , , ,20K_H ,0x4f),\r
-GPIO_INIT_ITEM("MHSI_ACWAKE GPIOC_58 " ,GPIO ,NA ,F0 , , ,NONE ,0x4e),\r
-GPIO_INIT_ITEM("MHSI_CADATA GPIOC_59 " ,GPIO ,NA ,F0 , , ,NONE ,0x51),\r
-GPIO_INIT_ITEM("MHSI_CAFLAG GPIOC_60 " ,GPO ,HI ,F0 , , ,20K_H ,0x50),\r
-GPIO_INIT_ITEM("GP_SSP_2_CLK GPIOC_62 " ,GPI ,NA ,F0 , , ,20K_H ,0x0d),\r
-GPIO_INIT_ITEM("GP_SSP_2_FS GPIOC_63 " ,GPI ,NA ,F0 , , ,20K_H ,0x0c),\r
-GPIO_INIT_ITEM("GP_SSP_2_RXD GPIOC_64 " ,GPI ,NA ,F0 , , ,20K_H ,0x0f),\r
-GPIO_INIT_ITEM("GP_SSP_2_TXD GPIOC_65 " ,GPI ,NA ,F0 , , ,20K_H ,0x0e),\r
-GPIO_INIT_ITEM("SPI1_CS0_B GPIOC_66 " ,Native ,NA ,F1 , , ,20K_H ,0x11),\r
-GPIO_INIT_ITEM("SPI1_MISO GPIOC_67 " ,Native ,NA ,F1 , , ,20K_H ,0x12),\r
-GPIO_INIT_ITEM("SPI1_MOSI GPIOC_68 " ,Native ,NA ,F1 , , ,20K_H ,0x13),\r
-GPIO_INIT_ITEM("SPI1_CLK GPIOC_69 " ,Native ,NA ,F1 , , ,20K_H ,0x10),\r
-GPIO_INIT_ITEM("UART1_RXD GPIOC_70 " ,Native ,NA ,F1 , , ,20K_H ,0x02),\r
-GPIO_INIT_ITEM("UART1_TXD GPIOC_71 " ,Native ,NA ,F1 , , ,20K_H ,0x01),\r
-GPIO_INIT_ITEM("UART1_RTS_B GPIOC_72 " ,GPI ,NA ,F0 , , ,20K_H ,0x00),\r
-GPIO_INIT_ITEM("UART1_CTS_B GPIOC_73 " ,GPI ,NA ,F0 , , ,20K_H ,0x04),\r
-GPIO_INIT_ITEM("UART2_RXD GPIOC_74 " ,Native ,NA ,F1 , , ,20K_H ,0x06),\r
-GPIO_INIT_ITEM("UART2_TXD GPIOC_75 " ,Native ,NA ,F1 , , ,20K_H ,0x07),\r
-GPIO_INIT_ITEM("UART2_RTS_B GPIOC_76 " ,GPIO ,NA ,F0 , , ,NONE ,0x09),\r
-GPIO_INIT_ITEM("UART2_CTS_B GPIOC_77 " ,Native ,NA ,F1 , , ,20K_H ,0x08),\r
-GPIO_INIT_ITEM("I2C0_SDA GPIOC_78 " ,GPIO ,NA ,F0 , , ,NONE ,0x21),\r
-GPIO_INIT_ITEM("I2C0_SCL GPIOC_79 " ,GPIO ,NA ,F0 , , ,NONE ,0x20),\r
-GPIO_INIT_ITEM("I2C1_SDA GPIOC_80 " ,Native ,NA ,F1 , , ,NONE ,0x1f),\r
-GPIO_INIT_ITEM("I2C1_SCL GPIOC_81 " ,Native ,NA ,F1 , , ,NONE ,0x1e),\r
-GPIO_INIT_ITEM("I2C2_SDA GPIOC_82 " ,GPIO ,NA ,F0 , , ,NONE ,0x1d),\r
-GPIO_INIT_ITEM("I2C2_SCL GPIOC_83 " ,GPIO ,NA ,F0 , , ,NONE ,0x1b),\r
-GPIO_INIT_ITEM("I2C3_SDA GPIOC_84 " ,GPIO ,NA ,F0 , , ,NONE ,0x19),\r
-GPIO_INIT_ITEM("I2C3_SCL GPIOC_85 " ,GPIO ,NA ,F0 , , ,NONE ,0x1c),\r
-GPIO_INIT_ITEM("I2C4_SDA GPIOC_86 " ,Native ,NA ,F1 , , ,20K_H ,0x1a),\r
-GPIO_INIT_ITEM("I2C4_SCL GPIOC_87 " ,GPIO ,NA ,F0 , , ,NONE ,0x17),\r
-GPIO_INIT_ITEM("I2C5_SDA GPIOC_88 " ,Native ,NA ,F1 , , ,20K_H ,0x15),\r
-GPIO_INIT_ITEM("I2C5_SCL GPIOC_89 " ,Native ,NA ,F1 , , ,20K_H ,0x14),\r
-GPIO_INIT_ITEM("I2C6_SDA GPIOC_90 " ,Native ,NA ,F1 , , ,20K_H ,0x18),\r
-GPIO_INIT_ITEM("I2C6_SCL GPIOC_91 " ,Native ,NA ,F1 , , ,20K_H ,0x16),\r
-GPIO_INIT_ITEM("I2C_NFC_SDA GPIOC_92 " ,GPIO ,NA ,F1 , , ,NONE ,0x05),\r
-GPIO_INIT_ITEM("I2C_NFC_SCL GPIOC_93 " ,GPO ,LO ,F1 , , ,NONE ,0x03),\r
-GPIO_INIT_ITEM("PWM0 GPIOC_94 " ,Native ,NA ,F1 , , ,20K_L ,0x0a),\r
-GPIO_INIT_ITEM("PWM1 GPIOC_95 " ,Native ,NA ,F1 , , ,20K_L ,0x0b),\r
-GPIO_INIT_ITEM("PLT_CLK0 GPIOC_96 " ,GPIO ,NA ,F0 , , ,NONE ,0x6a),\r
-GPIO_INIT_ITEM("PLT_CLK1 GPIOC_97 " ,GPIO ,NA ,F0 , , ,NONE ,0x57),\r
-GPIO_INIT_ITEM("PLT_CLK2 GPIOC_98 " ,GPIO ,NA ,F0 , , ,NONE ,0x5b),\r
-GPIO_INIT_ITEM("PLT_CLK3 GPIOC_99 " ,GPIO ,NA ,F0 , , ,NONE ,0x68),\r
-GPIO_INIT_ITEM("PLT_CLK4 GPIOC_100" ,GPIO ,NA ,F0 , , ,NONE ,0x61),\r
-GPIO_INIT_ITEM("PLT_CLK5 GPIOC_101" ,GPIO ,NA ,F0 , , ,NONE ,0x64),\r
-};\r
-\r
-static GPIO_CONF_PAD_INIT mMinnow2_GpioInitData_SUS[] = {\r
-// Pad Name GPIO Number Used As GPIO Default Function# INT Capable Interrupt Type PULL H/L MMIO Offset\r
-GPIO_INIT_ITEM("GPIO_SUS0 GPIO_SUS0" ,GPI ,NA ,F0 , , ,20K_H ,0x1d),\r
-GPIO_INIT_ITEM("GPIO_SUS1 GPIO_SUS1" ,GPI ,NA ,F0 , , ,20K_H ,0x21),\r
-GPIO_INIT_ITEM("GPIO_SUS2 GPIO_SUS2" ,GPI ,NA ,F0 , , ,20K_H ,0x1e),\r
-GPIO_INIT_ITEM("GPIO_SUS3 GPIO_SUS3" ,Native ,NA ,F6 ,YES ,Level_Low ,2K_H ,0x1f),\r
-GPIO_INIT_ITEM("GPIO_SUS4 GPIO_SUS4" ,GPIO ,NA ,F0 , , ,NONE ,0x20),\r
-GPIO_INIT_ITEM("GPIO_SUS5 GPIO_SUS5" ,GPI ,NA ,F0 , , ,NONE ,0x22),\r
-GPIO_INIT_ITEM("GPIO_SUS6 GPIO_SUS6" ,GPI ,NA ,F0 , , ,NONE ,0x24),\r
-GPIO_INIT_ITEM("GPIO_SUS7 GPIO_SUS7" ,GPI ,NA ,F0 , , ,NONE ,0x23),\r
-GPIO_INIT_ITEM("SEC_GPIO_SUS8 GPIO_SUS8" ,GPO ,HI ,F0 , , ,20K_H ,0x26),\r
-GPIO_INIT_ITEM("SEC_GPIO_SUS9 GPIO_SUS9" ,GPO ,HI ,F0 , , ,20K_H ,0x25),\r
-GPIO_INIT_ITEM("SEC_GPIO_SUS10 GPIO_SUS10" ,GPO ,HI ,F0 , , ,NONE ,0x12),\r
-GPIO_INIT_ITEM("SUSPWRDNACK GPIOS_11 " ,Native ,NA ,F0 , , ,10K_H ,0x07),\r
-GPIO_INIT_ITEM("PMU_SUSCLK GPIOS_12 " ,Native ,NA ,F0 , , ,NONE ,0x0b),\r
-GPIO_INIT_ITEM("PMU_SLP_S0IX_B GPIOS_13 " ,Native ,NA ,F0 , , ,NONE ,0x14),\r
-GPIO_INIT_ITEM("PMU_SLP_LAN_B GPIOS_14 " ,GPO ,LO ,F1 , , ,10K_H ,0x11),\r
-GPIO_INIT_ITEM("PMU_WAKE_B GPIOS_15 " ,Native ,NA ,F0 , , ,20K_H ,0x01),\r
-GPIO_INIT_ITEM("PMU_PWRBTN_B GPIOS_16 " ,Native ,NA ,F0 , , ,20K_H ,0x08),\r
-GPIO_INIT_ITEM("PMU_WAKE_LAN_B GPIOS_17 " ,GPIO ,NA ,F1 , , ,NONE ,0x0a),\r
-GPIO_INIT_ITEM("SUS_STAT_B GPIOS_18 " ,GPO ,NA ,F1 , , ,NONE ,0x13),\r
-GPIO_INIT_ITEM("USB_OC0_B GPIOS_19 " ,Native ,NA ,F0 , , ,10K_H ,0x0c),\r
-GPIO_INIT_ITEM("USB_OC1_B GPIOS_20 " ,Native ,NA ,F0 , , ,10K_H ,0x00),\r
-GPIO_INIT_ITEM("SPI_CS1_B GPIOS_21 " ,Native ,NA ,F0 , , ,NONE ,0x02),\r
-GPIO_INIT_ITEM("GPIO_DFX0 GPIOS_22 " ,GPIO ,NA ,F0 , , ,NONE ,0x17),\r
-GPIO_INIT_ITEM("GPIO_DFX1 GPIOS_23 " ,GPIO ,NA ,F0 , , ,NONE ,0x27),\r
-GPIO_INIT_ITEM("GPIO_DFX2 GPIOS_24 " ,GPIO ,NA ,F0 , , ,NONE ,0x1c),\r
-GPIO_INIT_ITEM("GPIO_DFX3 GPIOS_25 " ,GPIO ,NA ,F0 , , ,NONE ,0x1b),\r
-GPIO_INIT_ITEM("GPIO_DFX4 GPIOS_26 " ,GPIO ,NA ,F0 , , ,NONE ,0x16),\r
-GPIO_INIT_ITEM("GPIO_DFX5 GPIOS_27 " ,GPI ,NA ,F0 , , ,20K_H ,0x15),\r
-GPIO_INIT_ITEM("GPIO_DFX6 GPIOS_28 " ,GPI ,NA ,F0 , , ,20K_H ,0x18),\r
-GPIO_INIT_ITEM("GPIO_DFX7 GPIOS_29 " ,GPI ,NA ,F0 , , ,20K_H ,0x19),\r
-GPIO_INIT_ITEM("GPIO_DFX8 GPIOS_30 " ,GPI ,NA ,F0 , , ,20K_H ,0x1a),\r
-GPIO_INIT_ITEM("USB_ULPI_0_CLK GPIOS_31 " ,GPIO ,NA ,F0 , , ,NONE ,0x33),\r
-GPIO_INIT_ITEM("USB_ULPI_0_DATA0 GPIOS_32 " ,GPIO ,NA ,F0 , , ,NONE ,0x38),\r
-GPIO_INIT_ITEM("USB_ULPI_0_DATA1 GPIOS_33 " ,GPIO ,NA ,F0 , , ,NONE ,0x36),\r
-GPIO_INIT_ITEM("USB_ULPI_0_DATA2 GPIOS_34 " ,GPIO ,NA ,F0 , , ,NONE ,0x31),\r
-GPIO_INIT_ITEM("USB_ULPI_0_DATA3 GPIOS_35 " ,GPIO ,NA ,F0 , , ,NONE ,0x37),\r
-GPIO_INIT_ITEM("USB_ULPI_0_DATA4 GPIOS_36 " ,GPIO ,NA ,F0 , , ,NONE ,0x30),\r
-GPIO_INIT_ITEM("USB_ULPI_0_DATA5 GPIOS_37 " ,GPIO ,NA ,F0 , , ,NONE ,0x39),\r
-GPIO_INIT_ITEM("USB_ULPI_0_DATA6 GPIOS_38 " ,GPIO ,NA ,F0 , , ,NONE ,0x32),\r
-GPIO_INIT_ITEM("USB_ULPI_0_DATA7 GPIOS_39 " ,GPIO ,NA ,F0 , , ,NONE ,0x3a),\r
-GPIO_INIT_ITEM("USB_ULPI_0_DIR GPIOS_40 " ,GPIO ,NA ,F0 , , ,NONE ,0x34),\r
-GPIO_INIT_ITEM("USB_ULPI_0_NXT GPIOS_41 " ,GPIO ,NA ,F0 , , ,NONE ,0x35),\r
-GPIO_INIT_ITEM("USB_ULPI_0_STP GPIOS_42 " ,GPIO ,NA ,F0 , , ,NONE ,0x3b),\r
-GPIO_INIT_ITEM("USB_ULPI_0_REFCLK GPIOS_43 " ,GPIO ,NA ,F0 , , ,NONE ,0x28),\r
-};\r
-\r
-EFI_STATUS\r
-MultiPlatformGpioTableInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
-\r
-EFI_STATUS\r
-MultiPlatformGpioProgram (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- Jumper setting for multiplatform.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <BoardJumpers.h>\r
-\r
-BOOLEAN\r
-IsRecoveryJumper (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
-)\r
-{\r
- return FALSE;\r
-}\r
-\r
-BOOLEAN\r
-IsManufacturingMode(\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
-)\r
-{\r
- return FALSE;\r
-}\r
+++ /dev/null
-/**@file\r
- Jumper setting for multiplatform.\r
-\r
- This file includes package header files, library classes.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#ifndef _BOARDJUMPERS_H_\r
-#define _BOARDJUMPERS_H_\r
-\r
-#include <PiPei.h>\r
-#include "PchAccess.h"\r
-#include "PlatformBaseAddresses.h"\r
-\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Guid/PlatformInfo.h>\r
-\r
-BOOLEAN\r
-IsRecoveryJumper (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
-);\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- ACPI oem ids setting for multiplatform.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <BoardOemIds.h>\r
-\r
-//\r
-// Global module data\r
-//\r
-EFI_STATUS\r
-InitializeBoardOemId (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- UINT64 OemId;\r
- UINT64 OemTableId;\r
-\r
- //\r
- // Set OEM ID according to Board ID.\r
- //\r
- switch (PlatformInfoHob->BoardId) {\r
-\r
- case BOARD_ID_MINNOW2:\r
- case BOARD_ID_MINNOW2_TURBOT:\r
- default:\r
- OemId = EFI_ACPI_OEM_ID_DEFAULT;\r
- OemTableId = EFI_ACPI_OEM_TABLE_ID_DEFAULT;\r
- break;\r
- }\r
-\r
- PlatformInfoHob->AcpiOemId = OemId;\r
- PlatformInfoHob->AcpiOemTableId = OemTableId;\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/**@file\r
- ACPI oem ids setting for multiplatform.\r
-\r
- This file includes package header files, library classes.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#include <Guid/PlatformInfo.h>\r
-#include <Library/BaseMemoryLib.h>\r
-\r
-#define EFI_ACPI_OEM_ID_DEFAULT SIGNATURE_64('I', 'N', 'T', 'E', 'L', ' ', ' ', ' ') // max 6 chars\r
-#define EFI_ACPI_OEM_ID1 SIGNATURE_64('I', 'N', 'T', 'E', 'L', '1', ' ', ' ') // max 6 chars\r
-#define EFI_ACPI_OEM_ID2 SIGNATURE_64('I', 'N', 'T', 'E', 'L', '2', ' ', ' ') // max 6 chars\r
-\r
-#define EFI_ACPI_OEM_TABLE_ID_DEFAULT SIGNATURE_64('E', 'D', 'K', '2', ' ', ' ', ' ', ' ')\r
-#define EFI_ACPI_OEM_TABLE_ID1 SIGNATURE_64('E', 'D', 'K', '2', '_', '1', ' ', ' ')\r
-#define EFI_ACPI_OEM_TABLE_ID2 SIGNATURE_64('E', 'D', 'K', '2', '_', '2', ' ', ' ')\r
-\r
-\r
-EFI_STATUS\r
-InitializeBoardOemId (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
+++ /dev/null
-/** @file\r
- Subsystem IDs setting for multiplatform.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <BoardSsidSvid.h>\r
-\r
-//\r
-// Global module data\r
-//\r
-EFI_STATUS\r
-InitializeBoardSsidSvid (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- UINT32 SsidSvidValue = 0;\r
-\r
- //\r
- // Set OEM ID according to Board ID.\r
- //\r
- switch (PlatformInfoHob->BoardId) {\r
- case BOARD_ID_MINNOW2:\r
- case BOARD_ID_MINNOW2_TURBOT:\r
- default:\r
- SsidSvidValue = SUBSYSTEM_SVID_SSID;//SUBSYSTEM_SVID_SSID_DEFAULT;\r
- break;\r
- }\r
- PlatformInfoHob->SsidSvid = SsidSvidValue;\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/**@file\r
- Subsystem IDs setting for multiplatform.\r
-\r
- This file includes package header files, library classes.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#include <Guid/PlatformInfo.h>\r
-#include <Library/BaseMemoryLib.h>\r
-\r
-//\r
-// Default Vendor ID and Subsystem ID\r
-//\r
-#define SUBSYSTEM_VENDOR_ID1 0x8086\r
-#define SUBSYSTEM_DEVICE_ID1 0x1999\r
-#define SUBSYSTEM_SVID_SSID1 (SUBSYSTEM_VENDOR_ID1 + (SUBSYSTEM_DEVICE_ID1 << 16))\r
-\r
-#define SUBSYSTEM_VENDOR_ID2 0x8086\r
-#define SUBSYSTEM_DEVICE_ID2 0x1888\r
-#define SUBSYSTEM_SVID_SSID2 (SUBSYSTEM_VENDOR_ID2 + (SUBSYSTEM_DEVICE_ID2 << 16))\r
-\r
-#define SUBSYSTEM_VENDOR_ID 0x8086\r
-#define SUBSYSTEM_DEVICE_ID 0x1234\r
-#define SUBSYSTEM_SVID_SSID (SUBSYSTEM_VENDOR_ID + (SUBSYSTEM_DEVICE_ID << 16))\r
-\r
-EFI_STATUS\r
-InitializeBoardSsidSvid (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
+++ /dev/null
-/** @file\r
- Multiplatform initialization.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <MultiPlatformLib.h>\r
-\r
-/**\r
- Platform Type detection. Because the PEI globle variable\r
- is in the flash, it could not change directly.So use\r
- 2 PPIs to distinguish the platform type.\r
-\r
- @param FfsHeader Pointer to Firmware File System file header.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS Memory initialization completed successfully.\r
- @retval Others All other error conditions encountered result in an ASSERT.\r
-\r
-**/\r
-EFI_STATUS\r
-MultiPlatformInfoInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- UINT32 PcieLength;\r
-\r
-\r
- PlatformInfoHob->IohSku = MmPci16(0, MC_BUS, MC_DEV, MC_FUN, PCI_DEVICE_ID_OFFSET);\r
-\r
- PlatformInfoHob->IohRevision = MmPci8(0, MC_BUS, MC_DEV, MC_FUN, PCI_REVISION_ID_OFFSET);\r
-\r
- //\r
- // Update ICH Type\r
- //\r
- //\r
- // Device ID\r
- //\r
- PlatformInfoHob->IchSku = PchLpcPciCfg16(PCI_DEVICE_ID_OFFSET);\r
-\r
- PlatformInfoHob->IchRevision = PchLpcPciCfg8(PCI_REVISION_ID_OFFSET);\r
-\r
- //\r
- //64MB\r
- //\r
- PcieLength = 0x04000000;\r
-\r
- //\r
- // Don't support BASE above 4GB currently.\r
- //\r
- PlatformInfoHob->PciData.PciExpressSize = PcieLength;\r
- PlatformInfoHob->PciData.PciExpressBase = PcdGet64 (PcdPciExpressBaseAddress);\r
-\r
- PlatformInfoHob->PciData.PciResourceMem32Base = (UINT32) (PlatformInfoHob->PciData.PciExpressBase - RES_MEM32_MIN_LEN);\r
- PlatformInfoHob->PciData.PciResourceMem32Limit = (UINT32) (PlatformInfoHob->PciData.PciExpressBase -1);\r
-\r
- PlatformInfoHob->PciData.PciResourceMem64Base = RES_MEM64_36_BASE;\r
- PlatformInfoHob->PciData.PciResourceMem64Limit = RES_MEM64_36_LIMIT;\r
- PlatformInfoHob->CpuData.CpuAddressWidth = 36;\r
-\r
- PlatformInfoHob->MemData.MemMir0 = PlatformInfoHob->PciData.PciResourceMem64Base;\r
- PlatformInfoHob->MemData.MemMir1 = PlatformInfoHob->PciData.PciResourceMem64Limit + 1;\r
-\r
- PlatformInfoHob->PciData.PciResourceMinSecBus = 1; //can be changed by SystemConfiguration->PciMinSecondaryBus;\r
-\r
- //\r
- // Set MemMaxTolm to the lowest address between PCIe Base and PCI32 Base.\r
- //\r
- if (PlatformInfoHob->PciData.PciExpressBase > PlatformInfoHob->PciData.PciResourceMem32Base ) {\r
- PlatformInfoHob->MemData.MemMaxTolm = (UINT32) PlatformInfoHob->PciData.PciResourceMem32Base;\r
- } else {\r
- PlatformInfoHob->MemData.MemMaxTolm = (UINT32) PlatformInfoHob->PciData.PciExpressBase;\r
- }\r
- PlatformInfoHob->MemData.MemTolm = PlatformInfoHob->MemData.MemMaxTolm;\r
-\r
- //\r
- // Platform PCI MMIO Size in unit of 1MB.\r
- //\r
- PlatformInfoHob->MemData.MmioSize = 0x1000 - (UINT16)(PlatformInfoHob->MemData.MemMaxTolm >> 20);\r
-\r
- //\r
- // Enable ICH IOAPIC\r
- //\r
- PlatformInfoHob->SysData.SysIoApicEnable = ICH_IOAPIC;\r
-\r
- DEBUG ((EFI_D_ERROR, "PlatformFlavor is %x (%x=tablet,%x=mobile,%x=desktop)\n",\r
- PlatformInfoHob->PlatformFlavor,\r
- FlavorTablet,\r
- FlavorMobile,\r
- FlavorDesktop));\r
-\r
- //\r
- // Get Platform Info and fill the Hob.\r
- //\r
- PlatformInfoHob->RevisonId = PLATFORM_INFO_HOB_REVISION;\r
-\r
- //\r
- // Get GPIO table\r
- //\r
- MultiPlatformGpioTableInit (PeiServices, PlatformInfoHob);\r
-\r
- //\r
- // Program GPIO\r
- //\r
- MultiPlatformGpioProgram (PeiServices, PlatformInfoHob);\r
-\r
- //\r
- // Update OemId\r
- //\r
- InitializeBoardOemId (PeiServices, PlatformInfoHob);\r
- InitializeBoardSsidSvid (PeiServices, PlatformInfoHob);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/**@file\r
- Multiplatform initialization header file.\r
-\r
- This file includes package header files, library classes.\r
-\r
- Copyright (c) 2013 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#ifndef _MULTIPLATFORM_LIB_H_\r
-#define _MULTIPLATFORM_LIB_H_\r
-\r
-\r
-#define LEN_64M 0x4000000\r
-\r
-//\r
-// Default PCI32 resource size\r
-//\r
-#define RES_MEM32_MIN_LEN 0x38000000\r
-\r
-#define RES_IO_BASE 0x0D00\r
-#define RES_IO_LIMIT 0xFFFF\r
-\r
-#include <PiDxe.h>\r
-#include <Library/BaseLib.h>\r
-#include <FrameworkPei.h>\r
-\r
-#include "PlatformBaseAddresses.h"\r
-#include "PchAccess.h"\r
-#include "SetupMode.h"\r
-#include "PlatformBootMode.h"\r
-#include "Platform.h"\r
-\r
-#include <Ppi/Stall.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Ppi/AtaController.h>\r
-#include <Ppi/FindFv.h>\r
-#include <Ppi/BootInRecoveryMode.h>\r
-#include <Ppi/ReadOnlyVariable2.h>\r
-#include <Ppi/Capsule.h>\r
-#include <Guid/EfiVpdData.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <IndustryStandard/Pci22.h>\r
-#include <Ppi/Speaker.h>\r
-#include <Guid/FirmwareFileSystem.h>\r
-#include <Guid/MemoryTypeInformation.h>\r
-#include <Ppi/Cache.h>\r
-#include <Ppi/Reset.h>\r
-#include <Ppi/EndOfPeiPhase.h>\r
-#include <Ppi/MemoryDiscovered.h>\r
-#include <Guid/GlobalVariable.h>\r
-#include <Ppi/RecoveryModule.h>\r
-#include <Ppi/DeviceRecoveryModule.h>\r
-#include <Guid/Capsule.h>\r
-#include <Guid/RecoveryDevice.h>\r
-#include <Ppi/MasterBootMode.h>\r
-#include <Guid/PlatformInfo.h>\r
-\r
-#include <BoardOemIds/BoardOemIds.h>\r
-#include <BoardSsidSvid/BoardSsidSvid.h>\r
-\r
-\r
-EFI_STATUS\r
-GetPlatformInfoHob (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT EFI_PLATFORM_INFO_HOB **PlatformInfoHob\r
- );\r
-\r
-EFI_STATUS\r
-MultiPlatformGpioTableInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
-\r
-EFI_STATUS\r
-MultiPlatformGpioProgram (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
-\r
-#endif\r
+++ /dev/null
-#
-#
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-# \r
-#
-#
-#
-# Module Name:
-#
-# MultiPlatform.inf
-#
-# Abstract:
-#
-#
---*/
-
-
-[defines]
- INF_VERSION = 0x00010005
- BASE_NAME = MultiPlatformLib
- FILE_GUID = AB83A52B-B44A-462c-B099-444CC0ED274D
- MODULE_TYPE = PEIM
- VERSION_STRING = 1.0
- LIBRARY_CLASS = MultiPlatformLib
- PI_SPECIFICATION_VERSION = 0x0001000A
-
-[sources]
- MultiPlatformLib.c
- MultiPlatformLib.h
- PlatformInfoHob.c
-#GPIO
- BoardGpios/BoardGpios.c
- BoardGpios/BoardGpios.h
-
-#ClkGen
- BoardClkGens/BoardClkGens.c
- BoardClkGens/BoardClkGens.h
-
-#Jumper
- BoardJumpers/BoardJumpers.c
- BoardJumpers/BoardJumpers.h
-
-#OemId
- BoardOemIds/BoardOemIds.c
- BoardOemIds/BoardOemIds.h
-
-#SSIDSVID
- BoardSsidSvid/BoardSsidSvid.c
- BoardSsidSvid/BoardSsidSvid.h
-[Guids]
-
- gEfiPlatformInfoGuid # ALWAYS_CONSUMED
-
-[Packages]
- MdePkg/MdePkg.dec
- MdeModulePkg/MdeModulePkg.dec
- Vlv2TbltDevicePkg/PlatformPkg.dec
- IntelFrameworkPkg/IntelFrameworkPkg.dec
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec
- Vlv2SocBinPkg/Vlv2SocBinPkg.dec
-
-[LibraryClasses]
- DebugLib
- HobLib
- IoLib
-# PeiKscLib
-
-[Ppis]
- gEfiPeiReadOnlyVariable2PpiGuid
-
-[Pcd.common]
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress
-
-[Guids]
- gEfiSetupVariableGuid
+++ /dev/null
-/** @file\r
- Platform Hob access interface for multiplatform.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <MultiPlatformLib.h>\r
-\r
-/**\r
- Returns the Platform Info of the platform from the HOB.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param PlatformInfoHob Pointer to the PLATFORM_INFO_HOB Pointer\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
- @retval EFI_NOT_FOUND PlatformInfoHob data doesn't exist, use default instead.\r
-\r
-**/\r
-EFI_STATUS\r
-GetPlatformInfoHob (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT EFI_PLATFORM_INFO_HOB **PlatformInfoHob\r
- )\r
-{\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
-\r
- //\r
- // Find the PlatformInfo HOB\r
- //\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw == NULL) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- if ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformInfoGuid, GuidHob.Raw)) != NULL) {\r
- *PlatformInfoHob = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- }\r
-\r
- //\r
- // PlatformInfo PEIM should provide this HOB data, if not ASSERT and return error.\r
- //\r
- ASSERT (*PlatformInfoHob != NULL);\r
- if (!(*PlatformInfoHob)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-#\r
-#\r
-#/*++\r
-#\r
-# Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-# Module Name:\r
-#\r
-# PeiDxePchPlatformLib.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file for PEI/DXE PCH Platform Lib\r
-#\r
-#--*/\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PchPlatformLib\r
- FILE_GUID = 32F89CBC-305D-4bdd-8B2C-9C65592E66AC\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PchPlatformLib\r
-\r
-[sources.common]\r
- PchPlatformLibrary.h\r
- PchPlatformLibrary.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- PciLib\r
- IoLib\r
- DebugLib\r
-\r
-\r
-[Pcd.common]\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
-\r
-\r
-[Protocols]\r
-\r
+++ /dev/null
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
- @file\r
- PchPlatformLib.c\r
-\r
- @brief\r
- PCH Platform Lib implementation.\r
-\r
-**/\r
-\r
-#include "PchPlatformLibrary.h"\r
-\r
-//\r
-// Silicon Steppings\r
-//\r
-/**\r
- Return Pch stepping type\r
-\r
- @param[in] None\r
-\r
- @retval PCH_STEPPING Pch stepping type\r
-\r
-**/\r
-PCH_STEPPING\r
-EFIAPI\r
-PchStepping (\r
- VOID\r
- )\r
-{\r
- UINT8 RevId;\r
-\r
- RevId = MmioRead8 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_RID_CC)\r
- );\r
-\r
- switch (RevId) {\r
- case V_PCH_LPC_RID_0:\r
- case V_PCH_LPC_RID_1:\r
- return PchA0;\r
- break;\r
-\r
- case V_PCH_LPC_RID_2:\r
- case V_PCH_LPC_RID_3:\r
- return PchA1;\r
- break;\r
-\r
- case V_PCH_LPC_RID_4:\r
- case V_PCH_LPC_RID_5:\r
- return PchB0;\r
- break;\r
-\r
- case V_PCH_LPC_RID_6:\r
- case V_PCH_LPC_RID_7:\r
- return PchB1;\r
- break;\r
-\r
- case V_PCH_LPC_RID_8:\r
- case V_PCH_LPC_RID_9:\r
- return PchB2;\r
- break;\r
-\r
- case V_PCH_LPC_RID_A:\r
- case V_PCH_LPC_RID_B:\r
- return PchB3;\r
- break;\r
-\r
- case V_PCH_LPC_RID_C:\r
- case V_PCH_LPC_RID_D:\r
- return PchC0;\r
- break;\r
- \r
- case V_PCH_LPC_RID_E:\r
- case V_PCH_LPC_RID_F:\r
- return PchD0;\r
- break;\r
- \r
- default:\r
- return PchSteppingMax;\r
- break;\r
-\r
- }\r
-}\r
-\r
-/**\r
- Determine if PCH is supported\r
-\r
- @param[in] None\r
-\r
- @retval TRUE PCH is supported\r
- @retval FALSE PCH is not supported\r
-\r
-**/\r
-BOOLEAN\r
-IsPchSupported (\r
- VOID\r
- )\r
-{\r
- UINT32 Identifiers;\r
- UINT16 PcuVendorId;\r
- UINT16 PcuDeviceId;\r
-\r
- Identifiers = MmioRead32 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_REG_ID)\r
- );\r
-\r
- PcuDeviceId = (UINT16) ((Identifiers & B_PCH_LPC_DEVICE_ID) >> 16);\r
- PcuVendorId = (UINT16) (Identifiers & B_PCH_LPC_VENDOR_ID);\r
-\r
- //\r
- // Verify that this is a supported chipset\r
- //\r
- if (PcuVendorId != (UINT16) V_PCH_LPC_VENDOR_ID || !IS_PCH_VLV_LPC_DEVICE_ID (PcuDeviceId)) {\r
- DEBUG ((EFI_D_ERROR, "VLV SC code doesn't support the PcuDeviceId: 0x%04x!\n", PcuDeviceId));\r
- return FALSE;\r
- }\r
- return TRUE;\r
-}\r
+++ /dev/null
-/**\r
-**/\r
-/**\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
- @file\r
- PchPlatformLibrary.h\r
-\r
- @brief\r
- Header file for PCH Platform Lib implementation.\r
-\r
-**/\r
-\r
-#ifndef _PCH_PLATFORM_LIBRARY_IMPLEMENTATION_H_\r
-#define _PCH_PLATFORM_LIBRARY_IMPLEMENTATION_H_\r
-\r
-#include "PchAccess.h"\r
-#ifdef ECP_FLAG\r
-#include "EdkIIGlueBase.h"\r
-#include "Library/EdkIIGlueMemoryAllocationLib.h"\r
-#else\r
-#include "Library/PciLib.h"\r
-#include "Library/IoLib.h"\r
-#include "Library/DebugLib.h"\r
-#include "Library/PcdLib.h"\r
-\r
-#include "PchCommonDefinitions.h"\r
-#endif\r
-\r
-#endif\r
+++ /dev/null
-/**@file\r
- Common header file shared by all source files.\r
-\r
- This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
- Copyright (c) 2007 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-#include <Base.h>\r
-\r
-#include <Library/TimerLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/DebugLib.h>\r
-\r
-#define R_PCH_ACPI_SMI_EN 0x30\r
-#define B_PCH_ACPI_APMC_EN 0x00000020\r
-#define B_PCH_ACPI_EOS 0x00000002\r
-#define B_PCH_ACPI_GBL_SMI_EN 0x00000001\r
-#define R_PCH_ACPI_SMI_STS 0x34\r
-#define B_PCH_ACPI_APM_STS 0x00000020\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- PCH Smm Library Services that implements both S/W SMI generation and detection.\r
-\r
- Copyright (c) 2007 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-\r
-/**\r
- Triggers a run time or boot time SMI.\r
-\r
- This function triggers a software SMM interrupt and set the APMC status with an 8-bit Data.\r
-\r
- @param Data The value to set the APMC status.\r
-\r
-**/\r
-VOID\r
-InternalTriggerSmi (\r
- IN UINT8 Data\r
- )\r
-{\r
- ASSERT(FALSE);\r
-}\r
-\r
-\r
-/**\r
- Triggers an SMI at boot time.\r
-\r
- This function triggers a software SMM interrupt at boot time.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-TriggerBootServiceSoftwareSmi (\r
- VOID\r
- )\r
-{\r
- ASSERT(FALSE);\r
-}\r
-\r
-\r
-/**\r
- Triggers an SMI at run time.\r
-\r
- This function triggers a software SMM interrupt at run time.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-TriggerRuntimeSoftwareSmi (\r
- VOID\r
- )\r
-{\r
- ASSERT(FALSE);\r
-}\r
-\r
-\r
-/**\r
- Gets the software SMI data.\r
-\r
- This function tests if a software SMM interrupt happens. If a software SMI happens,\r
- it retrieves the SMM data and returns it as a non-negative value; otherwise a negative\r
- value is returned.\r
-\r
- @return Data The data retrieved from SMM data port in case of a software SMI;\r
- otherwise a negative value.\r
-\r
-**/\r
-INTN\r
-InternalGetSwSmiData (\r
- VOID\r
- )\r
-{\r
- ASSERT(FALSE);\r
- return -1;\r
-}\r
-\r
-\r
-/**\r
- Test if a boot time software SMI happened.\r
-\r
- This function tests if a software SMM interrupt happened. If a software SMM interrupt happened and\r
- it was triggered at boot time, it returns TRUE. Otherwise, it returns FALSE.\r
-\r
- @retval TRUE A software SMI triggered at boot time happened.\r
- @retval FLASE No software SMI happened or the software SMI was triggered at run time.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-IsBootServiceSoftwareSmi (\r
- VOID\r
- )\r
-{\r
- ASSERT(FALSE);\r
- return FALSE;\r
-}\r
-\r
-\r
-/**\r
- Test if a run time software SMI happened.\r
-\r
- This function tests if a software SMM interrupt happened. If a software SMM interrupt happened and\r
- it was triggered at run time, it returns TRUE. Otherwise, it returns FALSE.\r
-\r
- @retval TRUE A software SMI triggered at run time happened.\r
- @retval FLASE No software SMI happened or the software SMI was triggered at boot time.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-IsRuntimeSoftwareSmi (\r
- VOID\r
- )\r
-{\r
- ASSERT(FALSE);\r
- return FALSE;\r
-}\r
-\r
-\r
-/**\r
-\r
- Clear APM SMI Status Bit; Set the EOS bit.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-ClearSmi (\r
- VOID\r
- )\r
-{\r
-\r
- UINT16 PmBase;\r
-\r
- //\r
- // Get PMBase\r
- //\r
- PmBase = PcdGet16 (PcdPchAcpiIoPortBaseAddress);\r
-\r
- //\r
- // Clear the APM SMI Status Bit\r
- //\r
- IoWrite16 (PmBase + R_PCH_ACPI_SMI_STS, B_PCH_ACPI_APM_STS);\r
-\r
- //\r
- // Set the EOS Bit\r
- //\r
- IoOr32 (PmBase + R_PCH_ACPI_SMI_EN, B_PCH_ACPI_EOS);\r
-}\r
-\r
+++ /dev/null
-## @file\r
-# Component description file for Intel Ich7 SMM Library.\r
-#\r
-# ICH SMM Library that layers on top of the I/O Library to directly\r
-# access SMM power management registers.\r
-# Copyright (c) 2007 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PchSmmLib\r
- FILE_GUID = A6A16CCB-91B0-42f4-B4F3-D17D7A5662E6\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = SmmLib\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- PchSmmLib.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- IoLib\r
-\r
-[Pcd]\r
- gEfiPchTokenSpaceGuid.PcdPchAcpiIoPortBaseAddress\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2019, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
-\r
-\r
-Module Name:\r
-\r
- BdsPlatform.c\r
-\r
-Abstract:\r
-\r
- This file include all platform action which can be customized\r
- by IBV/OEM.\r
-\r
---*/\r
-\r
-#include "BdsPlatform.h"\r
-#include "SetupMode.h"\r
-#include <Guid/SetupVariable.h>\r
-#include <Library/TcgPhysicalPresenceLib.h>\r
-#include <Library/Tcg2PhysicalPresenceLib.h>\r
-#include <Protocol/I2cMasterMcg.h>\r
-#include <TianoApi.h>\r
-#include <PlatformBaseAddresses.h>\r
-#include <Protocol/GlobalNvsArea.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Protocol/BlockIo.h>\r
-#include <PchRegs/PchRegsPcu.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include "PchAccess.h"\r
-#include "PchRegs/PchRegsSata.h"\r
-#include <Library/SerialPortLib.h>\r
-#include <Library/DebugLib.h>\r
-\r
-#include <Library/GenericBdsLib/InternalBdsLib.h>\r
-#include <Library/GenericBdsLib/String.h>\r
-#include <Library/NetLib.h>\r
-\r
-#include <Library/CapsuleLib.h>\r
-#include <Protocol/EsrtManagement.h>\r
-\r
-EFI_GUID *ConnectDriverTable[] = {\r
- &gEfiMmioDeviceProtocolGuid,\r
- &gEfiI2cMasterProtocolGuid,\r
- &gEfiI2cHostProtocolGuid\r
-};\r
-\r
-#define SHELL_ENVIRONMENT_INTERFACE_PROTOCOL \\r
- { \\r
- 0x47c7b221, 0xc42a, 0x11d2, 0x8e, 0x57, 0x0, 0xa0, 0xc9, 0x69, 0x72, 0x3b \\r
- }\r
-VOID *mShellImageCallbackReg = NULL;\r
-\r
-\r
-\r
-EFI_USER_PROFILE_HANDLE mCurrentUser = NULL;\r
-EFI_EVENT mHotKeyTimerEvent = NULL;\r
-EFI_EVENT mHitHotkeyEvent = NULL;\r
-EFI_EVENT mUsbKeyboardConnectEvent = NULL;\r
-BOOLEAN mHotKeyPressed = FALSE;\r
-VOID *mHitHotkeyRegistration;\r
-#define KEYBOARD_TIMER_INTERVAL 20000 // 0.02s\r
-\r
-VOID\r
-ConnectUSBController (\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-PlatformBdsConnectSimpleConsole (\r
- IN BDS_CONSOLE_CONNECT_ENTRY *PlatformConsole\r
-);\r
-\r
-VOID \r
-BootIntoFirmwareInterface(\r
- VOID\r
- );\r
- \r
-VOID\r
-EFIAPI\r
-PlatformBdsInitHotKeyEvent (\r
- VOID\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-DisableAhciCtlr (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- UINT32 PmcDisableAddress;\r
- UINT8 SataStorageAmount;\r
- UINT32 SataBase;\r
- UINT16 SataPortStatus;\r
-\r
-\r
- DEBUG ((EFI_D_INFO, "Disable AHCI event is signalled\n"));\r
- SataStorageAmount = 0;\r
- SataBase = *(UINT32*) Context;\r
-\r
- //\r
- // BayTrail-M EDS chapter 16 ---- PCI IO Register Offset 92 (SATA Port Control and Status)\r
- //\r
- SataPortStatus = MmioRead16 (SataBase + R_PCH_SATA_PCS);\r
-\r
- //\r
- // Bit 8 EN: Port 0 Present\r
- //\r
- if ((SataPortStatus & 0x100) == 0x100) {\r
- SataStorageAmount++;\r
- }\r
-\r
- //\r
- // Bit 9 EN: Port 1 Present\r
- //\r
- if ((SataPortStatus & 0x200) == 0x200) {\r
- SataStorageAmount++;\r
- }\r
-\r
- //\r
- // Disable SATA controller when it sets to AHCI mode without carrying any devices\r
- // in order to prevent AHCI yellow bang under Win device manager.\r
- //\r
- if (SataStorageAmount == 0) {\r
- PmcDisableAddress = (MmioRead32 ((PCH_PCI_EXPRESS_BASE_ADDRESS + (UINT32) (31 << 15)) + R_PCH_LPC_PMC_BASE) & B_PCH_LPC_PMC_BASE_BAR) + R_PCH_PMC_FUNC_DIS;\r
- MmioOr32 (PmcDisableAddress, B_PCH_PMC_FUNC_DIS_SATA);\r
- S3BootScriptSaveMemWrite (\r
- EfiBootScriptWidthUint32,\r
- (UINTN) PmcDisableAddress,\r
- 1,\r
- (VOID *) (UINTN) PmcDisableAddress\r
- );\r
- }\r
-}\r
-\r
-VOID\r
-InstallReadyToLock (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE Handle;\r
- EFI_SMM_ACCESS2_PROTOCOL *SmmAccess;\r
- EFI_ACPI_S3_SAVE_PROTOCOL *AcpiS3Save;\r
-\r
- //\r
- // Install DxeSmmReadyToLock protocol prior to the processing of boot options\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmAccess2ProtocolGuid,\r
- NULL,\r
- (VOID **) &SmmAccess\r
- );\r
- if (!EFI_ERROR (Status)) {\r
-\r
- //\r
- // Prepare S3 information, this MUST be done before DxeSmmReadyToLock\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiAcpiS3SaveProtocolGuid,\r
- NULL,\r
- (VOID **)&AcpiS3Save\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- AcpiS3Save->S3Save (AcpiS3Save, NULL);\r
- }\r
-\r
- Handle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gExitPmAuthProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Signal EndOfDxe PI Event\r
- //\r
- EfiEventGroupSignal (&gEfiEndOfDxeEventGroupGuid);\r
-\r
- Handle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gEfiDxeSmmReadyToLockProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- return ;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-ShellImageCallback (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- BdsSetConsoleMode (TRUE);\r
- DEBUG ((EFI_D_INFO, "BdsEntry ShellImageCallback \n"));\r
-}\r
-\r
-//\r
-// BDS Platform Functions\r
-//\r
-/**\r
- Platform Bds init. Include the platform firmware vendor, revision\r
- and so crc check.\r
-\r
- @param VOID\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBdsInit (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_EVENT ShellImageEvent;\r
- EFI_GUID ShellEnvProtocol = SHELL_ENVIRONMENT_INTERFACE_PROTOCOL;\r
-\r
- #ifdef __GNUC__\r
- SerialPortWrite((UINT8 *)">>>>BdsEntry[GCC]\r\n", 19);\r
- #else\r
- SerialPortWrite((UINT8 *)">>>>BdsEntry\r\n", 14);\r
- #endif\r
- BdsLibSaveMemoryTypeInformation ();\r
-\r
- //\r
- // Before user authentication, the user identification devices need be connected\r
- // from the platform customized device paths\r
- //\r
- PlatformBdsConnectAuthDevice ();\r
-\r
- //\r
- // As console is not ready, the auto logon user will be identified.\r
- //\r
- BdsLibUserIdentify (&mCurrentUser);\r
-\r
- //\r
- // Change Gop mode when boot into Shell\r
- //\r
- if (mShellImageCallbackReg == NULL) {\r
- Status = gBS->CreateEvent (\r
- EFI_EVENT_NOTIFY_SIGNAL,\r
- EFI_TPL_CALLBACK,\r
- ShellImageCallback,\r
- NULL,\r
- &ShellImageEvent\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = gBS->RegisterProtocolNotify (\r
- &ShellEnvProtocol,\r
- ShellImageEvent,\r
- &mShellImageCallbackReg\r
- );\r
-\r
- DEBUG ((EFI_D_INFO, "BdsEntry ShellImageCallback \n"));\r
- }\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-GetGopDevicePath (\r
- IN EFI_DEVICE_PATH_PROTOCOL *PciDevicePath,\r
- OUT EFI_DEVICE_PATH_PROTOCOL **GopDevicePath\r
- )\r
-{\r
- UINTN Index;\r
- EFI_STATUS Status;\r
- EFI_HANDLE PciDeviceHandle;\r
- EFI_DEVICE_PATH_PROTOCOL *TempDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *TempPciDevicePath;\r
- UINTN GopHandleCount;\r
- EFI_HANDLE *GopHandleBuffer;\r
-\r
- UINTN VarSize;\r
- SYSTEM_CONFIGURATION mSystemConfiguration;\r
-\r
- if (PciDevicePath == NULL || GopDevicePath == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Initialize the GopDevicePath to be PciDevicePath\r
- //\r
- *GopDevicePath = PciDevicePath;\r
- TempPciDevicePath = PciDevicePath;\r
-\r
- Status = gBS->LocateDevicePath (\r
- &gEfiDevicePathProtocolGuid,\r
- &TempPciDevicePath,\r
- &PciDeviceHandle\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Try to connect this handle, so that GOP driver could start on this\r
- // device and create child handles with GraphicsOutput Protocol installed\r
- // on them, then we get device paths of these child handles and select\r
- // them as possible console device.\r
- //\r
-\r
- //\r
- // Select display devices\r
- //\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"Setup",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
-\r
- if(mSystemConfiguration.BootDisplayDevice != 0x0)\r
- {\r
- ACPI_ADR_DEVICE_PATH AcpiAdr;\r
- EFI_DEVICE_PATH_PROTOCOL *MyDevicePath = NULL;\r
-\r
- AcpiAdr.Header.Type = ACPI_DEVICE_PATH;\r
- AcpiAdr.Header.SubType = ACPI_ADR_DP;\r
-\r
- switch (mSystemConfiguration.BootDisplayDevice) {\r
- case 1:\r
- AcpiAdr.ADR= ACPI_DISPLAY_ADR (1, 0, 0, 1, 0, ACPI_ADR_DISPLAY_TYPE_VGA, PORT_CRT, 0); //CRT Device\r
- break;\r
- case 2:\r
- AcpiAdr.ADR= ACPI_DISPLAY_ADR (1, 0, 0, 1, 0, ACPI_ADR_DISPLAY_TYPE_EXTERNAL_DIGITAL, PORT_B_HDMI, 0); //HDMI Device Port B\r
- break;\r
- case 3:\r
- AcpiAdr.ADR= ACPI_DISPLAY_ADR (1, 0, 0, 1, 0, ACPI_ADR_DISPLAY_TYPE_EXTERNAL_DIGITAL, PORT_B_DP, 0); //DP PortB\r
- break;\r
- case 4:\r
- AcpiAdr.ADR= ACPI_DISPLAY_ADR (1, 0, 0, 1, 0, ACPI_ADR_DISPLAY_TYPE_EXTERNAL_DIGITAL, PORT_C_DP, 0); //DP PortC\r
- break;\r
- case 5:\r
- AcpiAdr.ADR= ACPI_DISPLAY_ADR (1, 0, 0, 1, 0, ACPI_ADR_DISPLAY_TYPE_INTERNAL_DIGITAL, PORT_C_DP, 0); //eDP Port C\r
- break;\r
- case 6:\r
- AcpiAdr.ADR= ACPI_DISPLAY_ADR (1, 0, 0, 1, 0, ACPI_ADR_DISPLAY_TYPE_INTERNAL_DIGITAL, PORT_MIPI_A, 0); //DSI Port A\r
- break;\r
- case 7:\r
- AcpiAdr.ADR= ACPI_DISPLAY_ADR (1, 0, 0, 1, 0, ACPI_ADR_DISPLAY_TYPE_INTERNAL_DIGITAL, PORT_MIPI_C, 0); //DSI Port C\r
- break;\r
- default:\r
- AcpiAdr.ADR= ACPI_DISPLAY_ADR (1, 0, 0, 1, 0, ACPI_ADR_DISPLAY_TYPE_VGA, PORT_CRT, 0);\r
- break;\r
- }\r
-\r
- SetDevicePathNodeLength (&AcpiAdr.Header, sizeof (ACPI_ADR_DEVICE_PATH));\r
-\r
- MyDevicePath = AppendDevicePathNode(MyDevicePath, (EFI_DEVICE_PATH_PROTOCOL*)&AcpiAdr);\r
-\r
- gBS->ConnectController (\r
- PciDeviceHandle,\r
- NULL,\r
- MyDevicePath,\r
- FALSE\r
- );\r
-\r
- FreePool(MyDevicePath);\r
- }\r
- else\r
- {\r
- gBS->ConnectController (\r
- PciDeviceHandle,\r
- NULL,\r
- NULL,\r
- FALSE\r
- );\r
- }\r
-\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiGraphicsOutputProtocolGuid,\r
- NULL,\r
- &GopHandleCount,\r
- &GopHandleBuffer\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Add all the child handles as possible Console Device\r
- //\r
- for (Index = 0; Index < GopHandleCount; Index++) {\r
- Status = gBS->HandleProtocol (\r
- GopHandleBuffer[Index],\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID**)&TempDevicePath\r
- );\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
- if (CompareMem (\r
- PciDevicePath,\r
- TempDevicePath,\r
- GetDevicePathSize (PciDevicePath) - END_DEVICE_PATH_LENGTH\r
- ) == 0) {\r
- //\r
- // In current implementation, we only enable one of the child handles\r
- // as console device, i.e. sotre one of the child handle's device\r
- // path to variable "ConOut"\r
- // In future, we could select all child handles to be console device\r
- //\r
- *GopDevicePath = TempDevicePath;\r
- }\r
- }\r
- gBS->FreePool (GopHandleBuffer);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Search out all the platform pci or agp video device. The function may will\r
- find multiple video device, and return all enabled device path.\r
-\r
- @param PlugInPciVgaDevicePath Return the platform plug in pci video device\r
- path if the system have plug in pci video device.\r
- @param OnboardPciVgaDevicePath Return the platform active agp video device path\r
- if the system have plug in agp video device or on\r
- chip agp device.\r
-\r
- @retval EFI_SUCCSS Get all platform active video device path.\r
- @retval EFI_STATUS Return the status of gBS->LocateDevicePath (),\r
- gBS->ConnectController (),\r
- and gBS->LocateHandleBuffer ().\r
-\r
-**/\r
-EFI_STATUS\r
-GetPlugInPciVgaDevicePath (\r
- IN OUT EFI_DEVICE_PATH_PROTOCOL **PlugInPciVgaDevicePath,\r
- IN OUT EFI_DEVICE_PATH_PROTOCOL **OnboardPciVgaDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE RootHandle;\r
- UINTN HandleCount;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN Index;\r
- UINTN Index1;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- BOOLEAN PlugInPciVga;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- PCI_TYPE00 Pci;\r
-\r
- DevicePath = NULL;\r
- PlugInPciVga = TRUE;\r
- HandleCount = 0;\r
- HandleBuffer = NULL;\r
-\r
- //\r
- // Make all the PCI_IO protocols on PCI Seg 0 show up\r
- //\r
- BdsLibConnectDevicePath (gPlatformRootBridges[0]);\r
-\r
- Status = gBS->LocateDevicePath (\r
- &gEfiDevicePathProtocolGuid,\r
- &gPlatformRootBridges[0],\r
- &RootHandle\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = gBS->ConnectController (\r
- RootHandle,\r
- NULL,\r
- NULL,\r
- FALSE\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Start to check all the pci io to find all possible VGA device\r
- //\r
- HandleCount = 0;\r
- HandleBuffer = NULL;\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiPciIoProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEfiPciIoProtocolGuid,\r
- (VOID**)&PciIo\r
- );\r
- if (!EFI_ERROR (Status)) {\r
-\r
- //\r
- // Check for all VGA device\r
- //\r
- Status = PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0,\r
- sizeof (Pci) / sizeof (UINT32),\r
- &Pci\r
- );\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
-\r
- //\r
- // Here we decide which VGA device to enable in PCI bus\r
- //\r
- // The first plugin PCI VGA card device will be present as PCI VGA\r
- // The onchip AGP or AGP card will be present as AGP VGA\r
- //\r
- if (!IS_PCI_VGA (&Pci)) {\r
- continue;\r
- }\r
-\r
- //\r
- // Set the device as the possible console out device,\r
- //\r
- // Below code will make every VGA device to be one\r
- // of the possibe console out device\r
- //\r
- PlugInPciVga = TRUE;\r
- gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID**)&DevicePath\r
- );\r
-\r
- Index1 = 0;\r
-\r
- while (gPlatformAllPossiblePciVgaConsole[Index1] != NULL) {\r
- if (CompareMem (\r
- DevicePath,\r
- gPlatformAllPossiblePciVgaConsole[Index1],\r
- GetDevicePathSize (gPlatformAllPossiblePciVgaConsole[Index1])\r
- ) == 0) {\r
-\r
- //\r
- // This device is an AGP device\r
- //\r
- *OnboardPciVgaDevicePath = DevicePath;\r
- PlugInPciVga = FALSE;\r
- break;\r
- }\r
-\r
- Index1 ++;\r
- }\r
-\r
- if (PlugInPciVga) {\r
- *PlugInPciVgaDevicePath = DevicePath;\r
- }\r
- }\r
- }\r
-\r
- FreePool (HandleBuffer);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Find the platform active vga, and base on the policy to enable the vga as\r
- the console out device. The policy is driven by one setup variable "VBIOS".\r
-\r
- None.\r
-\r
- @param EFI_UNSUPPORTED There is no active vga device\r
-\r
- @retval EFI_STATUS Return the status of BdsLibGetVariableAndSize ()\r
-\r
-**/\r
-EFI_STATUS\r
-PlatformBdsForceActiveVga (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH_PROTOCOL *PlugInPciVgaDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *OnboardPciVgaDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePathFirst;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePathSecond;\r
- EFI_DEVICE_PATH_PROTOCOL *GopDevicePath;\r
- UINTN VarSize;\r
- SYSTEM_CONFIGURATION mSystemConfiguration;\r
-\r
- Status = EFI_SUCCESS;\r
- PlugInPciVgaDevicePath = NULL;\r
- OnboardPciVgaDevicePath = NULL;\r
-\r
- //\r
- // Check the policy which is the first enabled VGA\r
- //\r
- GetPlugInPciVgaDevicePath (&PlugInPciVgaDevicePath, &OnboardPciVgaDevicePath);\r
-\r
- if (PlugInPciVgaDevicePath == NULL && OnboardPciVgaDevicePath == NULL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"Setup",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
-\r
-\r
- if ((PlugInPciVgaDevicePath == NULL && OnboardPciVgaDevicePath != NULL) ) {\r
- DEBUG ((EFI_D_ERROR,"Update onboard PCI VGA ...\n"));\r
- DevicePathFirst = OnboardPciVgaDevicePath;\r
- DevicePathSecond = PlugInPciVgaDevicePath;\r
- goto UpdateConOut;\r
- }\r
- if(OnboardPciVgaDevicePath != NULL && mSystemConfiguration.PrimaryVideoAdaptor == 0) {\r
- DEBUG ((EFI_D_ERROR,"Update onboard PCI VGA When set primary!!!...\n"));\r
- DevicePathFirst = OnboardPciVgaDevicePath;\r
- DevicePathSecond = PlugInPciVgaDevicePath;\r
- goto UpdateConOut;\r
- }\r
-\r
- DEBUG ((EFI_D_ERROR,"Update plug in PCI VGA ...\n"));\r
- DevicePathFirst = PlugInPciVgaDevicePath;\r
- DevicePathSecond = OnboardPciVgaDevicePath;\r
-\r
-UpdateConOut:\r
- GetGopDevicePath (DevicePathFirst, &GopDevicePath);\r
- DevicePathFirst = GopDevicePath;\r
-\r
- Status = BdsLibUpdateConsoleVariable (\r
- L"ConOut",\r
- DevicePathFirst,\r
- DevicePathSecond\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-VOID\r
-UpdateConsoleResolution(\r
- VOID\r
- )\r
-{\r
- UINT32 HorizontalResolution;\r
- UINT32 VerticalResolution;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- UINTN VarSize;\r
- EFI_STATUS Status;\r
-\r
-\r
- HorizontalResolution = PcdGet32 (PcdSetupVideoHorizontalResolution);\r
- VerticalResolution = PcdGet32 (PcdSetupVideoVerticalResolution);\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"Setup",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
-\r
- switch (SystemConfiguration.IgdFlatPanel) {\r
-\r
- case 0:\r
- //\r
- // Use the detault PCD values.\r
- //\r
- break;\r
-\r
- case 1:\r
- HorizontalResolution = 640;\r
- VerticalResolution = 480;\r
- break;\r
-\r
- case 2:\r
- HorizontalResolution = 800;\r
- VerticalResolution = 600;\r
- break;\r
-\r
- case 3:\r
- HorizontalResolution = 1024;\r
- VerticalResolution = 768;\r
- break;\r
-\r
- case 4:\r
- HorizontalResolution = 1280;\r
- VerticalResolution = 1024;\r
- break;\r
-\r
- case 5:\r
- HorizontalResolution = 1366;\r
- VerticalResolution = 768;\r
- break;\r
-\r
- case 6:\r
- HorizontalResolution = 1680;\r
- VerticalResolution = 1050;\r
- break;\r
-\r
- case 7:\r
- HorizontalResolution = 1920;\r
- VerticalResolution = 1200;\r
- break;\r
-\r
- case 8:\r
- HorizontalResolution = 1280;\r
- VerticalResolution = 800;\r
- break;\r
- }\r
-\r
- PcdSet32 (PcdSetupVideoHorizontalResolution, HorizontalResolution);\r
- PcdSet32 (PcdSetupVideoVerticalResolution, VerticalResolution);\r
- DEBUG ((EFI_D_ERROR, "HorizontalResolution = %x; VerticalResolution = %x", HorizontalResolution, VerticalResolution));\r
-\r
- return;\r
-}\r
-\r
-/**\r
- Connect the predefined platform default console device. Always try to find\r
- and enable the vga device if have.\r
-\r
- @param PlatformConsole Predefined platform default console device array.\r
-\r
- @retval EFI_SUCCESS Success connect at least one ConIn and ConOut\r
- device, there must have one ConOut device is\r
- active vga device.\r
-\r
- @retval EFI_STATUS Return the status of\r
- BdsLibConnectAllDefaultConsoles ()\r
-\r
-**/\r
-EFI_STATUS\r
-PlatformBdsConnectConsole (\r
- IN BDS_CONSOLE_CONNECT_ENTRY *PlatformConsole\r
-)\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- EFI_DEVICE_PATH_PROTOCOL *VarConout;\r
- EFI_DEVICE_PATH_PROTOCOL *VarConin;\r
- UINTN DevicePathSize;\r
-\r
- UpdateConsoleResolution();\r
-\r
- Index = 0;\r
- Status = EFI_SUCCESS;\r
- DevicePathSize = 0;\r
- VarConout = BdsLibGetVariableAndSize (\r
- L"ConOut",\r
- &gEfiGlobalVariableGuid,\r
- &DevicePathSize\r
- );\r
- VarConin = BdsLibGetVariableAndSize (\r
- L"ConIn",\r
- &gEfiGlobalVariableGuid,\r
- &DevicePathSize\r
- );\r
- if (VarConout == NULL || VarConin == NULL) {\r
- //\r
- // Have chance to connect the platform default console,\r
- // the platform default console is the minimum device group\r
- // the platform should support\r
- //\r
- while (PlatformConsole[Index].DevicePath != NULL) {\r
-\r
- //\r
- // Update the console variable with the connect type\r
- //\r
- if ((PlatformConsole[Index].ConnectType & CONSOLE_IN) == CONSOLE_IN) {\r
- BdsLibUpdateConsoleVariable (L"ConIn", PlatformConsole[Index].DevicePath, NULL);\r
- }\r
-\r
- if ((PlatformConsole[Index].ConnectType & CONSOLE_OUT) == CONSOLE_OUT) {\r
- BdsLibUpdateConsoleVariable (L"ConOut", PlatformConsole[Index].DevicePath, NULL);\r
- }\r
-\r
- if ((PlatformConsole[Index].ConnectType & STD_ERROR) == STD_ERROR) {\r
- BdsLibUpdateConsoleVariable (L"ErrOut", PlatformConsole[Index].DevicePath, NULL);\r
- }\r
-\r
- Index ++;\r
- }\r
- }\r
-\r
- //\r
- // Make sure we have at least one active VGA, and have the right\r
- // active VGA in console variable\r
- //\r
- Status = PlatformBdsForceActiveVga ();\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "DISPLAY INIT DONE\n"));\r
-\r
- //\r
- // Connect the all the default console with current console variable\r
- //\r
- Status = BdsLibConnectAllDefaultConsoles ();\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Connect with predefined platform connect sequence,\r
- the OEM/IBV can customize with their own connect sequence.\r
-\r
- @param None.\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-PlatformBdsConnectSequence (\r
- VOID\r
- )\r
-{\r
- UINTN Index;\r
-\r
- Index = 0;\r
-\r
- //\r
- // Here we can get the customized platform connect sequence\r
- // Notes: we can connect with new variable which record the\r
- // last time boots connect device path sequence\r
- //\r
- while (gPlatformConnectSequence[Index] != NULL) {\r
-\r
- //\r
- // Build the platform boot option\r
- //\r
- BdsLibConnectDevicePath (gPlatformConnectSequence[Index]);\r
- Index ++;\r
- }\r
-\r
- //\r
- // Just use the simple policy to connect all devices\r
- // There should be no difference between debug tip and release tip, or it will be extremely hard to debug.\r
- //\r
- // There is case that IdeController driver will write boot script in driver model Start() function. It will be rejected by boot script save.\r
- // It is only found when DEBUG disabled, because we are using BdsLibConnectAll() when DEBUG enabled.\r
- //\r
- // So we use BdsLibConnectAll() here to make sure IdeController.Start() is invoked before InstallReadyToLock().\r
- // We may also consider to connect SataController only later if needed.\r
- //\r
- BdsLibConnectAll ();\r
-}\r
-\r
-/**\r
-\r
- Load the predefined driver option, OEM/IBV can customize this\r
- to load their own drivers\r
-\r
- @param BdsDriverLists The header of the driver option link list.\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-PlatformBdsGetDriverOption (\r
- IN OUT LIST_ENTRY *BdsDriverLists\r
- )\r
-{\r
- UINTN Index;\r
-\r
- Index = 0;\r
-\r
- //\r
- // Here we can get the customized platform driver option\r
- //\r
- while (gPlatformDriverOption[Index] != NULL) {\r
-\r
- //\r
- // Build the platform boot option\r
- //\r
- BdsLibRegisterNewOption (BdsDriverLists, gPlatformDriverOption[Index], NULL, L"DriverOrder");\r
- Index ++;\r
- }\r
-\r
-}\r
-\r
-/**\r
- This function is used for some critical time if the the system\r
- have no any boot option, and there is no time out for user to add\r
- the new boot option. This can also treat as the platform default\r
- boot option.\r
-\r
- @param BdsBootOptionList The header of the boot option link list.\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-PlatformBdsPredictBootOption (\r
- IN OUT LIST_ENTRY *BdsBootOptionList\r
- )\r
-{\r
- UINTN Index;\r
-\r
- Index = 0;\r
-\r
- //\r
- // Here give chance to get platform boot option data\r
- //\r
- while (gPlatformBootOption[Index] != NULL) {\r
-\r
- //\r
- // Build the platform boot option\r
- //\r
- BdsLibRegisterNewOption (BdsBootOptionList, gPlatformBootOption[Index], NULL, L"BootOrder");\r
- Index ++;\r
- }\r
-}\r
-\r
-/**\r
- Perform the platform diagnostic, such like test memory. OEM/IBV also\r
- can customize this fuction to support specific platform diagnostic.\r
-\r
- @param MemoryTestLevel The memory test intensive level\r
- @param QuietBoot Indicate if need to enable the quiet boot\r
- @param BaseMemoryTest A pointer to BdsMemoryTest()\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-PlatformBdsDiagnostics (\r
- IN EXTENDMEM_COVERAGE_LEVEL MemoryTestLevel,\r
- IN BOOLEAN QuietBoot,\r
- IN BASEM_MEMORY_TEST BaseMemoryTest\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Here we can decide if we need to show\r
- // the diagnostics screen\r
- // Notes: this quiet boot code should be remove\r
- // from the graphic lib\r
- //\r
- if (QuietBoot) {\r
- EnableQuietBoot (PcdGetPtr(PcdLogoFile));\r
-\r
- //\r
- // Perform system diagnostic\r
- //\r
- Status = BaseMemoryTest (MemoryTestLevel);\r
- if (EFI_ERROR (Status)) {\r
- DisableQuietBoot ();\r
- }\r
-\r
- return;\r
- }\r
-\r
- //\r
- // Perform system diagnostic\r
- //\r
- Status = BaseMemoryTest (MemoryTestLevel);\r
-}\r
-\r
-\r
-/**\r
- For EFI boot option, BDS separate them as six types:\r
- 1. Network - The boot option points to the SimpleNetworkProtocol device.\r
- Bds will try to automatically create this type boot option when enumerate.\r
- 2. Shell - The boot option points to internal flash shell.\r
- Bds will try to automatically create this type boot option when enumerate.\r
- 3. Removable BlockIo - The boot option only points to the removable media\r
- device, like USB flash disk, DVD, Floppy etc.\r
- These device should contain a *removable* blockIo\r
- protocol in their device handle.\r
- Bds will try to automatically create this type boot option\r
- when enumerate.\r
- 4. Fixed BlockIo - The boot option only points to a Fixed blockIo device,\r
- like HardDisk.\r
- These device should contain a *fixed* blockIo\r
- protocol in their device handle.\r
- BDS will skip fixed blockIo devices, and NOT\r
- automatically create boot option for them. But BDS\r
- will help to delete those fixed blockIo boot option,\r
- whose description rule conflict with other auto-created\r
- boot options.\r
- 5. Non-BlockIo Simplefile - The boot option points to a device whose handle\r
- has SimpleFileSystem Protocol, but has no blockio\r
- protocol. These devices do not offer blockIo\r
- protocol, but BDS still can get the\r
- \EFI\BOOT\boot{machinename}.EFI by SimpleFileSystem\r
- Protocol.\r
- 6. File - The boot option points to a file. These boot options are usually\r
- created by user manually or OS loader. BDS will not delete or modify\r
- these boot options.\r
-\r
- This function will enumerate all possible boot device in the system, and\r
- automatically create boot options for Network, Shell, Removable BlockIo,\r
- and Non-BlockIo Simplefile devices.\r
- It will only execute once of every boot.\r
-\r
- @param BdsBootOptionList The header of the link list which indexed all\r
- current boot options\r
-\r
- @retval EFI_SUCCESS Finished all the boot device enumerate and create\r
- the boot option base on that boot device\r
-\r
- @retval EFI_OUT_OF_RESOURCES Failed to enumerate the boot device and create the boot option list\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformBdsLibEnumerateAllBootOption (\r
- IN OUT LIST_ENTRY *BdsBootOptionList\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT16 FloppyNumber;\r
- UINT16 HarddriveNumber;\r
- UINT16 CdromNumber;\r
- UINT16 UsbNumber;\r
- UINT16 MiscNumber;\r
- UINT16 ScsiNumber;\r
- UINT16 NonBlockNumber;\r
- UINTN NumberBlockIoHandles;\r
- EFI_HANDLE *BlockIoHandles;\r
- EFI_BLOCK_IO_PROTOCOL *BlkIo;\r
- BOOLEAN Removable[2];\r
- UINTN RemovableIndex;\r
- UINTN Index;\r
- UINTN NumOfLoadFileHandles;\r
- EFI_HANDLE *LoadFileHandles;\r
- UINTN FvHandleCount;\r
- EFI_HANDLE *FvHandleBuffer;\r
- EFI_FV_FILETYPE Type;\r
- UINTN Size;\r
- EFI_FV_FILE_ATTRIBUTES Attributes;\r
- UINT32 AuthenticationStatus;\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *Fv;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- UINTN DevicePathType;\r
- CHAR16 Buffer[40];\r
- EFI_HANDLE *FileSystemHandles;\r
- UINTN NumberFileSystemHandles;\r
- BOOLEAN NeedDelete;\r
- EFI_IMAGE_DOS_HEADER DosHeader;\r
- CHAR8 *PlatLang;\r
- CHAR8 *LastLang;\r
- EFI_IMAGE_OPTIONAL_HEADER_UNION HdrData;\r
- EFI_IMAGE_OPTIONAL_HEADER_PTR_UNION Hdr;\r
- CHAR16 *MacStr;\r
- CHAR16 *IPverStr;\r
- EFI_HANDLE *NetworkHandles;\r
- UINTN BufferSize;\r
-\r
- FloppyNumber = 0;\r
- HarddriveNumber = 0;\r
- CdromNumber = 0;\r
- UsbNumber = 0;\r
- MiscNumber = 0;\r
- ScsiNumber = 0;\r
- PlatLang = NULL;\r
- LastLang = NULL;\r
- ZeroMem (Buffer, sizeof (Buffer));\r
-\r
- //\r
- // If the boot device enumerate happened, just get the boot\r
- // device from the boot order variable\r
- //\r
- if (mEnumBootDevice) {\r
- GetVariable2 (LAST_ENUM_LANGUAGE_VARIABLE_NAME, &gLastEnumLangGuid, (VOID**)&LastLang, NULL);\r
- GetEfiGlobalVariable2 (L"PlatformLang", (VOID**)&PlatLang, NULL);\r
- ASSERT (PlatLang != NULL);\r
- if ((LastLang != NULL) && (AsciiStrCmp (LastLang, PlatLang) == 0)) {\r
- Status = BdsLibBuildOptionFromVar (BdsBootOptionList, L"BootOrder");\r
- FreePool (LastLang);\r
- FreePool (PlatLang);\r
- return Status;\r
- } else {\r
- Status = gRT->SetVariable (\r
- LAST_ENUM_LANGUAGE_VARIABLE_NAME,\r
- &gLastEnumLangGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- AsciiStrSize (PlatLang),\r
- PlatLang\r
- );\r
- //\r
- // Failure to set the variable only impacts the performance next time enumerating the boot options.\r
- //\r
-\r
- if (LastLang != NULL) {\r
- FreePool (LastLang);\r
- }\r
- FreePool (PlatLang);\r
- }\r
- }\r
-\r
- //\r
- // Notes: this dirty code is to get the legacy boot option from the\r
- // BBS table and create to variable as the EFI boot option, it should\r
- // be removed after the CSM can provide legacy boot option directly\r
- //\r
- REFRESH_LEGACY_BOOT_OPTIONS;\r
-\r
- //\r
- // Delete invalid boot option\r
- //\r
- BdsDeleteAllInvalidEfiBootOption ();\r
-\r
- //\r
- // Parse removable media followed by fixed media.\r
- // The Removable[] array is used by the for-loop below to create removable media boot options \r
- // at first, and then to create fixed media boot options.\r
- //\r
- Removable[0] = FALSE;\r
- Removable[1] = TRUE;\r
-\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiBlockIoProtocolGuid,\r
- NULL,\r
- &NumberBlockIoHandles,\r
- &BlockIoHandles\r
- );\r
-\r
- for (RemovableIndex = 0; RemovableIndex < 2; RemovableIndex++) {\r
- for (Index = 0; Index < NumberBlockIoHandles; Index++) {\r
- Status = gBS->HandleProtocol (\r
- BlockIoHandles[Index],\r
- &gEfiBlockIoProtocolGuid,\r
- (VOID **) &BlkIo\r
- );\r
- //\r
- // skip the logical partition\r
- //\r
- if (EFI_ERROR (Status) || BlkIo->Media->LogicalPartition) {\r
- continue;\r
- }\r
-\r
- //\r
- // firstly fixed block io then the removable block io\r
- //\r
- if (BlkIo->Media->RemovableMedia == Removable[RemovableIndex]) {\r
- continue;\r
- }\r
- DevicePath = DevicePathFromHandle (BlockIoHandles[Index]);\r
- DevicePathType = BdsGetBootTypeFromDevicePath (DevicePath);\r
-\r
- switch (DevicePathType) {\r
- case BDS_EFI_ACPI_FLOPPY_BOOT:\r
- if (FloppyNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_FLOPPY)), FloppyNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_FLOPPY)));\r
- }\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- FloppyNumber++;\r
- break;\r
-\r
- //\r
- // Assume a removable SATA device should be the DVD/CD device, a fixed SATA device should be the Hard Drive device.\r
- //\r
- case BDS_EFI_MESSAGE_ATAPI_BOOT:\r
- case BDS_EFI_MESSAGE_SATA_BOOT:\r
- if (BlkIo->Media->RemovableMedia) {\r
- if (CdromNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_CD_DVD)), CdromNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_CD_DVD)));\r
- }\r
- CdromNumber++;\r
- } else {\r
- if (HarddriveNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_HARDDRIVE)), HarddriveNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_HARDDRIVE)));\r
- }\r
- HarddriveNumber++;\r
- }\r
- DEBUG ((DEBUG_INFO | DEBUG_LOAD, "Buffer: %S\n", Buffer));\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- break;\r
-\r
- case BDS_EFI_MESSAGE_USB_DEVICE_BOOT:\r
- if (UsbNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_USB)), UsbNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_USB)));\r
- }\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- UsbNumber++;\r
- break;\r
-\r
- case BDS_EFI_MESSAGE_SCSI_BOOT:\r
- if (ScsiNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_SCSI)), ScsiNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_SCSI)));\r
- }\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- ScsiNumber++;\r
- break;\r
-\r
- case BDS_EFI_MESSAGE_MISC_BOOT:\r
- default:\r
- if (MiscNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_MISC)), MiscNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_MISC)));\r
- }\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- MiscNumber++;\r
- break;\r
- }\r
- }\r
- }\r
-\r
- if (NumberBlockIoHandles != 0) {\r
- FreePool (BlockIoHandles);\r
- }\r
-\r
- //\r
- // If there is simple file protocol which does not consume block Io protocol, create a boot option for it here.\r
- //\r
- NonBlockNumber = 0;\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiSimpleFileSystemProtocolGuid,\r
- NULL,\r
- &NumberFileSystemHandles,\r
- &FileSystemHandles\r
- );\r
- for (Index = 0; Index < NumberFileSystemHandles; Index++) {\r
- Status = gBS->HandleProtocol (\r
- FileSystemHandles[Index],\r
- &gEfiBlockIoProtocolGuid,\r
- (VOID **) &BlkIo\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Skip if the file system handle supports a BlkIo protocol,\r
- //\r
- continue;\r
- }\r
-\r
- //\r
- // Do the removable Media thing. \EFI\BOOT\boot{machinename}.EFI\r
- // machinename is ia32, ia64, x64, ...\r
- //\r
- Hdr.Union = &HdrData;\r
- NeedDelete = TRUE;\r
- Status = BdsLibGetImageHeader (\r
- FileSystemHandles[Index],\r
- EFI_REMOVABLE_MEDIA_FILE_NAME,\r
- &DosHeader,\r
- Hdr\r
- );\r
- if (!EFI_ERROR (Status) &&\r
- EFI_IMAGE_MACHINE_TYPE_SUPPORTED (Hdr.Pe32->FileHeader.Machine) &&\r
- Hdr.Pe32->OptionalHeader.Subsystem == EFI_IMAGE_SUBSYSTEM_EFI_APPLICATION) {\r
- NeedDelete = FALSE;\r
- }\r
-\r
- if (NeedDelete) {\r
- //\r
- // No such file or the file is not a EFI application, delete this boot option\r
- //\r
- BdsLibDeleteOptionFromHandle (FileSystemHandles[Index]);\r
- } else {\r
- if (NonBlockNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_NON_BLOCK)), NonBlockNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_NON_BLOCK)));\r
- }\r
- BdsLibBuildOptionFromHandle (FileSystemHandles[Index], BdsBootOptionList, Buffer);\r
- NonBlockNumber++;\r
- }\r
- }\r
-\r
- if (NumberFileSystemHandles != 0) {\r
- FreePool (FileSystemHandles);\r
- }\r
-\r
- //\r
- // Check if we have on flash shell\r
- //\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- NULL,\r
- &FvHandleCount,\r
- &FvHandleBuffer\r
- );\r
- for (Index = 0; Index < FvHandleCount; Index++) {\r
- gBS->HandleProtocol (\r
- FvHandleBuffer[Index],\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **) &Fv\r
- );\r
-\r
- Status = Fv->ReadFile (\r
- Fv,\r
- &gUefiShellFileGuid,\r
- NULL,\r
- &Size,\r
- &Type,\r
- &Attributes,\r
- &AuthenticationStatus\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Skip if no shell file in the FV\r
- //\r
- continue;\r
- }\r
- //\r
- // Build the shell boot option\r
- //\r
- BdsLibBuildOptionFromShell (FvHandleBuffer[Index], BdsBootOptionList);\r
- }\r
-\r
- if (FvHandleCount != 0) {\r
- FreePool (FvHandleBuffer);\r
- }\r
-\r
- //\r
- // Parse Network Boot Device\r
- //\r
- NumOfLoadFileHandles = 0;\r
- //\r
- // Search Load File protocol for PXE boot option.\r
- //\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiLoadFileProtocolGuid,\r
- NULL,\r
- &NumOfLoadFileHandles,\r
- &LoadFileHandles\r
- );\r
-\r
- for (Index = 0; Index < NumOfLoadFileHandles; Index++) {\r
-\r
-//\r
-//Locate EFI_DEVICE_PATH_PROTOCOL to dynamically get IPv4/IPv6 protocol information.\r
-//\r
-\r
- Status = gBS->HandleProtocol (\r
- LoadFileHandles[Index],\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &DevicePath\r
- );\r
- \r
- ASSERT_EFI_ERROR (Status);\r
-\r
- while (!IsDevicePathEnd (DevicePath)) {\r
- if ((DevicePath->Type == MESSAGING_DEVICE_PATH) &&\r
- (DevicePath->SubType == MSG_IPv4_DP)) {\r
-\r
- //\r
- //Get handle infomation\r
- //\r
- BufferSize = 0;\r
- NetworkHandles = NULL;\r
- Status = gBS->LocateHandle (\r
- ByProtocol, \r
- &gEfiSimpleNetworkProtocolGuid,\r
- NULL,\r
- &BufferSize,\r
- NetworkHandles\r
- );\r
-\r
- if (Status == EFI_BUFFER_TOO_SMALL) {\r
- NetworkHandles = AllocateZeroPool(BufferSize);\r
- if (NetworkHandles == NULL) {\r
- return (EFI_OUT_OF_RESOURCES);\r
- }\r
- Status = gBS->LocateHandle(\r
- ByProtocol,\r
- &gEfiSimpleNetworkProtocolGuid,\r
- NULL,\r
- &BufferSize,\r
- NetworkHandles\r
- );\r
- }\r
- \r
- //\r
- //Get the MAC string\r
- //\r
- Status = NetLibGetMacString (\r
- *NetworkHandles,\r
- NULL,\r
- &MacStr\r
- );\r
- if (EFI_ERROR (Status)) { \r
- return Status;\r
- }\r
- IPverStr = L" IPv4";\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s%s%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_NETWORK)),MacStr,IPverStr);\r
- break;\r
- }\r
- if((DevicePath->Type == MESSAGING_DEVICE_PATH) &&\r
- (DevicePath->SubType == MSG_IPv6_DP)) {\r
-\r
- //\r
- //Get handle infomation\r
- //\r
- BufferSize = 0;\r
- NetworkHandles = NULL;\r
- Status = gBS->LocateHandle (\r
- ByProtocol, \r
- &gEfiSimpleNetworkProtocolGuid,\r
- NULL,\r
- &BufferSize,\r
- NetworkHandles\r
- );\r
-\r
- if (Status == EFI_BUFFER_TOO_SMALL) {\r
- NetworkHandles = AllocateZeroPool(BufferSize);\r
- if (NetworkHandles == NULL) {\r
- return (EFI_OUT_OF_RESOURCES);\r
- }\r
- Status = gBS->LocateHandle(\r
- ByProtocol,\r
- &gEfiSimpleNetworkProtocolGuid,\r
- NULL,\r
- &BufferSize,\r
- NetworkHandles\r
- );\r
- }\r
- \r
- //\r
- //Get the MAC string\r
- //\r
- Status = NetLibGetMacString (\r
- *NetworkHandles,\r
- NULL,\r
- &MacStr\r
- );\r
- if (EFI_ERROR (Status)) { \r
- return Status;\r
- }\r
- IPverStr = L" IPv6";\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s%s%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_NETWORK)),MacStr,IPverStr);\r
- break;\r
- }\r
- DevicePath = NextDevicePathNode (DevicePath);\r
- }\r
- \r
- BdsLibBuildOptionFromHandle (LoadFileHandles[Index], BdsBootOptionList, Buffer);\r
- }\r
-\r
- if (NumOfLoadFileHandles != 0) {\r
- FreePool (LoadFileHandles);\r
- }\r
-\r
- //\r
- // Check if we have on flash shell\r
- //\r
- /* gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- NULL,\r
- &FvHandleCount,\r
- &FvHandleBuffer\r
- );\r
- for (Index = 0; Index < FvHandleCount; Index++) {\r
- gBS->HandleProtocol (\r
- FvHandleBuffer[Index],\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **) &Fv\r
- );\r
-\r
- Status = Fv->ReadFile (\r
- Fv,\r
- &gUefiShellFileGuid,\r
- NULL,\r
- &Size,\r
- &Type,\r
- &Attributes,\r
- &AuthenticationStatus\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Skip if no shell file in the FV\r
- //\r
- continue;\r
- }\r
- //\r
- // Build the shell boot option\r
- //\r
- BdsLibBuildOptionFromShell (FvHandleBuffer[Index], BdsBootOptionList);\r
- }\r
-\r
- if (FvHandleCount != 0) {\r
- FreePool (FvHandleBuffer);\r
- } */\r
- \r
- //\r
- // Make sure every boot only have one time\r
- // boot device enumerate\r
- //\r
- Status = BdsLibBuildOptionFromVar (BdsBootOptionList, L"BootOrder");\r
- mEnumBootDevice = TRUE;\r
-\r
- return Status;\r
-} \r
-\r
-\r
-\r
-/**\r
-\r
- The function will execute with as the platform policy, current policy\r
- is driven by boot mode. IBV/OEM can customize this code for their specific\r
- policy action.\r
-\r
- @param DriverOptionList - The header of the driver option link list\r
- @param BootOptionList - The header of the boot option link list\r
- @param ProcessCapsules - A pointer to ProcessCapsules()\r
- @param BaseMemoryTest - A pointer to BaseMemoryTest()\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBdsPolicyBehavior (\r
- IN OUT LIST_ENTRY *DriverOptionList,\r
- IN OUT LIST_ENTRY *BootOptionList,\r
- IN PROCESS_CAPSULES BdsProcessCapsules,\r
- IN BASEM_MEMORY_TEST BaseMemoryTest\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT16 Timeout;\r
- EFI_BOOT_MODE BootMode;\r
- BOOLEAN DeferredImageExist;\r
- UINTN Index;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- UINTN VarSize;\r
- PLATFORM_PCI_DEVICE_PATH *EmmcBootDevPath;\r
- EFI_GLOBAL_NVS_AREA_PROTOCOL *GlobalNvsArea;\r
- EFI_HANDLE FvProtocolHandle;\r
- UINTN HandleCount;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN Index1;\r
- UINTN SataPciRegBase = 0;\r
- UINT16 SataModeSelect = 0;\r
- VOID *RegistrationExitPmAuth = NULL;\r
- EFI_EVENT Event;\r
- BOOLEAN IsFirstBoot;\r
- UINT16 *BootOrder;\r
- UINTN BootOrderSize;\r
- ESRT_MANAGEMENT_PROTOCOL *EsrtManagement;\r
-\r
- Timeout = PcdGet16 (PcdPlatformBootTimeOut);\r
- if (Timeout > 10 ) {\r
- //we think the Timeout variable is corrupted\r
- Timeout = 10;\r
- }\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
-\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- //\r
- // Load the driver option as the driver option list\r
- //\r
- PlatformBdsGetDriverOption (DriverOptionList);\r
-\r
- //\r
- // Get current Boot Mode\r
- //\r
- BootMode = GetBootModeHob();\r
-\r
- //\r
- // No deferred images exist by default\r
- //\r
- DeferredImageExist = FALSE;\r
- if ((BootMode != BOOT_WITH_MINIMAL_CONFIGURATION) && (PcdGet32(PcdFlashFvShellSize) > 0)){\r
- gDS->ProcessFirmwareVolume (\r
- (VOID *)(UINTN)PcdGet32(PcdFlashFvShellBase),\r
- PcdGet32(PcdFlashFvShellSize),\r
- &FvProtocolHandle\r
- );\r
- }\r
-\r
- if (SystemConfiguration.FastBoot == 1) {\r
- BootOrder = BdsLibGetVariableAndSize (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- &BootOrderSize\r
- );\r
- if ((BootOrder != NULL) && (BootMode != BOOT_ON_FLASH_UPDATE)) {\r
- //\r
- // BootOrder exist, it means system has boot before. We can do fast boot.\r
- //\r
- BootMode = BOOT_WITH_MINIMAL_CONFIGURATION;\r
- }\r
- }\r
-\r
-\r
- //\r
- // Use eMMC to boot OS and turn on AHCI, when SATA HDD is diconnected,\r
- // SATA AHCI CTLR device will show yellow bang, implement this solution to solve it.\r
- //\r
- SataPciRegBase = MmPciAddress (0, 0, PCI_DEVICE_NUMBER_PCH_SATA, 0, 0);\r
- SataModeSelect = MmioRead16 (SataPciRegBase + R_PCH_SATA_MAP) & B_PCH_SATA_MAP_SMS_MASK;\r
- Status = EFI_SUCCESS;\r
- if (SataModeSelect != V_PCH_SATA_MAP_SMS_IDE) {\r
- Status = gBS->CreateEvent (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_CALLBACK,\r
- DisableAhciCtlr,\r
- &SataPciRegBase,\r
- &Event\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = gBS->RegisterProtocolNotify (\r
- &gExitPmAuthProtocolGuid,\r
- Event,\r
- &RegistrationExitPmAuth\r
- );\r
- }\r
- }\r
-\r
- Status = gBS->LocateProtocol(&gEsrtManagementProtocolGuid, NULL, (VOID **)&EsrtManagement);\r
- if (EFI_ERROR(Status)) {\r
- EsrtManagement = NULL;\r
- }\r
-\r
- DEBUG ((DEBUG_INFO, "BDS: BootMode=%02x\n", BootMode));\r
-\r
- switch (BootMode) {\r
-\r
- case BOOT_WITH_MINIMAL_CONFIGURATION:\r
- PlatformBdsInitHotKeyEvent ();\r
- PlatformBdsConnectSimpleConsole (gPlatformSimpleConsole);\r
-\r
-\r
- //\r
- // Check to see if it's needed to dispatch more DXE drivers.\r
- //\r
- for (Index = 0; Index < sizeof(ConnectDriverTable)/sizeof(EFI_GUID *); Index++) {\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- ConnectDriverTable[Index],\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- for (Index1 = 0; Index1 < HandleCount; Index1++) {\r
- gBS->ConnectController (\r
- HandleBuffer[Index1],\r
- NULL,\r
- NULL,\r
- TRUE\r
- );\r
- }\r
- }\r
-\r
- if (HandleBuffer != NULL) {\r
- FreePool (HandleBuffer);\r
- }\r
-\r
- gDS->Dispatch ();\r
- }\r
-\r
- //\r
- // Locate the Global NVS Protocol.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiGlobalNvsAreaProtocolGuid,\r
- NULL,\r
- (void **)&GlobalNvsArea\r
- );\r
- if (GlobalNvsArea->Area->emmcVersion == 0){\r
- EmmcBootDevPath = (PLATFORM_PCI_DEVICE_PATH *)gPlatformSimpleBootOption[0];\r
- EmmcBootDevPath->PciDevice.Device = 0x10;\r
- }\r
-\r
- //\r
- // Connect boot device here to give time to read keyboard.\r
- //\r
- BdsLibConnectDevicePath (gPlatformSimpleBootOption[0]);\r
-\r
- //\r
- // This is a workround for dectecting hotkey from USB keyboard.\r
- //\r
- gBS->Stall(KEYBOARD_TIMER_INTERVAL);\r
-\r
- if (mHotKeyTimerEvent != NULL) {\r
- gBS->SetTimer (\r
- mHotKeyTimerEvent,\r
- TimerCancel,\r
- 0\r
- );\r
- gBS->CloseEvent (mHotKeyTimerEvent);\r
- mHotKeyTimerEvent = NULL;\r
- }\r
- if (mHotKeyPressed) {\r
- //\r
- // Skip show progress count down\r
- //\r
- Timeout = 0xFFFF;\r
- goto FULL_CONFIGURATION;\r
- }\r
-\r
- EnableQuietBoot (PcdGetPtr(PcdLogoFile));\r
- if (!SystemConfiguration.QuietBoot) {\r
- PlatformBdsDiagnostics (IGNORE, FALSE, BaseMemoryTest);\r
- }\r
-\r
-\r
- #ifdef TPM_ENABLED\r
- TcgPhysicalPresenceLibProcessRequest();\r
- #endif\r
- #ifdef FTPM_ENABLE\r
- Tcg2PhysicalPresenceLibProcessRequest(NULL);\r
- #endif\r
-\r
- if (EsrtManagement != NULL) {\r
- EsrtManagement->LockEsrtRepository();\r
- }\r
-\r
- //\r
- // Close boot script and install ready to lock\r
- //\r
- InstallReadyToLock ();\r
-\r
- //\r
- // Give one chance to enter the setup if we\r
- // select Gummiboot "Reboot Into Firmware Interface" and Fast Boot is enabled.\r
- //\r
- BootIntoFirmwareInterface();\r
- break;\r
-\r
- case BOOT_ASSUMING_NO_CONFIGURATION_CHANGES:\r
-\r
- //\r
- // In no-configuration boot mode, we can connect the\r
- // console directly.\r
- //\r
- BdsLibConnectAllDefaultConsoles ();\r
- PlatformBdsDiagnostics (IGNORE, TRUE, BaseMemoryTest);\r
-\r
- //\r
- // Perform some platform specific connect sequence\r
- //\r
- PlatformBdsConnectSequence ();\r
-\r
- //\r
- // As console is ready, perform user identification again.\r
- //\r
- if (mCurrentUser == NULL) {\r
- PlatformBdsUserIdentify (&mCurrentUser, &DeferredImageExist);\r
- if (DeferredImageExist) {\r
- //\r
- // After user authentication, the deferred drivers was loaded again.\r
- // Here, need to ensure the deferred images are connected.\r
- //\r
- BdsLibConnectAllDefaultConsoles ();\r
- PlatformBdsConnectSequence ();\r
- }\r
- }\r
-\r
- if (EsrtManagement != NULL) {\r
- EsrtManagement->LockEsrtRepository();\r
- }\r
-\r
- //\r
- // Close boot script and install ready to lock\r
- //\r
- InstallReadyToLock ();\r
-\r
- //\r
- // Notes: current time out = 0 can not enter the\r
- // front page\r
- //\r
- PlatformBdsEnterFrontPageWithHotKey (Timeout, FALSE);\r
-\r
- //\r
- // Check the boot option with the boot option list\r
- //\r
- BdsLibBuildOptionFromVar (BootOptionList, L"BootOrder");\r
- break;\r
-\r
- case BOOT_ON_FLASH_UPDATE:\r
-\r
- //\r
- // Boot with the specific configuration\r
- //\r
- PlatformBdsConnectConsole (gPlatformConsole);\r
- PlatformBdsDiagnostics (EXTENSIVE, TRUE, BaseMemoryTest);\r
-\r
- DEBUG((DEBUG_INFO, "ProcessCapsules Before EndOfDxe......\n"));\r
- ProcessCapsules ();\r
- DEBUG((DEBUG_INFO, "ProcessCapsules Done\n"));\r
-\r
- //\r
- // Close boot script and install ready to lock\r
- //\r
- InstallReadyToLock ();\r
-\r
- BdsLibConnectAll ();\r
-\r
- //\r
- // Perform user identification\r
- //\r
- if (mCurrentUser == NULL) {\r
- PlatformBdsUserIdentify (&mCurrentUser, &DeferredImageExist);\r
- if (DeferredImageExist) {\r
- //\r
- // After user authentication, the deferred drivers was loaded again.\r
- // Here, need to ensure the deferred images are connected.\r
- //\r
- BdsLibConnectAll ();\r
- }\r
- }\r
-\r
- if (EsrtManagement != NULL) {\r
- EsrtManagement->SyncEsrtFmp();\r
- }\r
-\r
- DEBUG((DEBUG_INFO, "ProcessCapsules After ConnectAll......\n"));\r
- ProcessCapsules();\r
- DEBUG((DEBUG_INFO, "ProcessCapsules Done\n"));\r
- break;\r
-\r
- case BOOT_IN_RECOVERY_MODE:\r
-\r
- //\r
- // In recovery mode, just connect platform console\r
- // and show up the front page\r
- //\r
- PlatformBdsConnectConsole (gPlatformConsole);\r
- PlatformBdsDiagnostics (EXTENSIVE, FALSE, BaseMemoryTest);\r
- BdsLibConnectAll ();\r
-\r
- //\r
- // Perform user identification\r
- //\r
- if (mCurrentUser == NULL) {\r
- PlatformBdsUserIdentify (&mCurrentUser, &DeferredImageExist);\r
- if (DeferredImageExist) {\r
- //\r
- // After user authentication, the deferred drivers was loaded again.\r
- // Here, need to ensure the deferred drivers are connected.\r
- //\r
- BdsLibConnectAll ();\r
- }\r
- }\r
-\r
- //\r
- // Close boot script and install ready to lock\r
- //\r
- InstallReadyToLock ();\r
-\r
- //\r
- // In recovery boot mode, we still enter to the\r
- // frong page now\r
- //\r
- PlatformBdsEnterFrontPageWithHotKey (Timeout, FALSE);\r
- break;\r
-\r
-FULL_CONFIGURATION:\r
- case BOOT_WITH_FULL_CONFIGURATION:\r
- case BOOT_WITH_FULL_CONFIGURATION_PLUS_DIAGNOSTICS:\r
- case BOOT_WITH_DEFAULT_SETTINGS:\r
- default:\r
-\r
- //\r
- // Connect platform console\r
- //\r
- Status = PlatformBdsConnectConsole (gPlatformConsole);\r
- if (EFI_ERROR (Status)) {\r
-\r
- //\r
- // Here OEM/IBV can customize with defined action\r
- //\r
- PlatformBdsNoConsoleAction ();\r
- }\r
-\r
- //\r
- // Chenyunh[TODO]: This is Workgroud to show the fs for uSDcard,\r
- // Need to root cause this issue.\r
- //\r
- DEBUG ((DEBUG_ERROR, "Start to reconnect all driver.\n"));\r
- BdsLibDisconnectAllEfi();\r
- BdsLibConnectAll ();\r
- DEBUG ((DEBUG_ERROR, "End to reconnect all driver.\n"));\r
-\r
- //\r
- // Perform some platform specific connect sequence\r
- //\r
- PlatformBdsConnectSequence ();\r
- EnableQuietBoot (PcdGetPtr(PcdLogoFile));\r
- if (!SystemConfiguration.QuietBoot) {\r
- PlatformBdsDiagnostics (IGNORE, FALSE, BaseMemoryTest);\r
- }\r
-\r
- //\r
- // Do a pre-delay so Hard Disk can spin up and see more logo.\r
- //\r
- gBS->Stall(SystemConfiguration.HddPredelay * 1000000);\r
-\r
- //\r
- // Perform user identification\r
- //\r
- if (mCurrentUser == NULL) {\r
- PlatformBdsUserIdentify (&mCurrentUser, &DeferredImageExist);\r
- if (DeferredImageExist) {\r
- //\r
- // After user authentication, the deferred drivers was loaded again.\r
- // Here, need to ensure the deferred drivers are connected.\r
- //\r
- Status = PlatformBdsConnectConsole (gPlatformConsole);\r
- if (EFI_ERROR (Status)) {\r
- PlatformBdsNoConsoleAction ();\r
- }\r
- PlatformBdsConnectSequence ();\r
- }\r
- }\r
- #ifdef TPM_ENABLED\r
- TcgPhysicalPresenceLibProcessRequest();\r
- #endif\r
- #ifdef FTPM_ENABLE\r
- Tcg2PhysicalPresenceLibProcessRequest(NULL);\r
- #endif\r
-\r
- if (EsrtManagement != NULL) {\r
- EsrtManagement->SyncEsrtFmp();\r
- }\r
- //\r
- // Close boot script and install ready to lock\r
- //\r
- InstallReadyToLock ();\r
-\r
- //\r
- // Here we have enough time to do the enumeration of boot device\r
- //\r
- PlatformBdsLibEnumerateAllBootOption (BootOptionList);\r
-\r
- //\r
- // Give one chance to enter the setup if we\r
- // have the time out\r
- //\r
- PlatformBdsEnterFrontPageWithHotKey (Timeout, FALSE);\r
-\r
- //\r
- // Give one chance to enter the setup if we\r
- // select Gummiboot "Reboot Into Firmware Interface"\r
- //\r
- BootIntoFirmwareInterface();\r
-\r
- //\r
- // In default boot mode, always find all boot\r
- // option and do enumerate all the default boot option\r
- //\r
- if (Timeout == 0) {\r
- BdsLibBuildOptionFromVar (BootOptionList, L"BootOrder");\r
- if (IsListEmpty(BootOptionList)) {\r
- PlatformBdsPredictBootOption (BootOptionList);\r
- }\r
-\r
- return;\r
- }\r
-\r
-\r
- break;\r
- }\r
-\r
-\r
- IsFirstBoot = PcdGetBool(PcdBootState);\r
- if (IsFirstBoot) {\r
- PcdSetBool(PcdBootState, FALSE);\r
- }\r
- return;\r
-\r
-}\r
-\r
-/**\r
- Hook point after a boot attempt succeeds. We don't expect a boot option to\r
- return, so the UEFI 2.0 specification defines that you will default to an\r
- interactive mode and stop processing the BootOrder list in this case. This\r
- is alos a platform implementation and can be customized by IBV/OEM.\r
-\r
- @param Option Pointer to Boot Option that succeeded to boot.\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBdsBootSuccess (\r
- IN BDS_COMMON_OPTION *Option\r
- )\r
-{\r
- CHAR16 *TmpStr;\r
-\r
- //\r
- // If Boot returned with EFI_SUCCESS and there is not in the boot device\r
- // select loop then we need to pop up a UI and wait for user input.\r
- //\r
- TmpStr = Option->StatusString;\r
- if (TmpStr != NULL) {\r
- BdsLibOutputStrings (gST->ConOut, TmpStr, Option->Description, L"\n\r", NULL);\r
- FreePool(TmpStr);\r
- }\r
-}\r
-\r
-/**\r
- Hook point after a boot attempt fails.\r
-\r
- @param Option - Pointer to Boot Option that failed to boot.\r
- @param Status - Status returned from failed boot.\r
- @param ExitData - Exit data returned from failed boot.\r
- @param ExitDataSize - Exit data size returned from failed boot.\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBdsBootFail (\r
- IN BDS_COMMON_OPTION *Option,\r
- IN EFI_STATUS Status,\r
- IN CHAR16 *ExitData,\r
- IN UINTN ExitDataSize\r
- )\r
-{\r
- CHAR16 *TmpStr;\r
- EFI_HANDLE FvProtocolHandle;\r
-\r
- //\r
- // If Boot returned with failed status then we need to pop up a UI and wait\r
- // for user input.\r
- //\r
- TmpStr = Option->StatusString;\r
- if (TmpStr != NULL) {\r
- BdsLibOutputStrings (gST->ConOut, TmpStr, Option->Description, L"\n\r", NULL);\r
- FreePool(TmpStr);\r
- }\r
- if (PcdGet32(PcdFlashFvShellSize) > 0){\r
- gDS->ProcessFirmwareVolume (\r
- (VOID *)(UINTN)PcdGet32(PcdFlashFvShellBase),\r
- PcdGet32(PcdFlashFvShellSize),\r
- &FvProtocolHandle\r
- );\r
- }\r
- PlatformBdsConnectSequence ();\r
-}\r
-\r
-/**\r
- This function is remained for IBV/OEM to do some platform action,\r
- if there no console device can be connected.\r
-\r
- @param None.\r
-\r
- @retval EFI_SUCCESS Direct return success now.\r
-\r
-**/\r
-EFI_STATUS\r
-PlatformBdsNoConsoleAction (\r
- VOID\r
- )\r
-{\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function locks the block\r
-\r
- @param Base The base address flash region to be locked.\r
-\r
-**/\r
-VOID\r
-BdsLockFv (\r
- IN EFI_PHYSICAL_ADDRESS Base\r
- )\r
-{\r
- EFI_FV_BLOCK_MAP_ENTRY *BlockMap;\r
- EFI_FIRMWARE_VOLUME_HEADER *FvHeader;\r
- EFI_PHYSICAL_ADDRESS BaseAddress;\r
- UINT32 BlockLength;\r
- UINTN Index;\r
-\r
- BaseAddress = Base - 0x400000 + 2;\r
- FvHeader = (EFI_FIRMWARE_VOLUME_HEADER *) ((UINTN) (Base));\r
- BlockMap = &(FvHeader->BlockMap[0]);\r
-\r
- while ((BlockMap->NumBlocks != 0) && (BlockMap->Length != 0)) {\r
- BlockLength = BlockMap->Length;\r
- for (Index = 0; Index < BlockMap->NumBlocks; Index++) {\r
- MmioOr8 ((UINTN) BaseAddress, 0x03);\r
- BaseAddress += BlockLength;\r
- }\r
- BlockMap++;\r
- }\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-PlatformBdsLockNonUpdatableFlash (\r
- VOID\r
- )\r
-{\r
- EFI_PHYSICAL_ADDRESS Base;\r
-\r
- Base = (EFI_PHYSICAL_ADDRESS) PcdGet32 (PcdFlashFvMainBase);\r
- if (Base > 0) {\r
- BdsLockFv (Base);\r
- }\r
-\r
- Base = (EFI_PHYSICAL_ADDRESS) PcdGet32 (PcdFlashFvRecoveryBase);\r
- if (Base > 0) {\r
- BdsLockFv (Base);\r
- }\r
-}\r
-\r
-/**\r
- Lock the ConsoleIn device in system table. All key\r
- presses will be ignored until the Password is typed in. The only way to\r
- disable the password is to type it in to a ConIn device.\r
-\r
- @param Password Password used to lock ConIn device.\r
-\r
- @retval EFI_SUCCESS lock the Console In Spliter virtual handle successfully.\r
- @retval EFI_UNSUPPORTED Password not found\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-LockKeyboards (\r
- IN CHAR16 *Password\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- Connect the predefined platform default authentication devices.\r
-\r
- This function connects the predefined device path for authentication device,\r
- and if the predefined device path has child device path, the child handle will\r
- be connected too. But the child handle of the child will not be connected.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBdsConnectAuthDevice (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- UINTN HandleIndex;\r
- UINTN HandleCount;\r
- EFI_HANDLE *HandleBuffer;\r
- EFI_DEVICE_PATH_PROTOCOL *ChildDevicePath;\r
- EFI_USER_MANAGER_PROTOCOL *Manager;\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiUserManagerProtocolGuid,\r
- NULL,\r
- (VOID **) &Manager\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // As user manager protocol is not installed, the authentication devices\r
- // should not be connected.\r
- //\r
- return ;\r
- }\r
-\r
- Index = 0;\r
- while (gUserAuthenticationDevice[Index] != NULL) {\r
- //\r
- // Connect the platform customized device paths\r
- //\r
- BdsLibConnectDevicePath (gUserAuthenticationDevice[Index]);\r
- Index++;\r
- }\r
-\r
- //\r
- // Find and connect the child device paths of the platform customized device paths\r
- //\r
- HandleBuffer = NULL;\r
- for (Index = 0; gUserAuthenticationDevice[Index] != NULL; Index++) {\r
- HandleCount = 0;\r
- Status = gBS->LocateHandleBuffer (\r
- AllHandles,\r
- NULL,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- ASSERT (!EFI_ERROR (Status));\r
-\r
- //\r
- // Find and connect the child device paths of gUserIdentificationDevice[Index]\r
- //\r
- for (HandleIndex = 0; HandleIndex < HandleCount; HandleIndex++) {\r
- ChildDevicePath = NULL;\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[HandleIndex],\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &ChildDevicePath\r
- );\r
- if (EFI_ERROR (Status) || ChildDevicePath == NULL) {\r
- continue;\r
- }\r
-\r
- if (CompareMem (\r
- ChildDevicePath,\r
- gUserAuthenticationDevice[Index],\r
- (GetDevicePathSize (gUserAuthenticationDevice[Index]) - sizeof (EFI_DEVICE_PATH_PROTOCOL))\r
- ) != 0) {\r
- continue;\r
- }\r
- gBS->ConnectController (\r
- HandleBuffer[HandleIndex],\r
- NULL,\r
- NULL,\r
- TRUE\r
- );\r
- }\r
- }\r
-\r
- if (HandleBuffer != NULL) {\r
- FreePool (HandleBuffer);\r
- }\r
-}\r
-\r
-/**\r
- This function is to identify a user, and return whether deferred images exist.\r
-\r
- @param[out] User Point to user profile handle.\r
- @param[out] DeferredImageExist On return, points to TRUE if the deferred image\r
- exist or FALSE if it did not exist.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformBdsUserIdentify (\r
- OUT EFI_USER_PROFILE_HANDLE *User,\r
- OUT BOOLEAN *DeferredImageExist\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEFERRED_IMAGE_LOAD_PROTOCOL *DeferredImage;\r
- UINTN HandleCount;\r
- EFI_HANDLE *HandleBuf;\r
- UINTN Index;\r
- UINTN DriverIndex;\r
- EFI_DEVICE_PATH_PROTOCOL *ImageDevicePath;\r
- VOID *DriverImage;\r
- UINTN ImageSize;\r
- BOOLEAN BootOption;\r
-\r
- //\r
- // Perform user identification\r
- //\r
- do {\r
- Status = BdsLibUserIdentify (User);\r
- } while (EFI_ERROR (Status));\r
-\r
- //\r
- // After user authentication now, try to find whether deferred image exists\r
- //\r
- HandleCount = 0;\r
- HandleBuf = NULL;\r
- *DeferredImageExist = FALSE;\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiDeferredImageLoadProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuf\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return ;\r
- }\r
-\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- Status = gBS->HandleProtocol (\r
- HandleBuf[Index],\r
- &gEfiDeferredImageLoadProtocolGuid,\r
- (VOID **) &DeferredImage\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Find whether deferred image exists in this instance.\r
- //\r
- DriverIndex = 0;\r
- Status = DeferredImage->GetImageInfo(\r
- DeferredImage,\r
- DriverIndex,\r
- &ImageDevicePath,\r
- (VOID **) &DriverImage,\r
- &ImageSize,\r
- &BootOption\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // The deferred image is found.\r
- //\r
- FreePool (HandleBuf);\r
- *DeferredImageExist = TRUE;\r
- return ;\r
- }\r
- }\r
- }\r
-\r
- FreePool (HandleBuf);\r
-}\r
-\r
-UINTN gHotKey = 0;\r
-\r
-\r
-EFI_STATUS\r
-ShowProgressHotKey (\r
- IN UINT16 TimeoutDefault\r
- )\r
-{\r
- CHAR16 *TmpStr;\r
- UINT16 TimeoutRemain;\r
- EFI_STATUS Status;\r
- EFI_INPUT_KEY Key;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL Foreground;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL Background;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL Color;\r
- UINT32 GpioValue;\r
- CHAR16 *TmpStr1;\r
- CHAR16 *TmpStr2;\r
- CHAR16 *TmpStr3;\r
- UINTN TmpStrSize;\r
- VOID *Buffer;\r
- UINTN Size;\r
-\r
- if (TimeoutDefault == 0) {\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- gST->ConOut->SetAttribute(gST->ConOut, EFI_TEXT_ATTR (EFI_LIGHTGRAY, EFI_BLACK));\r
- \r
- if (DebugAssertEnabled())\r
- {\r
- DEBUG ((EFI_D_INFO, "\n\nStart showing progress bar... Press any key to stop it, or press <F2> or <DEL> to enter setup page! ...Zzz....\n"));\r
- }\r
- else\r
- { \r
- #ifdef __GNUC__\r
- SerialPortWrite((UINT8 *)"\n\n>>>>Start boot option, Press <F2> or <DEL> to enter setup page(5 Sec)[GCC]", 76);\r
- #else\r
- SerialPortWrite((UINT8 *)"\n\n>>>>Start boot option, Press <F2> or <DEL> to enter setup page(5 Sec)", 71);\r
- #endif\r
- } \r
- SetMem (&Foreground, sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL), 0xff);\r
- SetMem (&Background, sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL), 0x0);\r
- SetMem (&Color, sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL), 0xff);\r
-\r
- TmpStr2 = NULL;\r
- TmpStr3 = NULL;\r
-\r
- //\r
- // Check if the platform is using test key.\r
- //\r
- Status = GetSectionFromAnyFv(\r
- PcdGetPtr(PcdEdkiiRsa2048Sha256TestPublicKeyFileGuid),\r
- EFI_SECTION_RAW,\r
- 0,\r
- &Buffer,\r
- &Size\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- if ((Size == PcdGetSize(PcdRsa2048Sha256PublicKeyBuffer)) &&\r
- (CompareMem(Buffer, PcdGetPtr(PcdRsa2048Sha256PublicKeyBuffer), Size) == 0)) {\r
- TmpStr2 = L"WARNING: Recovery Test Key is used.\r\n";\r
- if (DebugAssertEnabled()) {\r
- DEBUG ((DEBUG_INFO, "\n\nWARNING: Recovery Test Key is used.\n"));\r
- } else {\r
- SerialPortWrite((UINT8 *)"\n\nWARNING: Recovery Test Key is used.", sizeof("\n\nWARNING: Recovery Test Key is used."));\r
- }\r
- PcdSetBoolS(PcdTestKeyUsed, TRUE);\r
- }\r
- FreePool(Buffer);\r
- }\r
- Status = GetSectionFromAnyFv(\r
- PcdGetPtr(PcdEdkiiPkcs7TestPublicKeyFileGuid),\r
- EFI_SECTION_RAW,\r
- 0,\r
- &Buffer,\r
- &Size\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- if ((Size == PcdGetSize(PcdPkcs7CertBuffer)) &&\r
- (CompareMem(Buffer, PcdGetPtr(PcdPkcs7CertBuffer), Size) == 0)) {\r
- TmpStr3 = L"WARNING: Capsule Test Key is used.\r\n";\r
- if (DebugAssertEnabled()) {\r
- DEBUG ((DEBUG_INFO, "\n\nWARNING: Capsule Test Key is used.\r\n"));\r
- } else {\r
- SerialPortWrite((UINT8 *)"\n\nWARNING: Capsule Test Key is used.", sizeof("\n\nWARNING: Capsule Test Key is used."));\r
- }\r
- PcdSetBoolS(PcdTestKeyUsed, TRUE);\r
- }\r
- FreePool(Buffer);\r
- }\r
-\r
- //\r
- // Clear the progress status bar first\r
- //\r
- TmpStr1 = L"Start boot option, Press <F2> or <DEL> to enter setup page.\r\n";\r
- TmpStrSize = StrSize(TmpStr1);\r
- if (TmpStr2 != NULL) {\r
- TmpStrSize += StrSize(TmpStr2);\r
- }\r
- if (TmpStr3 != NULL) {\r
- TmpStrSize += StrSize(TmpStr3);\r
- }\r
- TmpStr = AllocatePool (TmpStrSize);\r
- if (TmpStr == NULL) {\r
- TmpStr = TmpStr1;\r
- } else {\r
- StrCpyS(TmpStr, TmpStrSize/sizeof(CHAR16), TmpStr1);\r
- if (TmpStr2 != NULL) {\r
- StrCatS(TmpStr, TmpStrSize/sizeof(CHAR16), TmpStr2);\r
- }\r
- if (TmpStr3 != NULL) {\r
- StrCatS(TmpStr, TmpStrSize/sizeof(CHAR16), TmpStr3);\r
- }\r
- }\r
- PlatformBdsShowProgress (Foreground, Background, TmpStr, Color, 0, 0);\r
-\r
- TimeoutRemain = TimeoutDefault;\r
- while (TimeoutRemain != 0) {\r
- if (DebugAssertEnabled())\r
- {\r
- DEBUG ((EFI_D_INFO, "Showing progress bar...Remaining %d second!\n", TimeoutRemain));\r
- }\r
- else\r
- { \r
- SerialPortWrite ((UINT8 *)".", 1);\r
- }\r
- Status = WaitForSingleEvent (gST->ConIn->WaitForKey, ONE_SECOND);\r
- if (Status != EFI_TIMEOUT) {\r
- break;\r
- }\r
- TimeoutRemain--;\r
-\r
- //\r
- // Show progress\r
- //\r
- if (TmpStr != NULL) {\r
- PlatformBdsShowProgress (\r
- Foreground,\r
- Background,\r
- TmpStr,\r
- Color,\r
- ((TimeoutDefault - TimeoutRemain) * 100 / TimeoutDefault),\r
- 0\r
- );\r
- }\r
- }\r
-\r
- //\r
- // Timeout expired\r
- //\r
- if (TimeoutRemain == 0) {\r
- if (DebugAssertEnabled())\r
- {\r
- }\r
- else\r
- { \r
- SerialPortWrite ((UINT8 *)"\r\n", 2);\r
- }\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- //\r
- // User pressed some key\r
- //\r
- Status = gST->ConIn->ReadKeyStroke (gST->ConIn, &Key);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Check Volume Up Key to enter Setup\r
- //\r
- GpioValue = MmioRead32 (IO_BASE_ADDRESS + 0x0668); // The value of GPIOC_5\r
- if (((GpioValue & BIT0) == 0) && (Key.ScanCode == SCAN_UP)) {\r
- gHotKey = 0;\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (Key.UnicodeChar == CHAR_CARRIAGE_RETURN) {\r
- //\r
- // User pressed enter, equivalent to select "continue"\r
- //\r
- return EFI_TIMEOUT;\r
- }\r
-\r
- //\r
- //F2 -- Front Page\r
- //F5 -- Device Manager\r
- //F7 -- Boot Manager\r
- // do not use F8. generally people assume it is windows safe mode key.\r
- //F9 -- Boot order\r
- //\r
- DEBUG ((EFI_D_INFO, "[Key Pressed]: ScanCode 0x%x\n", Key.ScanCode));\r
- switch(Key.ScanCode) {\r
- case SCAN_F2:\r
- gHotKey = 0;\r
- break;\r
-\r
- case SCAN_DELETE:\r
- gHotKey = 0;\r
- break;\r
-\r
- case SCAN_F5:\r
- gHotKey = FRONT_PAGE_KEY_DEVICE_MANAGER;\r
- break;\r
-\r
- case SCAN_F7:\r
- gHotKey = FRONT_PAGE_KEY_BOOT_MANAGER;\r
- break;\r
-\r
- case SCAN_F9:\r
- gHotKey = FRONT_PAGE_KEY_BOOT_MAINTAIN;\r
- break;\r
-\r
- default:\r
- //set gHotKey to continue so that flow will not go into CallFrontPage\r
- gHotKey = FRONT_PAGE_KEY_CONTINUE;\r
- return EFI_TIMEOUT;\r
- break;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-\r
-/**\r
- This function is the main entry of the platform setup entry.\r
- The function will present the main menu of the system setup,\r
- this is the platform reference part and can be customize.\r
-\r
-\r
- @param TimeoutDefault The fault time out value before the system\r
- continue to boot.\r
- @param ConnectAllHappened The indicater to check if the connect all have\r
- already happened.\r
-\r
-**/\r
-VOID\r
-PlatformBdsEnterFrontPageWithHotKey (\r
- IN UINT16 TimeoutDefault,\r
- IN BOOLEAN ConnectAllHappened\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- EFI_STATUS LogoStatus;\r
- EFI_BOOT_LOGO_PROTOCOL *BootLogo;\r
- EFI_GRAPHICS_OUTPUT_PROTOCOL *GraphicsOutput;\r
- EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL *SimpleTextOut;\r
- UINTN BootTextColumn;\r
- UINTN BootTextRow;\r
-\r
- GraphicsOutput = NULL;\r
- SimpleTextOut = NULL;\r
-\r
- PERF_START (NULL, "BdsTimeOut", "BDS", 0);\r
-\r
- //\r
- // Indicate if we need connect all in the platform setup\r
- //\r
- if (ConnectAllHappened) {\r
- gConnectAllHappened = TRUE;\r
- }\r
-\r
- if (!mModeInitialized) {\r
- //\r
- // After the console is ready, get current video resolution\r
- // and text mode before launching setup at first time.\r
- //\r
- Status = gBS->HandleProtocol (\r
- gST->ConsoleOutHandle,\r
- &gEfiGraphicsOutputProtocolGuid,\r
- (VOID**)&GraphicsOutput\r
- );\r
- if (EFI_ERROR (Status)) {\r
- GraphicsOutput = NULL;\r
- }\r
-\r
- Status = gBS->HandleProtocol (\r
- gST->ConsoleOutHandle,\r
- &gEfiSimpleTextOutProtocolGuid,\r
- (VOID**)&SimpleTextOut\r
- );\r
- if (EFI_ERROR (Status)) {\r
- SimpleTextOut = NULL;\r
- }\r
-\r
- if (GraphicsOutput != NULL) {\r
- //\r
- // Get current video resolution and text mode.\r
- //\r
- mBootHorizontalResolution = GraphicsOutput->Mode->Info->HorizontalResolution;\r
- mBootVerticalResolution = GraphicsOutput->Mode->Info->VerticalResolution;\r
- }\r
-\r
- if (SimpleTextOut != NULL) {\r
- Status = SimpleTextOut->QueryMode (\r
- SimpleTextOut,\r
- SimpleTextOut->Mode->Mode,\r
- &BootTextColumn,\r
- &BootTextRow\r
- );\r
- mBootTextModeColumn = (UINT32)BootTextColumn;\r
- mBootTextModeRow = (UINT32)BootTextRow;\r
- }\r
-\r
- //\r
- // Get user defined text mode for setup.\r
- //\r
- mSetupHorizontalResolution = PcdGet32 (PcdSetupVideoHorizontalResolution);\r
- mSetupVerticalResolution = PcdGet32 (PcdSetupVideoVerticalResolution);\r
- mSetupTextModeColumn = PcdGet32 (PcdSetupConOutColumn);\r
- mSetupTextModeRow = PcdGet32 (PcdSetupConOutRow);\r
-\r
- mModeInitialized = TRUE;\r
- }\r
-\r
- if (TimeoutDefault != 0xffff) {\r
- Status = ShowProgressHotKey (TimeoutDefault);\r
-\r
- //\r
- // Ensure screen is clear when switch Console from Graphics mode to Text mode\r
- //\r
- gST->ConOut->EnableCursor (gST->ConOut, TRUE);\r
- gST->ConOut->ClearScreen (gST->ConOut);\r
-\r
- //\r
- // Boot Logo is corrupted, report it using Boot Logo protocol.\r
- //\r
- LogoStatus = gBS->LocateProtocol (&gEfiBootLogoProtocolGuid, NULL, (VOID **) &BootLogo);\r
- if (!EFI_ERROR (LogoStatus) && (BootLogo != NULL)) {\r
- BootLogo->SetBootLogo (BootLogo, NULL, 0, 0, 0, 0);\r
- }\r
-\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Timeout or user press enter to continue\r
- //\r
- goto Exit;\r
- }\r
- }\r
-\r
- //\r
- // Install BM HiiPackages. \r
- // Keep BootMaint HiiPackage, so that it can be covered by global setting. \r
- //\r
- InitBMPackage ();\r
- do {\r
-\r
- BdsSetConsoleMode (TRUE);\r
-\r
- InitializeFrontPage (FALSE);\r
-\r
- //\r
- // Update Front Page strings\r
- //\r
- UpdateFrontPageStrings ();\r
-\r
- Status = EFI_SUCCESS;\r
- gCallbackKey = 0;\r
- if (gHotKey == 0) {\r
- Status = CallFrontPage ();\r
- } else {\r
- gCallbackKey = gHotKey;\r
- gHotKey = 0;\r
- }\r
-\r
- //\r
- // If gCallbackKey is greater than 1 and less or equal to 5,\r
- // it will launch configuration utilities.\r
- // 2 = set language\r
- // 3 = boot manager\r
- // 4 = device manager\r
- // 5 = boot maintenance manager\r
- //\r
- if (gCallbackKey != 0) {\r
- REPORT_STATUS_CODE (\r
- EFI_PROGRESS_CODE,\r
- (EFI_SOFTWARE_DXE_BS_DRIVER | EFI_SW_PC_USER_SETUP)\r
- );\r
- }\r
-\r
- //\r
- // Based on the key that was set, we can determine what to do\r
- //\r
- switch (gCallbackKey) {\r
- //\r
- // The first 4 entries in the Front Page are to be GUARANTEED to remain constant so IHV's can\r
- // describe to their customers in documentation how to find their setup information (namely\r
- // under the device manager and specific buckets)\r
- //\r
- // These entries consist of the Continue, Select language, Boot Manager, and Device Manager\r
- //\r
- case FRONT_PAGE_KEY_CONTINUE:\r
-\r
- //\r
- // User hit continue\r
- //\r
- break;\r
-\r
- case FRONT_PAGE_KEY_LANGUAGE:\r
-\r
- //\r
- // User made a language setting change - display front page again\r
- //\r
- break;\r
-\r
- case FRONT_PAGE_KEY_BOOT_MANAGER:\r
- //\r
- // Remove the installed BootMaint HiiPackages when exit.\r
- //\r
- FreeBMPackage ();\r
-\r
- //\r
- // User chose to run the Boot Manager\r
- //\r
- CallBootManager ();\r
- \r
- //\r
- // Reinstall BootMaint HiiPackages after exiting from Boot Manager.\r
- //\r
- InitBMPackage ();\r
- break;\r
-\r
- case FRONT_PAGE_KEY_DEVICE_MANAGER:\r
-\r
- //\r
- // Display the Device Manager\r
- //\r
- do {\r
- CallDeviceManager ();\r
- } while (gCallbackKey == FRONT_PAGE_KEY_DEVICE_MANAGER);\r
- break;\r
-\r
- case FRONT_PAGE_KEY_BOOT_MAINTAIN:\r
-\r
- //\r
- // Display the Boot Maintenance Manager\r
- //\r
- BdsStartBootMaint ();\r
- break;\r
- }\r
-\r
- } while (((UINTN)gCallbackKey) != FRONT_PAGE_KEY_CONTINUE);\r
-\r
- //\r
- //Will leave browser, check any reset required change is applied? if yes, reset system\r
- //\r
- SetupResetReminder ();\r
- //\r
- // Remove the installed BootMaint HiiPackages when exit.\r
- //\r
- FreeBMPackage ();\r
-\r
-Exit:\r
- //\r
- // Automatically load current entry\r
- // Note: The following lines of code only execute when Auto boot\r
- // takes affect\r
- //\r
- PERF_END (NULL, "BdsTimeOut", "BDS", 0);\r
-}\r
-\r
-\r
-VOID \r
-BootIntoFirmwareInterface(\r
-VOID\r
-)\r
-{\r
- EFI_STATUS Status;\r
- UINTN DataSize;\r
- UINT16 Timeout; \r
- UINT64 OsIndication;\r
-\r
- \r
- OsIndication = 0;\r
- DataSize = sizeof(UINT64);\r
- Status = gRT->GetVariable (\r
- L"OsIndications",\r
- &gEfiGlobalVariableGuid,\r
- NULL,\r
- &DataSize,\r
- &OsIndication\r
- );\r
- \r
- DEBUG ((EFI_D_INFO, "OSIndication Variable Value %d\n", OsIndication));\r
- //\r
- //Goto FrontPage directly when bit EFI_OS_INDICATIONS_BOOT_TO_FW_UI in OSIndication Variable is setted.\r
- // \r
- if (!EFI_ERROR(Status) && (OsIndication != 0)) { \r
- Timeout = 0xffff;\r
- PlatformBdsEnterFrontPage (Timeout, FALSE);\r
- }\r
-}\r
-\r
-\r
-EFI_STATUS\r
-PlatformBdsConnectSimpleConsole (\r
- IN BDS_CONSOLE_CONNECT_ENTRY *PlatformConsole\r
-)\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- EFI_DEVICE_PATH_PROTOCOL *VarConout;\r
- EFI_DEVICE_PATH_PROTOCOL *VarConin;\r
- UINTN DevicePathSize;\r
-\r
-\r
- Index = 0;\r
- Status = EFI_SUCCESS;\r
- DevicePathSize = 0;\r
- VarConout = BdsLibGetVariableAndSize (\r
- L"ConOut",\r
- &gEfiGlobalVariableGuid,\r
- &DevicePathSize\r
- );\r
- VarConin = BdsLibGetVariableAndSize (\r
- L"ConIn",\r
- &gEfiGlobalVariableGuid,\r
- &DevicePathSize\r
- );\r
- if (VarConout == NULL || VarConin == NULL) {\r
- //\r
- // Have chance to connect the platform default console,\r
- // the platform default console is the minimum device group\r
- // the platform should support\r
- //\r
- while (PlatformConsole[Index].DevicePath != NULL) {\r
-\r
- //\r
- // Update the console variable with the connect type\r
- //\r
- if ((PlatformConsole[Index].ConnectType & CONSOLE_IN) == CONSOLE_IN) {\r
- BdsLibUpdateConsoleVariable (L"ConIn", PlatformConsole[Index].DevicePath, NULL);\r
- }\r
-\r
- if ((PlatformConsole[Index].ConnectType & CONSOLE_OUT) == CONSOLE_OUT) {\r
- BdsLibUpdateConsoleVariable (L"ConOut", PlatformConsole[Index].DevicePath, NULL);\r
- }\r
-\r
- if ((PlatformConsole[Index].ConnectType & STD_ERROR) == STD_ERROR) {\r
- BdsLibUpdateConsoleVariable (L"ErrOut", PlatformConsole[Index].DevicePath, NULL);\r
- }\r
-\r
- Index ++;\r
- }\r
- }\r
-\r
- //\r
- // Connect ConIn first to give keyboard time to parse hot key event.\r
- //\r
- Status = BdsLibConnectConsoleVariable (L"ConIn");\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Make sure we have at least one active VGA, and have the right\r
- // active VGA in console variable\r
- //\r
- Status = PlatformBdsForceActiveVga ();\r
-\r
- //\r
- // It seems impossible not to have any ConOut device on platform,\r
- // so we check the status here.\r
- //\r
- Status = BdsLibConnectConsoleVariable (L"ConOut");\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Timer handler to convert the key from USB.\r
-\r
- @param Event Indicates the event that invoke this function.\r
- @param Context Indicates the calling context.\r
-**/\r
-VOID\r
-EFIAPI\r
-HotKeyTimerHandler (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_INPUT_KEY Key;\r
-\r
- Status = gST->ConIn->ReadKeyStroke (gST->ConIn, &Key);\r
- if (EFI_ERROR (Status)) {\r
- return;\r
- }\r
-\r
- switch(Key.ScanCode) {\r
- case SCAN_F2:\r
- gHotKey = 0;\r
- mHotKeyPressed = TRUE;\r
- break;\r
-\r
- case SCAN_F5:\r
- gHotKey = FRONT_PAGE_KEY_DEVICE_MANAGER;\r
- mHotKeyPressed = TRUE;\r
- break;\r
-\r
- case SCAN_F7:\r
- gHotKey = FRONT_PAGE_KEY_BOOT_MANAGER;\r
- mHotKeyPressed = TRUE;\r
- break;\r
-\r
- case SCAN_F9:\r
- gHotKey = FRONT_PAGE_KEY_BOOT_MAINTAIN;\r
- mHotKeyPressed = TRUE;\r
- break;\r
- }\r
-\r
- if (mHotKeyPressed) {\r
- gBS->SetTimer (\r
- mHotKeyTimerEvent,\r
- TimerCancel,\r
- 0\r
- );\r
- gBS->CloseEvent (mHotKeyTimerEvent);\r
- mHotKeyTimerEvent = NULL;\r
- }\r
-\r
- return;\r
-}\r
-\r
-\r
-/**\r
- Callback function for SimpleTextInEx protocol install events\r
-\r
- @param Event the event that is signaled.\r
- @param Context not used here.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-HitHotkeyEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = gBS->CloseEvent(mHitHotkeyEvent);\r
- if (EFI_ERROR (Status)) {\r
- return;\r
- }\r
- Status = gBS->CreateEvent (\r
- EVT_TIMER | EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- HotKeyTimerHandler,\r
- NULL,\r
- &mHotKeyTimerEvent\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return;\r
- }\r
- Status = gBS->SetTimer (\r
- mHotKeyTimerEvent,\r
- TimerPeriodic,\r
- KEYBOARD_TIMER_INTERVAL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return;\r
- }\r
-\r
- return;\r
-}\r
-\r
-\r
-VOID\r
-EFIAPI\r
-PlatformBdsInitHotKeyEvent (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Register Protocol notify for Hotkey service\r
- //\r
- Status = gBS->CreateEvent (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_CALLBACK,\r
- HitHotkeyEvent,\r
- NULL,\r
- &mHitHotkeyEvent\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Register for protocol notifications on this event\r
- //\r
- Status = gBS->RegisterProtocolNotify (\r
- &gEfiSimpleTextInputExProtocolGuid,\r
- mHitHotkeyEvent,\r
- &mHitHotkeyRegistration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- BdsPlatform.h\r
-\r
-Abstract:\r
-\r
- Head file for BDS Platform specific code\r
-\r
---*/\r
-\r
-#ifndef _BDS_PLATFORM_H\r
-#define _BDS_PLATFORM_H\r
-\r
-#include <FrameworkDxe.h>\r
-\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/SimpleNetwork.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include <Protocol/LoadFile.h>\r
-#include <Protocol/LegacyBios.h>\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/SmmAccess2.h>\r
-#include <Protocol/DxeSmmReadyToLock.h>\r
-#include <Protocol/UserManager.h>\r
-#include <Protocol/DeferredImageLoad.h>\r
-#include <Protocol/AcpiS3Save.h>\r
-#include <Protocol/ExitPmAuth.h>\r
-#include <Protocol/MmioDevice.h>\r
-#include <Protocol/I2cBusMcg.h>\r
-#include <Protocol/I2cHostMcg.h>\r
-#include <Guid/CapsuleVendor.h>\r
-#include <Guid/MemoryTypeInformation.h>\r
-#include <Guid/GlobalVariable.h>\r
-#include <Guid/DebugAgentGuid.h>\r
-\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/GenericBdsLib.h>\r
-#include <Library/PlatformBdsLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/PrintLib.h>\r
-#include <Library/PerformanceLib.h>\r
-#include <Library/ReportStatusCodeLib.h>\r
-\r
-#include <IndustryStandard/Pci.h>\r
-\r
-extern EFI_DEVICE_PATH_PROTOCOL *gPlatformRootBridges [];\r
-extern BDS_CONSOLE_CONNECT_ENTRY gPlatformConsole [];\r
-extern EFI_DEVICE_PATH_PROTOCOL *gPlatformAllPossiblePciVgaConsole [];\r
-extern EFI_DEVICE_PATH_PROTOCOL *gPlatformConnectSequence [];\r
-extern EFI_DEVICE_PATH_PROTOCOL *gPlatformDriverOption [];\r
-extern EFI_DEVICE_PATH_PROTOCOL *gPlatformBootOption [];\r
-extern EFI_DEVICE_PATH_PROTOCOL *gUserAuthenticationDevice[];\r
-extern BDS_CONSOLE_CONNECT_ENTRY gPlatformSimpleConsole [];\r
-extern EFI_DEVICE_PATH_PROTOCOL *gPlatformSimpleBootOption [];\r
-\r
-extern BOOLEAN mEnumBootDevice;\r
-\r
-\r
-//\r
-// the short form device path for Usb keyboard\r
-//\r
-#define CLASS_HID 3\r
-#define SUBCLASS_BOOT 1\r
-#define PROTOCOL_KEYBOARD 1\r
-\r
-#define PCI_DEVICE_PATH_NODE(Func, Dev) \\r
- { \\r
- HARDWARE_DEVICE_PATH, \\r
- HW_PCI_DP, \\r
- { \\r
- (UINT8) (sizeof (PCI_DEVICE_PATH)), \\r
- (UINT8) ((sizeof (PCI_DEVICE_PATH)) >> 8) \\r
- }, \\r
- (Func), \\r
- (Dev) \\r
- }\r
-\r
-#define PNPID_DEVICE_PATH_NODE(PnpId) \\r
- { \\r
- { \\r
- ACPI_DEVICE_PATH, \\r
- ACPI_DP, \\r
- { \\r
- (UINT8) (sizeof (ACPI_HID_DEVICE_PATH)), \\r
- (UINT8) ((sizeof (ACPI_HID_DEVICE_PATH)) >> 8) \\r
- } \\r
- }, \\r
- EISA_PNP_ID((PnpId)), \\r
- 0 \\r
- }\r
-\r
-#define gUart(BaudRate, DataBits, Parity, StopBits) \\r
- { \\r
- { \\r
- MESSAGING_DEVICE_PATH, \\r
- MSG_UART_DP, \\r
- { \\r
- (UINT8) (sizeof (UART_DEVICE_PATH)), \\r
- (UINT8) ((sizeof (UART_DEVICE_PATH)) >> 8) \\r
- } \\r
- }, \\r
- 0, \\r
- (BaudRate), \\r
- (DataBits), \\r
- (Parity), \\r
- (StopBits) \\r
- }\r
-\r
-#define gPcAnsiTerminal \\r
- { \\r
- { \\r
- MESSAGING_DEVICE_PATH, \\r
- MSG_VENDOR_DP, \\r
- { \\r
- (UINT8) (sizeof (VENDOR_DEVICE_PATH)), \\r
- (UINT8) ((sizeof (VENDOR_DEVICE_PATH)) >> 8) \\r
- } \\r
- }, \\r
- DEVICE_PATH_MESSAGING_PC_ANSI \\r
- }\r
-\r
-#define gUsbKeyboardMouse \\r
- { \\r
- { \\r
- MESSAGING_DEVICE_PATH, \\r
- MSG_USB_CLASS_DP, \\r
- (UINT8) (sizeof (USB_CLASS_DEVICE_PATH)), \\r
- (UINT8) ((sizeof (USB_CLASS_DEVICE_PATH)) >> 8) \\r
- }, \\r
- 0xffff, \\r
- 0xffff, \\r
- CLASS_HID, \\r
- SUBCLASS_BOOT, \\r
- PROTOCOL_KEYBOARD \\r
- }\r
-\r
-#define gEndEntire \\r
- { \\r
- END_DEVICE_PATH_TYPE, \\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE, \\r
- { \\r
- END_DEVICE_PATH_LENGTH, \\r
- 0 \\r
- } \\r
- }\r
-\r
-#define gPciRootBridge \\r
- PNPID_DEVICE_PATH_NODE(0x0A03)\r
-\r
-#define gPnpPs2Keyboard \\r
- PNPID_DEVICE_PATH_NODE(0x0303)\r
-\r
-#define gPnp16550ComPort \\r
- PNPID_DEVICE_PATH_NODE(0x0501)\r
-\r
-#define gPciePort0Bridge \\r
- PCI_DEVICE_PATH_NODE(0, 0x1C)\r
-\r
-#define gPciePort1Bridge \\r
- PCI_DEVICE_PATH_NODE(1, 0x1C)\r
-\r
-#define gPciePort2Bridge \\r
- PCI_DEVICE_PATH_NODE(2, 0x1C)\r
-\r
-#define gPciePort3Bridge \\r
- PCI_DEVICE_PATH_NODE(3, 0x1C)\r
-\r
-#define gPciIsaBridge \\r
- PCI_DEVICE_PATH_NODE(0, 0x1f)\r
-\r
-//\r
-// Platform Root Bridge\r
-//\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_ROOT_BRIDGE_DEVICE_PATH;\r
-\r
-//\r
-// Below is the platform console device path\r
-//\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH IsaBridge;\r
- ACPI_HID_DEVICE_PATH Keyboard;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_ISA_KEYBOARD_DEVICE_PATH;\r
-\r
-typedef struct {\r
- VENDOR_DEVICE_PATH VendorDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} HII_VENDOR_DEVICE_PATH;\r
-\r
-typedef struct {\r
- USB_CLASS_DEVICE_PATH UsbClass;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} USB_CLASS_FORMAT_DEVICE_PATH;\r
-\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH OnboardVga;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_ONBOARD_VGA_DEVICE_PATH;\r
-\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH AgpBridge;\r
- PCI_DEVICE_PATH AgpDevice;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_OFFBOARD_VGA_DEVICE_PATH;\r
-\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH IsaBridge;\r
- ACPI_HID_DEVICE_PATH IsaSerial;\r
- UART_DEVICE_PATH Uart;\r
- VENDOR_DEVICE_PATH TerminalType;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_ISA_SERIAL_DEVICE_PATH;\r
-\r
-//\r
-// Below is the boot option device path\r
-//\r
-typedef struct {\r
- BBS_BBS_DEVICE_PATH LegacyHD;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} LEGACY_HD_DEVICE_PATH;\r
-\r
-//\r
-// Below is the platform IDE device path\r
-//\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH IsaBridge;\r
- ATAPI_DEVICE_PATH Ide;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_IDE_DEVICE_PATH;\r
-\r
-//\r
-// Floppy device path definition\r
-//\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH IsaBridge;\r
- ACPI_HID_DEVICE_PATH Floppy;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_FLOPPY_DEVICE_PATH;\r
-\r
-//\r
-// Below is the platform USB controller device path for\r
-// USB disk as user authentication device.\r
-//\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH PciDevice;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_USB_DEVICE_PATH;\r
-\r
-//\r
-// Debug Agent UART Console device path definition\r
-//\r
-typedef struct {\r
- VENDOR_DEVICE_PATH VendorHardware;\r
- UART_DEVICE_PATH Uart;\r
- VENDOR_DEVICE_PATH TerminalType;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} VENDOR_UART_DEVICE_PATH;\r
-\r
-//\r
-// Below is the platform PCI device path\r
-//\r
-typedef struct {\r
- ACPI_HID_DEVICE_PATH PciRootBridge;\r
- PCI_DEVICE_PATH PciDevice;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} PLATFORM_PCI_DEVICE_PATH;\r
-\r
-typedef enum {\r
- PMIC_Equal = 0, // = 0\r
- PMIC_Greater_Than, // > 1\r
- PMIC_Smaller_Than, // < 2\r
- PMIC_Greater_Equal, // >= 3\r
- PMIC_Smaller_Equal, // <= 4\r
- PMIC_Any // don't care 5\r
-} PMIC_Condition_list;\r
-\r
-typedef enum {\r
- PMIC_White_List = 0, //White list\r
- PMIC_Black_List = 1 //Black list\r
-} PMIC_Compliance_mode;\r
-\r
-typedef struct {\r
- UINT8 Cond_Choice; // PMIC_Condition_list\r
- UINT8 Cond_Number; // the number\r
-}PMIC_Condition_Item;\r
-\r
-typedef struct {\r
- PMIC_Condition_Item PMIC_BoardID;\r
- PMIC_Condition_Item PMIC_FabID;\r
- PMIC_Condition_Item Soc_Stepping;//define PMIC type, 1:Dialog , 2:Rohm\r
- PMIC_Condition_Item PMIC_VendID;\r
- PMIC_Condition_Item PMIC_RevID;\r
- PMIC_Compliance_mode mode; //if 1, blacklist; if 0, white list.\r
-} PMIC_Compliance_Item;\r
-\r
-//\r
-// Platform BDS Functions\r
-//\r
-VOID\r
-PlatformBdsGetDriverOption (\r
- IN LIST_ENTRY *BdsDriverLists\r
- );\r
-\r
-VOID\r
-PlatformBdsPredictBootOption (\r
- IN LIST_ENTRY *BdsBootOptionList\r
- );\r
-\r
-EFI_STATUS\r
-PlatformBdsShowProgress (\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL TitleForeground,\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL TitleBackground,\r
- CHAR16 *Title,\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL ProgressColor,\r
- UINTN Progress,\r
- UINTN PreviousValue\r
- );\r
-\r
-VOID\r
-PlatformBdsConnectSequence (\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-PlatformBdsConnectConsole (\r
- IN BDS_CONSOLE_CONNECT_ENTRY *PlatformConsole\r
- );\r
-\r
-EFI_STATUS\r
-PlatformBdsNoConsoleAction (\r
- VOID\r
- );\r
-\r
-VOID\r
-PlatformBdsEnterFrontPage (\r
- IN UINT16 TimeoutDefault,\r
- IN BOOLEAN ConnectAllHappened\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-PlatformBdsUserIdentify (\r
- OUT EFI_USER_PROFILE_HANDLE *User,\r
- OUT BOOLEAN *DeferredImage\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-PlatformBdsConnectAuthDevice (\r
- VOID\r
- );\r
-\r
-VOID\r
-PlatformBdsEnterFrontPageWithHotKey (\r
- IN UINT16 TimeoutDefault,\r
- IN BOOLEAN ConnectAllHappened\r
- );\r
-\r
- EFI_STATUS\r
- ShowProgress (\r
- IN UINT16 TimeoutDefault\r
- );\r
-\r
- EFI_STATUS\r
- InitializeFrontPage (\r
- IN BOOLEAN InitializeHiiData\r
- );\r
-\r
- VOID\r
- UpdateFrontPageStrings (\r
- VOID\r
- );\r
- \r
- \r
- EFI_STATUS\r
- InitBMPackage (\r
- VOID\r
- );\r
- \r
- \r
- VOID\r
- FreeBMPackage (\r
- VOID\r
- );\r
- \r
- \r
- EFI_STATUS\r
- CallFrontPage (\r
- VOID\r
- );\r
-\r
-\r
- VOID\r
- CallBootManager (\r
- VOID\r
- );\r
-\r
-VOID\r
-CallDeviceManager (\r
- VOID\r
- );\r
-\r
-VOID\r
-BdsStartBootMaint (\r
- VOID\r
- );\r
-\r
-CHAR16 *\r
-GetStringById (\r
- IN EFI_STRING_ID Id\r
- );\r
-\r
-EFI_STATUS\r
-WaitForSingleEvent (\r
- IN EFI_EVENT Event,\r
- IN UINT64 Timeout OPTIONAL\r
- );\r
-\r
-EFI_STATUS\r
-BdsLibDeleteOptionFromHandle (\r
- IN EFI_HANDLE Handle\r
- );\r
-\r
-EFI_STATUS\r
-BdsDeleteAllInvalidEfiBootOption (\r
- VOID\r
- );\r
-\r
-\r
-#define ONE_SECOND 10000000\r
-#define FRONT_PAGE_KEY_CONTINUE 0x1000\r
-#define FRONT_PAGE_KEY_LANGUAGE 0x1234\r
-#define FRONT_PAGE_KEY_BOOT_MANAGER 0x1064\r
-#define FRONT_PAGE_KEY_DEVICE_MANAGER 0x8567\r
-#define FRONT_PAGE_KEY_BOOT_MAINTAIN 0x9876\r
-\r
-#define PORT_A_DVO 0 // ; DVO A\r
-#define PORT_B_DVO 1 // ; DVO B\r
-#define PORT_C_DVO 2 // ; DVO C\r
-#define PORT_D_DVO 3 // ; DVO D\r
-#define PORT_LVDS 4 // ; Integrated LVDS port\r
-#define PORT_ANALOG_TV 5 // ; Integrated TV port\r
-#define PORT_CRT 6 // ; integrated Analog port\r
-#define PORT_B_DP 7 // ; DisplayPort B\r
-#define PORT_C_DP 8 // ; DisplayPort C\r
-#define PORT_D_DP 9 // ; DisplayPort D\r
-#define PORT_A_DP 10 // ; DisplayPort A (for eDP on ILK)\r
-#define PORT_B_HDMI 11 // ; HDMI B\r
-#define PORT_C_HDMI 12 // ; HDMI C\r
-#define PORT_D_HDMI 13 // ; HDMI D\r
-#define PORT_B_DVI 14 // ; DVI B\r
-#define PORT_C_DVI 15 // ; DVI C\r
-#define PORT_D_DVI 16 // ; DVI D\r
-#define PORT_MIPI_A 21 // ; MIPI\r
-#define PORT_MIPI_B 22\r
-#define PORT_MIPI_C 23\r
-\r
-\r
-extern BOOLEAN gConnectAllHappened;\r
-extern UINTN gCallbackKey;\r
-\r
-VOID\r
-BdsBootDeviceSelect (\r
- VOID\r
-);\r
-VOID FastBoot(VOID);\r
-\r
-extern BOOLEAN mModeInitialized;\r
-\r
-//\r
-// Boot video resolution and text mode.\r
-//\r
-extern UINT32 mBootHorizontalResolution ;\r
-extern UINT32 mBootVerticalResolution ;\r
-extern UINT32 mBootTextModeColumn ;\r
-extern UINT32 mBootTextModeRow ;\r
-\r
-//\r
-// BIOS setup video resolution and text mode.\r
-//\r
-extern UINT32 mSetupTextModeColumn ;\r
-extern UINT32 mSetupTextModeRow ;\r
-extern UINT32 mSetupHorizontalResolution ;\r
-extern UINT32 mSetupVerticalResolution ;\r
-extern EFI_STATUS BdsSetConsoleMode (BOOLEAN);\r
-#endif // _BDS_PLATFORM_H\r
+++ /dev/null
-#/** @file\r
-# Component name for module PlatformBootManagerLib\r
-#\r
-# Copyright (c) 2008 - 2019, Intel Corporation. All rights reserved.<BR>\r
-#\r
-\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-#\r
-\r
-#\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformBdsLib\r
- FILE_GUID = A6BC385D-59E5-4b77-87D7-200ABAA83C15\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformBootManagerLib|DXE_DRIVER\r
- EDK_RELEASE_VERSION = 0x00020000\r
- EFI_SPECIFICATION_VERSION = 0x0002000A\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- BdsPlatform.c\r
- BdsPlatform.h\r
- PlatformData.c\r
- PlatformBdsStrings.uni\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- ShellPkg/ShellPkg.dec\r
- CryptoPkg/CryptoPkg.dec\r
- SecurityPkg/SecurityPkg.dec\r
- SignedCapsulePkg/SignedCapsulePkg.dec\r
- SourceLevelDebugPkg/SourceLevelDebugPkg.dec\r
-\r
-[LibraryClasses]\r
- DxeServicesTableLib\r
- BaseLib\r
- MemoryAllocationLib\r
- UefiBootServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- BaseMemoryLib\r
- DebugLib\r
- PcdLib\r
- GenericBdsLib\r
- DevicePathLib\r
- NetLib\r
- UefiLib\r
- HobLib\r
- PciLib\r
- PrintLib\r
- BaseCryptLib\r
-# TcgPhysicalPresenceLib\r
- Tcg2PhysicalPresenceLib \r
- FileHandleLib\r
- S3BootScriptLib\r
- SerialPortLib\r
- CapsuleLib\r
-\r
-[Protocols]\r
- gEfiFirmwareVolume2ProtocolGuid\r
- gEfiSimpleNetworkProtocolGuid\r
- gEfiLoadFileProtocolGuid\r
- gEfiPciIoProtocolGuid\r
- gEfiSmmAccess2ProtocolGuid\r
- gEfiDxeSmmReadyToLockProtocolGuid\r
- gEfiUserManagerProtocolGuid\r
- gEfiDeferredImageLoadProtocolGuid\r
- gEfiAcpiS3SaveProtocolGuid\r
- gEfiSpiProtocolGuid ## PROTOCOL CONSUMES\r
- gExitPmAuthProtocolGuid\r
- gEfiTdtOperationProtocolGuid\r
- gEfiGlobalNvsAreaProtocolGuid\r
- gEfiMmioDeviceProtocolGuid\r
- gEfiI2cMasterProtocolGuid\r
- gEfiI2cHostProtocolGuid\r
- gEsrtManagementProtocolGuid\r
-\r
-[Guids]\r
- gEfiMemoryTypeInformationGuid\r
- gEfiCapsuleVendorGuid\r
- gEfiGlobalVariableGuid\r
- gEfiNormalSetupGuid\r
- gEfiPartTypeSystemPartGuid\r
- gEfiEndOfDxeEventGroupGuid\r
- gUefiShellFileGuid\r
-\r
-[Pcd]\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiRsa2048Sha256TestPublicKeyFileGuid\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiPkcs7TestPublicKeyFileGuid\r
- gEfiSecurityPkgTokenSpaceGuid.PcdRsa2048Sha256PublicKeyBuffer\r
- gEfiSecurityPkgTokenSpaceGuid.PcdPkcs7CertBuffer\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdTestKeyUsed\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Base\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoveryBase\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvShellBase\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvShellSize\r
- gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdLogoFile\r
- gPlatformModuleTokenSpaceGuid.PcdIFWISigBaseAddress\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConOutRow\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConOutColumn\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVideoHorizontalResolution\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVideoVerticalResolution\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupConOutColumn\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupConOutRow\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupVideoHorizontalResolution\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupVideoVerticalResolution\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBootState\r
+++ /dev/null
-///** @file\r
-// \r
-// String definitions for Boot Option description.\r
-// \r
-// Copyright (c) 2010 - 2011, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-// \r
-//**/\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-#langdef fr-FR "Français"\r
-\r
-#string STR_DESCRIPTION_FLOPPY #language en-US "EFI Floppy"\r
- #language fr-FR "fr-FR: EFI Floppy"\r
-#string STR_DESCRIPTION_CD_DVD #language en-US "EFI DVD/CDROM"\r
- #language fr-FR "fr-FR: EFI DVD/CDROM"\r
-#string STR_DESCRIPTION_HARDDRIVE #language en-US "EFI Hard Drive"\r
- #language fr-FR "fr-FR: EFI Hard Drive"\r
-#string STR_DESCRIPTION_USB #language en-US "EFI USB Device"\r
- #language fr-FR "fr-FR: EFI USB Device"\r
-#string STR_DESCRIPTION_SCSI #language en-US "EFI SCSI Device"\r
- #language fr-FR "fr-FR: EFI SCSI Device"\r
-#string STR_DESCRIPTION_MISC #language en-US "EFI Misc Device"\r
- #language fr-FR "fr-FR: EFI Misc Device"\r
-#string STR_DESCRIPTION_NETWORK #language en-US "EFI Network"\r
- #language fr-FR "fr-FR: EFI Network"\r
-#string STR_DESCRIPTION_NON_BLOCK #language en-US "EFI Non-Block Boot Device"\r
- #language fr-FR "fr-FR: EFI Non-Block Boot Device"\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- PlatformData.c\r
-\r
-Abstract:\r
-\r
- Defined the platform specific device path which will be used by\r
- platform Bbd to perform the platform policy connect.\r
-\r
---*/\r
-\r
-#include "BdsPlatform.h"\r
-\r
-//\r
-// Predefined platform default time out value\r
-//\r
-UINT16 gPlatformBootTimeOutDefault = 10;\r
-\r
-//\r
-// Predefined platform root bridge\r
-//\r
-PLATFORM_ROOT_BRIDGE_DEVICE_PATH gPlatformRootBridge0 = {\r
- gPciRootBridge,\r
- gEndEntire\r
-};\r
-\r
-EFI_DEVICE_PATH_PROTOCOL* gPlatformRootBridges [] = {\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gPlatformRootBridge0,\r
- NULL\r
-};\r
-\r
-//\r
-// Platform specific ISA keyboard device path\r
-//\r
-PLATFORM_ISA_KEYBOARD_DEVICE_PATH gIsaKeyboardDevicePath = {\r
- gPciRootBridge,\r
- gPciIsaBridge,\r
- gPnpPs2Keyboard,\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Platform specific on chip PCI VGA device path\r
-//\r
-PLATFORM_ONBOARD_VGA_DEVICE_PATH gOnChipPciVgaDevicePath = {\r
- gPciRootBridge,\r
- PCI_DEVICE_PATH_NODE(0, 0x2),\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Platform specific plug in PCI VGA device path\r
-//\r
-PLATFORM_OFFBOARD_VGA_DEVICE_PATH gPlugInPciVgaDevicePath = {\r
- gPciRootBridge,\r
- PCI_DEVICE_PATH_NODE(0, 0x1),\r
- PCI_DEVICE_PATH_NODE(0, 0x0),\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Platform specific ISA serial device path\r
-//\r
-PLATFORM_ISA_SERIAL_DEVICE_PATH gIsaSerialDevicePath = {\r
- gPciRootBridge,\r
- gPciIsaBridge,\r
- gPnp16550ComPort,\r
- gUart(115200, 8, 1, 1),\r
- gPcAnsiTerminal,\r
- gEndEntire\r
-};\r
-\r
-\r
-//\r
-// Platform specific Button Array device path\r
-//\r
-HII_VENDOR_DEVICE_PATH gHiiVendorDevicePath0 = {\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH,\r
- HW_VENDOR_DP,\r
- {\r
- (UINT8) (sizeof (VENDOR_DEVICE_PATH)),\r
- (UINT8) ((sizeof (VENDOR_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
-\r
- //\r
- // {C8752FDE-B5C8-4528-897D-6920FE771E38}\r
- //\r
- { 0xC8752FDE, 0xB5C8, 0x4528, { 0x89, 0x7D, 0x69, 0x20, 0xFE, 0x77, 0x1E, 0x38 } }\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- {\r
- (UINT8) (END_DEVICE_PATH_LENGTH),\r
- (UINT8) ((END_DEVICE_PATH_LENGTH) >> 8)\r
- }\r
- }\r
-};\r
-\r
-USB_CLASS_FORMAT_DEVICE_PATH gUsbClassKeyboardDevicePath = {\r
- gUsbKeyboardMouse,\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Debug Agent UART Console device path \r
-//\r
-VENDOR_UART_DEVICE_PATH gDebugAgentUartDevicePath = {\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH,\r
- HW_VENDOR_DP,\r
- {\r
- (UINT8) (sizeof (VENDOR_DEVICE_PATH)),\r
- (UINT8) ((sizeof (VENDOR_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- EFI_DEBUG_AGENT_GUID,\r
- },\r
- {\r
- {\r
- MESSAGING_DEVICE_PATH,\r
- MSG_UART_DP,\r
- {\r
- (UINT8) (sizeof (UART_DEVICE_PATH)),\r
- (UINT8) ((sizeof (UART_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- 0, // Reserved\r
- 0, // BaudRate - Default\r
- 0, // DataBits - Default\r
- 0, // Parity - Default\r
- 0, // StopBits - Default\r
- },\r
- {\r
- {\r
- MESSAGING_DEVICE_PATH,\r
- MSG_VENDOR_DP,\r
- {\r
- (UINT8)(sizeof (VENDOR_DEVICE_PATH)),\r
- (UINT8)((sizeof (VENDOR_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- DEVICE_PATH_MESSAGING_PC_ANSI\r
- },\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Predefined platform default console device path\r
-//\r
-BDS_CONSOLE_CONNECT_ENTRY gPlatformConsole [] = {\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gIsaSerialDevicePath, CONSOLE_ALL},\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gHiiVendorDevicePath0, CONSOLE_IN},\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gIsaKeyboardDevicePath, CONSOLE_IN},\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gDebugAgentUartDevicePath, CONSOLE_ALL},\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gUsbClassKeyboardDevicePath, CONSOLE_IN},\r
- {NULL, 0}\r
-};\r
-\r
-//\r
-// All the possible platform PCI VGA device path\r
-//\r
-EFI_DEVICE_PATH_PROTOCOL* gPlatformAllPossiblePciVgaConsole [] = {\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gOnChipPciVgaDevicePath,\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gPlugInPciVgaDevicePath,\r
- NULL\r
-};\r
-\r
-//\r
-// Legacy hard disk boot option\r
-//\r
-LEGACY_HD_DEVICE_PATH gLegacyHd = {\r
- {\r
- BBS_DEVICE_PATH,\r
- BBS_BBS_DP,\r
- (UINT8)(sizeof(BBS_BBS_DEVICE_PATH)),\r
- (UINT8)((sizeof(BBS_BBS_DEVICE_PATH)) >> 8),\r
- BBS_TYPE_HARDDRIVE,\r
- 0,\r
- 0\r
- },\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Legacy cdrom boot option\r
-//\r
-LEGACY_HD_DEVICE_PATH gLegacyCdrom = {\r
- {\r
- BBS_DEVICE_PATH,\r
- BBS_BBS_DP,\r
- (UINT8)(sizeof(BBS_BBS_DEVICE_PATH)),\r
- (UINT8)((sizeof(BBS_BBS_DEVICE_PATH)) >> 8),\r
- BBS_TYPE_CDROM,\r
- 0,\r
- 0\r
- },\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Predefined platform specific perdict boot option\r
-//\r
-EFI_DEVICE_PATH_PROTOCOL* gPlatformBootOption [] = {\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gLegacyHd,\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gLegacyCdrom,\r
- NULL\r
-};\r
-\r
-//\r
-// Predefined platform specific driver option\r
-//\r
-EFI_DEVICE_PATH_PROTOCOL* gPlatformDriverOption [] = {\r
- NULL\r
-};\r
-\r
-//\r
-// Predefined platform connect sequence\r
-//\r
-EFI_DEVICE_PATH_PROTOCOL* gPlatformConnectSequence [] = {\r
- (EFI_DEVICE_PATH_PROTOCOL *)&gPlatformRootBridge0, // Force PCI enumer before Legacy OpROM shadow\r
- NULL\r
-};\r
-\r
-//\r
-// Platform specific USB controller device path\r
-//\r
-PLATFORM_USB_DEVICE_PATH gUsbDevicePath0 = {\r
- gPciRootBridge,\r
- PCI_DEVICE_PATH_NODE(0, 0x1D),\r
- gEndEntire\r
-};\r
-\r
-PLATFORM_USB_DEVICE_PATH gUsbDevicePath1 = {\r
- gPciRootBridge,\r
- PCI_DEVICE_PATH_NODE(1, 0x1D),\r
- gEndEntire\r
-};\r
-\r
-PLATFORM_USB_DEVICE_PATH gUsbDevicePath2 = {\r
- gPciRootBridge,\r
- PCI_DEVICE_PATH_NODE(2, 0x1D),\r
- gEndEntire\r
-};\r
-\r
-PLATFORM_USB_DEVICE_PATH gUsbDevicePath3 = {\r
- gPciRootBridge,\r
- PCI_DEVICE_PATH_NODE(3, 0x1D),\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Predefined platform device path for user authtication\r
-//\r
-EFI_DEVICE_PATH_PROTOCOL* gUserAuthenticationDevice[] = {\r
- //\r
- // Predefined device path for secure card (USB disk).\r
- //\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gUsbDevicePath0,\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gUsbDevicePath1,\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gUsbDevicePath2,\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gUsbDevicePath3,\r
- NULL\r
-};\r
-\r
-//\r
-// Predefined platform console device path\r
-//\r
-BDS_CONSOLE_CONNECT_ENTRY gPlatformSimpleConsole [] = {\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gOnChipPciVgaDevicePath, CONSOLE_OUT},\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gIsaSerialDevicePath, CONSOLE_ALL},\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gHiiVendorDevicePath0, CONSOLE_IN},\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gDebugAgentUartDevicePath, CONSOLE_ALL},\r
- {(EFI_DEVICE_PATH_PROTOCOL*)&gUsbClassKeyboardDevicePath, CONSOLE_IN},\r
- {NULL, 0}\r
-};\r
-\r
-//\r
-// eMMC device at BDF(0x0, 0x17, 0x0)\r
-//\r
-PLATFORM_PCI_DEVICE_PATH gEmmcBootDevPath0 = {\r
- gPciRootBridge,\r
- PCI_DEVICE_PATH_NODE (0x00, 0x10),\r
- gEndEntire\r
-};\r
-\r
-//\r
-// Predefined platform specific perdict boot option\r
-//\r
-EFI_DEVICE_PATH_PROTOCOL* gPlatformSimpleBootOption [] = {\r
- (EFI_DEVICE_PATH_PROTOCOL*)&gEmmcBootDevPath0,\r
- NULL\r
-};\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- CmosTable.h\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#include <Base.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PlatformCmosLib.h>\r
-#include "CmosMap.h"\r
-#include <PchAccess.h>\r
-#include "PlatformBaseAddresses.h"\r
-\r
-#define DEFAULT_VALUE 0\r
-#define DEFAULT_ATTRIBUTES 0\r
-#define EXCLUDE_FROM_CHECKSUM CMOS_ATTRIBUTE_EXCLUDE_FROM_CHECKSUM\r
-\r
-#define CMOS_DEBUG_PRINT_LEVEL_DEFAULT_VALUE 0x46 // EFI_D_WARN|EFI_D_INFO|EFI_D_LOAD\r
-#define CMOS_DEBUG_PRINT_LEVEL_3_DEFAULT_VALUE 0x80 // EFI_D_ERROR\r
-\r
-//\r
-// Add the CMOS entry below\r
-//\r
-CMOS_ENTRY mCmosTable[] = {\r
-{ CPU_HT_POLICY, CPU_HT_POLICY_ENABLED, EXCLUDE_FROM_CHECKSUM },\r
-{ TPM_POLICY, TPM_POLICY_ENABLED, DEFAULT_ATTRIBUTES },\r
-{ CMOS_LCDPANELTYPE_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_LCDPANELSCALING_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_IGDBOOTTYPE_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_BACKLIGHT_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_LFP_PANEL_COLOR_DEPTH_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_EDP_ACTIVE_LFP_CONFIG_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_PRIMARY_DISPLAY_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_IGD_DISPLAY_PIPE_B_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_SDVOPANELTYPE_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_PLATFORM_RESET_OS, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_CPU_BSP_SELECT, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_CPU_RATIO_OFFSET, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_ICH_PORT80_OFFSET, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ CMOS_MAXRATIO_CONFIG_REG, DEFAULT_VALUE, DEFAULT_ATTRIBUTES },\r
-{ RTC_ADDRESS_CENTURY, RTC_ADDRESS_CENTURY_DEFAULT, CMOS_ATTRIBUTE_EXCLUDE_FROM_CHECKSUM },\r
-{ CMOS_POST_CODE_BREAK_REG, DEFAULT_VALUE, EXCLUDE_FROM_CHECKSUM },\r
-{ CMOS_POST_CODE_BREAK_1_REG, DEFAULT_VALUE, EXCLUDE_FROM_CHECKSUM },\r
-{ CMOS_POST_CODE_BREAK_2_REG, DEFAULT_VALUE, EXCLUDE_FROM_CHECKSUM },\r
-{ CMOS_POST_CODE_BREAK_3_REG, DEFAULT_VALUE, EXCLUDE_FROM_CHECKSUM },\r
-{ CMOS_DEBUG_PRINT_LEVEL_REG, CMOS_DEBUG_PRINT_LEVEL_DEFAULT_VALUE, EXCLUDE_FROM_CHECKSUM },\r
-{ CMOS_DEBUG_PRINT_LEVEL_1_REG, DEFAULT_VALUE, EXCLUDE_FROM_CHECKSUM },\r
-{ CMOS_DEBUG_PRINT_LEVEL_2_REG, DEFAULT_VALUE, EXCLUDE_FROM_CHECKSUM },\r
-{ CMOS_DEBUG_PRINT_LEVEL_3_REG, CMOS_DEBUG_PRINT_LEVEL_3_DEFAULT_VALUE, EXCLUDE_FROM_CHECKSUM },\r
-};\r
-\r
-/**\r
- Funtion to return platform CMOS entry.\r
-\r
- @param [out] CmosEntry Platform CMOS entry.\r
-\r
- @param [out] CmosEntryCount Number of platform CMOS entry.\r
-\r
- @return Status.\r
-**/\r
-RETURN_STATUS\r
-EFIAPI\r
-GetPlatformCmosEntry (\r
- OUT CMOS_ENTRY **CmosEntry,\r
- OUT UINTN *CmosEntryCount\r
- )\r
-{\r
- *CmosEntry = mCmosTable;\r
- *CmosEntryCount = sizeof(mCmosTable)/sizeof(mCmosTable[0]);\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-/**\r
- Function to check if Battery lost or CMOS cleared.\r
-\r
- @reval TRUE Battery is always present.\r
- @reval FALSE CMOS is cleared.\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-CheckCmosBatteryStatus (\r
- VOID\r
- )\r
-{\r
- //\r
- // Check if the CMOS battery is present\r
- // Checks RTC_PWR_STS bit in the GEN_PMCON_1 register\r
- //\r
-\r
- if ((MmioRead8 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1) & B_PCH_PMC_GEN_PMCON_RTC_PWR_STS) == 0) {\r
- return TRUE;\r
- } else {\r
- return FALSE;\r
- }\r
-}\r
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformCmosLib\r
- FILE_GUID = ECA883EF-0CBE-40b6-84BC-FA4A709782F7\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformCmosLib\r
-\r
-[Sources]\r
- PlatformCmosLib.c\r
-\r
-[LibraryClasses]\r
- IoLib\r
-\r
-[Packages]\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-#include "PiPei.h"\r
-#include <Library/HobLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Guid/MemoryConfigData.h>\r
-#include <PlatformFspLib.h>\r
-\r
-EFI_STATUS\r
-PlatformHobCreateFromFsp (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- VOID *HobList\r
- )\r
-{\r
- VOID *HobData;\r
- VOID *NewHobData;\r
- UINTN DataSize;\r
-\r
- //\r
- // Other hob, todo: put this into FspWrapPlatformLib\r
- //\r
- if ((HobList = GetNextGuidHob (&gEfiMemoryConfigDataGuid, HobList)) != NULL) {\r
- HobData = GET_GUID_HOB_DATA (HobList);\r
- DataSize = GET_GUID_HOB_DATA_SIZE(HobList);\r
- DEBUG((EFI_D_ERROR, "gEfiMemoryConfigDataGuid Hob found: 0x%x.\n", DataSize));\r
-\r
- NewHobData = BuildGuidHob (&gEfiMemoryConfigDataGuid, DataSize);\r
- (*PeiServices)->CopyMem (\r
- NewHobData,\r
- HobData,\r
- DataSize\r
- );\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 2014 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-# FSP Platform HOB Library\r
-#\r
-#\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformFspLib\r
- FILE_GUID = 1305A712-33A6-4fa7-BA59-AEAC3362931A\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = PlatformFspLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- PlatformFspLib.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- IntelFspWrapperPkg/IntelFspWrapperPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- DebugLib\r
- HobLib\r
-\r
-[Guids]\r
- gEfiMemoryConfigDataGuid\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2007 - 2019, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- IdeBus.h\r
-\r
-Abstract:\r
-\r
- System reset Library Services. This library class provides a set of\r
- methods to reset whole system with manipulate ICH.\r
-\r
-**/\r
-\r
-\r
-#include <Base.h>\r
-\r
-\r
-#include <Library/ResetSystemLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PciLib.h>\r
-\r
-#include "PchRegs.h"\r
-#include "Rsci.h"\r
-#include "Platform.h"\r
-\r
-#define RESET_GENERATOR_PORT R_PCH_RST_CNT\r
-\r
-VOID\r
-EFIAPI\r
-PlatformResetHook (\r
- UINT8 ResetType\r
- )\r
-{\r
- //\r
- // Platform need to save OS reset request/types for next Android boot\r
- //\r
- IoWrite8 (0x72, CMOS_RESET_TYPE_BY_OS);\r
- IoWrite8 (0x73, ResetType);\r
-}\r
-\r
-/**\r
- Calling this function causes a system-wide reset. This sets\r
- all circuitry within the system to its initial state. This type of reset\r
- is asynchronous to system operation and operates without regard to\r
- cycle boundaries.\r
-\r
- System reset should not return, if it returns, it means the system does\r
- not support cold reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetCold (\r
- VOID\r
- )\r
-{\r
- PlatformResetHook(COLD_RESET);\r
- IoWrite8 (RESET_GENERATOR_PORT, 0x2);\r
- IoWrite8 (RESET_GENERATOR_PORT, 0x6);\r
-}\r
-\r
-/**\r
- Calling this function causes a system-wide initialization. The processors\r
- are set to their initial state, and pending cycles are not corrupted.\r
-\r
- System reset should not return, if it returns, it means the system does\r
- not support warm reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetWarm (\r
- VOID\r
- )\r
-{\r
- PlatformResetHook(WARM_RESET);\r
- IoWrite8 (RESET_GENERATOR_PORT, 0x0);\r
- IoWrite8 (RESET_GENERATOR_PORT, 0x4);\r
-}\r
-\r
-/**\r
- Calling this function causes the system to enter a power state equivalent\r
- to the ACPI G2/S5 or G3 states.\r
-\r
- System shutdown should not return, if it returns, it means the system does\r
- not support shut down reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetShutdown (\r
- VOID\r
- )\r
-{\r
- UINT16 PchPmioBase;\r
- UINT16 Data16;\r
- UINT32 Data32;\r
-\r
- PchPmioBase = (UINT16) (PciRead16 (PCI_LIB_ADDRESS(0, PCI_DEVICE_NUMBER_PCH_LPC, 0, R_PCH_LPC_ACPI_BASE)) & ~BIT0);\r
-\r
- //\r
- // Then, GPE0_EN should be disabled to avoid any GPI waking up the system from S5\r
- //\r
- Data16 = 0;\r
- IoWrite16 (\r
- (UINTN)(PchPmioBase + R_PCH_ACPI_GPE0a_EN),\r
- (UINT16)Data16\r
- );\r
-\r
- //\r
- // Clear Sleep SMI Status\r
- //\r
- IoWrite16 (PchPmioBase + R_PCH_SMI_STS,\r
- (UINT16)(IoRead16 (PchPmioBase + R_PCH_SMI_STS) | B_PCH_SMI_STS_ON_SLP_EN));\r
- //\r
- // Clear Sleep Type Enable\r
- //\r
- IoWrite16 (PchPmioBase + R_PCH_SMI_EN,\r
- (UINT16)(IoRead16 (PchPmioBase + R_PCH_SMI_EN) & (~B_PCH_SMI_EN_ON_SLP_EN)));\r
- //\r
- // Clear Power Button Status\r
- //\r
- IoWrite16(PchPmioBase + R_PCH_ACPI_PM1_STS, B_PCH_ACPI_PM1_STS_PWRBTN);\r
-\r
- //\r
- // Secondly, Power Button Status bit must be cleared\r
- //\r
- // Write a "1" to bit[8] of power button status register at\r
- // (ABASE + PM1_STS) to clear this bit\r
- // Clear it through SMI Status register\r
- //\r
- Data16 = B_PCH_SMI_STS_PM1_STS_REG;\r
- IoWrite16 ((UINTN) (PchPmioBase + R_PCH_SMI_STS), Data16);\r
-\r
- //\r
- // Finally, transform system into S5 sleep state\r
- //\r
- Data32 = IoRead32 ((UINTN) (PchPmioBase + R_PCH_ACPI_PM1_CNT));\r
-\r
- Data32 = (UINT32) ((Data32 &~(B_PCH_ACPI_PM1_CNT_SLP_TYP + B_PCH_ACPI_PM1_CNT_SLP_EN)) | V_PCH_ACPI_PM1_CNT_S5);\r
-\r
- IoWrite32 ((UINTN) (PchPmioBase + R_PCH_ACPI_PM1_CNT), Data32);\r
-\r
- Data32 = Data32 | B_PCH_ACPI_PM1_CNT_SLP_EN;\r
-\r
- IoWrite32 ((UINTN) (PchPmioBase + R_PCH_ACPI_PM1_CNT), Data32);\r
-\r
- return;\r
-}\r
-\r
-/**\r
- Calling this function causes the system to enter a power state for capsule\r
- update.\r
-\r
- Reset update should not return, if it returns, it means the system does\r
- not support capsule update.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EnterS3WithImmediateWake (\r
- VOID\r
- )\r
-{\r
- ASSERT (FALSE);\r
-}\r
-\r
-/**\r
- This function causes a systemwide reset. The exact type of the reset is\r
- defined by the EFI_GUID that follows the Null-terminated Unicode string passed\r
- into ResetData. If the platform does not recognize the EFI_GUID in ResetData\r
- the platform must pick a supported reset type to perform.The platform may\r
- optionally log the parameters from any non-normal reset that occurs.\r
-\r
- @param[in] DataSize The size, in bytes, of ResetData.\r
- @param[in] ResetData The data buffer starts with a Null-terminated string,\r
- followed by the EFI_GUID.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetPlatformSpecific (\r
- IN UINTN DataSize,\r
- IN VOID *ResetData\r
- )\r
-{\r
- ResetCold ();\r
-}\r
-\r
-/**\r
- The ResetSystem function resets the entire platform.\r
-\r
- @param[in] ResetType The type of reset to perform.\r
- @param[in] ResetStatus The status code for the reset.\r
- @param[in] DataSize The size, in bytes, of ResetData.\r
- @param[in] ResetData For a ResetType of EfiResetCold, EfiResetWarm, or EfiResetShutdown\r
- the data buffer starts with a Null-terminated string, optionally\r
- followed by additional binary data. The string is a description\r
- that the caller may use to further indicate the reason for the\r
- system reset.\r
-**/\r
-VOID\r
-EFIAPI\r
-ResetSystem (\r
- IN EFI_RESET_TYPE ResetType,\r
- IN EFI_STATUS ResetStatus,\r
- IN UINTN DataSize,\r
- IN VOID *ResetData OPTIONAL\r
- )\r
-{\r
- switch (ResetType) {\r
- case EfiResetWarm:\r
- ResetWarm ();\r
- break;\r
-\r
- case EfiResetCold:\r
- ResetCold ();\r
- break;\r
-\r
- case EfiResetShutdown:\r
- ResetShutdown ();\r
- return;\r
-\r
- case EfiResetPlatformSpecific:\r
- ResetPlatformSpecific (DataSize, ResetData);\r
- return;\r
-\r
- default:\r
- return;\r
- }\r
-}\r
+++ /dev/null
-#/** @file\r
-# Component description file for Intel Ich7 Reset System Library.\r
-#\r
-# Reset System Library that layers on top of the I/O Library to directly\r
-# access a standard SMBUS host controller.\r
-# Copyright (c) 2007 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = ResetSystemLib\r
- FILE_GUID = D4FF05AA-3C7D-4b8a-A1EE-AA5EFA0B1732\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = ResetSystemLib\r
- EDK_RELEASE_VERSION = 0x00020000\r
- EFI_SPECIFICATION_VERSION = 0x00020000\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources.common]\r
- ResetSystemLib.c\r
-\r
-\r
-[Packages]\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- IoLib\r
- BaseLib\r
- DebugLib\r
- PciLib\r
+++ /dev/null
-/** @file
- Header file of Serial port hardware definition.
-
- Copyright (c) 2006 - 2017, Intel Corporation. All rights reserved.<BR>
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent
-
-**/
-
-#ifndef __PLATFORM_SERIAL_PORT_LIB_H_
-#define __PLATFORM_SERIAL_PORT_LIB_H_
-
-#include <Base.h>
-#include <Library/BaseLib.h>
-#include <Library/IoLib.h>
-#include <Library/PcdLib.h>
-#include <Library/SerialPortLib.h>
-
-//
-// UART Register Offsets
-//
-#define BAUD_LOW_OFFSET 0x00
-#define BAUD_HIGH_OFFSET 0x01
-#define IER_OFFSET 0x01
-#define LCR_SHADOW_OFFSET 0x01
-#define FCR_SHADOW_OFFSET 0x02
-#define IR_CONTROL_OFFSET 0x02
-#define FCR_OFFSET 0x02
-#define EIR_OFFSET 0x02
-#define BSR_OFFSET 0x03
-#define LCR_OFFSET 0x03
-#define MCR_OFFSET 0x04
-#define LSR_OFFSET 0x05
-#define MSR_OFFSET 0x06
-
-//
-// UART Register Bit Defines
-//
-#define LSR_TXRDY 0x20
-#define LSR_RXDA 0x01
-#define DLAB 0x01
-
-#define UART_DATA 8
-#define UART_STOP 1
-#define UART_PARITY 0
-#define UART_BREAK_SET 0
-
-VOID
-InitializeSio (
- VOID
- );
-
-#endif
+++ /dev/null
-/** @file
- Serial I/O Port library functions with no library constructor/destructor
-
- Copyright (c) 2006 - 2017, Intel Corporation. All rights reserved.<BR>
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent
-
-**/
-
-#include "PlatformSerialPortLib.h"
-
-UINT16 gComBase = 0x3f8;
-UINTN gBps = 115200;
-UINT8 gData = 8;
-UINT8 gStop = 1;
-UINT8 gParity = 0;
-UINT8 gBreakSet = 0;
-
-/**
- Initialize Serial Port
-
- The Baud Rate Divisor registers are programmed and the LCR
- is used to configure the communications format. Hard coded
- UART config comes from globals in DebugSerialPlatform lib.
-
- @param None
-
- @retval None
-
-**/
-RETURN_STATUS
-EFIAPI
-UARTInitialize (
- VOID
- )
-{
- UINTN Divisor;
- UINT8 OutputData;
- UINT8 Data;
-
- //
- // Map 5..8 to 0..3
- //
- Data = (UINT8) (gData - (UINT8) 5);
-
- //
- // Calculate divisor for baud generator
- //
- Divisor = 115200 / gBps;
-
- //
- // Set communications format
- //
- OutputData = (UINT8) ((DLAB << 7) | ((gBreakSet << 6) | ((gParity << 3) | ((gStop << 2) | Data))));
- IoWrite8 (gComBase + LCR_OFFSET, OutputData);
-
- //
- // Configure baud rate
- //
- IoWrite8 (gComBase + BAUD_HIGH_OFFSET, (UINT8) (Divisor >> 8));
- IoWrite8 (gComBase + BAUD_LOW_OFFSET, (UINT8) (Divisor & 0xff));
-
- //
- // Switch back to bank 0
- //
- OutputData = (UINT8) ((~DLAB << 7) | ((gBreakSet << 6) | ((gParity << 3) | ((gStop << 2) | Data))));
- IoWrite8 (gComBase + LCR_OFFSET, OutputData);
-
- return RETURN_SUCCESS;
-}
-
-/**
- Common function to initialize UART Serial device and USB Serial device.
-
- @param None
-
- @retval None
-
-**/
-RETURN_STATUS
-EFIAPI
-SerialPortInitialize (
- VOID
- )
-{
-
- UARTInitialize ();
-
-
- return RETURN_SUCCESS;
-}
-
-/**
- Write data to serial device.
-
- If the buffer is NULL, then return 0;
- if NumberOfBytes is zero, then return 0.
-
- @param Buffer Point of data buffer which need to be writed.
- @param NumberOfBytes Number of output bytes which are cached in Buffer.
-
- @retval 0 Write data failed.
- @retval !0 Actual number of bytes writed to serial device.
-
-**/
-UINTN
-EFIAPI
-UARTDbgOut (
- IN UINT8 *Buffer,
- IN UINTN NumberOfBytes
-)
-{
- UINTN Result;
- UINT8 Data;
-
- if (NULL == Buffer) {
- return 0;
- }
-
- Result = NumberOfBytes;
-
- while (NumberOfBytes--) {
- //
- // Wait for the serial port to be ready.
- //
- do {
- Data = IoRead8 ((UINT16) PcdGet64 (PcdSerialRegisterBase) + LSR_OFFSET);
- } while ((Data & LSR_TXRDY) == 0);
- IoWrite8 ((UINT16) PcdGet64 (PcdSerialRegisterBase), *Buffer++);
- }
-
- return Result;
-}
-
-/**
- Common function to write data to UART Serial device and USB Serial device.
-
- @param Buffer Point of data buffer which need to be writed.
- @param NumberOfBytes Number of output bytes which are cached in Buffer.
-
-**/
-UINTN
-EFIAPI
-SerialPortWrite (
- IN UINT8 *Buffer,
- IN UINTN NumberOfBytes
-)
-{
- if (FeaturePcdGet (PcdStatusCodeUseIsaSerial)) {
- UARTDbgOut (Buffer, NumberOfBytes);
- }
-
- return RETURN_SUCCESS;
-}
-
-/**
- Read data from serial device and save the datas in buffer.
-
- If the buffer is NULL, then return 0;
- if NumberOfBytes is zero, then return 0.
-
- @param Buffer Point of data buffer which need to be writed.
- @param NumberOfBytes Number of output bytes which are cached in Buffer.
-
- @retval 0 Read data failed.
- @retval !0 Actual number of bytes raed to serial device.
-
-**/
-UINTN
-EFIAPI
-UARTDbgIn (
- OUT UINT8 *Buffer,
- IN UINTN NumberOfBytes
-)
-{
- UINTN Result;
- UINT8 Data;
-
- if (NULL == Buffer) {
- return 0;
- }
-
- Result = NumberOfBytes;
-
- while (NumberOfBytes--) {
- //
- // Wait for the serial port to be ready.
- //
- do {
- Data = IoRead8 ((UINT16) PcdGet64 (PcdSerialRegisterBase) + LSR_OFFSET);
- } while ((Data & LSR_RXDA) == 0);
-
- *Buffer++ = IoRead8 ((UINT16) PcdGet64 (PcdSerialRegisterBase));
- }
-
- return Result;
-}
-
-/**
- Common function to Read data from UART serial device, USB serial device and save the datas in buffer.
-
- @param Buffer Point of data buffer which need to be writed.
- @param NumberOfBytes Number of output bytes which are cached in Buffer.
-
-**/
-UINTN
-EFIAPI
-SerialPortRead (
- OUT UINT8 *Buffer,
- IN UINTN NumberOfBytes
-)
-{
- if (FeaturePcdGet (PcdStatusCodeUseIsaSerial)) {
- UARTDbgIn (Buffer, NumberOfBytes);
- }
-
- return RETURN_SUCCESS;
-}
-
-
-/**
- Polls a serial device to see if there is any data waiting to be read.
-
- Polls aserial device to see if there is any data waiting to be read.
- If there is data waiting to be read from the serial device, then TRUE is returned.
- If there is no data waiting to be read from the serial device, then FALSE is returned.
-
- @retval TRUE Data is waiting to be read from the serial device.
- @retval FALSE There is no data waiting to be read from the serial device.
-
-**/
-BOOLEAN
-EFIAPI
-SerialPortPoll (
- VOID
- )
-{
- UINT8 Data;
-
- //
- // Read the serial port status.
- //
- Data = IoRead8 ((UINT16) PcdGet64 (PcdSerialRegisterBase) + LSR_OFFSET);
-
- return (BOOLEAN) ((Data & LSR_RXDA) != 0);
-}
+++ /dev/null
-#/** @file\r
-#\r
-# Copyright (c) 2008 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SerialPortLib\r
- FILE_GUID = 15B26F43-A389-4bae-BDE3-4BB0719B7D4F\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = SerialPortLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- SerialPortLib.c\r
- SioInit.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- PcdLib\r
- IoLib\r
- PciLib\r
- TimerLib\r
-\r
-[FixedPcd.common]\r
- gEfiSerialPortTokenSpaceGuid.PcdSerialBoudRate\r
- gEfiSerialPortTokenSpaceGuid.PcdSerialRegisterBase\r
-\r
-[FeaturePcd]\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseIsaSerial\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseUsbSerial\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseRam\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- SioInit.c\r
-\r
-Abstract:\r
-\r
- Functions for LpcSio initialization\r
-\r
---*/\r
-\r
-#include "PlatformSerialPortLib.h"\r
-#include "SioInit.h"\r
-\r
-typedef struct {\r
- UINT8 Register;\r
- UINT8 Value;\r
-} EFI_SIO_TABLE;\r
-\r
-EFI_SIO_TABLE mSioTableWpcn381u[] = {\r
- {0x29, 0x0A0},\r
- {WPCN381U_LD_SEL_REGISTER, WPCN381U_LDN_UART0}, // Select UART0 device\r
- {WPCN381U_BASE1_HI_REGISTER, (UINT8)(WPCN381U_SERIAL_PORT0_BASE_ADDRESS >> 8)}, // Set Base Address MSB\r
- {WPCN381U_BASE1_LO_REGISTER, (UINT8)(WPCN381U_SERIAL_PORT0_BASE_ADDRESS & 0x00FF)}, // Set Base Address LSB\r
- {WPCN381U_IRQ1_REGISTER, 0x014}, // Set to IRQ4\r
- {WPCN381U_ACTIVATE_REGISTER, WPCN381U_ACTIVATE_VALUE}, // Enable it with Activation bit\r
- {WPCN381U_LD_SEL_REGISTER, WPCN381U_LDN_UART1}, // Select UART1 device\r
- {WPCN381U_BASE1_HI_REGISTER, (UINT8)(WPCN381U_SERIAL_PORT1_BASE_ADDRESS >> 8)}, // Set Base Address MSB\r
- {WPCN381U_BASE1_LO_REGISTER, (UINT8)(WPCN381U_SERIAL_PORT1_BASE_ADDRESS & 0x00FF)}, // Set Base Address LSB\r
- {WPCN381U_IRQ1_REGISTER, 0x013}, // Set to IRQ3\r
- {WPCN381U_ACTIVATE_REGISTER, WPCN381U_ACTIVATE_VALUE}, // Enable it with Activation bit\r
- {WPCN381U_LD_SEL_REGISTER, WPCN381U_LDN_GPIO}, // Select GPIO device\r
- {WPCN381U_BASE1_HI_REGISTER, (UINT8)(WPCN381U_GPIO_BASE_ADDRESS >> 8)}, // Set Base Address MSB\r
- {WPCN381U_BASE1_LO_REGISTER, (UINT8)(WPCN381U_GPIO_BASE_ADDRESS & 0x00FF)}, // Set Base Address LSB\r
- {WPCN381U_ACTIVATE_REGISTER, WPCN381U_ACTIVATE_VALUE}, // Enable it with Activation bit\r
- {0x21, 0x001}, // Global Device Enable\r
- {0x26, 0x000}\r
-};\r
-\r
-EFI_SIO_TABLE mSioTableWdcp376[] = {\r
- {0x29, 0x0A0},\r
- {WPCN381U_LD_SEL_REGISTER, WPCN381U_LDN_UART0}, // Select UART0 device\r
- {WPCN381U_BASE1_HI_REGISTER, (UINT8)(WPCN381U_SERIAL_PORT0_BASE_ADDRESS >> 8)}, // Set Base Address MSB\r
- {WPCN381U_BASE1_LO_REGISTER, (UINT8)(WPCN381U_SERIAL_PORT0_BASE_ADDRESS & 0x00FF)}, // Set Base Address LSB\r
- {WPCN381U_IRQ1_REGISTER, 0x014}, // Set to IRQ4\r
- {WPCN381U_ACTIVATE_REGISTER, WPCN381U_ACTIVATE_VALUE}, // Enable it with Activation bit\r
- {WPCN381U_LD_SEL_REGISTER, WPCN381U_LDN_UART1}, // Select UART1 device\r
- {WPCN381U_BASE1_HI_REGISTER, (UINT8)(WPCN381U_SERIAL_PORT1_BASE_ADDRESS >> 8)}, // Set Base Address MSB\r
- {WPCN381U_BASE1_LO_REGISTER, (UINT8)(WPCN381U_SERIAL_PORT1_BASE_ADDRESS & 0x00FF)}, // Set Base Address LSB\r
- {WPCN381U_IRQ1_REGISTER, 0x013}, // Set to IRQ3\r
- {WPCN381U_ACTIVATE_REGISTER, WPCN381U_ACTIVATE_VALUE}, // Enable it with Activation bit\r
- {WPCN381U_LD_SEL_REGISTER, WPCN381U_LDN_GPIO}, // Select GPIO device\r
- {WPCN381U_BASE1_HI_REGISTER, (UINT8)(WPCN381U_GPIO_BASE_ADDRESS >> 8)}, // Set Base Address MSB\r
- {WPCN381U_BASE1_LO_REGISTER, (UINT8)(WPCN381U_GPIO_BASE_ADDRESS & 0x00FF)}, // Set Base Address LSB\r
- {WPCN381U_ACTIVATE_REGISTER, WPCN381U_ACTIVATE_VALUE}, // Enable it with Activation bit\r
- {0x21, 0x001}, // Global Device Enable\r
- {0x26, 0x000},\r
- {WPCN381U_LD_SEL_REGISTER, WPCN381U_LDN_PS2K}, // Select PS2 Keyboard\r
- {WPCN381U_BASE1_HI_REGISTER, (UINT8)(WPCN381U_KB_BASE1_ADDRESS >> 8)}, // Set Base Address MSB\r
- {WPCN381U_BASE1_LO_REGISTER, (UINT8)(WPCN381U_KB_BASE1_ADDRESS & 0x00FF)}, // Set Base Address LSB\r
- {WPCN381U_BASE2_HI_REGISTER, (UINT8)(WPCN381U_KB_BASE2_ADDRESS >> 8)}, // Set Base Address MSB\r
- {WPCN381U_BASE2_LO_REGISTER, (UINT8)(WPCN381U_KB_BASE2_ADDRESS & 0x00FF)}, // Set Base Address LSB\r
- {WPCN381U_IRQ1_REGISTER, 0x011}, // Set to IRQ1\r
- {0xF0, (SIO_KBC_CLOCK << 6)}, // Select KBC Clock Source\r
- {WPCN381U_ACTIVATE_REGISTER, WPCN381U_ACTIVATE_VALUE}, // Enable it with Activation bit\r
- {WPCN381U_LD_SEL_REGISTER, WPCN381U_LDN_PS2M}, // Select PS2 Mouse\r
- {WPCN381U_IRQ1_REGISTER, 0x01c}, // Set to IRQ12\r
- {WPCN381U_ACTIVATE_REGISTER, WPCN381U_ACTIVATE_VALUE} // Enable it with Activation bit\r
-};\r
-\r
-/**\r
- Initialization for SIO.\r
-\r
- @param FfsHeader FV this PEIM was loaded from.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- None\r
-\r
-**/\r
-VOID\r
-InitializeSio (\r
- VOID\r
- )\r
-{\r
- UINT16 Index;\r
- UINT16 IndexPort;\r
- UINT16 DataPort;\r
-\r
- //\r
- // Super I/O initialization for Winbond WPCN381U\r
- //\r
- IndexPort = WPCN381U_CONFIG_INDEX;\r
- DataPort = WPCN381U_CONFIG_DATA;\r
-\r
- //\r
- // Check for Winbond WPCN381U\r
- //\r
- IoWrite8 (IndexPort, WPCN381U_DEV_ID_REGISTER); // Winbond WPCN381U Device ID register is 0x20\r
-\r
- if (IoRead8 (DataPort) == WPCN381U_CHIP_ID) { // Winbond WPCN381U Device ID is 0xF4\r
- //\r
- // Configure WPCN381U SIO\r
- //\r
- for (Index = 0; Index < sizeof (mSioTableWpcn381u) / sizeof (EFI_SIO_TABLE); Index++) {\r
- IoWrite8 (IndexPort, mSioTableWpcn381u[Index].Register);\r
- IoWrite8 (DataPort, mSioTableWpcn381u[Index].Value);\r
- }\r
- }\r
-\r
- if (IoRead8 (DataPort) == WDCP376_CHIP_ID) { // Winbond WDCP376 Device ID is 0xF1\r
- //\r
- // Configure WDCP376 SIO\r
- //\r
- for (Index = 0; Index < sizeof (mSioTableWdcp376) / sizeof (EFI_SIO_TABLE); Index++) {\r
- IoWrite8 (IndexPort, mSioTableWdcp376[Index].Register);\r
- IoWrite8 (DataPort, mSioTableWdcp376[Index].Value);\r
- }\r
- }\r
- return;\r
-}\r
+++ /dev/null
-/** @file
- Header file of Serial port hardware definition.
-
- Copyright (c) 2012 - 2017, Intel Corporation. All rights reserved.<BR>
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent
-
-**/
-
-#ifndef _SIO_INIT_H_
-#define _SIO_INIT_H_
-
-#define WPCN381U_CONFIG_INDEX 0x2E
-#define WPCN381U_CONFIG_DATA 0x2F
-#define WPCN381U_CONFIG_INDEX1 0x164E
-#define WPCN381U_CONFIG_DATA1 0x164F
-#define WPCN381U_CHIP_ID 0xF4
-#define WDCP376_CHIP_ID 0xF1
-
-//
-// SIO Logical Devices Numbers
-//
-#define WPCN381U_LDN_UART0 0x03 // LDN for Serial Port Controller
-#define WPCN381U_LDN_UART1 0x02 // LDN for Parallel Port Controller
-#define WPCN381U_LDN_PS2K 0x06 // LDN for PS2 Keyboard Controller
-#define WPCN381U_LDN_PS2M 0x05 // LDN for PS2 Mouse Controller
-#define WPCN381U_KB_BASE1_ADDRESS 0x60 // Base Address of KB controller
-#define WPCN381U_KB_BASE2_ADDRESS 0x64 // Base Address of KB controller
-#define SIO_KBC_CLOCK 0x01 // 0/1/2 - 8/12/16 MHz KBC Clock Source
-#define WPCN381U_LDN_GPIO 0x07 // LDN for GPIO
-
-//
-// SIO Registers Layout
-//
-#define WPCN381U_LD_SEL_REGISTER 0x07 // Logical Device Select Register Address
-#define WPCN381U_DEV_ID_REGISTER 0x20 // Device Identification Register Address
-#define WPCN381U_ACTIVATE_REGISTER 0x30 // Device Identification Register Address
-#define WPCN381U_BASE1_HI_REGISTER 0x60 // Device BaseAddres Register #1 MSB Address
-#define WPCN381U_BASE1_LO_REGISTER 0x61 // Device BaseAddres Register #1 LSB Address
-#define WPCN381U_BASE2_HI_REGISTER 0x62 // Device BaseAddres Register #1 MSB Address
-#define WPCN381U_BASE2_LO_REGISTER 0x63 // Device Ba1eAddres Register #1 LSB Address
-#define WPCN381U_IRQ1_REGISTER 0x70 // Device IRQ Register #1 Address
-#define WPCN381U_IRQ2_REGISTER 0x71 // Device IRQ Register #2 Address
-
-//
-// SIO Activation Values
-//
-#define WPCN381U_ACTIVATE_VALUE 0x01 // Value to activate Device
-#define WPCN381U_DEACTIVATE_VALUE 0x00 // Value to deactivate Device
-
-//
-// SIO GPIO
-//
-#define WPCN381U_GPIO_BASE_ADDRESS 0x0A20 // SIO GPIO Base Address
-
-//
-// SIO Serial Port Settings
-//
-#define WPCN381U_SERIAL_PORT0_BASE_ADDRESS 0x03F8 // Base Address of Serial Port 0 (COMA / UART0)
-#define WPCN381U_SERIAL_PORT1_BASE_ADDRESS 0x02F8 // Base Address of Serial Port 1 (COMB / UART1)
-
-#endif
+++ /dev/null
-/**@file\r
- Common header file shared by all source files.\r
-\r
- This file includes package header files, library classes.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-#include <Base.h>\r
-#include <PchAccess.h>\r
-\r
-#include <Library/SmbusLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PcdLib.h>\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
- Intel ICH9 SMBUS library implementation built upon I/O library.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-/**\r
- Gets Io port base address of Smbus Host Controller.\r
-\r
- This internal function depends on a feature flag named PcdIchSmbusFixedIoPortBaseAddress\r
- to retrieve Smbus Io port base. If that feature flag is true, it will get Smbus Io port base\r
- address from a preset Pcd entry named PcdIchSmbusIoPortBaseAddress; otherwise, it will always\r
- read Pci configuration space to get that value in each Smbus bus transaction.\r
-\r
- @return The Io port base address of Smbus host controller.\r
-\r
-**/\r
-UINTN\r
-InternalGetSmbusIoPortBaseAddress (\r
- VOID\r
- )\r
-{\r
- UINTN IoPortBaseAddress;\r
-\r
- IoPortBaseAddress = (UINTN) MmioRead32 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_SMBUS, PCI_FUNCTION_NUMBER_PCH_SMBUS, R_PCH_SMBUS_BASE)) & B_PCH_SMBUS_BASE_BAR;\r
-\r
- //\r
- // Make sure that the IO port base address has been properly set.\r
- //\r
- ASSERT (IoPortBaseAddress != 0);\r
-\r
- return IoPortBaseAddress;\r
-}\r
-\r
-/**\r
- Acquires the ownership of SMBUS.\r
-\r
- This internal function reads the host state register.\r
- If the SMBUS is not available, RETURN_TIMEOUT is returned;\r
- Otherwise, it performs some basic initializations and returns\r
- RETURN_SUCCESS.\r
-\r
- @param IoPortBaseAddress The Io port base address of Smbus Host controller.\r
-\r
- @retval RETURN_SUCCESS The SMBUS command was executed successfully.\r
- @retval RETURN_TIMEOUT A timeout occurred while executing the SMBUS command.\r
-\r
-**/\r
-RETURN_STATUS\r
-InternalSmBusAcquire (\r
- UINTN IoPortBaseAddress\r
- )\r
-{\r
- UINT8 HostStatus;\r
-\r
- HostStatus = IoRead8 (IoPortBaseAddress + R_PCH_SMBUS_HSTS);\r
- if ((HostStatus & B_PCH_SMBUS_IUS) != 0) {\r
- return RETURN_TIMEOUT;\r
- } else if ((HostStatus & B_PCH_SMBUS_HBSY) != 0) {\r
- //\r
- // Clear host status register and exit.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HSTS, B_PCH_SMBUS_HSTS_ALL);\r
- return RETURN_TIMEOUT;\r
- }\r
- //\r
- // Clear out any odd status information (Will Not Clear In Use).\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HSTS, HostStatus);\r
-\r
- return RETURN_SUCCESS;\r
-}\r
-\r
-/**\r
- Starts the SMBUS transaction and waits until the end.\r
-\r
- This internal function start the SMBUS transaction and waits until the transaction\r
- of SMBUS is over by polling the INTR bit of Host status register.\r
- If the SMBUS is not available, RETURN_TIMEOUT is returned;\r
- Otherwise, it performs some basic initializations and returns\r
- RETURN_SUCCESS.\r
-\r
- @param IoPortBaseAddress The Io port base address of Smbus Host controller.\r
- @param HostControl The Host control command to start SMBUS transaction.\r
-\r
- @retval RETURN_SUCCESS The SMBUS command was executed successfully.\r
- @retval RETURN_CRC_ERROR The checksum is not correct (PEC is incorrect).\r
- @retval RETURN_DEVICE_ERROR The request was not completed because a failure reflected\r
- in the Host Status Register bit. Device errors are\r
- a result of a transaction collision, illegal command field,\r
- unclaimed cycle (host initiated), or bus errors (collisions).\r
-\r
-**/\r
-RETURN_STATUS\r
-InternalSmBusStart (\r
- IN UINTN IoPortBaseAddress,\r
- IN UINT8 HostControl\r
- )\r
-{\r
- UINT8 HostStatus;\r
- UINT8 AuxiliaryStatus;\r
-\r
- //\r
- // Set Host Control Register (Initiate Operation, Interrupt disabled).\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HCTL, (UINT8)(HostControl + B_PCH_SMBUS_START));\r
-\r
- do {\r
- //\r
- // Poll INTR bit of Host Status Register.\r
- //\r
- HostStatus = IoRead8 (IoPortBaseAddress + R_PCH_SMBUS_HSTS);\r
- } while ((HostStatus & (B_PCH_SMBUS_INTR | B_PCH_SMBUS_ERRORS | B_PCH_SMBUS_BYTE_DONE_STS)) == 0);\r
-\r
- if ((HostStatus & B_PCH_SMBUS_ERRORS) == 0) {\r
- return RETURN_SUCCESS;\r
- }\r
-\r
- //\r
- // Clear error bits of Host Status Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HSTS, B_PCH_SMBUS_ERRORS);\r
-\r
- //\r
- // Read Auxiliary Status Register to judge CRC error.\r
- //\r
- AuxiliaryStatus = IoRead8 (IoPortBaseAddress + R_PCH_SMBUS_AUXS);\r
- if ((AuxiliaryStatus & B_PCH_SMBUS_CRCE) != 0) {\r
- return RETURN_CRC_ERROR;\r
- }\r
-\r
- return RETURN_DEVICE_ERROR;\r
-}\r
-\r
-/**\r
- Executes an SMBUS quick, byte or word command.\r
-\r
- This internal function executes an SMBUS quick, byte or word commond.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
-\r
- @param HostControl The value of Host Control Register to set.\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The byte/word write to the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The byte/word read from the SMBUS.\r
-\r
-**/\r
-UINT16\r
-InternalSmBusNonBlock (\r
- IN UINT8 HostControl,\r
- IN UINTN SmBusAddress,\r
- IN UINT16 Value,\r
- OUT RETURN_STATUS *Status\r
- )\r
-{\r
- RETURN_STATUS ReturnStatus;\r
- UINTN IoPortBaseAddress;\r
- UINT8 AuxiliaryControl;\r
-\r
- IoPortBaseAddress = InternalGetSmbusIoPortBaseAddress ();\r
-\r
- //\r
- // Try to acquire the ownership of ICH SMBUS.\r
- //\r
- ReturnStatus = InternalSmBusAcquire (IoPortBaseAddress);\r
- if (RETURN_ERROR (ReturnStatus)) {\r
- goto Done;\r
- }\r
-\r
- //\r
- // Set the appropriate Host Control Register and auxiliary Control Register.\r
- //\r
- AuxiliaryControl = 0;\r
- if (SMBUS_LIB_PEC (SmBusAddress)) {\r
- AuxiliaryControl |= B_PCH_SMBUS_AAC;\r
- HostControl |= B_PCH_SMBUS_PEC_EN;\r
- }\r
-\r
- //\r
- // Set Host Command Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HCMD, (UINT8) SMBUS_LIB_COMMAND (SmBusAddress));\r
-\r
- //\r
- // Write value to Host Data 0 and Host Data 1 Registers.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HD0, (UINT8) Value);\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HD1, (UINT8) (Value >> 8));\r
-\r
- //\r
- // Set Auxiliary Control Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_AUXC, AuxiliaryControl);\r
-\r
- //\r
- // Set SMBUS slave address for the device to send/receive from.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_TSA, (UINT8) SmBusAddress);\r
-\r
- //\r
- // Start the SMBUS transaction and wait for the end.\r
- //\r
- ReturnStatus = InternalSmBusStart (IoPortBaseAddress, HostControl);\r
-\r
- //\r
- // Read value from Host Data 0 and Host Data 1 Registers.\r
- //\r
- Value = (UINT16)(IoRead8 (IoPortBaseAddress + R_PCH_SMBUS_HD1) << 8);\r
- Value = (UINT16)(Value | IoRead8 (IoPortBaseAddress + R_PCH_SMBUS_HD0));\r
-\r
- //\r
- // Clear Host Status Register and Auxiliary Status Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HSTS, B_PCH_SMBUS_HSTS_ALL);\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_AUXS, B_PCH_SMBUS_CRCE);\r
-\r
-Done:\r
- if (Status != NULL) {\r
- *Status = ReturnStatus;\r
- }\r
-\r
- return Value;\r
-}\r
-\r
-/**\r
- Executes an SMBUS quick read command.\r
-\r
- Executes an SMBUS quick read command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address field of SmBusAddress is required.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If PEC is set in SmBusAddress, then ASSERT().\r
- If Command in SmBusAddress is not zero, then ASSERT().\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-SmBusQuickRead (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (!SMBUS_LIB_PEC (SmBusAddress));\r
- ASSERT (SMBUS_LIB_COMMAND (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- InternalSmBusNonBlock (\r
- V_PCH_SMBUS_SMB_CMD_QUICK,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_READ,\r
- 0,\r
- Status\r
- );\r
-}\r
-\r
-/**\r
- Executes an SMBUS quick write command.\r
-\r
- Executes an SMBUS quick write command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address field of SmBusAddress is required.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If PEC is set in SmBusAddress, then ASSERT().\r
- If Command in SmBusAddress is not zero, then ASSERT().\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-SmBusQuickWrite (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- ASSERT (!SMBUS_LIB_PEC (SmBusAddress));\r
- ASSERT (SMBUS_LIB_COMMAND (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- InternalSmBusNonBlock (\r
- V_PCH_SMBUS_SMB_CMD_QUICK,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_WRITE,\r
- 0,\r
- Status\r
- );\r
-}\r
-\r
-/**\r
- Executes an SMBUS receive byte command.\r
-\r
- Executes an SMBUS receive byte command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address field of SmBusAddress is required.\r
- The byte received from the SMBUS is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Command in SmBusAddress is not zero, then ASSERT().\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The byte received from the SMBUS.\r
-\r
-**/\r
-UINT8\r
-EFIAPI\r
-SmBusReceiveByte (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINT8 ValueReturn = 0;\r
-\r
- ASSERT (SMBUS_LIB_COMMAND (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- ValueReturn = (UINT8) InternalSmBusNonBlock (\r
- V_PCH_SMBUS_SMB_CMD_BYTE,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_READ,\r
- 0,\r
- Status\r
- );\r
- return ValueReturn;\r
-\r
- }\r
-\r
-/**\r
- Executes an SMBUS send byte command.\r
-\r
- Executes an SMBUS send byte command on the SMBUS device specified by SmBusAddress.\r
- The byte specified by Value is sent.\r
- Only the SMBUS slave address field of SmBusAddress is required. Value is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Command in SmBusAddress is not zero, then ASSERT().\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The 8-bit value to send.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The parameter of Value.\r
-\r
-**/\r
-UINT8\r
-EFIAPI\r
-SmBusSendByte (\r
- IN UINTN SmBusAddress,\r
- IN UINT8 Value,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINT8 ValueReturn = 0;\r
-\r
- ASSERT (SMBUS_LIB_COMMAND (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- ValueReturn = (UINT8) InternalSmBusNonBlock (\r
- V_PCH_SMBUS_SMB_CMD_BYTE,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_WRITE,\r
- Value,\r
- Status\r
- );\r
- return ValueReturn;\r
-\r
- }\r
-\r
-/**\r
- Executes an SMBUS read data byte command.\r
-\r
- Executes an SMBUS read data byte command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- The 8-bit value read from the SMBUS is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The byte read from the SMBUS.\r
-\r
-**/\r
-UINT8\r
-EFIAPI\r
-SmBusReadDataByte (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINT8 ValueReturn = 0;\r
-\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
- ValueReturn = (UINT8) InternalSmBusNonBlock (\r
- V_PCH_SMBUS_SMB_CMD_BYTE_DATA,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_READ,\r
- 0,\r
- Status\r
- );\r
- return ValueReturn;\r
-}\r
-\r
-/**\r
- Executes an SMBUS write data byte command.\r
-\r
- Executes an SMBUS write data byte command on the SMBUS device specified by SmBusAddress.\r
- The 8-bit value specified by Value is written.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- Value is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The 8-bit value to write.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The parameter of Value.\r
-\r
-**/\r
-UINT8\r
-EFIAPI\r
-SmBusWriteDataByte (\r
- IN UINTN SmBusAddress,\r
- IN UINT8 Value,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINT8 ValueReturn = 0;\r
-\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- ValueReturn = (UINT8) InternalSmBusNonBlock (\r
- V_PCH_SMBUS_SMB_CMD_BYTE_DATA,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_WRITE,\r
- Value,\r
- Status\r
- );\r
- return ValueReturn;\r
-\r
-}\r
-\r
-/**\r
- Executes an SMBUS read data word command.\r
-\r
- Executes an SMBUS read data word command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- The 16-bit value read from the SMBUS is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The byte read from the SMBUS.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-SmBusReadDataWord (\r
- IN UINTN SmBusAddress,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINT16 ValueReturn = 0;\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- ValueReturn = InternalSmBusNonBlock (\r
- V_PCH_SMBUS_SMB_CMD_WORD_DATA,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_READ,\r
- 0,\r
- Status\r
- );\r
- return ValueReturn;\r
-\r
-}\r
-\r
-/**\r
- Executes an SMBUS write data word command.\r
-\r
- Executes an SMBUS write data word command on the SMBUS device specified by SmBusAddress.\r
- The 16-bit value specified by Value is written.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- Value is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The 16-bit value to write.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The parameter of Value.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-SmBusWriteDataWord (\r
- IN UINTN SmBusAddress,\r
- IN UINT16 Value,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINT16 ValueReturn = 0;\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- ValueReturn = InternalSmBusNonBlock (\r
- V_PCH_SMBUS_SMB_CMD_WORD_DATA,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_WRITE,\r
- Value,\r
- Status\r
- );\r
- return ValueReturn;\r
-}\r
-\r
-/**\r
- Executes an SMBUS process call command.\r
-\r
- Executes an SMBUS process call command on the SMBUS device specified by SmBusAddress.\r
- The 16-bit value specified by Value is written.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- The 16-bit value returned by the process call command is returned.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Value The 16-bit value to write.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The 16-bit value returned by the process call command.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-SmBusProcessCall (\r
- IN UINTN SmBusAddress,\r
- IN UINT16 Value,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINT16 ValueReturn = 0;\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- ValueReturn = InternalSmBusNonBlock (\r
- V_PCH_SMBUS_SMB_CMD_PROCESS_CALL,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_WRITE,\r
- Value,\r
- Status\r
- );\r
- return ValueReturn;\r
-}\r
-\r
-/**\r
- Executes an SMBUS block command.\r
-\r
- Executes an SMBUS block read, block write and block write-block read command\r
- on the SMBUS device specified by SmBusAddress.\r
- Bytes are read from the SMBUS and stored in Buffer.\r
- The number of bytes read is returned, and will never return a value larger than 32-bytes.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- It is the caller's responsibility to make sure Buffer is large enough for the total number of bytes read.\r
- SMBUS supports a maximum transfer size of 32 bytes, so Buffer does not need to be any larger than 32 bytes.\r
-\r
- @param HostControl The value of Host Control Register to set.\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param WriteBuffer Pointer to the buffer of bytes to write to the SMBUS.\r
- @param ReadBuffer Pointer to the buffer of bytes to read from the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The number of bytes read from the SMBUS.\r
-\r
-**/\r
-UINTN\r
-InternalSmBusBlock (\r
- IN UINT8 HostControl,\r
- IN UINTN SmBusAddress,\r
- IN UINT8 *WriteBuffer,\r
- OUT UINT8 *ReadBuffer,\r
- OUT RETURN_STATUS *Status\r
- )\r
-{\r
- RETURN_STATUS ReturnStatus;\r
- UINTN Index;\r
- UINTN BytesCount;\r
- UINTN IoPortBaseAddress;\r
- UINT8 AuxiliaryControl;\r
-\r
- IoPortBaseAddress = InternalGetSmbusIoPortBaseAddress ();\r
-\r
- BytesCount = SMBUS_LIB_LENGTH (SmBusAddress);\r
-\r
- //\r
- // Try to acquire the ownership of ICH SMBUS.\r
- //\r
- ReturnStatus = InternalSmBusAcquire (IoPortBaseAddress);\r
- if (RETURN_ERROR (ReturnStatus)) {\r
- goto Done;\r
- }\r
-\r
- //\r
- // Set the appropriate Host Control Register and auxiliary Control Register.\r
- //\r
- AuxiliaryControl = B_PCH_SMBUS_E32B;\r
- if (SMBUS_LIB_PEC (SmBusAddress)) {\r
- AuxiliaryControl |= B_PCH_SMBUS_AAC;\r
- HostControl |= B_PCH_SMBUS_PEC_EN;\r
- }\r
-\r
- //\r
- // Set Host Command Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HCMD, (UINT8) SMBUS_LIB_COMMAND (SmBusAddress));\r
-\r
- //\r
- // Set Auxiliary Control Regiester.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_AUXC, AuxiliaryControl);\r
-\r
- //\r
- // Clear byte pointer of 32-byte buffer.\r
- //\r
- IoRead8 (IoPortBaseAddress + R_PCH_SMBUS_HCTL);\r
-\r
- if (WriteBuffer != NULL) {\r
- //\r
- // Write the number of block to Host Block Data Byte Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HD0, (UINT8) BytesCount);\r
-\r
- //\r
- // Write data block to Host Block Data Register.\r
- //\r
- for (Index = 0; Index < BytesCount; Index++) {\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HBD, WriteBuffer[Index]);\r
- }\r
- }\r
-\r
- //\r
- // Set SMBUS slave address for the device to send/receive from.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_TSA, (UINT8) SmBusAddress);\r
-\r
- //\r
- // Start the SMBUS transaction and wait for the end.\r
- //\r
- ReturnStatus = InternalSmBusStart (IoPortBaseAddress, HostControl);\r
- if (RETURN_ERROR (ReturnStatus)) {\r
- goto Done;\r
- }\r
-\r
- if (ReadBuffer != NULL) {\r
- //\r
- // Read the number of block from host block data byte register.\r
- //\r
- BytesCount = IoRead8 (IoPortBaseAddress + R_PCH_SMBUS_HD0);\r
-\r
- //\r
- // Write data block from Host Block Data Register.\r
- //\r
- for (Index = 0; Index < BytesCount; Index++) {\r
- ReadBuffer[Index] = IoRead8 (IoPortBaseAddress + R_PCH_SMBUS_HBD);\r
- }\r
- }\r
-\r
-Done:\r
- //\r
- // Clear Host Status Register and Auxiliary Status Register.\r
- //\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_HSTS, B_PCH_SMBUS_HSTS_ALL);\r
- IoWrite8 (IoPortBaseAddress + R_PCH_SMBUS_AUXS, B_PCH_SMBUS_CRCE);\r
-\r
- if (Status != NULL) {\r
- *Status = ReturnStatus;\r
- }\r
-\r
- return BytesCount;\r
-}\r
-\r
-/**\r
- Executes an SMBUS read block command.\r
-\r
- Executes an SMBUS read block command on the SMBUS device specified by SmBusAddress.\r
- Only the SMBUS slave address and SMBUS command fields of SmBusAddress are required.\r
- Bytes are read from the SMBUS and stored in Buffer.\r
- The number of bytes read is returned, and will never return a value larger than 32-bytes.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- It is the caller's responsibility to make sure Buffer is large enough for the total number of bytes read.\r
- SMBUS supports a maximum transfer size of 32 bytes, so Buffer does not need to be any larger than 32 bytes.\r
- If Length in SmBusAddress is not zero, then ASSERT().\r
- If Buffer is NULL, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Buffer Pointer to the buffer to store the bytes read from the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The number of bytes read.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-SmBusReadBlock (\r
- IN UINTN SmBusAddress,\r
- OUT VOID *Buffer,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINTN BytesCount = 0;\r
-\r
- ASSERT (Buffer != NULL);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) == 0);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
-\r
- BytesCount = InternalSmBusBlock (\r
- V_PCH_SMBUS_SMB_CMD_BLOCK,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_READ,\r
- NULL,\r
- Buffer,\r
- Status\r
- );\r
- return BytesCount;\r
-\r
-}\r
-\r
-/**\r
- Executes an SMBUS write block command.\r
-\r
- Executes an SMBUS write block command on the SMBUS device specified by SmBusAddress.\r
- The SMBUS slave address, SMBUS command, and SMBUS length fields of SmBusAddress are required.\r
- Bytes are written to the SMBUS from Buffer.\r
- The number of bytes written is returned, and will never return a value larger than 32-bytes.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- If Length in SmBusAddress is zero or greater than 32, then ASSERT().\r
- If Buffer is NULL, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param Buffer Pointer to the buffer to store the bytes read from the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The number of bytes written.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-SmBusWriteBlock (\r
- IN UINTN SmBusAddress,\r
- OUT VOID *Buffer,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINTN BytesCount = 0;\r
-\r
- ASSERT (Buffer != NULL);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) >= 1);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) <= 32);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
-\r
- BytesCount = InternalSmBusBlock (\r
-\r
- V_PCH_SMBUS_SMB_CMD_BLOCK,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_WRITE,\r
- Buffer,\r
- NULL,\r
- Status\r
- );\r
-\r
- return BytesCount;\r
-}\r
-\r
-/**\r
- Executes an SMBUS block process call command.\r
-\r
- Executes an SMBUS block process call command on the SMBUS device specified by SmBusAddress.\r
- The SMBUS slave address, SMBUS command, and SMBUS length fields of SmBusAddress are required.\r
- Bytes are written to the SMBUS from WriteBuffer. Bytes are then read from the SMBUS into ReadBuffer.\r
- If Status is not NULL, then the status of the executed command is returned in Status.\r
- It is the caller's responsibility to make sure ReadBuffer is large enough for the total number of bytes read.\r
- SMBUS supports a maximum transfer size of 32 bytes, so Buffer does not need to be any larger than 32 bytes.\r
- If Length in SmBusAddress is zero or greater than 32, then ASSERT().\r
- If WriteBuffer is NULL, then ASSERT().\r
- If ReadBuffer is NULL, then ASSERT().\r
- If any reserved bits of SmBusAddress are set, then ASSERT().\r
-\r
- @param SmBusAddress Address that encodes the SMBUS Slave Address,\r
- SMBUS Command, SMBUS Data Length, and PEC.\r
- @param WriteBuffer Pointer to the buffer of bytes to write to the SMBUS.\r
- @param ReadBuffer Pointer to the buffer of bytes to read from the SMBUS.\r
- @param Status Return status for the executed command.\r
- This is an optional parameter and may be NULL.\r
-\r
- @return The number of bytes written.\r
-\r
-**/\r
-UINTN\r
-EFIAPI\r
-SmBusBlockProcessCall (\r
- IN UINTN SmBusAddress,\r
- IN VOID *WriteBuffer,\r
- OUT VOID *ReadBuffer,\r
- OUT RETURN_STATUS *Status OPTIONAL\r
- )\r
-{\r
- UINTN BytesCount = 0;\r
-\r
- ASSERT (WriteBuffer != NULL);\r
- ASSERT (ReadBuffer != NULL);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) >= 1);\r
- ASSERT (SMBUS_LIB_LENGTH (SmBusAddress) <= 32);\r
- ASSERT (SMBUS_LIB_RESERVED (SmBusAddress) == 0);\r
-\r
- BytesCount = InternalSmBusBlock (\r
- V_PCH_SMBUS_SMB_CMD_BLOCK_PROCESS,\r
- SmBusAddress | B_PCH_SMBUS_RW_SEL_WRITE,\r
- WriteBuffer,\r
- ReadBuffer,\r
- Status\r
- );\r
- return BytesCount;\r
-\r
- }\r
+++ /dev/null
-## @file\r
-# Component description file for Intel Ich9 Smbus Library.\r
-#\r
-# SMBUS Library that layers on top of the I/O Library to directly\r
-# access a standard SMBUS host controller.\r
-# Copyright (c) 2010 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmbusLib\r
- FILE_GUID = 0558CAEA-FEF3-4b6d-915E-8742EFE6DEE1\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = SmbusLib\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- SmbusLib.c\r
-\r
-[Packages]\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- MdePkg/MdePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- DebugLib\r
- PciLib\r
- IoLib\r
-\r
-[Pcd.common]\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- SmmIo.c\r
-\r
-Abstract:\r
-\r
- SMM I/O access utility implementation file, for Ia32\r
-\r
---*/\r
-\r
-//\r
-// Include files\r
-//\r
-#include "Library/StallSmmLib.h"\r
-#include "Pi/PiSmmCis.h"\r
-#include "PiDxe.h"\r
-#include <Library/IoLib.h>\r
-#include <Library/PcdLib.h>\r
-#include "PchAccess.h"\r
-\r
-/**\r
- Delay for at least the request number of microseconds.\r
- Timer used is ACPI time counter, which has 1us granularity.\r
-\r
- @param Microseconds Number of microseconds to delay.\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-SmmStall (\r
- IN UINTN Microseconds\r
- )\r
-{\r
- UINTN Ticks;\r
- UINTN Counts;\r
- UINTN CurrentTick;\r
- UINTN OriginalTick;\r
- UINTN RemainingTick;\r
- UINT16 AcpiBaseAddr;\r
-\r
- if (Microseconds == 0) {\r
- return;\r
- }\r
-\r
- AcpiBaseAddr = PchLpcPciCfg16 (R_PCH_LPC_ACPI_BASE) & B_PCH_LPC_ACPI_BASE_BAR;\r
-\r
- OriginalTick = IoRead32 (AcpiBaseAddr + R_PCH_ACPI_PM1_TMR);\r
- CurrentTick = OriginalTick;\r
-\r
- //\r
- // The timer frequency is 3.579545 MHz, so 1 ms corresponds 3.58 clocks\r
- //\r
- Ticks = Microseconds * 358 / 100 + OriginalTick + 1;\r
-\r
- //\r
- // The loops needed by timer overflow\r
- //\r
- Counts = Ticks / V_PCH_ACPI_PM1_TMR_MAX_VAL;\r
-\r
- //\r
- // Remaining clocks within one loop\r
- //\r
- RemainingTick = Ticks % V_PCH_ACPI_PM1_TMR_MAX_VAL;\r
-\r
- //\r
- // not intend to use TMROF_STS bit of register PM1_STS, because this adds extra\r
- // one I/O operation, and maybe generate SMI\r
- //\r
- while ((Counts != 0) || (RemainingTick > CurrentTick)) {\r
- CurrentTick = IoRead32 (AcpiBaseAddr + R_PCH_ACPI_PM1_TMR);\r
- //\r
- // Check if timer overflow\r
- //\r
- if (CurrentTick < OriginalTick) {\r
- Counts--;\r
- }\r
- OriginalTick = CurrentTick;\r
- }\r
-}\r
+++ /dev/null
-#/*++\r
-#\r
-# Copyright (c) 2014 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-\r
-#\r
-# Module Name:\r
-#\r
-# SmmStallLib.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file for SmmStall library\r
-#\r
-#--*/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = StallSmmLib\r
- FILE_GUID = A6A16CCB-91B0-42f4-B4F3-D16D7A8662E6\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = StallSmmLib\r
-\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- StallSmm.c\r
-\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- PcdLib\r
- PciLib\r
- IoLib\r
- BaseLib\r
-\r
-[Pcd.common]\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2015, Intel Corporation. All rights reserved\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#include <Uefi.h>\r
-#include <Protocol/PttPassThru.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-//#include <Library/Tpm2DeviceLib.h>\r
-\r
-\r
-PTT_PASS_THRU_PROTOCOL *mPttPassThruProtocol;\r
-\r
-\r
-/**\r
- The constructor function caches the pointer to PEI services.\r
-\r
- The constructor function caches the pointer to PEI services.\r
- It will always return EFI_SUCCESS.\r
-\r
- @param FfsHeader Pointer to FFS header the loaded driver.\r
- @param PeiServices Pointer to the PEI services.\r
-\r
- @retval EFI_SUCCESS The constructor always returns EFI_SUCCESS.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm2DeviceLibConstructor (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- \r
- Status = gBS->LocateProtocol (&gPttPassThruProtocolGuid, NULL, (VOID **) &mPttPassThruProtocol);\r
- \r
- return Status;\r
-}\r
-\r
-/**\r
- This service enables the sending of commands to the TPM2.\r
-\r
- @param[in] InputParameterBlockSize Size of the TPM2 input parameter block.\r
- @param[in] InputParameterBlock Pointer to the TPM2 input parameter block.\r
- @param[in] OutputParameterBlockSize Size of the TPM2 output parameter block.\r
- @param[in] OutputParameterBlock Pointer to the TPM2 output parameter block.\r
-\r
- @retval EFI_SUCCESS The command byte stream was successfully sent to the device and a response was successfully received.\r
- @retval EFI_DEVICE_ERROR The command was not successfully sent to the device or a response was not successfully received from the device.\r
- @retval EFI_BUFFER_TOO_SMALL The output parameter block is too small.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm2SubmitCommand (\r
- IN UINT32 InputParameterBlockSize,\r
- IN UINT8 *InputParameterBlock,\r
- IN OUT UINT32 *OutputParameterBlockSize,\r
- IN UINT8 *OutputParameterBlock\r
- )\r
-{\r
- EFI_STATUS Status;\r
- \r
- Status = mPttPassThruProtocol->Tpm2SubmitCommand (\r
- mPttPassThruProtocol,\r
- InputParameterBlockSize,\r
- InputParameterBlock,\r
- OutputParameterBlockSize,\r
- OutputParameterBlock\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- This service requests use TPM2.\r
-\r
- @retval EFI_SUCCESS Get the control of TPM2 chip.\r
- @retval EFI_NOT_FOUND TPM2 not found.\r
- @retval EFI_DEVICE_ERROR Unexpected device behavior.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm2RequestUseTpm (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- \r
- Status = mPttPassThruProtocol->Tpm2RequestUseTpm (mPttPassThruProtocol);\r
- \r
- return Status;\r
-}\r
-\r
-/**\r
- This service register TPM2 device.\r
-\r
- @Param Tpm2Device TPM2 device\r
-\r
- @retval EFI_SUCCESS This TPM2 device is registered successfully.\r
- @retval EFI_UNSUPPORTED System does not support register this TPM2 device.\r
- @retval EFI_ALREADY_STARTED System already register this TPM2 device.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm2RegisterTpm2DeviceLib (\r
- IN PTT_TPM2_DEVICE_INTERFACE *Tpm2Device\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
+++ /dev/null
-#/** @file\r
-# \r
-#\r
-# Copyright (c) 2007 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-# \r
-#\r
-#\r
-#\r
-#**/\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = Tpm2DeviceLibSeC\r
- FILE_GUID = 294B196A-A3CC-4a43-857F-EEC26147857B\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = Tpm2DeviceLib | DXE_DRIVER DXE_SMM_DRIVER\r
- CONSTRUCTOR = Tpm2DeviceLibConstructor\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- Tpm2DeviceLibSeC.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- SecurityPkg/SecurityPkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- PcdLib\r
- UefiBootServicesTableLib\r
-\r
- \r
-[Guids]\r
- gEfiVLVTokenSpaceGuid\r
- \r
-[Pcd]\r
- gEfiVLVTokenSpaceGuid.PcdMeasuredBootEnable\r
- gEfiVLVTokenSpaceGuid.PcdFTPMErrorOccur\r
- gEfiVLVTokenSpaceGuid.PcdFTPMCommand\r
- gEfiVLVTokenSpaceGuid.PcdFTPMResponse\r
- gEfiVLVTokenSpaceGuid.PcdFTPMNotRespond\r
- gEfiVLVTokenSpaceGuid.PcdFTPMStatus\r
- \r
-[Protocols]\r
- gPttPassThruProtocolGuid\r
- \r
-[Depex]\r
- gPttPassThruProtocolGuid\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2015, Intel Corporation. All rights reserved\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
-\r
---*/\r
-\r
-#include <Uefi.h>\r
-#include <PiPei.h>\r
-#include <Ppi/PttPassThruPpi.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/PcdLib.h>\r
-\r
-\r
-\r
-\r
-\r
-\r
-PTT_PASS_THRU_PPI *SecPttPassThruPpi = NULL;\r
-\r
-/**\r
- The constructor function caches the pointer to PEI services.\r
-\r
- The constructor function caches the pointer to PEI services.\r
- It will always return EFI_SUCCESS.\r
-\r
- @param FfsHeader Pointer to FFS header the loaded driver.\r
- @param PeiServices Pointer to the PEI services.\r
-\r
- @retval EFI_SUCCESS The constructor always returns EFI_SUCCESS.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm2DeviceLibConstructor (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- \r
- Status = PeiServicesLocatePpi (&gPttPassThruPpiGuid, 0, NULL, (VOID **) &SecPttPassThruPpi);\r
- if (EFI_ERROR (Status)) {\r
- // Locate the PPI failed\r
- SecPttPassThruPpi = NULL;\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- This service enables the sending of commands to the TPM2.\r
-\r
- @param[in] InputParameterBlockSize Size of the TPM2 input parameter block.\r
- @param[in] InputParameterBlock Pointer to the TPM2 input parameter block.\r
- @param[in] OutputParameterBlockSize Size of the TPM2 output parameter block.\r
- @param[in] OutputParameterBlock Pointer to the TPM2 output parameter block.\r
-\r
- @retval EFI_SUCCESS The command byte stream was successfully sent to the device and a response was successfully received.\r
- @retval EFI_DEVICE_ERROR The command was not successfully sent to the device or a response was not successfully received from the device.\r
- @retval EFI_BUFFER_TOO_SMALL The output parameter block is too small.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm2SubmitCommand (\r
- IN UINT32 InputParameterBlockSize,\r
- IN UINT8 *InputParameterBlock,\r
- IN OUT UINT32 *OutputParameterBlockSize,\r
- IN UINT8 *OutputParameterBlock\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
-\r
- if(NULL == InputParameterBlock || NULL == OutputParameterBlock || 0 == InputParameterBlockSize) {\r
- DEBUG ((EFI_D_ERROR, "Buffer == NULL or InputParameterBlockSize == 0\n"));\r
- Status = EFI_INVALID_PARAMETER;\r
- return Status;\r
- }\r
-\r
- if (NULL == SecPttPassThruPpi) {\r
- // Don't locate PPI by calling Tpm2DeviceLibConstructor() function??\r
- Status = EFI_DEVICE_ERROR;\r
- return Status;\r
- }\r
-\r
- Status = SecPttPassThruPpi->Tpm2SubmitCommand (\r
- SecPttPassThruPpi, \r
- InputParameterBlockSize, \r
- InputParameterBlock, \r
- OutputParameterBlockSize, \r
- OutputParameterBlock\r
- );\r
- \r
- return Status;\r
-}\r
-\r
-/**\r
- This service requests use TPM2.\r
-\r
- @retval EFI_SUCCESS Get the control of TPM2 chip.\r
- @retval EFI_NOT_FOUND TPM2 not found.\r
- @retval EFI_DEVICE_ERROR Unexpected device behavior.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm2RequestUseTpm (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
-\r
- if (NULL == SecPttPassThruPpi) {\r
- // Don't locate PPI by calling Tpm2DeviceLibConstructor() function??\r
- Status = EFI_DEVICE_ERROR;\r
- return Status;\r
- }\r
-\r
- Status = SecPttPassThruPpi->Tpm2RequestUseTpm (SecPttPassThruPpi);\r
- \r
- return Status;\r
-}\r
-\r
-/**\r
- This service register TPM2 device.\r
-\r
- @Param Tpm2Device TPM2 device\r
-\r
- @retval EFI_SUCCESS This TPM2 device is registered successfully.\r
- @retval EFI_UNSUPPORTED System does not support register this TPM2 device.\r
- @retval EFI_ALREADY_STARTED System already register this TPM2 device.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Tpm2RegisterTpm2DeviceLib (\r
- IN PTT_TPM2_DEVICE_INTERFACE *Tpm2Device\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
+++ /dev/null
-#/** @file\r
-# \r
-#\r
-# Copyright (c) 2007 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-# \r
-#\r
-#\r
-#\r
-#**/\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = Tpm2DeviceLibSeC\r
- FILE_GUID = 1EEA2BFE-01CB-40cc-A34E-CB224C800AA2\r
- MODULE_TYPE = BASE\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = Tpm2DeviceLib | PEI_DRIVER PEIM\r
- CONSTRUCTOR = Tpm2DeviceLibConstructor\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources.common]\r
- Tpm2DeviceLibSeC.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- SecurityPkg/SecurityPkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- BaseMemoryLib\r
- MemoryAllocationLib\r
- DebugLib\r
- IoLib\r
- PciLib\r
- TimerLib\r
- PcdLib\r
- PeiServicesLib\r
- PeimEntryPoint\r
-\r
- \r
-[Guids]\r
-\r
-[Ppis]\r
- gPttPassThruPpiGuid\r
- \r
-[Depex]\r
- gPttPassThruPpiGuid\r
- \r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- LegacyMetronome.c\r
-\r
-Abstract:\r
-\r
- This contains the installation function for the driver.\r
-\r
---*/\r
-\r
-#include "LegacyMetronome.h"\r
-\r
-//\r
-// Handle for the Metronome Architectural Protocol instance produced by this driver\r
-//\r
-EFI_HANDLE mMetronomeHandle = NULL;\r
-\r
-//\r
-// The Metronome Architectural Protocol instance produced by this driver\r
-//\r
-EFI_METRONOME_ARCH_PROTOCOL mMetronome = {\r
- WaitForTick,\r
- TICK_PERIOD\r
-};\r
-\r
-//\r
-// The CPU I/O Protocol used to access system hardware\r
-//\r
-EFI_CPU_IO_PROTOCOL *mCpuIo = NULL;\r
-\r
-//\r
-// Worker Functions\r
-//\r
-\r
-/**\r
- Write an 8 bit value to an I/O port and save it to the S3 script\r
-\r
- @param Port IO Port\r
- @param Data Data in IO Port\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-ScriptWriteIo8 (\r
- UINT16 Port,\r
- UINT8 Data\r
- )\r
-{\r
- mCpuIo->Io.Write (\r
- mCpuIo,\r
- EfiCpuIoWidthUint8,\r
- Port,\r
- 1,\r
- &Data\r
- );\r
-\r
-}\r
-\r
-/**\r
-\r
- Read the refresh bit from the REFRESH_PORT\r
-\r
- @param None.\r
-\r
- @retval Refresh bit.\r
-\r
-**/\r
-UINT8\r
-ReadRefresh (\r
- VOID\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- mCpuIo->Io.Read (\r
- mCpuIo,\r
- EfiCpuIoWidthUint8,\r
- REFRESH_PORT,\r
- 1,\r
- &Data\r
- );\r
- return (UINT8) (Data & REFRESH_ON);\r
-}\r
-\r
-/**\r
-\r
- Waits for the TickNumber of ticks from a known platform time source.\r
-\r
- @param This Pointer to the protocol instance.\r
- @param TickNumber Tick Number to be waited\r
-\r
-\r
- @retval EFI_SUCCESS If number of ticks occurred.\r
- @retval EFI_NOT_FOUND Could not locate CPU IO protocol\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-WaitForTick (\r
- IN EFI_METRONOME_ARCH_PROTOCOL *This,\r
- IN UINT32 TickNumber\r
- )\r
-{\r
- //\r
- // Wait for TickNumber toggles of the Refresh bit\r
- //\r
- for (; TickNumber != 0x00; TickNumber--) {\r
- while (ReadRefresh () == REFRESH_ON)\r
- ;\r
- while (ReadRefresh () == REFRESH_OFF)\r
- ;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-//\r
-// Driver Entry Point\r
-//\r
-/**\r
- Install the LegacyMetronome driver. Loads a Metronome Arch Protocol based\r
- on the Port 61 timer.\r
-\r
- @param ImageHandle Handle for the image of this driver\r
- @param SystemTable Pointer to the EFI System Table\r
-\r
- @retval EFI_SUCCESS Metronome Architectural Protocol Installed\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InstallLegacyMetronome (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Make sure the Metronome Architectural Protocol is not already installed in the system\r
- //\r
- ASSERT_PROTOCOL_ALREADY_INSTALLED (NULL, &gEfiMetronomeArchProtocolGuid);\r
-\r
- //\r
- // Get the CPU I/O Protocol that this driver requires\r
- // If the CPU I/O Protocol is not found, then ASSERT because the dependency expression\r
- // should guarantee that it is present in the handle database.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiCpuIoProtocolGuid,\r
- NULL,\r
- (void **)&mCpuIo\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Program port 61 timer 1 as refresh timer. We could use ACPI timer in the\r
- // future.\r
- //\r
- ScriptWriteIo8 (TIMER1_CONTROL_PORT, LOAD_COUNTER1_LSB);\r
- ScriptWriteIo8 (TIMER1_COUNT_PORT, COUNTER1_COUNT);\r
-\r
- //\r
- // Install on a new handle\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &mMetronomeHandle,\r
- &gEfiMetronomeArchProtocolGuid,\r
- &mMetronome,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- LegacyMetronome.h\r
-\r
-Abstract:\r
-\r
- Driver implementing the EFI 2.0 metronome protocol using the legacy PORT 61\r
- timer.\r
-\r
---*/\r
-\r
-#ifndef _LEGACY_METRONOME_H\r
-#define _LEGACY_METRONOME_H\r
-\r
-//\r
-// Statements that include other files\r
-//\r
-#include "Protocol/Metronome.h"\r
-#include "Protocol/CpuIo.h"\r
-#include "Library/DebugLib.h"\r
-#include "Library/UefiBootServicesTableLib.h"\r
-\r
-\r
-//\r
-// Private definitions\r
-//\r
-#define TICK_PERIOD 300\r
-#define REFRESH_PORT 0x61\r
-#define REFRESH_ON 0x10\r
-#define REFRESH_OFF 0x00\r
-#define TIMER1_CONTROL_PORT 0x43\r
-#define TIMER1_COUNT_PORT 0x41\r
-#define LOAD_COUNTER1_LSB 0x54\r
-#define COUNTER1_COUNT 0x12\r
-\r
-//\r
-// Function Prototypes\r
-//\r
-/**\r
- Waits for the TickNumber of ticks from a known platform time source.\r
-\r
- @param This Pointer to the protocol instance.\r
- @param TickNumber Tick Number to be waited\r
-\r
- @retval EFI_SUCCESS If number of ticks occurred.\r
- @retval EFI_NOT_FOUND Could not locate CPU IO protocol\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-WaitForTick (\r
- IN EFI_METRONOME_ARCH_PROTOCOL *This,\r
- IN UINT32 TickNumber\r
- );\r
-\r
-#endif\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-\r
-# Module Name:\r
-#\r
-# LegacyMetronome.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file for LegacyMetronome module\r
-#\r
-#--*/\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = LegacyMetronome\r
- FILE_GUID = 07A9330A-F347-11d4-9A49-0090273FC14D\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = InstallLegacyMetronome\r
-\r
-[sources.common]\r
- LegacyMetronome.c\r
- LegacyMetronome.h\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- DevicePathLib\r
- UefiLib\r
-\r
-[Protocols]\r
-\r
-gEfiMetronomeArchProtocolGuid\r
-gEfiCpuIoProtocolGuid\r
-\r
-[Depex]\r
-gEfiCpuIoProtocolGuid AND gEfiBootScriptSaveProtocolGuid\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- EfiStatusCode.h\r
-\r
-Abstract:\r
-\r
- Status Code Definitions, according to Intel Platform Innovation Framework\r
- for EFI Status Codes Specification\r
- Revision 0.92\r
-\r
- The file is divided into sections for ease of use.\r
-\r
- Section: Contents:\r
- 1 General Status Code Definitions\r
- 2 Class definitions\r
- 3 Computing Unit Subclasses, Progress and Error Codes\r
- 4 Peripheral Subclasses, Progress and Error Codes.\r
- 5 IO Bus Subclasses, Progress and Error Codes.\r
- 6 Software Subclasses, Progress and Error Codes.\r
- 7 Debug Codes\r
-\r
---*/\r
-\r
-#ifndef _EFI_STATUS_CODE_H_\r
-#define _EFI_STATUS_CODE_H_\r
-\r
-\r
-\r
-#define EFI_SW_PEIM_EC_NO_RECOVERY_CAPSULE (EFI_SUBCLASS_SPECIFIC | 0x00000000)\r
-#define EFI_SW_PEIM_EC_INVALID_CAPSULE_DESCRIPTOR (EFI_SUBCLASS_SPECIFIC | 0x00000001)\r
-\r
-\r
-\r
-#define EFI_SW_PEIM_PC_RECOVERY_BEGIN (EFI_SUBCLASS_SPECIFIC | 0x00000000)\r
-#define EFI_SW_PEIM_PC_CAPSULE_LOAD (EFI_SUBCLASS_SPECIFIC | 0x00000001)\r
-#define EFI_SW_PEIM_PC_CAPSULE_START (EFI_SUBCLASS_SPECIFIC | 0x00000002)\r
-#define EFI_SW_PEIM_PC_RECOVERY_USER (EFI_SUBCLASS_SPECIFIC | 0x00000003)\r
-#define EFI_SW_PEIM_PC_RECOVERY_AUTO (EFI_SUBCLASS_SPECIFIC | 0x00000004)\r
-\r
-\r
-\r
-#define EFI_CU_MEMORY_PC_SPD_READ (EFI_SUBCLASS_SPECIFIC | 0x00000000)\r
-#define EFI_CU_MEMORY_PC_PRESENCE_DETECT (EFI_SUBCLASS_SPECIFIC | 0x00000001)\r
-#define EFI_CU_MEMORY_PC_TIMING (EFI_SUBCLASS_SPECIFIC | 0x00000002)\r
-#define EFI_CU_MEMORY_PC_CONFIGURING (EFI_SUBCLASS_SPECIFIC | 0x00000003)\r
-#define EFI_CU_MEMORY_PC_OPTIMIZING (EFI_SUBCLASS_SPECIFIC | 0x00000004)\r
-#define EFI_CU_MEMORY_PC_INIT (EFI_SUBCLASS_SPECIFIC | 0x00000005)\r
-#define EFI_CU_MEMORY_PC_TEST (EFI_SUBCLASS_SPECIFIC | 0x00000006)\r
-#define EFI_CU_MEMORY_PC_COMPLETE (EFI_SUBCLASS_SPECIFIC | 0x00000007)\r
-#define EFI_CU_MEMORY_PC_INIT_BEGIN (EFI_SUBCLASS_SPECIFIC | 0x00000008)\r
-\r
-\r
-#define EFI_DC_UNSPECIFIED 0x0\r
-\r
-//\r
-// CPU PEI\r
-//\r
-#define EFI_CU_HP_PC_PEI_INIT (EFI_SUBCLASS_SPECIFIC | 0x00000010)\r
-#define EFI_CU_HP_PC_PEI_STEP1 (EFI_SUBCLASS_SPECIFIC | 0x00000011)\r
-#define EFI_CU_HP_PC_PEI_STEP2 (EFI_SUBCLASS_SPECIFIC | 0x00000012)\r
-#define EFI_CU_HP_PC_PEI_STEP3 (EFI_SUBCLASS_SPECIFIC | 0x00000013)\r
-#define EFI_CU_HP_PC_PEI_STEP4 (EFI_SUBCLASS_SPECIFIC | 0x00000014)\r
-#define EFI_CU_HP_PC_PEI_STEP5 (EFI_SUBCLASS_SPECIFIC | 0x00000015)\r
-#define EFI_CU_HP_PC_PEI_STEP6 (EFI_SUBCLASS_SPECIFIC | 0x00000016)\r
-#define EFI_CU_HP_PC_PEI_STEP7 (EFI_SUBCLASS_SPECIFIC | 0x00000017)\r
-#define EFI_CU_HP_PC_PEI_STEP8 (EFI_SUBCLASS_SPECIFIC | 0x00000018)\r
-#define EFI_CU_HP_PC_PEI_STEP9 (EFI_SUBCLASS_SPECIFIC | 0x00000019)\r
-#define EFI_CU_HP_PC_PEI_STEP10 (EFI_SUBCLASS_SPECIFIC | 0x0000001A)\r
-#define EFI_CU_HP_PC_PEI_STEP11 (EFI_SUBCLASS_SPECIFIC | 0x0000001B)\r
-#define EFI_CU_HP_PC_PEI_STEP12 (EFI_SUBCLASS_SPECIFIC | 0x0000001C)\r
-#define EFI_CU_HP_PC_PEI_STEP13 (EFI_SUBCLASS_SPECIFIC | 0x0000001D)\r
-#define EFI_CU_HP_PC_PEI_STEP14 (EFI_SUBCLASS_SPECIFIC | 0x0000001E)\r
-#define EFI_CU_HP_PC_PEI_END (EFI_SUBCLASS_SPECIFIC | 0x0000001F)\r
-\r
-//\r
-// CPU DXE\r
-//\r
-#define EFI_CU_HP_PC_DXE_INIT (EFI_SUBCLASS_SPECIFIC | 0x00000020)\r
-#define EFI_CU_HP_PC_DXE_STEP1 (EFI_SUBCLASS_SPECIFIC | 0x00000021)\r
-#define EFI_CU_HP_PC_DXE_STEP2 (EFI_SUBCLASS_SPECIFIC | 0x00000022)\r
-#define EFI_CU_HP_PC_DXE_STEP3 (EFI_SUBCLASS_SPECIFIC | 0x00000023)\r
-#define EFI_CU_HP_PC_DXE_STEP4 (EFI_SUBCLASS_SPECIFIC | 0x00000024)\r
-#define EFI_CU_HP_PC_DXE_STEP5 (EFI_SUBCLASS_SPECIFIC | 0x00000025)\r
-#define EFI_CU_HP_PC_DXE_STEP6 (EFI_SUBCLASS_SPECIFIC | 0x00000026)\r
-#define EFI_CU_HP_PC_DXE_STEP7 (EFI_SUBCLASS_SPECIFIC | 0x00000027)\r
-#define EFI_CU_HP_PC_DXE_STEP8 (EFI_SUBCLASS_SPECIFIC | 0x00000028)\r
-#define EFI_CU_HP_PC_DXE_STEP9 (EFI_SUBCLASS_SPECIFIC | 0x00000029)\r
-#define EFI_CU_HP_PC_DXE_STEP10 (EFI_SUBCLASS_SPECIFIC | 0x0000002A)\r
-#define EFI_CU_HP_PC_DXE_STEP11 (EFI_SUBCLASS_SPECIFIC | 0x0000002B)\r
-#define EFI_CU_HP_PC_DXE_STEP12 (EFI_SUBCLASS_SPECIFIC | 0x0000002C)\r
-#define EFI_CU_HP_PC_DXE_STEP13 (EFI_SUBCLASS_SPECIFIC | 0x0000002D)\r
-#define EFI_CU_HP_PC_DXE_STEP14 (EFI_SUBCLASS_SPECIFIC | 0x0000002E)\r
-#define EFI_CU_HP_PC_DXE_END (EFI_SUBCLASS_SPECIFIC | 0x0000002F)\r
-\r
-//\r
-// CPU SMM PEI\r
-//\r
-#define EFI_CU_HP_PC_SMM_PEI_INIT (EFI_SUBCLASS_SPECIFIC | 0x00000030)\r
-#define EFI_CU_HP_PC_SMM_PEI_STEP1 (EFI_SUBCLASS_SPECIFIC | 0x00000031)\r
-#define EFI_CU_HP_PC_SMM_PEI_STEP2 (EFI_SUBCLASS_SPECIFIC | 0x00000032)\r
-#define EFI_CU_HP_PC_SMM_PEI_STEP3 (EFI_SUBCLASS_SPECIFIC | 0x00000033)\r
-#define EFI_CU_HP_PC_SMM_PEI_STEP4 (EFI_SUBCLASS_SPECIFIC | 0x00000034)\r
-#define EFI_CU_HP_PC_SMM_PEI_STEP5 (EFI_SUBCLASS_SPECIFIC | 0x00000035)\r
-#define EFI_CU_HP_PC_SMM_PEI_STEP6 (EFI_SUBCLASS_SPECIFIC | 0x00000036)\r
-#define EFI_CU_HP_PC_SMM_PEI_END (EFI_SUBCLASS_SPECIFIC | 0x0000003F)\r
-\r
-//\r
-// CPU SMM DXE\r
-//\r
-#define EFI_CU_HP_PC_SMM_DXE_INIT (EFI_SUBCLASS_SPECIFIC | 0x00000040)\r
-#define EFI_CU_HP_PC_SMM_DXE_STEP1 (EFI_SUBCLASS_SPECIFIC | 0x00000041)\r
-#define EFI_CU_HP_PC_SMM_DXE_STEP2 (EFI_SUBCLASS_SPECIFIC | 0x00000042)\r
-#define EFI_CU_HP_PC_SMM_DXE_STEP3 (EFI_SUBCLASS_SPECIFIC | 0x00000043)\r
-#define EFI_CU_HP_PC_SMM_DXE_STEP4 (EFI_SUBCLASS_SPECIFIC | 0x00000044)\r
-#define EFI_CU_HP_PC_SMM_DXE_STEP5 (EFI_SUBCLASS_SPECIFIC | 0x00000045)\r
-#define EFI_CU_HP_PC_SMM_DXE_STEP6 (EFI_SUBCLASS_SPECIFIC | 0x00000046)\r
-#define EFI_CU_HP_PC_SMM_DXE_END (EFI_SUBCLASS_SPECIFIC | 0x0000004F)\r
-\r
-//\r
-// PEI before memory initialization\r
-//\r
-#define EFI_CU_PLATFORM_PEI_INIT (EFI_OEM_SPECIFIC | 0x00000001)\r
-#define EFI_CU_PLATFORM_PEI_STEP1 (EFI_OEM_SPECIFIC | 0x00000002)\r
-#define EFI_CU_PLATFORM_PEI_STEP2 (EFI_OEM_SPECIFIC | 0x00000003)\r
-#define EFI_CU_PLATFORM_PEI_STEP3 (EFI_OEM_SPECIFIC | 0x00000004)\r
-#define EFI_CU_PLATFORM_PEI_STEP4 (EFI_OEM_SPECIFIC | 0x00000005)\r
-#define EFI_CU_SMBUS_PEI_INIT (EFI_OEM_SPECIFIC | 0x00000006)\r
-#define EFI_CU_SMBUS_PEI_EXEC_ENTRY (EFI_OEM_SPECIFIC | 0x00000007)\r
-#define EFI_CU_SMBUS_PEI_EXEC_EXIT (EFI_OEM_SPECIFIC | 0x00000008)\r
-#define EFI_CU_CLOCK_PEI_INIT_ENTRY (EFI_OEM_SPECIFIC | 0x00000009)\r
-#define EFI_CU_CLOCK_PEI_INIT_EXIT (EFI_OEM_SPECIFIC | 0x0000000A)\r
-#define EFI_CU_MEMORY_PC_PROG_MTRR (EFI_OEM_SPECIFIC | 0x0000000B)\r
-#define EFI_CU_MEMORY_PC_PROG_MTRR_END (EFI_OEM_SPECIFIC | 0x0000000C)\r
-#define EFI_CU_PLATFORM_PEI_STEP12 (EFI_OEM_SPECIFIC | 0x0000000D)\r
-#define EFI_CU_PLATFORM_PEI_STEP13 (EFI_OEM_SPECIFIC | 0x0000000E)\r
-#define EFI_CU_PLATFORM_PEI_END (EFI_OEM_SPECIFIC | 0x0000000F)\r
-\r
-#define EFI_CU_PLATFORM_DXE_INIT (EFI_OEM_SPECIFIC | 0x00000011)\r
-#define EFI_CU_PLATFORM_DXE_STEP1 (EFI_OEM_SPECIFIC | 0x00000012)\r
-#define EFI_CU_PLATFORM_DXE_STEP2 (EFI_OEM_SPECIFIC | 0x00000013)\r
-#define EFI_CU_PLATFORM_DXE_STEP3 (EFI_OEM_SPECIFIC | 0x00000014)\r
-#define EFI_CU_PLATFORM_DXE_STEP4 (EFI_OEM_SPECIFIC | 0x00000015)\r
-#define EFI_CU_PLATFORM_DXE_INIT_DONE (EFI_OEM_SPECIFIC | 0x00000016)\r
-\r
-#define EFI_CU_OVERCLOCK_PEI_INIT_ENTRY (EFI_OEM_SPECIFIC | 0x00000017)\r
-#define EFI_CU_OVERCLOCK_PEI_INIT_EXIT (EFI_OEM_SPECIFIC | 0x00000018)\r
-\r
-//\r
-// BDS\r
-//\r
-#define EFI_CU_BDS_INIT (EFI_OEM_SPECIFIC | 0x00000060)\r
-#define EFI_CU_BDS_STEP1 (EFI_OEM_SPECIFIC | 0x00000061)\r
-#define EFI_CU_BDS_STEP2 (EFI_OEM_SPECIFIC | 0x00000062)\r
-#define EFI_CU_BDS_STEP3 (EFI_OEM_SPECIFIC | 0x00000063)\r
-#define EFI_CU_BDS_STEP4 (EFI_OEM_SPECIFIC | 0x00000064)\r
-#define EFI_CU_BDS_STEP5 (EFI_OEM_SPECIFIC | 0x00000065)\r
-#define EFI_CU_BDS_STEP6 (EFI_OEM_SPECIFIC | 0x00000066)\r
-#define EFI_CU_BDS_STEP7 (EFI_OEM_SPECIFIC | 0x00000067)\r
-#define EFI_CU_BDS_STEP8 (EFI_OEM_SPECIFIC | 0x00000068)\r
-#define EFI_CU_BDS_STEP9 (EFI_OEM_SPECIFIC | 0x00000069)\r
-#define EFI_CU_BDS_STEP10 (EFI_OEM_SPECIFIC | 0x0000006A)\r
-#define EFI_CU_BDS_STEP11 (EFI_OEM_SPECIFIC | 0x0000006B)\r
-#define EFI_CU_BDS_STEP12 (EFI_OEM_SPECIFIC | 0x0000006C)\r
-#define EFI_CU_BDS_STEP13 (EFI_OEM_SPECIFIC | 0x0000006D)\r
-#define EFI_CU_BDS_STEP14 (EFI_OEM_SPECIFIC | 0x0000006E)\r
-#define EFI_CU_BDS_END (EFI_OEM_SPECIFIC | 0x0000006F)\r
-\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- MonoStatusCode.c\r
-\r
-Abstract:\r
-\r
- PEIM to provide the status code functionality, to aid in system debug.\r
- It includes output to 0x80 port and/or to serial port.\r
- This PEIM is monolithic. Different platform should provide different library.\r
-\r
---*/\r
-\r
-#include "MonoStatusCode.h"\r
-#include "PlatformStatusCode.h"\r
-#define CMOS_EFI_DEBUG 0x14\r
-\r
-//\r
-// Module globals\r
-//\r
-EFI_PEI_PROGRESS_CODE_PPI mStatusCodePpi = { PlatformReportStatusCode };\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiListStatusCode = {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiStatusCodePpiGuid,\r
- &mStatusCodePpi\r
-};\r
-\r
-//\r
-// Function implemenations\r
-//\r
-\r
-/**\r
- Translate from a DXE status code interface into a PEI-callable\r
- interface, making the PEI the least common denominator..\r
-\r
- Same as DXE ReportStatusCode RT service\r
-\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-TranslateDxeStatusCodeToPeiStatusCode (\r
- IN EFI_STATUS_CODE_TYPE CodeType,\r
- IN EFI_STATUS_CODE_VALUE Value,\r
- IN UINT32 Instance,\r
- IN EFI_GUID * CallerId,\r
- IN EFI_STATUS_CODE_DATA * Data OPTIONAL\r
- )\r
-{\r
- return PlatformReportStatusCode (NULL, CodeType, Value, Instance, CallerId, Data);\r
-}\r
-\r
-/**\r
- Build a hob describing the status code listener that has been installed.\r
- This will be used by DXE code until a runtime status code listener is\r
- installed.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval Status EFI_SUCCESS if the interface could be successfully\r
- installed\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeDxeReportStatusCode (\r
- IN const EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status = EFI_UNSUPPORTED;\r
-\r
- VOID *Instance;\r
-\r
- VOID *Result;\r
-\r
- Instance = (VOID *) (UINTN) TranslateDxeStatusCodeToPeiStatusCode;\r
-\r
- Result = BuildGuidDataHob (\r
- &gEfiStatusCodeRuntimeProtocolGuid,\r
- &Instance,\r
- sizeof (VOID *)\r
- );\r
- if (Result != NULL) {\r
- Status = EFI_SUCCESS;\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- Initialize the platform status codes and publish the platform status code\r
- PPI.\r
-\r
- @param FfsHeader FV this PEIM was loaded from.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval Status EFI_SUCCESS\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-InitializeMonoStatusCode (\r
- IN EFI_FFS_FILE_HEADER *FfsHeader,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Initialize status code listeners.\r
- //\r
- PlatformInitializeStatusCode (FfsHeader, PeiServices);\r
-\r
- //\r
- // Publish the status code capability to other modules\r
- //\r
- Status = (*PeiServices)->InstallPpi (PeiServices, &mPpiListStatusCode);\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG ((DEBUG_ERROR, "\nMono Status Code PEIM Loaded\n"));\r
-\r
- return ;\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- MonoStatusCode.h\r
-\r
-Abstract:\r
-\r
- Monolithic single PEIM to provide the status code functionality.\r
- The PEIM is a blend of libraries that correspond to the different status code\r
- listeners that a platform installs.\r
-\r
---*/\r
-\r
-#ifndef _MONO_STATUS_CODE_H_\r
-#define _MONO_STATUS_CODE_H_\r
-\r
-//\r
-// Statements that include other files.\r
-//\r
-#include "PiPei.h"\r
-\r
-#include "Pi/PiBootMode.h"\r
-\r
-#include "Ppi/StatusCode.h"\r
-#include "Ppi/MemoryDiscovered.h"\r
-#include "Ppi/FvLoadFile.h"\r
-\r
-#include "Library/HobLib.h"\r
-#include "Library/DebugLib.h"\r
-#include "Library/IoLib.h"\r
-#include "Library/SerialPortLib.h"\r
-#include "Protocol/StatusCode.h"\r
-\r
-\r
-#ifndef _STATUS_CODE_ENABLER_H_\r
-#define _STATUS_CODE_ENABLER_H_\r
-\r
-#ifdef EFI_DEBUG\r
-\r
-#define EFI_STATUS_CODE_ENABLER_HOB_GUID \\r
- { \\r
- 0x5ffc6cf3, 0x71ad, 0x46f5, 0xbd, 0x8b, 0x7e, 0x8f, 0xfe, 0x19, 0x7, 0xd7 \\r
- }\r
-\r
-extern EFI_GUID gEfiSerialStatusCodeEnablerHobGuid;\r
-\r
-typedef struct _EFI_STATUS_CODE_INFO {\r
- BOOLEAN StatusCodeDisable;\r
-} EFI_STATUS_CODE_INFO;\r
-\r
-#endif\r
-#endif\r
-\r
-\r
-\r
-//\r
-// Platform specific function Declarations. These must be implemented in a\r
-// subdirectory named PlatformName in a file named PlatformStatusCode.c.\r
-//\r
-\r
-//\r
-// This is the platform function to initialize the listeners desired by the\r
-// platform.\r
-//\r
-VOID\r
-PlatformInitializeStatusCode (\r
- IN EFI_FFS_FILE_HEADER *FfsHeader,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-//\r
-// This is the platform function that calls all of the listeners desired by the\r
-// platform.\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformReportStatusCode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_STATUS_CODE_TYPE CodeType,\r
- IN EFI_STATUS_CODE_VALUE Value,\r
- IN UINT32 Instance,\r
- IN CONST EFI_GUID * CallerId,\r
- IN CONST EFI_STATUS_CODE_DATA * Data OPTIONAL\r
- );\r
-\r
-//\r
-// Platform independent function Declarations\r
-//\r
-//\r
-// Initialize the status code listeners and publish the status code PPI.\r
-//\r
-VOID\r
-EFIAPI\r
-InitializeMonoStatusCode (\r
- IN EFI_FFS_FILE_HEADER *FfsHeader,\r
- IN const EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-//\r
-// Convert a DXE status code call into a PEI status code call.\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-TranslateDxeStatusCodeToPeiStatusCode (\r
- IN EFI_STATUS_CODE_TYPE CodeType,\r
- IN EFI_STATUS_CODE_VALUE Value,\r
- IN UINT32 Instance,\r
- IN EFI_GUID * CallerId,\r
- IN EFI_STATUS_CODE_DATA * Data OPTIONAL\r
- );\r
-\r
-//\r
-// Publish a HOB that contains the listener to be used by DXE.\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeDxeReportStatusCode (\r
- IN const EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-#endif\r
+++ /dev/null
-#
-#
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-# \r
-#
-# Module Name:
-#
-# MonoStatusCode.inf
-#
-# Abstract:
-#
-# Component description file for Status Code PEI module
-#
-#--*/
-
-[defines]
- INF_VERSION = 0x00010005
- BASE_NAME = MonoStatusCode
- FILE_GUID = 4BB346D2-8076-4671-8BC9-7B95CBB9A6DF
- MODULE_TYPE = PEIM
- VERSION_STRING = 1.0
-# ENTRY_POINT = InstallMonoStatusCode
- LIBRARY_CLASS = MonoStatusCodeLib
-
-[sources.common]
- MonoStatusCode.c
- MonoStatusCode.h
- PlatformStatusCode.c
- PlatformStatusCode.h
- PeiPostCode.c
-
-[Packages]
- MdePkg/MdePkg.dec
- MdeModulePkg/MdeModulePkg.dec
- Vlv2SocBinPkg/Vlv2SocBinPkg.dec
- Vlv2TbltDevicePkg/PlatformPkg.dec
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec
- IntelFrameworkPkg/IntelFrameworkPkg.dec
-
-[LibraryClasses]
- PeimEntryPoint
- HobLib
- DebugLib
- SerialPortLib
- ReportStatusCodeLib
- PrintLib
- BaseMemoryLib
- PchPlatformLib
-
-[Ppis]
- gEfiPeiMemoryDiscoveredPpiGuid
- gEfiPeiStatusCodePpiGuid
- gEfiPeiFvFileLoaderPpiGuid
-
-[Protocols]
- gEfiStatusCodeRuntimeProtocolGuid
-
-[Pcd]
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseRam
-
-[Guids]
- gEfiPlatformCpuInfoGuid
- gEfiHtBistHobGuid
- gEfiStatusCodeDataTypeStringGuid ## CONSUMES
-
-[Depex]
- TRUE
-
-
-
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- PeiPostCode.c\r
-\r
-Abstract:\r
-\r
- Worker functions for PostCode\r
-\r
---*/\r
-\r
-#include "EfiStatusCode.h"\r
-\r
-#pragma pack(1)\r
-typedef struct {\r
- EFI_STATUS_CODE_VALUE StatusValue;\r
- UINT8 Port80Value;\r
-} EFI_STATUS_CODE_TO_PORT_80;\r
-#pragma pack()\r
-\r
-//\r
-// see Edk\Foundation\Library\EfiCommonLib\PostCode.c for DXE/BDS POST codes.\r
-//\r
-EFI_STATUS_CODE_TO_PORT_80 mPeiPort80Table[] = {\r
- //\r
- // Platform init\r
- //\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_PLATFORM_PEI_INIT, 0x11},\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_PLATFORM_PEI_STEP1, 0x12},\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_PLATFORM_PEI_STEP2, 0x13},\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_PLATFORM_PEI_STEP3, 0x14},\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_PLATFORM_PEI_STEP4, 0x15},\r
-\r
- //\r
- // SMBUS\r
- //\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_SMBUS_PEI_INIT, 0x16},\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_SMBUS_PEI_EXEC_ENTRY, 0x17},\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_SMBUS_PEI_EXEC_EXIT, 0x18},\r
-\r
- //\r
- // Clock\r
- //\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_CLOCK_PEI_INIT_ENTRY, 0x19},\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_CLOCK_PEI_INIT_EXIT, 0x1A},\r
-\r
- //\r
- // Over clocking support\r
- //\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_OVERCLOCK_PEI_INIT_ENTRY, 0x1B},\r
- {EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_OVERCLOCK_PEI_INIT_EXIT, 0x1C},\r
-\r
- //\r
- // MRC\r
- //\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_INIT_BEGIN, 0x21},\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_SPD_READ, 0x23},\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_PRESENCE_DETECT, 0x24},\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_TIMING, 0x25},\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_OPTIMIZING, 0x26},\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_CONFIGURING, 0x27},\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_TEST, 0x28},\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_COMPLETE, 0x29},\r
-\r
- //\r
- // Platform Init after MRC\r
- //\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_PROG_MTRR, 0x2A},\r
- {EFI_COMPUTING_UNIT_MEMORY | EFI_CU_MEMORY_PC_PROG_MTRR_END, 0x2B},\r
-\r
- {EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_PC_RECOVERY_BEGIN, 0x31},\r
- {EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_PC_RECOVERY_AUTO, 0x32},\r
- {EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_PC_CAPSULE_LOAD, 0x33},\r
- {EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_PC_CAPSULE_START, 0x34},\r
- {EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_EC_NO_RECOVERY_CAPSULE, 0x35},\r
-\r
- {EFI_COMPUTING_UNIT_HOST_PROCESSOR | EFI_CU_HP_PC_PEI_INIT, 0x41},\r
- {EFI_COMPUTING_UNIT_HOST_PROCESSOR | EFI_CU_HP_PC_PEI_STEP1, 0x42},\r
- {EFI_COMPUTING_UNIT_HOST_PROCESSOR | EFI_CU_HP_PC_PEI_END, 0x43},\r
- {EFI_COMPUTING_UNIT_HOST_PROCESSOR | EFI_CU_HP_PC_SMM_PEI_INIT, 0x44},\r
- {EFI_COMPUTING_UNIT_HOST_PROCESSOR | EFI_CU_HP_PC_SMM_PEI_STEP1, 0x45},\r
- {EFI_COMPUTING_UNIT_HOST_PROCESSOR | EFI_CU_HP_PC_SMM_PEI_END, 0x46}\r
-};\r
-\r
-BOOLEAN\r
-PeiCodeTypeToPostCode (\r
- IN EFI_STATUS_CODE_TYPE CodeType,\r
- IN EFI_STATUS_CODE_VALUE Value,\r
- OUT UINT8 *PostCode\r
- )\r
-{\r
- UINTN Index;\r
-\r
- if (CodeType == EFI_PROGRESS_CODE) {\r
- if ((Value == (EFI_SOFTWARE_PEI_CORE | EFI_SW_PC_INIT_BEGIN)) ||\r
- (Value == (EFI_SOFTWARE_PEI_CORE | EFI_SW_PC_INIT_END)) ||\r
- (Value == (EFI_SOFTWARE_DXE_CORE | EFI_SW_PC_INIT_BEGIN)) ||\r
- (Value == (EFI_SOFTWARE_DXE_CORE | EFI_SW_PC_INIT_END))) {\r
- return FALSE;\r
- }\r
- } else {\r
- return FALSE;\r
- }\r
-\r
- for (Index = 0; Index < sizeof(mPeiPort80Table)/sizeof(EFI_STATUS_CODE_TO_PORT_80); Index++) {\r
- if (mPeiPort80Table[Index].StatusValue == Value) {\r
- *PostCode = mPeiPort80Table[Index].Port80Value;\r
- return TRUE;\r
- }\r
- }\r
-\r
- return FALSE;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- PlatformStatusCode.c\r
-\r
-Abstract:\r
-\r
- Contains Platform specific implementations required to use status codes.\r
-\r
---*/\r
-\r
-#include "PlatformStatusCode.h"\r
-#include <PchRegs.h>\r
-#include <PlatformBaseAddresses.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/PcdLib.h>\r
-\r
-typedef struct {\r
- EFI_STATUS_CODE_DATA DataHeader;\r
- EFI_HANDLE Handle;\r
-} PEIM_FILE_HANDLE_EXTENDED_DATA;\r
-\r
-#define CONFIG_PORT0 0x4E\r
-#define PCI_IDX 0xCF8\r
-#define PCI_DAT 0xCFC\r
-\r
-#define PCI_LPC_BASE (0x8000F800)\r
-#define PCI_LPC_REG(x) (PCI_LPC_BASE + (x))\r
-\r
-//\r
-// Function implementations\r
-//\r
-BOOLEAN\r
-PeiCodeTypeToPostCode (\r
- IN EFI_STATUS_CODE_TYPE CodeType,\r
- IN EFI_STATUS_CODE_VALUE Value,\r
- OUT UINT8 *PostCode\r
- );\r
-\r
-/**\r
- Provide a port 80 status code\r
-\r
- @param Same as ReportStatusCode PPI\r
-\r
- @retval EFI_SUCCESS Always returns success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Port80ReportStatusCode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_STATUS_CODE_TYPE CodeType,\r
- IN EFI_STATUS_CODE_VALUE Value,\r
- IN UINT32 Instance,\r
- IN CONST EFI_GUID *CallerId,\r
- IN CONST EFI_STATUS_CODE_DATA *Data OPTIONAL\r
- )\r
-\r
-{\r
- EFI_STATUS Status;\r
- EFI_FV_FILE_INFO FvFileInfo;\r
- UINT16 Port80Code = 0;\r
-\r
- //\r
- // Progress or error code, Output Port 80h card.\r
- //\r
- if (!PeiCodeTypeToPostCode (CodeType, Value, (UINT8 *)&Port80Code)) {\r
- if ((Data != NULL) && (Value ==(EFI_SOFTWARE_PEI_CORE | EFI_SW_PC_INIT_BEGIN))){\r
- Status = PeiServicesFfsGetFileInfo (\r
- ((PEIM_FILE_HANDLE_EXTENDED_DATA *) (Data + 1))->Handle,\r
- &FvFileInfo\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Port80Code = (FvFileInfo.FileName.Data4[6]<<8) + (FvFileInfo.FileName.Data4[7]);\r
- }\r
- }\r
- }\r
- if (Port80Code != 0){\r
- IoWrite16 (0x80, (UINT16) Port80Code);\r
- DEBUG ((EFI_D_ERROR, "POSTCODE=<%04x>\n", Port80Code));\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Provide a serial status code\r
-\r
- @param Same as ReportStatusCode PPI\r
-\r
- @retval EFI_SUCCESS Always returns success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SerialReportStatusCode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_STATUS_CODE_TYPE CodeType,\r
- IN EFI_STATUS_CODE_VALUE Value,\r
- IN UINT32 Instance,\r
- IN CONST EFI_GUID * CallerId,\r
- IN CONST EFI_STATUS_CODE_DATA * Data OPTIONAL\r
- )\r
-{\r
- CHAR8 *Filename;\r
- CHAR8 *Description;\r
- CHAR8 *Format;\r
- CHAR8 Buffer[EFI_STATUS_CODE_DATA_MAX_SIZE];\r
- UINT32 ErrorLevel;\r
- UINT32 LineNumber;\r
- UINTN CharCount;\r
- BASE_LIST Marker;\r
-\r
- Buffer[0] = '\0';\r
-\r
- if (Data != NULL &&\r
- ReportStatusCodeExtractAssertInfo (CodeType, Value, Data, &Filename, &Description, &LineNumber)) {\r
- //\r
- // Print ASSERT() information into output buffer.\r
- //\r
- CharCount = AsciiSPrint (\r
- Buffer,\r
- sizeof (Buffer),\r
- "\n\rPEI_ASSERT!: %a (%d): %a\n\r",\r
- Filename,\r
- LineNumber,\r
- Description\r
- );\r
- } else if (Data != NULL &&\r
- ReportStatusCodeExtractDebugInfo (Data, &ErrorLevel, &Marker, &Format)) {\r
- //\r
- // Print DEBUG() information into output buffer.\r
- //\r
- CharCount = AsciiBSPrint (\r
- Buffer,\r
- sizeof (Buffer),\r
- Format,\r
- Marker\r
- );\r
- } else if ((CodeType & EFI_STATUS_CODE_TYPE_MASK) == EFI_ERROR_CODE) {\r
- //\r
- // Print ERROR information into output buffer.\r
- //\r
- CharCount = AsciiSPrint (\r
- Buffer,\r
- sizeof (Buffer),\r
- "ERROR: C%x:V%x I%x",\r
- CodeType,\r
- Value,\r
- Instance\r
- );\r
-\r
- ASSERT(CharCount > 0);\r
-\r
- if (CallerId != NULL) {\r
- CharCount += AsciiSPrint (\r
- &Buffer[CharCount],\r
- (sizeof (Buffer) - (sizeof (Buffer[0]) * CharCount)),\r
- " %g",\r
- CallerId\r
- );\r
- }\r
-\r
- if (Data != NULL) {\r
- CharCount += AsciiSPrint (\r
- &Buffer[CharCount],\r
- (sizeof (Buffer) - (sizeof (Buffer[0]) * CharCount)),\r
- " %x",\r
- Data\r
- );\r
- }\r
-\r
- CharCount += AsciiSPrint (\r
- &Buffer[CharCount],\r
- (sizeof (Buffer) - (sizeof (Buffer[0]) * CharCount)),\r
- "\n\r"\r
- );\r
- } else if ((CodeType & EFI_STATUS_CODE_TYPE_MASK) == EFI_PROGRESS_CODE) {\r
- //\r
- // Print PROGRESS information into output buffer.\r
- //\r
- CharCount = AsciiSPrint (\r
- Buffer,\r
- sizeof (Buffer),\r
- "PROGRESS CODE: V%x I%x\n\r",\r
- Value,\r
- Instance\r
- );\r
- } else if (Data != NULL &&\r
- CompareGuid (&Data->Type, &gEfiStatusCodeDataTypeStringGuid) &&\r
- ((EFI_STATUS_CODE_STRING_DATA *) Data)->StringType == EfiStringAscii) {\r
- //\r
- // EFI_STATUS_CODE_STRING_DATA\r
- //\r
- CharCount = AsciiSPrint (\r
- Buffer,\r
- sizeof (Buffer),\r
- "%a\n\r",\r
- ((EFI_STATUS_CODE_STRING_DATA *) Data)->String.Ascii\r
- );\r
- } else {\r
- //\r
- // Code type is not defined.\r
- //\r
- CharCount = AsciiSPrint (\r
- Buffer,\r
- sizeof (Buffer),\r
- "Undefined: C%x:V%x I%x\n\r",\r
- CodeType,\r
- Value,\r
- Instance\r
- );\r
- }\r
-\r
- //\r
- // Call SerialPort Lib function to do print.\r
- //\r
- SerialPortWrite ((UINT8 *) Buffer, CharCount);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Call all status code listeners in the MonoStatusCode.\r
-\r
- @param PeiServices The PEI core services table.\r
- @param CodeType Type of Status Code.\r
- @param Value Value to output for Status Code.\r
- @param Instance Instance Number of this status code.\r
- @param CallerId ID of the caller of this status code.\r
- @param Data Optional data associated with this status code.\r
-\r
- @retval EFI_SUCCESS If status code is successfully reported.\r
- @retval EFI_NOT_AVAILABLE_YET If StatusCodePpi has not been installed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformReportStatusCode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_STATUS_CODE_TYPE CodeType,\r
- IN EFI_STATUS_CODE_VALUE Value,\r
- IN UINT32 Instance,\r
- IN CONST EFI_GUID * CallerId,\r
- IN CONST EFI_STATUS_CODE_DATA * Data OPTIONAL\r
- )\r
-{\r
- //\r
- // If we are in debug mode, we will allow serial status codes\r
- //\r
- SerialReportStatusCode (PeiServices, CodeType, Value, Instance, CallerId, Data);\r
-\r
- Port80ReportStatusCode (PeiServices, CodeType, Value, Instance, CallerId, Data);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Install the PEIM. Initialize listeners, publish the PPI and HOB for PEI and\r
- DXE use respectively.\r
-\r
- @param FfsHeader FV this PEIM was loaded from.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS The function always returns success.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InstallMonoStatusCode (\r
- IN EFI_FFS_FILE_HEADER *FfsHeader,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-\r
- //\r
- // Initialize all listeners\r
- //\r
- InitializeMonoStatusCode (FfsHeader, PeiServices);\r
-\r
- //\r
- // Publish the listener in a HOB for DXE use.\r
- //\r
- InitializeDxeReportStatusCode (PeiServices);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-#define V_PCH_ILB_IRQE_UARTIRQEN_IRQ3 BIT3 // UART IRQ3 Enable\r
-#define V_PCH_ILB_IRQE_UARTIRQEN_IRQ4 BIT4 // UART IRQ4 Enable\r
-#define PCIEX_BASE_ADDRESS 0xE0000000\r
-#define PciD31F0RegBase PCIEX_BASE_ADDRESS + (UINT32) (31 << 15)\r
-#define SB_RCBA 0xfed1c000\r
-\r
-extern PCH_STEPPING EFIAPI PchStepping (VOID);\r
-\r
-VOID\r
-RamDebugInit (\r
- VOID\r
- );\r
-\r
-/**\r
- Enable legacy decoding on ICH6\r
-\r
- @param none\r
-\r
- @retval EFI_SUCCESS Always returns success.\r
-\r
-**/\r
-EFI_STATUS\r
-EnableInternalUart(\r
- VOID\r
- )\r
-{\r
-\r
- //\r
- // Program and enable PMC Base.\r
- //\r
- IoWrite32 (PCI_IDX, PCI_LPC_REG(R_PCH_LPC_PMC_BASE));\r
- IoWrite32 (PCI_DAT, (PMC_BASE_ADDRESS | B_PCH_LPC_PMC_BASE_EN));\r
-\r
- //\r
- // Enable COM1 for debug message output.\r
- //\r
- MmioAndThenOr32 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1, (UINT32) (~(B_PCH_PMC_GEN_PMCON_SUS_PWR_FLR + B_PCH_PMC_GEN_PMCON_PWROK_FLR)), BIT24);\r
-\r
- //\r
- // Silicon Steppings\r
- //\r
- if (PchStepping()>= PchB0)\r
- MmioOr8 (ILB_BASE_ADDRESS + R_PCH_ILB_IRQE, (UINT8) V_PCH_ILB_IRQE_UARTIRQEN_IRQ4);\r
- else\r
- MmioOr8 (ILB_BASE_ADDRESS + R_PCH_ILB_IRQE, (UINT8) V_PCH_ILB_IRQE_UARTIRQEN_IRQ3);\r
- MmioAnd32(IO_BASE_ADDRESS + 0x0520, (UINT32)~(0x00000187));\r
- MmioOr32 (IO_BASE_ADDRESS + 0x0520, (UINT32)0x81); // UART3_RXD-L\r
- MmioAnd32(IO_BASE_ADDRESS + 0x0530, (UINT32)~(0x00000007));\r
- MmioOr32 (IO_BASE_ADDRESS + 0x0530, (UINT32)0x1); // UART3_RXD-L\r
- MmioOr8 (PciD31F0RegBase + R_PCH_LPC_UART_CTRL, (UINT8) B_PCH_LPC_UART_CTRL_COM1_EN);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- INIT the SIO. Ported this code and I don't undertand the comments either.\r
-\r
- @param FfsHeader FV this PEIM was loaded from.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PlatformInitializeStatusCode (\r
- IN EFI_FFS_FILE_HEADER *FfsHeader,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-\r
- //\r
- // Enable internal COM1 on South Cluster.\r
- //\r
- EnableInternalUart();\r
-\r
-\r
- //\r
- // Initialize additional debug status code listeners.\r
- //\r
- SerialPortInitialize();\r
-\r
-}\r
-//#endif //EFI_DEBUG\r
-\r
+++ /dev/null
-/*++
-
- Copyright (c) 2004 - 2017, Intel Corporation. All rights reserved.<BR>
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent
- \r
-
-Module Name:
-
- PlatformStatusCode.h
-
-Abstract:
-
- Contains Platform specific implementations required to use status codes.
-
---*/
-
-#ifndef _PLATFORM_STATUS_CODE_H_
-#define _PLATFORM_STATUS_CODE_H_
-
-
-#define CONFIG_PORT0 0x4E
-#define INDEX_PORT0 0x4E
-#define DATA_PORT0 0x4F
-#define PCI_IDX 0xCF8
-#define PCI_DAT 0xCFC
-
-#include "MonoStatusCode.h"
-#ifndef _PEI_PORT_80_STATUS_CODE_H_
-#define _PEI_PORT_80_STATUS_CODE_H_
-
-
-
-//
-// Status code reporting function
-//
-EFI_STATUS
-Port80ReportStatusCode (
- IN CONST EFI_PEI_SERVICES **PeiServices,
- IN EFI_STATUS_CODE_TYPE CodeType,
- IN EFI_STATUS_CODE_VALUE Value,
- IN UINT32 Instance,
- IN CONST EFI_GUID * CallerId,
- IN CONST EFI_STATUS_CODE_DATA * Data OPTIONAL
- );
-
-#endif
-
-#ifndef _PEI_SERIAL_STATUS_CODE_LIB_H_
-#define _PEI_SERIAL_STATUS_CODE_LIB_H_
-
-
-#include <Guid/StatusCodeDataTypeId.h>
-#include <Guid/StatusCodeDataTypeDebug.h>
-#include <Library/ReportStatusCodeLib.h>
-#include <Library/PrintLib.h>
-#include <Library/BaseMemoryLib.h>
-
-//
-// Initialization function
-//
-VOID
-SerialInitializeStatusCode (
- VOID
- );
-
-//
-// Status code reporting function
-//
-EFI_STATUS
-SerialReportStatusCode (
- IN CONST EFI_PEI_SERVICES **PeiServices,
- IN EFI_STATUS_CODE_TYPE CodeType,
- IN EFI_STATUS_CODE_VALUE Value,
- IN UINT32 Instance,
- IN CONST EFI_GUID * CallerId,
- IN CONST EFI_STATUS_CODE_DATA * Data OPTIONAL
- );
-
-#endif
-
-extern EFI_PEI_PROGRESS_CODE_PPI mStatusCodePpi;
-extern EFI_PEI_PPI_DESCRIPTOR mPpiListStatusCode;
-#define EFI_SIGNATURE_16(A, B) ((A) | (B << 8))
-#define EFI_SIGNATURE_32(A, B, C, D) (EFI_SIGNATURE_16 (A, B) | (EFI_SIGNATURE_16 (C, D) << 16))
-#define STATUSCODE_PEIM_SIGNATURE EFI_SIGNATURE_32 ('p', 's', 't', 'c')
-
-typedef struct {
- UINT32 Signature;
- EFI_FFS_FILE_HEADER *FfsHeader;
- EFI_PEI_NOTIFY_DESCRIPTOR StatusCodeNotify;
-} STATUSCODE_CALLBACK_STATE_INFORMATION;
-
-#pragma pack(1)
-typedef struct {
- UINT16 Limit;
- UINT32 Base;
-} GDT_DSCRIPTOR;
-#pragma pack()
-
-#define STATUSCODE_PEIM_FROM_THIS(a) \
- BASE_CR ( \
- a, \
- STATUSCODE_CALLBACK_STATE_INFORMATION, \
- StatusCodeNotify \
- )
-
-VOID
-EFIAPI
-PlatformInitializeStatusCode (
- IN EFI_FFS_FILE_HEADER *FfsHeader,
- IN CONST EFI_PEI_SERVICES **PeiServices
- );
-
-
-//
-// Function declarations
-//
-/**
- Install Firmware Volume Hob's once there is main memory
-
- @param PeiServices General purpose services available to every PEIM.
- @param NotifyDescriptor Not Used
- @param Ppi Not Used
-
- @retval Status EFI_SUCCESS if the interface could be successfully
- installed
-
-**/
-EFI_STATUS
-EFIAPI
-MemoryDiscoveredPpiNotifyCallback (
- IN EFI_PEI_SERVICES **PeiServices,
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,
- IN VOID *Ppi
- );
-
-#endif
+++ /dev/null
-/** @file\r
- BDS Lib functions which relate with create or process the boot option.\r
-\r
-Copyright (c) 2004 - 2019, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "InternalBdsLib.h"\r
-#include "String.h"\r
-#include <Library/NetLib.h>\r
-#include "Library/DebugLib.h"\r
-\r
-BOOLEAN mEnumBootDevice = FALSE;\r
-EFI_HII_HANDLE gBdsLibStringPackHandle = NULL;\r
-\r
-/**\r
-\r
- End Perf entry of BDS\r
-\r
- @param Event The triggered event.\r
- @param Context Context for this event.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-BmEndOfBdsPerfCode (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- //\r
- // Record the performance data for End of BDS\r
- //\r
- PERF_END(NULL, "BDS", NULL, 0);\r
-\r
- return ;\r
-}\r
-\r
-/**\r
- The constructor function register UNI strings into imageHandle.\r
- \r
- It will ASSERT() if that operation fails and it will always return EFI_SUCCESS. \r
-\r
- @param ImageHandle The firmware allocated handle for the EFI image.\r
- @param SystemTable A pointer to the EFI System Table.\r
- \r
- @retval EFI_SUCCESS The constructor successfully added string package.\r
- @retval Other value The constructor can't add string package.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GenericBdsLibConstructor (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
-\r
- gBdsLibStringPackHandle = HiiAddPackages (\r
- &gBdsLibStringPackageGuid,\r
- ImageHandle,\r
- GenericBdsLibStrings,\r
- NULL\r
- );\r
-\r
- ASSERT (gBdsLibStringPackHandle != NULL);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Deletete the Boot Option from EFI Variable. The Boot Order Arrray\r
- is also updated.\r
-\r
- @param OptionNumber The number of Boot option want to be deleted.\r
- @param BootOrder The Boot Order array.\r
- @param BootOrderSize The size of the Boot Order Array.\r
-\r
- @retval EFI_SUCCESS The Boot Option Variable was found and removed\r
- @retval EFI_UNSUPPORTED The Boot Option Variable store was inaccessible\r
- @retval EFI_NOT_FOUND The Boot Option Variable was not found\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsDeleteBootOption (\r
- IN UINTN OptionNumber,\r
- IN OUT UINT16 *BootOrder,\r
- IN OUT UINTN *BootOrderSize\r
- )\r
-{\r
- CHAR16 BootOption[9];\r
- UINTN Index;\r
- EFI_STATUS Status;\r
-\r
- UnicodeSPrint (BootOption, sizeof (BootOption), L"Boot%04x", OptionNumber);\r
- Status = gRT->SetVariable (\r
- BootOption,\r
- &gEfiGlobalVariableGuid,\r
- 0,\r
- 0,\r
- NULL\r
- );\r
- //\r
- // Deleting variable with existing variable implementation shouldn't fail.\r
- //\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // adjust boot order array\r
- //\r
- for (Index = 0; Index < *BootOrderSize / sizeof (UINT16); Index++) {\r
- if (BootOrder[Index] == OptionNumber) {\r
- CopyMem (&BootOrder[Index], &BootOrder[Index+1], *BootOrderSize - (Index+1) * sizeof (UINT16));\r
- *BootOrderSize -= sizeof (UINT16);\r
- break;\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-/**\r
-\r
- Translate the first n characters of an Ascii string to\r
- Unicode characters. The count n is indicated by parameter\r
- Size. If Size is greater than the length of string, then\r
- the entire string is translated.\r
-\r
-\r
- @param AStr Pointer to input Ascii string.\r
- @param Size The number of characters to translate.\r
- @param UStr Pointer to output Unicode string buffer.\r
-\r
-**/\r
-VOID\r
-AsciiToUnicodeSize (\r
- IN UINT8 *AStr,\r
- IN UINTN Size,\r
- OUT UINT16 *UStr\r
- )\r
-{\r
- UINTN Idx;\r
-\r
- Idx = 0;\r
- while (AStr[Idx] != 0) {\r
- UStr[Idx] = (CHAR16) AStr[Idx];\r
- if (Idx == Size) {\r
- break;\r
- }\r
-\r
- Idx++;\r
- }\r
- UStr[Idx] = 0;\r
-}\r
-\r
-/**\r
- Build Legacy Device Name String according.\r
-\r
- @param CurBBSEntry BBS Table.\r
- @param Index Index.\r
- @param BufSize The buffer size.\r
- @param BootString The output string.\r
-\r
-**/\r
-VOID\r
-BdsBuildLegacyDevNameString (\r
- IN BBS_TABLE *CurBBSEntry,\r
- IN UINTN Index,\r
- IN UINTN BufSize,\r
- OUT CHAR16 *BootString\r
- )\r
-{\r
- CHAR16 *Fmt;\r
- CHAR16 *Type;\r
- UINT8 *StringDesc;\r
- CHAR16 Temp[80];\r
-\r
- switch (Index) {\r
- //\r
- // Primary Master\r
- //\r
- case 1:\r
- Fmt = L"Primary Master %s";\r
- break;\r
-\r
- //\r
- // Primary Slave\r
- //\r
- case 2:\r
- Fmt = L"Primary Slave %s";\r
- break;\r
-\r
- //\r
- // Secondary Master\r
- //\r
- case 3:\r
- Fmt = L"Secondary Master %s";\r
- break;\r
-\r
- //\r
- // Secondary Slave\r
- //\r
- case 4:\r
- Fmt = L"Secondary Slave %s";\r
- break;\r
-\r
- default:\r
- Fmt = L"%s";\r
- break;\r
- }\r
-\r
- switch (CurBBSEntry->DeviceType) {\r
- case BBS_FLOPPY:\r
- Type = L"Floppy";\r
- break;\r
-\r
- case BBS_HARDDISK:\r
- Type = L"Harddisk";\r
- break;\r
-\r
- case BBS_CDROM:\r
- Type = L"CDROM";\r
- break;\r
-\r
- case BBS_PCMCIA:\r
- Type = L"PCMCIAe";\r
- break;\r
-\r
- case BBS_USB:\r
- Type = L"USB";\r
- break;\r
-\r
- case BBS_EMBED_NETWORK:\r
- Type = L"Network";\r
- break;\r
-\r
- case BBS_BEV_DEVICE:\r
- Type = L"BEVe";\r
- break;\r
-\r
- case BBS_UNKNOWN:\r
- default:\r
- Type = L"Unknown";\r
- break;\r
- }\r
- //\r
- // If current BBS entry has its description then use it.\r
- //\r
- StringDesc = (UINT8 *) (UINTN) ((CurBBSEntry->DescStringSegment << 4) + CurBBSEntry->DescStringOffset);\r
- if (NULL != StringDesc) {\r
- //\r
- // Only get fisrt 32 characters, this is suggested by BBS spec\r
- //\r
- AsciiToUnicodeSize (StringDesc, 32, Temp);\r
- Fmt = L"%s";\r
- Type = Temp;\r
- }\r
-\r
- //\r
- // BbsTable 16 entries are for onboard IDE.\r
- // Set description string for SATA harddisks, Harddisk 0 ~ Harddisk 11\r
- //\r
- if (Index >= 5 && Index <= 16 && (CurBBSEntry->DeviceType == BBS_HARDDISK || CurBBSEntry->DeviceType == BBS_CDROM)) {\r
- Fmt = L"%s %d";\r
- UnicodeSPrint (BootString, BufSize, Fmt, Type, Index - 5);\r
- } else {\r
- UnicodeSPrint (BootString, BufSize, Fmt, Type);\r
- }\r
-}\r
-\r
-/**\r
-\r
- Create a legacy boot option for the specified entry of\r
- BBS table, save it as variable, and append it to the boot\r
- order list.\r
-\r
-\r
- @param CurrentBbsEntry Pointer to current BBS table.\r
- @param CurrentBbsDevPath Pointer to the Device Path Protocol instance of BBS\r
- @param Index Index of the specified entry in BBS table.\r
- @param BootOrderList On input, the original boot order list.\r
- On output, the new boot order list attached with the\r
- created node.\r
- @param BootOrderListSize On input, the original size of boot order list.\r
- On output, the size of new boot order list.\r
-\r
- @retval EFI_SUCCESS Boot Option successfully created.\r
- @retval EFI_OUT_OF_RESOURCES Fail to allocate necessary memory.\r
- @retval Other Error occurs while setting variable.\r
-\r
-**/\r
-EFI_STATUS\r
-BdsCreateLegacyBootOption (\r
- IN BBS_TABLE *CurrentBbsEntry,\r
- IN EFI_DEVICE_PATH_PROTOCOL *CurrentBbsDevPath,\r
- IN UINTN Index,\r
- IN OUT UINT16 **BootOrderList,\r
- IN OUT UINTN *BootOrderListSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT16 CurrentBootOptionNo;\r
- UINT16 BootString[10];\r
- CHAR16 BootDesc[100];\r
- CHAR8 HelpString[100];\r
- UINT16 *NewBootOrderList;\r
- UINTN BufferSize;\r
- UINTN StringLen;\r
- VOID *Buffer;\r
- UINT8 *Ptr;\r
- UINT16 CurrentBbsDevPathSize;\r
- UINTN BootOrderIndex;\r
- UINTN BootOrderLastIndex;\r
- UINTN ArrayIndex;\r
- BOOLEAN IndexNotFound;\r
- BBS_BBS_DEVICE_PATH *NewBbsDevPathNode;\r
-\r
- if ((*BootOrderList) == NULL) {\r
- CurrentBootOptionNo = 0;\r
- } else {\r
- for (ArrayIndex = 0; ArrayIndex < (UINTN) (*BootOrderListSize / sizeof (UINT16)); ArrayIndex++) {\r
- IndexNotFound = TRUE;\r
- for (BootOrderIndex = 0; BootOrderIndex < (UINTN) (*BootOrderListSize / sizeof (UINT16)); BootOrderIndex++) {\r
- if ((*BootOrderList)[BootOrderIndex] == ArrayIndex) {\r
- IndexNotFound = FALSE;\r
- break;\r
- }\r
- }\r
-\r
- if (!IndexNotFound) {\r
- continue;\r
- } else {\r
- break;\r
- }\r
- }\r
-\r
- CurrentBootOptionNo = (UINT16) ArrayIndex;\r
- }\r
-\r
- UnicodeSPrint (\r
- BootString,\r
- sizeof (BootString),\r
- L"Boot%04x",\r
- CurrentBootOptionNo\r
- );\r
-\r
- BdsBuildLegacyDevNameString (CurrentBbsEntry, Index, sizeof (BootDesc), BootDesc);\r
-\r
- //\r
- // Create new BBS device path node with description string\r
- //\r
- UnicodeStrToAsciiStr (BootDesc, HelpString);\r
-\r
- StringLen = AsciiStrLen (HelpString);\r
- NewBbsDevPathNode = AllocateZeroPool (sizeof (BBS_BBS_DEVICE_PATH) + StringLen);\r
- if (NewBbsDevPathNode == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- CopyMem (NewBbsDevPathNode, CurrentBbsDevPath, sizeof (BBS_BBS_DEVICE_PATH));\r
- CopyMem (NewBbsDevPathNode->String, HelpString, StringLen + 1);\r
- SetDevicePathNodeLength (&(NewBbsDevPathNode->Header), sizeof (BBS_BBS_DEVICE_PATH) + StringLen);\r
-\r
- //\r
- // Create entire new CurrentBbsDevPath with end node\r
- //\r
- CurrentBbsDevPath = AppendDevicePathNode (\r
- NULL,\r
- (EFI_DEVICE_PATH_PROTOCOL *) NewBbsDevPathNode\r
- );\r
- if (CurrentBbsDevPath == NULL) {\r
- FreePool (NewBbsDevPathNode);\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- CurrentBbsDevPathSize = (UINT16) (GetDevicePathSize (CurrentBbsDevPath));\r
-\r
- BufferSize = sizeof (UINT32) +\r
- sizeof (UINT16) +\r
- StrSize (BootDesc) +\r
- CurrentBbsDevPathSize +\r
- sizeof (BBS_TABLE) +\r
- sizeof (UINT16);\r
-\r
- Buffer = AllocateZeroPool (BufferSize);\r
- if (Buffer == NULL) {\r
- FreePool (NewBbsDevPathNode);\r
- FreePool (CurrentBbsDevPath);\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- Ptr = (UINT8 *) Buffer;\r
-\r
- *((UINT32 *) Ptr) = LOAD_OPTION_ACTIVE;\r
- Ptr += sizeof (UINT32);\r
-\r
- *((UINT16 *) Ptr) = CurrentBbsDevPathSize;\r
- Ptr += sizeof (UINT16);\r
-\r
- CopyMem (\r
- Ptr,\r
- BootDesc,\r
- StrSize (BootDesc)\r
- );\r
- Ptr += StrSize (BootDesc);\r
-\r
- CopyMem (\r
- Ptr,\r
- CurrentBbsDevPath,\r
- CurrentBbsDevPathSize\r
- );\r
- Ptr += CurrentBbsDevPathSize;\r
-\r
- CopyMem (\r
- Ptr,\r
- CurrentBbsEntry,\r
- sizeof (BBS_TABLE)\r
- );\r
-\r
- Ptr += sizeof (BBS_TABLE);\r
- *((UINT16 *) Ptr) = (UINT16) Index;\r
-\r
- Status = gRT->SetVariable (\r
- BootString,\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- BufferSize,\r
- Buffer\r
- );\r
-\r
- FreePool (Buffer);\r
- \r
- Buffer = NULL;\r
-\r
- NewBootOrderList = AllocateZeroPool (*BootOrderListSize + sizeof (UINT16));\r
- if (NULL == NewBootOrderList) {\r
- FreePool (NewBbsDevPathNode);\r
- FreePool (CurrentBbsDevPath);\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- if (*BootOrderList != NULL) {\r
- CopyMem (NewBootOrderList, *BootOrderList, *BootOrderListSize);\r
- FreePool (*BootOrderList);\r
- }\r
-\r
- BootOrderLastIndex = (UINTN) (*BootOrderListSize / sizeof (UINT16));\r
- NewBootOrderList[BootOrderLastIndex] = CurrentBootOptionNo;\r
- *BootOrderListSize += sizeof (UINT16);\r
- *BootOrderList = NewBootOrderList;\r
-\r
- FreePool (NewBbsDevPathNode);\r
- FreePool (CurrentBbsDevPath);\r
- return Status;\r
-}\r
-\r
-/**\r
- Check if the boot option is a legacy one.\r
-\r
- @param BootOptionVar The boot option data payload.\r
- @param BbsEntry The BBS Table.\r
- @param BbsIndex The table index.\r
-\r
- @retval TRUE It is a legacy boot option.\r
- @retval FALSE It is not a legacy boot option.\r
-\r
-**/\r
-BOOLEAN\r
-BdsIsLegacyBootOption (\r
- IN UINT8 *BootOptionVar,\r
- OUT BBS_TABLE **BbsEntry,\r
- OUT UINT16 *BbsIndex\r
- )\r
-{\r
- UINT8 *Ptr;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- BOOLEAN Ret;\r
- UINT16 DevPathLen;\r
-\r
- Ptr = BootOptionVar;\r
- Ptr += sizeof (UINT32);\r
- DevPathLen = *(UINT16 *) Ptr;\r
- Ptr += sizeof (UINT16);\r
- Ptr += StrSize ((UINT16 *) Ptr);\r
- DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) Ptr;\r
- if ((BBS_DEVICE_PATH == DevicePath->Type) && (BBS_BBS_DP == DevicePath->SubType)) {\r
- Ptr += DevPathLen;\r
- *BbsEntry = (BBS_TABLE *) Ptr;\r
- Ptr += sizeof (BBS_TABLE);\r
- *BbsIndex = *(UINT16 *) Ptr;\r
- Ret = TRUE;\r
- } else {\r
- *BbsEntry = NULL;\r
- Ret = FALSE;\r
- }\r
-\r
- return Ret;\r
-}\r
-\r
-/**\r
- Delete all the invalid legacy boot options.\r
-\r
- @retval EFI_SUCCESS All invalide legacy boot options are deleted.\r
- @retval EFI_OUT_OF_RESOURCES Fail to allocate necessary memory.\r
- @retval EFI_NOT_FOUND Fail to retrive variable of boot order.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsDeleteAllInvalidLegacyBootOptions (\r
- VOID\r
- )\r
-{\r
- UINT16 *BootOrder;\r
- UINT8 *BootOptionVar;\r
- UINTN BootOrderSize;\r
- UINTN BootOptionSize;\r
- EFI_STATUS Status;\r
- UINT16 HddCount;\r
- UINT16 BbsCount;\r
- HDD_INFO *LocalHddInfo;\r
- BBS_TABLE *LocalBbsTable;\r
- BBS_TABLE *BbsEntry;\r
- UINT16 BbsIndex;\r
- EFI_LEGACY_BIOS_PROTOCOL *LegacyBios;\r
- UINTN Index;\r
- UINT16 BootOption[10];\r
- UINT16 BootDesc[100];\r
- BOOLEAN DescStringMatch;\r
-\r
- Status = EFI_SUCCESS;\r
- BootOrder = NULL;\r
- BootOrderSize = 0;\r
- HddCount = 0;\r
- BbsCount = 0;\r
- LocalHddInfo = NULL;\r
- LocalBbsTable = NULL;\r
- BbsEntry = NULL;\r
-\r
- Status = gBS->LocateProtocol (&gEfiLegacyBiosProtocolGuid, NULL, (VOID **) &LegacyBios);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- BootOrder = BdsLibGetVariableAndSize (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- &BootOrderSize\r
- );\r
- if (BootOrder == NULL) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- LegacyBios->GetBbsInfo (\r
- LegacyBios,\r
- &HddCount,\r
- &LocalHddInfo,\r
- &BbsCount,\r
- &LocalBbsTable\r
- );\r
-\r
- Index = 0;\r
- while (Index < BootOrderSize / sizeof (UINT16)) {\r
- UnicodeSPrint (BootOption, sizeof (BootOption), L"Boot%04x", BootOrder[Index]);\r
- BootOptionVar = BdsLibGetVariableAndSize (\r
- BootOption,\r
- &gEfiGlobalVariableGuid,\r
- &BootOptionSize\r
- );\r
- if (NULL == BootOptionVar) {\r
- BootOptionSize = 0;\r
- Status = gRT->GetVariable (\r
- BootOption,\r
- &gEfiGlobalVariableGuid,\r
- NULL,\r
- &BootOptionSize,\r
- BootOptionVar\r
- );\r
- if (Status == EFI_NOT_FOUND) {\r
- //\r
- // Update BootOrder\r
- //\r
- BdsDeleteBootOption (\r
- BootOrder[Index],\r
- BootOrder,\r
- &BootOrderSize\r
- );\r
- continue;\r
- } else {\r
- FreePool (BootOrder);\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- }\r
- \r
- //\r
- // Skip Non-Legacy boot option\r
- // \r
- if (!BdsIsLegacyBootOption (BootOptionVar, &BbsEntry, &BbsIndex)) {\r
- if (BootOptionVar!= NULL) {\r
- FreePool (BootOptionVar);\r
- }\r
- Index++;\r
- continue;\r
- }\r
-\r
- if (BbsIndex < BbsCount) {\r
- //\r
- // Check if BBS Description String is changed\r
- //\r
- DescStringMatch = FALSE;\r
- BdsBuildLegacyDevNameString (\r
- &LocalBbsTable[BbsIndex],\r
- BbsIndex,\r
- sizeof (BootDesc),\r
- BootDesc\r
- );\r
-\r
- if (StrCmp (BootDesc, (UINT16*)(BootOptionVar + sizeof (UINT32) + sizeof (UINT16))) == 0) {\r
- DescStringMatch = TRUE;\r
- }\r
-\r
- if (!((LocalBbsTable[BbsIndex].BootPriority == BBS_IGNORE_ENTRY) ||\r
- (LocalBbsTable[BbsIndex].BootPriority == BBS_DO_NOT_BOOT_FROM)) &&\r
- (LocalBbsTable[BbsIndex].DeviceType == BbsEntry->DeviceType) &&\r
- DescStringMatch) {\r
- Index++;\r
- continue;\r
- }\r
- }\r
-\r
- if (BootOptionVar != NULL) {\r
- FreePool (BootOptionVar);\r
- }\r
- //\r
- // should delete\r
- //\r
- BdsDeleteBootOption (\r
- BootOrder[Index],\r
- BootOrder,\r
- &BootOrderSize\r
- );\r
- }\r
-\r
- //\r
- // Adjust the number of boot options.\r
- //\r
- Status = gRT->SetVariable (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- BootOrderSize,\r
- BootOrder\r
- );\r
- //\r
- // Shrinking variable with existing variable implementation shouldn't fail.\r
- //\r
- ASSERT_EFI_ERROR (Status);\r
- FreePool (BootOrder);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Find all legacy boot option by device type.\r
-\r
- @param BootOrder The boot order array.\r
- @param BootOptionNum The number of boot option.\r
- @param DevType Device type.\r
- @param DevName Device name.\r
- @param Attribute The boot option attribute.\r
- @param BbsIndex The BBS table index.\r
- @param OptionNumber The boot option index.\r
-\r
- @retval TRUE The Legacy boot option is found.\r
- @retval FALSE The legacy boot option is not found.\r
-\r
-**/\r
-BOOLEAN\r
-BdsFindLegacyBootOptionByDevTypeAndName (\r
- IN UINT16 *BootOrder,\r
- IN UINTN BootOptionNum,\r
- IN UINT16 DevType,\r
- IN CHAR16 *DevName,\r
- OUT UINT32 *Attribute,\r
- OUT UINT16 *BbsIndex,\r
- OUT UINT16 *OptionNumber\r
- )\r
-{\r
- UINTN Index;\r
- CHAR16 BootOption[9];\r
- UINTN BootOptionSize;\r
- UINT8 *BootOptionVar;\r
- BBS_TABLE *BbsEntry;\r
- BOOLEAN Found;\r
-\r
- BbsEntry = NULL;\r
- Found = FALSE;\r
-\r
- if (NULL == BootOrder) {\r
- return Found;\r
- }\r
-\r
- //\r
- // Loop all boot option from variable\r
- //\r
- for (Index = 0; Index < BootOptionNum; Index++) {\r
- UnicodeSPrint (BootOption, sizeof (BootOption), L"Boot%04x", (UINTN) BootOrder[Index]);\r
- BootOptionVar = BdsLibGetVariableAndSize (\r
- BootOption,\r
- &gEfiGlobalVariableGuid,\r
- &BootOptionSize\r
- );\r
- if (NULL == BootOptionVar) {\r
- continue;\r
- }\r
-\r
- //\r
- // Skip Non-legacy boot option\r
- //\r
- if (!BdsIsLegacyBootOption (BootOptionVar, &BbsEntry, BbsIndex)) {\r
- FreePool (BootOptionVar);\r
- continue;\r
- }\r
-\r
- if (\r
- (BbsEntry->DeviceType != DevType) ||\r
- (StrCmp (DevName, (CHAR16*)(BootOptionVar + sizeof (UINT32) + sizeof (UINT16))) != 0)\r
- ) {\r
- FreePool (BootOptionVar);\r
- continue;\r
- }\r
-\r
- *Attribute = *(UINT32 *) BootOptionVar;\r
- *OptionNumber = BootOrder[Index];\r
- Found = TRUE;\r
- FreePool (BootOptionVar);\r
- break;\r
- }\r
-\r
- return Found;\r
-}\r
-\r
-/**\r
- Create a legacy boot option.\r
-\r
- @param BbsItem The BBS Table entry.\r
- @param Index Index of the specified entry in BBS table.\r
- @param BootOrderList The boot order list.\r
- @param BootOrderListSize The size of boot order list.\r
-\r
- @retval EFI_OUT_OF_RESOURCE No enough memory.\r
- @retval EFI_SUCCESS The function complete successfully.\r
- @return Other value if the legacy boot option is not created.\r
-\r
-**/\r
-EFI_STATUS\r
-BdsCreateOneLegacyBootOption (\r
- IN BBS_TABLE *BbsItem,\r
- IN UINTN Index,\r
- IN OUT UINT16 **BootOrderList,\r
- IN OUT UINTN *BootOrderListSize\r
- )\r
-{\r
- BBS_BBS_DEVICE_PATH BbsDevPathNode;\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH_PROTOCOL *DevPath;\r
-\r
- DevPath = NULL;\r
-\r
- //\r
- // Create device path node.\r
- //\r
- BbsDevPathNode.Header.Type = BBS_DEVICE_PATH;\r
- BbsDevPathNode.Header.SubType = BBS_BBS_DP;\r
- SetDevicePathNodeLength (&BbsDevPathNode.Header, sizeof (BBS_BBS_DEVICE_PATH));\r
- BbsDevPathNode.DeviceType = BbsItem->DeviceType;\r
- CopyMem (&BbsDevPathNode.StatusFlag, &BbsItem->StatusFlags, sizeof (UINT16));\r
-\r
- DevPath = AppendDevicePathNode (\r
- NULL,\r
- (EFI_DEVICE_PATH_PROTOCOL *) &BbsDevPathNode\r
- );\r
- if (NULL == DevPath) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- Status = BdsCreateLegacyBootOption (\r
- BbsItem,\r
- DevPath,\r
- Index,\r
- BootOrderList,\r
- BootOrderListSize\r
- );\r
- BbsItem->BootPriority = 0x00;\r
-\r
- FreePool (DevPath);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Add the legacy boot options from BBS table if they do not exist.\r
-\r
- @retval EFI_SUCCESS The boot options are added successfully \r
- or they are already in boot options.\r
- @retval EFI_NOT_FOUND No legacy boot options is found.\r
- @retval EFI_OUT_OF_RESOURCE No enough memory.\r
- @return Other value LegacyBoot options are not added.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsAddNonExistingLegacyBootOptions (\r
- VOID\r
- )\r
-{\r
- UINT16 *BootOrder;\r
- UINTN BootOrderSize;\r
- EFI_STATUS Status;\r
- CHAR16 Desc[100];\r
- UINT16 HddCount;\r
- UINT16 BbsCount;\r
- HDD_INFO *LocalHddInfo;\r
- BBS_TABLE *LocalBbsTable;\r
- UINT16 BbsIndex;\r
- EFI_LEGACY_BIOS_PROTOCOL *LegacyBios;\r
- UINT16 Index;\r
- UINT32 Attribute;\r
- UINT16 OptionNumber;\r
- BOOLEAN Exist;\r
-\r
- HddCount = 0;\r
- BbsCount = 0;\r
- LocalHddInfo = NULL;\r
- LocalBbsTable = NULL;\r
-\r
- Status = gBS->LocateProtocol (&gEfiLegacyBiosProtocolGuid, NULL, (VOID **) &LegacyBios);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- LegacyBios->GetBbsInfo (\r
- LegacyBios,\r
- &HddCount,\r
- &LocalHddInfo,\r
- &BbsCount,\r
- &LocalBbsTable\r
- );\r
-\r
- BootOrder = BdsLibGetVariableAndSize (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- &BootOrderSize\r
- );\r
- if (BootOrder == NULL) {\r
- BootOrderSize = 0;\r
- }\r
-\r
- for (Index = 0; Index < BbsCount; Index++) {\r
- if ((LocalBbsTable[Index].BootPriority == BBS_IGNORE_ENTRY) ||\r
- (LocalBbsTable[Index].BootPriority == BBS_DO_NOT_BOOT_FROM)\r
- ) {\r
- continue;\r
- }\r
-\r
- BdsBuildLegacyDevNameString (&LocalBbsTable[Index], Index, sizeof (Desc), Desc);\r
-\r
- Exist = BdsFindLegacyBootOptionByDevTypeAndName (\r
- BootOrder,\r
- BootOrderSize / sizeof (UINT16),\r
- LocalBbsTable[Index].DeviceType,\r
- Desc,\r
- &Attribute,\r
- &BbsIndex,\r
- &OptionNumber\r
- );\r
- if (!Exist) {\r
- //\r
- // Not found such type of legacy device in boot options or we found but it's disabled\r
- // so we have to create one and put it to the tail of boot order list\r
- //\r
- Status = BdsCreateOneLegacyBootOption (\r
- &LocalBbsTable[Index],\r
- Index,\r
- &BootOrder,\r
- &BootOrderSize\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- ASSERT (BootOrder != NULL);\r
- BbsIndex = Index;\r
- OptionNumber = BootOrder[BootOrderSize / sizeof (UINT16) - 1];\r
- }\r
- }\r
-\r
- ASSERT (BbsIndex == Index);\r
- }\r
-\r
- Status = gRT->SetVariable (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- BootOrderSize,\r
- BootOrder\r
- );\r
- if (BootOrder != NULL) {\r
- FreePool (BootOrder);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Fill the device order buffer.\r
-\r
- @param BbsTable The BBS table.\r
- @param BbsType The BBS Type.\r
- @param BbsCount The BBS Count.\r
- @param Buf device order buffer.\r
-\r
- @return The device order buffer.\r
-\r
-**/\r
-UINT16 *\r
-BdsFillDevOrderBuf (\r
- IN BBS_TABLE *BbsTable,\r
- IN BBS_TYPE BbsType,\r
- IN UINTN BbsCount,\r
- OUT UINT16 *Buf\r
- )\r
-{\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < BbsCount; Index++) {\r
- if (BbsTable[Index].BootPriority == BBS_IGNORE_ENTRY) {\r
- continue;\r
- }\r
-\r
- if (BbsTable[Index].DeviceType != BbsType) {\r
- continue;\r
- }\r
-\r
- *Buf = (UINT16) (Index & 0xFF);\r
- Buf++;\r
- }\r
-\r
- return Buf;\r
-}\r
-\r
-/**\r
- Create the device order buffer.\r
-\r
- @param BbsTable The BBS table.\r
- @param BbsCount The BBS Count.\r
-\r
- @retval EFI_SUCCES The buffer is created and the EFI variable named \r
- VAR_LEGACY_DEV_ORDER and gEfiLegacyDevOrderVariableGuid is\r
- set correctly.\r
- @retval EFI_OUT_OF_RESOURCES Memmory or storage is not enough.\r
- @retval EFI_DEVICE_ERROR Fail to add the device order into EFI variable fail\r
- because of hardware error.\r
-**/\r
-EFI_STATUS\r
-BdsCreateDevOrder (\r
- IN BBS_TABLE *BbsTable,\r
- IN UINT16 BbsCount\r
- )\r
-{\r
- UINTN Index;\r
- UINTN FDCount;\r
- UINTN HDCount;\r
- UINTN CDCount;\r
- UINTN NETCount;\r
- UINTN BEVCount;\r
- UINTN TotalSize;\r
- UINTN HeaderSize;\r
- LEGACY_DEV_ORDER_ENTRY *DevOrder;\r
- LEGACY_DEV_ORDER_ENTRY *DevOrderPtr;\r
- EFI_STATUS Status;\r
-\r
- FDCount = 0;\r
- HDCount = 0;\r
- CDCount = 0;\r
- NETCount = 0;\r
- BEVCount = 0;\r
- TotalSize = 0;\r
- HeaderSize = sizeof (BBS_TYPE) + sizeof (UINT16);\r
- DevOrder = NULL;\r
- Status = EFI_SUCCESS;\r
-\r
- //\r
- // Count all boot devices\r
- //\r
- for (Index = 0; Index < BbsCount; Index++) {\r
- if (BbsTable[Index].BootPriority == BBS_IGNORE_ENTRY) {\r
- continue;\r
- }\r
-\r
- switch (BbsTable[Index].DeviceType) {\r
- case BBS_FLOPPY:\r
- FDCount++;\r
- break;\r
-\r
- case BBS_HARDDISK:\r
- HDCount++;\r
- break;\r
-\r
- case BBS_CDROM:\r
- CDCount++;\r
- break;\r
-\r
- case BBS_EMBED_NETWORK:\r
- NETCount++;\r
- break;\r
-\r
- case BBS_BEV_DEVICE:\r
- BEVCount++;\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
- }\r
-\r
- TotalSize += (HeaderSize + sizeof (UINT16) * FDCount);\r
- TotalSize += (HeaderSize + sizeof (UINT16) * HDCount);\r
- TotalSize += (HeaderSize + sizeof (UINT16) * CDCount);\r
- TotalSize += (HeaderSize + sizeof (UINT16) * NETCount);\r
- TotalSize += (HeaderSize + sizeof (UINT16) * BEVCount);\r
-\r
- //\r
- // Create buffer to hold all boot device order\r
- //\r
- DevOrder = AllocateZeroPool (TotalSize);\r
- if (NULL == DevOrder) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- DevOrderPtr = DevOrder;\r
-\r
- DevOrderPtr->BbsType = BBS_FLOPPY;\r
- DevOrderPtr->Length = (UINT16) (sizeof (DevOrderPtr->Length) + FDCount * sizeof (UINT16));\r
- DevOrderPtr = (LEGACY_DEV_ORDER_ENTRY *) BdsFillDevOrderBuf (BbsTable, BBS_FLOPPY, BbsCount, DevOrderPtr->Data);\r
-\r
- DevOrderPtr->BbsType = BBS_HARDDISK;\r
- DevOrderPtr->Length = (UINT16) (sizeof (UINT16) + HDCount * sizeof (UINT16));\r
- DevOrderPtr = (LEGACY_DEV_ORDER_ENTRY *) BdsFillDevOrderBuf (BbsTable, BBS_HARDDISK, BbsCount, DevOrderPtr->Data);\r
- \r
- DevOrderPtr->BbsType = BBS_CDROM;\r
- DevOrderPtr->Length = (UINT16) (sizeof (UINT16) + CDCount * sizeof (UINT16));\r
- DevOrderPtr = (LEGACY_DEV_ORDER_ENTRY *) BdsFillDevOrderBuf (BbsTable, BBS_CDROM, BbsCount, DevOrderPtr->Data);\r
- \r
- DevOrderPtr->BbsType = BBS_EMBED_NETWORK;\r
- DevOrderPtr->Length = (UINT16) (sizeof (UINT16) + NETCount * sizeof (UINT16));\r
- DevOrderPtr = (LEGACY_DEV_ORDER_ENTRY *) BdsFillDevOrderBuf (BbsTable, BBS_EMBED_NETWORK, BbsCount, DevOrderPtr->Data);\r
-\r
- DevOrderPtr->BbsType = BBS_BEV_DEVICE;\r
- DevOrderPtr->Length = (UINT16) (sizeof (UINT16) + BEVCount * sizeof (UINT16));\r
- DevOrderPtr = (LEGACY_DEV_ORDER_ENTRY *) BdsFillDevOrderBuf (BbsTable, BBS_BEV_DEVICE, BbsCount, DevOrderPtr->Data);\r
-\r
- ASSERT (TotalSize == (UINTN) ((UINT8 *) DevOrderPtr - (UINT8 *) DevOrder));\r
-\r
- //\r
- // Save device order for legacy boot device to variable.\r
- //\r
- Status = gRT->SetVariable (\r
- VAR_LEGACY_DEV_ORDER,\r
- &gEfiLegacyDevOrderVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- TotalSize,\r
- DevOrder\r
- );\r
- FreePool (DevOrder);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Add the legacy boot devices from BBS table into \r
- the legacy device boot order.\r
-\r
- @retval EFI_SUCCESS The boot devices are added successfully.\r
- @retval EFI_NOT_FOUND The legacy boot devices are not found.\r
- @retval EFI_OUT_OF_RESOURCES Memmory or storage is not enough.\r
- @retval EFI_DEVICE_ERROR Fail to add the legacy device boot order into EFI variable\r
- because of hardware error.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsUpdateLegacyDevOrder (\r
- VOID\r
- )\r
-{\r
- LEGACY_DEV_ORDER_ENTRY *DevOrder;\r
- LEGACY_DEV_ORDER_ENTRY *NewDevOrder;\r
- LEGACY_DEV_ORDER_ENTRY *Ptr;\r
- LEGACY_DEV_ORDER_ENTRY *NewPtr;\r
- UINTN DevOrderSize;\r
- EFI_LEGACY_BIOS_PROTOCOL *LegacyBios;\r
- EFI_STATUS Status;\r
- UINT16 HddCount;\r
- UINT16 BbsCount;\r
- HDD_INFO *LocalHddInfo;\r
- BBS_TABLE *LocalBbsTable;\r
- UINTN Index;\r
- UINTN Index2;\r
- UINTN *Idx;\r
- UINTN FDCount;\r
- UINTN HDCount;\r
- UINTN CDCount;\r
- UINTN NETCount;\r
- UINTN BEVCount;\r
- UINTN TotalSize;\r
- UINTN HeaderSize;\r
- UINT16 *NewFDPtr;\r
- UINT16 *NewHDPtr;\r
- UINT16 *NewCDPtr;\r
- UINT16 *NewNETPtr;\r
- UINT16 *NewBEVPtr;\r
- UINT16 *NewDevPtr;\r
- UINTN FDIndex;\r
- UINTN HDIndex;\r
- UINTN CDIndex;\r
- UINTN NETIndex;\r
- UINTN BEVIndex;\r
-\r
- Idx = NULL;\r
- FDCount = 0;\r
- HDCount = 0;\r
- CDCount = 0;\r
- NETCount = 0;\r
- BEVCount = 0;\r
- TotalSize = 0;\r
- HeaderSize = sizeof (BBS_TYPE) + sizeof (UINT16);\r
- FDIndex = 0;\r
- HDIndex = 0;\r
- CDIndex = 0;\r
- NETIndex = 0;\r
- BEVIndex = 0;\r
- NewDevPtr = NULL;\r
-\r
- Status = gBS->LocateProtocol (&gEfiLegacyBiosProtocolGuid, NULL, (VOID **) &LegacyBios);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- Status = LegacyBios->GetBbsInfo (\r
- LegacyBios,\r
- &HddCount,\r
- &LocalHddInfo,\r
- &BbsCount,\r
- &LocalBbsTable\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- DevOrder = BdsLibGetVariableAndSize (\r
- VAR_LEGACY_DEV_ORDER,\r
- &gEfiLegacyDevOrderVariableGuid,\r
- &DevOrderSize\r
- );\r
- if (NULL == DevOrder) {\r
- return BdsCreateDevOrder (LocalBbsTable, BbsCount);\r
- }\r
- //\r
- // First we figure out how many boot devices with same device type respectively\r
- //\r
- for (Index = 0; Index < BbsCount; Index++) {\r
- if ((LocalBbsTable[Index].BootPriority == BBS_IGNORE_ENTRY) ||\r
- (LocalBbsTable[Index].BootPriority == BBS_DO_NOT_BOOT_FROM)\r
- ) {\r
- continue;\r
- }\r
-\r
- switch (LocalBbsTable[Index].DeviceType) {\r
- case BBS_FLOPPY:\r
- FDCount++;\r
- break;\r
-\r
- case BBS_HARDDISK:\r
- HDCount++;\r
- break;\r
-\r
- case BBS_CDROM:\r
- CDCount++;\r
- break;\r
-\r
- case BBS_EMBED_NETWORK:\r
- NETCount++;\r
- break;\r
-\r
- case BBS_BEV_DEVICE:\r
- BEVCount++;\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
- }\r
-\r
- TotalSize += (HeaderSize + FDCount * sizeof (UINT16));\r
- TotalSize += (HeaderSize + HDCount * sizeof (UINT16));\r
- TotalSize += (HeaderSize + CDCount * sizeof (UINT16));\r
- TotalSize += (HeaderSize + NETCount * sizeof (UINT16));\r
- TotalSize += (HeaderSize + BEVCount * sizeof (UINT16));\r
-\r
- NewDevOrder = AllocateZeroPool (TotalSize);\r
- if (NULL == NewDevOrder) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
-\r
-\r
- //\r
- // copy FD\r
- //\r
- Ptr = DevOrder;\r
- NewPtr = NewDevOrder;\r
- NewPtr->BbsType = Ptr->BbsType;\r
- NewPtr->Length = (UINT16) (sizeof (UINT16) + FDCount * sizeof (UINT16));\r
- for (Index = 0; Index < Ptr->Length / sizeof (UINT16) - 1; Index++) {\r
- if (LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_IGNORE_ENTRY ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_DO_NOT_BOOT_FROM ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].DeviceType != BBS_FLOPPY\r
- ) {\r
- continue;\r
- }\r
-\r
- NewPtr->Data[FDIndex] = Ptr->Data[Index];\r
- FDIndex++;\r
- }\r
- NewFDPtr = NewPtr->Data;\r
-\r
- //\r
- // copy HD\r
- //\r
- Ptr = (LEGACY_DEV_ORDER_ENTRY *) (&Ptr->Data[Ptr->Length / sizeof (UINT16) - 1]);\r
- NewPtr = (LEGACY_DEV_ORDER_ENTRY *) (&NewPtr->Data[NewPtr->Length / sizeof (UINT16) -1]);\r
- NewPtr->BbsType = Ptr->BbsType;\r
- NewPtr->Length = (UINT16) (sizeof (UINT16) + HDCount * sizeof (UINT16));\r
- for (Index = 0; Index < Ptr->Length / sizeof (UINT16) - 1; Index++) {\r
- if (LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_IGNORE_ENTRY ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_DO_NOT_BOOT_FROM ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_LOWEST_PRIORITY ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].DeviceType != BBS_HARDDISK\r
- ) {\r
- continue;\r
- }\r
-\r
- NewPtr->Data[HDIndex] = Ptr->Data[Index];\r
- HDIndex++;\r
- }\r
- NewHDPtr = NewPtr->Data;\r
-\r
- //\r
- // copy CD\r
- //\r
- Ptr = (LEGACY_DEV_ORDER_ENTRY *) (&Ptr->Data[Ptr->Length / sizeof (UINT16) - 1]);\r
- NewPtr = (LEGACY_DEV_ORDER_ENTRY *) (&NewPtr->Data[NewPtr->Length / sizeof (UINT16) -1]);\r
- NewPtr->BbsType = Ptr->BbsType;\r
- NewPtr->Length = (UINT16) (sizeof (UINT16) + CDCount * sizeof (UINT16));\r
- for (Index = 0; Index < Ptr->Length / sizeof (UINT16) - 1; Index++) {\r
- if (LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_IGNORE_ENTRY ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_DO_NOT_BOOT_FROM ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_LOWEST_PRIORITY ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].DeviceType != BBS_CDROM\r
- ) {\r
- continue;\r
- }\r
-\r
- NewPtr->Data[CDIndex] = Ptr->Data[Index];\r
- CDIndex++;\r
- }\r
- NewCDPtr = NewPtr->Data;\r
-\r
- //\r
- // copy NET\r
- //\r
- Ptr = (LEGACY_DEV_ORDER_ENTRY *) (&Ptr->Data[Ptr->Length / sizeof (UINT16) - 1]);\r
- NewPtr = (LEGACY_DEV_ORDER_ENTRY *) (&NewPtr->Data[NewPtr->Length / sizeof (UINT16) -1]);\r
- NewPtr->BbsType = Ptr->BbsType;\r
- NewPtr->Length = (UINT16) (sizeof (UINT16) + NETCount * sizeof (UINT16));\r
- for (Index = 0; Index < Ptr->Length / sizeof (UINT16) - 1; Index++) {\r
- if (LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_IGNORE_ENTRY ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_DO_NOT_BOOT_FROM ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_LOWEST_PRIORITY ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].DeviceType != BBS_EMBED_NETWORK\r
- ) {\r
- continue;\r
- }\r
-\r
- NewPtr->Data[NETIndex] = Ptr->Data[Index];\r
- NETIndex++;\r
- }\r
- NewNETPtr = NewPtr->Data;\r
- \r
- //\r
- // copy BEV\r
- //\r
- Ptr = (LEGACY_DEV_ORDER_ENTRY *) (&Ptr->Data[Ptr->Length / sizeof (UINT16) - 1]);\r
- NewPtr = (LEGACY_DEV_ORDER_ENTRY *) (&NewPtr->Data[NewPtr->Length / sizeof (UINT16) -1]);\r
- NewPtr->BbsType = Ptr->BbsType;\r
- NewPtr->Length = (UINT16) (sizeof (UINT16) + BEVCount * sizeof (UINT16));\r
- for (Index = 0; Index < Ptr->Length / sizeof (UINT16) - 1; Index++) {\r
- if (LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_IGNORE_ENTRY ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_DO_NOT_BOOT_FROM ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].BootPriority == BBS_LOWEST_PRIORITY ||\r
- LocalBbsTable[Ptr->Data[Index] & 0xFF].DeviceType != BBS_BEV_DEVICE\r
- ) {\r
- continue;\r
- }\r
-\r
- NewPtr->Data[BEVIndex] = Ptr->Data[Index];\r
- BEVIndex++;\r
- }\r
- NewBEVPtr = NewPtr->Data;\r
-\r
- for (Index = 0; Index < BbsCount; Index++) {\r
- if ((LocalBbsTable[Index].BootPriority == BBS_IGNORE_ENTRY) ||\r
- (LocalBbsTable[Index].BootPriority == BBS_DO_NOT_BOOT_FROM)\r
- ) {\r
- continue;\r
- }\r
-\r
- switch (LocalBbsTable[Index].DeviceType) {\r
- case BBS_FLOPPY:\r
- Idx = &FDIndex;\r
- NewDevPtr = NewFDPtr;\r
- break;\r
-\r
- case BBS_HARDDISK:\r
- Idx = &HDIndex;\r
- NewDevPtr = NewHDPtr;\r
- break;\r
-\r
- case BBS_CDROM:\r
- Idx = &CDIndex;\r
- NewDevPtr = NewCDPtr;\r
- break;\r
-\r
- case BBS_EMBED_NETWORK:\r
- Idx = &NETIndex;\r
- NewDevPtr = NewNETPtr;\r
- break;\r
-\r
- case BBS_BEV_DEVICE:\r
- Idx = &BEVIndex;\r
- NewDevPtr = NewBEVPtr;\r
- break;\r
-\r
- default:\r
- Idx = NULL;\r
- break;\r
- }\r
- //\r
- // at this point we have copied those valid indexes to new buffer\r
- // and we should check if there is any new appeared boot device\r
- //\r
- if (Idx != NULL) {\r
- for (Index2 = 0; Index2 < *Idx; Index2++) {\r
- if ((NewDevPtr[Index2] & 0xFF) == (UINT16) Index) {\r
- break;\r
- }\r
- }\r
-\r
- if (Index2 == *Idx) {\r
- //\r
- // Index2 == *Idx means we didn't find Index\r
- // so Index is a new appeared device's index in BBS table\r
- // insert it before disabled indexes.\r
- //\r
- for (Index2 = 0; Index2 < *Idx; Index2++) {\r
- if ((NewDevPtr[Index2] & 0xFF00) == 0xFF00) {\r
- break;\r
- }\r
- }\r
- CopyMem (&NewDevPtr[Index2 + 1], &NewDevPtr[Index2], (*Idx - Index2) * sizeof (UINT16));\r
- NewDevPtr[Index2] = (UINT16) (Index & 0xFF);\r
- (*Idx)++;\r
- }\r
- }\r
- }\r
-\r
- FreePool (DevOrder);\r
-\r
- Status = gRT->SetVariable (\r
- VAR_LEGACY_DEV_ORDER,\r
- &gEfiLegacyDevOrderVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- TotalSize,\r
- NewDevOrder\r
- );\r
- FreePool (NewDevOrder);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Set Boot Priority for specified device type.\r
-\r
- @param DeviceType The device type.\r
- @param BbsIndex The BBS index to set the highest priority. Ignore when -1.\r
- @param LocalBbsTable The BBS table.\r
- @param Priority The prority table.\r
-\r
- @retval EFI_SUCCESS The function completes successfully.\r
- @retval EFI_NOT_FOUND Failed to find device.\r
- @retval EFI_OUT_OF_RESOURCES Failed to get the efi variable of device order.\r
-\r
-**/\r
-EFI_STATUS\r
-BdsSetBootPriority4SameTypeDev (\r
- IN UINT16 DeviceType,\r
- IN UINTN BbsIndex,\r
- IN OUT BBS_TABLE *LocalBbsTable,\r
- IN OUT UINT16 *Priority\r
- )\r
-{\r
- LEGACY_DEV_ORDER_ENTRY *DevOrder;\r
- LEGACY_DEV_ORDER_ENTRY *DevOrderPtr;\r
- UINTN DevOrderSize;\r
- UINTN Index;\r
-\r
- DevOrder = BdsLibGetVariableAndSize (\r
- VAR_LEGACY_DEV_ORDER,\r
- &gEfiLegacyDevOrderVariableGuid,\r
- &DevOrderSize\r
- );\r
- if (NULL == DevOrder) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- DevOrderPtr = DevOrder;\r
- while ((UINT8 *) DevOrderPtr < (UINT8 *) DevOrder + DevOrderSize) {\r
- if (DevOrderPtr->BbsType == DeviceType) {\r
- break;\r
- }\r
-\r
- DevOrderPtr = (LEGACY_DEV_ORDER_ENTRY *) ((UINTN) DevOrderPtr + sizeof (BBS_TYPE) + DevOrderPtr->Length);\r
- }\r
-\r
- if ((UINT8 *) DevOrderPtr >= (UINT8 *) DevOrder + DevOrderSize) {\r
- FreePool (DevOrder);\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- if (BbsIndex != (UINTN) -1) {\r
- LocalBbsTable[BbsIndex].BootPriority = *Priority;\r
- (*Priority)++;\r
- }\r
- //\r
- // If the high byte of the DevIndex is 0xFF, it indicates that this device has been disabled.\r
- //\r
- for (Index = 0; Index < DevOrderPtr->Length / sizeof (UINT16) - 1; Index++) {\r
- if ((DevOrderPtr->Data[Index] & 0xFF00) == 0xFF00) {\r
- //\r
- // LocalBbsTable[DevIndex[Index] & 0xFF].BootPriority = BBS_DISABLED_ENTRY;\r
- //\r
- } else if (DevOrderPtr->Data[Index] != BbsIndex) {\r
- LocalBbsTable[DevOrderPtr->Data[Index]].BootPriority = *Priority;\r
- (*Priority)++;\r
- }\r
- }\r
-\r
- FreePool (DevOrder);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Print the BBS Table.\r
-\r
- @param LocalBbsTable The BBS table.\r
- @param BbsCount The count of entry in BBS table.\r
-**/\r
-VOID\r
-PrintBbsTable (\r
- IN BBS_TABLE *LocalBbsTable,\r
- IN UINT16 BbsCount\r
- )\r
-{\r
- UINT16 Idx;\r
-\r
- DEBUG ((DEBUG_ERROR, "\n"));\r
- DEBUG ((DEBUG_ERROR, " NO Prio bb/dd/ff cl/sc Type Stat segm:offs\n"));\r
- DEBUG ((DEBUG_ERROR, "=============================================\n"));\r
- for (Idx = 0; Idx < BbsCount; Idx++) {\r
- if ((LocalBbsTable[Idx].BootPriority == BBS_IGNORE_ENTRY) ||\r
- (LocalBbsTable[Idx].BootPriority == BBS_DO_NOT_BOOT_FROM) ||\r
- (LocalBbsTable[Idx].BootPriority == BBS_LOWEST_PRIORITY)\r
- ) {\r
- continue;\r
- }\r
-\r
- DEBUG (\r
- (DEBUG_ERROR,\r
- " %02x: %04x %02x/%02x/%02x %02x/%02x %04x %04x %04x:%04x\n",\r
- (UINTN) Idx,\r
- (UINTN) LocalBbsTable[Idx].BootPriority,\r
- (UINTN) LocalBbsTable[Idx].Bus,\r
- (UINTN) LocalBbsTable[Idx].Device,\r
- (UINTN) LocalBbsTable[Idx].Function,\r
- (UINTN) LocalBbsTable[Idx].Class,\r
- (UINTN) LocalBbsTable[Idx].SubClass,\r
- (UINTN) LocalBbsTable[Idx].DeviceType,\r
- (UINTN) * (UINT16 *) &LocalBbsTable[Idx].StatusFlags,\r
- (UINTN) LocalBbsTable[Idx].BootHandlerSegment,\r
- (UINTN) LocalBbsTable[Idx].BootHandlerOffset,\r
- (UINTN) ((LocalBbsTable[Idx].MfgStringSegment << 4) + LocalBbsTable[Idx].MfgStringOffset),\r
- (UINTN) ((LocalBbsTable[Idx].DescStringSegment << 4) + LocalBbsTable[Idx].DescStringOffset))\r
- );\r
- }\r
-\r
- DEBUG ((DEBUG_ERROR, "\n"));\r
-}\r
-\r
-/**\r
- Set the boot priority for BBS entries based on boot option entry and boot order.\r
-\r
- @param Entry The boot option is to be checked for refresh BBS table.\r
- \r
- @retval EFI_SUCCESS The boot priority for BBS entries is refreshed successfully.\r
- @retval EFI_NOT_FOUND BBS entries can't be found.\r
- @retval EFI_OUT_OF_RESOURCES Failed to get the legacy device boot order.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsRefreshBbsTableForBoot (\r
- IN BDS_COMMON_OPTION *Entry\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT16 BbsIndex;\r
- UINT16 HddCount;\r
- UINT16 BbsCount;\r
- HDD_INFO *LocalHddInfo;\r
- BBS_TABLE *LocalBbsTable;\r
- UINT16 DevType;\r
- EFI_LEGACY_BIOS_PROTOCOL *LegacyBios;\r
- UINTN Index;\r
- UINT16 Priority;\r
- UINT16 *BootOrder;\r
- UINTN BootOrderSize;\r
- UINT8 *BootOptionVar;\r
- UINTN BootOptionSize;\r
- CHAR16 BootOption[9];\r
- UINT8 *Ptr;\r
- UINT16 DevPathLen;\r
- EFI_DEVICE_PATH_PROTOCOL *DevPath;\r
- UINT16 *DeviceType;\r
- UINTN DeviceTypeCount;\r
- UINTN DeviceTypeIndex;\r
-\r
- HddCount = 0;\r
- BbsCount = 0;\r
- LocalHddInfo = NULL;\r
- LocalBbsTable = NULL;\r
- DevType = BBS_UNKNOWN;\r
-\r
- Status = gBS->LocateProtocol (&gEfiLegacyBiosProtocolGuid, NULL, (VOID **) &LegacyBios);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- LegacyBios->GetBbsInfo (\r
- LegacyBios,\r
- &HddCount,\r
- &LocalHddInfo,\r
- &BbsCount,\r
- &LocalBbsTable\r
- );\r
- //\r
- // First, set all the present devices' boot priority to BBS_UNPRIORITIZED_ENTRY\r
- // We will set them according to the settings setup by user\r
- //\r
- for (Index = 0; Index < BbsCount; Index++) {\r
- if (!((BBS_IGNORE_ENTRY == LocalBbsTable[Index].BootPriority) ||\r
- (BBS_DO_NOT_BOOT_FROM == LocalBbsTable[Index].BootPriority) ||\r
- (BBS_LOWEST_PRIORITY == LocalBbsTable[Index].BootPriority))) {\r
- LocalBbsTable[Index].BootPriority = BBS_UNPRIORITIZED_ENTRY;\r
- }\r
- }\r
- //\r
- // boot priority always starts at 0\r
- //\r
- Priority = 0;\r
- if (Entry->LoadOptionsSize == sizeof (BBS_TABLE) + sizeof (UINT16)) {\r
- //\r
- // If Entry stands for a legacy boot option, we prioritize the devices with the same type first.\r
- //\r
- DevType = ((BBS_TABLE *) Entry->LoadOptions)->DeviceType;\r
- BbsIndex = *(UINT16 *) ((BBS_TABLE *) Entry->LoadOptions + 1);\r
- Status = BdsSetBootPriority4SameTypeDev (\r
- DevType,\r
- BbsIndex,\r
- LocalBbsTable,\r
- &Priority\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- }\r
- //\r
- // we have to set the boot priority for other BBS entries with different device types\r
- //\r
- BootOrder = BdsLibGetVariableAndSize (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- &BootOrderSize\r
- );\r
- DeviceType = AllocatePool (BootOrderSize + sizeof (UINT16));\r
- ASSERT (DeviceType != NULL);\r
-\r
- DeviceType[0] = DevType;\r
- DeviceTypeCount = 1;\r
- for (Index = 0; ((BootOrder != NULL) && (Index < BootOrderSize / sizeof (UINT16))); Index++) {\r
- UnicodeSPrint (BootOption, sizeof (BootOption), L"Boot%04x", BootOrder[Index]);\r
- BootOptionVar = BdsLibGetVariableAndSize (\r
- BootOption,\r
- &gEfiGlobalVariableGuid,\r
- &BootOptionSize\r
- );\r
- if (NULL == BootOptionVar) {\r
- continue;\r
- }\r
-\r
- Ptr = BootOptionVar;\r
-\r
- Ptr += sizeof (UINT32);\r
- DevPathLen = *(UINT16 *) Ptr;\r
- Ptr += sizeof (UINT16);\r
- Ptr += StrSize ((UINT16 *) Ptr);\r
- DevPath = (EFI_DEVICE_PATH_PROTOCOL *) Ptr;\r
- if (BBS_DEVICE_PATH != DevPath->Type || BBS_BBS_DP != DevPath->SubType) {\r
- FreePool (BootOptionVar);\r
- continue;\r
- }\r
-\r
- Ptr += DevPathLen;\r
- DevType = ((BBS_TABLE *) Ptr)->DeviceType;\r
- for (DeviceTypeIndex = 0; DeviceTypeIndex < DeviceTypeCount; DeviceTypeIndex++) {\r
- if (DeviceType[DeviceTypeIndex] == DevType) {\r
- break;\r
- }\r
- }\r
- if (DeviceTypeIndex < DeviceTypeCount) {\r
- //\r
- // We don't want to process twice for a device type\r
- //\r
- FreePool (BootOptionVar);\r
- continue;\r
- }\r
-\r
- DeviceType[DeviceTypeCount] = DevType;\r
- DeviceTypeCount++;\r
-\r
- Status = BdsSetBootPriority4SameTypeDev (\r
- DevType,\r
- (UINTN) -1,\r
- LocalBbsTable,\r
- &Priority\r
- );\r
- FreePool (BootOptionVar);\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- }\r
-\r
- FreePool (DeviceType);\r
-\r
- if (BootOrder != NULL) {\r
- FreePool (BootOrder);\r
- }\r
-\r
- DEBUG_CODE_BEGIN();\r
- PrintBbsTable (LocalBbsTable, BbsCount);\r
- DEBUG_CODE_END();\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Boot the legacy system with the boot option\r
-\r
- @param Option The legacy boot option which have BBS device path\r
-\r
- @retval EFI_UNSUPPORTED There is no legacybios protocol, do not support\r
- legacy boot.\r
- @retval EFI_STATUS Return the status of LegacyBios->LegacyBoot ().\r
-\r
-**/\r
-EFI_STATUS\r
-BdsLibDoLegacyBoot (\r
- IN BDS_COMMON_OPTION *Option\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_LEGACY_BIOS_PROTOCOL *LegacyBios;\r
- EFI_EVENT LegacyBootEvent;\r
-\r
- Status = gBS->LocateProtocol (&gEfiLegacyBiosProtocolGuid, NULL, (VOID **) &LegacyBios);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // If no LegacyBios protocol we do not support legacy boot\r
- //\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Notes: if we separate the int 19, then we don't need to refresh BBS\r
- //\r
- BdsRefreshBbsTableForBoot (Option);\r
-\r
- //\r
- // Write boot to OS performance data for legacy boot.\r
- //\r
- PERF_CODE (\r
- //\r
- // Create an event to be signalled when Legacy Boot occurs to write performance data.\r
- //\r
- Status = EfiCreateEventLegacyBootEx(\r
- TPL_NOTIFY,\r
- BmEndOfBdsPerfCode,\r
- NULL, \r
- &LegacyBootEvent\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- );\r
-\r
- DEBUG ((DEBUG_INFO | DEBUG_LOAD, "Legacy Boot: %S\n", Option->Description));\r
- return LegacyBios->LegacyBoot (\r
- LegacyBios,\r
- (BBS_BBS_DEVICE_PATH *) Option->DevicePath,\r
- Option->LoadOptionsSize,\r
- Option->LoadOptions\r
- );\r
-}\r
-\r
-/**\r
- Internal function to check if the input boot option is a valid EFI NV Boot####.\r
-\r
- @param OptionToCheck Boot option to be checked.\r
-\r
- @retval TRUE This boot option matches a valid EFI NV Boot####.\r
- @retval FALSE If not.\r
-\r
-**/\r
-BOOLEAN\r
-IsBootOptionValidNVVarialbe (\r
- IN BDS_COMMON_OPTION *OptionToCheck\r
- )\r
-{\r
- LIST_ENTRY TempList;\r
- BDS_COMMON_OPTION *BootOption;\r
- BOOLEAN Valid;\r
- CHAR16 OptionName[20];\r
-\r
- Valid = FALSE;\r
-\r
- InitializeListHead (&TempList);\r
- UnicodeSPrint (OptionName, sizeof (OptionName), L"Boot%04x", OptionToCheck->BootCurrent);\r
-\r
- BootOption = BdsLibVariableToOption (&TempList, OptionName);\r
- if (BootOption == NULL) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // If the Boot Option Number and Device Path matches, OptionToCheck matches a\r
- // valid EFI NV Boot####.\r
- //\r
- if ((OptionToCheck->BootCurrent == BootOption->BootCurrent) &&\r
- (CompareMem (OptionToCheck->DevicePath, BootOption->DevicePath, GetDevicePathSize (OptionToCheck->DevicePath)) == 0))\r
- {\r
- Valid = TRUE;\r
- }\r
-\r
- FreePool (BootOption);\r
-\r
- return Valid;\r
-}\r
-\r
-/**\r
- Check whether a USB device match the specified USB Class device path. This\r
- function follows "Load Option Processing" behavior in UEFI specification.\r
-\r
- @param UsbIo USB I/O protocol associated with the USB device.\r
- @param UsbClass The USB Class device path to match.\r
-\r
- @retval TRUE The USB device match the USB Class device path.\r
- @retval FALSE The USB device does not match the USB Class device path.\r
-\r
-**/\r
-BOOLEAN\r
-BdsMatchUsbClass (\r
- IN EFI_USB_IO_PROTOCOL *UsbIo,\r
- IN USB_CLASS_DEVICE_PATH *UsbClass\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_DESCRIPTOR DevDesc;\r
- EFI_USB_INTERFACE_DESCRIPTOR IfDesc;\r
- UINT8 DeviceClass;\r
- UINT8 DeviceSubClass;\r
- UINT8 DeviceProtocol;\r
-\r
- if ((DevicePathType (UsbClass) != MESSAGING_DEVICE_PATH) ||\r
- (DevicePathSubType (UsbClass) != MSG_USB_CLASS_DP)){\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Check Vendor Id and Product Id.\r
- //\r
- Status = UsbIo->UsbGetDeviceDescriptor (UsbIo, &DevDesc);\r
- if (EFI_ERROR (Status)) {\r
- return FALSE;\r
- }\r
-\r
- if ((UsbClass->VendorId != 0xffff) &&\r
- (UsbClass->VendorId != DevDesc.IdVendor)) {\r
- return FALSE;\r
- }\r
-\r
- if ((UsbClass->ProductId != 0xffff) &&\r
- (UsbClass->ProductId != DevDesc.IdProduct)) {\r
- return FALSE;\r
- }\r
-\r
- DeviceClass = DevDesc.DeviceClass;\r
- DeviceSubClass = DevDesc.DeviceSubClass;\r
- DeviceProtocol = DevDesc.DeviceProtocol;\r
- if (DeviceClass == 0) {\r
- //\r
- // If Class in Device Descriptor is set to 0, use the Class, SubClass and\r
- // Protocol in Interface Descriptor instead.\r
- //\r
- Status = UsbIo->UsbGetInterfaceDescriptor (UsbIo, &IfDesc);\r
- if (EFI_ERROR (Status)) {\r
- return FALSE;\r
- }\r
-\r
- DeviceClass = IfDesc.InterfaceClass;\r
- DeviceSubClass = IfDesc.InterfaceSubClass;\r
- DeviceProtocol = IfDesc.InterfaceProtocol;\r
- }\r
-\r
- //\r
- // Check Class, SubClass and Protocol.\r
- //\r
- if ((UsbClass->DeviceClass != 0xff) &&\r
- (UsbClass->DeviceClass != DeviceClass)) {\r
- return FALSE;\r
- }\r
-\r
- if ((UsbClass->DeviceSubClass != 0xff) &&\r
- (UsbClass->DeviceSubClass != DeviceSubClass)) {\r
- return FALSE;\r
- }\r
-\r
- if ((UsbClass->DeviceProtocol != 0xff) &&\r
- (UsbClass->DeviceProtocol != DeviceProtocol)) {\r
- return FALSE;\r
- }\r
-\r
- return TRUE;\r
-}\r
-\r
-/**\r
- Check whether a USB device match the specified USB WWID device path. This\r
- function follows "Load Option Processing" behavior in UEFI specification.\r
-\r
- @param UsbIo USB I/O protocol associated with the USB device.\r
- @param UsbWwid The USB WWID device path to match.\r
-\r
- @retval TRUE The USB device match the USB WWID device path.\r
- @retval FALSE The USB device does not match the USB WWID device path.\r
-\r
-**/\r
-BOOLEAN\r
-BdsMatchUsbWwid (\r
- IN EFI_USB_IO_PROTOCOL *UsbIo,\r
- IN USB_WWID_DEVICE_PATH *UsbWwid\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USB_DEVICE_DESCRIPTOR DevDesc;\r
- EFI_USB_INTERFACE_DESCRIPTOR IfDesc;\r
- UINT16 *LangIdTable;\r
- UINT16 TableSize;\r
- UINT16 Index;\r
- CHAR16 *CompareStr;\r
- UINTN CompareLen;\r
- CHAR16 *SerialNumberStr;\r
- UINTN Length;\r
-\r
- if ((DevicePathType (UsbWwid) != MESSAGING_DEVICE_PATH) ||\r
- (DevicePathSubType (UsbWwid) != MSG_USB_WWID_DP )){\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Check Vendor Id and Product Id.\r
- //\r
- Status = UsbIo->UsbGetDeviceDescriptor (UsbIo, &DevDesc);\r
- if (EFI_ERROR (Status)) {\r
- return FALSE;\r
- }\r
- if ((DevDesc.IdVendor != UsbWwid->VendorId) ||\r
- (DevDesc.IdProduct != UsbWwid->ProductId)) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Check Interface Number.\r
- //\r
- Status = UsbIo->UsbGetInterfaceDescriptor (UsbIo, &IfDesc);\r
- if (EFI_ERROR (Status)) {\r
- return FALSE;\r
- }\r
- if (IfDesc.InterfaceNumber != UsbWwid->InterfaceNumber) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Check Serial Number.\r
- //\r
- if (DevDesc.StrSerialNumber == 0) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Get all supported languages.\r
- //\r
- TableSize = 0;\r
- LangIdTable = NULL;\r
- Status = UsbIo->UsbGetSupportedLanguages (UsbIo, &LangIdTable, &TableSize);\r
- if (EFI_ERROR (Status) || (TableSize == 0) || (LangIdTable == NULL)) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Serial number in USB WWID device path is the last 64-or-less UTF-16 characters.\r
- //\r
- CompareStr = (CHAR16 *) (UINTN) (UsbWwid + 1);\r
- CompareLen = (DevicePathNodeLength (UsbWwid) - sizeof (USB_WWID_DEVICE_PATH)) / sizeof (CHAR16);\r
- if (CompareStr[CompareLen - 1] == L'\0') {\r
- CompareLen--;\r
- }\r
-\r
- //\r
- // Compare serial number in each supported language.\r
- //\r
- for (Index = 0; Index < TableSize / sizeof (UINT16); Index++) {\r
- SerialNumberStr = NULL;\r
- Status = UsbIo->UsbGetStringDescriptor (\r
- UsbIo,\r
- LangIdTable[Index],\r
- DevDesc.StrSerialNumber,\r
- &SerialNumberStr\r
- );\r
- if (EFI_ERROR (Status) || (SerialNumberStr == NULL)) {\r
- continue;\r
- }\r
-\r
- Length = StrLen (SerialNumberStr);\r
- if ((Length >= CompareLen) &&\r
- (CompareMem (SerialNumberStr + Length - CompareLen, CompareStr, CompareLen * sizeof (CHAR16)) == 0)) {\r
- FreePool (SerialNumberStr);\r
- return TRUE;\r
- }\r
-\r
- FreePool (SerialNumberStr);\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-/**\r
- Find a USB device path which match the specified short-form device path start\r
- with USB Class or USB WWID device path and load the boot file then return the \r
- image handle. If ParentDevicePath is NULL, this function will search in all USB\r
- devices of the platform. If ParentDevicePath is not NULL,this function will only\r
- search in its child devices.\r
-\r
- @param ParentDevicePath The device path of the parent.\r
- @param ShortFormDevicePath The USB Class or USB WWID device path to match.\r
-\r
- @return The image Handle if find load file from specified short-form device path\r
- or NULL if not found.\r
-\r
-**/\r
-EFI_HANDLE *\r
-BdsFindUsbDevice (\r
- IN EFI_DEVICE_PATH_PROTOCOL *ParentDevicePath,\r
- IN EFI_DEVICE_PATH_PROTOCOL *ShortFormDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN UsbIoHandleCount;\r
- EFI_HANDLE *UsbIoHandleBuffer;\r
- EFI_DEVICE_PATH_PROTOCOL *UsbIoDevicePath;\r
- EFI_USB_IO_PROTOCOL *UsbIo;\r
- UINTN Index;\r
- UINTN ParentSize;\r
- UINTN Size;\r
- EFI_HANDLE ImageHandle;\r
- EFI_HANDLE Handle;\r
- EFI_DEVICE_PATH_PROTOCOL *FullDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *NextDevicePath;\r
-\r
- FullDevicePath = NULL;\r
- ImageHandle = NULL;\r
-\r
- //\r
- // Get all UsbIo Handles.\r
- //\r
- UsbIoHandleCount = 0;\r
- UsbIoHandleBuffer = NULL;\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiUsbIoProtocolGuid,\r
- NULL,\r
- &UsbIoHandleCount,\r
- &UsbIoHandleBuffer\r
- );\r
- if (EFI_ERROR (Status) || (UsbIoHandleCount == 0) || (UsbIoHandleBuffer == NULL)) {\r
- return NULL;\r
- }\r
-\r
- ParentSize = (ParentDevicePath == NULL) ? 0 : GetDevicePathSize (ParentDevicePath);\r
- for (Index = 0; Index < UsbIoHandleCount; Index++) {\r
- //\r
- // Get the Usb IO interface.\r
- //\r
- Status = gBS->HandleProtocol(\r
- UsbIoHandleBuffer[Index],\r
- &gEfiUsbIoProtocolGuid,\r
- (VOID **) &UsbIo\r
- );\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
-\r
- UsbIoDevicePath = DevicePathFromHandle (UsbIoHandleBuffer[Index]);\r
- if (UsbIoDevicePath == NULL) {\r
- continue;\r
- }\r
-\r
- if (ParentDevicePath != NULL) {\r
- //\r
- // Compare starting part of UsbIoHandle's device path with ParentDevicePath.\r
- //\r
- Size = GetDevicePathSize (UsbIoDevicePath);\r
- if ((Size < ParentSize) ||\r
- (CompareMem (UsbIoDevicePath, ParentDevicePath, ParentSize - END_DEVICE_PATH_LENGTH) != 0)) {\r
- continue;\r
- }\r
- }\r
-\r
- if (BdsMatchUsbClass (UsbIo, (USB_CLASS_DEVICE_PATH *) ShortFormDevicePath) ||\r
- BdsMatchUsbWwid (UsbIo, (USB_WWID_DEVICE_PATH *) ShortFormDevicePath)) {\r
- //\r
- // Try to find if there is the boot file in this DevicePath\r
- //\r
- NextDevicePath = NextDevicePathNode (ShortFormDevicePath);\r
- if (!IsDevicePathEnd (NextDevicePath)) {\r
- FullDevicePath = AppendDevicePath (UsbIoDevicePath, NextDevicePath);\r
- //\r
- // Connect the full device path, so that Simple File System protocol\r
- // could be installed for this USB device.\r
- //\r
- BdsLibConnectDevicePath (FullDevicePath);\r
- REPORT_STATUS_CODE (EFI_PROGRESS_CODE, PcdGet32 (PcdProgressCodeOsLoaderLoad));\r
- Status = gBS->LoadImage (\r
- TRUE,\r
- gImageHandle,\r
- FullDevicePath,\r
- NULL,\r
- 0,\r
- &ImageHandle\r
- );\r
- FreePool (FullDevicePath);\r
- } else {\r
- FullDevicePath = UsbIoDevicePath;\r
- Status = EFI_NOT_FOUND;\r
- }\r
-\r
- //\r
- // If we didn't find an image directly, we need to try as if it is a removable device boot option\r
- // and load the image according to the default boot behavior for removable device.\r
- //\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // check if there is a bootable removable media could be found in this device path ,\r
- // and get the bootable media handle\r
- //\r
- Handle = BdsLibGetBootableHandle(UsbIoDevicePath);\r
- if (Handle == NULL) {\r
- continue;\r
- }\r
- //\r
- // Load the default boot file \EFI\BOOT\boot{machinename}.EFI from removable Media\r
- // machinename is ia32, ia64, x64, ...\r
- //\r
- FullDevicePath = FileDevicePath (Handle, EFI_REMOVABLE_MEDIA_FILE_NAME);\r
- if (FullDevicePath != NULL) {\r
- REPORT_STATUS_CODE (EFI_PROGRESS_CODE, PcdGet32 (PcdProgressCodeOsLoaderLoad));\r
- Status = gBS->LoadImage (\r
- TRUE,\r
- gImageHandle,\r
- FullDevicePath,\r
- NULL,\r
- 0,\r
- &ImageHandle\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // The DevicePath failed, and it's not a valid\r
- // removable media device.\r
- //\r
- continue;\r
- }\r
- } else {\r
- continue;\r
- }\r
- }\r
- break;\r
- }\r
- }\r
-\r
- FreePool (UsbIoHandleBuffer);\r
- return ImageHandle;\r
-}\r
-\r
-/**\r
- Expand USB Class or USB WWID device path node to be full device path of a USB\r
- device in platform then load the boot file on this full device path and return the \r
- image handle.\r
-\r
- This function support following 4 cases:\r
- 1) Boot Option device path starts with a USB Class or USB WWID device path,\r
- and there is no Media FilePath device path in the end.\r
- In this case, it will follow Removable Media Boot Behavior.\r
- 2) Boot Option device path starts with a USB Class or USB WWID device path,\r
- and ended with Media FilePath device path.\r
- 3) Boot Option device path starts with a full device path to a USB Host Controller,\r
- contains a USB Class or USB WWID device path node, while not ended with Media\r
- FilePath device path. In this case, it will follow Removable Media Boot Behavior.\r
- 4) Boot Option device path starts with a full device path to a USB Host Controller,\r
- contains a USB Class or USB WWID device path node, and ended with Media\r
- FilePath device path.\r
-\r
- @param DevicePath The Boot Option device path.\r
-\r
- @return The image handle of boot file, or NULL if there is no boot file found in\r
- the specified USB Class or USB WWID device path.\r
-\r
-**/\r
-EFI_HANDLE *\r
-BdsExpandUsbShortFormDevicePath (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath\r
- )\r
-{\r
- EFI_HANDLE *ImageHandle;\r
- EFI_DEVICE_PATH_PROTOCOL *TempDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *ShortFormDevicePath;\r
-\r
- //\r
- // Search for USB Class or USB WWID device path node.\r
- //\r
- ShortFormDevicePath = NULL;\r
- ImageHandle = NULL;\r
- TempDevicePath = DevicePath;\r
- while (!IsDevicePathEnd (TempDevicePath)) {\r
- if ((DevicePathType (TempDevicePath) == MESSAGING_DEVICE_PATH) &&\r
- ((DevicePathSubType (TempDevicePath) == MSG_USB_CLASS_DP) ||\r
- (DevicePathSubType (TempDevicePath) == MSG_USB_WWID_DP))) {\r
- ShortFormDevicePath = TempDevicePath;\r
- break;\r
- }\r
- TempDevicePath = NextDevicePathNode (TempDevicePath);\r
- }\r
-\r
- if (ShortFormDevicePath == NULL) {\r
- //\r
- // No USB Class or USB WWID device path node found, do nothing.\r
- //\r
- return NULL;\r
- }\r
-\r
- if (ShortFormDevicePath == DevicePath) {\r
- //\r
- // Boot Option device path starts with USB Class or USB WWID device path.\r
- //\r
- ImageHandle = BdsFindUsbDevice (NULL, ShortFormDevicePath);\r
- if (ImageHandle == NULL) {\r
- //\r
- // Failed to find a match in existing devices, connect the short form USB\r
- // device path and try again.\r
- //\r
- BdsLibConnectUsbDevByShortFormDP (0xff, ShortFormDevicePath);\r
- ImageHandle = BdsFindUsbDevice (NULL, ShortFormDevicePath);\r
- }\r
- } else {\r
- //\r
- // Boot Option device path contains USB Class or USB WWID device path node.\r
- //\r
-\r
- //\r
- // Prepare the parent device path for search.\r
- //\r
- TempDevicePath = DuplicateDevicePath (DevicePath);\r
- ASSERT (TempDevicePath != NULL);\r
- SetDevicePathEndNode (((UINT8 *) TempDevicePath) + ((UINTN) ShortFormDevicePath - (UINTN) DevicePath));\r
-\r
- //\r
- // The USB Host Controller device path is already in Boot Option device path\r
- // and USB Bus driver already support RemainingDevicePath starts with USB\r
- // Class or USB WWID device path, so just search in existing USB devices and\r
- // doesn't perform ConnectController here.\r
- //\r
- ImageHandle = BdsFindUsbDevice (TempDevicePath, ShortFormDevicePath);\r
- FreePool (TempDevicePath);\r
- }\r
-\r
- return ImageHandle;\r
-}\r
-\r
-/**\r
- Process the boot option follow the UEFI specification and\r
- special treat the legacy boot option with BBS_DEVICE_PATH.\r
-\r
- @param Option The boot option need to be processed\r
- @param DevicePath The device path which describe where to load the\r
- boot image or the legacy BBS device path to boot\r
- the legacy OS\r
- @param ExitDataSize The size of exit data.\r
- @param ExitData Data returned when Boot image failed.\r
-\r
- @retval EFI_SUCCESS Boot from the input boot option successfully.\r
- @retval EFI_NOT_FOUND If the Device Path is not found in the system\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibBootViaBootOption (\r
- IN BDS_COMMON_OPTION *Option,\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath,\r
- OUT UINTN *ExitDataSize,\r
- OUT CHAR16 **ExitData OPTIONAL\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_STATUS StatusLogo;\r
- EFI_HANDLE Handle;\r
- EFI_HANDLE ImageHandle;\r
- EFI_DEVICE_PATH_PROTOCOL *FilePath;\r
- EFI_LOADED_IMAGE_PROTOCOL *ImageInfo;\r
- EFI_DEVICE_PATH_PROTOCOL *WorkingDevicePath;\r
- EFI_ACPI_S3_SAVE_PROTOCOL *AcpiS3Save;\r
- LIST_ENTRY TempBootLists;\r
- EFI_BOOT_LOGO_PROTOCOL *BootLogo;\r
-\r
- *ExitDataSize = 0;\r
- *ExitData = NULL;\r
-\r
- //\r
- // Notes: this code can be remove after the s3 script table\r
- // hook on the event EVT_SIGNAL_READY_TO_BOOT or\r
- // EVT_SIGNAL_LEGACY_BOOT\r
- //\r
- Status = gBS->LocateProtocol (&gEfiAcpiS3SaveProtocolGuid, NULL, (VOID **) &AcpiS3Save);\r
- if (!EFI_ERROR (Status)) {\r
- AcpiS3Save->S3Save (AcpiS3Save, NULL);\r
- }\r
- //\r
- // If it's Device Path that starts with a hard drive path, append it with the front part to compose a\r
- // full device path\r
- //\r
- WorkingDevicePath = NULL;\r
- if ((DevicePathType (DevicePath) == MEDIA_DEVICE_PATH) &&\r
- (DevicePathSubType (DevicePath) == MEDIA_HARDDRIVE_DP)) {\r
- WorkingDevicePath = BdsExpandPartitionPartialDevicePathToFull (\r
- (HARDDRIVE_DEVICE_PATH *)DevicePath\r
- );\r
- if (WorkingDevicePath != NULL) {\r
- DevicePath = WorkingDevicePath;\r
- }\r
- }\r
-\r
- //\r
- // Set Boot Current\r
- //\r
- if (IsBootOptionValidNVVarialbe (Option)) {\r
- //\r
- // For a temporary boot (i.e. a boot by selected a EFI Shell using "Boot From File"), Boot Current is actually not valid.\r
- // In this case, "BootCurrent" is not created.\r
- // Only create the BootCurrent variable when it points to a valid Boot#### variable.\r
- //\r
- SetVariableAndReportStatusCodeOnError (\r
- L"BootCurrent",\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS,\r
- sizeof (UINT16),\r
- &Option->BootCurrent\r
- );\r
- }\r
-\r
- //\r
- // Report Status Code to indicate ReadyToBoot event will be signalled\r
- //\r
- REPORT_STATUS_CODE (EFI_PROGRESS_CODE, (EFI_SOFTWARE_DXE_BS_DRIVER | EFI_SW_DXE_BS_PC_READY_TO_BOOT_EVENT));\r
-\r
- //\r
- // Signal the EVT_SIGNAL_READY_TO_BOOT event\r
- //\r
- EfiSignalEventReadyToBoot();\r
-\r
- //\r
- // Expand USB Class or USB WWID device path node to be full device path of a USB\r
- // device in platform then load the boot file on this full device path and get the\r
- // image handle.\r
- //\r
- ImageHandle = BdsExpandUsbShortFormDevicePath (DevicePath);\r
-\r
- //\r
- // Adjust the different type memory page number just before booting\r
- // and save the updated info into the variable for next boot to use\r
- //\r
- BdsSetMemoryTypeInformationVariable ();\r
-\r
- //\r
- // By expanding the USB Class or WWID device path, the ImageHandle has returnned.\r
- // Here get the ImageHandle for the non USB class or WWID device path.\r
- //\r
- if (ImageHandle == NULL) {\r
- ASSERT (Option->DevicePath != NULL);\r
- if ((DevicePathType (Option->DevicePath) == BBS_DEVICE_PATH) &&\r
- (DevicePathSubType (Option->DevicePath) == BBS_BBS_DP)\r
- ) {\r
- //\r
- // Check to see if we should legacy BOOT. If yes then do the legacy boot\r
- //\r
- return BdsLibDoLegacyBoot (Option);\r
- }\r
-\r
- //\r
- // If the boot option point to Internal FV shell, make sure it is valid\r
- //\r
- Status = BdsLibUpdateFvFileDevicePath (&DevicePath, &gUefiShellFileGuid);\r
- if (!EFI_ERROR(Status)) {\r
- if (Option->DevicePath != NULL) {\r
- FreePool(Option->DevicePath);\r
- }\r
- Option->DevicePath = AllocateZeroPool (GetDevicePathSize (DevicePath));\r
- ASSERT(Option->DevicePath != NULL);\r
- CopyMem (Option->DevicePath, DevicePath, GetDevicePathSize (DevicePath));\r
- //\r
- // Update the shell boot option\r
- //\r
- InitializeListHead (&TempBootLists);\r
- BdsLibRegisterNewOption (&TempBootLists, DevicePath, L"EFI Internal Shell", L"BootOrder");\r
-\r
- //\r
- // free the temporary device path created by BdsLibUpdateFvFileDevicePath()\r
- //\r
- FreePool (DevicePath);\r
- DevicePath = Option->DevicePath;\r
- }\r
-\r
- DEBUG_CODE_BEGIN();\r
-\r
- if (Option->Description == NULL) {\r
- DEBUG ((DEBUG_INFO | DEBUG_LOAD, "Booting from unknown device path\n"));\r
- } else {\r
- DEBUG ((DEBUG_INFO | DEBUG_LOAD, "Booting %S\n", Option->Description));\r
- }\r
- \r
- DEBUG_CODE_END();\r
- \r
- //\r
- // Report status code for OS Loader LoadImage.\r
- //\r
- REPORT_STATUS_CODE (EFI_PROGRESS_CODE, PcdGet32 (PcdProgressCodeOsLoaderLoad));\r
- Status = gBS->LoadImage (\r
- TRUE,\r
- gImageHandle,\r
- DevicePath,\r
- NULL,\r
- 0,\r
- &ImageHandle\r
- );\r
-\r
- //\r
- // If we didn't find an image directly, we need to try as if it is a removable device boot option\r
- // and load the image according to the default boot behavior for removable device.\r
- //\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // check if there is a bootable removable media could be found in this device path ,\r
- // and get the bootable media handle\r
- //\r
- Handle = BdsLibGetBootableHandle(DevicePath);\r
- if (Handle != NULL) {\r
- //\r
- // Load the default boot file \EFI\BOOT\boot{machinename}.EFI from removable Media\r
- // machinename is ia32, ia64, x64, ...\r
- //\r
- FilePath = FileDevicePath (Handle, EFI_REMOVABLE_MEDIA_FILE_NAME);\r
- if (FilePath != NULL) {\r
- REPORT_STATUS_CODE (EFI_PROGRESS_CODE, PcdGet32 (PcdProgressCodeOsLoaderLoad));\r
- Status = gBS->LoadImage (\r
- TRUE,\r
- gImageHandle,\r
- FilePath,\r
- NULL,\r
- 0,\r
- &ImageHandle\r
- );\r
- }\r
- }\r
- }\r
- }\r
- //\r
- // Provide the image with it's load options\r
- //\r
- if ((ImageHandle == NULL) || (EFI_ERROR(Status))) {\r
- //\r
- // Report Status Code to indicate that the failure to load boot option\r
- //\r
- REPORT_STATUS_CODE (\r
- EFI_ERROR_CODE | EFI_ERROR_MINOR,\r
- (EFI_SOFTWARE_DXE_BS_DRIVER | EFI_SW_DXE_BS_EC_BOOT_OPTION_LOAD_ERROR)\r
- ); \r
- goto Done;\r
- }\r
-\r
- Status = gBS->HandleProtocol (ImageHandle, &gEfiLoadedImageProtocolGuid, (VOID **) &ImageInfo);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (Option->LoadOptionsSize != 0) {\r
- ImageInfo->LoadOptionsSize = Option->LoadOptionsSize;\r
- ImageInfo->LoadOptions = Option->LoadOptions;\r
- }\r
-\r
- //\r
- // Clean to NULL because the image is loaded directly from the firmwares boot manager.\r
- //\r
- ImageInfo->ParentHandle = NULL;\r
-\r
- //\r
- // Before calling the image, enable the Watchdog Timer for\r
- // the 5 Minute period\r
- //\r
- gBS->SetWatchdogTimer (5 * 60, 0x0000, 0x00, NULL);\r
-\r
- //\r
- // Write boot to OS performance data for UEFI boot\r
- //\r
- PERF_CODE (\r
- BmEndOfBdsPerfCode (NULL, NULL);\r
- );\r
-\r
- //\r
- // Report status code for OS Loader StartImage.\r
- //\r
- REPORT_STATUS_CODE (EFI_PROGRESS_CODE, PcdGet32 (PcdProgressCodeOsLoaderStart));\r
-\r
- Status = gBS->StartImage (ImageHandle, ExitDataSize, ExitData);\r
- DEBUG ((DEBUG_INFO | DEBUG_LOAD, "Image Return Status = %r\n", Status));\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Report Status Code to indicate that boot failure\r
- //\r
- REPORT_STATUS_CODE (\r
- EFI_ERROR_CODE | EFI_ERROR_MINOR,\r
- (EFI_SOFTWARE_DXE_BS_DRIVER | EFI_SW_DXE_BS_EC_BOOT_OPTION_FAILED)\r
- );\r
- }\r
-\r
- //\r
- // Clear the Watchdog Timer after the image returns\r
- //\r
- gBS->SetWatchdogTimer (0x0000, 0x0000, 0x0000, NULL);\r
-\r
-Done:\r
- //\r
- // Set Logo status invalid after trying one boot option\r
- //\r
- BootLogo = NULL;\r
- StatusLogo = gBS->LocateProtocol (&gEfiBootLogoProtocolGuid, NULL, (VOID **) &BootLogo);\r
- if (!EFI_ERROR (StatusLogo) && (BootLogo != NULL)) {\r
- BootLogo->SetBootLogo (BootLogo, NULL, 0, 0, 0, 0);\r
- }\r
-\r
- //\r
- // Clear Boot Current\r
- // Deleting variable with current implementation shouldn't fail.\r
- //\r
- gRT->SetVariable (\r
- L"BootCurrent",\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS,\r
- 0,\r
- NULL\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Expand a device path that starts with a hard drive media device path node to be a\r
- full device path that includes the full hardware path to the device. We need\r
- to do this so it can be booted. As an optimization the front match (the part point\r
- to the partition node. E.g. ACPI() /PCI()/ATA()/Partition() ) is saved in a variable\r
- so a connect all is not required on every boot. All successful history device path\r
- which point to partition node (the front part) will be saved.\r
-\r
- @param HardDriveDevicePath EFI Device Path to boot, if it starts with a hard\r
- drive media device path.\r
- @return A Pointer to the full device path or NULL if a valid Hard Drive devic path\r
- cannot be found.\r
-\r
-**/\r
-EFI_DEVICE_PATH_PROTOCOL *\r
-EFIAPI\r
-BdsExpandPartitionPartialDevicePathToFull (\r
- IN HARDDRIVE_DEVICE_PATH *HardDriveDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN BlockIoHandleCount;\r
- EFI_HANDLE *BlockIoBuffer;\r
- EFI_DEVICE_PATH_PROTOCOL *FullDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *BlockIoDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- UINTN Index;\r
- UINTN InstanceNum;\r
- EFI_DEVICE_PATH_PROTOCOL *CachedDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *TempNewDevicePath;\r
- UINTN CachedDevicePathSize;\r
- BOOLEAN DeviceExist;\r
- BOOLEAN NeedAdjust;\r
- EFI_DEVICE_PATH_PROTOCOL *Instance;\r
- UINTN Size;\r
-\r
- FullDevicePath = NULL;\r
- //\r
- // Check if there is prestore HD_BOOT_DEVICE_PATH_VARIABLE_NAME variable.\r
- // If exist, search the front path which point to partition node in the variable instants.\r
- // If fail to find or HD_BOOT_DEVICE_PATH_VARIABLE_NAME not exist, reconnect all and search in all system\r
- //\r
- GetVariable2 (\r
- HD_BOOT_DEVICE_PATH_VARIABLE_NAME,\r
- &gHdBootDevicePathVariablGuid,\r
- (VOID **) &CachedDevicePath,\r
- &CachedDevicePathSize\r
- );\r
-\r
- //\r
- // Delete the invalid HD_BOOT_DEVICE_PATH_VARIABLE_NAME variable.\r
- //\r
- if ((CachedDevicePath != NULL) && !IsDevicePathValid (CachedDevicePath, CachedDevicePathSize)) {\r
- FreePool (CachedDevicePath);\r
- CachedDevicePath = NULL;\r
- Status = gRT->SetVariable (\r
- HD_BOOT_DEVICE_PATH_VARIABLE_NAME,\r
- &gHdBootDevicePathVariablGuid,\r
- 0,\r
- 0,\r
- NULL\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (CachedDevicePath != NULL) {\r
- TempNewDevicePath = CachedDevicePath;\r
- DeviceExist = FALSE;\r
- NeedAdjust = FALSE;\r
- do {\r
- //\r
- // Check every instance of the variable\r
- // First, check whether the instance contain the partition node, which is needed for distinguishing multi\r
- // partial partition boot option. Second, check whether the instance could be connected.\r
- //\r
- Instance = GetNextDevicePathInstance (&TempNewDevicePath, &Size);\r
- if (MatchPartitionDevicePathNode (Instance, HardDriveDevicePath)) {\r
- //\r
- // Connect the device path instance, the device path point to hard drive media device path node\r
- // e.g. ACPI() /PCI()/ATA()/Partition()\r
- //\r
- Status = BdsLibConnectDevicePath (Instance);\r
- if (!EFI_ERROR (Status)) {\r
- DeviceExist = TRUE;\r
- break;\r
- }\r
- }\r
- //\r
- // Come here means the first instance is not matched\r
- //\r
- NeedAdjust = TRUE;\r
- FreePool(Instance);\r
- } while (TempNewDevicePath != NULL);\r
-\r
- if (DeviceExist) {\r
- //\r
- // Find the matched device path.\r
- // Append the file path information from the boot option and return the fully expanded device path.\r
- //\r
- DevicePath = NextDevicePathNode ((EFI_DEVICE_PATH_PROTOCOL *) HardDriveDevicePath);\r
- FullDevicePath = AppendDevicePath (Instance, DevicePath);\r
-\r
- //\r
- // Adjust the HD_BOOT_DEVICE_PATH_VARIABLE_NAME instances sequence if the matched one is not first one.\r
- //\r
- if (NeedAdjust) {\r
- //\r
- // First delete the matched instance.\r
- //\r
- TempNewDevicePath = CachedDevicePath;\r
- CachedDevicePath = BdsLibDelPartMatchInstance (CachedDevicePath, Instance );\r
- FreePool (TempNewDevicePath);\r
-\r
- //\r
- // Second, append the remaining path after the matched instance\r
- //\r
- TempNewDevicePath = CachedDevicePath;\r
- CachedDevicePath = AppendDevicePathInstance (Instance, CachedDevicePath );\r
- FreePool (TempNewDevicePath);\r
- //\r
- // Save the matching Device Path so we don't need to do a connect all next time\r
- // Failure to set the variable only impacts the performance when next time expanding the short-form device path.\r
- //\r
- Status = gRT->SetVariable (\r
- HD_BOOT_DEVICE_PATH_VARIABLE_NAME,\r
- &gHdBootDevicePathVariablGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- GetDevicePathSize (CachedDevicePath),\r
- CachedDevicePath\r
- );\r
- }\r
-\r
- FreePool (Instance);\r
- FreePool (CachedDevicePath);\r
- return FullDevicePath;\r
- }\r
- }\r
-\r
- //\r
- // If we get here we fail to find or HD_BOOT_DEVICE_PATH_VARIABLE_NAME not exist, and now we need\r
- // to search all devices in the system for a matched partition\r
- //\r
- BdsLibConnectAllDriversToAllControllers ();\r
- Status = gBS->LocateHandleBuffer (ByProtocol, &gEfiBlockIoProtocolGuid, NULL, &BlockIoHandleCount, &BlockIoBuffer);\r
- if (EFI_ERROR (Status) || BlockIoHandleCount == 0 || BlockIoBuffer == NULL) {\r
- //\r
- // If there was an error or there are no device handles that support\r
- // the BLOCK_IO Protocol, then return.\r
- //\r
- return NULL;\r
- }\r
- //\r
- // Loop through all the device handles that support the BLOCK_IO Protocol\r
- //\r
- for (Index = 0; Index < BlockIoHandleCount; Index++) {\r
-\r
- Status = gBS->HandleProtocol (BlockIoBuffer[Index], &gEfiDevicePathProtocolGuid, (VOID *) &BlockIoDevicePath);\r
- if (EFI_ERROR (Status) || BlockIoDevicePath == NULL) {\r
- continue;\r
- }\r
-\r
- if (MatchPartitionDevicePathNode (BlockIoDevicePath, HardDriveDevicePath)) {\r
- //\r
- // Find the matched partition device path\r
- //\r
- DevicePath = NextDevicePathNode ((EFI_DEVICE_PATH_PROTOCOL *) HardDriveDevicePath);\r
- FullDevicePath = AppendDevicePath (BlockIoDevicePath, DevicePath);\r
-\r
- //\r
- // Save the matched partition device path in HD_BOOT_DEVICE_PATH_VARIABLE_NAME variable\r
- //\r
- if (CachedDevicePath != NULL) {\r
- //\r
- // Save the matched partition device path as first instance of HD_BOOT_DEVICE_PATH_VARIABLE_NAME variable\r
- //\r
- if (BdsLibMatchDevicePaths (CachedDevicePath, BlockIoDevicePath)) {\r
- TempNewDevicePath = CachedDevicePath;\r
- CachedDevicePath = BdsLibDelPartMatchInstance (CachedDevicePath, BlockIoDevicePath);\r
- FreePool(TempNewDevicePath);\r
- }\r
-\r
- if (CachedDevicePath != NULL) {\r
- TempNewDevicePath = CachedDevicePath;\r
- CachedDevicePath = AppendDevicePathInstance (BlockIoDevicePath, CachedDevicePath);\r
- FreePool(TempNewDevicePath);\r
- } else {\r
- CachedDevicePath = DuplicateDevicePath (BlockIoDevicePath);\r
- }\r
-\r
- //\r
- // Here limit the device path instance number to 12, which is max number for a system support 3 IDE controller\r
- // If the user try to boot many OS in different HDs or partitions, in theory, \r
- // the HD_BOOT_DEVICE_PATH_VARIABLE_NAME variable maybe become larger and larger.\r
- //\r
- InstanceNum = 0;\r
- ASSERT (CachedDevicePath != NULL);\r
- TempNewDevicePath = CachedDevicePath;\r
- while (!IsDevicePathEnd (TempNewDevicePath)) {\r
- TempNewDevicePath = NextDevicePathNode (TempNewDevicePath);\r
- //\r
- // Parse one instance\r
- //\r
- while (!IsDevicePathEndType (TempNewDevicePath)) {\r
- TempNewDevicePath = NextDevicePathNode (TempNewDevicePath);\r
- }\r
- InstanceNum++;\r
- //\r
- // If the CachedDevicePath variable contain too much instance, only remain 12 instances.\r
- //\r
- if (InstanceNum >= 12) {\r
- SetDevicePathEndNode (TempNewDevicePath);\r
- break;\r
- }\r
- }\r
- } else {\r
- CachedDevicePath = DuplicateDevicePath (BlockIoDevicePath);\r
- }\r
-\r
- //\r
- // Save the matching Device Path so we don't need to do a connect all next time\r
- // Failure to set the variable only impacts the performance when next time expanding the short-form device path.\r
- //\r
- Status = gRT->SetVariable (\r
- HD_BOOT_DEVICE_PATH_VARIABLE_NAME,\r
- &gHdBootDevicePathVariablGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- GetDevicePathSize (CachedDevicePath),\r
- CachedDevicePath\r
- );\r
-\r
- break;\r
- }\r
- }\r
-\r
- if (CachedDevicePath != NULL) {\r
- FreePool (CachedDevicePath);\r
- }\r
- if (BlockIoBuffer != NULL) {\r
- FreePool (BlockIoBuffer);\r
- }\r
- return FullDevicePath;\r
-}\r
-\r
-/**\r
- Check whether there is a instance in BlockIoDevicePath, which contain multi device path\r
- instances, has the same partition node with HardDriveDevicePath device path\r
-\r
- @param BlockIoDevicePath Multi device path instances which need to check\r
- @param HardDriveDevicePath A device path which starts with a hard drive media\r
- device path.\r
-\r
- @retval TRUE There is a matched device path instance.\r
- @retval FALSE There is no matched device path instance.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-MatchPartitionDevicePathNode (\r
- IN EFI_DEVICE_PATH_PROTOCOL *BlockIoDevicePath,\r
- IN HARDDRIVE_DEVICE_PATH *HardDriveDevicePath\r
- )\r
-{\r
- HARDDRIVE_DEVICE_PATH *TmpHdPath;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- BOOLEAN Match;\r
- EFI_DEVICE_PATH_PROTOCOL *BlockIoHdDevicePathNode;\r
-\r
- if ((BlockIoDevicePath == NULL) || (HardDriveDevicePath == NULL)) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Make PreviousDevicePath == the device path node before the end node\r
- //\r
- DevicePath = BlockIoDevicePath;\r
- BlockIoHdDevicePathNode = NULL;\r
-\r
- //\r
- // find the partition device path node\r
- //\r
- while (!IsDevicePathEnd (DevicePath)) {\r
- if ((DevicePathType (DevicePath) == MEDIA_DEVICE_PATH) &&\r
- (DevicePathSubType (DevicePath) == MEDIA_HARDDRIVE_DP)\r
- ) {\r
- BlockIoHdDevicePathNode = DevicePath;\r
- break;\r
- }\r
-\r
- DevicePath = NextDevicePathNode (DevicePath);\r
- }\r
-\r
- if (BlockIoHdDevicePathNode == NULL) {\r
- return FALSE;\r
- }\r
- //\r
- // See if the harddrive device path in blockio matches the orig Hard Drive Node\r
- //\r
- TmpHdPath = (HARDDRIVE_DEVICE_PATH *) BlockIoHdDevicePathNode;\r
- Match = FALSE;\r
-\r
- //\r
- // Check for the match\r
- //\r
- if ((TmpHdPath->MBRType == HardDriveDevicePath->MBRType) &&\r
- (TmpHdPath->SignatureType == HardDriveDevicePath->SignatureType)) {\r
- switch (TmpHdPath->SignatureType) {\r
- case SIGNATURE_TYPE_GUID:\r
- Match = CompareGuid ((EFI_GUID *)TmpHdPath->Signature, (EFI_GUID *)HardDriveDevicePath->Signature);\r
- break;\r
- case SIGNATURE_TYPE_MBR:\r
- Match = (BOOLEAN)(*((UINT32 *)(&(TmpHdPath->Signature[0]))) == ReadUnaligned32((UINT32 *)(&(HardDriveDevicePath->Signature[0]))));\r
- break;\r
- default:\r
- Match = FALSE;\r
- break;\r
- }\r
- }\r
-\r
- return Match;\r
-}\r
-\r
-/**\r
- Delete the boot option associated with the handle passed in.\r
-\r
- @param Handle The handle which present the device path to create\r
- boot option\r
-\r
- @retval EFI_SUCCESS Delete the boot option success\r
- @retval EFI_NOT_FOUND If the Device Path is not found in the system\r
- @retval EFI_OUT_OF_RESOURCES Lack of memory resource\r
- @retval Other Error return value from SetVariable()\r
-\r
-**/\r
-EFI_STATUS\r
-BdsLibDeleteOptionFromHandle (\r
- IN EFI_HANDLE Handle\r
- )\r
-{\r
- UINT16 *BootOrder;\r
- UINT8 *BootOptionVar;\r
- UINTN BootOrderSize;\r
- UINTN BootOptionSize;\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- UINT16 BootOption[BOOT_OPTION_MAX_CHAR];\r
- UINTN DevicePathSize;\r
- UINTN OptionDevicePathSize;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *OptionDevicePath;\r
- UINT8 *TempPtr;\r
-\r
- Status = EFI_SUCCESS;\r
- BootOrder = NULL;\r
- BootOrderSize = 0;\r
-\r
- //\r
- // Check "BootOrder" variable, if no, means there is no any boot order.\r
- //\r
- BootOrder = BdsLibGetVariableAndSize (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- &BootOrderSize\r
- );\r
- if (BootOrder == NULL) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- //\r
- // Convert device handle to device path protocol instance\r
- //\r
- DevicePath = DevicePathFromHandle (Handle);\r
- if (DevicePath == NULL) {\r
- return EFI_NOT_FOUND;\r
- }\r
- DevicePathSize = GetDevicePathSize (DevicePath);\r
-\r
- //\r
- // Loop all boot order variable and find the matching device path\r
- //\r
- Index = 0;\r
- while (Index < BootOrderSize / sizeof (UINT16)) {\r
- UnicodeSPrint (BootOption, sizeof (BootOption), L"Boot%04x", BootOrder[Index]);\r
- BootOptionVar = BdsLibGetVariableAndSize (\r
- BootOption,\r
- &gEfiGlobalVariableGuid,\r
- &BootOptionSize\r
- );\r
-\r
- if (BootOptionVar == NULL) {\r
- FreePool (BootOrder);\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- if (!ValidateOption(BootOptionVar, BootOptionSize)) {\r
- BdsDeleteBootOption (BootOrder[Index], BootOrder, &BootOrderSize);\r
- FreePool (BootOptionVar);\r
- Index++;\r
- continue;\r
- }\r
-\r
- TempPtr = BootOptionVar;\r
- TempPtr += sizeof (UINT32) + sizeof (UINT16);\r
- TempPtr += StrSize ((CHAR16 *) TempPtr);\r
- OptionDevicePath = (EFI_DEVICE_PATH_PROTOCOL *) TempPtr;\r
- OptionDevicePathSize = GetDevicePathSize (OptionDevicePath);\r
-\r
- //\r
- // Check whether the device path match\r
- //\r
- if ((OptionDevicePathSize == DevicePathSize) &&\r
- (CompareMem (DevicePath, OptionDevicePath, DevicePathSize) == 0)) {\r
- BdsDeleteBootOption (BootOrder[Index], BootOrder, &BootOrderSize);\r
- FreePool (BootOptionVar);\r
- break;\r
- }\r
-\r
- FreePool (BootOptionVar);\r
- Index++;\r
- }\r
-\r
- //\r
- // Adjust number of boot option for "BootOrder" variable.\r
- //\r
- Status = gRT->SetVariable (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- BootOrderSize,\r
- BootOrder\r
- );\r
- //\r
- // Shrinking variable with existing variable implementation shouldn't fail.\r
- //\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- FreePool (BootOrder);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- Delete all invalid EFI boot options.\r
-\r
- @retval EFI_SUCCESS Delete all invalid boot option success\r
- @retval EFI_NOT_FOUND Variable "BootOrder" is not found\r
- @retval EFI_OUT_OF_RESOURCES Lack of memory resource\r
- @retval Other Error return value from SetVariable()\r
-\r
-**/\r
-EFI_STATUS\r
-BdsDeleteAllInvalidEfiBootOption (\r
- VOID\r
- )\r
-{\r
- UINT16 *BootOrder;\r
- UINT8 *BootOptionVar;\r
- UINTN BootOrderSize;\r
- UINTN BootOptionSize;\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- UINTN Index2;\r
- UINT16 BootOption[BOOT_OPTION_MAX_CHAR];\r
- EFI_DEVICE_PATH_PROTOCOL *OptionDevicePath;\r
- UINT8 *TempPtr;\r
- CHAR16 *Description;\r
- BOOLEAN Corrupted;\r
-\r
- Status = EFI_SUCCESS;\r
- BootOrder = NULL;\r
- Description = NULL;\r
- OptionDevicePath = NULL;\r
- BootOrderSize = 0;\r
- Corrupted = FALSE;\r
-\r
- //\r
- // Check "BootOrder" variable firstly, this variable hold the number of boot options\r
- //\r
- BootOrder = BdsLibGetVariableAndSize (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- &BootOrderSize\r
- );\r
- if (NULL == BootOrder) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- Index = 0;\r
- while (Index < BootOrderSize / sizeof (UINT16)) {\r
- UnicodeSPrint (BootOption, sizeof (BootOption), L"Boot%04x", BootOrder[Index]);\r
- BootOptionVar = BdsLibGetVariableAndSize (\r
- BootOption,\r
- &gEfiGlobalVariableGuid,\r
- &BootOptionSize\r
- );\r
- if (NULL == BootOptionVar) {\r
- FreePool (BootOrder);\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- if (!ValidateOption(BootOptionVar, BootOptionSize)) {\r
- Corrupted = TRUE;\r
- } else {\r
- TempPtr = BootOptionVar;\r
- TempPtr += sizeof (UINT32) + sizeof (UINT16);\r
- Description = (CHAR16 *) TempPtr;\r
- TempPtr += StrSize ((CHAR16 *) TempPtr);\r
- OptionDevicePath = (EFI_DEVICE_PATH_PROTOCOL *) TempPtr;\r
-\r
- //\r
- // Skip legacy boot option (BBS boot device)\r
- //\r
- if ((DevicePathType (OptionDevicePath) == BBS_DEVICE_PATH) &&\r
- (DevicePathSubType (OptionDevicePath) == BBS_BBS_DP)) {\r
- FreePool (BootOptionVar);\r
- Index++;\r
- continue;\r
- }\r
- }\r
-\r
- if (Corrupted || !BdsLibIsValidEFIBootOptDevicePathExt (OptionDevicePath, FALSE, Description)) {\r
- //\r
- // Delete this invalid boot option "Boot####"\r
- //\r
- Status = gRT->SetVariable (\r
- BootOption,\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- 0,\r
- NULL\r
- );\r
- //\r
- // Deleting variable with current variable implementation shouldn't fail.\r
- //\r
- ASSERT_EFI_ERROR (Status);\r
- //\r
- // Mark this boot option in boot order as deleted\r
- //\r
- BootOrder[Index] = 0xffff;\r
- Corrupted = FALSE;\r
- }\r
-\r
- FreePool (BootOptionVar);\r
- Index++;\r
- }\r
-\r
- //\r
- // Adjust boot order array\r
- //\r
- Index2 = 0;\r
- for (Index = 0; Index < BootOrderSize / sizeof (UINT16); Index++) {\r
- if (BootOrder[Index] != 0xffff) {\r
- BootOrder[Index2] = BootOrder[Index];\r
- Index2 ++;\r
- }\r
- }\r
- Status = gRT->SetVariable (\r
- L"BootOrder",\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- Index2 * sizeof (UINT16),\r
- BootOrder\r
- );\r
- //\r
- // Shrinking variable with current variable implementation shouldn't fail.\r
- //\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- FreePool (BootOrder);\r
-\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- For EFI boot option, BDS separate them as six types:\r
- 1. Network - The boot option points to the SimpleNetworkProtocol device.\r
- Bds will try to automatically create this type boot option when enumerate.\r
- 2. Shell - The boot option points to internal flash shell.\r
- Bds will try to automatically create this type boot option when enumerate.\r
- 3. Removable BlockIo - The boot option only points to the removable media\r
- device, like USB flash disk, DVD, Floppy etc.\r
- These device should contain a *removable* blockIo\r
- protocol in their device handle.\r
- Bds will try to automatically create this type boot option\r
- when enumerate.\r
- 4. Fixed BlockIo - The boot option only points to a Fixed blockIo device,\r
- like HardDisk.\r
- These device should contain a *fixed* blockIo\r
- protocol in their device handle.\r
- BDS will skip fixed blockIo devices, and NOT\r
- automatically create boot option for them. But BDS\r
- will help to delete those fixed blockIo boot option,\r
- whose description rule conflict with other auto-created\r
- boot options.\r
- 5. Non-BlockIo Simplefile - The boot option points to a device whose handle\r
- has SimpleFileSystem Protocol, but has no blockio\r
- protocol. These devices do not offer blockIo\r
- protocol, but BDS still can get the\r
- \EFI\BOOT\boot{machinename}.EFI by SimpleFileSystem\r
- Protocol.\r
- 6. File - The boot option points to a file. These boot options are usually\r
- created by user manually or OS loader. BDS will not delete or modify\r
- these boot options.\r
-\r
- This function will enumerate all possible boot device in the system, and\r
- automatically create boot options for Network, Shell, Removable BlockIo,\r
- and Non-BlockIo Simplefile devices.\r
- It will only execute once of every boot.\r
-\r
- @param BdsBootOptionList The header of the link list which indexed all\r
- current boot options\r
-\r
- @retval EFI_SUCCESS Finished all the boot device enumerate and create\r
- the boot option base on that boot device\r
-\r
- @retval EFI_OUT_OF_RESOURCES Failed to enumerate the boot device and create the boot option list\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibEnumerateAllBootOption (\r
- IN OUT LIST_ENTRY *BdsBootOptionList\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT16 FloppyNumber;\r
- UINT16 HarddriveNumber;\r
- UINT16 CdromNumber;\r
- UINT16 UsbNumber;\r
- UINT16 MiscNumber;\r
- UINT16 ScsiNumber;\r
- UINT16 NonBlockNumber;\r
- UINTN NumberBlockIoHandles;\r
- EFI_HANDLE *BlockIoHandles;\r
- EFI_BLOCK_IO_PROTOCOL *BlkIo;\r
- BOOLEAN Removable[2];\r
- UINTN RemovableIndex;\r
- UINTN Index;\r
- UINTN NumOfLoadFileHandles;\r
- EFI_HANDLE *LoadFileHandles;\r
- UINTN FvHandleCount;\r
- EFI_HANDLE *FvHandleBuffer;\r
- EFI_FV_FILETYPE Type;\r
- UINTN Size;\r
- EFI_FV_FILE_ATTRIBUTES Attributes;\r
- UINT32 AuthenticationStatus;\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *Fv;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- UINTN DevicePathType;\r
- CHAR16 Buffer[40];\r
- EFI_HANDLE *FileSystemHandles;\r
- UINTN NumberFileSystemHandles;\r
- BOOLEAN NeedDelete;\r
- EFI_IMAGE_DOS_HEADER DosHeader;\r
- CHAR8 *PlatLang;\r
- CHAR8 *LastLang;\r
- EFI_IMAGE_OPTIONAL_HEADER_UNION HdrData;\r
- EFI_IMAGE_OPTIONAL_HEADER_PTR_UNION Hdr;\r
- CHAR16 *MacStr;\r
- CHAR16 *IPverStr;\r
- EFI_HANDLE *NetworkHandles;\r
- UINTN BufferSize;\r
-\r
- FloppyNumber = 0;\r
- HarddriveNumber = 0;\r
- CdromNumber = 0;\r
- UsbNumber = 0;\r
- MiscNumber = 0;\r
- ScsiNumber = 0;\r
- PlatLang = NULL;\r
- LastLang = NULL;\r
- ZeroMem (Buffer, sizeof (Buffer));\r
-\r
- //\r
- // If the boot device enumerate happened, just get the boot\r
- // device from the boot order variable\r
- //\r
- if (mEnumBootDevice) {\r
- GetVariable2 (LAST_ENUM_LANGUAGE_VARIABLE_NAME, &gLastEnumLangGuid, (VOID**)&LastLang, NULL);\r
- GetEfiGlobalVariable2 (L"PlatformLang", (VOID**)&PlatLang, NULL);\r
- ASSERT (PlatLang != NULL);\r
- if ((LastLang != NULL) && (AsciiStrCmp (LastLang, PlatLang) == 0)) {\r
- Status = BdsLibBuildOptionFromVar (BdsBootOptionList, L"BootOrder");\r
- FreePool (LastLang);\r
- FreePool (PlatLang);\r
- return Status;\r
- } else {\r
- Status = gRT->SetVariable (\r
- LAST_ENUM_LANGUAGE_VARIABLE_NAME,\r
- &gLastEnumLangGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- AsciiStrSize (PlatLang),\r
- PlatLang\r
- );\r
- //\r
- // Failure to set the variable only impacts the performance next time enumerating the boot options.\r
- //\r
-\r
- if (LastLang != NULL) {\r
- FreePool (LastLang);\r
- }\r
- FreePool (PlatLang);\r
- }\r
- }\r
-\r
- //\r
- // Notes: this dirty code is to get the legacy boot option from the\r
- // BBS table and create to variable as the EFI boot option, it should\r
- // be removed after the CSM can provide legacy boot option directly\r
- //\r
- REFRESH_LEGACY_BOOT_OPTIONS;\r
-\r
- //\r
- // Delete invalid boot option\r
- //\r
- BdsDeleteAllInvalidEfiBootOption ();\r
-\r
- //\r
- // Parse removable media followed by fixed media.\r
- // The Removable[] array is used by the for-loop below to create removable media boot options \r
- // at first, and then to create fixed media boot options.\r
- //\r
- Removable[0] = FALSE;\r
- Removable[1] = TRUE;\r
-\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiBlockIoProtocolGuid,\r
- NULL,\r
- &NumberBlockIoHandles,\r
- &BlockIoHandles\r
- );\r
-\r
- for (RemovableIndex = 0; RemovableIndex < 2; RemovableIndex++) {\r
- for (Index = 0; Index < NumberBlockIoHandles; Index++) {\r
- Status = gBS->HandleProtocol (\r
- BlockIoHandles[Index],\r
- &gEfiBlockIoProtocolGuid,\r
- (VOID **) &BlkIo\r
- );\r
- //\r
- // skip the logical partition\r
- //\r
- if (EFI_ERROR (Status) || BlkIo->Media->LogicalPartition) {\r
- continue;\r
- }\r
-\r
- //\r
- // firstly fixed block io then the removable block io\r
- //\r
- if (BlkIo->Media->RemovableMedia == Removable[RemovableIndex]) {\r
- continue;\r
- }\r
- DevicePath = DevicePathFromHandle (BlockIoHandles[Index]);\r
- DevicePathType = BdsGetBootTypeFromDevicePath (DevicePath);\r
-\r
- switch (DevicePathType) {\r
- case BDS_EFI_ACPI_FLOPPY_BOOT:\r
- if (FloppyNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_FLOPPY)), FloppyNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_FLOPPY)));\r
- }\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- FloppyNumber++;\r
- break;\r
-\r
- //\r
- // Assume a removable SATA device should be the DVD/CD device, a fixed SATA device should be the Hard Drive device.\r
- //\r
- case BDS_EFI_MESSAGE_ATAPI_BOOT:\r
- case BDS_EFI_MESSAGE_SATA_BOOT:\r
- if (BlkIo->Media->RemovableMedia) {\r
- if (CdromNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_CD_DVD)), CdromNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_CD_DVD)));\r
- }\r
- CdromNumber++;\r
- } else {\r
- if (HarddriveNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_HARDDRIVE)), HarddriveNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_HARDDRIVE)));\r
- }\r
- HarddriveNumber++;\r
- }\r
- DEBUG ((DEBUG_INFO | DEBUG_LOAD, "Buffer: %S\n", Buffer));\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- break;\r
-\r
- case BDS_EFI_MESSAGE_USB_DEVICE_BOOT:\r
- if (UsbNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_USB)), UsbNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_USB)));\r
- }\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- UsbNumber++;\r
- break;\r
-\r
- case BDS_EFI_MESSAGE_SCSI_BOOT:\r
- if (ScsiNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_SCSI)), ScsiNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_SCSI)));\r
- }\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- ScsiNumber++;\r
- break;\r
-\r
- case BDS_EFI_MESSAGE_MISC_BOOT:\r
- default:\r
- if (MiscNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_MISC)), MiscNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_MISC)));\r
- }\r
- BdsLibBuildOptionFromHandle (BlockIoHandles[Index], BdsBootOptionList, Buffer);\r
- MiscNumber++;\r
- break;\r
- }\r
- }\r
- }\r
-\r
- if (NumberBlockIoHandles != 0) {\r
- FreePool (BlockIoHandles);\r
- }\r
-\r
- //\r
- // If there is simple file protocol which does not consume block Io protocol, create a boot option for it here.\r
- //\r
- NonBlockNumber = 0;\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiSimpleFileSystemProtocolGuid,\r
- NULL,\r
- &NumberFileSystemHandles,\r
- &FileSystemHandles\r
- );\r
- for (Index = 0; Index < NumberFileSystemHandles; Index++) {\r
- Status = gBS->HandleProtocol (\r
- FileSystemHandles[Index],\r
- &gEfiBlockIoProtocolGuid,\r
- (VOID **) &BlkIo\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Skip if the file system handle supports a BlkIo protocol,\r
- //\r
- continue;\r
- }\r
-\r
- //\r
- // Do the removable Media thing. \EFI\BOOT\boot{machinename}.EFI\r
- // machinename is ia32, ia64, x64, ...\r
- //\r
- Hdr.Union = &HdrData;\r
- NeedDelete = TRUE;\r
- Status = BdsLibGetImageHeader (\r
- FileSystemHandles[Index],\r
- EFI_REMOVABLE_MEDIA_FILE_NAME,\r
- &DosHeader,\r
- Hdr\r
- );\r
- if (!EFI_ERROR (Status) &&\r
- EFI_IMAGE_MACHINE_TYPE_SUPPORTED (Hdr.Pe32->FileHeader.Machine) &&\r
- Hdr.Pe32->OptionalHeader.Subsystem == EFI_IMAGE_SUBSYSTEM_EFI_APPLICATION) {\r
- NeedDelete = FALSE;\r
- }\r
-\r
- if (NeedDelete) {\r
- //\r
- // No such file or the file is not a EFI application, delete this boot option\r
- //\r
- BdsLibDeleteOptionFromHandle (FileSystemHandles[Index]);\r
- } else {\r
- if (NonBlockNumber != 0) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s %d", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_NON_BLOCK)), NonBlockNumber);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_NON_BLOCK)));\r
- }\r
- BdsLibBuildOptionFromHandle (FileSystemHandles[Index], BdsBootOptionList, Buffer);\r
- NonBlockNumber++;\r
- }\r
- }\r
-\r
- if (NumberFileSystemHandles != 0) {\r
- FreePool (FileSystemHandles);\r
- }\r
-\r
- //\r
- // Parse Network Boot Device\r
- //\r
- NumOfLoadFileHandles = 0;\r
- //\r
- // Search Load File protocol for PXE boot option.\r
- //\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiLoadFileProtocolGuid,\r
- NULL,\r
- &NumOfLoadFileHandles,\r
- &LoadFileHandles\r
- );\r
-\r
- for (Index = 0; Index < NumOfLoadFileHandles; Index++) {\r
-\r
-//\r
-//Locate EFI_DEVICE_PATH_PROTOCOL to dynamically get IPv4/IPv6 protocol information.\r
-//\r
-\r
- Status = gBS->HandleProtocol (\r
- LoadFileHandles[Index],\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &DevicePath\r
- );\r
- \r
- ASSERT_EFI_ERROR (Status);\r
-\r
- while (!IsDevicePathEnd (DevicePath)) {\r
- if ((DevicePath->Type == MESSAGING_DEVICE_PATH) &&\r
- (DevicePath->SubType == MSG_IPv4_DP)) {\r
-\r
- //\r
- //Get handle infomation\r
- //\r
- BufferSize = 0;\r
- NetworkHandles = NULL;\r
- Status = gBS->LocateHandle (\r
- ByProtocol, \r
- &gEfiSimpleNetworkProtocolGuid,\r
- NULL,\r
- &BufferSize,\r
- NetworkHandles\r
- );\r
-\r
- if (Status == EFI_BUFFER_TOO_SMALL) {\r
- NetworkHandles = AllocateZeroPool(BufferSize);\r
- if (NetworkHandles == NULL) {\r
- return (EFI_OUT_OF_RESOURCES);\r
- }\r
- Status = gBS->LocateHandle(\r
- ByProtocol,\r
- &gEfiSimpleNetworkProtocolGuid,\r
- NULL,\r
- &BufferSize,\r
- NetworkHandles\r
- );\r
- }\r
- \r
- //\r
- //Get the MAC string\r
- //\r
- Status = NetLibGetMacString (\r
- *NetworkHandles,\r
- NULL,\r
- &MacStr\r
- );\r
- if (EFI_ERROR (Status)) { \r
- return Status;\r
- }\r
- IPverStr = L" IPv4";\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s%s%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_NETWORK)),MacStr,IPverStr);\r
- break;\r
- }\r
- if((DevicePath->Type == MESSAGING_DEVICE_PATH) &&\r
- (DevicePath->SubType == MSG_IPv6_DP)) {\r
-\r
- //\r
- //Get handle infomation\r
- //\r
- BufferSize = 0;\r
- NetworkHandles = NULL;\r
- Status = gBS->LocateHandle (\r
- ByProtocol, \r
- &gEfiSimpleNetworkProtocolGuid,\r
- NULL,\r
- &BufferSize,\r
- NetworkHandles\r
- );\r
-\r
- if (Status == EFI_BUFFER_TOO_SMALL) {\r
- NetworkHandles = AllocateZeroPool(BufferSize);\r
- if (NetworkHandles == NULL) {\r
- return (EFI_OUT_OF_RESOURCES);\r
- }\r
- Status = gBS->LocateHandle(\r
- ByProtocol,\r
- &gEfiSimpleNetworkProtocolGuid,\r
- NULL,\r
- &BufferSize,\r
- NetworkHandles\r
- );\r
- }\r
- \r
- //\r
- //Get the MAC string\r
- //\r
- Status = NetLibGetMacString (\r
- *NetworkHandles,\r
- NULL,\r
- &MacStr\r
- );\r
- if (EFI_ERROR (Status)) { \r
- return Status;\r
- }\r
- IPverStr = L" IPv6";\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s%s%s", BdsLibGetStringById (STRING_TOKEN (STR_DESCRIPTION_NETWORK)),MacStr,IPverStr);\r
- break;\r
- }\r
- DevicePath = NextDevicePathNode (DevicePath);\r
- }\r
- \r
- BdsLibBuildOptionFromHandle (LoadFileHandles[Index], BdsBootOptionList, Buffer);\r
- }\r
-\r
- if (NumOfLoadFileHandles != 0) {\r
- FreePool (LoadFileHandles);\r
- }\r
-\r
- //\r
- // Check if we have on flash shell\r
- //\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- NULL,\r
- &FvHandleCount,\r
- &FvHandleBuffer\r
- );\r
- for (Index = 0; Index < FvHandleCount; Index++) {\r
- gBS->HandleProtocol (\r
- FvHandleBuffer[Index],\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **) &Fv\r
- );\r
-\r
- Status = Fv->ReadFile (\r
- Fv,\r
- &gUefiShellFileGuid,\r
- NULL,\r
- &Size,\r
- &Type,\r
- &Attributes,\r
- &AuthenticationStatus\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Skip if no shell file in the FV\r
- //\r
- continue;\r
- }\r
- //\r
- // Build the shell boot option\r
- //\r
- BdsLibBuildOptionFromShell (FvHandleBuffer[Index], BdsBootOptionList);\r
- }\r
-\r
- if (FvHandleCount != 0) {\r
- FreePool (FvHandleBuffer);\r
- }\r
- //\r
- // Make sure every boot only have one time\r
- // boot device enumerate\r
- //\r
- Status = BdsLibBuildOptionFromVar (BdsBootOptionList, L"BootOrder");\r
- mEnumBootDevice = TRUE;\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Build the boot option with the handle parsed in\r
-\r
- @param Handle The handle which present the device path to create\r
- boot option\r
- @param BdsBootOptionList The header of the link list which indexed all\r
- current boot options\r
- @param String The description of the boot option.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-BdsLibBuildOptionFromHandle (\r
- IN EFI_HANDLE Handle,\r
- IN LIST_ENTRY *BdsBootOptionList,\r
- IN CHAR16 *String\r
- )\r
-{\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
-\r
- DevicePath = DevicePathFromHandle (Handle);\r
-\r
- //\r
- // Create and register new boot option\r
- //\r
- BdsLibRegisterNewOption (BdsBootOptionList, DevicePath, String, L"BootOrder");\r
-}\r
-\r
-\r
-/**\r
- Build the on flash shell boot option with the handle parsed in.\r
-\r
- @param Handle The handle which present the device path to create\r
- on flash shell boot option\r
- @param BdsBootOptionList The header of the link list which indexed all\r
- current boot options\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-BdsLibBuildOptionFromShell (\r
- IN EFI_HANDLE Handle,\r
- IN OUT LIST_ENTRY *BdsBootOptionList\r
- )\r
-{\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- MEDIA_FW_VOL_FILEPATH_DEVICE_PATH ShellNode;\r
-\r
- DevicePath = DevicePathFromHandle (Handle);\r
-\r
- //\r
- // Build the shell device path\r
- //\r
- EfiInitializeFwVolDevicepathNode (&ShellNode, &gUefiShellFileGuid);\r
-\r
- DevicePath = AppendDevicePathNode (DevicePath, (EFI_DEVICE_PATH_PROTOCOL *) &ShellNode);\r
-\r
- //\r
- // Create and register the shell boot option\r
- //\r
- BdsLibRegisterNewOption (BdsBootOptionList, DevicePath, L"EFI Internal Shell", L"BootOrder");\r
-\r
-}\r
-\r
-/**\r
- Boot from the UEFI spec defined "BootNext" variable.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-BdsLibBootNext (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT16 *BootNext;\r
- UINTN BootNextSize;\r
- CHAR16 Buffer[20];\r
- BDS_COMMON_OPTION *BootOption;\r
- LIST_ENTRY TempList;\r
- UINTN ExitDataSize;\r
- CHAR16 *ExitData;\r
-\r
- //\r
- // Init the boot option name buffer and temp link list\r
- //\r
- InitializeListHead (&TempList);\r
- ZeroMem (Buffer, sizeof (Buffer));\r
-\r
- BootNext = BdsLibGetVariableAndSize (\r
- L"BootNext",\r
- &gEfiGlobalVariableGuid,\r
- &BootNextSize\r
- );\r
-\r
- //\r
- // Clear the boot next variable first\r
- //\r
- if (BootNext != NULL) {\r
- Status = gRT->SetVariable (\r
- L"BootNext",\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- 0,\r
- NULL\r
- );\r
- //\r
- // Deleting variable with current variable implementation shouldn't fail.\r
- //\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Start to build the boot option and try to boot\r
- //\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"Boot%04x", *BootNext);\r
- BootOption = BdsLibVariableToOption (&TempList, Buffer);\r
- ASSERT (BootOption != NULL);\r
- BdsLibConnectDevicePath (BootOption->DevicePath);\r
- BdsLibBootViaBootOption (BootOption, BootOption->DevicePath, &ExitDataSize, &ExitData);\r
- FreePool(BootOption);\r
- FreePool(BootNext);\r
- }\r
-\r
-}\r
-\r
-/**\r
- Return the bootable media handle.\r
- First, check the device is connected\r
- Second, check whether the device path point to a device which support SimpleFileSystemProtocol,\r
- Third, detect the the default boot file in the Media, and return the removable Media handle.\r
-\r
- @param DevicePath Device Path to a bootable device\r
-\r
- @return The bootable media handle. If the media on the DevicePath is not bootable, NULL will return.\r
-\r
-**/\r
-EFI_HANDLE\r
-EFIAPI\r
-BdsLibGetBootableHandle (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_TPL OldTpl;\r
- EFI_DEVICE_PATH_PROTOCOL *UpdatedDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *DupDevicePath;\r
- EFI_HANDLE Handle;\r
- EFI_BLOCK_IO_PROTOCOL *BlockIo;\r
- VOID *Buffer;\r
- EFI_DEVICE_PATH_PROTOCOL *TempDevicePath;\r
- UINTN Size;\r
- UINTN TempSize;\r
- EFI_HANDLE ReturnHandle;\r
- EFI_HANDLE *SimpleFileSystemHandles;\r
-\r
- UINTN NumberSimpleFileSystemHandles;\r
- UINTN Index;\r
- EFI_IMAGE_DOS_HEADER DosHeader;\r
- EFI_IMAGE_OPTIONAL_HEADER_UNION HdrData;\r
- EFI_IMAGE_OPTIONAL_HEADER_PTR_UNION Hdr;\r
-\r
- UpdatedDevicePath = DevicePath;\r
-\r
- //\r
- // Enter to critical section to protect the acquired BlockIo instance \r
- // from getting released due to the USB mass storage hotplug event\r
- //\r
- OldTpl = gBS->RaiseTPL (TPL_CALLBACK);\r
-\r
- //\r
- // Check whether the device is connected\r
- //\r
- Status = gBS->LocateDevicePath (&gEfiBlockIoProtocolGuid, &UpdatedDevicePath, &Handle);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Skip the case that the boot option point to a simple file protocol which does not consume block Io protocol,\r
- //\r
- Status = gBS->LocateDevicePath (&gEfiSimpleFileSystemProtocolGuid, &UpdatedDevicePath, &Handle);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Fail to find the proper BlockIo and simple file protocol, maybe because device not present, we need to connect it firstly\r
- //\r
- UpdatedDevicePath = DevicePath;\r
- Status = gBS->LocateDevicePath (&gEfiDevicePathProtocolGuid, &UpdatedDevicePath, &Handle);\r
- gBS->ConnectController (Handle, NULL, NULL, TRUE);\r
- }\r
- } else {\r
- //\r
- // For removable device boot option, its contained device path only point to the removable device handle, \r
- // should make sure all its children handles (its child partion or media handles) are created and connected. \r
- //\r
- gBS->ConnectController (Handle, NULL, NULL, TRUE); \r
- //\r
- // Get BlockIo protocol and check removable attribute\r
- //\r
- Status = gBS->HandleProtocol (Handle, &gEfiBlockIoProtocolGuid, (VOID **)&BlockIo);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Issue a dummy read to the device to check for media change.\r
- // When the removable media is changed, any Block IO read/write will\r
- // cause the BlockIo protocol be reinstalled and EFI_MEDIA_CHANGED is\r
- // returned. After the Block IO protocol is reinstalled, subsequent\r
- // Block IO read/write will success.\r
- //\r
- Buffer = AllocatePool (BlockIo->Media->BlockSize);\r
- if (Buffer != NULL) {\r
- BlockIo->ReadBlocks (\r
- BlockIo,\r
- BlockIo->Media->MediaId,\r
- 0,\r
- BlockIo->Media->BlockSize,\r
- Buffer\r
- );\r
- FreePool(Buffer);\r
- }\r
- }\r
-\r
- //\r
- // Detect the the default boot file from removable Media\r
- //\r
-\r
- //\r
- // If fail to get bootable handle specified by a USB boot option, the BDS should try to find other bootable device in the same USB bus\r
- // Try to locate the USB node device path first, if fail then use its previous PCI node to search\r
- //\r
- DupDevicePath = DuplicateDevicePath (DevicePath);\r
- ASSERT (DupDevicePath != NULL);\r
-\r
- UpdatedDevicePath = DupDevicePath;\r
- Status = gBS->LocateDevicePath (&gEfiDevicePathProtocolGuid, &UpdatedDevicePath, &Handle);\r
- //\r
- // if the resulting device path point to a usb node, and the usb node is a dummy node, should only let device path only point to the previous Pci node\r
- // Acpi()/Pci()/Usb() --> Acpi()/Pci()\r
- //\r
- if ((DevicePathType (UpdatedDevicePath) == MESSAGING_DEVICE_PATH) &&\r
- (DevicePathSubType (UpdatedDevicePath) == MSG_USB_DP)) {\r
- //\r
- // Remove the usb node, let the device path only point to PCI node\r
- //\r
- SetDevicePathEndNode (UpdatedDevicePath);\r
- UpdatedDevicePath = DupDevicePath;\r
- } else {\r
- UpdatedDevicePath = DevicePath;\r
- }\r
-\r
- //\r
- // Get the device path size of boot option\r
- //\r
- Size = GetDevicePathSize(UpdatedDevicePath) - sizeof (EFI_DEVICE_PATH_PROTOCOL); // minus the end node\r
- ReturnHandle = NULL;\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiSimpleFileSystemProtocolGuid,\r
- NULL,\r
- &NumberSimpleFileSystemHandles,\r
- &SimpleFileSystemHandles\r
- );\r
- for (Index = 0; Index < NumberSimpleFileSystemHandles; Index++) {\r
- //\r
- // Get the device path size of SimpleFileSystem handle\r
- //\r
- TempDevicePath = DevicePathFromHandle (SimpleFileSystemHandles[Index]);\r
- TempSize = GetDevicePathSize (TempDevicePath)- sizeof (EFI_DEVICE_PATH_PROTOCOL); // minus the end node\r
- //\r
- // Check whether the device path of boot option is part of the SimpleFileSystem handle's device path\r
- //\r
- if (Size <= TempSize && CompareMem (TempDevicePath, UpdatedDevicePath, Size)==0) {\r
- //\r
- // Load the default boot file \EFI\BOOT\boot{machinename}.EFI from removable Media\r
- // machinename is ia32, ia64, x64, ...\r
- //\r
- Hdr.Union = &HdrData;\r
- Status = BdsLibGetImageHeader (\r
- SimpleFileSystemHandles[Index],\r
- EFI_REMOVABLE_MEDIA_FILE_NAME,\r
- &DosHeader,\r
- Hdr\r
- );\r
- if (!EFI_ERROR (Status) &&\r
- EFI_IMAGE_MACHINE_TYPE_SUPPORTED (Hdr.Pe32->FileHeader.Machine) &&\r
- Hdr.Pe32->OptionalHeader.Subsystem == EFI_IMAGE_SUBSYSTEM_EFI_APPLICATION) {\r
- ReturnHandle = SimpleFileSystemHandles[Index];\r
- break;\r
- }\r
- }\r
- }\r
-\r
- FreePool(DupDevicePath);\r
-\r
- if (SimpleFileSystemHandles != NULL) {\r
- FreePool(SimpleFileSystemHandles);\r
- }\r
-\r
- gBS->RestoreTPL (OldTpl);\r
-\r
- return ReturnHandle;\r
-}\r
-\r
-/**\r
- Check to see if the network cable is plugged in. If the DevicePath is not\r
- connected it will be connected.\r
-\r
- @param DevicePath Device Path to check\r
-\r
- @retval TRUE DevicePath points to an Network that is connected\r
- @retval FALSE DevicePath does not point to a bootable network\r
-\r
-**/\r
-BOOLEAN\r
-BdsLibNetworkBootWithMediaPresent (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH_PROTOCOL *UpdatedDevicePath;\r
- EFI_HANDLE Handle;\r
- EFI_SIMPLE_NETWORK_PROTOCOL *Snp;\r
- BOOLEAN MediaPresent;\r
- UINT32 InterruptStatus;\r
-\r
- MediaPresent = FALSE;\r
-\r
- UpdatedDevicePath = DevicePath;\r
- //\r
- // Locate Load File Protocol for PXE boot option first\r
- //\r
- Status = gBS->LocateDevicePath (&gEfiLoadFileProtocolGuid, &UpdatedDevicePath, &Handle);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Device not present so see if we need to connect it\r
- //\r
- Status = BdsLibConnectDevicePath (DevicePath);\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // This one should work after we did the connect\r
- //\r
- Status = gBS->LocateDevicePath (&gEfiLoadFileProtocolGuid, &UpdatedDevicePath, &Handle);\r
- }\r
- }\r
-\r
- if (!EFI_ERROR (Status)) {\r
- Status = gBS->HandleProtocol (Handle, &gEfiSimpleNetworkProtocolGuid, (VOID **)&Snp);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Failed to open SNP from this handle, try to get SNP from parent handle\r
- //\r
- UpdatedDevicePath = DevicePathFromHandle (Handle);\r
- if (UpdatedDevicePath != NULL) {\r
- Status = gBS->LocateDevicePath (&gEfiSimpleNetworkProtocolGuid, &UpdatedDevicePath, &Handle);\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // SNP handle found, get SNP from it\r
- //\r
- Status = gBS->HandleProtocol (Handle, &gEfiSimpleNetworkProtocolGuid, (VOID **) &Snp);\r
- }\r
- }\r
- }\r
-\r
- if (!EFI_ERROR (Status)) {\r
- if (Snp->Mode->MediaPresentSupported) {\r
- if (Snp->Mode->State == EfiSimpleNetworkInitialized) {\r
- //\r
- // Invoke Snp->GetStatus() to refresh the media status\r
- //\r
- Snp->GetStatus (Snp, &InterruptStatus, NULL);\r
-\r
- //\r
- // In case some one else is using the SNP check to see if it's connected\r
- //\r
- MediaPresent = Snp->Mode->MediaPresent;\r
- } else {\r
- //\r
- // No one is using SNP so we need to Start and Initialize so\r
- // MediaPresent will be valid.\r
- //\r
- Status = Snp->Start (Snp);\r
- if (!EFI_ERROR (Status)) {\r
- Status = Snp->Initialize (Snp, 0, 0);\r
- if (!EFI_ERROR (Status)) {\r
- MediaPresent = Snp->Mode->MediaPresent;\r
- Snp->Shutdown (Snp);\r
- }\r
- Snp->Stop (Snp);\r
- }\r
- }\r
- } else {\r
- MediaPresent = TRUE;\r
- }\r
- }\r
- }\r
-\r
- return MediaPresent;\r
-}\r
-\r
-/**\r
- For a bootable Device path, return its boot type.\r
-\r
- @param DevicePath The bootable device Path to check\r
-\r
- @retval BDS_EFI_MEDIA_HD_BOOT If given device path contains MEDIA_DEVICE_PATH type device path node\r
- which subtype is MEDIA_HARDDRIVE_DP\r
- @retval BDS_EFI_MEDIA_CDROM_BOOT If given device path contains MEDIA_DEVICE_PATH type device path node\r
- which subtype is MEDIA_CDROM_DP\r
- @retval BDS_EFI_ACPI_FLOPPY_BOOT If given device path contains ACPI_DEVICE_PATH type device path node\r
- which HID is floppy device.\r
- @retval BDS_EFI_MESSAGE_ATAPI_BOOT If given device path contains MESSAGING_DEVICE_PATH type device path node\r
- and its last device path node's subtype is MSG_ATAPI_DP.\r
- @retval BDS_EFI_MESSAGE_SCSI_BOOT If given device path contains MESSAGING_DEVICE_PATH type device path node\r
- and its last device path node's subtype is MSG_SCSI_DP.\r
- @retval BDS_EFI_MESSAGE_USB_DEVICE_BOOT If given device path contains MESSAGING_DEVICE_PATH type device path node\r
- and its last device path node's subtype is MSG_USB_DP.\r
- @retval BDS_EFI_MESSAGE_MISC_BOOT If the device path not contains any media device path node, and\r
- its last device path node point to a message device path node.\r
- @retval BDS_LEGACY_BBS_BOOT If given device path contains BBS_DEVICE_PATH type device path node.\r
- @retval BDS_EFI_UNSUPPORT An EFI Removable BlockIO device path not point to a media and message device,\r
-\r
-**/\r
-UINT32\r
-EFIAPI\r
-BdsGetBootTypeFromDevicePath (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath\r
- )\r
-{\r
- ACPI_HID_DEVICE_PATH *Acpi;\r
- EFI_DEVICE_PATH_PROTOCOL *TempDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *LastDeviceNode;\r
- UINT32 BootType;\r
-\r
- if (NULL == DevicePath) {\r
- return BDS_EFI_UNSUPPORT;\r
- }\r
-\r
- TempDevicePath = DevicePath;\r
-\r
- while (!IsDevicePathEndType (TempDevicePath)) {\r
- switch (DevicePathType (TempDevicePath)) {\r
- case BBS_DEVICE_PATH:\r
- return BDS_LEGACY_BBS_BOOT;\r
- case MEDIA_DEVICE_PATH:\r
- if (DevicePathSubType (TempDevicePath) == MEDIA_HARDDRIVE_DP) {\r
- return BDS_EFI_MEDIA_HD_BOOT;\r
- } else if (DevicePathSubType (TempDevicePath) == MEDIA_CDROM_DP) {\r
- return BDS_EFI_MEDIA_CDROM_BOOT;\r
- }\r
- break;\r
- case ACPI_DEVICE_PATH:\r
- Acpi = (ACPI_HID_DEVICE_PATH *) TempDevicePath;\r
- if (EISA_ID_TO_NUM (Acpi->HID) == 0x0604) {\r
- return BDS_EFI_ACPI_FLOPPY_BOOT;\r
- }\r
- break;\r
- case MESSAGING_DEVICE_PATH:\r
- //\r
- // Get the last device path node\r
- //\r
- LastDeviceNode = NextDevicePathNode (TempDevicePath);\r
- if (DevicePathSubType(LastDeviceNode) == MSG_DEVICE_LOGICAL_UNIT_DP) {\r
- //\r
- // if the next node type is Device Logical Unit, which specify the Logical Unit Number (LUN),\r
- // skip it\r
- //\r
- LastDeviceNode = NextDevicePathNode (LastDeviceNode);\r
- }\r
- //\r
- // if the device path not only point to driver device, it is not a messaging device path,\r
- //\r
- if (!IsDevicePathEndType (LastDeviceNode)) {\r
- break;\r
- }\r
-\r
- switch (DevicePathSubType (TempDevicePath)) {\r
- case MSG_ATAPI_DP:\r
- BootType = BDS_EFI_MESSAGE_ATAPI_BOOT;\r
- break;\r
-\r
- case MSG_USB_DP:\r
- BootType = BDS_EFI_MESSAGE_USB_DEVICE_BOOT;\r
- break;\r
-\r
- case MSG_SCSI_DP:\r
- BootType = BDS_EFI_MESSAGE_SCSI_BOOT;\r
- break;\r
-\r
- case MSG_SATA_DP:\r
- BootType = BDS_EFI_MESSAGE_SATA_BOOT;\r
- break;\r
-\r
- case MSG_MAC_ADDR_DP:\r
- case MSG_VLAN_DP:\r
- case MSG_IPv4_DP:\r
- case MSG_IPv6_DP:\r
- BootType = BDS_EFI_MESSAGE_MAC_BOOT;\r
- break;\r
-\r
- default:\r
- BootType = BDS_EFI_MESSAGE_MISC_BOOT;\r
- break;\r
- }\r
- return BootType;\r
-\r
- default:\r
- break;\r
- }\r
- TempDevicePath = NextDevicePathNode (TempDevicePath);\r
- }\r
-\r
- return BDS_EFI_UNSUPPORT;\r
-}\r
-\r
-/**\r
- Check whether the Device path in a boot option point to a valid bootable device,\r
- And if CheckMedia is true, check the device is ready to boot now.\r
-\r
- @param DevPath the Device path in a boot option\r
- @param CheckMedia if true, check the device is ready to boot now.\r
-\r
- @retval TRUE the Device path is valid\r
- @retval FALSE the Device path is invalid .\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-BdsLibIsValidEFIBootOptDevicePath (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevPath,\r
- IN BOOLEAN CheckMedia\r
- )\r
-{\r
- return BdsLibIsValidEFIBootOptDevicePathExt (DevPath, CheckMedia, NULL);\r
-}\r
-\r
-/**\r
- Check whether the Device path in a boot option point to a valid bootable device,\r
- And if CheckMedia is true, check the device is ready to boot now.\r
- If Description is not NULL and the device path point to a fixed BlockIo\r
- device, check the description whether conflict with other auto-created\r
- boot options.\r
-\r
- @param DevPath the Device path in a boot option\r
- @param CheckMedia if true, check the device is ready to boot now.\r
- @param Description the description in a boot option\r
-\r
- @retval TRUE the Device path is valid\r
- @retval FALSE the Device path is invalid .\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-BdsLibIsValidEFIBootOptDevicePathExt (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevPath,\r
- IN BOOLEAN CheckMedia,\r
- IN CHAR16 *Description\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE Handle;\r
- EFI_DEVICE_PATH_PROTOCOL *TempDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *LastDeviceNode;\r
- EFI_BLOCK_IO_PROTOCOL *BlockIo;\r
-\r
- TempDevicePath = DevPath;\r
- LastDeviceNode = DevPath;\r
-\r
- //\r
- // Check if it's a valid boot option for network boot device.\r
- // Check if there is EfiLoadFileProtocol installed. \r
- // If yes, that means there is a boot option for network.\r
- //\r
- Status = gBS->LocateDevicePath (\r
- &gEfiLoadFileProtocolGuid,\r
- &TempDevicePath,\r
- &Handle\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Device not present so see if we need to connect it\r
- //\r
- TempDevicePath = DevPath;\r
- BdsLibConnectDevicePath (TempDevicePath);\r
- Status = gBS->LocateDevicePath (\r
- &gEfiLoadFileProtocolGuid,\r
- &TempDevicePath,\r
- &Handle\r
- );\r
- }\r
-\r
- if (!EFI_ERROR (Status)) {\r
- if (!IsDevicePathEnd (TempDevicePath)) {\r
- //\r
- // LoadFile protocol is not installed on handle with exactly the same DevPath\r
- //\r
- return FALSE;\r
- }\r
-\r
- if (CheckMedia) {\r
- //\r
- // Test if it is ready to boot now\r
- //\r
- if (BdsLibNetworkBootWithMediaPresent(DevPath)) {\r
- return TRUE;\r
- }\r
- } else {\r
- return TRUE;\r
- } \r
- }\r
-\r
- //\r
- // If the boot option point to a file, it is a valid EFI boot option,\r
- // and assume it is ready to boot now\r
- //\r
- while (!IsDevicePathEnd (TempDevicePath)) {\r
- //\r
- // If there is USB Class or USB WWID device path node, treat it as valid EFI\r
- // Boot Option. BdsExpandUsbShortFormDevicePath () will be used to expand it\r
- // to full device path.\r
- //\r
- if ((DevicePathType (TempDevicePath) == MESSAGING_DEVICE_PATH) &&\r
- ((DevicePathSubType (TempDevicePath) == MSG_USB_CLASS_DP) ||\r
- (DevicePathSubType (TempDevicePath) == MSG_USB_WWID_DP))) {\r
- return TRUE;\r
- }\r
-\r
- LastDeviceNode = TempDevicePath;\r
- TempDevicePath = NextDevicePathNode (TempDevicePath);\r
- }\r
- if ((DevicePathType (LastDeviceNode) == MEDIA_DEVICE_PATH) &&\r
- (DevicePathSubType (LastDeviceNode) == MEDIA_FILEPATH_DP)) {\r
- return TRUE;\r
- }\r
-\r
- //\r
- // Check if it's a valid boot option for internal FV application\r
- //\r
- if (EfiGetNameGuidFromFwVolDevicePathNode ((MEDIA_FW_VOL_FILEPATH_DEVICE_PATH *) LastDeviceNode) != NULL) {\r
- //\r
- // If the boot option point to internal FV application, make sure it is valid\r
- //\r
- TempDevicePath = DevPath;\r
- Status = BdsLibUpdateFvFileDevicePath (\r
- &TempDevicePath,\r
- EfiGetNameGuidFromFwVolDevicePathNode ((MEDIA_FW_VOL_FILEPATH_DEVICE_PATH *) LastDeviceNode)\r
- );\r
- if (Status == EFI_ALREADY_STARTED) {\r
- return TRUE;\r
- } else {\r
- if (Status == EFI_SUCCESS) {\r
- FreePool (TempDevicePath);\r
- }\r
- return FALSE;\r
- }\r
- }\r
-\r
- //\r
- // If the boot option point to a blockIO device:\r
- // if it is a removable blockIo device, it is valid.\r
- // if it is a fixed blockIo device, check its description confliction.\r
- //\r
- TempDevicePath = DevPath;\r
- Status = gBS->LocateDevicePath (&gEfiBlockIoProtocolGuid, &TempDevicePath, &Handle);\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Device not present so see if we need to connect it\r
- //\r
- Status = BdsLibConnectDevicePath (DevPath);\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Try again to get the Block Io protocol after we did the connect\r
- //\r
- TempDevicePath = DevPath;\r
- Status = gBS->LocateDevicePath (&gEfiBlockIoProtocolGuid, &TempDevicePath, &Handle);\r
- }\r
- }\r
-\r
- if (!EFI_ERROR (Status)) {\r
- Status = gBS->HandleProtocol (Handle, &gEfiBlockIoProtocolGuid, (VOID **)&BlockIo);\r
- if (!EFI_ERROR (Status)) {\r
- if (CheckMedia) {\r
- //\r
- // Test if it is ready to boot now\r
- //\r
- if (BdsLibGetBootableHandle (DevPath) != NULL) {\r
- return TRUE;\r
- }\r
- } else {\r
- return TRUE;\r
- }\r
- }\r
- } else {\r
- //\r
- // if the boot option point to a simple file protocol which does not consume block Io protocol, it is also a valid EFI boot option,\r
- //\r
- Status = gBS->LocateDevicePath (&gEfiSimpleFileSystemProtocolGuid, &TempDevicePath, &Handle);\r
- if (!EFI_ERROR (Status)) {\r
- if (CheckMedia) {\r
- //\r
- // Test if it is ready to boot now\r
- //\r
- if (BdsLibGetBootableHandle (DevPath) != NULL) {\r
- return TRUE;\r
- }\r
- } else {\r
- return TRUE;\r
- }\r
- }\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-\r
-/**\r
- According to a file guild, check a Fv file device path is valid. If it is invalid,\r
- try to return the valid device path.\r
- FV address maybe changes for memory layout adjust from time to time, use this function\r
- could promise the Fv file device path is right.\r
-\r
- @param DevicePath on input, the Fv file device path need to check on\r
- output, the updated valid Fv file device path\r
- @param FileGuid the Fv file guild\r
-\r
- @retval EFI_INVALID_PARAMETER the input DevicePath or FileGuid is invalid\r
- parameter\r
- @retval EFI_UNSUPPORTED the input DevicePath does not contain Fv file\r
- guild at all\r
- @retval EFI_ALREADY_STARTED the input DevicePath has pointed to Fv file, it is\r
- valid\r
- @retval EFI_SUCCESS has successfully updated the invalid DevicePath,\r
- and return the updated device path in DevicePath\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibUpdateFvFileDevicePath (\r
- IN OUT EFI_DEVICE_PATH_PROTOCOL ** DevicePath,\r
- IN EFI_GUID *FileGuid\r
- )\r
-{\r
- EFI_DEVICE_PATH_PROTOCOL *TempDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *LastDeviceNode;\r
- EFI_STATUS Status;\r
- EFI_GUID *GuidPoint;\r
- UINTN Index;\r
- UINTN FvHandleCount;\r
- EFI_HANDLE *FvHandleBuffer;\r
- EFI_FV_FILETYPE Type;\r
- UINTN Size;\r
- EFI_FV_FILE_ATTRIBUTES Attributes;\r
- UINT32 AuthenticationStatus;\r
- BOOLEAN FindFvFile;\r
- EFI_LOADED_IMAGE_PROTOCOL *LoadedImage;\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *Fv;\r
- MEDIA_FW_VOL_FILEPATH_DEVICE_PATH FvFileNode;\r
- EFI_HANDLE FoundFvHandle;\r
- EFI_DEVICE_PATH_PROTOCOL *NewDevicePath;\r
-\r
- if ((DevicePath == NULL) || (*DevicePath == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- if (FileGuid == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Check whether the device path point to the default the input Fv file\r
- //\r
- TempDevicePath = *DevicePath;\r
- LastDeviceNode = TempDevicePath;\r
- while (!IsDevicePathEnd (TempDevicePath)) {\r
- LastDeviceNode = TempDevicePath;\r
- TempDevicePath = NextDevicePathNode (TempDevicePath);\r
- }\r
- GuidPoint = EfiGetNameGuidFromFwVolDevicePathNode (\r
- (MEDIA_FW_VOL_FILEPATH_DEVICE_PATH *) LastDeviceNode\r
- );\r
- if (GuidPoint == NULL) {\r
- //\r
- // if this option does not points to a Fv file, just return EFI_UNSUPPORTED\r
- //\r
- return EFI_UNSUPPORTED;\r
- }\r
- if (!CompareGuid (GuidPoint, FileGuid)) {\r
- //\r
- // If the Fv file is not the input file guid, just return EFI_UNSUPPORTED\r
- //\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Check whether the input Fv file device path is valid\r
- //\r
- TempDevicePath = *DevicePath;\r
- FoundFvHandle = NULL;\r
- Status = gBS->LocateDevicePath (\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- &TempDevicePath,\r
- &FoundFvHandle\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = gBS->HandleProtocol (\r
- FoundFvHandle,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **) &Fv\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Set FV ReadFile Buffer as NULL, only need to check whether input Fv file exist there\r
- //\r
- Status = Fv->ReadFile (\r
- Fv,\r
- FileGuid,\r
- NULL,\r
- &Size,\r
- &Type,\r
- &Attributes,\r
- &AuthenticationStatus\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- return EFI_ALREADY_STARTED;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Look for the input wanted FV file in current FV\r
- // First, try to look for in Bds own FV. Bds and input wanted FV file usually are in the same FV\r
- //\r
- FindFvFile = FALSE;\r
- FoundFvHandle = NULL;\r
- Status = gBS->HandleProtocol (\r
- gImageHandle,\r
- &gEfiLoadedImageProtocolGuid,\r
- (VOID **) &LoadedImage\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = gBS->HandleProtocol (\r
- LoadedImage->DeviceHandle,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **) &Fv\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = Fv->ReadFile (\r
- Fv,\r
- FileGuid,\r
- NULL,\r
- &Size,\r
- &Type,\r
- &Attributes,\r
- &AuthenticationStatus\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- FindFvFile = TRUE;\r
- FoundFvHandle = LoadedImage->DeviceHandle;\r
- }\r
- }\r
- }\r
- //\r
- // Second, if fail to find, try to enumerate all FV\r
- //\r
- if (!FindFvFile) {\r
- FvHandleBuffer = NULL;\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- NULL,\r
- &FvHandleCount,\r
- &FvHandleBuffer\r
- );\r
- for (Index = 0; Index < FvHandleCount; Index++) {\r
- gBS->HandleProtocol (\r
- FvHandleBuffer[Index],\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **) &Fv\r
- );\r
-\r
- Status = Fv->ReadFile (\r
- Fv,\r
- FileGuid,\r
- NULL,\r
- &Size,\r
- &Type,\r
- &Attributes,\r
- &AuthenticationStatus\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Skip if input Fv file not in the FV\r
- //\r
- continue;\r
- }\r
- FindFvFile = TRUE;\r
- FoundFvHandle = FvHandleBuffer[Index];\r
- break;\r
- }\r
-\r
- if (FvHandleBuffer != NULL) {\r
- FreePool (FvHandleBuffer);\r
- }\r
- }\r
-\r
- if (FindFvFile) {\r
- //\r
- // Build the shell device path\r
- //\r
- NewDevicePath = DevicePathFromHandle (FoundFvHandle);\r
- EfiInitializeFwVolDevicepathNode (&FvFileNode, FileGuid);\r
- NewDevicePath = AppendDevicePathNode (NewDevicePath, (EFI_DEVICE_PATH_PROTOCOL *) &FvFileNode);\r
- ASSERT (NewDevicePath != NULL);\r
- *DevicePath = NewDevicePath;\r
- return EFI_SUCCESS;\r
- }\r
- return EFI_NOT_FOUND;\r
-}\r
+++ /dev/null
-/** @file\r
- BDS Lib functions which relate with connect the device\r
-\r
-Copyright (c) 2004 - 2013, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "InternalBdsLib.h"\r
-\r
-\r
-/**\r
- This function will connect all the system driver to controller\r
- first, and then special connect the default console, this make\r
- sure all the system controller available and the platform default\r
- console connected.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-BdsLibConnectAll (\r
- VOID\r
- )\r
-{\r
- //\r
- // Connect the platform console first\r
- //\r
- BdsLibConnectAllDefaultConsoles ();\r
-\r
- //\r
- // Generic way to connect all the drivers\r
- //\r
- BdsLibConnectAllDriversToAllControllers ();\r
-\r
- //\r
- // Here we have the assumption that we have already had\r
- // platform default console\r
- //\r
- BdsLibConnectAllDefaultConsoles ();\r
-}\r
-\r
-\r
-/**\r
- This function will connect all the system drivers to all controllers\r
- first, and then connect all the console devices the system current\r
- have. After this we should get all the device work and console available\r
- if the system have console device.\r
-\r
-**/\r
-VOID\r
-BdsLibGenericConnectAll (\r
- VOID\r
- )\r
-{\r
- //\r
- // Most generic way to connect all the drivers\r
- //\r
- BdsLibConnectAllDriversToAllControllers ();\r
- BdsLibConnectAllConsoles ();\r
-}\r
-\r
-/**\r
- This function will create all handles associate with every device\r
- path node. If the handle associate with one device path node can not\r
- be created successfully, then still give chance to do the dispatch,\r
- which load the missing drivers if possible.\r
-\r
- @param DevicePathToConnect The device path which will be connected, it can be\r
- a multi-instance device path\r
-\r
- @retval EFI_SUCCESS All handles associate with every device path node\r
- have been created\r
- @retval EFI_OUT_OF_RESOURCES There is no resource to create new handles\r
- @retval EFI_NOT_FOUND Create the handle associate with one device path\r
- node failed\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibConnectDevicePath (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePathToConnect\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *CopyOfDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *Instance;\r
- EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *Next;\r
- EFI_HANDLE Handle;\r
- EFI_HANDLE PreviousHandle;\r
- UINTN Size;\r
- EFI_TPL CurrentTpl;\r
-\r
- if (DevicePathToConnect == NULL) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- CurrentTpl = EfiGetCurrentTpl ();\r
-\r
- DevicePath = DuplicateDevicePath (DevicePathToConnect);\r
- if (DevicePath == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- CopyOfDevicePath = DevicePath;\r
- \r
- do {\r
- //\r
- // The outer loop handles multi instance device paths.\r
- // Only console variables contain multiple instance device paths.\r
- //\r
- // After this call DevicePath points to the next Instance\r
- //\r
- Instance = GetNextDevicePathInstance (&DevicePath, &Size);\r
- if (Instance == NULL) {\r
- FreePool (CopyOfDevicePath);\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- \r
- Next = Instance;\r
- while (!IsDevicePathEndType (Next)) {\r
- Next = NextDevicePathNode (Next);\r
- }\r
-\r
- SetDevicePathEndNode (Next);\r
-\r
- //\r
- // Start the real work of connect with RemainingDevicePath\r
- //\r
- PreviousHandle = NULL;\r
- do {\r
- //\r
- // Find the handle that best matches the Device Path. If it is only a\r
- // partial match the remaining part of the device path is returned in\r
- // RemainingDevicePath.\r
- //\r
- RemainingDevicePath = Instance;\r
- Status = gBS->LocateDevicePath (&gEfiDevicePathProtocolGuid, &RemainingDevicePath, &Handle);\r
-\r
- if (!EFI_ERROR (Status)) {\r
- if (Handle == PreviousHandle) {\r
- //\r
- // If no forward progress is made try invoking the Dispatcher.\r
- // A new FV may have been added to the system an new drivers\r
- // may now be found.\r
- // Status == EFI_SUCCESS means a driver was dispatched\r
- // Status == EFI_NOT_FOUND means no new drivers were dispatched\r
- //\r
- if (CurrentTpl == TPL_APPLICATION) {\r
- //\r
- // Dispatch calls LoadImage/StartImage which cannot run at TPL > TPL_APPLICATION\r
- //\r
- Status = gDS->Dispatch ();\r
- } else {\r
- //\r
- // Always return EFI_NOT_FOUND here\r
- // to prevent dead loop when control handle is found but connection failded case\r
- //\r
- Status = EFI_NOT_FOUND;\r
- }\r
- }\r
-\r
- if (!EFI_ERROR (Status)) {\r
- PreviousHandle = Handle;\r
- //\r
- // Connect all drivers that apply to Handle and RemainingDevicePath,\r
- // the Recursive flag is FALSE so only one level will be expanded.\r
- //\r
- // Do not check the connect status here, if the connect controller fail,\r
- // then still give the chance to do dispatch, because partial\r
- // RemainingDevicepath may be in the new FV\r
- //\r
- // 1. If the connect fail, RemainingDevicepath and handle will not\r
- // change, so next time will do the dispatch, then dispatch's status\r
- // will take effect\r
- // 2. If the connect success, the RemainingDevicepath and handle will\r
- // change, then avoid the dispatch, we have chance to continue the\r
- // next connection\r
- //\r
- gBS->ConnectController (Handle, NULL, RemainingDevicePath, FALSE);\r
- }\r
- }\r
- //\r
- // Loop until RemainingDevicePath is an empty device path\r
- //\r
- } while (!EFI_ERROR (Status) && !IsDevicePathEnd (RemainingDevicePath));\r
-\r
- } while (DevicePath != NULL);\r
-\r
- if (CopyOfDevicePath != NULL) {\r
- FreePool (CopyOfDevicePath);\r
- }\r
- //\r
- // All handle with DevicePath exists in the handle database\r
- //\r
- return Status;\r
-}\r
-\r
-/**\r
- This function will connect all current system handles recursively. \r
- \r
- gBS->ConnectController() service is invoked for each handle exist in system handler buffer.\r
- If the handle is bus type handler, all childrens also will be connected recursively\r
- by gBS->ConnectController().\r
-\r
- @retval EFI_SUCCESS All handles and it's child handle have been connected\r
- @retval EFI_STATUS Error status returned by of gBS->LocateHandleBuffer().\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibConnectAllEfi (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN HandleCount;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN Index;\r
-\r
- Status = gBS->LocateHandleBuffer (\r
- AllHandles,\r
- NULL,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- Status = gBS->ConnectController (HandleBuffer[Index], NULL, NULL, TRUE);\r
- }\r
-\r
- if (HandleBuffer != NULL) {\r
- FreePool (HandleBuffer);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function will disconnect all current system handles. \r
- \r
- gBS->DisconnectController() is invoked for each handle exists in system handle buffer.\r
- If handle is a bus type handle, all childrens also are disconnected recursively by\r
- gBS->DisconnectController().\r
-\r
- @retval EFI_SUCCESS All handles have been disconnected\r
- @retval EFI_STATUS Error status returned by of gBS->LocateHandleBuffer().\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibDisconnectAllEfi (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN HandleCount;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN Index;\r
-\r
- //\r
- // Disconnect all\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- AllHandles,\r
- NULL,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- Status = gBS->DisconnectController (HandleBuffer[Index], NULL, NULL);\r
- }\r
-\r
- if (HandleBuffer != NULL) {\r
- FreePool (HandleBuffer);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Connects all drivers to all controllers.\r
- This function make sure all the current system driver will manage\r
- the correspoinding controllers if have. And at the same time, make\r
- sure all the system controllers have driver to manage it if have.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-BdsLibConnectAllDriversToAllControllers (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- do {\r
- //\r
- // Connect All EFI 1.10 drivers following EFI 1.10 algorithm\r
- //\r
- BdsLibConnectAllEfi ();\r
-\r
- //\r
- // Check to see if it's possible to dispatch an more DXE drivers.\r
- // The BdsLibConnectAllEfi () may have made new DXE drivers show up.\r
- // If anything is Dispatched Status == EFI_SUCCESS and we will try\r
- // the connect again.\r
- //\r
- Status = gDS->Dispatch ();\r
-\r
- } while (!EFI_ERROR (Status));\r
-\r
-}\r
-\r
-\r
-/**\r
- Connect the specific Usb device which match the short form device path,\r
- and whose bus is determined by Host Controller (Uhci or Ehci).\r
-\r
- @param HostControllerPI Uhci (0x00) or Ehci (0x20) or Both uhci and ehci\r
- (0xFF)\r
- @param RemainingDevicePath a short-form device path that starts with the first\r
- element being a USB WWID or a USB Class device\r
- path\r
-\r
- @return EFI_INVALID_PARAMETER RemainingDevicePath is NULL pointer.\r
- RemainingDevicePath is not a USB device path.\r
- Invalid HostControllerPI type.\r
- @return EFI_SUCCESS Success to connect USB device\r
- @return EFI_NOT_FOUND Fail to find handle for USB controller to connect.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibConnectUsbDevByShortFormDP(\r
- IN UINT8 HostControllerPI,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleArray;\r
- UINTN HandleArrayCount;\r
- UINTN Index;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- UINT8 Class[3];\r
- BOOLEAN AtLeastOneConnected;\r
-\r
- //\r
- // Check the passed in parameters\r
- //\r
- if (RemainingDevicePath == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if ((DevicePathType (RemainingDevicePath) != MESSAGING_DEVICE_PATH) ||\r
- ((DevicePathSubType (RemainingDevicePath) != MSG_USB_CLASS_DP)\r
- && (DevicePathSubType (RemainingDevicePath) != MSG_USB_WWID_DP)\r
- )) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (HostControllerPI != 0xFF &&\r
- HostControllerPI != 0x00 &&\r
- HostControllerPI != 0x20) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Find the usb host controller firstly, then connect with the remaining device path\r
- //\r
- AtLeastOneConnected = FALSE;\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiPciIoProtocolGuid,\r
- NULL,\r
- &HandleArrayCount,\r
- &HandleArray\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- for (Index = 0; Index < HandleArrayCount; Index++) {\r
- Status = gBS->HandleProtocol (\r
- HandleArray[Index],\r
- &gEfiPciIoProtocolGuid,\r
- (VOID **)&PciIo\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Check whether the Pci device is the wanted usb host controller\r
- //\r
- Status = PciIo->Pci.Read (PciIo, EfiPciIoWidthUint8, 0x09, 3, &Class);\r
- if (!EFI_ERROR (Status)) {\r
- if ((PCI_CLASS_SERIAL == Class[2]) &&\r
- (PCI_CLASS_SERIAL_USB == Class[1])) {\r
- if (HostControllerPI == Class[0] || HostControllerPI == 0xFF) {\r
- Status = gBS->ConnectController (\r
- HandleArray[Index],\r
- NULL,\r
- RemainingDevicePath,\r
- FALSE\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- AtLeastOneConnected = TRUE;\r
- }\r
- }\r
- }\r
- }\r
- }\r
- }\r
-\r
- if (HandleArray != NULL) {\r
- FreePool (HandleArray);\r
- }\r
-\r
- if (AtLeastOneConnected) {\r
- return EFI_SUCCESS;\r
- }\r
- }\r
-\r
- return EFI_NOT_FOUND;\r
-}\r
+++ /dev/null
-/** @file\r
- BDS Lib functions which contain all the code to connect console device\r
-\r
-Copyright (c) 2004 - 2018, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "InternalBdsLib.h"\r
-\r
-\r
-/**\r
- Check if we need to save the EFI variable with "ConVarName" as name\r
- as NV type\r
- If ConVarName is NULL, then ASSERT().\r
- \r
- @param ConVarName The name of the EFI variable.\r
-\r
- @retval TRUE Set the EFI variable as NV type.\r
- @retval FALSE EFI variable as NV type can be set NonNV.\r
-**/\r
-BOOLEAN\r
-IsNvNeed (\r
- IN CHAR16 *ConVarName\r
- )\r
-{\r
- CHAR16 *Ptr;\r
-\r
- ASSERT (ConVarName != NULL);\r
- \r
- Ptr = ConVarName;\r
-\r
- //\r
- // If the variable includes "Dev" at last, we consider\r
- // it does not support NV attribute.\r
- //\r
- while (*Ptr != L'\0') {\r
- Ptr++;\r
- }\r
-\r
- if (((INTN)((UINTN)Ptr - (UINTN)ConVarName) / sizeof (CHAR16)) <= 3) {\r
- return TRUE;\r
- }\r
- \r
- if ((*(Ptr - 3) == 'D') && (*(Ptr - 2) == 'e') && (*(Ptr - 1) == 'v')) {\r
- return FALSE;\r
- } else {\r
- return TRUE;\r
- }\r
-}\r
-\r
-/**\r
- Fill console handle in System Table if there are no valid console handle in.\r
-\r
- Firstly, check the validation of console handle in System Table. If it is invalid,\r
- update it by the first console device handle from EFI console variable. \r
-\r
- @param VarName The name of the EFI console variable.\r
- @param ConsoleGuid Specified Console protocol GUID.\r
- @param ConsoleHandle On IN, console handle in System Table to be checked. \r
- On OUT, new console handle in system table.\r
- @param ProtocolInterface On IN, console protocol on console handle in System Table to be checked. \r
- On OUT, new console protocol on new console handle in system table.\r
-\r
- @retval TRUE System Table has been updated.\r
- @retval FALSE System Table hasn't been updated.\r
-\r
-**/\r
-BOOLEAN \r
-UpdateSystemTableConsole (\r
- IN CHAR16 *VarName,\r
- IN EFI_GUID *ConsoleGuid,\r
- IN OUT EFI_HANDLE *ConsoleHandle,\r
- IN OUT VOID **ProtocolInterface\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN DevicePathSize;\r
- EFI_DEVICE_PATH_PROTOCOL *FullDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *VarConsole;\r
- EFI_DEVICE_PATH_PROTOCOL *Instance;\r
- VOID *Interface;\r
- EFI_HANDLE NewHandle;\r
- EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL *TextOut;\r
-\r
- ASSERT (VarName != NULL);\r
- ASSERT (ConsoleHandle != NULL);\r
- ASSERT (ConsoleGuid != NULL);\r
- ASSERT (ProtocolInterface != NULL);\r
-\r
- if (*ConsoleHandle != NULL) {\r
- Status = gBS->HandleProtocol (\r
- *ConsoleHandle,\r
- ConsoleGuid,\r
- &Interface\r
- );\r
- if (Status == EFI_SUCCESS && Interface == *ProtocolInterface) {\r
- //\r
- // If ConsoleHandle is valid and console protocol on this handle also\r
- // also matched, just return.\r
- //\r
- return FALSE;\r
- }\r
- }\r
- \r
- //\r
- // Get all possible consoles device path from EFI variable\r
- //\r
- VarConsole = BdsLibGetVariableAndSize (\r
- VarName,\r
- &gEfiGlobalVariableGuid,\r
- &DevicePathSize\r
- );\r
- if (VarConsole == NULL) {\r
- //\r
- // If there is no any console device, just return.\r
- //\r
- return FALSE;\r
- }\r
-\r
- FullDevicePath = VarConsole;\r
-\r
- do {\r
- //\r
- // Check every instance of the console variable\r
- //\r
- Instance = GetNextDevicePathInstance (&VarConsole, &DevicePathSize);\r
- if (Instance == NULL) {\r
- FreePool (FullDevicePath);\r
- ASSERT (FALSE);\r
- }\r
- \r
- //\r
- // Find console device handle by device path instance\r
- //\r
- Status = gBS->LocateDevicePath (\r
- ConsoleGuid,\r
- &Instance,\r
- &NewHandle\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Get the console protocol on this console device handle\r
- //\r
- Status = gBS->HandleProtocol (\r
- NewHandle,\r
- ConsoleGuid,\r
- &Interface\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Update new console handle in System Table.\r
- //\r
- *ConsoleHandle = NewHandle;\r
- *ProtocolInterface = Interface;\r
- if (CompareGuid (ConsoleGuid, &gEfiSimpleTextOutProtocolGuid)) {\r
- //\r
- // If it is console out device, set console mode 80x25 if current mode is invalid.\r
- //\r
- TextOut = (EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL *) Interface;\r
- if (TextOut->Mode->Mode == -1) {\r
- TextOut->SetMode (TextOut, 0);\r
- }\r
- }\r
- return TRUE;\r
- }\r
- }\r
-\r
- } while (Instance != NULL);\r
-\r
- //\r
- // No any available console devcie found.\r
- //\r
- return FALSE;\r
-}\r
-\r
-/**\r
- This function update console variable based on ConVarName, it can\r
- add or remove one specific console device path from the variable\r
-\r
- @param ConVarName Console related variable name, ConIn, ConOut,\r
- ErrOut.\r
- @param CustomizedConDevicePath The console device path which will be added to\r
- the console variable ConVarName, this parameter\r
- can not be multi-instance.\r
- @param ExclusiveDevicePath The console device path which will be removed\r
- from the console variable ConVarName, this\r
- parameter can not be multi-instance.\r
-\r
- @retval EFI_UNSUPPORTED The added device path is same to the removed one.\r
- @retval EFI_SUCCESS Success add or remove the device path from the\r
- console variable.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibUpdateConsoleVariable (\r
- IN CHAR16 *ConVarName,\r
- IN EFI_DEVICE_PATH_PROTOCOL *CustomizedConDevicePath,\r
- IN EFI_DEVICE_PATH_PROTOCOL *ExclusiveDevicePath\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH_PROTOCOL *VarConsole;\r
- UINTN DevicePathSize;\r
- EFI_DEVICE_PATH_PROTOCOL *NewDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *TempNewDevicePath;\r
- UINT32 Attributes;\r
-\r
- VarConsole = NULL;\r
- DevicePathSize = 0;\r
-\r
- //\r
- // Notes: check the device path point, here should check\r
- // with compare memory\r
- //\r
- if (CustomizedConDevicePath == ExclusiveDevicePath) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- //\r
- // Delete the ExclusiveDevicePath from current default console\r
- //\r
- VarConsole = BdsLibGetVariableAndSize (\r
- ConVarName,\r
- &gEfiGlobalVariableGuid,\r
- &DevicePathSize\r
- );\r
-\r
- //\r
- // Initialize NewDevicePath\r
- //\r
- NewDevicePath = VarConsole;\r
-\r
- //\r
- // If ExclusiveDevicePath is even the part of the instance in VarConsole, delete it.\r
- // In the end, NewDevicePath is the final device path.\r
- //\r
- if (ExclusiveDevicePath != NULL && VarConsole != NULL) {\r
- NewDevicePath = BdsLibDelPartMatchInstance (VarConsole, ExclusiveDevicePath);\r
- }\r
- //\r
- // Try to append customized device path to NewDevicePath.\r
- //\r
- if (CustomizedConDevicePath != NULL) {\r
- if (!BdsLibMatchDevicePaths (NewDevicePath, CustomizedConDevicePath)) {\r
- //\r
- // Check if there is part of CustomizedConDevicePath in NewDevicePath, delete it.\r
- //\r
- NewDevicePath = BdsLibDelPartMatchInstance (NewDevicePath, CustomizedConDevicePath);\r
- //\r
- // In the first check, the default console variable will be _ModuleEntryPoint,\r
- // just append current customized device path\r
- //\r
- TempNewDevicePath = NewDevicePath;\r
- NewDevicePath = AppendDevicePathInstance (NewDevicePath, CustomizedConDevicePath);\r
- if (TempNewDevicePath != NULL) {\r
- FreePool(TempNewDevicePath);\r
- }\r
- }\r
- }\r
-\r
- //\r
- // The attribute for ConInDev, ConOutDev and ErrOutDev does not include NV.\r
- //\r
- if (IsNvNeed(ConVarName)) {\r
- //\r
- // ConVarName has NV attribute.\r
- //\r
- Attributes = EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE;\r
- } else {\r
- //\r
- // ConVarName does not have NV attribute.\r
- //\r
- Attributes = EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS;\r
- }\r
-\r
- //\r
- // Finally, Update the variable of the default console by NewDevicePath\r
- //\r
- DevicePathSize = GetDevicePathSize (NewDevicePath);\r
- Status = SetVariableAndReportStatusCodeOnError (\r
- ConVarName,\r
- &gEfiGlobalVariableGuid,\r
- Attributes,\r
- DevicePathSize,\r
- NewDevicePath\r
- );\r
- if ((DevicePathSize == 0) && (Status == EFI_NOT_FOUND)) {\r
- Status = EFI_SUCCESS;\r
- }\r
-\r
- if (VarConsole == NewDevicePath) {\r
- if (VarConsole != NULL) {\r
- FreePool(VarConsole);\r
- }\r
- } else {\r
- if (VarConsole != NULL) {\r
- FreePool(VarConsole);\r
- }\r
- if (NewDevicePath != NULL) {\r
- FreePool(NewDevicePath);\r
- }\r
- }\r
-\r
- return Status;\r
-\r
-}\r
-\r
-\r
-/**\r
- Connect the console device base on the variable ConVarName, if\r
- device path of the ConVarName is multi-instance device path and\r
- anyone of the instances is connected success, then this function\r
- will return success.\r
- If the handle associate with one device path node can not\r
- be created successfully, then still give chance to do the dispatch,\r
- which load the missing drivers if possible..\r
-\r
- @param ConVarName Console related variable name, ConIn, ConOut,\r
- ErrOut.\r
-\r
- @retval EFI_NOT_FOUND There is not any console devices connected\r
- success\r
- @retval EFI_SUCCESS Success connect any one instance of the console\r
- device path base on the variable ConVarName.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibConnectConsoleVariable (\r
- IN CHAR16 *ConVarName\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH_PROTOCOL *StartDevicePath;\r
- UINTN VariableSize;\r
- EFI_DEVICE_PATH_PROTOCOL *Instance;\r
- EFI_DEVICE_PATH_PROTOCOL *Next;\r
- EFI_DEVICE_PATH_PROTOCOL *CopyOfDevicePath;\r
- UINTN Size;\r
- BOOLEAN DeviceExist;\r
-\r
- Status = EFI_SUCCESS;\r
- DeviceExist = FALSE;\r
-\r
- //\r
- // Check if the console variable exist\r
- //\r
- StartDevicePath = BdsLibGetVariableAndSize (\r
- ConVarName,\r
- &gEfiGlobalVariableGuid,\r
- &VariableSize\r
- );\r
- if (StartDevicePath == NULL) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- CopyOfDevicePath = StartDevicePath;\r
- do {\r
- //\r
- // Check every instance of the console variable\r
- //\r
- Instance = GetNextDevicePathInstance (&CopyOfDevicePath, &Size);\r
- if (Instance == NULL) {\r
- FreePool (StartDevicePath);\r
- return EFI_UNSUPPORTED;\r
- }\r
- \r
- Next = Instance;\r
- while (!IsDevicePathEndType (Next)) {\r
- Next = NextDevicePathNode (Next);\r
- }\r
-\r
- SetDevicePathEndNode (Next);\r
- //\r
- // Connect the USB console\r
- // USB console device path is a short-form device path that \r
- // starts with the first element being a USB WWID\r
- // or a USB Class device path\r
- //\r
- if ((DevicePathType (Instance) == MESSAGING_DEVICE_PATH) &&\r
- ((DevicePathSubType (Instance) == MSG_USB_CLASS_DP)\r
- || (DevicePathSubType (Instance) == MSG_USB_WWID_DP)\r
- )) {\r
- Status = BdsLibConnectUsbDevByShortFormDP (0xFF, Instance);\r
- if (!EFI_ERROR (Status)) {\r
- DeviceExist = TRUE;\r
- }\r
- } else {\r
- //\r
- // Connect the instance device path\r
- //\r
- Status = BdsLibConnectDevicePath (Instance);\r
-\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Delete the instance from the console varialbe\r
- //\r
- BdsLibUpdateConsoleVariable (ConVarName, NULL, Instance);\r
- } else {\r
- DeviceExist = TRUE;\r
- }\r
- }\r
- FreePool(Instance);\r
- } while (CopyOfDevicePath != NULL);\r
-\r
- FreePool (StartDevicePath);\r
-\r
- if (!DeviceExist) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function will search every simpletext device in current system,\r
- and make every simpletext device as pertantial console device.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-BdsLibConnectAllConsoles (\r
- VOID\r
- )\r
-{\r
- UINTN Index;\r
- EFI_DEVICE_PATH_PROTOCOL *ConDevicePath;\r
- UINTN HandleCount;\r
- EFI_HANDLE *HandleBuffer;\r
-\r
- Index = 0;\r
- HandleCount = 0;\r
- HandleBuffer = NULL;\r
- ConDevicePath = NULL;\r
-\r
- //\r
- // Update all the console variables\r
- //\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiSimpleTextInProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
-\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &ConDevicePath\r
- );\r
- BdsLibUpdateConsoleVariable (L"ConIn", ConDevicePath, NULL);\r
- }\r
-\r
- if (HandleBuffer != NULL) {\r
- FreePool(HandleBuffer);\r
- HandleBuffer = NULL;\r
- }\r
-\r
- gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiSimpleTextOutProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &ConDevicePath\r
- );\r
- BdsLibUpdateConsoleVariable (L"ConOut", ConDevicePath, NULL);\r
- BdsLibUpdateConsoleVariable (L"ErrOut", ConDevicePath, NULL);\r
- }\r
-\r
- if (HandleBuffer != NULL) {\r
- FreePool(HandleBuffer);\r
- }\r
-\r
- //\r
- // Connect all console variables\r
- //\r
- BdsLibConnectAllDefaultConsoles ();\r
-\r
-}\r
-\r
-/**\r
- This function will connect console device base on the console\r
- device variable ConIn, ConOut and ErrOut.\r
-\r
- @retval EFI_SUCCESS At least one of the ConIn and ConOut device have\r
- been connected success.\r
- @retval EFI_STATUS Return the status of BdsLibConnectConsoleVariable ().\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibConnectAllDefaultConsoles (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- BOOLEAN SystemTableUpdated;\r
-\r
- //\r
- // Connect all default console variables\r
- //\r
-\r
- //\r
- // It seems impossible not to have any ConOut device on platform,\r
- // so we check the status here.\r
- //\r
- Status = BdsLibConnectConsoleVariable (L"ConOut");\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Insert the performance probe for Console Out\r
- //\r
- PERF_START (NULL, "ConOut", "BDS", 1);\r
- PERF_END (NULL, "ConOut", "BDS", 0);\r
-\r
- //\r
- // Because possibly the platform is legacy free, in such case,\r
- // ConIn devices (Serial Port and PS2 Keyboard ) does not exist,\r
- // so we need not check the status.\r
- //\r
- BdsLibConnectConsoleVariable (L"ConIn");\r
-\r
- //\r
- // The _ModuleEntryPoint err out var is legal.\r
- //\r
- BdsLibConnectConsoleVariable (L"ErrOut");\r
-\r
- SystemTableUpdated = FALSE;\r
- //\r
- // Fill console handles in System Table if no console device assignd.\r
- //\r
- if (UpdateSystemTableConsole (L"ConIn", &gEfiSimpleTextInProtocolGuid, &gST->ConsoleInHandle, (VOID **) &gST->ConIn)) {\r
- SystemTableUpdated = TRUE;\r
- }\r
- if (UpdateSystemTableConsole (L"ConOut", &gEfiSimpleTextOutProtocolGuid, &gST->ConsoleOutHandle, (VOID **) &gST->ConOut)) {\r
- SystemTableUpdated = TRUE;\r
- }\r
- if (UpdateSystemTableConsole (L"ErrOut", &gEfiSimpleTextOutProtocolGuid, &gST->StandardErrorHandle, (VOID **) &gST->StdErr)) {\r
- SystemTableUpdated = TRUE;\r
- }\r
-\r
- if (SystemTableUpdated) {\r
- //\r
- // Update the CRC32 in the EFI System Table header\r
- //\r
- gST->Hdr.CRC32 = 0;\r
- gBS->CalculateCrc32 (\r
- (UINT8 *) &gST->Hdr,\r
- gST->Hdr.HeaderSize,\r
- &gST->Hdr.CRC32\r
- );\r
- }\r
-\r
- //\r
- // If any component set PcdTestKeyUsed to TRUE because use of a test key\r
- // was detected, then display a warning message on the debug log and the console\r
- //\r
- if (PcdGetBool (PcdTestKeyUsed) == TRUE) {\r
- DEBUG ((DEBUG_ERROR, "**********************************\n"));\r
- DEBUG ((DEBUG_ERROR, "** WARNING: Test Key is used. **\n"));\r
- DEBUG ((DEBUG_ERROR, "**********************************\n"));\r
- Print (L"** WARNING: Test Key is used. **\n");\r
- }\r
-\r
- return EFI_SUCCESS;\r
-\r
-}\r
-\r
-/**\r
- This function will connect console device except ConIn base on the console\r
- device variable ConOut and ErrOut.\r
-\r
- @retval EFI_SUCCESS At least one of the ConOut device have\r
- been connected success.\r
- @retval EFI_STATUS Return the status of BdsLibConnectConsoleVariable ().\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibConnectAllDefaultConsolesWithOutConIn (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- BOOLEAN SystemTableUpdated;\r
-\r
- //\r
- // Connect all default console variables except ConIn\r
- //\r
-\r
- //\r
- // It seems impossible not to have any ConOut device on platform,\r
- // so we check the status here.\r
- //\r
- Status = BdsLibConnectConsoleVariable (L"ConOut");\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Insert the performance probe for Console Out\r
- //\r
- PERF_START (NULL, "ConOut", "BDS", 1);\r
- PERF_END (NULL, "ConOut", "BDS", 0);\r
-\r
- //\r
- // The _ModuleEntryPoint err out var is legal.\r
- //\r
- BdsLibConnectConsoleVariable (L"ErrOut");\r
-\r
- SystemTableUpdated = FALSE;\r
- //\r
- // Fill console handles in System Table if no console device assignd.\r
- //\r
- if (UpdateSystemTableConsole (L"ConOut", &gEfiSimpleTextOutProtocolGuid, &gST->ConsoleOutHandle, (VOID **) &gST->ConOut)) {\r
- SystemTableUpdated = TRUE;\r
- }\r
- if (UpdateSystemTableConsole (L"ErrOut", &gEfiSimpleTextOutProtocolGuid, &gST->StandardErrorHandle, (VOID **) &gST->StdErr)) {\r
- SystemTableUpdated = TRUE;\r
- }\r
-\r
- if (SystemTableUpdated) {\r
- //\r
- // Update the CRC32 in the EFI System Table header\r
- //\r
- gST->Hdr.CRC32 = 0;\r
- gBS->CalculateCrc32 (\r
- (UINT8 *) &gST->Hdr,\r
- gST->Hdr.HeaderSize,\r
- &gST->Hdr.CRC32\r
- );\r
- }\r
-\r
- return EFI_SUCCESS;\r
-\r
-}\r
-\r
-/**\r
- Use SystemTable Conout to stop video based Simple Text Out consoles from going\r
- to the video device. Put up LogoFile on every video device that is a console.\r
-\r
- @param[in] LogoFile File name of logo to display on the center of the screen.\r
-\r
- @retval EFI_SUCCESS ConsoleControl has been flipped to graphics and logo displayed.\r
- @retval EFI_UNSUPPORTED Logo not found\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EnableQuietBoot (\r
- IN EFI_GUID *LogoFile\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_OEM_BADGING_PROTOCOL *Badging;\r
- UINT32 SizeOfX;\r
- UINT32 SizeOfY;\r
- INTN DestX;\r
- INTN DestY;\r
- UINT8 *ImageData;\r
- UINTN ImageSize;\r
- UINTN BltSize;\r
- UINT32 Instance;\r
- EFI_BADGING_FORMAT Format;\r
- EFI_BADGING_DISPLAY_ATTRIBUTE Attribute;\r
- UINTN CoordinateX;\r
- UINTN CoordinateY;\r
- UINTN Height;\r
- UINTN Width;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL *Blt;\r
- EFI_UGA_DRAW_PROTOCOL *UgaDraw;\r
- UINT32 ColorDepth;\r
- UINT32 RefreshRate;\r
- EFI_GRAPHICS_OUTPUT_PROTOCOL *GraphicsOutput;\r
- EFI_BOOT_LOGO_PROTOCOL *BootLogo;\r
- UINTN NumberOfLogos;\r
- EFI_GRAPHICS_OUTPUT_BLT_PIXEL *LogoBlt;\r
- UINTN LogoDestX;\r
- UINTN LogoDestY;\r
- UINTN LogoHeight;\r
- UINTN LogoWidth;\r
- UINTN NewDestX;\r
- UINTN NewDestY;\r
- UINTN NewHeight;\r
- UINTN NewWidth;\r
- UINT64 BufferSize;\r
-\r
- UgaDraw = NULL;\r
- //\r
- // Try to open GOP first\r
- //\r
- Status = gBS->HandleProtocol (gST->ConsoleOutHandle, &gEfiGraphicsOutputProtocolGuid, (VOID **) &GraphicsOutput);\r
- if (EFI_ERROR (Status) && FeaturePcdGet (PcdUgaConsumeSupport)) {\r
- GraphicsOutput = NULL;\r
- //\r
- // Open GOP failed, try to open UGA\r
- //\r
- Status = gBS->HandleProtocol (gST->ConsoleOutHandle, &gEfiUgaDrawProtocolGuid, (VOID **) &UgaDraw);\r
- }\r
- if (EFI_ERROR (Status)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Try to open Boot Logo Protocol.\r
- //\r
- BootLogo = NULL;\r
- gBS->LocateProtocol (&gEfiBootLogoProtocolGuid, NULL, (VOID **) &BootLogo);\r
-\r
- //\r
- // Erase Cursor from screen\r
- //\r
- gST->ConOut->EnableCursor (gST->ConOut, FALSE);\r
-\r
- Badging = NULL;\r
- Status = gBS->LocateProtocol (&gEfiOEMBadgingProtocolGuid, NULL, (VOID **) &Badging);\r
-\r
- if (GraphicsOutput != NULL) {\r
- SizeOfX = GraphicsOutput->Mode->Info->HorizontalResolution;\r
- SizeOfY = GraphicsOutput->Mode->Info->VerticalResolution;\r
-\r
- } else if (UgaDraw != NULL && FeaturePcdGet (PcdUgaConsumeSupport)) {\r
- Status = UgaDraw->GetMode (UgaDraw, &SizeOfX, &SizeOfY, &ColorDepth, &RefreshRate);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- } else {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Blt = NULL;\r
- NumberOfLogos = 0;\r
- LogoDestX = 0;\r
- LogoDestY = 0;\r
- LogoHeight = 0;\r
- LogoWidth = 0;\r
- NewDestX = 0;\r
- NewDestY = 0;\r
- NewHeight = 0;\r
- NewWidth = 0;\r
- Instance = 0;\r
- while (1) {\r
- ImageData = NULL;\r
- ImageSize = 0;\r
-\r
- if (Badging != NULL) {\r
- //\r
- // Get image from OEMBadging protocol.\r
- //\r
- Status = Badging->GetImage (\r
- Badging,\r
- &Instance,\r
- &Format,\r
- &ImageData,\r
- &ImageSize,\r
- &Attribute,\r
- &CoordinateX,\r
- &CoordinateY\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
-\r
- //\r
- // Currently only support BMP format.\r
- //\r
- if (Format != EfiBadgingFormatBMP) {\r
- if (ImageData != NULL) {\r
- FreePool (ImageData);\r
- }\r
- continue;\r
- }\r
- } else {\r
- //\r
- // Get the specified image from FV.\r
- //\r
- Status = GetSectionFromAnyFv (LogoFile, EFI_SECTION_RAW, 0, (VOID **) &ImageData, &ImageSize);\r
- if (EFI_ERROR (Status)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- CoordinateX = 0;\r
- CoordinateY = 0;\r
- if (!FeaturePcdGet(PcdBootlogoOnlyEnable)) {\r
- Attribute = EfiBadgingDisplayAttributeCenter;\r
- } else {\r
- Attribute = EfiBadgingDisplayAttributeCustomized;\r
- } \r
- }\r
-\r
- if (Blt != NULL) {\r
- FreePool (Blt);\r
- }\r
- Blt = NULL;\r
- Status = TranslateBmpToGopBlt (\r
- ImageData,\r
- ImageSize,\r
- &Blt,\r
- &BltSize,\r
- &Height,\r
- &Width\r
- );\r
- if (EFI_ERROR (Status)) {\r
- FreePool (ImageData);\r
-\r
- if (Badging == NULL) {\r
- return Status;\r
- } else {\r
- continue;\r
- }\r
- }\r
-\r
- //\r
- // Calculate the display position according to Attribute.\r
- //\r
- switch (Attribute) {\r
- case EfiBadgingDisplayAttributeLeftTop:\r
- DestX = CoordinateX;\r
- DestY = CoordinateY;\r
- break;\r
-\r
- case EfiBadgingDisplayAttributeCenterTop:\r
- DestX = (SizeOfX - Width) / 2;\r
- DestY = CoordinateY;\r
- break;\r
-\r
- case EfiBadgingDisplayAttributeRightTop:\r
- DestX = (SizeOfX - Width - CoordinateX);\r
- DestY = CoordinateY;;\r
- break;\r
-\r
- case EfiBadgingDisplayAttributeCenterRight:\r
- DestX = (SizeOfX - Width - CoordinateX);\r
- DestY = (SizeOfY - Height) / 2;\r
- break;\r
-\r
- case EfiBadgingDisplayAttributeRightBottom:\r
- DestX = (SizeOfX - Width - CoordinateX);\r
- DestY = (SizeOfY - Height - CoordinateY);\r
- break;\r
-\r
- case EfiBadgingDisplayAttributeCenterBottom:\r
- DestX = (SizeOfX - Width) / 2;\r
- DestY = (SizeOfY - Height - CoordinateY);\r
- break;\r
-\r
- case EfiBadgingDisplayAttributeLeftBottom:\r
- DestX = CoordinateX;\r
- DestY = (SizeOfY - Height - CoordinateY);\r
- break;\r
-\r
- case EfiBadgingDisplayAttributeCenterLeft:\r
- DestX = CoordinateX;\r
- DestY = (SizeOfY - Height) / 2;\r
- break;\r
-\r
- case EfiBadgingDisplayAttributeCenter:\r
- DestX = (SizeOfX - Width) / 2;\r
- DestY = (SizeOfY - Height) / 2;\r
- break;\r
-\r
- case EfiBadgingDisplayAttributeCustomized:\r
- DestX = (SizeOfX - Width) / 2;\r
- DestY = ((SizeOfY * 382) / 1000) - Height / 2;\r
- break;\r
-\r
- default:\r
- DestX = CoordinateX;\r
- DestY = CoordinateY;\r
- break;\r
- }\r
-\r
- if ((DestX >= 0) && (DestY >= 0)) {\r
- if (GraphicsOutput != NULL) {\r
- Status = GraphicsOutput->Blt (\r
- GraphicsOutput,\r
- Blt,\r
- EfiBltBufferToVideo,\r
- 0,\r
- 0,\r
- (UINTN) DestX,\r
- (UINTN) DestY,\r
- Width,\r
- Height,\r
- Width * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL)\r
- );\r
- } else if (UgaDraw != NULL && FeaturePcdGet (PcdUgaConsumeSupport)) {\r
- Status = UgaDraw->Blt (\r
- UgaDraw,\r
- (EFI_UGA_PIXEL *) Blt,\r
- EfiUgaBltBufferToVideo,\r
- 0,\r
- 0,\r
- (UINTN) DestX,\r
- (UINTN) DestY,\r
- Width,\r
- Height,\r
- Width * sizeof (EFI_UGA_PIXEL)\r
- );\r
- } else {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Report displayed Logo information.\r
- //\r
- if (!EFI_ERROR (Status)) {\r
- NumberOfLogos++;\r
-\r
- if (LogoWidth == 0) {\r
- //\r
- // The first Logo.\r
- //\r
- LogoDestX = (UINTN) DestX;\r
- LogoDestY = (UINTN) DestY;\r
- LogoWidth = Width;\r
- LogoHeight = Height;\r
- } else {\r
- //\r
- // Merge new logo with old one.\r
- //\r
- NewDestX = MIN ((UINTN) DestX, LogoDestX);\r
- NewDestY = MIN ((UINTN) DestY, LogoDestY);\r
- NewWidth = MAX ((UINTN) DestX + Width, LogoDestX + LogoWidth) - NewDestX;\r
- NewHeight = MAX ((UINTN) DestY + Height, LogoDestY + LogoHeight) - NewDestY;\r
-\r
- LogoDestX = NewDestX;\r
- LogoDestY = NewDestY;\r
- LogoWidth = NewWidth;\r
- LogoHeight = NewHeight;\r
- }\r
- }\r
- }\r
-\r
- FreePool (ImageData);\r
-\r
- if (Badging == NULL) {\r
- break;\r
- }\r
- }\r
-\r
-Done:\r
- if (BootLogo == NULL || NumberOfLogos == 0) {\r
- //\r
- // No logo displayed.\r
- //\r
- if (Blt != NULL) {\r
- FreePool (Blt);\r
- }\r
-\r
- return Status;\r
- }\r
-\r
- //\r
- // Advertise displayed Logo information.\r
- //\r
- if (NumberOfLogos == 1) {\r
- //\r
- // Only one logo displayed, use its Blt buffer directly for BootLogo protocol.\r
- //\r
- LogoBlt = Blt;\r
- Status = EFI_SUCCESS;\r
- } else {\r
- //\r
- // More than one Logo displayed, get merged BltBuffer using VideoToBuffer operation. \r
- //\r
- if (Blt != NULL) {\r
- FreePool (Blt);\r
- }\r
-\r
- //\r
- // Ensure the LogoHeight * LogoWidth doesn't overflow\r
- //\r
- if (LogoHeight > DivU64x64Remainder ((UINTN) ~0, LogoWidth, NULL)) {\r
- return EFI_UNSUPPORTED;\r
- }\r
- BufferSize = MultU64x64 (LogoWidth, LogoHeight);\r
-\r
- //\r
- // Ensure the BufferSize * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL) doesn't overflow\r
- //\r
- if (BufferSize > DivU64x32 ((UINTN) ~0, sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL))) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- LogoBlt = AllocateZeroPool ((UINTN)BufferSize * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL));\r
- if (LogoBlt == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- if (GraphicsOutput != NULL) {\r
- Status = GraphicsOutput->Blt (\r
- GraphicsOutput,\r
- LogoBlt,\r
- EfiBltVideoToBltBuffer,\r
- LogoDestX,\r
- LogoDestY,\r
- 0,\r
- 0,\r
- LogoWidth,\r
- LogoHeight,\r
- LogoWidth * sizeof (EFI_GRAPHICS_OUTPUT_BLT_PIXEL)\r
- );\r
- } else if (UgaDraw != NULL && FeaturePcdGet (PcdUgaConsumeSupport)) {\r
- Status = UgaDraw->Blt (\r
- UgaDraw,\r
- (EFI_UGA_PIXEL *) LogoBlt,\r
- EfiUgaVideoToBltBuffer,\r
- LogoDestX,\r
- LogoDestY,\r
- 0,\r
- 0,\r
- LogoWidth,\r
- LogoHeight,\r
- LogoWidth * sizeof (EFI_UGA_PIXEL)\r
- );\r
- } else {\r
- Status = EFI_UNSUPPORTED;\r
- }\r
- }\r
-\r
- if (!EFI_ERROR (Status)) {\r
- BootLogo->SetBootLogo (BootLogo, LogoBlt, LogoDestX, LogoDestY, LogoWidth, LogoHeight);\r
- }\r
- FreePool (LogoBlt);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Use SystemTable Conout to turn on video based Simple Text Out consoles. The \r
- Simple Text Out screens will now be synced up with all non video output devices\r
-\r
- @retval EFI_SUCCESS UGA devices are back in text mode and synced up.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DisableQuietBoot (\r
- VOID\r
- )\r
-{\r
-\r
- //\r
- // Enable Cursor on Screen\r
- //\r
- gST->ConOut->EnableCursor (gST->ConOut, TRUE);\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
- Misc BDS library function\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "InternalBdsLib.h"\r
-\r
-\r
-#define MAX_STRING_LEN 200\r
-\r
-BOOLEAN mFeaturerSwitch = TRUE;\r
-BOOLEAN mResetRequired = FALSE;\r
-\r
-extern UINT16 gPlatformBootTimeOutDefault;\r
-\r
-/**\r
- The function will go through the driver option link list, load and start\r
- every driver the driver option device path point to.\r
-\r
- @param BdsDriverLists The header of the current driver option link list\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-BdsLibLoadDrivers (\r
- IN LIST_ENTRY *BdsDriverLists\r
- )\r
-{\r
- EFI_STATUS Status;\r
- LIST_ENTRY *Link;\r
- BDS_COMMON_OPTION *Option;\r
- EFI_HANDLE ImageHandle;\r
- EFI_LOADED_IMAGE_PROTOCOL *ImageInfo;\r
- UINTN ExitDataSize;\r
- CHAR16 *ExitData;\r
- BOOLEAN ReconnectAll;\r
-\r
- ReconnectAll = FALSE;\r
-\r
- //\r
- // Process the driver option\r
- //\r
- for (Link = BdsDriverLists->ForwardLink; Link != BdsDriverLists; Link = Link->ForwardLink) {\r
- Option = CR (Link, BDS_COMMON_OPTION, Link, BDS_LOAD_OPTION_SIGNATURE);\r
- \r
- //\r
- // If a load option is not marked as LOAD_OPTION_ACTIVE,\r
- // the boot manager will not automatically load the option.\r
- //\r
- if (!IS_LOAD_OPTION_TYPE (Option->Attribute, LOAD_OPTION_ACTIVE)) {\r
- continue;\r
- }\r
- \r
- //\r
- // If a driver load option is marked as LOAD_OPTION_FORCE_RECONNECT,\r
- // then all of the EFI drivers in the system will be disconnected and\r
- // reconnected after the last driver load option is processed.\r
- //\r
- if (IS_LOAD_OPTION_TYPE (Option->Attribute, LOAD_OPTION_FORCE_RECONNECT)) {\r
- ReconnectAll = TRUE;\r
- }\r
- \r
- //\r
- // Make sure the driver path is connected.\r
- //\r
- BdsLibConnectDevicePath (Option->DevicePath);\r
-\r
- //\r
- // Load and start the image that Driver#### describes\r
- //\r
- Status = gBS->LoadImage (\r
- FALSE,\r
- gImageHandle,\r
- Option->DevicePath,\r
- NULL,\r
- 0,\r
- &ImageHandle\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- gBS->HandleProtocol (ImageHandle, &gEfiLoadedImageProtocolGuid, (VOID **) &ImageInfo);\r
-\r
- //\r
- // Verify whether this image is a driver, if not,\r
- // exit it and continue to parse next load option\r
- //\r
- if (ImageInfo->ImageCodeType != EfiBootServicesCode && ImageInfo->ImageCodeType != EfiRuntimeServicesCode) {\r
- gBS->Exit (ImageHandle, EFI_INVALID_PARAMETER, 0, NULL);\r
- continue;\r
- }\r
-\r
- if (Option->LoadOptionsSize != 0) {\r
- ImageInfo->LoadOptionsSize = Option->LoadOptionsSize;\r
- ImageInfo->LoadOptions = Option->LoadOptions;\r
- }\r
- //\r
- // Before calling the image, enable the Watchdog Timer for\r
- // the 5 Minute period\r
- //\r
- gBS->SetWatchdogTimer (5 * 60, 0x0000, 0x00, NULL);\r
-\r
- Status = gBS->StartImage (ImageHandle, &ExitDataSize, &ExitData);\r
- DEBUG ((DEBUG_INFO | DEBUG_LOAD, "Driver Return Status = %r\n", Status));\r
-\r
- //\r
- // Clear the Watchdog Timer after the image returns\r
- //\r
- gBS->SetWatchdogTimer (0x0000, 0x0000, 0x0000, NULL);\r
- }\r
- }\r
- \r
- //\r
- // Process the LOAD_OPTION_FORCE_RECONNECT driver option\r
- //\r
- if (ReconnectAll) {\r
- BdsLibDisconnectAllEfi ();\r
- BdsLibConnectAll ();\r
- }\r
-\r
-}\r
-\r
-/**\r
- Get the Option Number that does not used.\r
- Try to locate the specific option variable one by one utile find a free number.\r
-\r
- @param VariableName Indicate if the boot#### or driver#### option\r
-\r
- @return The Minimal Free Option Number\r
-\r
-**/\r
-UINT16\r
-BdsLibGetFreeOptionNumber (\r
- IN CHAR16 *VariableName\r
- )\r
-{\r
- UINTN Index;\r
- CHAR16 StrTemp[10];\r
- UINT16 *OptionBuffer;\r
- UINTN OptionSize;\r
-\r
- //\r
- // Try to find the minimum free number from 0, 1, 2, 3....\r
- //\r
- Index = 0;\r
- do {\r
- if (*VariableName == 'B') {\r
- UnicodeSPrint (StrTemp, sizeof (StrTemp), L"Boot%04x", Index);\r
- } else {\r
- UnicodeSPrint (StrTemp, sizeof (StrTemp), L"Driver%04x", Index);\r
- }\r
- //\r
- // try if the option number is used\r
- //\r
- OptionBuffer = BdsLibGetVariableAndSize (\r
- StrTemp,\r
- &gEfiGlobalVariableGuid,\r
- &OptionSize\r
- );\r
- if (OptionBuffer == NULL) {\r
- break;\r
- }\r
- FreePool(OptionBuffer);\r
- Index++;\r
- } while (TRUE);\r
-\r
- return ((UINT16) Index);\r
-}\r
-\r
-\r
-/**\r
- This function will register the new boot#### or driver#### option base on\r
- the VariableName. The new registered boot#### or driver#### will be linked\r
- to BdsOptionList and also update to the VariableName. After the boot#### or\r
- driver#### updated, the BootOrder or DriverOrder will also be updated.\r
-\r
- @param BdsOptionList The header of the boot#### or driver#### link list\r
- @param DevicePath The device path which the boot#### or driver####\r
- option present\r
- @param String The description of the boot#### or driver####\r
- @param VariableName Indicate if the boot#### or driver#### option\r
-\r
- @retval EFI_SUCCESS The boot#### or driver#### have been success\r
- registered\r
- @retval EFI_STATUS Return the status of gRT->SetVariable ().\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibRegisterNewOption (\r
- IN LIST_ENTRY *BdsOptionList,\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath,\r
- IN CHAR16 *String,\r
- IN CHAR16 *VariableName\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN Index;\r
- UINT16 RegisterOptionNumber;\r
- UINT16 *TempOptionPtr;\r
- UINTN TempOptionSize;\r
- UINT16 *OptionOrderPtr;\r
- VOID *OptionPtr;\r
- UINTN OptionSize;\r
- UINT8 *TempPtr;\r
- EFI_DEVICE_PATH_PROTOCOL *OptionDevicePath;\r
- CHAR16 *Description;\r
- CHAR16 OptionName[10];\r
- BOOLEAN UpdateDescription;\r
- UINT16 BootOrderEntry;\r
- UINTN OrderItemNum;\r
-\r
- if (DevicePath == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- OptionPtr = NULL;\r
- OptionSize = 0;\r
- TempPtr = NULL;\r
- OptionDevicePath = NULL;\r
- Description = NULL;\r
- OptionOrderPtr = NULL;\r
- UpdateDescription = FALSE;\r
- Status = EFI_SUCCESS;\r
- ZeroMem (OptionName, sizeof (OptionName));\r
-\r
- TempOptionSize = 0;\r
- TempOptionPtr = BdsLibGetVariableAndSize (\r
- VariableName,\r
- &gEfiGlobalVariableGuid,\r
- &TempOptionSize\r
- );\r
- //\r
- // Compare with current option variable if the previous option is set in global variable.\r
- //\r
- for (Index = 0; Index < TempOptionSize / sizeof (UINT16); Index++) {\r
- //\r
- // TempOptionPtr must not be NULL if we have non-zero TempOptionSize.\r
- //\r
- ASSERT (TempOptionPtr != NULL);\r
-\r
- if (*VariableName == 'B') {\r
- UnicodeSPrint (OptionName, sizeof (OptionName), L"Boot%04x", TempOptionPtr[Index]);\r
- } else {\r
- UnicodeSPrint (OptionName, sizeof (OptionName), L"Driver%04x", TempOptionPtr[Index]);\r
- }\r
-\r
- OptionPtr = BdsLibGetVariableAndSize (\r
- OptionName,\r
- &gEfiGlobalVariableGuid,\r
- &OptionSize\r
- );\r
- if (OptionPtr == NULL) {\r
- continue;\r
- }\r
-\r
- //\r
- // Validate the variable.\r
- //\r
- if (!ValidateOption(OptionPtr, OptionSize)) {\r
- FreePool(OptionPtr);\r
- continue;\r
- }\r
-\r
- TempPtr = OptionPtr;\r
- TempPtr += sizeof (UINT32) + sizeof (UINT16);\r
- Description = (CHAR16 *) TempPtr;\r
- TempPtr += StrSize ((CHAR16 *) TempPtr);\r
- OptionDevicePath = (EFI_DEVICE_PATH_PROTOCOL *) TempPtr;\r
-\r
- //\r
- // Notes: the description may will change base on the GetStringToken\r
- //\r
- if (CompareMem (OptionDevicePath, DevicePath, GetDevicePathSize (OptionDevicePath)) == 0) {\r
- if (CompareMem (Description, String, StrSize (Description)) == 0) { \r
- //\r
- // Got the option, so just return\r
- //\r
- FreePool (OptionPtr);\r
- FreePool (TempOptionPtr);\r
- return EFI_SUCCESS;\r
- } else {\r
- //\r
- // Option description changed, need update.\r
- //\r
- UpdateDescription = TRUE;\r
- FreePool (OptionPtr);\r
- break;\r
- }\r
- }\r
-\r
- FreePool (OptionPtr);\r
- }\r
-\r
- OptionSize = sizeof (UINT32) + sizeof (UINT16) + StrSize (String);\r
- OptionSize += GetDevicePathSize (DevicePath);\r
- OptionPtr = AllocateZeroPool (OptionSize);\r
- ASSERT (OptionPtr != NULL);\r
- \r
- TempPtr = OptionPtr;\r
- *(UINT32 *) TempPtr = LOAD_OPTION_ACTIVE;\r
- TempPtr += sizeof (UINT32);\r
- *(UINT16 *) TempPtr = (UINT16) GetDevicePathSize (DevicePath);\r
- TempPtr += sizeof (UINT16);\r
- CopyMem (TempPtr, String, StrSize (String));\r
- TempPtr += StrSize (String);\r
- CopyMem (TempPtr, DevicePath, GetDevicePathSize (DevicePath));\r
-\r
- if (UpdateDescription) {\r
- //\r
- // The number in option#### to be updated. \r
- // In this case, we must have non-NULL TempOptionPtr.\r
- //\r
- ASSERT (TempOptionPtr != NULL);\r
- RegisterOptionNumber = TempOptionPtr[Index];\r
- } else {\r
- //\r
- // The new option#### number\r
- //\r
- RegisterOptionNumber = BdsLibGetFreeOptionNumber(VariableName);\r
- }\r
-\r
- if (*VariableName == 'B') {\r
- UnicodeSPrint (OptionName, sizeof (OptionName), L"Boot%04x", RegisterOptionNumber);\r
- } else {\r
- UnicodeSPrint (OptionName, sizeof (OptionName), L"Driver%04x", RegisterOptionNumber);\r
- }\r
-\r
- Status = gRT->SetVariable (\r
- OptionName,\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- OptionSize,\r
- OptionPtr\r
- );\r
- //\r
- // Return if only need to update a changed description or fail to set option.\r
- //\r
- if (EFI_ERROR (Status) || UpdateDescription) {\r
- FreePool (OptionPtr);\r
- if (TempOptionPtr != NULL) {\r
- FreePool (TempOptionPtr);\r
- }\r
- return Status;\r
- }\r
-\r
- FreePool (OptionPtr);\r
-\r
- //\r
- // Update the option order variable\r
- //\r
-\r
- //\r
- // If no option order\r
- //\r
- if (TempOptionSize == 0) {\r
- BootOrderEntry = 0;\r
- Status = gRT->SetVariable (\r
- VariableName,\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- sizeof (UINT16),\r
- &BootOrderEntry\r
- );\r
- if (TempOptionPtr != NULL) {\r
- FreePool (TempOptionPtr);\r
- }\r
- return Status;\r
- }\r
- \r
- //\r
- // TempOptionPtr must not be NULL if TempOptionSize is not zero.\r
- //\r
- ASSERT (TempOptionPtr != NULL);\r
- //\r
- // Append the new option number to the original option order\r
- //\r
- OrderItemNum = (TempOptionSize / sizeof (UINT16)) + 1 ;\r
- OptionOrderPtr = AllocateZeroPool ( OrderItemNum * sizeof (UINT16));\r
- ASSERT (OptionOrderPtr!= NULL);\r
- CopyMem (OptionOrderPtr, TempOptionPtr, (OrderItemNum - 1) * sizeof (UINT16));\r
-\r
- OptionOrderPtr[Index] = RegisterOptionNumber;\r
-\r
- Status = gRT->SetVariable (\r
- VariableName,\r
- &gEfiGlobalVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- OrderItemNum * sizeof (UINT16),\r
- OptionOrderPtr\r
- );\r
- FreePool (TempOptionPtr);\r
- FreePool (OptionOrderPtr);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Returns the size of a device path in bytes.\r
-\r
- This function returns the size, in bytes, of the device path data structure \r
- specified by DevicePath including the end of device path node. If DevicePath \r
- is NULL, then 0 is returned. If the length of the device path is bigger than\r
- MaxSize, also return 0 to indicate this is an invalidate device path.\r
-\r
- @param DevicePath A pointer to a device path data structure.\r
- @param MaxSize Max valid device path size. If big than this size, \r
- return error.\r
- \r
- @retval 0 An invalid device path.\r
- @retval Others The size of a device path in bytes.\r
-\r
-**/\r
-UINTN\r
-GetDevicePathSizeEx (\r
- IN CONST EFI_DEVICE_PATH_PROTOCOL *DevicePath,\r
- IN UINTN MaxSize\r
- )\r
-{\r
- UINTN Size;\r
- UINTN NodeSize;\r
-\r
- if (DevicePath == NULL) {\r
- return 0;\r
- }\r
-\r
- //\r
- // Search for the end of the device path structure\r
- //\r
- Size = 0;\r
- while (!IsDevicePathEnd (DevicePath)) {\r
- NodeSize = DevicePathNodeLength (DevicePath);\r
- if (NodeSize < END_DEVICE_PATH_LENGTH) {\r
- return 0;\r
- }\r
- Size += NodeSize;\r
- if (Size > MaxSize) {\r
- return 0;\r
- }\r
- DevicePath = NextDevicePathNode (DevicePath);\r
- }\r
- Size += DevicePathNodeLength (DevicePath);\r
- if (Size > MaxSize) {\r
- return 0;\r
- }\r
-\r
- return Size;\r
-}\r
-\r
-/**\r
- Returns the length of a Null-terminated Unicode string. If the length is \r
- bigger than MaxStringLen, return length 0 to indicate that this is an \r
- invalidate string.\r
-\r
- This function returns the byte length of Unicode characters in the Null-terminated\r
- Unicode string specified by String. \r
-\r
- If String is NULL, then ASSERT().\r
- If String is not aligned on a 16-bit boundary, then ASSERT().\r
-\r
- @param String A pointer to a Null-terminated Unicode string.\r
- @param MaxStringLen Max string len in this string.\r
-\r
- @retval 0 An invalid string.\r
- @retval Others The length of String.\r
-\r
-**/\r
-UINTN\r
-StrSizeEx (\r
- IN CONST CHAR16 *String,\r
- IN UINTN MaxStringLen\r
- )\r
-{\r
- UINTN Length;\r
-\r
- ASSERT (String != NULL && MaxStringLen != 0);\r
- ASSERT (((UINTN) String & BIT0) == 0);\r
-\r
- for (Length = 0; *String != L'\0' && MaxStringLen != Length; String++, Length+=2);\r
-\r
- if (*String != L'\0' && MaxStringLen == Length) {\r
- return 0;\r
- }\r
-\r
- return Length + 2;\r
-}\r
-\r
-/**\r
- Validate the EFI Boot#### variable (VendorGuid/Name)\r
-\r
- @param Variable Boot#### variable data.\r
- @param VariableSize Returns the size of the EFI variable that was read\r
-\r
- @retval TRUE The variable data is correct.\r
- @retval FALSE The variable data is corrupted.\r
-\r
-**/\r
-BOOLEAN \r
-ValidateOption (\r
- UINT8 *Variable,\r
- UINTN VariableSize\r
- )\r
-{\r
- UINT16 FilePathSize;\r
- UINT8 *TempPtr;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- UINTN TempSize;\r
-\r
- if (VariableSize <= sizeof (UINT16) + sizeof (UINT32)) {\r
- return FALSE;\r
- }\r
-\r
- //\r
- // Skip the option attribute\r
- //\r
- TempPtr = Variable;\r
- TempPtr += sizeof (UINT32);\r
-\r
- //\r
- // Get the option's device path size\r
- //\r
- FilePathSize = *(UINT16 *) TempPtr;\r
- TempPtr += sizeof (UINT16);\r
-\r
- //\r
- // Get the option's description string size\r
- //\r
- TempSize = StrSizeEx ((CHAR16 *) TempPtr, VariableSize - sizeof (UINT16) - sizeof (UINT32));\r
- TempPtr += TempSize;\r
-\r
- //\r
- // Get the option's device path\r
- //\r
- DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) TempPtr;\r
- TempPtr += FilePathSize;\r
-\r
- //\r
- // Validation boot option variable.\r
- //\r
- if ((FilePathSize == 0) || (TempSize == 0)) {\r
- return FALSE;\r
- }\r
-\r
- if (TempSize + FilePathSize + sizeof (UINT16) + sizeof (UINT32) > VariableSize) {\r
- return FALSE;\r
- }\r
-\r
- return (BOOLEAN) (GetDevicePathSizeEx (DevicePath, FilePathSize) != 0);\r
-}\r
-\r
-/**\r
- Convert a single character to number.\r
- It assumes the input Char is in the scope of L'0' ~ L'9' and L'A' ~ L'F'\r
- \r
- @param Char The input char which need to change to a hex number.\r
- \r
-**/\r
-UINTN\r
-CharToUint (\r
- IN CHAR16 Char\r
- )\r
-{\r
- if ((Char >= L'0') && (Char <= L'9')) {\r
- return (UINTN) (Char - L'0');\r
- }\r
-\r
- if ((Char >= L'A') && (Char <= L'F')) {\r
- return (UINTN) (Char - L'A' + 0xA);\r
- }\r
-\r
- ASSERT (FALSE);\r
- return 0;\r
-}\r
-\r
-/**\r
- Build the boot#### or driver#### option from the VariableName, the\r
- build boot#### or driver#### will also be linked to BdsCommonOptionList.\r
-\r
- @param BdsCommonOptionList The header of the boot#### or driver#### option\r
- link list\r
- @param VariableName EFI Variable name indicate if it is boot#### or\r
- driver####\r
-\r
- @retval BDS_COMMON_OPTION Get the option just been created\r
- @retval NULL Failed to get the new option\r
-\r
-**/\r
-BDS_COMMON_OPTION *\r
-EFIAPI\r
-BdsLibVariableToOption (\r
- IN OUT LIST_ENTRY *BdsCommonOptionList,\r
- IN CHAR16 *VariableName\r
- )\r
-{\r
- UINT32 Attribute;\r
- UINT16 FilePathSize;\r
- UINT8 *Variable;\r
- UINT8 *TempPtr;\r
- UINTN VariableSize;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- BDS_COMMON_OPTION *Option;\r
- VOID *LoadOptions;\r
- UINT32 LoadOptionsSize;\r
- CHAR16 *Description;\r
- UINT8 NumOff;\r
-\r
- //\r
- // Read the variable. We will never free this data.\r
- //\r
- Variable = BdsLibGetVariableAndSize (\r
- VariableName,\r
- &gEfiGlobalVariableGuid,\r
- &VariableSize\r
- );\r
- if (Variable == NULL) {\r
- return NULL;\r
- }\r
-\r
- //\r
- // Validate Boot#### variable data.\r
- //\r
- if (!ValidateOption(Variable, VariableSize)) {\r
- FreePool (Variable);\r
- return NULL;\r
- }\r
-\r
- //\r
- // Notes: careful defined the variable of Boot#### or\r
- // Driver####, consider use some macro to abstract the code\r
- //\r
- //\r
- // Get the option attribute\r
- //\r
- TempPtr = Variable;\r
- Attribute = *(UINT32 *) Variable;\r
- TempPtr += sizeof (UINT32);\r
-\r
- //\r
- // Get the option's device path size\r
- //\r
- FilePathSize = *(UINT16 *) TempPtr;\r
- TempPtr += sizeof (UINT16);\r
-\r
- //\r
- // Get the option's description string\r
- //\r
- Description = (CHAR16 *) TempPtr;\r
-\r
- //\r
- // Get the option's description string size\r
- //\r
- TempPtr += StrSize((CHAR16 *) TempPtr);\r
-\r
- //\r
- // Get the option's device path\r
- //\r
- DevicePath = (EFI_DEVICE_PATH_PROTOCOL *) TempPtr;\r
- TempPtr += FilePathSize;\r
-\r
- //\r
- // Get load opion data.\r
- //\r
- LoadOptions = TempPtr;\r
- LoadOptionsSize = (UINT32) (VariableSize - (UINTN) (TempPtr - Variable));\r
-\r
- //\r
- // The Console variables may have multiple device paths, so make\r
- // an Entry for each one.\r
- //\r
- Option = AllocateZeroPool (sizeof (BDS_COMMON_OPTION));\r
- if (Option == NULL) {\r
- FreePool (Variable);\r
- return NULL;\r
- }\r
-\r
- Option->Signature = BDS_LOAD_OPTION_SIGNATURE;\r
- Option->DevicePath = AllocateZeroPool (GetDevicePathSize (DevicePath));\r
- ASSERT(Option->DevicePath != NULL);\r
- CopyMem (Option->DevicePath, DevicePath, GetDevicePathSize (DevicePath));\r
-\r
- Option->Attribute = Attribute;\r
- Option->Description = AllocateZeroPool (StrSize (Description));\r
- ASSERT(Option->Description != NULL);\r
- CopyMem (Option->Description, Description, StrSize (Description));\r
-\r
- Option->LoadOptions = AllocateZeroPool (LoadOptionsSize);\r
- ASSERT(Option->LoadOptions != NULL);\r
- CopyMem (Option->LoadOptions, LoadOptions, LoadOptionsSize);\r
- Option->LoadOptionsSize = LoadOptionsSize;\r
-\r
- //\r
- // Get the value from VariableName Unicode string\r
- // since the ISO standard assumes ASCII equivalent abbreviations, we can be safe in converting this\r
- // Unicode stream to ASCII without any loss in meaning.\r
- //\r
- if (*VariableName == 'B') {\r
- NumOff = (UINT8) (sizeof (L"Boot") / sizeof (CHAR16) - 1);\r
- Option->BootCurrent = (UINT16) (CharToUint (VariableName[NumOff+0]) * 0x1000) \r
- + (UINT16) (CharToUint (VariableName[NumOff+1]) * 0x100)\r
- + (UINT16) (CharToUint (VariableName[NumOff+2]) * 0x10)\r
- + (UINT16) (CharToUint (VariableName[NumOff+3]) * 0x1);\r
- }\r
- InsertTailList (BdsCommonOptionList, &Option->Link);\r
- FreePool (Variable);\r
- return Option;\r
-}\r
-\r
-/**\r
- Process BootOrder, or DriverOrder variables, by calling\r
- BdsLibVariableToOption () for each UINT16 in the variables.\r
-\r
- @param BdsCommonOptionList The header of the option list base on variable\r
- VariableName\r
- @param VariableName EFI Variable name indicate the BootOrder or\r
- DriverOrder\r
-\r
- @retval EFI_SUCCESS Success create the boot option or driver option\r
- list\r
- @retval EFI_OUT_OF_RESOURCES Failed to get the boot option or driver option list\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibBuildOptionFromVar (\r
- IN LIST_ENTRY *BdsCommonOptionList,\r
- IN CHAR16 *VariableName\r
- )\r
-{\r
- UINT16 *OptionOrder;\r
- UINTN OptionOrderSize;\r
- UINTN Index;\r
- BDS_COMMON_OPTION *Option;\r
- CHAR16 OptionName[20];\r
-\r
- //\r
- // Zero Buffer in order to get all BOOT#### variables\r
- //\r
- ZeroMem (OptionName, sizeof (OptionName));\r
-\r
- //\r
- // Read the BootOrder, or DriverOrder variable.\r
- //\r
- OptionOrder = BdsLibGetVariableAndSize (\r
- VariableName,\r
- &gEfiGlobalVariableGuid,\r
- &OptionOrderSize\r
- );\r
- if (OptionOrder == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- for (Index = 0; Index < OptionOrderSize / sizeof (UINT16); Index++) {\r
- if (*VariableName == 'B') {\r
- UnicodeSPrint (OptionName, sizeof (OptionName), L"Boot%04x", OptionOrder[Index]);\r
- } else {\r
- UnicodeSPrint (OptionName, sizeof (OptionName), L"Driver%04x", OptionOrder[Index]);\r
- }\r
-\r
- Option = BdsLibVariableToOption (BdsCommonOptionList, OptionName);\r
- if (Option != NULL) {\r
- Option->BootCurrent = OptionOrder[Index];\r
- }\r
- }\r
-\r
- FreePool (OptionOrder);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Get boot mode by looking up configuration table and parsing HOB list\r
-\r
- @param BootMode Boot mode from PEI handoff HOB.\r
-\r
- @retval EFI_SUCCESS Successfully get boot mode\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibGetBootMode (\r
- OUT EFI_BOOT_MODE *BootMode\r
- )\r
-{\r
- *BootMode = GetBootModeHob ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Read the EFI variable (VendorGuid/Name) and return a dynamically allocated\r
- buffer, and the size of the buffer. If failure return NULL.\r
-\r
- @param Name String part of EFI variable name\r
- @param VendorGuid GUID part of EFI variable name\r
- @param VariableSize Returns the size of the EFI variable that was read\r
-\r
- @return Dynamically allocated memory that contains a copy of the EFI variable\r
- Caller is responsible freeing the buffer.\r
- @retval NULL Variable was not read\r
-\r
-**/\r
-VOID *\r
-EFIAPI\r
-BdsLibGetVariableAndSize (\r
- IN CHAR16 *Name,\r
- IN EFI_GUID *VendorGuid,\r
- OUT UINTN *VariableSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN BufferSize;\r
- VOID *Buffer;\r
-\r
- Buffer = NULL;\r
-\r
- //\r
- // Pass in a zero size buffer to find the required buffer size.\r
- //\r
- BufferSize = 0;\r
- Status = gRT->GetVariable (Name, VendorGuid, NULL, &BufferSize, Buffer);\r
- if (Status == EFI_BUFFER_TOO_SMALL) {\r
- //\r
- // Allocate the buffer to return\r
- //\r
- Buffer = AllocateZeroPool (BufferSize);\r
- if (Buffer == NULL) {\r
- *VariableSize = 0;\r
- return NULL;\r
- }\r
- //\r
- // Read variable into the allocated buffer.\r
- //\r
- Status = gRT->GetVariable (Name, VendorGuid, NULL, &BufferSize, Buffer);\r
- if (EFI_ERROR (Status)) {\r
- FreePool (Buffer);\r
- BufferSize = 0;\r
- Buffer = NULL;\r
- }\r
- }\r
-\r
- ASSERT (((Buffer == NULL) && (BufferSize == 0)) ||\r
- ((Buffer != NULL) && (BufferSize != 0))\r
- );\r
- *VariableSize = BufferSize;\r
- return Buffer;\r
-}\r
-\r
-/**\r
- Delete the instance in Multi which matches partly with Single instance\r
-\r
- @param Multi A pointer to a multi-instance device path data\r
- structure.\r
- @param Single A pointer to a single-instance device path data\r
- structure.\r
-\r
- @return This function will remove the device path instances in Multi which partly\r
- match with the Single, and return the result device path. If there is no\r
- remaining device path as a result, this function will return NULL.\r
-\r
-**/\r
-EFI_DEVICE_PATH_PROTOCOL *\r
-EFIAPI\r
-BdsLibDelPartMatchInstance (\r
- IN EFI_DEVICE_PATH_PROTOCOL *Multi,\r
- IN EFI_DEVICE_PATH_PROTOCOL *Single\r
- )\r
-{\r
- EFI_DEVICE_PATH_PROTOCOL *Instance;\r
- EFI_DEVICE_PATH_PROTOCOL *NewDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *TempNewDevicePath;\r
- UINTN InstanceSize;\r
- UINTN SingleDpSize;\r
- UINTN Size;\r
-\r
- NewDevicePath = NULL;\r
- TempNewDevicePath = NULL;\r
-\r
- if (Multi == NULL || Single == NULL) {\r
- return Multi;\r
- }\r
-\r
- Instance = GetNextDevicePathInstance (&Multi, &InstanceSize);\r
- SingleDpSize = GetDevicePathSize (Single) - END_DEVICE_PATH_LENGTH;\r
- InstanceSize -= END_DEVICE_PATH_LENGTH;\r
-\r
- while (Instance != NULL) {\r
-\r
- Size = (SingleDpSize < InstanceSize) ? SingleDpSize : InstanceSize;\r
-\r
- if ((CompareMem (Instance, Single, Size) != 0)) {\r
- //\r
- // Append the device path instance which does not match with Single\r
- //\r
- TempNewDevicePath = NewDevicePath;\r
- NewDevicePath = AppendDevicePathInstance (NewDevicePath, Instance);\r
- if (TempNewDevicePath != NULL) {\r
- FreePool(TempNewDevicePath);\r
- }\r
- }\r
- FreePool(Instance);\r
- Instance = GetNextDevicePathInstance (&Multi, &InstanceSize);\r
- InstanceSize -= END_DEVICE_PATH_LENGTH;\r
- }\r
-\r
- return NewDevicePath;\r
-}\r
-\r
-/**\r
- Function compares a device path data structure to that of all the nodes of a\r
- second device path instance.\r
-\r
- @param Multi A pointer to a multi-instance device path data\r
- structure.\r
- @param Single A pointer to a single-instance device path data\r
- structure.\r
-\r
- @retval TRUE If the Single device path is contained within Multi device path.\r
- @retval FALSE The Single device path is not match within Multi device path.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-BdsLibMatchDevicePaths (\r
- IN EFI_DEVICE_PATH_PROTOCOL *Multi,\r
- IN EFI_DEVICE_PATH_PROTOCOL *Single\r
- )\r
-{\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePathInst;\r
- UINTN Size;\r
-\r
- if (Multi == NULL || Single == NULL) {\r
- return FALSE;\r
- }\r
-\r
- DevicePath = Multi;\r
- DevicePathInst = GetNextDevicePathInstance (&DevicePath, &Size);\r
-\r
- //\r
- // Search for the match of 'Single' in 'Multi'\r
- //\r
- while (DevicePathInst != NULL) {\r
- //\r
- // If the single device path is found in multiple device paths,\r
- // return success\r
- //\r
- if (CompareMem (Single, DevicePathInst, Size) == 0) {\r
- FreePool (DevicePathInst);\r
- return TRUE;\r
- }\r
-\r
- FreePool (DevicePathInst);\r
- DevicePathInst = GetNextDevicePathInstance (&DevicePath, &Size);\r
- }\r
-\r
- return FALSE;\r
-}\r
-\r
-/**\r
- This function prints a series of strings.\r
-\r
- @param ConOut Pointer to EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL\r
- @param ... A variable argument list containing series of\r
- strings, the last string must be NULL.\r
-\r
- @retval EFI_SUCCESS Success print out the string using ConOut.\r
- @retval EFI_STATUS Return the status of the ConOut->OutputString ().\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibOutputStrings (\r
- IN EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL *ConOut,\r
- ...\r
- )\r
-{\r
- VA_LIST Args;\r
- EFI_STATUS Status;\r
- CHAR16 *String;\r
-\r
- Status = EFI_SUCCESS;\r
- VA_START (Args, ConOut);\r
-\r
- while (!EFI_ERROR (Status)) {\r
- //\r
- // If String is NULL, then it's the end of the list\r
- //\r
- String = VA_ARG (Args, CHAR16 *);\r
- if (String == NULL) {\r
- break;\r
- }\r
-\r
- Status = ConOut->OutputString (ConOut, String);\r
-\r
- if (EFI_ERROR (Status)) {\r
- break;\r
- }\r
- }\r
- \r
- VA_END(Args);\r
- return Status;\r
-}\r
-\r
-//\r
-// Following are BDS Lib functions which contain all the code about setup browser reset reminder feature.\r
-// Setup Browser reset reminder feature is that an reset reminder will be given before user leaves the setup browser if\r
-// user change any option setting which needs a reset to be effective, and the reset will be applied according to the user selection.\r
-//\r
-\r
-\r
-/**\r
- Enable the setup browser reset reminder feature.\r
- This routine is used in platform tip. If the platform policy need the feature, use the routine to enable it.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EnableResetReminderFeature (\r
- VOID\r
- )\r
-{\r
- mFeaturerSwitch = TRUE;\r
-}\r
-\r
-\r
-/**\r
- Disable the setup browser reset reminder feature.\r
- This routine is used in platform tip. If the platform policy do not want the feature, use the routine to disable it.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-DisableResetReminderFeature (\r
- VOID\r
- )\r
-{\r
- mFeaturerSwitch = FALSE;\r
-}\r
-\r
-\r
-/**\r
- Record the info that a reset is required.\r
- A module boolean variable is used to record whether a reset is required.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EnableResetRequired (\r
- VOID\r
- )\r
-{\r
- mResetRequired = TRUE;\r
-}\r
-\r
-\r
-/**\r
- Record the info that no reset is required.\r
- A module boolean variable is used to record whether a reset is required.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-DisableResetRequired (\r
- VOID\r
- )\r
-{\r
- mResetRequired = FALSE;\r
-}\r
-\r
-\r
-/**\r
- Check whether platform policy enable the reset reminder feature. The default is enabled.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-IsResetReminderFeatureEnable (\r
- VOID\r
- )\r
-{\r
- return mFeaturerSwitch;\r
-}\r
-\r
-\r
-/**\r
- Check if user changed any option setting which needs a system reset to be effective.\r
-\r
-**/\r
-BOOLEAN\r
-EFIAPI\r
-IsResetRequired (\r
- VOID\r
- )\r
-{\r
- return mResetRequired;\r
-}\r
-\r
-\r
-/**\r
- Check whether a reset is needed, and finish the reset reminder feature.\r
- If a reset is needed, Popup a menu to notice user, and finish the feature\r
- according to the user selection.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-SetupResetReminder (\r
- VOID\r
- )\r
-{\r
- EFI_INPUT_KEY Key;\r
- CHAR16 *StringBuffer1;\r
- CHAR16 *StringBuffer2;\r
-\r
-\r
- //\r
- //check any reset required change is applied? if yes, reset system\r
- //\r
- if (IsResetReminderFeatureEnable ()) {\r
- if (IsResetRequired ()) {\r
-\r
- StringBuffer1 = AllocateZeroPool (MAX_STRING_LEN * sizeof (CHAR16));\r
- ASSERT (StringBuffer1 != NULL);\r
- StringBuffer2 = AllocateZeroPool (MAX_STRING_LEN * sizeof (CHAR16));\r
- ASSERT (StringBuffer2 != NULL);\r
- StrCpy (StringBuffer1, L"Configuration changed. Reset to apply it Now.");\r
- StrCpy (StringBuffer2, L"Press ENTER to reset");\r
- //\r
- // Popup a menu to notice user\r
- //\r
- do {\r
- CreatePopUp (EFI_LIGHTGRAY | EFI_BACKGROUND_BLUE, &Key, StringBuffer1, StringBuffer2, NULL);\r
- } while (Key.UnicodeChar != CHAR_CARRIAGE_RETURN);\r
-\r
- FreePool (StringBuffer1);\r
- FreePool (StringBuffer2);\r
-\r
- gRT->ResetSystem (EfiResetCold, EFI_SUCCESS, 0, NULL);\r
- }\r
- }\r
-}\r
-\r
-/**\r
- Get the headers (dos, image, optional header) from an image\r
-\r
- @param Device SimpleFileSystem device handle\r
- @param FileName File name for the image\r
- @param DosHeader Pointer to dos header\r
- @param Hdr The buffer in which to return the PE32, PE32+, or TE header.\r
-\r
- @retval EFI_SUCCESS Successfully get the machine type.\r
- @retval EFI_NOT_FOUND The file is not found.\r
- @retval EFI_LOAD_ERROR File is not a valid image file.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibGetImageHeader (\r
- IN EFI_HANDLE Device,\r
- IN CHAR16 *FileName,\r
- OUT EFI_IMAGE_DOS_HEADER *DosHeader,\r
- OUT EFI_IMAGE_OPTIONAL_HEADER_PTR_UNION Hdr\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SIMPLE_FILE_SYSTEM_PROTOCOL *Volume;\r
- EFI_FILE_HANDLE Root;\r
- EFI_FILE_HANDLE ThisFile;\r
- UINTN BufferSize;\r
- UINT64 FileSize;\r
- EFI_FILE_INFO *Info;\r
-\r
- Root = NULL;\r
- ThisFile = NULL;\r
- //\r
- // Handle the file system interface to the device\r
- //\r
- Status = gBS->HandleProtocol (\r
- Device,\r
- &gEfiSimpleFileSystemProtocolGuid,\r
- (VOID *) &Volume\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
-\r
- Status = Volume->OpenVolume (\r
- Volume,\r
- &Root\r
- );\r
- if (EFI_ERROR (Status)) {\r
- Root = NULL;\r
- goto Done;\r
- }\r
- ASSERT (Root != NULL);\r
- Status = Root->Open (Root, &ThisFile, FileName, EFI_FILE_MODE_READ, 0);\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
- ASSERT (ThisFile != NULL);\r
-\r
- //\r
- // Get file size\r
- //\r
- BufferSize = SIZE_OF_EFI_FILE_INFO + 200;\r
- do {\r
- Info = NULL;\r
- Status = gBS->AllocatePool (EfiBootServicesData, BufferSize, (VOID **) &Info);\r
- if (EFI_ERROR (Status)) {\r
- goto Done;\r
- }\r
- Status = ThisFile->GetInfo (\r
- ThisFile,\r
- &gEfiFileInfoGuid,\r
- &BufferSize,\r
- Info\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- break;\r
- }\r
- if (Status != EFI_BUFFER_TOO_SMALL) {\r
- FreePool (Info);\r
- goto Done;\r
- }\r
- FreePool (Info);\r
- } while (TRUE);\r
-\r
- FileSize = Info->FileSize;\r
- FreePool (Info);\r
-\r
- //\r
- // Read dos header\r
- //\r
- BufferSize = sizeof (EFI_IMAGE_DOS_HEADER);\r
- Status = ThisFile->Read (ThisFile, &BufferSize, DosHeader);\r
- if (EFI_ERROR (Status) ||\r
- BufferSize < sizeof (EFI_IMAGE_DOS_HEADER) ||\r
- FileSize <= DosHeader->e_lfanew ||\r
- DosHeader->e_magic != EFI_IMAGE_DOS_SIGNATURE) {\r
- Status = EFI_LOAD_ERROR;\r
- goto Done;\r
- }\r
-\r
- //\r
- // Move to PE signature\r
- //\r
- Status = ThisFile->SetPosition (ThisFile, DosHeader->e_lfanew);\r
- if (EFI_ERROR (Status)) {\r
- Status = EFI_LOAD_ERROR;\r
- goto Done;\r
- }\r
-\r
- //\r
- // Read and check PE signature\r
- //\r
- BufferSize = sizeof (EFI_IMAGE_OPTIONAL_HEADER_UNION);\r
- Status = ThisFile->Read (ThisFile, &BufferSize, Hdr.Pe32);\r
- if (EFI_ERROR (Status) ||\r
- BufferSize < sizeof (EFI_IMAGE_OPTIONAL_HEADER_UNION) ||\r
- Hdr.Pe32->Signature != EFI_IMAGE_NT_SIGNATURE) {\r
- Status = EFI_LOAD_ERROR;\r
- goto Done;\r
- }\r
-\r
- //\r
- // Check PE32 or PE32+ magic\r
- //\r
- if (Hdr.Pe32->OptionalHeader.Magic != EFI_IMAGE_NT_OPTIONAL_HDR32_MAGIC &&\r
- Hdr.Pe32->OptionalHeader.Magic != EFI_IMAGE_NT_OPTIONAL_HDR64_MAGIC) {\r
- Status = EFI_LOAD_ERROR;\r
- goto Done;\r
- }\r
-\r
- Done:\r
- if (ThisFile != NULL) {\r
- ThisFile->Close (ThisFile);\r
- }\r
- if (Root != NULL) {\r
- Root->Close (Root);\r
- }\r
- return Status;\r
-}\r
-\r
-/**\r
- This routine adjust the memory information for different memory type and \r
- save them into the variables for next boot.\r
-**/\r
-VOID\r
-BdsSetMemoryTypeInformationVariable (\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_MEMORY_TYPE_INFORMATION *PreviousMemoryTypeInformation;\r
- EFI_MEMORY_TYPE_INFORMATION *CurrentMemoryTypeInformation;\r
- UINTN VariableSize;\r
- UINTN Index;\r
- UINTN Index1;\r
- UINT32 Previous;\r
- UINT32 Current;\r
- UINT32 Next;\r
- EFI_HOB_GUID_TYPE *GuidHob;\r
- BOOLEAN MemoryTypeInformationModified;\r
- BOOLEAN MemoryTypeInformationVariableExists;\r
- EFI_BOOT_MODE BootMode;\r
-\r
- MemoryTypeInformationModified = FALSE;\r
- MemoryTypeInformationVariableExists = FALSE;\r
-\r
-\r
- BootMode = GetBootModeHob ();\r
- //\r
- // In BOOT_IN_RECOVERY_MODE, Variable region is not reliable.\r
- //\r
- if (BootMode == BOOT_IN_RECOVERY_MODE) {\r
- return;\r
- }\r
-\r
- //\r
- // Only check the the Memory Type Information variable in the boot mode \r
- // other than BOOT_WITH_DEFAULT_SETTINGS because the Memory Type\r
- // Information is not valid in this boot mode.\r
- //\r
- if (BootMode != BOOT_WITH_DEFAULT_SETTINGS) {\r
- VariableSize = 0;\r
- Status = gRT->GetVariable (\r
- EFI_MEMORY_TYPE_INFORMATION_VARIABLE_NAME,\r
- &gEfiMemoryTypeInformationGuid,\r
- NULL, \r
- &VariableSize, \r
- NULL\r
- );\r
- if (Status == EFI_BUFFER_TOO_SMALL) {\r
- MemoryTypeInformationVariableExists = TRUE;\r
- }\r
- }\r
-\r
- //\r
- // Retrieve the current memory usage statistics. If they are not found, then\r
- // no adjustments can be made to the Memory Type Information variable.\r
- //\r
- Status = EfiGetSystemConfigurationTable (\r
- &gEfiMemoryTypeInformationGuid,\r
- (VOID **) &CurrentMemoryTypeInformation\r
- );\r
- if (EFI_ERROR (Status) || CurrentMemoryTypeInformation == NULL) {\r
- return;\r
- }\r
-\r
- //\r
- // Get the Memory Type Information settings from Hob if they exist,\r
- // PEI is responsible for getting them from variable and build a Hob to save them.\r
- // If the previous Memory Type Information is not available, then set defaults\r
- //\r
- GuidHob = GetFirstGuidHob (&gEfiMemoryTypeInformationGuid);\r
- if (GuidHob == NULL) {\r
- //\r
- // If Platform has not built Memory Type Info into the Hob, just return.\r
- //\r
- return;\r
- }\r
- PreviousMemoryTypeInformation = GET_GUID_HOB_DATA (GuidHob);\r
- VariableSize = GET_GUID_HOB_DATA_SIZE (GuidHob);\r
-\r
- //\r
- // Use a heuristic to adjust the Memory Type Information for the next boot\r
- //\r
- DEBUG ((EFI_D_INFO, "Memory Previous Current Next \n"));\r
- DEBUG ((EFI_D_INFO, " Type Pages Pages Pages \n"));\r
- DEBUG ((EFI_D_INFO, "====== ======== ======== ========\n"));\r
-\r
- for (Index = 0; PreviousMemoryTypeInformation[Index].Type != EfiMaxMemoryType; Index++) {\r
-\r
- for (Index1 = 0; CurrentMemoryTypeInformation[Index1].Type != EfiMaxMemoryType; Index1++) {\r
- if (PreviousMemoryTypeInformation[Index].Type == CurrentMemoryTypeInformation[Index1].Type) {\r
- break;\r
- }\r
- }\r
- if (CurrentMemoryTypeInformation[Index1].Type == EfiMaxMemoryType) {\r
- continue;\r
- }\r
-\r
- //\r
- // Previous is the number of pages pre-allocated\r
- // Current is the number of pages actually needed\r
- //\r
- Previous = PreviousMemoryTypeInformation[Index].NumberOfPages;\r
- Current = CurrentMemoryTypeInformation[Index1].NumberOfPages;\r
- Next = Previous;\r
-\r
- //\r
- // Inconsistent Memory Reserved across bootings may lead to S4 fail\r
- // Write next varible to 125% * current when the pre-allocated memory is:\r
- // 1. More than 150% of needed memory and boot mode is BOOT_WITH_DEFAULT_SETTING\r
- // 2. Less than the needed memory\r
- //\r
- if ((Current + (Current >> 1)) < Previous) {\r
- if (BootMode == BOOT_WITH_DEFAULT_SETTINGS) {\r
- Next = Current + (Current >> 2);\r
- }\r
- } else if (Current > Previous) {\r
- Next = Current + (Current >> 2);\r
- }\r
- if (Next > 0 && Next < 4) {\r
- Next = 4;\r
- }\r
-\r
- if (Next != Previous) {\r
- PreviousMemoryTypeInformation[Index].NumberOfPages = Next;\r
- MemoryTypeInformationModified = TRUE;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, " %02x %08x %08x %08x\n", PreviousMemoryTypeInformation[Index].Type, Previous, Current, Next));\r
- }\r
-\r
- //\r
- // If any changes were made to the Memory Type Information settings, then set the new variable value;\r
- // Or create the variable in first boot.\r
- //\r
- if (MemoryTypeInformationModified || !MemoryTypeInformationVariableExists) {\r
- Status = SetVariableAndReportStatusCodeOnError (\r
- EFI_MEMORY_TYPE_INFORMATION_VARIABLE_NAME,\r
- &gEfiMemoryTypeInformationGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- VariableSize,\r
- PreviousMemoryTypeInformation\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // If the Memory Type Information settings have been modified, then reset the platform\r
- // so the new Memory Type Information setting will be used to guarantee that an S4\r
- // entry/resume cycle will not fail.\r
- //\r
- if (MemoryTypeInformationModified && PcdGetBool (PcdResetOnMemoryTypeInformationChange)) {\r
- DEBUG ((EFI_D_INFO, "Memory Type Information settings change. Warm Reset!!!\n"));\r
- gRT->ResetSystem (EfiResetWarm, EFI_SUCCESS, 0, NULL);\r
- }\r
- } else {\r
- DEBUG ((EFI_D_ERROR, "Memory Type Information settings cannot be saved. OS S4 may fail!\n"));\r
- }\r
- }\r
-}\r
-\r
-/**\r
- This routine is kept for backward compatibility.\r
-**/\r
-VOID\r
-EFIAPI\r
-BdsLibSaveMemoryTypeInformation (\r
- VOID\r
- )\r
-{\r
-}\r
-\r
-\r
-/**\r
- Identify a user and, if authenticated, returns the current user profile handle.\r
-\r
- @param[out] User Point to user profile handle.\r
- \r
- @retval EFI_SUCCESS User is successfully identified, or user identification\r
- is not supported.\r
- @retval EFI_ACCESS_DENIED User is not successfully identified\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibUserIdentify (\r
- OUT EFI_USER_PROFILE_HANDLE *User\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_USER_MANAGER_PROTOCOL *Manager;\r
- \r
- Status = gBS->LocateProtocol (\r
- &gEfiUserManagerProtocolGuid,\r
- NULL,\r
- (VOID **) &Manager\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- return Manager->Identify (Manager, User);\r
-}\r
-\r
-/**\r
- Set the variable and report the error through status code upon failure.\r
-\r
- @param VariableName A Null-terminated string that is the name of the vendor's variable.\r
- Each VariableName is unique for each VendorGuid. VariableName must\r
- contain 1 or more characters. If VariableName is an empty string,\r
- then EFI_INVALID_PARAMETER is returned.\r
- @param VendorGuid A unique identifier for the vendor.\r
- @param Attributes Attributes bitmask to set for the variable.\r
- @param DataSize The size in bytes of the Data buffer. Unless the EFI_VARIABLE_APPEND_WRITE, \r
- EFI_VARIABLE_AUTHENTICATED_WRITE_ACCESS, or \r
- EFI_VARIABLE_TIME_BASED_AUTHENTICATED_WRITE_ACCESS attribute is set, a size of zero \r
- causes the variable to be deleted. When the EFI_VARIABLE_APPEND_WRITE attribute is \r
- set, then a SetVariable() call with a DataSize of zero will not cause any change to \r
- the variable value (the timestamp associated with the variable may be updated however \r
- even if no new data value is provided,see the description of the \r
- EFI_VARIABLE_AUTHENTICATION_2 descriptor below. In this case the DataSize will not \r
- be zero since the EFI_VARIABLE_AUTHENTICATION_2 descriptor will be populated). \r
- @param Data The contents for the variable.\r
-\r
- @retval EFI_SUCCESS The firmware has successfully stored the variable and its data as\r
- defined by the Attributes.\r
- @retval EFI_INVALID_PARAMETER An invalid combination of attribute bits, name, and GUID was supplied, or the\r
- DataSize exceeds the maximum allowed.\r
- @retval EFI_INVALID_PARAMETER VariableName is an empty string.\r
- @retval EFI_OUT_OF_RESOURCES Not enough storage is available to hold the variable and its data.\r
- @retval EFI_DEVICE_ERROR The variable could not be retrieved due to a hardware error.\r
- @retval EFI_WRITE_PROTECTED The variable in question is read-only.\r
- @retval EFI_WRITE_PROTECTED The variable in question cannot be deleted.\r
- @retval EFI_SECURITY_VIOLATION The variable could not be written due to EFI_VARIABLE_AUTHENTICATED_WRITE_ACCESS \r
- or EFI_VARIABLE_TIME_BASED_AUTHENTICATED_WRITE_ACESS being set, but the AuthInfo \r
- does NOT pass the validation check carried out by the firmware.\r
-\r
- @retval EFI_NOT_FOUND The variable trying to be updated or deleted was not found.\r
-**/\r
-EFI_STATUS\r
-SetVariableAndReportStatusCodeOnError (\r
- IN CHAR16 *VariableName,\r
- IN EFI_GUID *VendorGuid,\r
- IN UINT32 Attributes,\r
- IN UINTN DataSize,\r
- IN VOID *Data\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EDKII_SET_VARIABLE_STATUS *SetVariableStatus;\r
- UINTN NameSize;\r
-\r
- Status = gRT->SetVariable (\r
- VariableName,\r
- VendorGuid,\r
- Attributes,\r
- DataSize,\r
- Data\r
- );\r
- if (EFI_ERROR (Status)) {\r
- NameSize = StrSize (VariableName);\r
- SetVariableStatus = AllocatePool (sizeof (EDKII_SET_VARIABLE_STATUS) + NameSize + DataSize);\r
- if (SetVariableStatus != NULL) {\r
- CopyGuid (&SetVariableStatus->Guid, VendorGuid);\r
- SetVariableStatus->NameSize = NameSize;\r
- SetVariableStatus->DataSize = DataSize;\r
- SetVariableStatus->SetStatus = Status;\r
- SetVariableStatus->Attributes = Attributes;\r
- CopyMem (SetVariableStatus + 1, VariableName, NameSize);\r
- if ((Data != NULL) && (DataSize != 0)) {\r
- CopyMem (((UINT8 *) (SetVariableStatus + 1)) + NameSize, Data, DataSize);\r
- }\r
-\r
- REPORT_STATUS_CODE_EX (\r
- EFI_ERROR_CODE,\r
- PcdGet32 (PcdErrorCodeSetVariable),\r
- 0,\r
- NULL,\r
- &gEdkiiStatusCodeDataTypeVariableGuid,\r
- SetVariableStatus,\r
- sizeof (EDKII_SET_VARIABLE_STATUS) + NameSize + DataSize\r
- );\r
-\r
- FreePool (SetVariableStatus);\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
- BDS internal function define the default device path string, it can be\r
- replaced by platform device path.\r
-\r
-Copyright (c) 2004 - 2013, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#include "InternalBdsLib.h"\r
-\r
-/**\r
- This function converts an input device structure to a Unicode string.\r
-\r
- @param DevPath A pointer to the device path structure.\r
-\r
- @return A new allocated Unicode string that represents the device path.\r
-\r
-**/\r
-CHAR16 *\r
-EFIAPI\r
-DevicePathToStr (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevPath\r
- )\r
-{\r
- return ConvertDevicePathToText (DevPath, TRUE, TRUE);\r
-}\r
+++ /dev/null
-## @file\r
-# General BDS library.\r
-# \r
-# General BDS defines and produce general interfaces for platform BDS driver including:\r
-# 1) BDS boot policy interface;\r
-# 2) BDS boot device connect interface;\r
-# 3) BDS Misc interfaces for mainting boot variable, ouput string, etc.\r
-# \r
-# Copyright (c) 2007 - 2019, Intel Corporation. All rights reserved.<BR>\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-# \r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = GenericBdsLib\r
- MODULE_UNI_FILE = GenericBdsLib.uni\r
- FILE_GUID = e405ec31-ccaa-4dd4-83e8-0aec01703f7e\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- LIBRARY_CLASS = GenericBdsLib|DXE_DRIVER DXE_RUNTIME_DRIVER UEFI_APPLICATION \r
- CONSTRUCTOR = GenericBdsLibConstructor\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- DevicePath.c\r
- BdsConnect.c\r
- BdsMisc.c\r
- BdsConsole.c\r
- BdsBoot.c\r
- InternalBdsLib.h\r
- String.h\r
- String.c\r
- GenericBdsStrings.uni\r
- \r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
- ShellPkg/ShellPkg.dec\r
-\r
-[LibraryClasses]\r
- DevicePathLib\r
- PeCoffGetEntryPointLib\r
- BaseLib\r
- HobLib\r
- UefiRuntimeServicesTableLib\r
- DxeServicesTableLib\r
- MemoryAllocationLib\r
- UefiLib\r
- UefiBootServicesTableLib\r
- BaseMemoryLib\r
- DebugLib\r
- PrintLib\r
- PcdLib\r
- PerformanceLib\r
- TimerLib\r
- DxeServicesLib\r
- HiiLib\r
- ReportStatusCodeLib\r
- NetLib\r
- BmpSupportLib\r
-\r
-[Guids]\r
- ## SOMETIMES_CONSUMES ## HOB # The hob holding memory type information\r
- ## SOMETIMES_CONSUMES ## SystemTable # The identifier of memory type information type in system table\r
- ## SOMETIMES_CONSUMES ## Variable:L"MemoryTypeInformation"\r
- ## SOMETIMES_PRODUCES ## Variable:L"MemoryTypeInformation"\r
- gEfiMemoryTypeInformationGuid \r
- ## SOMETIMES_CONSUMES ## Variable:L"BootXXXX" # Boot option variable\r
- ## SOMETIMES_PRODUCES ## Variable:L"BootXXXX" # Boot option variable\r
- ## SOMETIMES_CONSUMES ## Variable:L"DriverXXXX" # Driver load option.\r
- ## SOMETIMES_PRODUCES ## Variable:L"DriverXXXX" # Driver load option.\r
- ## SOMETIMES_CONSUMES ## Variable:L"BootNext" # Next Boot Option\r
- ## SOMETIMES_PRODUCES ## Variable:L"BootNext" # Next Boot Option\r
- ## SOMETIMES_CONSUMES ## Variable:L"BootOrder" # The boot option array\r
- ## SOMETIMES_PRODUCES ## Variable:L"BootOrder" # The boot option array\r
- ## SOMETIMES_CONSUMES ## Variable:L"DriverOrder" # The driver order list\r
- ## SOMETIMES_CONSUMES ## Variable:L"ConIn" # The device path of console in device\r
- ## SOMETIMES_PRODUCES ## Variable:L"ConIn" # The device path of console in device\r
- ## SOMETIMES_CONSUMES ## Variable:L"ConOut" # The device path of console out device\r
- ## SOMETIMES_PRODUCES ## Variable:L"ConOut" # The device path of console out device\r
- ## SOMETIMES_CONSUMES ## Variable:L"ErrOut" # The device path of error out device\r
- ## SOMETIMES_PRODUCES ## Variable:L"ErrOut" # The device path of error out device\r
- ## SOMETIMES_PRODUCES ## Variable:L"BootCurrent" # The boot option of current boot\r
- ## SOMETIMES_PRODUCES ## Variable:L"BootNext" # The number of next boot option\r
- gEfiGlobalVariableGuid\r
- gEfiFileInfoGuid ## SOMETIMES_CONSUMES ## GUID\r
- gLastEnumLangGuid ## SOMETIMES_PRODUCES ## Variable:L"LastEnumLang" # Platform language at last time enumeration.\r
- gHdBootDevicePathVariablGuid ## SOMETIMES_PRODUCES ## Variable:L"HDDP" # The device path of Boot file on Hard device.\r
- gBdsLibStringPackageGuid ## CONSUMES ## HII # HII String PackageList Guid\r
- ## SOMETIMES_PRODUCES ## Variable:L"LegacyDevOrder"\r
- ## SOMETIMES_CONSUMES ## Variable:L"LegacyDevOrder"\r
- gEfiLegacyDevOrderVariableGuid\r
- gEdkiiStatusCodeDataTypeVariableGuid ## SOMETIMES_CONSUMES ## GUID\r
- gUefiShellFileGuid\r
-\r
-[Protocols]\r
- gEfiSimpleFileSystemProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiLoadFileProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiSimpleTextOutProtocolGuid ## CONSUMES\r
- gEfiPciIoProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiLoadedImageProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiSimpleNetworkProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiDebugPortProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiSimpleTextInProtocolGuid ## CONSUMES\r
- gEfiBlockIoProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiFirmwareVolume2ProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiLegacyBiosProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiCpuArchProtocolGuid ## CONSUMES\r
- gEfiDevicePathProtocolGuid ## CONSUMES\r
- gEfiAcpiS3SaveProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiGraphicsOutputProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiUgaDrawProtocolGuid |gEfiMdePkgTokenSpaceGuid.PcdUgaConsumeSupport ## SOMETIMES_CONSUMES\r
- gEfiOEMBadgingProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiHiiFontProtocolGuid ## CONSUMES\r
- gEfiUserManagerProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiUsbIoProtocolGuid ## SOMETIMES_CONSUMES\r
- gEfiBootLogoProtocolGuid ## SOMETIMES_CONSUMES\r
-\r
-[FeaturePcd]\r
- gEfiMdePkgTokenSpaceGuid.PcdUgaConsumeSupport ## CONSUMES\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBootlogoOnlyEnable ## CONSUMES\r
-\r
-[Pcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange ## SOMETIMES_CONSUMES\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdProgressCodeOsLoaderLoad ## SOMETIMES_CONSUMES\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdProgressCodeOsLoaderStart ## SOMETIMES_CONSUMES\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdErrorCodeSetVariable ## CONSUMES\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdTestKeyUsed ## CONSUMES\r
-\r
-#\r
-# [BootMode] \r
-# RECOVERY_FULL ## SOMETIMES_CONSUMES # Memory Type Information variable\r
-#\r
-\r
+++ /dev/null
-// /** @file\r
-// General BDS library.\r
-//\r
-// General BDS defines and produce general interfaces for platform BDS driver including:\r
-// 1) BDS boot policy interface;\r
-// 2) BDS boot device connect interface;\r
-// 3) BDS Misc interfaces for mainting boot variable, ouput string, etc.\r
-//\r
-// Copyright (c) 2007 - 2014, Intel Corporation. All rights reserved.<BR>\r
-//\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// **/\r
-\r
-\r
-#string STR_MODULE_ABSTRACT #language en-US "General BDS library"\r
-\r
-#string STR_MODULE_DESCRIPTION #language en-US "General BDS defines and produces general interfaces for a platform BDS driver including: 1) BDS boot policy interface; 2) BDS boot device connect interface; 3) BDS Misc interfaces for maintaining boot variable, output string, etc."\r
-\r
+++ /dev/null
-///** @file\r
-// \r
-// String definitions for Boot Option description.\r
-// \r
-// Copyright (c) 2010 - 2011, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-// \r
-//**/\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-#langdef fr-FR "Français"\r
-\r
-#string STR_DESCRIPTION_FLOPPY #language en-US "EFI Floppy"\r
- #language fr-FR "fr-FR: EFI Floppy"\r
-#string STR_DESCRIPTION_CD_DVD #language en-US "EFI DVD/CDROM"\r
- #language fr-FR "fr-FR: EFI DVD/CDROM"\r
-#string STR_DESCRIPTION_HARDDRIVE #language en-US "EFI Hard Drive"\r
- #language fr-FR "fr-FR: EFI Hard Drive"\r
-#string STR_DESCRIPTION_USB #language en-US "EFI USB Device"\r
- #language fr-FR "fr-FR: EFI USB Device"\r
-#string STR_DESCRIPTION_SCSI #language en-US "EFI SCSI Device"\r
- #language fr-FR "fr-FR: EFI SCSI Device"\r
-#string STR_DESCRIPTION_MISC #language en-US "EFI Misc Device"\r
- #language fr-FR "fr-FR: EFI Misc Device"\r
-#string STR_DESCRIPTION_NETWORK #language en-US "EFI Network "\r
- #language fr-FR "fr-FR: EFI Network "\r
-#string STR_DESCRIPTION_NON_BLOCK #language en-US "EFI Non-Block Boot Device"\r
- #language fr-FR "fr-FR: EFI Non-Block Boot Device"\r
+++ /dev/null
-/** @file\r
- BDS library definition, include the file and data structure\r
-\r
-Copyright (c) 2004 - 2018, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _INTERNAL_BDS_LIB_H_\r
-#define _INTERNAL_BDS_LIB_H_\r
-\r
-#include <FrameworkDxe.h>\r
-\r
-#include <IndustryStandard/Pci.h>\r
-#include <IndustryStandard/PeImage.h>\r
-\r
-#include <Protocol/BlockIo.h>\r
-#include <Protocol/LoadedImage.h>\r
-#include <Protocol/Cpu.h>\r
-#include <Protocol/SimpleFileSystem.h>\r
-#include <Protocol/LoadFile.h>\r
-#include <Protocol/DebugPort.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/SimpleTextIn.h>\r
-#include <Protocol/LegacyBios.h>\r
-#include <Protocol/SimpleTextOut.h>\r
-#include <Protocol/SimpleNetwork.h>\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/AcpiS3Save.h>\r
-#include <Protocol/OEMBadging.h>\r
-#include <Protocol/GraphicsOutput.h>\r
-#include <Protocol/UgaDraw.h>\r
-#include <Protocol/HiiFont.h>\r
-#include <Protocol/HiiImage.h>\r
-#include <Protocol/UsbIo.h>\r
-#include <Protocol/BootLogo.h>\r
-\r
-#include <Guid/MemoryTypeInformation.h>\r
-#include <Guid/FileInfo.h>\r
-#include <Guid/GlobalVariable.h>\r
-#include <Guid/PcAnsi.h>\r
-#include <Guid/BdsLibHii.h>\r
-#include <Guid/HdBootVariable.h>\r
-#include <Guid/LastEnumLang.h>\r
-#include <Guid/LegacyDevOrder.h>\r
-#include <Guid/StatusCodeDataTypeVariable.h>\r
-\r
-#include <Library/PrintLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/PerformanceLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PeCoffGetEntryPointLib.h>\r
-#include <Library/GenericBdsLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/DxeServicesLib.h>\r
-#include <Library/ReportStatusCodeLib.h>\r
-#include <Library/BmpSupportLib.h>\r
-\r
-#if !defined (EFI_REMOVABLE_MEDIA_FILE_NAME)\r
- #if defined (MDE_CPU_EBC)\r
- //\r
- // Uefi specification only defines the default boot file name for IA32, X64\r
- // and IPF processor, so need define boot file name for EBC architecture here.\r
- //\r
- #define EFI_REMOVABLE_MEDIA_FILE_NAME L"\\EFI\\BOOT\\BOOTEBC.EFI"\r
- #else\r
- #error "Can not determine the default boot file name for unknown processor type!"\r
- #endif\r
-#endif\r
-\r
-/**\r
- Get the headers (dos, image, optional header) from an image\r
-\r
- @param Device SimpleFileSystem device handle\r
- @param FileName File name for the image\r
- @param DosHeader Pointer to dos header\r
- @param Hdr The buffer in which to return the PE32, PE32+, or TE header.\r
-\r
- @retval EFI_SUCCESS Successfully get the machine type.\r
- @retval EFI_NOT_FOUND The file is not found.\r
- @retval EFI_LOAD_ERROR File is not a valid image file.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-BdsLibGetImageHeader (\r
- IN EFI_HANDLE Device,\r
- IN CHAR16 *FileName,\r
- OUT EFI_IMAGE_DOS_HEADER *DosHeader,\r
- OUT EFI_IMAGE_OPTIONAL_HEADER_PTR_UNION Hdr\r
- );\r
-\r
-/**\r
- This routine adjust the memory information for different memory type and \r
- save them into the variables for next boot.\r
-**/\r
-VOID\r
-BdsSetMemoryTypeInformationVariable (\r
- VOID\r
- );\r
-\r
-/**\r
- Validate the EFI Boot#### or Driver#### variable (VendorGuid/Name)\r
-\r
- @param Variable Boot#### variable data.\r
- @param VariableSize Returns the size of the EFI variable that was read\r
-\r
- @retval TRUE The variable data is correct.\r
- @retval FALSE The variable data is corrupted.\r
-\r
-**/\r
-BOOLEAN \r
-ValidateOption (\r
- UINT8 *Variable,\r
- UINTN VariableSize\r
- );\r
-\r
-/**\r
- Set the variable and report the error through status code upon failure.\r
-\r
- @param VariableName A Null-terminated string that is the name of the vendor's variable.\r
- Each VariableName is unique for each VendorGuid. VariableName must\r
- contain 1 or more characters. If VariableName is an empty string,\r
- then EFI_INVALID_PARAMETER is returned.\r
- @param VendorGuid A unique identifier for the vendor.\r
- @param Attributes Attributes bitmask to set for the variable.\r
- @param DataSize The size in bytes of the Data buffer. Unless the EFI_VARIABLE_APPEND_WRITE, \r
- EFI_VARIABLE_AUTHENTICATED_WRITE_ACCESS, or \r
- EFI_VARIABLE_TIME_BASED_AUTHENTICATED_WRITE_ACCESS attribute is set, a size of zero \r
- causes the variable to be deleted. When the EFI_VARIABLE_APPEND_WRITE attribute is \r
- set, then a SetVariable() call with a DataSize of zero will not cause any change to \r
- the variable value (the timestamp associated with the variable may be updated however \r
- even if no new data value is provided,see the description of the \r
- EFI_VARIABLE_AUTHENTICATION_2 descriptor below. In this case the DataSize will not \r
- be zero since the EFI_VARIABLE_AUTHENTICATION_2 descriptor will be populated). \r
- @param Data The contents for the variable.\r
-\r
- @retval EFI_SUCCESS The firmware has successfully stored the variable and its data as\r
- defined by the Attributes.\r
- @retval EFI_INVALID_PARAMETER An invalid combination of attribute bits, name, and GUID was supplied, or the\r
- DataSize exceeds the maximum allowed.\r
- @retval EFI_INVALID_PARAMETER VariableName is an empty string.\r
- @retval EFI_OUT_OF_RESOURCES Not enough storage is available to hold the variable and its data.\r
- @retval EFI_DEVICE_ERROR The variable could not be retrieved due to a hardware error.\r
- @retval EFI_WRITE_PROTECTED The variable in question is read-only.\r
- @retval EFI_WRITE_PROTECTED The variable in question cannot be deleted.\r
- @retval EFI_SECURITY_VIOLATION The variable could not be written due to EFI_VARIABLE_AUTHENTICATED_WRITE_ACCESS \r
- or EFI_VARIABLE_TIME_BASED_AUTHENTICATED_WRITE_ACESS being set, but the AuthInfo \r
- does NOT pass the validation check carried out by the firmware.\r
-\r
- @retval EFI_NOT_FOUND The variable trying to be updated or deleted was not found.\r
-**/\r
-EFI_STATUS\r
-SetVariableAndReportStatusCodeOnError (\r
- IN CHAR16 *VariableName,\r
- IN EFI_GUID *VendorGuid,\r
- IN UINT32 Attributes,\r
- IN UINTN DataSize,\r
- IN VOID *Data\r
- );\r
-\r
-#endif // _BDS_LIB_H_\r
+++ /dev/null
-/** @file\r
- String support\r
-\r
-Copyright (c) 2010, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-#include "String.h"\r
-\r
-/**\r
- Get string by string id from HII Interface\r
-\r
-\r
- @param Id String ID.\r
-\r
- @retval CHAR16 * String from ID.\r
- @retval NULL If error occurs.\r
-\r
-**/\r
-CHAR16 *\r
-BdsLibGetStringById (\r
- IN EFI_STRING_ID Id\r
- )\r
-{\r
- return HiiGetString (gBdsLibStringPackHandle, Id, NULL);\r
-}\r
+++ /dev/null
-/** @file\r
- String support\r
-\r
-Copyright (c) 2010, Intel Corporation. All rights reserved.<BR>\r
-SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-**/\r
-\r
-#ifndef _STRING_H_\r
-#define _STRING_H_\r
-\r
-#include <Library/HiiLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-\r
-extern EFI_HII_HANDLE gBdsLibStringPackHandle;\r
-\r
-//\r
-// This is the VFR compiler generated header file which defines the\r
-// string identifiers.\r
-//\r
-\r
-extern UINT8 GenericBdsLibStrings[];\r
-\r
-/**\r
- Get string by string id from HII Interface\r
-\r
-\r
- @param Id String ID.\r
-\r
- @retval CHAR16 * String from ID.\r
- @retval NULL If error occurs.\r
-\r
-**/\r
-CHAR16 *\r
-BdsLibGetStringById (\r
- IN EFI_STRING_ID Id\r
- );\r
-\r
-#endif // _STRING_H_\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- BoardPciPlatform.c\r
-\r
-Abstract:\r
-\r
-Revision History:\r
---*/\r
-\r
-\r
-#include "PciPlatform.h"\r
-#include "PchRegs.h"\r
-#include "VlvAccess.h"\r
-\r
-#define R_INTEL_LAN_VENDOR_ID 0x00\r
-#define V_INTEL_LAN_VENDOR_ID 0x8086 // INTEL 82574 Gbe Controller Vendor ID\r
-#define R_INTEL_LAN_DEVICE_ID 0x02\r
-#define V_INTEL_LAN_DEVICE_ID 0x153E // INTEL 82574 Gbe Controller Device ID\r
-\r
-//\r
-// Global variables for Option ROMs\r
-//\r
-\r
-#define ONBOARD_VIDEO_OPTION_ROM_FILE_GUID \\r
-{ 0xF2FE1FAA, 0xF04A, 0x4ba1, 0xAE, 0x73, 0xD1, 0x84, 0x6A, 0x6C, 0xD6, 0xD8 }\r
-\r
-#define PXE_UNDI_OPTION_ROM_INTELPXE_GUID \\r
-{0x49F2C48B, 0x4D8E, 0x4238, 0x8D, 0x82, 0x9B, 0x27, 0xF4, 0x38, 0x44, 0xB0}\r
-\r
-#define SATA_AHCI_ROM_GUID \\r
- {0x592bfc62, 0xd817, 0x4d1a, 0x86, 0xf8, 0x33, 0x33, 0x4c, 0x9e, 0x90, 0xd8}\r
-\r
-#define NULL_ROM_FILE_GUID \\r
-{ 0x00000000, 0x0000, 0x0000, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }\r
-\r
-PCI_OPTION_ROM_TABLE mPciOptionRomTable[] = {\r
- { ONBOARD_VIDEO_OPTION_ROM_FILE_GUID, 0, 0, 0x02, 0, IGD_VID, IGD_DID_VLV_A0, 0},\r
- { ONBOARD_VIDEO_OPTION_ROM_FILE_GUID, 0, 0, 0x02, 0, IGD_VID, IGD_DID, 0}, // Desktop/Mobile IGD\r
- { ONBOARD_VIDEO_OPTION_ROM_FILE_GUID, 0, 0, 0x02, 0, IGD_VID, IGD_DID_II, 0}, // Desktop/Mobile IGD\r
- { ONBOARD_VIDEO_OPTION_ROM_FILE_GUID, 0, 0, 0x02, 0, IGD_VID, IGD_DID_QS, 0},\r
- { NULL_ROM_FILE_GUID, 0, 0, 0, 0, 0xffff, 0xffff, 0}\r
-};\r
-\r
-UINTN mSizeOptionRomTable = sizeof(mPciOptionRomTable)/sizeof(PCI_OPTION_ROM_TABLE);\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- PciPlatform.c\r
-\r
-Abstract:\r
---*/\r
-\r
-\r
-#include "PciPlatform.h"\r
-#include "PchRegs.h"\r
-#include "PchAccess.h"\r
-#include "VlvCommonDefinitions.h"\r
-#include "PlatformBootMode.h"\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Protocol/CpuIo.h>\r
-#include <Protocol/PciIo.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include "SetupMode.h"\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include <Library/HobLib.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-extern PCI_OPTION_ROM_TABLE mPciOptionRomTable[];\r
-extern UINTN mSizeOptionRomTable;\r
-\r
-EFI_PCI_PLATFORM_PROTOCOL mPciPlatform = {\r
- PhaseNotify,\r
- PlatformPrepController,\r
- GetPlatformPolicy,\r
- GetPciRom\r
-};\r
-\r
-EFI_HANDLE mPciPlatformHandle = NULL;\r
-\r
-\r
-SYSTEM_CONFIGURATION mSystemConfiguration;\r
-\r
-EFI_STATUS\r
-GetRawImage (\r
- IN EFI_GUID *NameGuid,\r
- IN OUT VOID **Buffer,\r
- IN OUT UINTN *Size\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN HandleCount;\r
- UINTN Index;\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *Fv;\r
- UINT32 AuthenticationStatus;\r
-\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
- if (EFI_ERROR (Status) || HandleCount == 0) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- //\r
- // Find desired image in all Fvs\r
- //\r
- for (Index = 0; Index < HandleCount; Index++) {\r
- Status = gBS->HandleProtocol(\r
- HandleBuffer[Index],\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **) &Fv\r
- );\r
-\r
- if ( EFI_ERROR ( Status ) ) {\r
- return EFI_LOAD_ERROR;\r
- }\r
-\r
- //\r
- // Try a raw file\r
- //\r
- *Buffer = NULL;\r
- *Size = 0;\r
- Status = Fv->ReadSection (\r
- Fv,\r
- NameGuid,\r
- EFI_SECTION_RAW,\r
- 0,\r
- Buffer,\r
- Size,\r
- &AuthenticationStatus\r
- );\r
-\r
- if ( !EFI_ERROR ( Status )) {\r
- break;\r
- }\r
- }\r
-\r
- if ( Index >= HandleCount ) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI \r
-PhaseNotify (\r
- IN EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE HostBridge,\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PHASE Phase,\r
- IN EFI_PCI_CHIPSET_EXECUTION_PHASE ChipsetPhase\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformPrepController (\r
- IN EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE HostBridge,\r
- IN EFI_HANDLE RootBridge,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS PciAddress,\r
- IN EFI_PCI_CONTROLLER_RESOURCE_ALLOCATION_PHASE Phase,\r
- IN EFI_PCI_CHIPSET_EXECUTION_PHASE ChipsetPhase\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetPlatformPolicy (\r
- IN CONST EFI_PCI_PLATFORM_PROTOCOL *This,\r
- OUT EFI_PCI_PLATFORM_POLICY *PciPolicy\r
- )\r
-{\r
- *PciPolicy = EFI_RESERVE_VGA_IO_ALIAS;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- GetPciRom from platform specific location for specific PCI device\r
-\r
- @param This Protocol instance\r
- @param PciHandle Identify the specific PCI devic\r
- @param RomImage Returns the ROM Image memory location\r
- @param RomSize Returns Rom Image size\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_NOT_FOUND\r
- @retval EFI_OUT_OF_RESOURCES\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI \r
-GetPciRom (\r
- IN CONST EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE PciHandle,\r
- OUT VOID **RomImage,\r
- OUT UINTN *RomSize\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo;\r
- UINTN Segment;\r
- UINTN Bus;\r
- UINTN Device;\r
- UINTN Function;\r
- UINT16 VendorId;\r
- UINT16 DeviceId;\r
- UINT16 DeviceClass;\r
- UINTN TableIndex;\r
- UINT8 Data8;\r
- BOOLEAN MfgMode;\r
- EFI_PLATFORM_SETUP_ID *BootModeBuffer;\r
-\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
-\r
- MfgMode = FALSE;\r
-\r
-//\r
-// Check if system is in manufacturing mode.\r
-//\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw == NULL) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- if ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformBootModeGuid, GuidHob.Raw)) != NULL) {\r
- BootModeBuffer = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- if (!CompareMem (&BootModeBuffer->SetupName, MANUFACTURE_SETUP_NAME,\r
- StrSize (MANUFACTURE_SETUP_NAME)))\r
- {\r
- //\r
- // System is in manufacturing mode.\r
- //\r
- MfgMode = TRUE;\r
- }\r
- }\r
-\r
- Status = gBS->HandleProtocol (\r
- PciHandle,\r
- &gEfiPciIoProtocolGuid,\r
- (void **)&PciIo\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiPciRootBridgeIoProtocolGuid,\r
- NULL,\r
- (void **)&PciRootBridgeIo\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- PciIo->Pci.Read (PciIo, EfiPciIoWidthUint16, 0x0A, 1, &DeviceClass);\r
-\r
- PciIo->GetLocation (PciIo, &Segment, &Bus, &Device, &Function);\r
-\r
- PciIo->Pci.Read (PciIo, EfiPciIoWidthUint16, 0, 1, &VendorId);\r
-\r
- PciIo->Pci.Read (PciIo, EfiPciIoWidthUint16, 2, 1, &DeviceId);\r
-\r
- //\r
- // WA for PCIe SATA card (SYBA SY-PEX400-40)\r
- //\r
- if ((VendorId == 0x1B21) && (DeviceId == 0x0612)) {\r
- Data8 = 0x07;\r
- PciIo->Pci.Write (PciIo, EfiPciIoWidthUint8, 4, 1, &Data8);\r
- }\r
-\r
- //\r
- // Do not run RAID or AHCI Option ROM if IDE\r
- //\r
- if ( (DeviceClass == ((PCI_CLASS_MASS_STORAGE << 8 ) | PCI_CLASS_MASS_STORAGE_IDE)) ) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- //\r
- // Run PXE ROM only if Boot network is enabled and not in MFG mode\r
- //\r
- if (DeviceClass == ((PCI_CLASS_NETWORK << 8 ) | PCI_CLASS_NETWORK_ETHERNET)) {\r
- if (((mSystemConfiguration.BootNetwork == 0) && (MfgMode == FALSE )) || (mSystemConfiguration.FastBoot == 1)) {\r
- return EFI_NOT_FOUND;\r
- }\r
- }\r
-\r
- //\r
- // Loop through table of Onboard option rom descriptions\r
- //\r
- for (TableIndex = 0; mPciOptionRomTable[TableIndex].VendorId != 0xffff; TableIndex++) {\r
-\r
- //\r
- // See if the PCI device specified by PciHandle matches at device in mPciOptionRomTable\r
- //\r
- if (VendorId != mPciOptionRomTable[TableIndex].VendorId ||\r
- DeviceId != mPciOptionRomTable[TableIndex].DeviceId ||\r
- ((DeviceClass == ((PCI_CLASS_NETWORK << 8 ) | PCI_CLASS_NETWORK_ETHERNET)) &&\r
- (mPciOptionRomTable[TableIndex].Flag != mSystemConfiguration.BootNetwork)) ) {\r
- continue;\r
- }\r
-\r
- Status = GetRawImage(\r
- &mPciOptionRomTable[TableIndex].FileName,\r
- RomImage,\r
- RomSize\r
- );\r
-\r
- if ((VendorId == IGD_VID) && (DeviceId == IGD_DID_VLV_A0)) {\r
- *(UINT16 *)(((UINTN) *RomImage) + OPROM_DID_OFFSET) = IGD_DID_VLV_A0;\r
- }\r
-\r
- if ((VendorId == IGD_VID) && (DeviceId == IGD_DID_II)) {\r
- *(UINT16 *)(((UINTN) *RomImage) + OPROM_DID_OFFSET) = IGD_DID_II;\r
- }\r
-\r
- if ((VendorId == IGD_VID) && (DeviceId == IGD_DID_0BE4)) {\r
- *(UINT16 *)(((UINTN) *RomImage) + OPROM_DID_OFFSET) = IGD_DID_0BE4;\r
- }\r
-\r
- if ((VendorId == IGD_VID) && (DeviceId == IGD_DID_QS)) {\r
- *(UINT16 *)(((UINTN) *RomImage) + OPROM_DID_OFFSET) = IGD_DID_QS;\r
- }\r
-\r
-\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
- return EFI_SUCCESS;\r
- }\r
-\r
- return EFI_NOT_FOUND;\r
-}\r
-\r
-/**\r
-\r
- @param (Standard EFI Image entry - EFI_IMAGE_ENTRY_POINT)\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PciPlatformDriverEntry (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN VarSize;\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"Setup",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
-\r
- //\r
- // Install on a new handle\r
- //\r
- Status = gBS->InstallProtocolInterface (\r
- &mPciPlatformHandle,\r
- &gEfiPciPlatformProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mPciPlatform\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- PciPlatform.h\r
-\r
-Abstract:\r
-\r
---*/\r
-#ifndef PCI_PLATFORM_H_\r
-#define PCI_PLATFORM_H_\r
-\r
-\r
-#include <PiDxe.h>\r
-#include "Platform.h"\r
-\r
-//\r
-// Produced Protocols\r
-//\r
-#include <Protocol/PciPlatform.h>\r
-\r
-#define IGD_DID_II 0x0BE1\r
-#define IGD_DID_0BE4 0x0BE4\r
-#define IGD_DID_VLV_A0 0x0F31\r
-#define OPROM_DID_OFFSET 0x46\r
-\r
-typedef struct {\r
- EFI_GUID FileName;\r
- UINTN Segment;\r
- UINTN Bus;\r
- UINTN Device;\r
- UINTN Function;\r
- UINT16 VendorId;\r
- UINT16 DeviceId;\r
- UINT8 Flag;\r
-} PCI_OPTION_ROM_TABLE;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PhaseNotify (\r
- IN EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE HostBridge,\r
- IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PHASE Phase,\r
- IN EFI_PCI_CHIPSET_EXECUTION_PHASE ChipsetPhase\r
- );\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformPrepController (\r
- IN EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE HostBridge,\r
- IN EFI_HANDLE RootBridge,\r
- IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS PciAddress,\r
- IN EFI_PCI_CONTROLLER_RESOURCE_ALLOCATION_PHASE Phase,\r
- IN EFI_PCI_CHIPSET_EXECUTION_PHASE ChipsetPhase\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI \r
-GetPlatformPolicy (\r
- IN CONST EFI_PCI_PLATFORM_PROTOCOL *This,\r
- OUT EFI_PCI_PLATFORM_POLICY *PciPolicy\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetPciRom (\r
- IN CONST EFI_PCI_PLATFORM_PROTOCOL *This,\r
- IN EFI_HANDLE PciHandle,\r
- OUT VOID **RomImage,\r
- OUT UINTN *RomSize\r
- );\r
-\r
-#endif\r
-\r
-\r
+++ /dev/null
-#/*++\r
-#\r
-# Copyright (c) 2003 - 2018, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-\r
-#\r
-# Module Name:\r
-#\r
-# PciPlatform.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file for PciPlatform module.\r
-#\r
---*/\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PciPlatform\r
- FILE_GUID = E2441B64-7EF4-41fe-B3A3-8CAA7F8D3017\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PciPlatformDriverEntry\r
-\r
-[sources.common]\r
- BoardPciPlatform.c\r
- PciPlatform.c\r
- PciPlatform.h\r
-\r
-[Guids]\r
- gEfiNormalSetupGuid\r
- gEfiPlatformBootModeGuid\r
-\r
-[Protocols]\r
- gEfiPciPlatformProtocolGuid\r
- gEfiCpuIoProtocolGuid\r
- gEfiFirmwareVolume2ProtocolGuid\r
- gEfiPciRootBridgeIoProtocolGuid\r
- gEfiPciIoProtocolGuid\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
-\r
-[LibraryClasses]\r
- HobLib\r
- UefiDriverEntryPoint\r
- BaseLib\r
- BaseMemoryLib\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- DxeServicesTableLib\r
-\r
-[BuildOptions]\r
-\r
-[Depex]\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid\r
+++ /dev/null
-#/** @file\r
-# Platform capsule description.\r
-#\r
-# Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- PLATFORM_NAME = Vlv2TbltDevicePkg\r
- PLATFORM_GUID = EE87F258-6ECC-4415-B1D8-23771BEE26E7\r
- PLATFORM_VERSION = 0.1\r
- FLASH_DEFINITION = Vlv2TbltDevicePkg/PlatformCapsule.fdf\r
- OUTPUT_DIRECTORY = Build/Vlv2TbltDevicePkg\r
- SUPPORTED_ARCHITECTURES = IA32|X64\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
- POSTBUILD = Vlv2TbltDevicePkg/Feature/Capsule/GenerateCapsule/GenCapsuleAll.bat\r
-\r
-###################################################################################################\r
-#\r
-# Components Section - list of the modules and components that will be processed by compilation\r
-# tools and the EDK II tools to generate PE32/PE32+/Coff image files.\r
-#\r
-# Note: The EDK II DSC file is not used to specify how compiled binary images get placed\r
-# into firmware volume images. This section is just a list of modules to compile from\r
-# source into UEFI-compliant binaries.\r
-# It is the FDF file that contains information on combining binary files into firmware\r
-# volume images, whose concept is beyond UEFI and is described in PI specification.\r
-# Binary modules do not need to be listed in this section, as they should be\r
-# specified in the FDF file. For example: Shell binary, FAT binary (Fat.efi),\r
-# Logo (Logo.bmp), and etc.\r
-# There may also be modules listed in this section that are not required in the FDF file,\r
-# When a module listed here is excluded from FDF file, then UEFI-compliant binary will be\r
-# generated for it, but the binary will not be put into any firmware volume.\r
-#\r
-###################################################################################################\r
+++ /dev/null
-## @file\r
-# FDF file of Platform capsule.\r
-#\r
-# Copyright (c) 2016 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[FV.SystemFirmwareUpdateCargo]\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-FILE RAW = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 { # PcdEdkiiSystemFirmwareFileGuid\r
- $(WORKSPACE)/$(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/FV/Vlv.ROM\r
- }\r
-\r
-FILE RAW = 812136D3-4D3A-433A-9418-29BB9BF78F6E { # gEdkiiSystemFmpCapsuleConfigFileGuid\r
- Vlv2TbltDevicePkg/Feature/Capsule/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfig.ini\r
- }\r
-\r
-[FmpPayload.FmpPayloadSystemFirmwareRsa2048]\r
-IMAGE_HEADER_INIT_VERSION = 0x02\r
-IMAGE_TYPE_ID = 4096267b-da0a-42eb-b5eb-fef31d207cb4 # PcdSystemFmpCapsuleImageTypeIdGuid\r
-IMAGE_INDEX = 0x1\r
-HARDWARE_INSTANCE = 0x0\r
-MONOTONIC_COUNT = 0x2\r
-CERTIFICATE_GUID = A7717414-C616-4977-9420-844712A735BF # RSA2048SHA256\r
-\r
-FILE DATA = $(WORKSPACE)/$(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/FV/SYSTEMFIRMWAREUPDATECARGO.Fv\r
-\r
-[Capsule.Vlv2Rec]\r
-CAPSULE_GUID = 6dcbd5ed-e82d-4c44-bda1-7194199ad92a # gEfiFmpCapsuleGuid\r
-CAPSULE_FLAGS = PersistAcrossReset,InitiateReset\r
-CAPSULE_HEADER_SIZE = 0x20\r
-CAPSULE_HEADER_INIT_VERSION = 0x1\r
-\r
-FMP_PAYLOAD = FmpPayloadSystemFirmwareRsa2048\r
+++ /dev/null
-#/** @file\r
-# Platform capsule description.\r
-#\r
-# Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#**/\r
-\r
-[Defines]\r
- PLATFORM_NAME = Vlv2TbltDevicePkg\r
- PLATFORM_GUID = EE87F258-6ECC-4415-B1D8-23771BEE26E7\r
- PLATFORM_VERSION = 0.1\r
- FLASH_DEFINITION = Vlv2TbltDevicePkg/PlatformCapsuleGcc.fdf\r
- OUTPUT_DIRECTORY = Build/Vlv2TbltDevicePkg\r
- SUPPORTED_ARCHITECTURES = IA32|X64\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
- POSTBUILD = Vlv2TbltDevicePkg/Feature/Capsule/GenerateCapsule/GenCapsuleAll.sh\r
-\r
-###################################################################################################\r
-#\r
-# Components Section - list of the modules and components that will be processed by compilation\r
-# tools and the EDK II tools to generate PE32/PE32+/Coff image files.\r
-#\r
-# Note: The EDK II DSC file is not used to specify how compiled binary images get placed\r
-# into firmware volume images. This section is just a list of modules to compile from\r
-# source into UEFI-compliant binaries.\r
-# It is the FDF file that contains information on combining binary files into firmware\r
-# volume images, whose concept is beyond UEFI and is described in PI specification.\r
-# Binary modules do not need to be listed in this section, as they should be\r
-# specified in the FDF file. For example: Shell binary, FAT binary (Fat.efi),\r
-# Logo (Logo.bmp), and etc.\r
-# There may also be modules listed in this section that are not required in the FDF file,\r
-# When a module listed here is excluded from FDF file, then UEFI-compliant binary will be\r
-# generated for it, but the binary will not be put into any firmware volume.\r
-#\r
-###################################################################################################\r
+++ /dev/null
-## @file\r
-# FDF file of Platform capsule.\r
-#\r
-# Copyright (c) 2016 Intel Corporation.\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-##\r
-\r
-[FV.SystemFirmwareUpdateCargo]\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-FILE RAW = AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215 { # PcdEdkiiSystemFirmwareFileGuid\r
- $(WORKSPACE)/$(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/FV/Vlv.ROM\r
- }\r
-\r
-FILE RAW = 812136D3-4D3A-433A-9418-29BB9BF78F6E { # gEdkiiSystemFmpCapsuleConfigFileGuid\r
- Vlv2TbltDevicePkg/Feature/Capsule/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfigGcc.ini\r
- }\r
-\r
-[FmpPayload.FmpPayloadSystemFirmwareRsa2048]\r
-IMAGE_HEADER_INIT_VERSION = 0x02\r
-IMAGE_TYPE_ID = 4096267b-da0a-42eb-b5eb-fef31d207cb4 # PcdSystemFmpCapsuleImageTypeIdGuid\r
-IMAGE_INDEX = 0x1\r
-HARDWARE_INSTANCE = 0x0\r
-MONOTONIC_COUNT = 0x2\r
-CERTIFICATE_GUID = A7717414-C616-4977-9420-844712A735BF # RSA2048SHA256\r
-\r
-FILE DATA = $(WORKSPACE)/$(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/FV/SYSTEMFIRMWAREUPDATECARGO.Fv\r
-\r
-[Capsule.Vlv2Rec]\r
-CAPSULE_GUID = 6dcbd5ed-e82d-4c44-bda1-7194199ad92a # gEfiFmpCapsuleGuid\r
-CAPSULE_FLAGS = PersistAcrossReset,InitiateReset\r
-CAPSULE_HEADER_SIZE = 0x20\r
-CAPSULE_HEADER_INIT_VERSION = 0x1\r
-\r
-FMP_PAYLOAD = FmpPayloadSystemFirmwareRsa2048\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- PlatformCpuInfoDxe.c\r
-\r
-Abstract:\r
- Platform Cpu Info driver to public platform related HOB data\r
-\r
---*/\r
-\r
-#include "PlatformCpuInfoDxe.h"\r
-\r
-CHAR16 EfiPlatformCpuInfoVariable[] = L"PlatformCpuInfo";\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformCpuInfoInit (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PLATFORM_CPU_INFO *PlatformCpuInfoPtr;\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
-\r
- //\r
- // Get Platform Cpu Info HOB\r
- //\r
- GuidHob.Raw = GetHobList ();\r
- while ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformCpuInfoGuid, GuidHob.Raw)) != NULL) {\r
- PlatformCpuInfoPtr = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- GuidHob.Raw = GET_NEXT_HOB (GuidHob);\r
-\r
- //\r
- // Write the Platform CPU Info to volatile memory for runtime purposes.\r
- // This must be done in its own driver because SetVariable protocol is dependent on chipset,\r
- // which is dependent on CpuIo, PlatformInfo, and Metronome.\r
- //\r
- Status = gRT->SetVariable(\r
- EfiPlatformCpuInfoVariable,\r
- &gEfiVlv2VariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS,\r
- sizeof(EFI_PLATFORM_CPU_INFO),\r
- PlatformCpuInfoPtr\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
- PlatformCpuInfoDxe.h\r
-\r
-Abstract:\r
- Platform Cpu Info Driver.\r
-\r
---*/\r
-\r
-#ifndef _PLATFORM_CPU_INFO_DRIVER_H_\r
-#define _PLATFORM_CPU_INFO_DRIVER_H_\r
-\r
-#include "PiDxe.h"\r
-#include "Library/HobLib.h"\r
-#include "Guid/GlobalVariable.h"\r
-#include "Guid/AcpiVariableCompatibility.h"\r
-#include "Guid/PlatformCpuInfo.h"\r
-#include "Library/UefiRuntimeServicesTableLib.h"\r
-#include <Guid/Vlv2Variable.h>\r
-\r
-#endif\r
+++ /dev/null
-#/*++
-#
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-# \r
-
-#
-# Module Name:
-#
-# PlatformCpuInfoDxe.inf
-#
-# Abstract:
-#
-#
---*/
-
-
-[Defines]
- INF_VERSION = 0x00010005
- BASE_NAME = PlatformCpuInfoDxe
- FILE_GUID = 025F738B-4EBD-4d55-B728-5F421B601F20
- MODULE_TYPE = DXE_DRIVER
- VERSION_STRING = 1.0
- ENTRY_POINT = PlatformCpuInfoInit
-
-[Sources]
- PlatformCpuInfoDxe.c
- PlatformCpuInfoDxe.h
-
-[Guids]
- gEfiPlatformCpuInfoGuid
- gEfiVlv2VariableGuid
-
-[Packages]
- MdePkg/MdePkg.dec
- MdeModulePkg/MdeModulePkg.dec
- Vlv2TbltDevicePkg/PlatformPkg.dec
- Vlv2SocBinPkg/Vlv2SocBinPkg.dec
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec
-
-[LibraryClasses]
- HobLib
- UefiRuntimeServicesTableLib
- UefiDriverEntryPoint
-
-[BuildOptions]
- MSFT:*_*_*_CC_FLAGS = /Od /GL-
- INTEL:*_*_*_CC_FLAGS = /Od /GL-
-
-[Depex]
- gEfiVariableArchProtocolGuid AND
- gEfiVariableWriteArchProtocolGuid
-
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
---*/\r
-\r
-UINT32 mAzaliaVerbTableData12[] = {\r
- //\r
- // Audio Verb Table - 0x80862805\r
- //\r
- // Pin Widget 5 - PORT B\r
- 0x20471C10,\r
- 0x20471D00,\r
- 0x20471E56,\r
- 0x20471F18,\r
-\r
- // Pin Widget 6 - PORT C\r
- 0x20571C20,\r
- 0x20571D00,\r
- 0x20571E56,\r
- 0x20571F18,\r
-\r
- // Pin Widget 7 - PORT D\r
- 0x20671C30,\r
- 0x20671D00,\r
- 0x20671E56,\r
- 0x20671F58\r
-};\r
-\r
-\r
-PCH_AZALIA_VERB_TABLE mAzaliaVerbTable[] = {\r
- {\r
- //\r
- // VerbTable:\r
- // Revision ID = 0xFF, support all steps\r
- // Codec Verb Table For AZALIA\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x10EC0880\r
- //\r
- {\r
- 0x10EC0880, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0xFF, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x000A, // Number of Rear Jacks = 10\r
- 0x0002 // Number of Front Jacks = 2\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // Revision ID >= 0x03\r
- // Codec Verb Table For AZALIA\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x434D4980\r
- //\r
- {\r
- 0x434D4980, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0x00, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x0009, // Number of Rear Jacks = 9\r
- 0x0002 // Number of Front Jacks = 2\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // Lawndale Azalia Audio Codec Verb Table\r
- // Revision ID = 0x00\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x11D41984\r
- //\r
- {\r
- 0x11D41984, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0x04, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x0009, // Number of Rear Jacks = 9\r
- 0x0002 // Number of Front Jacks = 2\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // VerbTable:\r
- // Revision ID = 0xFF, support all steps\r
- // Codec Verb Table For AZALIA\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x11D41986\r
- //\r
- {\r
- 0x11D41986, // Vendor ID/Device ID\r
- 0x0001, // SubSystem ID\r
- 0xFF, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x000A, // Number of Rear Jacks = 8\r
- 0x0002 // Number of Front Jacks = 2\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // VerbTable: (for Slim River, FFDS3)\r
- // Revision ID = 0x00\r
- // Codec Verb Table For AZALIA\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x10EC0272\r
- //\r
- {\r
- 0x10EC0272, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0x00, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x000E, // Number of Rear Jacks\r
- 0x0002 // Number of Front Jacks\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // VerbTable: (for Buffalo Trail)\r
- // Revision ID = 0x00\r
- // Codec Verb Table For AZALIA\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x10EC0269\r
- //\r
- {\r
- 0x10EC0269, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0x00, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x000A, // Number of Rear Jacks\r
- 0x0002 // Number of Front Jacks\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // VerbTable: (RealTek ALC888)\r
- // Revision ID = 0xFF\r
- // Codec Verb Table For Redfort\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x10EC0888\r
- //\r
- {\r
- 0x10EC0888, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0xFF, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x000B, // Number of Rear Jacks\r
- 0x0002 // Number of Front Jacks\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // VerbTable: (RealTek ALC885)\r
- // Revision ID = 0xFF\r
- // Codec Verb Table For Redfort\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x10EC0885\r
- //\r
- {\r
- 0x10EC0885, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0xFF, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x000B, // Number of Rear Jacks\r
- 0x0002 // Number of Front Jacks\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // VerbTable: (IDT 92HD81)\r
- // Revision ID = 0xFF\r
- // Codec Vendor: 0x111D7605\r
- //\r
- {\r
- 0x111D76d5, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0xFF, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x0008, // Number of Rear Jacks\r
- 0x0002 // Number of Front Jacks\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // VerbTable: (Intel VLV HDMI)\r
- // Revision ID = 0xFF\r
- // Codec Verb Table For EmeraldLake/LosLunas\r
- // Codec Vendor: 0x80862804\r
- //\r
- {\r
- 0x80862882, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0xFF, // Revision ID\r
- 0x02, // Front panel support (1=yes, 2=no)\r
- 0x0003, // Number of Rear Jacks\r
- 0x0000 // Number of Front Jacks\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // VerbTable: (RealTek ALC262)\r
- // Revision ID = 0xFF, support all steps\r
- // Codec Verb Table For AZALIA\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x10EC0262\r
- //\r
- {\r
- 0x10EC0262, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0xFF, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x000B, // Number of Rear Jacks = 11\r
- 0x0002 // Number of Front Jacks = 2\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- },\r
- {\r
- //\r
- // VerbTable: (RealTek ALC282)\r
- // Revision ID = 0xff\r
- // Codec Verb Table For Azalia on SharkBay-WhiteBluff refresh and Haswell ULT FFRD Harris Beach, WTM1, WTM2iCRB\r
- // Codec Address: CAd value (0/1/2)\r
- // Codec Vendor: 0x10EC0282\r
- //\r
- {\r
- 0x10EC0282, // Vendor ID/Device ID\r
- 0x0000, // SubSystem ID\r
- 0xff, // Revision ID\r
- 0x01, // Front panel support (1=yes, 2=no)\r
- 0x000C, // Number of Rear Jacks, 0x0010 for Harris Beach, 0x000B for WTM1 & WTM2iCRB\r
- 0x0002 // Number of Front Jacks\r
- },\r
- 0 // Pointer to verb table data, need to be inited in the code.\r
- }\r
-};\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- BoardId.c\r
-\r
-Abstract:\r
-\r
- Initialization for the board ID.\r
-\r
- This code should be common across a chipset family of products.\r
-\r
-\r
-\r
---*/\r
-\r
-#include "PchRegs.h"\r
-#include "PlatformDxe.h"\r
-#include <Guid/IdccData.h>\r
-#include <Guid/EfiVpdData.h>\r
-#include <Protocol/DataHub.h>\r
-\r
-\r
-extern EFI_GUID mPlatformDriverGuid;\r
-\r
-//\r
-// Global module data\r
-//\r
-UINT32 mBoardId;\r
-UINT8 mBoardIdIndex;\r
-EFI_BOARD_FEATURES mBoardFeatures;\r
-UINT16 mSubsystemDeviceId;\r
-UINT16 mSubsystemAudioDeviceId;\r
-CHAR8 BoardAaNumber[7];\r
-BOOLEAN mFoundAANum;\r
-\r
-/**\r
-\r
- Write the boardid variable if it does not already exist.\r
-\r
-**/\r
-VOID\r
-InitializeBoardId (\r
- )\r
-{\r
-\r
- UINT32 BoardIdBufferSize;\r
- EFI_IDCC_BOARD_FORM_FACTOR IdccBoardFormFactor;\r
- EFI_DATA_HUB_PROTOCOL *DataHub;\r
- EFI_STATUS Status;\r
- DMI_DATA DmiDataVariable;\r
- UINTN Size;\r
-#if defined(DUPLICATE_AA_NO_BASE_ADDR)\r
- CHAR8 DuplicateAaNoAscii[sizeof(DmiDataVariable.BaseBoardVersion)];\r
- UINTN iter;\r
-#endif\r
-#if defined(GPIO_BOARD_ID_SUPPORT) && GPIO_BOARD_ID_SUPPORT != 0\r
- UINT8 Data8;\r
-#endif\r
-\r
- //\r
- // Update data from the updatable DMI data area\r
- //\r
- Size = sizeof (DMI_DATA);\r
- SetMem(&DmiDataVariable, Size, 0xFF);\r
- Status = gRT->GetVariable (\r
- DMI_DATA_NAME,\r
- &gDmiDataGuid,\r
- NULL,\r
- &Size,\r
- &DmiDataVariable\r
- );\r
-\r
-#if defined(DUPLICATE_AA_NO_BASE_ADDR)\r
- //\r
- // Get AA# from flash descriptor region\r
- //\r
- EfiSetMem(DuplicateAaNoAscii, sizeof(DuplicateAaNoAscii), 0xFF);\r
- FlashRead((UINT8 *)(UINTN)DUPLICATE_AA_NO_BASE_ADDR,\r
- (UINT8 *)DuplicateAaNoAscii,\r
- sizeof(DuplicateAaNoAscii));\r
-\r
- //\r
- // Validate AA# read from VPD\r
- //\r
- for (iter = 0; iter < sizeof(DuplicateAaNoAscii); iter++) {\r
- if ((DuplicateAaNoAscii[iter] != 0xFF) &&\r
- (DuplicateAaNoAscii[iter] != DmiDataVariable.BaseBoardVersion[iter])) {\r
- DmiDataVariable.BaseBoardVersion[iter] = DuplicateAaNoAscii[iter];\r
- }\r
- }\r
-\r
- Status = EFI_SUCCESS;\r
-#endif\r
-\r
- mFoundAANum = FALSE;\r
-\r
- //\r
- // No variable...no copy\r
- //\r
- if (EFI_ERROR (Status)) {\r
- mBoardIdIndex = 0; // If we can't find the BoardId in the table, use the first entry\r
- } else {\r
- //\r
- // This is the correct method of checking for AA#.\r
- //\r
- CopyMem(&BoardAaNumber, ((((UINT8*)&DmiDataVariable.BaseBoardVersion)+2)), 6);\r
- BoardAaNumber[6] = 0;\r
- for (mBoardIdIndex = 0; mBoardIdIndex < mBoardIdDecodeTableSize; mBoardIdIndex++) {\r
- if (AsciiStrnCmp(mBoardIdDecodeTable[mBoardIdIndex].AaNumber, BoardAaNumber, 6) == 0) {\r
- mFoundAANum = TRUE;\r
- break;\r
- }\r
- }\r
-\r
- if(!mFoundAANum) {\r
- //\r
- // Add check for AA#'s that is programmed without the AA as leading chars.\r
- //\r
- CopyMem(&BoardAaNumber, (((UINT8*)&DmiDataVariable.BaseBoardVersion)), 6);\r
- BoardAaNumber[6] = 0;\r
- for (mBoardIdIndex = 0; mBoardIdIndex < mBoardIdDecodeTableSize; mBoardIdIndex++) {\r
- if (AsciiStrnCmp(mBoardIdDecodeTable[mBoardIdIndex].AaNumber, BoardAaNumber, 6) == 0) {\r
- mFoundAANum = TRUE;\r
- break;\r
- }\r
- }\r
- }\r
- }\r
-\r
-#if defined(GPIO_BOARD_ID_SUPPORT) && GPIO_BOARD_ID_SUPPORT != 0\r
- //\r
- // If we can't find the BoardAA# in the table, find BoardId\r
- //\r
- if (mFoundAANum != TRUE) {\r
- //\r
- // BoardID BIT Location\r
- // 0 GPIO33 (ICH)\r
- // 1 GPIO34 (ICH)\r
- //\r
- Data8 = IoRead8(GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_LVL2);\r
-\r
- //\r
- // BoardId[0]\r
- //\r
- mBoardId = (UINT32)((Data8 >> 1) & BIT0);\r
- //\r
- // BoardId[1]\r
- //\r
- mBoardId |= (UINT32)((Data8 >> 1) & BIT1);\r
-\r
- for (mBoardIdIndex = 0; mBoardIdIndex < mBoardIdDecodeTableSize; mBoardIdIndex++) {\r
- if (mBoardIdDecodeTable[mBoardIdIndex].BoardId == mBoardId) {\r
- break;\r
- }\r
- }\r
-#endif\r
- if (mBoardIdIndex == mBoardIdDecodeTableSize) {\r
- mBoardIdIndex = 0; // If we can't find the BoardId in the table, use the first entry\r
- }\r
-#if defined(GPIO_BOARD_ID_SUPPORT) && GPIO_BOARD_ID_SUPPORT != 0\r
- }\r
-#endif\r
-\r
- mBoardFeatures = mBoardIdDecodeTable[mBoardIdIndex].Features;\r
- mSubsystemDeviceId = mBoardIdDecodeTable[mBoardIdIndex].SubsystemDeviceId;\r
- mSubsystemAudioDeviceId = mBoardIdDecodeTable[mBoardIdIndex].AudioSubsystemDeviceId;\r
-\r
- //\r
- // Set the BoardFeatures variable\r
- //\r
- BoardIdBufferSize = sizeof (mBoardFeatures);\r
- gRT->SetVariable (\r
- BOARD_FEATURES_NAME,\r
- &gEfiBoardFeaturesGuid,\r
- EFI_VARIABLE_NON_VOLATILE |\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS |\r
- EFI_VARIABLE_RUNTIME_ACCESS,\r
- BoardIdBufferSize,\r
- &mBoardFeatures\r
- );\r
-\r
- //\r
- // Get the Data Hub protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiDataHubProtocolGuid,\r
- NULL,\r
- (VOID **) &DataHub\r
- );\r
- if (!(EFI_ERROR(Status))) {\r
- //\r
- // Fill out data\r
- //\r
- IdccBoardFormFactor.IdccHeader.Type = EFI_IDCC_BOARD_FORM_FACTOR_TYPE;\r
- IdccBoardFormFactor.IdccHeader.RecordLength = sizeof(EFI_IDCC_BOARD_FORM_FACTOR);\r
- if ((mBoardFeatures & B_BOARD_FEATURES_FORM_FACTOR_ATX) || (mBoardFeatures & B_BOARD_FEATURES_FORM_FACTOR_MICRO_ATX)) {\r
- IdccBoardFormFactor.BoardFormFactor = ATX_FORM_FACTOR; // ATX\r
- } else {\r
- IdccBoardFormFactor.BoardFormFactor = BTX_FORM_FACTOR; // BTX\r
- }\r
-\r
- //\r
- // Publish the Board Form Factor value for IDCC\r
- //\r
- Status = DataHub->LogData (\r
- DataHub,\r
- &gIdccDataHubGuid,\r
- &mPlatformDriverGuid,\r
- EFI_DATA_RECORD_CLASS_DATA,\r
- &IdccBoardFormFactor,\r
- sizeof(EFI_IDCC_BOARD_FORM_FACTOR)\r
- );\r
- }\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- BoardIdDecode.c\r
-\r
-Abstract:\r
-\r
---*/\r
-\r
-#include "PchRegs.h"\r
-#include "PlatformDxe.h"\r
-#include "Platform.h"\r
-\r
-\r
-//\r
-// Define macros to build data structure signatures from characters.\r
-//\r
-#define EFI_SIGNATURE_16(A, B) ((A) | (B << 8))\r
-#define EFI_SIGNATURE_32(A, B, C, D) (EFI_SIGNATURE_16 (A, B) | (EFI_SIGNATURE_16 (C, D) << 16))\r
-#define EFI_SIGNATURE_64(A, B, C, D, E, F, G, H) \\r
- (EFI_SIGNATURE_32 (A, B, C, D) | ((UINT64) (EFI_SIGNATURE_32 (E, F, G, H)) << 32))\r
-\r
-BOARD_ID_DECODE mBoardIdDecodeTable[] = {\r
- //\r
- // Board ID, Board Features bitmap, Subsystem Device ID\r
- // This is a dummy entry that has to exist. Do not delete, just make a generic entry that fit for product.\r
- //\r
- {\r
- MW_ITX_MPCIE_LVDS_LOEM_AA,\r
- MW_ITX_MPCIE_LVDS_LOEM_ID,\r
- B_BOARD_FEATURES_FORM_FACTOR_ATX |\r
- B_BOARD_FEATURES_SIO_COM2 |\r
- B_BOARD_FEATURES_2_C0_MEMORY_SLOT |\r
- V_BOARD_FEATURES_SLEEP_S3 |\r
- B_BOARD_FEATURES_PS2WAKEFROMS5 |\r
- B_BOARD_FEATURES_LVDS |\r
- B_BOARD_FEATURES_VERB_TABLE1,\r
- V_DEFAULT_SUBSYSTEM_DEVICE_ID,\r
- 0xD625,\r
- EFI_SIGNATURE_64('M','W','P','N','T','1','0','N')\r
- },\r
-\r
- {\r
- MW_ITX_MPCIE_LVDS_CHANNEL_AA,\r
- MW_ITX_MPCIE_LVDS_CHANNEL_ID,\r
- B_BOARD_FEATURES_FORM_FACTOR_ATX |\r
- B_BOARD_FEATURES_SIO_COM2 |\r
- B_BOARD_FEATURES_2_C0_MEMORY_SLOT |\r
- V_BOARD_FEATURES_SLEEP_S3 |\r
- B_BOARD_FEATURES_PS2WAKEFROMS5 |\r
- B_BOARD_FEATURES_LVDS |\r
- B_BOARD_FEATURES_VERB_TABLE1,\r
- V_DEFAULT_SUBSYSTEM_DEVICE_ID,\r
- 0xD625,\r
- EFI_SIGNATURE_64('M','W','P','N','T','1','0','N')\r
- },\r
-\r
- {\r
- MW_ITX_MPCIE_CHANNEL_AA,\r
- MW_ITX_MPCIE_CHANNEL_ID,\r
- B_BOARD_FEATURES_FORM_FACTOR_ATX |\r
- B_BOARD_FEATURES_SIO_COM2 |\r
- B_BOARD_FEATURES_2_C0_MEMORY_SLOT |\r
- V_BOARD_FEATURES_SLEEP_S3 |\r
- B_BOARD_FEATURES_PS2WAKEFROMS5 |\r
- B_BOARD_FEATURES_VERB_TABLE1,\r
- V_DEFAULT_SUBSYSTEM_DEVICE_ID,\r
- 0xD625,\r
- EFI_SIGNATURE_64('M','W','P','N','T','1','0','N')\r
- },\r
-\r
- {\r
- KT_ITX_MPCIE_LVDS_LOEM_AA,\r
- KT_ITX_MPCIE_LVDS_LOEM_ID,\r
- B_BOARD_FEATURES_FORM_FACTOR_ATX |\r
- B_BOARD_FEATURES_SIO_COM2 |\r
- B_BOARD_FEATURES_2_C0_MEMORY_SLOT |\r
- V_BOARD_FEATURES_SLEEP_S3 |\r
- B_BOARD_FEATURES_PS2WAKEFROMS5 |\r
- B_BOARD_FEATURES_LVDS |\r
- B_BOARD_FEATURES_VERB_TABLE2,\r
- V_DEFAULT_SUBSYSTEM_DEVICE_ID_KT,\r
- 0xD626,\r
- EFI_SIGNATURE_64('K','T','P','N','T','1','0','N')\r
- },\r
-\r
- {\r
- KT_ITX_CHANNEL_AA,\r
- KT_ITX_CHANNEL_ID,\r
- B_BOARD_FEATURES_FORM_FACTOR_ATX |\r
- B_BOARD_FEATURES_SIO_COM2 |\r
- B_BOARD_FEATURES_2_C0_MEMORY_SLOT |\r
- V_BOARD_FEATURES_SLEEP_S3 |\r
- B_BOARD_FEATURES_PS2WAKEFROMS5 |\r
- B_BOARD_FEATURES_NO_MINIPCIE |\r
- B_BOARD_FEATURES_VERB_TABLE2,\r
- V_DEFAULT_SUBSYSTEM_DEVICE_ID_KT,\r
- 0xD626,\r
- EFI_SIGNATURE_64('K','T','P','N','T','1','0','N')\r
- },\r
-\r
- {\r
- KT_ITX_LOEM_AA,\r
- KT_ITX_LOEM_ID,\r
- B_BOARD_FEATURES_FORM_FACTOR_ATX |\r
- B_BOARD_FEATURES_SIO_COM2 |\r
- B_BOARD_FEATURES_2_C0_MEMORY_SLOT |\r
- V_BOARD_FEATURES_SLEEP_S3 |\r
- B_BOARD_FEATURES_PS2WAKEFROMS5 |\r
- B_BOARD_FEATURES_NO_MINIPCIE |\r
- B_BOARD_FEATURES_VERB_TABLE2,\r
- V_DEFAULT_SUBSYSTEM_DEVICE_ID_KT,\r
- 0xD626,\r
- EFI_SIGNATURE_64('K','T','P','N','T','1','0','N')\r
- }\r
-};\r
-\r
-UINTN mBoardIdDecodeTableSize = sizeof (mBoardIdDecodeTable) /\r
- sizeof (mBoardIdDecodeTable[0]);\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- BoardIdDecode.h\r
-\r
-Abstract:\r
-\r
- Header file for Platform Initialization Driver.\r
-\r
-Revision History\r
-\r
-++*/\r
-\r
-//\r
-// Board AA# and Board ID\r
-//\r
-#define DEFAULT_BOARD_AA "FFFFFF"\r
-\r
-//\r
-// Mount Washington (LVDS) LOEM\r
-//\r
-#define MW_ITX_MPCIE_LVDS_LOEM_AA "E93081"\r
-#define MW_ITX_MPCIE_LVDS_LOEM_ID 3\r
-\r
-//\r
-// Mount Washington (LVDS) Channel\r
-//\r
-#define MW_ITX_MPCIE_LVDS_CHANNEL_AA "E93080"\r
-#define MW_ITX_MPCIE_LVDS_CHANNEL_ID 3\r
-\r
-//\r
-// Mount Washington Channel\r
-//\r
-#define MW_ITX_MPCIE_CHANNEL_AA "E93082"\r
-#define MW_ITX_MPCIE_CHANNEL_ID 1\r
-\r
-//\r
-// Kinston (mPCIe + LVDS) LOEM\r
-//\r
-#define KT_ITX_MPCIE_LVDS_LOEM_AA "E93085"\r
-#define KT_ITX_MPCIE_LVDS_LOEM_ID 2\r
-\r
-//\r
-// Kinston (LVDS) Channel\r
-//\r
-#define KT_ITX_CHANNEL_AA "E93083"\r
-#define KT_ITX_CHANNEL_ID 0\r
-\r
-//\r
-// Kinston LOEM\r
-//\r
-#define KT_ITX_LOEM_AA "E93084"\r
-#define KT_ITX_LOEM_ID 0\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- ClockControl.c\r
-\r
-Abstract:\r
-\r
- Sets platform/SKU specific clock routing information.\r
-\r
-\r
-\r
---*/\r
-\r
-#include "PlatformDxe.h"\r
-#include <Protocol/CK505ClockPlatformInfo.h>\r
-\r
-//\r
-// Default clock routing informtion (All On)\r
-//\r
-EFI_CLOCK_PLATFORM_INFO mDefClockPolicy = {NULL, 0, NULL, 0, NULL, 0};\r
-\r
-//\r
-// Clock Settings\r
-//\r
-// Static clock table.\r
-// This should be used to define any clock settings that are static\r
-// (Always On or Always Off). Dynamic clocks should be set to enabled\r
-// in this table.\r
-//\r
-EFI_STATIC_SIGNALS mAtxStaticClocks[] = {\r
- {SrcClk8, Enabled, All},\r
- {SrcClk7, Enabled, All},\r
- {SrcClk6, Enabled, All},\r
- {SrcClk5, Enabled, All},\r
- {SrcClk4, Enabled, All},\r
- {SrcClk3, Enabled, All},\r
- {SrcClk2, Enabled, All},\r
- {SrcClk1, Enabled, All},\r
- {SrcClk0, Enabled, All},\r
- {Ref0, Enabled, All},\r
- {Dot96, Enabled, All},\r
- {Usb48, Enabled, All},\r
- {PciClkF5, Enabled, All},\r
- {PciClk0, Enabled, All},\r
- {PciClk2, Enabled, All},\r
- {PciClk3, Enabled, All},\r
- {PciClk4, Disabled, All},\r
- {Cr_B, EnabledWithSwitch, All},\r
-};\r
-\r
-//\r
-// ClockSxInfo Table\r
-// This is a list of clocks that need to be set to a known state when the\r
-// system enters S4 or S5.\r
-//\r
-EFI_STATIC_SIGNALS mAtxSxClocks[] = {\r
- {SaveClockConfiguration, Disabled, All}\r
-};\r
-\r
-//\r
-// ATX settings structure\r
-//\r
-EFI_CLOCK_PLATFORM_INFO mAtxClockSettings = {\r
- mAtxStaticClocks,\r
- sizeof(mAtxStaticClocks) / sizeof(mAtxStaticClocks[0]),\r
- mAtxSxClocks,\r
- sizeof(mAtxSxClocks) / sizeof(mAtxSxClocks[0])\r
-};\r
-\r
-#if defined( RVP_SUPPORT ) && RVP_SUPPORT\r
-//\r
-// RVP Clock Settings\r
-//\r
-// Static clock table.\r
-// This should be used to define any clock settings that are static\r
-// (Always On or Always Off). Dynamic clocks should be set to enabled\r
-// in this table.\r
-//\r
-//UPSD_TBD Check with Jan if any porting required.\r
-//\r
-EFI_STATIC_SIGNALS mRvpStaticClocks[] = {\r
- {SrcClk11, Enabled, All}, // Not used/not present but leave coding enabled\r
- {SrcClk10, Enabled, All}, // Not used/not present but leave coding enabled\r
- {SrcClk9, Enabled, All}, // Not used/not present but leave coding enabled\r
- {SrcClk8, Enabled, All}, // ICHSATAII\r
- {SrcClk7, Enabled, All}, // DPL_REFSSCLKIN\r
- {SrcClk6, Enabled, All}, // 100M_MCH\r
- {SrcClk5, Enabled, All}, // Mini-PCIe //TODO PNV: Need to check ICH GPIO38:\r
- // 0: turn on; 1: turn off\r
- {SrcClk4, Enabled, All}, // ICHSATA\r
- {SrcClk3, Enabled, All}, // 100M_ICH\r
- {SrcClk2, Enabled, All}, // 100M_LAN\r
- {SrcClk1, Enabled, All}, // 25M_LAN\r
- {SrcClk0, Enabled, All}, // 96M_DREF\r
- {Ref0, Enabled, All},\r
- {Dot96, Enabled, All},\r
- {Usb48, Enabled, All},\r
- {PciClkF5, Enabled, All}, // 33M_ICH\r
- {PciClk0, Enabled, All}, // 33M_RISER\r
- {PciClk1, Enabled, All}, // 33M_RISER\r
- {PciClk2, Enabled, All}, // VDD_Clock\r
- {PciClk3, Enabled, All}, // 33M_S1\r
- {PciClk4, Enabled, All}, // 33M_PA\r
-};\r
-\r
-//\r
-// Dynamic clock table\r
-// This is used to determine if a clock should be left on or turned off based\r
-// on the presence of a device. The bridge information is used so the bus\r
-// number for the device to be detected can be found.\r
-//\r
-\r
-//\r
-// ClockSxInfo Table\r
-// This is a list of clocks that need to be set to a known state when the\r
-// system enters S4 or S5.\r
-//\r
-EFI_STATIC_SIGNALS mRvpSxClocks[] = {\r
- {SaveClockConfiguration, Disabled, All}\r
-};\r
-\r
-//\r
-// RVP settings structure\r
-//\r
-EFI_CLOCK_PLATFORM_INFO mRvpClockSettings = {\r
- mRvpStaticClocks,\r
- sizeof(mRvpStaticClocks) / sizeof(mRvpStaticClocks[0]),\r
- 0, // No clocks will be turned off mRvpDynamicClocks,\r
- 0, // No clocks will be turned off sizeof(mRvpDynamicClocks) / sizeof(mRvpDynamicClocks[0]),\r
- mRvpSxClocks,\r
- sizeof(mRvpSxClocks) / sizeof(mRvpSxClocks[0])\r
-};\r
-#endif\r
-\r
-VOID\r
-InitializeClockRouting(\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN BoardIdVarSize;\r
- EFI_BOARD_FEATURES BoardIdVar;\r
- EFI_CLOCK_PLATFORM_INFO *ClockPolicy;\r
- EFI_HANDLE Handle;\r
-\r
- ClockPolicy = &mDefClockPolicy;\r
-\r
- //\r
- // Do modifications based on board type\r
- //\r
- BoardIdVarSize = sizeof (EFI_BOARD_FEATURES);\r
- Status = gRT->GetVariable (\r
- BOARD_FEATURES_NAME,\r
- &gEfiBoardFeaturesGuid,\r
- NULL,\r
- &BoardIdVarSize,\r
- &BoardIdVar\r
- );\r
- if (!EFI_ERROR (Status)) {\r
-\r
-#if defined( RVP_SUPPORT ) && RVP_SUPPORT\r
- if (BoardIdVar & B_BOARD_FEATURES_RVP) {\r
- ClockPolicy = &mRvpClockSettings;\r
- }\r
-#else\r
-\r
- //\r
- // Isolate board type information\r
- //\r
- BoardIdVar = BoardIdVar & (B_BOARD_FEATURES_FORM_FACTOR_ATX |\r
- B_BOARD_FEATURES_FORM_FACTOR_BTX |\r
- B_BOARD_FEATURES_FORM_FACTOR_MICRO_ATX |\r
- B_BOARD_FEATURES_FORM_FACTOR_MICRO_BTX);\r
-\r
- if (BoardIdVar == B_BOARD_FEATURES_FORM_FACTOR_ATX ||\r
- BoardIdVar == B_BOARD_FEATURES_FORM_FACTOR_MICRO_ATX) {\r
- ClockPolicy = &mAtxClockSettings;\r
- }\r
-\r
-#endif\r
-\r
- }\r
-\r
- Handle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gEfiCk505ClockPlatformInfoGuid,\r
- EFI_NATIVE_INTERFACE,\r
- ClockPolicy\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
-}\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- Configuration.h\r
-\r
-Abstract:\r
-\r
- Driver configuration include file\r
-\r
-\r
---*/\r
-\r
-#ifndef _CONFIGURATION_H\r
-#define _CONFIGURATION_H\r
-\r
-#define EFI_NON_DEVICE_CLASS 0x00\r
-#define EFI_DISK_DEVICE_CLASS 0x01\r
-#define EFI_VIDEO_DEVICE_CLASS 0x02\r
-#define EFI_NETWORK_DEVICE_CLASS 0x04\r
-#define EFI_INPUT_DEVICE_CLASS 0x08\r
-#define EFI_ON_BOARD_DEVICE_CLASS 0x10\r
-#define EFI_OTHER_DEVICE_CLASS 0x20\r
-\r
-//\r
-// Processor labels\r
-//\r
-#define PROCESSOR_HT_MODE 0x0100\r
-#define PROCESSOR_FSB_MULTIPLIER 0x0101\r
-#define PROCESSOR_MULTIPLIER_OVERRIDE_CONTROL 0x0211\r
-\r
-//\r
-// Memory labels\r
-//\r
-#define MEMORY_SLOT1_SPEED 0x0200\r
-#define MEMORY_SLOT2_SPEED 0x0201\r
-#define MEMORY_SLOT3_SPEED 0x0202\r
-#define MEMORY_SLOT4_SPEED 0x0203\r
-#define END_MEMORY_SLOT_SPEED 0x020F\r
-#define PERFORMANCE_MEMORY_PROFILE_CONTROL 0x0210\r
-#define UCLK_RATIO_CONTROL 0x0212\r
-\r
-//\r
-// Language label\r
-//\r
-#define FRONT_PAGE_ITEM_LANGUAGE 0x300\r
-\r
-//\r
-// Boot Labels\r
-//\r
-#define BOOT_DEVICE_PRIORITY_BEGIN 0x0400\r
-#define BOOT_DEVICE_PRIORITY_END 0x0401\r
-#define BOOT_OPTICAL_DEVICE_BEGIN 0x0410\r
-#define BOOT_OPTICAL_DEVICE_END 0x0411\r
-#define BOOT_REMOVABLE_DEVICE_BEGIN 0x0420\r
-#define BOOT_REMOVABLE_DEVICE_END 0x0421\r
-#define BOOT_PXE_DEVICE_BEGIN 0x0430\r
-#define BOOT_PXE_DEVICE_END 0x0431\r
-#define BOOT_MENU_TYPE_BEGIN 0x0440\r
-#define BOOT_MENU_TYPE_END 0x0441\r
-#define BOOT_USB_DEVICE_BEGIN 0x0450\r
-#define BOOT_USB_DEVICE_END 0x0451\r
-#define BOOT_USB_FIRST_BEGIN 0x0460\r
-#define BOOT_USB_FIRST_END 0x0461\r
-#define BOOT_UEFI_BEGIN 0x0470\r
-#define BOOT_UEFI_END 0x0471\r
-#define BOOT_USB_UNAVAILABLE_BEGIN 0x0480\r
-#define BOOT_USB_UNAVAILABLE_END 0x0481\r
-#define BOOT_CD_UNAVAILABLE_BEGIN 0x0490\r
-#define BOOT_CD_UNAVAILABLE_END 0x0491\r
-#define BOOT_FDD_UNAVAILABLE_BEGIN 0x04A0\r
-#define BOOT_FDD_UNAVAILABLE_END 0x04A1\r
-#define BOOT_DEVICE_PRIORITY_DEFAULT_BEGIN 0x04B0\r
-#define BOOT_DEVICE_PRIORITY_DEFAULT_END 0x04B1\r
-#define BOOT_USB_OPT_LABEL_BEGIN 0x04C0\r
-#define BOOT_USB_OPT_LABEL_END 0x04C1\r
-\r
-#define VAR_EQ_ADMIN_NAME 0x0041 // A\r
-#define VAR_EQ_ADMIN_DECIMAL_NAME L"65"\r
-#define VAR_EQ_VIEW_ONLY_NAME 0x0042 // B\r
-#define VAR_EQ_VIEW_ONLY_DECIMAL_NAME L"66"\r
-#define VAR_EQ_CONFIG_MODE_NAME 0x0043 // C\r
-#define VAR_EQ_CONFIG_MODE_DECIMAL_NAME L"67"\r
-#define VAR_EQ_CPU_EE_NAME 0x0045 // E\r
-#define VAR_EQ_CPU_EE_DECIMAL_NAME L"69"\r
-#define VAR_EQ_FLOPPY_MODE_NAME 0x0046 // F\r
-#define VAR_EQ_FLOPPY_MODE_DECIMAL_NAME L"70"\r
-#define VAR_EQ_HT_MODE_NAME 0x0048 // H\r
-#define VAR_EQ_HT_MODE_DECIMAL_NAME L"72"\r
-#define VAR_EQ_AHCI_MODE_NAME 0x0049 // I\r
-#define VAR_EQ_AHCI_MODE_DECIMAL_NAME L"73"\r
-#define VAR_EQ_CPU_LOCK_NAME 0x004C // L\r
-#define VAR_EQ_CPU_LOCK_DECIMAL_NAME L"76"\r
-#define VAR_EQ_NX_MODE_NAME 0x004E // N\r
-#define VAR_EQ_NX_MODE_DECIMAL_NAME L"78"\r
-#define VAR_EQ_RAID_MODE_NAME 0x0052 // R\r
-#define VAR_EQ_RAID_MODE_DECIMAL_NAME L"82"\r
-#define VAR_EQ_1394_MODE_NAME 0x0054 // T\r
-#define VAR_EQ_1394_MODE_DECIMAL_NAME L"84"\r
-#define VAR_EQ_USER_NAME 0x0055 // U\r
-#define VAR_EQ_USER_DECIMAL_NAME L"85"\r
-#define VAR_EQ_VIDEO_MODE_NAME 0x0056 // V\r
-#define VAR_EQ_VIDEO_MODE_DECIMAL_NAME L"86"\r
-#define VAR_EQ_LEGACY_FP_AUDIO_NAME 0x0057 // W\r
-#define VAR_EQ_LEGACY_FP_AUDIO_DECIMAL_NAME L"87"\r
-#define VAR_EQ_EM64T_CAPABLE_NAME 0x0058 // X\r
-#define VAR_EQ_EM64T_CAPABLE_DECIMAL_NAME L"88"\r
-#define VAR_EQ_BOARD_FORMFACTOR_NAME 0x0059 // Y\r
-#define VAR_EQ_BOARD_FORMFACTOR_DECIMAL_NAME L"89"\r
-#define VAR_EQ_UNCON_CPU_NAME 0x005B // ??\r
-#define VAR_EQ_UNCON_CPU_DECIMAL_NAME L"91"\r
-#define VAR_EQ_VAR_HIDE_NAME 0x005C // ??\r
-#define VAR_EQ_VAR_HIDE_DECIMAL_NAME L"92"\r
-#define VAR_EQ_ENERGY_LAKE_NAME 0x005D // ??\r
-#define VAR_EQ_ENERGY_LAKE_DECIMAL_NAME L"93"\r
-#define VAR_EQ_TPM_MODE_NAME 0x005E // ^\r
-#define VAR_EQ_TPM_MODE_DECIMAL_NAME L"94"\r
-#define VAR_EQ_DISCRETE_SATA_NAME 0x005F // ??\r
-#define VAR_EQ_DISCRETE_SATA_DECIMAL_NAME L"95"\r
-#define VAR_EQ_ROEM_SKU_NAME 0x0060 // ??\r
-#define VAR_EQ_ROEM_SKU_DECIMAL_NAME L"96"\r
-#define VAR_EQ_AMTSOL_MODE_NAME 0x0061 // ??\r
-#define VAR_EQ_AMTSOL_MODE_DECIMAL_NAME L"97"\r
-#define VAR_EQ_NO_PEG_MODE_NAME 0x0062 // ??\r
-#define VAR_EQ_NO_PEG_MODE_DECIMAL_NAME L"98"\r
-#define VAR_EQ_SINGLE_PROCESSOR_MODE_NAME 0x0063 // ??\r
-#define VAR_EQ_SINGLE_PROCESSOR_MODE_DECIMAL_NAME L"99"\r
-#define VAR_EQ_FLOPPY_HIDE_NAME 0x0064 // ??\r
-#define VAR_EQ_FLOPPY_HIDE_DECIMAL_NAME L"100"\r
-#define VAR_EQ_SERIAL_HIDE_NAME 0x0065 // ??\r
-#define VAR_EQ_SERIAL_HIDE_DECIMAL_NAME L"101"\r
-#define VAR_EQ_GV3_CAPABLE_NAME 0x0066 // f\r
-#define VAR_EQ_GV3_CAPABLE_DECIMAL_NAME L"102"\r
-#define VAR_EQ_2_MEMORY_NAME 0x0067 // ??\r
-#define VAR_EQ_2_MEMORY_DECIMAL_NAME L"103"\r
-#define VAR_EQ_2_SATA_NAME 0x0068 // ??\r
-#define VAR_EQ_2_SATA_DECIMAL_NAME L"104"\r
-#define VAR_EQ_NEC_SKU_NAME 0x0069 // ??\r
-#define VAR_EQ_NEC_SKU_DECIMAL_NAME L"105"\r
-#define VAR_EQ_AMT_MODE_NAME 0x006A // ??\r
-#define VAR_EQ_AMT_MODE_DECIMAL_NAME L"106"\r
-#define VAR_EQ_LCLX_SKU_NAME 0x006B // ??\r
-#define VAR_EQ_LCLX_SKU_DECIMAL_NAME L"107"\r
-#define VAR_EQ_VT_NAME 0x006C\r
-#define VAR_EQ_VT_DECIMAL_NAME L"108"\r
-#define VAR_EQ_LT_NAME 0x006D\r
-#define VAR_EQ_LT_DECIMAL_NAME L"109"\r
-#define VAR_EQ_ITK_BIOS_MOD_NAME 0x006E // ??\r
-#define VAR_EQ_ITK_BIOS_MOD_DECIMAL_NAME L"110"\r
-#define VAR_EQ_HPET_NAME 0x006F\r
-#define VAR_EQ_HPET_DECIMAL_NAME L"111"\r
-#define VAR_EQ_ADMIN_INSTALLED_NAME 0x0070 // ??\r
-#define VAR_EQ_ADMIN_INSTALLED_DECIMAL_NAME L"112"\r
-#define VAR_EQ_USER_INSTALLED_NAME 0x0071 // ??\r
-#define VAR_EQ_USER_INSTALLED_DECIMAL_NAME L"113"\r
-#define VAR_EQ_CPU_CMP_NAME 0x0072\r
-#define VAR_EQ_CPU_CMP_DECIMAL_NAME L"114"\r
-#define VAR_EQ_LAN_MAC_ADDR_NAME 0x0073 // ??\r
-#define VAR_EQ_LAN_MAC_ADDR_DECIMAL_NAME L"115"\r
-#define VAR_EQ_PARALLEL_HIDE_NAME 0x0074 // ??\r
-#define VAR_EQ_PARALLEL_HIDE_DECIMAL_NAME L"116"\r
-#define VAR_EQ_AFSC_SETUP_NAME 0x0075\r
-#define VAR_EQ_AFSC_SETUP_DECIMAL_NAME L"117"\r
-#define VAR_EQ_MINICARD_MODE_NAME 0x0076 //\r
-#define VAR_EQ_MINICARD_MODE_DECIMAL_NAME L"118"\r
-#define VAR_EQ_VIDEO_IGD_NAME 0x0077 //\r
-#define VAR_EQ_VIDEO_IGD_DECIMAL_NAME L"119"\r
-#define VAR_EQ_ALWAYS_ENABLE_LAN_NAME 0x0078 //\r
-#define VAR_EQ_ALWAYS_ENABLE_LAN_DECIMAL_NAME L"120"\r
-#define VAR_EQ_LEGACY_FREE_NAME 0x0079 //\r
-#define VAR_EQ_LEGACY_FREE_DECIMAL_NAME L"121"\r
-#define VAR_EQ_CLEAR_CHASSIS_INSTRUSION_STATUS_NAME 0x007A\r
-#define VAR_EQ_CLEAR_CHASSIS_INSTRUSION_STATUS_DECIMAL_NAME L"122"\r
-#define VAR_EQ_CPU_FSB_NAME 0x007B //\r
-#define VAR_EQ_CPU_FSB_DECIMAL_NAME L"123"\r
-#define VAR_EQ_SATA0_DEVICE_NAME 0x007C //\r
-#define VAR_EQ_SATA0_DVICE_DECIMAL_NAME L"124"\r
-#define VAR_EQ_SATA1_DEVICE_NAME 0x007D //\r
-#define VAR_EQ_SATA1_DVICE_DECIMAL_NAME L"125"\r
-#define VAR_EQ_SATA2_DEVICE_NAME 0x007E //\r
-#define VAR_EQ_SATA2_DVICE_DECIMAL_NAME L"126"\r
-#define VAR_EQ_SATA3_DEVICE_NAME 0x007F //\r
-#define VAR_EQ_SATA3_DVICE_DECIMAL_NAME L"127"\r
-#define VAR_EQ_SATA4_DEVICE_NAME 0x0080 //\r
-#define VAR_EQ_SATA4_DVICE_DECIMAL_NAME L"128"\r
-#define VAR_EQ_SATA5_DEVICE_NAME 0x0081 //\r
-#define VAR_EQ_SATA5_DVICE_DECIMAL_NAME L"129"\r
-#define VAR_EQ_TPM_STATUS_NAME 0x0082 // To indicate if TPM is enabled\r
-#define VAR_EQ_TPM_STATUS_DECIMAL_NAME L"130"\r
-#define VAR_EQ_HECETA6E_PECI_CPU_NAME 0x0083\r
-#define VAR_EQ_HECETA6E_PECI_CPU_DECIMAL_NAME L"131"\r
-#define VAR_EQ_USB_2_NAME 0x0084 //\r
-#define VAR_EQ_USB_2_DECIMAL_NAME L"132"\r
-#define VAR_EQ_RVP_NAME 0x0085 //\r
-#define VAR_EQ_RVP_DECIMAL_NAME L"133"\r
-#define VAR_EQ_ECIR_NAME 0x0086\r
-#define VAR_EQ_ECIR_DECIMAL_NAME L"134"\r
-#define VAR_EQ_WAKONS5KB_NAME 0x0087\r
-#define VAR_EQ_WAKONS5KB_DECIMAL_NAME L"135"\r
-#define VAR_EQ_HDAUDIOLINKBP_NAME 0x0088\r
-#define VAR_EQ_HDAUDIOLINKBP_DECIMAL_NAME L"136"\r
-#define VAR_EQ_FINGERPRINT_NAME 0x0089\r
-#define VAR_EQ_FINGERPRINT_DECIMAL_NAME L"137"\r
-#define VAR_EQ_BLUETOOTH_NAME 0x008A\r
-#define VAR_EQ_BLUETOOTH_DECIMAL_NAME L"138"\r
-#define VAR_EQ_WLAN_NAME 0x008B\r
-#define VAR_EQ_WLAN_DECIMAL_NAME L"139"\r
-#define VAR_EQ_1_PATA_NAME 0x008C\r
-#define VAR_EQ_1_PATA_DECIMAL_NAME L"140"\r
-#define VAR_EQ_ACTIVE_PROCESSOR_CORE_NAME 0x008D\r
-#define VAR_EQ_ACTIVE_PROCESSOR_CORE_DECIMAL_NAME L"141"\r
-#define VAR_EQ_TURBO_MODE_CAP_NAME 0x008E\r
-#define VAR_EQ_TURBO_MODE_CAP_DECIMAL_NAME L"142"\r
-#define VAR_EQ_XE_MODE_CAP_NAME 0x008F\r
-#define VAR_EQ_XE_MODE_CAP_DECIMAL_NAME L"143"\r
-#define VAR_EQ_NPI_QPI_VOLTAGE_NAME 0x0090\r
-#define VAR_EQ_NPI_QPI_VOLTAGE_DECIMAL_NAME L"144"\r
-#define VAR_EQ_PRE_PROD_NON_XE_NAME 0x0091\r
-#define VAR_EQ_PRE_PROD_NON_XE_DECIMAL_NAME L"145"\r
-#define VAR_EQ_2_C0_MEMORY_NAME 0x0092 // ??\r
-#define VAR_EQ_2_C0_MEMORY_DECIMAL_NAME L"146"\r
-#define VAR_EQ_LVDS_NAME 0x0093\r
-#define VAR_EQ_LVDS_DECIMAL_NAME L"147"\r
-#define VAR_EQ_USB_OPTION_SHOW_NAME 0x0094\r
-#define VAR_EQ_USB_OPTION_SHOW_DECIMAL_NAME L"148"\r
-#define VAR_EQ_HDD_MASTER_INSTALLED_NAME 0x0095\r
-#define VAR_EQ_HDD_MASTER_INSTALLED_DECIMAL_NAME L"149"\r
-#define VAR_EQ_HDD_USER_INSTALLED_NAME 0x0096\r
-#define VAR_EQ_HDD_USER_INSTALLED_DECIMAL_NAME L"150"\r
-#define VAR_EQ_PS2_HIDE_NAME 0x0097 // ??\r
-#define VAR_EQ_PS2_HIDE_DECIMAL_NAME L"151"\r
-#define VAR_EQ_VIDEO_SLOT_NAME 0x0098\r
-#define VAR_EQ_VIDEO_SLOT_DECIMAL_NAME L"152"\r
-#define VAR_EQ_HDMI_SLOT_NAME 0x0099\r
-#define VAR_EQ_HDMI_SLOT_DECIMAL_NAME L"153"\r
-#define VAR_EQ_SERIAL2_HIDE_NAME 0x009a\r
-#define VAR_EQ_SERIAL2_HIDE_DECIMAL_NAME L"154"\r
-\r
-\r
-#define VAR_EQ_LVDS_WARNING_HIDE_NAME 0x009e\r
-#define VAR_EQ_LVDS_WARNING_HIDE_DECIMAL_NAME L"158"\r
-\r
-\r
-#define VAR_EQ_MSATA_HIDE_NAME 0x009f\r
-#define VAR_EQ_MSATA_HIDE_DECIMAL_NAME L"159"\r
-\r
-\r
-#define VAR_EQ_PCI_SLOT1_NAME 0x00a0\r
-#define VAR_EQ_PCI_SLOT1_DECIMAL_NAME L"160"\r
-#define VAR_EQ_PCI_SLOT2_NAME 0x00a1\r
-#define VAR_EQ_PCI_SLOT2_DECIMAL_NAME L"161"\r
-\r
-//\r
-// Generic Form Ids\r
-//\r
-#define ROOT_FORM_ID 1\r
-\r
-//\r
-// Advance Page. Do not have to be sequential but have to be unique\r
-//\r
-#define CONFIGURATION_ROOT_FORM_ID 2\r
-#define BOOT_CONFIGURATION_ID 3\r
-#define ONBOARDDEVICE_CONFIGURATION_ID 4\r
-#define DRIVE_CONFIGURATION_ID 5\r
-#define FLOPPY_CONFIGURATION_ID 6\r
-#define EVENT_LOG_CONFIGURATION_ID 7\r
-#define VIDEO_CONFIGURATION_ID 8\r
-#define USB_CONFIGURATION_ID 9\r
-#define HARDWARE_MONITOR_CONFIGURATION_ID 10\r
-#define VIEW_EVENT_LOG_CONFIGURATION_ID 11\r
-#define MEMORY_OVERRIDE_ID 12\r
-#define CHIPSET_CONFIGURATION_ID 13\r
-#define BURN_IN_MODE_ID 14\r
-#define PCI_EXPRESS_ID 15\r
-#define MANAGEMENT_CONFIGURATION_ID 16\r
-#define CPU_CONFIGURATION_ID 17\r
-#define PCI_CONFIGURATION_ID 18\r
-#define SECURITY_CONFIGURATION_ID 19\r
-#define ZIP_CONFIGURATION_ID 20\r
-#define AFSC_FAN_CONTROL_ID 21\r
-#define VFR_FORMID_CSI 22\r
-#define VFR_FORMID_MEMORY 23\r
-#define VFR_FORMID_IOH 24\r
-#define VFR_FORMID_CPU_CSI 25\r
-#define VFR_FORMID_IOH_CONFIG 26\r
-#define VFR_FORMID_VTD 27\r
-#define VFR_FORMID_PCIE_P0 28\r
-#define VFR_FORMID_PCIE_P1 29\r
-#define VFR_FORMID_PCIE_P2 30\r
-#define VFR_FORMID_PCIE_P3 31\r
-#define VFR_FORMID_PCIE_P4 32\r
-#define VFR_FORMID_PCIE_P5 33\r
-#define VFR_FORMID_PCIE_P6 34\r
-#define VFR_FORMID_PCIE_P7 35\r
-#define VFR_FORMID_PCIE_P8 36\r
-#define VFR_FORMID_PCIE_P9 37\r
-#define VFR_FORMID_PCIE_P10 38\r
-#define VFR_FID_SKT0 39\r
-#define VFR_FID_IOH0 40\r
-#define VFR_FID_IOH_DEV_HIDE 41\r
-#define PROCESSOR_OVERRIDES_FORM_ID 42\r
-#define BUS_OVERRIDES_FORM_ID 43\r
-#define REF_OVERRIDES_FORM_ID 44\r
-#define MEMORY_INFORMATION_ID 45\r
-#define LVDS_WARNING_ID 46\r
-#define LVDS_CONFIGURATION_ID 47\r
-#define PCI_SLOT_CONFIGURATION_ID 48\r
-#define HECETA_CONFIGURATION_ID 49\r
-#define LVDS_EXPERT_CONFIGURATION_ID 50\r
-#define PCI_SLOT_7_ID 51\r
-#define PCI_SLOT_6_ID 52\r
-#define PCI_SLOT_5_ID 53\r
-#define PCI_SLOT_4_ID 54\r
-#define PCI_SLOT_3_ID 55\r
-#define PCI_SLOT_2_ID 56\r
-#define PCI_SLOT_1_ID 57\r
-#define BOOT_DISPLAY_ID 58\r
-#define CPU_PWR_CONFIGURATION_ID 59\r
-\r
-#define FSC_CONFIGURATION_ID 60\r
-#define FSC_CPU_TEMPERATURE_FORM_ID 61\r
-#define FSC_VTT_VOLTAGE_FORM_ID 62\r
-#define FSC_FEATURES_CONTROL_ID 63\r
-#define FSC_FAN_CONFIGURATION_ID 64\r
-#define FSC_PROCESSOR_FAN_CONFIGURATION_ID 65\r
-#define FSC_FRONT_FAN_CONFIGURATION_ID 66\r
-#define FSC_REAR_FAN_CONFIGURATION_ID 67\r
-#define FSC_AUX_FAN_CONFIGURATION_ID 68\r
-#define FSC_12_VOLTAGE_FORM_ID 69\r
-#define FSC_5_VOLTAGE_FORM_ID 70\r
-#define FSC_3P3_VOLTAGE_FORM_ID 71\r
-#define FSC_2P5_VOLTAGE_FORM_ID 72\r
-#define FSC_VCC_VOLTAGE_FORM_ID 73\r
-#define FSC_PCH_TEMPERATURE_FORM_ID 74\r
-#define FSC_MEM_TEMPERATURE_FORM_ID 75\r
-#define FSC_VR_TEMPERATURE_FORM_ID 76\r
-#define FSC_3P3STANDBY_VOLTAGE_FORM_ID 77\r
-#define FSC_5BACKUP_VOLTAGE_FORM_ID 78\r
-#define ROOT_MAIN_FORM_ID 79\r
-#define ROOT_BOOT_FORM_ID 80\r
-#define ROOT_MAINTENANCE_ID 81\r
-#define ROOT_POWER_FORM_ID 82\r
-#define ROOT_SECURITY_FORM_ID 83\r
-#define ROOT_PERFORMANCE_FORM_ID 84\r
-#define ROOT_SYSTEM_SETUP_FORM_ID 85\r
-\r
-#define ADDITIONAL_SYSTEM_INFO_FORM_ID 86\r
-\r
-#define THERMAL_CONFIG_FORM_ID 87\r
-\r
-#define PCI_SLOT_CONFIG_LABEL_ID_1 0x300A\r
-#define PCI_SLOT_CONFIG_LABEL_ID_2 0x300B\r
-#define PCI_SLOT_CONFIG_LABEL_ID_3 0x300C\r
-#define PCI_SLOT_CONFIG_LABEL_ID_4 0x300D\r
-#define PCI_SLOT_CONFIG_LABEL_ID_5 0x300E\r
-#define PCI_SLOT_CONFIG_LABEL_ID_6 0x300F\r
-#define PCI_SLOT_CONFIG_LABEL_ID_7 0x3010\r
-#define PCI_SLOT_CONFIG_LABEL_ID_8 0x3011\r
-\r
-//\r
-// Advance Hardware Monitor Callback Keys. Do not have to be sequential but have to be unique\r
-//\r
-#define CONFIGURATION_HARDWARE_CALLBACK_KEY 0x2000\r
-#define ADVANCE_VIDEO_CALLBACK_KEY 0x2001\r
-#define CONFIGURATION_FSC_CALLBACK_KEY 0x2002\r
-#define CONFIGURATION_RESTORE_FAN_CONTROL_CALLBACK_KEY 0x2003\r
-#define CONFIGURATION_LVDS_CALLBACK_KEY 0x2004\r
-#define CONFIGURATION_PREDEFINED_EDID_CALLBACK_KEY 0x2005\r
-#define ADVANCE_LVDS_CALLBACK_KEY 0x2010\r
-\r
-//\r
-// Main Callback Keys. Do not have to be sequential but have to be unique\r
-//\r
-#define MAIN_LANGUAGE_CALLBACK_KEY 0x3000\r
-\r
-//\r
-// Power Hardware Monitor Callback Keys. Do not have to be sequential but have to be unique\r
-//\r
-#define POWER_HARDWARE_CALLBACK_KEY 0x4000\r
-\r
-//\r
-// Performance Callback Keys. Do not have to be sequential but have to be unique\r
-//\r
-#define PROCESSOR_OVERRIDES_CALLBACK_KEY 0x5000\r
-#define PERFORMANCE_CALLBACK_KEY 0x5001\r
-#define BUS_OVERRIDES_CALLBACK_KEY 0x5002\r
-#define MEMORY_CFG_CALLBACK_KEY 0x5003\r
-#define PERFORMANCE_STATUS_CALLBACK_KEY 0x5004\r
-#define MEMORY_RATIO_CALLBACK_KEY 0x5005\r
-#define MEMORY_MODE_CALLBACK_KEY 0x5006\r
-\r
-//\r
-// Security Callback Keys. Do not have to be sequential but have to be unique\r
-//\r
-#define SECURITY_SUPERVISOR_CALLBACK_KEY 0x1000\r
-#define SECURITY_USER_CALLBACK_KEY 0x1001\r
-#define SECURITY_CLEAR_ALL_CALLBACK_KEY 0x1002\r
-#define SECURITY_CLEAR_USER_CALLBACK_KEY 0x1004\r
-#define SECURITY_RESET_AMT_CALLBACK_KEY 0x1008\r
-#define SECURITY_CHANGE_VT_CALLBACK_KEY 0x1010\r
-#define SECURITY_MASTER_HDD_CALLBACK_KEY 0x1020\r
-#define SECURITY_USER_HDD_CALLBACK_KEY 0x1040\r
-\r
-//\r
-// Boot Callback Keys. Do not have to be sequential but have to be unique\r
-//\r
-#define BOOT_HYPERBOOT_CALLBACK_KEY 0x6003\r
-#define BOOT_HYPERBOOT_CALLBACK_KEY_DISABLE 0x6004\r
-#define BOOT_HYPERBOOT_CALLBACK_KEY_USB 0x6005\r
-#define BOOT_HYPERBOOT_CALLBACK_KEY_DISABLE_USB_OPT 0x6006\r
-\r
-//\r
-// IDCC/Setup FSB Frequency Override Range\r
-//\r
-#define EFI_IDCC_FSB_MIN 133\r
-#define EFI_IDCC_FSB_MAX 240\r
-#define EFI_IDCC_FSB_STEP 1\r
-\r
-//\r
-// Reference voltage\r
-//\r
-#define EFI_REF_DAC_MIN 0\r
-#define EFI_REF_DAC_MAX 255\r
-#define EFI_GTLREF_DEF 170\r
-#define EFI_DDRREF_DEF 128\r
-#define EFI_DIMMREF_DEF 128\r
-\r
-//\r
-// Setup FSB Frequency Override Range\r
-//\r
-#define EFI_FSB_MIN 133\r
-#define EFI_FSB_MAX 240\r
-#define EFI_FSB_STEP 1\r
-#define EFI_FSB_AUTOMATIC 0\r
-#define EFI_FSB_MANUAL 1\r
-#define FSB_FREQ_ENTRY_COUNT ((EFI_FSB_MAX - EFI_FSB_MIN)/EFI_FSB_STEP) + 1\r
-#define FSB_FREQ_ENTRY_TYPE UINT16_TYPE\r
-\r
-//\r
-// Setup processor multiplier range\r
-//\r
-#define EFI_PROC_MULT_MIN 5\r
-#define EFI_PROC_MULT_MAX 40\r
-#define EFI_PROC_MULT_STEP 1\r
-#define EFI_PROC_AUTOMATIC 0\r
-#define EFI_PROC_MANUAL 1\r
-#define PROC_MULT_ENTRY_COUNT ((EFI_PROC_MULT_MAX - EFI_PROC_MULT_MIN)/EFI_PROC_MULT_STEP) + 1\r
-#define PROC_MULT_ENTRY_TYPE UINT8_TYPE\r
-\r
-//\r
-// PCI Express Definitions\r
-//\r
-#define EFI_PCIE_FREQ_DEF 0x0\r
-\r
-#define PCIE_FREQ_ENTRY_TYPE UINT8_TYPE\r
-#define PCIE_FREQ_ENTRY_7 0x7\r
-#define PCIE_FREQ_ENTRY_6 0x6\r
-#define PCIE_FREQ_ENTRY_5 0x5\r
-#define PCIE_FREQ_ENTRY_4 0x4\r
-#define PCIE_FREQ_ENTRY_3 0x3\r
-#define PCIE_FREQ_ENTRY_2 0x2\r
-#define PCIE_FREQ_ENTRY_1 0x1\r
-#define PCIE_FREQ_ENTRY_0 0x0\r
-\r
-#define PCIE_FREQ_TRANSLATION_TABLE_ENTRIES 8\r
-#define PCIE_FREQ_TRANSLATION_TABLE { PCIE_FREQ_ENTRY_0, \\r
- PCIE_FREQ_ENTRY_1, \\r
- PCIE_FREQ_ENTRY_2, \\r
- PCIE_FREQ_ENTRY_3, \\r
- PCIE_FREQ_ENTRY_4, \\r
- PCIE_FREQ_ENTRY_5, \\r
- PCIE_FREQ_ENTRY_6, \\r
- PCIE_FREQ_ENTRY_7 }\r
-\r
-\r
-#define PCIE_FREQ_PRECISION 2\r
-#define PCIE_FREQ_VALUE_7 10924\r
-#define PCIE_FREQ_VALUE_6 10792\r
-#define PCIE_FREQ_VALUE_5 10660\r
-#define PCIE_FREQ_VALUE_4 10528\r
-#define PCIE_FREQ_VALUE_3 10396\r
-#define PCIE_FREQ_VALUE_2 10264\r
-#define PCIE_FREQ_VALUE_1 10132\r
-#define PCIE_FREQ_VALUE_0 10000\r
-\r
-#define PCIE_FREQ_VALUES { PCIE_FREQ_VALUE_0, \\r
- PCIE_FREQ_VALUE_1, \\r
- PCIE_FREQ_VALUE_2, \\r
- PCIE_FREQ_VALUE_3, \\r
- PCIE_FREQ_VALUE_4, \\r
- PCIE_FREQ_VALUE_5, \\r
- PCIE_FREQ_VALUE_6, \\r
- PCIE_FREQ_VALUE_7 }\r
-\r
-//\r
-// Memory Frequency Definitions\r
-//\r
-#define MEMORY_REF_FREQ_ENTRY_DEF 0x08\r
-\r
-#define MEMORY_REF_FREQ_ENTRY_TYPE UINT8_TYPE\r
-#define MEMORY_REF_FREQ_ENTRY_3 0x04\r
-#define MEMORY_REF_FREQ_ENTRY_2 0x00\r
-#define MEMORY_REF_FREQ_ENTRY_1 0x02\r
-#define MEMORY_REF_FREQ_ENTRY_0 0x01\r
-\r
-#define MEMORY_REF_FREQ_TRANSLATION_TABLE_ENTRIES 4\r
-#define MEMORY_REF_FREQ_TRANSLATION_TABLE { MEMORY_REF_FREQ_ENTRY_0, \\r
- MEMORY_REF_FREQ_ENTRY_1, \\r
- MEMORY_REF_FREQ_ENTRY_2, \\r
- MEMORY_REF_FREQ_ENTRY_3 }\r
-\r
-#define MEMORY_REF_FREQ_PRECISION 0\r
-#define MEMORY_REF_FREQ_VALUE_3 333\r
-#define MEMORY_REF_FREQ_VALUE_2 267\r
-#define MEMORY_REF_FREQ_VALUE_1 200\r
-#define MEMORY_REF_FREQ_VALUE_0 133\r
-\r
-#define MEMORY_REF_FREQ_VALUES { MEMORY_REF_FREQ_VALUE_0, \\r
- MEMORY_REF_FREQ_VALUE_1, \\r
- MEMORY_REF_FREQ_VALUE_2, \\r
- MEMORY_REF_FREQ_VALUE_3 }\r
-\r
-\r
-//\r
-// Memory Reference Frequency Definitions\r
-//\r
-\r
-#define MEMORY_FREQ_ENTRY_TYPE UINT8_TYPE\r
-#define MEMORY_FREQ_ENTRY_3 0x4\r
-#define MEMORY_FREQ_ENTRY_2 0x3\r
-#define MEMORY_FREQ_ENTRY_1 0x2\r
-#define MEMORY_FREQ_ENTRY_0 0x1\r
-\r
-#define MEMORY_FREQ_TRANSLATION_TABLE_ENTRIES 4\r
-#define MEMORY_FREQ_TRANSLATION_TABLE { MEMORY_FREQ_ENTRY_0, \\r
- MEMORY_FREQ_ENTRY_1, \\r
- MEMORY_FREQ_ENTRY_2, \\r
- MEMORY_FREQ_ENTRY_3 }\r
-\r
-\r
-#define MEMORY_FREQ_MULT_PRECISION 2\r
-#define MEMORY_FREQ_MULT_333MHZ_VALUE_3 240\r
-#define MEMORY_FREQ_MULT_333MHZ_VALUE_2 200\r
-#define MEMORY_FREQ_MULT_333MHZ_VALUE_1 160\r
-#define MEMORY_FREQ_MULT_333MHZ_VALUE_0 120\r
-\r
-#define MEMORY_FREQ_MULT_266MHZ_VALUE_3 300\r
-#define MEMORY_FREQ_MULT_266MHZ_VALUE_2 250\r
-#define MEMORY_FREQ_MULT_266MHZ_VALUE_1 200\r
-#define MEMORY_FREQ_MULT_266MHZ_VALUE_0 150\r
-\r
-#define MEMORY_FREQ_MULT_200MHZ_VALUE_3 400\r
-#define MEMORY_FREQ_MULT_200MHZ_VALUE_2 333\r
-#define MEMORY_FREQ_MULT_200MHZ_VALUE_1 267\r
-#define MEMORY_FREQ_MULT_200MHZ_VALUE_0 200\r
-\r
-#define MEMORY_FREQ_MULT_133MHZ_VALUE_3 600\r
-#define MEMORY_FREQ_MULT_133MHZ_VALUE_2 500\r
-#define MEMORY_FREQ_MULT_133MHZ_VALUE_1 400\r
-#define MEMORY_FREQ_MULT_133MHZ_VALUE_0 300\r
-\r
-#define MEMORY_FREQ_MULT_333MHZ_VALUES { MEMORY_FREQ_MULT_333MHZ_VALUE_0, \\r
- MEMORY_FREQ_MULT_333MHZ_VALUE_1, \\r
- MEMORY_FREQ_MULT_333MHZ_VALUE_2, \\r
- MEMORY_FREQ_MULT_333MHZ_VALUE_3 }\r
-\r
-#define MEMORY_FREQ_MULT_266MHZ_VALUES { MEMORY_FREQ_MULT_266MHZ_VALUE_0, \\r
- MEMORY_FREQ_MULT_266MHZ_VALUE_1, \\r
- MEMORY_FREQ_MULT_266MHZ_VALUE_2, \\r
- MEMORY_FREQ_MULT_266MHZ_VALUE_3 }\r
-\r
-#define MEMORY_FREQ_MULT_200MHZ_VALUES { MEMORY_FREQ_MULT_200MHZ_VALUE_0, \\r
- MEMORY_FREQ_MULT_200MHZ_VALUE_1, \\r
- MEMORY_FREQ_MULT_200MHZ_VALUE_2, \\r
- MEMORY_FREQ_MULT_200MHZ_VALUE_3 }\r
-\r
-#define MEMORY_FREQ_MULT_133MHZ_VALUES { MEMORY_FREQ_MULT_133MHZ_VALUE_0, \\r
- MEMORY_FREQ_MULT_133MHZ_VALUE_1, \\r
- MEMORY_FREQ_MULT_133MHZ_VALUE_2, \\r
- MEMORY_FREQ_MULT_133MHZ_VALUE_3 }\r
-\r
-//\r
-// CAS Memory Timing Definitions\r
-//\r
-\r
-#define MEMORY_TCL_ENTRY_TYPE UINT8_TYPE\r
-#define MEMORY_TCL_ENTRY_3 0x2\r
-#define MEMORY_TCL_ENTRY_2 0x1\r
-#define MEMORY_TCL_ENTRY_1 0x0\r
-#define MEMORY_TCL_ENTRY_0 0x3\r
-\r
-#define MEMORY_TCL_TRANSLATION_TABLE_ENTRIES 4\r
-#define MEMORY_TCL_TRANSLATION_TABLE { MEMORY_TCL_ENTRY_0, \\r
- MEMORY_TCL_ENTRY_1, \\r
- MEMORY_TCL_ENTRY_2, \\r
- MEMORY_TCL_ENTRY_3 }\r
-\r
-\r
-#define MEMORY_TCL_PRECISION 0\r
-#define MEMORY_TCL_VALUE_3 3\r
-#define MEMORY_TCL_VALUE_2 4\r
-#define MEMORY_TCL_VALUE_1 5\r
-#define MEMORY_TCL_VALUE_0 6\r
-\r
-#define MEMORY_TCL_VALUES { MEMORY_TCL_VALUE_0, \\r
- MEMORY_TCL_VALUE_1, \\r
- MEMORY_TCL_VALUE_2, \\r
- MEMORY_TCL_VALUE_3 }\r
-\r
-\r
-//\r
-// TRCD Memory Timing Definitions\r
-//\r
-\r
-#define MEMORY_TRCD_ENTRY_TYPE UINT8_TYPE\r
-#define MEMORY_TRCD_ENTRY_3 0x0\r
-#define MEMORY_TRCD_ENTRY_2 0x1\r
-#define MEMORY_TRCD_ENTRY_1 0x2\r
-#define MEMORY_TRCD_ENTRY_0 0x3\r
-\r
-#define MEMORY_TRCD_TRANSLATION_TABLE_ENTRIES 4\r
-#define MEMORY_TRCD_TRANSLATION_TABLE { MEMORY_TRCD_ENTRY_0, \\r
- MEMORY_TRCD_ENTRY_1, \\r
- MEMORY_TRCD_ENTRY_2, \\r
- MEMORY_TRCD_ENTRY_3 }\r
-\r
-\r
-#define MEMORY_TRCD_PRECISION 0\r
-#define MEMORY_TRCD_VALUE_3 2\r
-#define MEMORY_TRCD_VALUE_2 3\r
-#define MEMORY_TRCD_VALUE_1 4\r
-#define MEMORY_TRCD_VALUE_0 5\r
-\r
-#define MEMORY_TRCD_VALUES { MEMORY_TRCD_VALUE_0, \\r
- MEMORY_TRCD_VALUE_1, \\r
- MEMORY_TRCD_VALUE_2, \\r
- MEMORY_TRCD_VALUE_3 }\r
-\r
-\r
-//\r
-// TRP Memory Timing Definitions\r
-//\r
-\r
-#define MEMORY_TRP_ENTRY_TYPE UINT8_TYPE\r
-#define MEMORY_TRP_ENTRY_3 0x0\r
-#define MEMORY_TRP_ENTRY_2 0x1\r
-#define MEMORY_TRP_ENTRY_1 0x2\r
-#define MEMORY_TRP_ENTRY_0 0x3\r
-\r
-#define MEMORY_TRP_TRANSLATION_TABLE_ENTRIES 4\r
-#define MEMORY_TRP_TRANSLATION_TABLE { MEMORY_TRP_ENTRY_0, \\r
- MEMORY_TRP_ENTRY_1, \\r
- MEMORY_TRP_ENTRY_2, \\r
- MEMORY_TRP_ENTRY_3 }\r
-\r
-\r
-#define MEMORY_TRP_PRECISION 0\r
-#define MEMORY_TRP_VALUE_3 2\r
-#define MEMORY_TRP_VALUE_2 3\r
-#define MEMORY_TRP_VALUE_1 4\r
-#define MEMORY_TRP_VALUE_0 5\r
-\r
-#define MEMORY_TRP_VALUES { MEMORY_TRP_VALUE_0, \\r
- MEMORY_TRP_VALUE_1, \\r
- MEMORY_TRP_VALUE_2, \\r
- MEMORY_TRP_VALUE_3 }\r
-\r
-\r
-//\r
-// TRAS Memory Timing Definitions\r
-//\r
-#define MEMORY_TRAS_MIN 4\r
-#define MEMORY_TRAS_MAX 18\r
-#define MEMORY_TRAS_STEP 1\r
-#define MEMORY_TRAS_DEFAULT 13\r
-#define MEMORY_TRAS_COUNT ((MEMORY_TRAS_MAX - MEMORY_TRAS_MIN)/MEMORY_TRAS_STEP) + 1\r
-#define MEMORY_TRAS_TYPE UINT8_TYPE\r
-\r
-//\r
-// Uncore Multiplier Definitions\r
-//\r
-#define UCLK_RATIO_MIN 12\r
-#define UCLK_RATIO_MAX 30\r
-#define UCLK_RATIO_DEFAULT 20\r
-\r
-#endif // #ifndef _CONFIGURATION_H\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- ExI.c\r
-\r
-Abstract:\r
-\r
- ExI configuration based on setup option\r
-\r
-\r
---*/\r
-\r
-\r
-#include "PlatformDxe.h"\r
-\r
-#define PchLpcPciCfg32(Register) MmioRead32 (MmPciAddress (0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, Register))\r
-\r
-//\r
-// Procedure: GetPmcBase\r
-//\r
-// Description: This function read content of B:D:F 0:31:0, offset 44h (for\r
-// PmcBase)\r
-//\r
-// Input: None\r
-//\r
-// Output: 32 bit PmcBase\r
-//\r
-UINT32\r
-GetPmcBase (\r
- VOID\r
- )\r
-{\r
- return (PchLpcPciCfg32 (R_PCH_LPC_PMC_BASE) & B_PCH_LPC_PMC_BASE_BAR);\r
-}\r
-\r
-/**\r
- Configure ExI.\r
-\r
- @param ImageHandle Pointer to the loaded image protocol for this driver\r
- @param SystemTable Pointer to the EFI System Table\r
-\r
- @retval EFI_SUCCESS The driver initializes correctly.\r
-**/\r
-VOID\r
-InitExI (\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- UINTN VarSize;\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
-\r
- Status = gRT->GetVariable(\r
- L"Setup",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
-\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
-\r
- if (SystemConfiguration.ExISupport == 1) {\r
- MmioOr32 ((UINTN) (GetPmcBase() + R_PCH_PMC_MTPMC1), (UINT32) BIT0+BIT1+BIT2);\r
- } else if (SystemConfiguration.ExISupport == 0) {\r
- MmioAnd32 ((UINTN) (GetPmcBase() + R_PCH_PMC_MTPMC1), ~((UINT32) BIT0+BIT1+BIT2)); //clear bit 0,1,2\r
- }\r
-}\r
+++ /dev/null
-/** @file
-
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>
-
-
- SPDX-License-Identifier: BSD-2-Clause-Patent
-
-
-
-
-Module Name:
-
-
- PchPlatformPolicy.c
-
-Abstract:
-
-
---*/
-
-#include "PlatformDxe.h"
-#include <Protocol/PchPlatformPolicy.h>
-#include <Protocol/VlvPlatformPolicy.h>
-#include <Library/PchPlatformLib.h>
-
-#include "AzaliaVerbTable.h"
-#include "Protocol/GlobalNvsArea.h"
-#include "Protocol/DxePchPolicyUpdateProtocol.h"
-
-#define MOBILE_PLATFORM 1
-#define DESKTOP_PLATFORM 2
-
-EFI_GUID gDxePchPolicyUpdateProtocolGuid = DXE_PCH_POLICY_UPDATE_PROTOCOL_GUID;
-DXE_PCH_POLICY_UPDATE_PROTOCOL mDxePchPolicyUpdate = { 0 };
-
-/**
-
- Updates the feature policies according to the setup variable.
-
- @retval VOID
-
-**/
-VOID
-InitPchPlatformPolicy (
- IN EFI_PLATFORM_INFO_HOB *PlatformInfo
- )
-{
- DXE_PCH_PLATFORM_POLICY_PROTOCOL *DxePlatformPchPolicy;
- EFI_STATUS Status;
- EFI_GLOBAL_NVS_AREA_PROTOCOL *GlobalNvsArea;
- UINT8 PortIndex;
- EFI_HANDLE Handle;
- PCH_STEPPING SocStepping = PchA0;
- BOOLEAN ModifyVariable;
-
- ModifyVariable = FALSE;
- DEBUG ((EFI_D_INFO, "InitPchPlatformPolicy() - Start\n"));
-
- Status = gBS->LocateProtocol (&gDxePchPlatformPolicyProtocolGuid, NULL, (VOID **) &DxePlatformPchPolicy);
- ASSERT_EFI_ERROR (Status);
-
- //
- // Locate the Global NVS Protocol.
- //
- Status = gBS->LocateProtocol (
- &gEfiGlobalNvsAreaProtocolGuid,
- NULL,
- (VOID **) &GlobalNvsArea
- );
- ASSERT_EFI_ERROR (Status);
-
- //
- // Update system information
- //
- DxePlatformPchPolicy->Revision = DXE_PCH_PLATFORM_POLICY_PROTOCOL_REVISION_12;
-
- //
- // General initialization
- //
- DxePlatformPchPolicy->BusNumber = 0;
-
- //
- // VLV BIOS Spec Section 3.6 Flash Security Recommendation,
- // Intel strongly recommends that BIOS sets the BIOS Interface Lock Down bit. Enabling this bit
- // will mitigate malicious software attempts to replace the system BIOS option ROM with its own code.
- // We always enable this as a platform policy.
- //
- DxePlatformPchPolicy->LockDownConfig->BiosInterface = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->LockDownConfig->BiosLock = mSystemConfiguration.SpiRwProtect;
-
- //
- // DeviceEnables
- //
- DxePlatformPchPolicy->DeviceEnabling->Lan = mSystemConfiguration.Lan;
- DxePlatformPchPolicy->DeviceEnabling->Azalia = mSystemConfiguration.PchAzalia;
- DxePlatformPchPolicy->DeviceEnabling->Sata = mSystemConfiguration.Sata;
- DxePlatformPchPolicy->DeviceEnabling->Smbus = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->DeviceEnabling->LpeEnabled = mSystemConfiguration.Lpe;
-
- DxePlatformPchPolicy->UsbConfig->Ehci1Usbr = PCH_DEVICE_DISABLE;
-
- DxePlatformPchPolicy->UsbConfig->UsbXhciLpmSupport =mSystemConfiguration.UsbXhciLpmSupport;
-
- //
- // Disable FFRD PR0 USB port2 for power saving since PR0 uses non-POR WWAN (but enable on PR0.3/PR0.5/PR1)
- //
- if ((PlatformInfo->BoardId == BOARD_ID_BL_FFRD) && (PlatformInfo->BoardRev == PR0))
- if (mSystemConfiguration.PchUsbPort[2] !=0) {
- mSystemConfiguration.PchUsbPort[2]=0;
- ModifyVariable = TRUE;
- }
-
-
- if (ModifyVariable) {
- Status = gRT->SetVariable (
- NORMAL_SETUP_NAME,
- &gEfiNormalSetupGuid,
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,
- sizeof(SYSTEM_CONFIGURATION),
- &mSystemConfiguration
- );
- }
-
- SocStepping = PchStepping();
- if (mSystemConfiguration.UsbAutoMode == 1) { // auto mode is enabled
- if (PchA0 == SocStepping) {
- //
- // For A0, EHCI is enabled as default.
- //
- mSystemConfiguration.PchUsb20 = 1;
- mSystemConfiguration.PchUsb30Mode = 0;
- mSystemConfiguration.UsbXhciSupport = 0;
- DEBUG ((EFI_D_INFO, "EHCI is enabled as default. SOC 0x%x\n", SocStepping));
- } else {
- //
- // For A1 and later, XHCI is enabled as default.
- //
- mSystemConfiguration.PchUsb20 = 0;
- mSystemConfiguration.PchUsb30Mode = 1;
- mSystemConfiguration.UsbXhciSupport = 1;
- DEBUG ((EFI_D_INFO, "XHCI is enabled as default. SOC 0x%x\n", SocStepping));
- }
- //
- //overwrite the setting
- //
- Status = gRT->SetVariable(
- NORMAL_SETUP_NAME,
- &gEfiNormalSetupGuid,
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,
- sizeof(SYSTEM_CONFIGURATION),
- &mSystemConfiguration
- );
- }
-
- //
- // USB Device 29 configuration
- //
- DxePlatformPchPolicy->UsbConfig->Usb20Settings[0].Enable = mSystemConfiguration.PchUsb20;
- DxePlatformPchPolicy->UsbConfig->UsbPerPortCtl = mSystemConfiguration.PchUsbPerPortCtl;
- if (mSystemConfiguration.PchUsbPerPortCtl != PCH_DEVICE_DISABLE) {
- for (PortIndex = 0; PortIndex < PCH_USB_MAX_PHYSICAL_PORTS; PortIndex++) {
- DxePlatformPchPolicy->UsbConfig->PortSettings[PortIndex].Enable = mSystemConfiguration.PchUsbPort[PortIndex];
- }
- }
-
- DxePlatformPchPolicy->UsbConfig->EhciDebug = mSystemConfiguration.PchEhciDebug;
-
- //
- // xHCI (USB 3.0) related settings from setup variable
- //
- DxePlatformPchPolicy->UsbConfig->Usb30Settings.XhciStreams = mSystemConfiguration.PchUsb30Streams;
-
- DxePlatformPchPolicy->UsbConfig->Usb30Settings.Mode = mSystemConfiguration.PchUsb30Mode;
-
- //
- // Remove XHCI Pre-Boot Driver setup option selection from end-user view and automate loading of USB 3.0 BIOS driver based on XhciMode selection
- //
- switch (mSystemConfiguration.PchUsb30Mode) {
- case 0: // Disabled
- DxePlatformPchPolicy->UsbConfig->Usb30Settings.PreBootSupport = 0;
- break;
- case 1: // Enabled
- DxePlatformPchPolicy->UsbConfig->Usb30Settings.PreBootSupport = 1;
- break;
- case 2: // Auto
- DxePlatformPchPolicy->UsbConfig->Usb30Settings.PreBootSupport = 0;
- break;
- case 3: // Smart Auto
- DxePlatformPchPolicy->UsbConfig->Usb30Settings.PreBootSupport = 1;
- break;
- default:
- DxePlatformPchPolicy->UsbConfig->Usb30Settings.PreBootSupport = mSystemConfiguration.UsbXhciSupport;
- break;
- }
-
-
-
- DxePlatformPchPolicy->UsbConfig->UsbOtgSettings.Enable = mSystemConfiguration.PchUsbOtg;
-
- DxePlatformPchPolicy->UsbConfig->PortSettings[0].Dock = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->UsbConfig->PortSettings[1].Dock = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->UsbConfig->PortSettings[2].Dock = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->UsbConfig->PortSettings[3].Dock = PCH_DEVICE_DISABLE;
-
- DxePlatformPchPolicy->UsbConfig->PortSettings[0].Panel = PCH_USB_FRONT_PANEL;
- DxePlatformPchPolicy->UsbConfig->PortSettings[1].Panel = PCH_USB_FRONT_PANEL;
- DxePlatformPchPolicy->UsbConfig->PortSettings[2].Panel = PCH_USB_BACK_PANEL;
- DxePlatformPchPolicy->UsbConfig->PortSettings[3].Panel = PCH_USB_BACK_PANEL;
-
- //
- //
- // Enable USB Topology control and program the topology setting for every USB port
- // See Platform Design Guide for description of topologies
- //
- //
- // Port 0: ~5.3", Port 1: ~4.9", Port 2: ~4.7", Port 3: ~8.0"
- //
- DxePlatformPchPolicy->UsbConfig->Usb20PortLength[0] = 0x53;
- DxePlatformPchPolicy->UsbConfig->Usb20PortLength[1] = 0x49;
- DxePlatformPchPolicy->UsbConfig->Usb20PortLength[2] = 0x47;
- DxePlatformPchPolicy->UsbConfig->Usb20PortLength[3] = 0x80;
-
- DxePlatformPchPolicy->UsbConfig->Usb20OverCurrentPins[0] = PchUsbOverCurrentPin0;
- DxePlatformPchPolicy->UsbConfig->Usb20OverCurrentPins[1] = PchUsbOverCurrentPin0;
- DxePlatformPchPolicy->UsbConfig->Usb20OverCurrentPins[2] = PchUsbOverCurrentPin1;
- DxePlatformPchPolicy->UsbConfig->Usb20OverCurrentPins[3] = PchUsbOverCurrentPin1;
-
- DxePlatformPchPolicy->UsbConfig->Usb30OverCurrentPins[0] = PchUsbOverCurrentPinSkip;//PchUsbOverCurrentPin0;
-
- DxePlatformPchPolicy->EhciPllCfgEnable = mSystemConfiguration.EhciPllCfgEnable;
- DEBUG ((EFI_D_INFO, "InitPchPlatformPolicy() DxePlatformPchPolicy->EhciPllCfgEnable = 0x%x \n",DxePlatformPchPolicy->EhciPllCfgEnable));
- DxePlatformPchPolicy->PciExpressConfig->PcieDynamicGating = mSystemConfiguration.PcieDynamicGating;
- for (PortIndex = 0; PortIndex < PCH_PCIE_MAX_ROOT_PORTS; PortIndex++) {
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].Enable = mSystemConfiguration.IchPciExp[PortIndex];
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].SlotImplemented = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].FunctionNumber = PortIndex;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].PhysicalSlotNumber = PortIndex;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].Aspm = 4;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].PmSci = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].ExtSync = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].HotPlug = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].AdvancedErrorReporting = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].UnsupportedRequestReport = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].FatalErrorReport = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].NoFatalErrorReport = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].CorrectableErrorReport = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].PmeInterrupt = 0;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].SystemErrorOnFatalError = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].SystemErrorOnNonFatalError = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].SystemErrorOnCorrectableError = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->PciExpressConfig->RootPort[PortIndex].CompletionTimeout = PchPciECompletionTO_Default;
- }
-
- //
- // SATA configuration
- //
- for (PortIndex = 0; PortIndex < PCH_AHCI_MAX_PORTS; PortIndex++) {
- if (mSystemConfiguration.SataType == 0) {
- DxePlatformPchPolicy->SataConfig->PortSettings[PortIndex].Enable = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->LegacyMode = PCH_DEVICE_ENABLE;
- } else {
- DxePlatformPchPolicy->SataConfig->PortSettings[PortIndex].Enable = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->LegacyMode = PCH_DEVICE_DISABLE;
- }
- if(mSystemConfiguration.Sata == 1){
- DxePlatformPchPolicy->SataConfig->PortSettings[PortIndex].Enable = PCH_DEVICE_ENABLE;
- } else {
- DxePlatformPchPolicy->SataConfig->PortSettings[PortIndex].Enable = PCH_DEVICE_DISABLE;
- }
- if(0 == PortIndex){
- DxePlatformPchPolicy->SataConfig->PortSettings[PortIndex].HotPlug = PCH_DEVICE_DISABLE;
- } else if(1 == PortIndex){
- DxePlatformPchPolicy->SataConfig->PortSettings[PortIndex].HotPlug = PCH_DEVICE_DISABLE;
- }
-
- DxePlatformPchPolicy->SataConfig->PortSettings[PortIndex].SpinUp = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->SataConfig->PortSettings[PortIndex].MechSw = PCH_DEVICE_DISABLE;
- }
- DxePlatformPchPolicy->SataConfig->RaidAlternateId = PCH_DEVICE_DISABLE;
- DxePlatformPchPolicy->SataConfig->Raid0 = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->Raid1 = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->Raid10 = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->Raid5 = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->Irrt = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->OromUiBanner = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->HddUnlock = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->LedLocate = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->IrrtOnly = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->SalpSupport = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->SataConfig->TestMode = mSystemConfiguration.SataTestMode;
-
- //
- // AzaliaConfig
- //
- DxePlatformPchPolicy->AzaliaConfig->Pme = mSystemConfiguration.AzaliaPme;
- DxePlatformPchPolicy->AzaliaConfig->HdmiCodec = mSystemConfiguration.HdmiCodec;
- DxePlatformPchPolicy->AzaliaConfig->DS = mSystemConfiguration.AzaliaDs;
- DxePlatformPchPolicy->AzaliaConfig->AzaliaVCi = mSystemConfiguration.AzaliaVCiEnable;
-
- //
- // Set LPSS configuration according to setup value.
- //
- DxePlatformPchPolicy->LpssConfig->LpssPciModeEnabled = mSystemConfiguration.LpssPciModeEnabled;
-
- DxePlatformPchPolicy->LpssConfig->Dma1Enabled = mSystemConfiguration.LpssDma1Enabled;
- DxePlatformPchPolicy->LpssConfig->I2C0Enabled = mSystemConfiguration.LpssI2C0Enabled;
- DxePlatformPchPolicy->LpssConfig->I2C1Enabled = mSystemConfiguration.LpssI2C1Enabled;
- DxePlatformPchPolicy->LpssConfig->I2C2Enabled = mSystemConfiguration.LpssI2C2Enabled;
- DxePlatformPchPolicy->LpssConfig->I2C3Enabled = mSystemConfiguration.LpssI2C3Enabled;
- DxePlatformPchPolicy->LpssConfig->I2C4Enabled = mSystemConfiguration.LpssI2C4Enabled;
- DxePlatformPchPolicy->LpssConfig->I2C5Enabled = mSystemConfiguration.LpssI2C5Enabled;
- DxePlatformPchPolicy->LpssConfig->I2C6Enabled = mSystemConfiguration.LpssI2C6Enabled;
-
- DxePlatformPchPolicy->LpssConfig->Dma0Enabled = mSystemConfiguration.LpssDma0Enabled;;
- DxePlatformPchPolicy->LpssConfig->Pwm0Enabled = mSystemConfiguration.LpssPwm0Enabled;
- DxePlatformPchPolicy->LpssConfig->Pwm1Enabled = mSystemConfiguration.LpssPwm1Enabled;
- DxePlatformPchPolicy->LpssConfig->Hsuart0Enabled = mSystemConfiguration.LpssHsuart0Enabled;
- DxePlatformPchPolicy->LpssConfig->Hsuart1Enabled = mSystemConfiguration.LpssHsuart1Enabled;
- DxePlatformPchPolicy->LpssConfig->SpiEnabled = mSystemConfiguration.LpssSpiEnabled;
-
- //
- // Set SCC configuration according to setup value.
- //
- DxePlatformPchPolicy->SccConfig->SdioEnabled = mSystemConfiguration.LpssSdioEnabled;
- DxePlatformPchPolicy->SccConfig->SdcardEnabled = TRUE;
- DxePlatformPchPolicy->SccConfig->SdCardSDR25Enabled = mSystemConfiguration.LpssSdCardSDR25Enabled;
- DxePlatformPchPolicy->SccConfig->SdCardDDR50Enabled = mSystemConfiguration.LpssSdCardDDR50Enabled;
- DxePlatformPchPolicy->SccConfig->HsiEnabled = mSystemConfiguration.LpssMipiHsi;
-
- if (mSystemConfiguration.eMMCBootMode== 1) {// Auto detection mode
- //
- // Silicon Stepping
- //
- switch (PchStepping()) {
- case PchA0: // A0 and A1
- case PchA1:
- DEBUG ((EFI_D_ERROR, "Auto Detect: SOC A0/A1: SCC eMMC 4.41 Configuration\n"));
- DxePlatformPchPolicy->SccConfig->eMMCEnabled = 1;
- DxePlatformPchPolicy->SccConfig->eMMC45Enabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45DDR50Enabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45HS200Enabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45RetuneTimerValue = 0;
- break;
- case PchB0: // B0 and later
- default:
- DEBUG ((EFI_D_ERROR, "Auto Detect: SOC B0 and later: SCC eMMC 4.5 Configuration\n"));
- DxePlatformPchPolicy->SccConfig->eMMCEnabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45Enabled = mSystemConfiguration.LpsseMMC45Enabled;
- DxePlatformPchPolicy->SccConfig->eMMC45DDR50Enabled = mSystemConfiguration.LpsseMMC45DDR50Enabled;
- DxePlatformPchPolicy->SccConfig->eMMC45HS200Enabled = mSystemConfiguration.LpsseMMC45HS200Enabled;
- DxePlatformPchPolicy->SccConfig->eMMC45RetuneTimerValue = mSystemConfiguration.LpsseMMC45RetuneTimerValue;
- break;
- }
- } else if (mSystemConfiguration.eMMCBootMode == 2) { // eMMC 4.41
- DEBUG ((EFI_D_ERROR, "Force to SCC eMMC 4.41 Configuration\n"));
- DxePlatformPchPolicy->SccConfig->eMMCEnabled = 1;
- DxePlatformPchPolicy->SccConfig->eMMC45Enabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45DDR50Enabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45HS200Enabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45RetuneTimerValue = 0;
-
- } else if (mSystemConfiguration.eMMCBootMode == 3) { // eMMC 4.5
- DEBUG ((EFI_D_ERROR, "Force to eMMC 4.5 Configuration\n"));
- DxePlatformPchPolicy->SccConfig->eMMCEnabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45Enabled = mSystemConfiguration.LpsseMMC45Enabled;
- DxePlatformPchPolicy->SccConfig->eMMC45DDR50Enabled = mSystemConfiguration.LpsseMMC45DDR50Enabled;
- DxePlatformPchPolicy->SccConfig->eMMC45HS200Enabled = mSystemConfiguration.LpsseMMC45HS200Enabled;
- DxePlatformPchPolicy->SccConfig->eMMC45RetuneTimerValue = mSystemConfiguration.LpsseMMC45RetuneTimerValue;
-
- } else { // Disable eMMC controllers
- DEBUG ((EFI_D_ERROR, "Disable eMMC controllers\n"));
- DxePlatformPchPolicy->SccConfig->eMMCEnabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45Enabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45DDR50Enabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45HS200Enabled = 0;
- DxePlatformPchPolicy->SccConfig->eMMC45RetuneTimerValue = 0;
- }
-
- //
- // Reserved SMBus Address
- //
- DxePlatformPchPolicy->SmbusConfig->NumRsvdSmbusAddresses = 4;
- DxePlatformPchPolicy->SmbusConfig->RsvdSmbusAddressTable = mSmbusRsvdAddresses;
-
- //
- // MiscPm Configuration
- //
- DxePlatformPchPolicy->MiscPmConfig->WakeConfig.WolEnableOverride = mSystemConfiguration.WakeOnLanS5;
- DxePlatformPchPolicy->MiscPmConfig->SlpLanLowDc = mSystemConfiguration.SlpLanLowDc;
- DxePlatformPchPolicy->MiscPmConfig->PowerResetStatusClear.MeWakeSts = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->MiscPmConfig->PowerResetStatusClear.MeHrstColdSts = PCH_DEVICE_ENABLE;
- DxePlatformPchPolicy->MiscPmConfig->PowerResetStatusClear.MeHrstWarmSts = PCH_DEVICE_ENABLE;
-
- //
- // Enable / disable serial IRQ according to setup value.
- //
- DxePlatformPchPolicy->SerialIrqConfig->SirqEnable = PCH_DEVICE_ENABLE;
-
- //
- // Set Serial IRQ Mode Select according to setup value.
- //
- DxePlatformPchPolicy->SerialIrqConfig->SirqMode = PchQuietMode;
-
- //
- // Program the default Sub System Vendor Device Id
- //
- DxePlatformPchPolicy->DefaultSvidSid->SubSystemVendorId = V_PCH_INTEL_VENDOR_ID;
- DxePlatformPchPolicy->DefaultSvidSid->SubSystemId = V_PCH_DEFAULT_SID;
-
- mAzaliaVerbTable[9].VerbTableData = mAzaliaVerbTableData12;
-
- DxePlatformPchPolicy->AzaliaConfig->AzaliaVerbTableNum = sizeof (mAzaliaVerbTable) / sizeof (PCH_AZALIA_VERB_TABLE);
- DxePlatformPchPolicy->AzaliaConfig->AzaliaVerbTable = mAzaliaVerbTable;
- DxePlatformPchPolicy->AzaliaConfig->ResetWaitTimer = 300;
-
- DxePlatformPchPolicy->IdleReserve = mSystemConfiguration.IdleReserve;
- DxePlatformPchPolicy->AcpiHWRed = PCH_DEVICE_DISABLE;
-
- //
- // Install DxePchPolicyUpdateProtocol
- //
- Handle = NULL;
-
- mDxePchPolicyUpdate.Revision = DXE_PCH_POLICY_UPDATE_PROTOCOL_REVISION_1;
-
- Status = gBS->InstallMultipleProtocolInterfaces (
- &Handle,
- &gDxePchPolicyUpdateProtocolGuid,
- &mDxePchPolicyUpdate,
- NULL
- );
- ASSERT_EFI_ERROR (Status);
-
- DEBUG ((EFI_D_INFO, "InitPchPlatformPolicy() - End\n"));
-}
-
-
-DXE_VLV_PLATFORM_POLICY_PROTOCOL mDxePlatformVlvPolicy;
-
-VOID
-InitVlvPlatformPolicy (
- )
-{
- DXE_VLV_PLATFORM_POLICY_PROTOCOL *DxePlatformVlvPolicy;
- EFI_STATUS Status;
- EFI_HANDLE Handle;
-
- ZeroMem (&mDxePlatformVlvPolicy, sizeof(DXE_VLV_PLATFORM_POLICY_PROTOCOL));
-
- DxePlatformVlvPolicy = &mDxePlatformVlvPolicy;
-
-
- DxePlatformVlvPolicy->GraphicReserve00 = mSystemConfiguration.GraphicReserve00;
- DxePlatformVlvPolicy->PavpMode = mSystemConfiguration.PavpMode;
- DxePlatformVlvPolicy->GraphicReserve01 = 1;
- DxePlatformVlvPolicy->GraphicReserve02 = mSystemConfiguration.GraphicReserve02;
- DxePlatformVlvPolicy->GraphicReserve03 = 1;
- DxePlatformVlvPolicy->GraphicReserve04 = 0;
- DxePlatformVlvPolicy->GraphicReserve05 = mSystemConfiguration.GraphicReserve05;
- DxePlatformVlvPolicy->IgdPanelFeatures.PFITStatus = mSystemConfiguration.PanelScaling;
-
- DxePlatformVlvPolicy->IgdPanelFeatures.LidStatus = 1;
- DxePlatformVlvPolicy->IdleReserve = mSystemConfiguration.IdleReserve;
-
- DxePlatformVlvPolicy->GraphicReserve06 = 1;
-
- if ( (mSystemConfiguration.Lpe == 1) || mSystemConfiguration.Lpe == 2) {
- DxePlatformVlvPolicy ->AudioTypeSupport = LPE_AUDIO ;
- } else if ( mSystemConfiguration.PchAzalia == 1 ) {
- DxePlatformVlvPolicy ->AudioTypeSupport = HD_AUDIO;
- } else {
- DxePlatformVlvPolicy ->AudioTypeSupport = NO_AUDIO;
- }
-
- Handle = NULL;
- Status = gBS->InstallProtocolInterface (
- &Handle,
- &gDxeVlvPlatformPolicyGuid,
- EFI_NATIVE_INTERFACE,
- DxePlatformVlvPolicy
- );
- ASSERT_EFI_ERROR(Status);
-
-}
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- IchRegTable.c\r
-\r
-Abstract:\r
-\r
- Register initialization table for Ich.\r
-\r
-\r
-\r
---*/\r
-\r
-#include <Library/EfiRegTableLib.h>\r
-#include "PlatformDxe.h"\r
-extern EFI_PLATFORM_INFO_HOB mPlatformInfo;\r
-\r
-#define R_EFI_PCI_SVID 0x2C\r
-\r
-EFI_REG_TABLE mSubsystemIdRegs [] = {\r
-\r
- //\r
- // Program SVID and SID for PCI devices.\r
- // Combine two 16 bit PCI_WRITE into one 32 bit PCI_WRITE in order to boost performance\r
- //\r
- PCI_WRITE (\r
- MC_BUS, MC_DEV, MC_FUN, R_EFI_PCI_SVID, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
-\r
- PCI_WRITE (\r
- IGD_BUS, IGD_DEV, IGD_FUN_0, R_EFI_PCI_SVID, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
-\r
- PCI_WRITE(\r
- DEFAULT_PCI_BUS_NUMBER_PCH, 0, 0, R_EFI_PCI_SVID, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
- PCI_WRITE (\r
- DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, PCI_FUNCTION_NUMBER_PCH_LPC, R_PCH_LPC_SS, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
- PCI_WRITE (\r
- DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_SATA, PCI_FUNCTION_NUMBER_PCH_SATA, R_PCH_SATA_SS, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
- PCI_WRITE (\r
- DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_SMBUS, PCI_FUNCTION_NUMBER_PCH_SMBUS, R_PCH_SMBUS_SVID, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
- PCI_WRITE (\r
- DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_USB, PCI_FUNCTION_NUMBER_PCH_EHCI, R_PCH_EHCI_SVID, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
- PCI_WRITE (\r
- DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_1, R_PCH_PCIE_SVID, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
- PCI_WRITE (\r
- DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_2, R_PCH_PCIE_SVID, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
- PCI_WRITE (\r
- DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_3, R_PCH_PCIE_SVID, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
- PCI_WRITE (\r
- DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_4, R_PCH_PCIE_SVID, EfiPciWidthUint32,\r
- V_PCH_DEFAULT_SVID_SID, OPCODE_FLAG_S3SAVE\r
- ),\r
- TERMINATE_TABLE\r
-};\r
-\r
-/**\r
- Updates the mSubsystemIdRegs table, and processes it. This should program\r
- the Subsystem Vendor and Device IDs.\r
-\r
- @retval Returns VOID\r
-\r
-**/\r
-VOID\r
-InitializeSubsystemIds (\r
- )\r
-{\r
-\r
- EFI_REG_TABLE *RegTablePtr;\r
- UINT32 SubsystemVidDid;\r
-\r
- SubsystemVidDid = mPlatformInfo.SsidSvid;\r
-\r
- RegTablePtr = mSubsystemIdRegs;\r
-\r
- //\r
- // While we are not at the end of the table\r
- //\r
- while (RegTablePtr->Generic.OpCode != OP_TERMINATE_TABLE) {\r
- //\r
- // If the data to write is the original SSID\r
- //\r
- if (RegTablePtr->PciWrite.Data ==\r
- ((V_PCH_DEFAULT_SID << 16) |\r
- V_PCH_INTEL_VENDOR_ID)\r
- ) {\r
-\r
- //\r
- // Then overwrite it to use the alternate SSID\r
- //\r
- RegTablePtr->PciWrite.Data = SubsystemVidDid;\r
- }\r
-\r
- //\r
- // Go to next table entry\r
- //\r
- RegTablePtr++;\r
- }\r
-\r
- RegTablePtr = mSubsystemIdRegs;\r
-\r
-\r
- //\r
- // Program the SSVID/SSDID\r
- //\r
- ProcessRegTablePci (mSubsystemIdRegs, mPciRootBridgeIo, NULL);\r
-\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- IchTcoReset.c\r
-\r
-Abstract:\r
- Implements the programming of events in TCO Reset\r
-\r
-\r
---*/\r
-\r
-#include "PlatformDxe.h"\r
-#include <Protocol/TcoReset.h>\r
-#include <Protocol/HwWatchdogTimer.h>\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-EnableTcoReset (\r
- IN UINT32 *RcrbGcsSaveValue\r
- );\r
- \r
-EFI_STATUS\r
-EFIAPI\r
-DisableTcoReset (\r
- OUT UINT32 RcrbGcsRestoreValue\r
- );\r
-\r
-EFI_TCO_RESET_PROTOCOL mTcoResetProtocol = {\r
- EnableTcoReset,\r
- DisableTcoReset\r
-};\r
-\r
-/**\r
-\r
- Enables the TCO timer to reset the system in case of a system hang. This is\r
- used when writing the clock registers.\r
-\r
- @param RcrbGcsSaveValue This is the value of the RCRB GCS register before it is\r
- changed by this procedure. This will be used to restore\r
- the settings of this register in PpiDisableTcoReset.\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-EnableTcoReset (\r
- IN UINT32 *RcrbGcsSaveValue\r
- )\r
-{\r
- UINT16 TmpWord;\r
- UINT16 AcpiBase;\r
- EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL *WatchdogTimerProtocol;\r
- EFI_STATUS Status;\r
- UINTN PbtnDisableInterval = 4; //Default value\r
-\r
- //\r
- // Get Watchdog Timer protocol.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiWatchdogTimerDriverProtocolGuid,\r
- NULL,\r
- (VOID **)&WatchdogTimerProtocol\r
- );\r
-\r
- //\r
- // If the protocol is present, shut off the Timer as we enter BDS\r
- //\r
- if (!EFI_ERROR(Status)) {\r
- WatchdogTimerProtocol->RestartWatchdogTimer();\r
- WatchdogTimerProtocol->AllowKnownReset(TRUE);\r
- }\r
-\r
- if (*RcrbGcsSaveValue == 0) {\r
- PbtnDisableInterval = PcdGet32(PcdPBTNDisableInterval);\r
- } else {\r
- PbtnDisableInterval = *RcrbGcsSaveValue * 10 / 6;\r
- }\r
-\r
- //\r
- // Read ACPI Base Address\r
- //\r
- AcpiBase = PchLpcPciCfg16(R_PCH_LPC_ACPI_BASE) & B_PCH_LPC_ACPI_BASE_BAR;\r
-\r
- //\r
- // Stop TCO if not already stopped\r
- //\r
- TmpWord = IoRead16(AcpiBase + R_PCH_TCO_CNT);\r
- TmpWord |= B_PCH_TCO_CNT_TMR_HLT;\r
- IoWrite16(AcpiBase + R_PCH_TCO_CNT, TmpWord);\r
-\r
- //\r
- // Clear second TCO status\r
- //\r
- IoWrite32(AcpiBase + R_PCH_TCO_STS, B_PCH_TCO_STS_SECOND_TO);\r
-\r
- //\r
- // Enable reboot on TCO timeout\r
- //\r
- *RcrbGcsSaveValue = MmioRead32 (PMC_BASE_ADDRESS + R_PCH_PMC_PM_CFG);\r
- MmioAnd8 (PMC_BASE_ADDRESS + R_PCH_PMC_PM_CFG, (UINT8) ~B_PCH_PMC_PM_CFG_NO_REBOOT);\r
-\r
- //\r
- // Set TCO reload value (interval *.6s)\r
- //\r
- IoWrite32(AcpiBase + R_PCH_TCO_TMR, (UINT32)(PbtnDisableInterval<<16));\r
-\r
- //\r
- // Force TCO to load new value\r
- //\r
- IoWrite8(AcpiBase + R_PCH_TCO_RLD, 4);\r
-\r
- //\r
- // Clear second TCO status\r
- //\r
- IoWrite32(AcpiBase + R_PCH_TCO_STS, B_PCH_TCO_STS_SECOND_TO);\r
-\r
- //\r
- // Start TCO timer running\r
- //\r
- TmpWord = IoRead16(AcpiBase + R_PCH_TCO_CNT);\r
- TmpWord &= ~(B_PCH_TCO_CNT_TMR_HLT);\r
- IoWrite16(AcpiBase + R_PCH_TCO_CNT, TmpWord);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Disables the TCO timer. This is used after writing the clock registers.\r
-\r
- @param RcrbGcsRestoreValue Value saved in PpiEnableTcoReset so that it can\r
- restored.\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-DisableTcoReset (\r
- OUT UINT32 RcrbGcsRestoreValue\r
- )\r
-{\r
- UINT16 TmpWord;\r
- UINT16 AcpiBase;\r
- EFI_WATCHDOG_TIMER_DRIVER_PROTOCOL *WatchdogTimerProtocol;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Read ACPI Base Address\r
- //\r
- AcpiBase = PchLpcPciCfg16(R_PCH_LPC_ACPI_BASE) & B_PCH_LPC_ACPI_BASE_BAR;\r
-\r
- //\r
- // Stop the TCO timer\r
- //\r
- TmpWord = IoRead16(AcpiBase + R_PCH_TCO_CNT);\r
- TmpWord |= B_PCH_TCO_CNT_TMR_HLT;\r
- IoWrite16(AcpiBase + R_PCH_TCO_CNT, TmpWord);\r
-\r
- //\r
- // Get Watchdog Timer protocol.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiWatchdogTimerDriverProtocolGuid,\r
- NULL,\r
- (VOID **)&WatchdogTimerProtocol\r
- );\r
-\r
- //\r
- // If the protocol is present, shut off the Timer as we enter BDS\r
- //\r
- if (!EFI_ERROR(Status)) {\r
- WatchdogTimerProtocol->AllowKnownReset(FALSE);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Updates the feature policies according to the setup variable.\r
-\r
- @retval Returns VOID\r
-\r
-**/\r
-VOID\r
-InitTcoReset (\r
- )\r
-{\r
- EFI_HANDLE Handle;\r
- EFI_STATUS Status;\r
-\r
- Handle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gEfiTcoResetProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mTcoResetProtocol\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- IdccInfo.c\r
-\r
-Abstract:\r
-\r
- Platform information used by IDCC.\r
-\r
-Revision History\r
-\r
---*/\r
-\r
-#include "PlatformDxe.h"\r
-\r
-#include <Guid/IdccData.h>\r
-\r
-extern EFI_GUID mPlatformDriverGuid;\r
-\r
-\r
-EFI_STATUS\r
-WriteIdccInfo (\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DATA_HUB_PROTOCOL *DataHub;\r
- UINT8 Ratio;\r
- EFI_IDCC_PROCESSOR_RATIO ProcRatio;\r
-\r
- //\r
- // Locate the data hub protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiDataHubProtocolGuid,\r
- NULL,\r
- (VOID **) &DataHub\r
- );\r
-\r
- //\r
- // Find processor actual ratio\r
- //\r
- Ratio = 15; //Temporary - some dummy value.\r
-\r
- //\r
- // Fill in IDCC Type 5 structure\r
- //\r
- ProcRatio.IdccHeader.Type = EFI_IDCC_PROC_RATIO_TYPE;\r
- ProcRatio.IdccHeader.RecordLength = sizeof(EFI_IDCC_PROCESSOR_RATIO);\r
- ProcRatio.ProcessorRatio = Ratio;\r
-\r
- //\r
- // Write data to the data hub\r
- //\r
- Status = DataHub->LogData (\r
- DataHub,\r
- &gIdccDataHubGuid,\r
- &mPlatformDriverGuid,\r
- EFI_DATA_RECORD_CLASS_DATA,\r
- &ProcRatio,\r
- sizeof(EFI_IDCC_PROCESSOR_RATIO)\r
- );\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- LegacySpeaker.c\r
-\r
-Abstract:\r
-\r
- This file implements DXE for Legacy Speaker.\r
-\r
---*/\r
-\r
-#include "LegacySpeaker.h"\r
-\r
-/**\r
-\r
- This function will enable the speaker to generate beep\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-TurnOnSpeaker (\r
- )\r
-{\r
- UINT8 Data;\r
- Data = IoRead8 (EFI_SPEAKER_CONTROL_PORT);\r
- Data |= 0x03;\r
- IoWrite8(EFI_SPEAKER_CONTROL_PORT, Data);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- This function will stop beep from speaker.\r
-\r
- @retval Status\r
-\r
-**/\r
-EFI_STATUS\r
-TurnOffSpeaker (\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- Data = IoRead8 (EFI_SPEAKER_CONTROL_PORT);\r
- Data &= 0xFC;\r
- IoWrite8(EFI_SPEAKER_CONTROL_PORT, Data);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Generate beep sound based upon number of beeps and duration of the beep\r
-\r
- @param NumberOfBeeps Number of beeps which user want to produce\r
- @param BeepDuration Duration for speaker gate need to be enabled\r
- @param TimeInterval Interval between each beep\r
-\r
- @retval Does not return if the reset takes place.\r
- EFI_INVALID_PARAMETER If ResetType is invalid.\r
-\r
-**/\r
-EFI_STATUS\r
-OutputBeep (\r
- IN UINTN NumberOfBeep,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimeInterval\r
- )\r
-{\r
- UINTN Num;\r
-\r
- for (Num=0; Num < NumberOfBeep; Num++) {\r
- TurnOnSpeaker ();\r
- //\r
- // wait some time,at least 120us\r
- //\r
- gBS->Stall (BeepDuration);\r
- TurnOffSpeaker();\r
- gBS->Stall (TimeInterval);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function will program the speaker tone frequency. The value should be with 64k\r
- boundary since it takes only 16 bit value which gets programmed in two step IO opearattion\r
-\r
- @param Frequency A value which should be 16 bit only.\r
-\r
- @retval EFI_SUCESS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI \r
-ProgramToneFrequency (\r
- IN EFI_SPEAKER_IF_PROTOCOL * This,\r
- IN UINT16 Frequency\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- Data = 0xB6;\r
- IoWrite8(EFI_TIMER_CONTROL_PORT, Data);\r
-\r
- Data = (UINT8)(Frequency & 0x00FF);\r
- IoWrite8(EFI_TIMER_2_PORT, Data);\r
- Data = (UINT8)((Frequency & 0xFF00) >> 8);\r
- IoWrite8(EFI_TIMER_2_PORT, Data);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function will generate the beep for specified duration.\r
-\r
- @param NumberOfBeeps Number of beeps which user want to produce\r
- @param BeepDuration Duration for speaker gate need to be enabled\r
- @param TimeInterval Interval between each beep\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GenerateBeepTone (\r
- IN EFI_SPEAKER_IF_PROTOCOL * This,\r
- IN UINTN NumberOfBeeps,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimeInterval\r
- )\r
-{\r
-\r
- if ((NumberOfBeeps == 1) && (BeepDuration == 0) && (TimeInterval == 0)) {\r
- TurnOnSpeaker ();\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if ((NumberOfBeeps == 0) && (BeepDuration == 0) && (TimeInterval == 0)) {\r
- TurnOffSpeaker ();\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (BeepDuration == 0) {\r
- BeepDuration = EFI_DEFAULT_SHORT_BEEP_DURATION;\r
- }\r
-\r
- if (TimeInterval == 0) {\r
- TimeInterval = EFI_DEFAULT_BEEP_TIME_INTERVAL;\r
- }\r
-\r
- OutputBeep (NumberOfBeeps, BeepDuration, TimeInterval);\r
- return EFI_SUCCESS;\r
-\r
-\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- LegacySpeaker.h\r
-\r
-Abstract:\r
-\r
- Speaker enabling related data\r
-\r
---*/\r
-\r
-#ifndef _DXE_LEGACY_SPEAKER_H\r
-#define _DXE_LEGACY_SPEAKER_H\r
-\r
-#include "PlatformDxe.h"\r
-\r
-//\r
-// Speaker Related Port Information\r
-//\r
-#define EFI_TIMER_COUNTER_PORT 0x40\r
-#define EFI_TIMER_CONTROL_PORT 0x43\r
-#define EFI_TIMER_2_PORT 0x42\r
-#define EFI_SPEAKER_CONTROL_PORT 0x61\r
-\r
-#define EFI_SPEAKER_OFF_MASK 0xFC\r
-\r
-#define EFI_DEFAULT_BEEP_FREQUENCY 0x500\r
-\r
-//\r
-// Default Intervals/Beep Duration\r
-//\r
-#define EFI_DEFAULT_LONG_BEEP_DURATION 0x70000\r
-#define EFI_DEFAULT_SHORT_BEEP_DURATION 0x50000\r
-#define EFI_DEFAULT_BEEP_TIME_INTERVAL 0x20000\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-ProgramToneFrequency (\r
- IN EFI_SPEAKER_IF_PROTOCOL * This,\r
- IN UINT16 Frequency\r
- );\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GenerateBeepTone (\r
- IN EFI_SPEAKER_IF_PROTOCOL * This,\r
- IN UINTN NumberOfBeeps,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimeInterval\r
- );\r
-\r
-EFI_STATUS\r
-TurnOnSpeaker (\r
- );\r
-\r
-EFI_STATUS\r
-TurnOffSpeaker (\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
- This file contains 'Framework Code' and is licensed as such\r
- under the terms of your license agreement with Intel or your\r
- vendor. This file may not be modified, except as allowed by\r
- additional terms of your license agreement.\r
---*/\r
-/*++\r
-\r
-Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- Observable.c\r
-\r
-Abstract:\r
-\r
- The following contains all of the implementation for the Observable protocol. The\r
- protocol uses the observer design pattern to provide a way to publish events and\r
- to subscribe to those events so that a callback will be performed at the time of\r
- the event. The observables and subscribers are maintained by the static tree,\r
- mObservableDb. The difference between this protocol and the existing event protocol\r
- that exists within the EFI framework is that this protocol allows for parameters\r
- to be passed to the subscribed callbacks that can contain up to date context.\r
-\r
---*/\r
-\r
-#include "Observable.h"\r
-\r
-static OBS_TREE* mObservableDb = NULL;\r
-static EFI_HANDLE mObservableHandle = NULL;\r
-static OBS_OBSERVABLE_PROTOCOL mObservable = {\r
- AddObservable,\r
- RemoveObservable,\r
- Subscribe,\r
- Unsubscribe,\r
- Publish,\r
- RemoveAllObservables\r
-};\r
-\r
-/** Install observable protocol.\r
- *\r
- * Install interface and initialize the observable protocol.\r
- *\r
- * @param VOID No parameters.\r
- *\r
- * @return EFI_SUCCESS Successfully installed and initialized the protocol.\r
- **/\r
-EFI_STATUS\r
-InitializeObservableProtocol(\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Install protocol.\r
- //\r
- Status = gBS->InstallProtocolInterface (\r
- &mObservableHandle,\r
- &gObservableProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mObservable\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-/** Deletes a subscriber\r
- *\r
- * This function removes the subscriber pointed to by Head.\r
- *\r
- * @param OBS_TREE* Head Points to the current subscriber.\r
- *\r
- * @return OBS_TREE* Returns the tree after successfully removing the subscriber.\r
- **/\r
-OBS_LEAF*\r
-DeleteSubscriber(\r
- OBS_LEAF* Head\r
- )\r
-{\r
- OBS_LEAF* Temp;\r
-\r
- if (Head) {\r
- Temp = Head;\r
- Head = Head->Next;\r
- gBS->FreePool(Temp);\r
- }\r
-\r
- return Head;\r
-}\r
-\r
-/** Finds and deletes all subscribers\r
- *\r
- * This function iterates recursively through the existing subscribers and delets them all.\r
- *\r
- * @param OBS_TREE* Head Points to the current subscriber.\r
- *\r
- * @return OBS_TREE* Returns the tree after successfully removing the subscribers.\r
- **/\r
-OBS_LEAF*\r
-DeleteAllSubscribers(\r
- OBS_LEAF* Head\r
- )\r
-{\r
- if (Head) {\r
- if (Head->Next) {\r
- //\r
- // We aren't at the end of the list yet.\r
- //\r
- Head->Next = DeleteAllSubscribers(Head->Next);\r
- }\r
-\r
- //\r
- // At the end, so delete the subscriber.\r
- //\r
- Head = DeleteSubscriber(Head);\r
- }\r
-\r
- return Head;\r
-}\r
-\r
-/** Deletes an observable\r
- *\r
- * This function removes the observable pointed to by Head.\r
- *\r
- * @param OBS_TREE* Head Points to the current observable.\r
- *\r
- * @return OBS_TREE* Returns the tree after successfully removing the observable.\r
- **/\r
-OBS_TREE*\r
-DeleteObservable(\r
- OBS_TREE* Head\r
- )\r
-{\r
- OBS_TREE* Temp;\r
-\r
- if (Head) {\r
- Temp = Head;\r
- Head = Head->Next;\r
- gBS->FreePool(Temp);\r
- }\r
-\r
- return Head;\r
-}\r
-\r
-/** Finds and deletes all observables\r
- *\r
- * This function iterates recursively through the existing observables database and, starting with\r
- * the last most observable, deletes all of its subscribers, then deletes the observable itself.\r
- *\r
- * @param OBS_TREE* Head Points to the current observable.\r
- *\r
- * @return OBS_TREE* Returns the tree after successfully removing the observables.\r
- **/\r
-OBS_TREE*\r
-DeleteAllObservables(\r
- OBS_TREE* Head\r
- )\r
-{\r
- if (Head) {\r
- if (Head->Next) {\r
- //\r
- // We aren't at the end of the list yet.\r
- //\r
- Head->Next = DeleteAllObservables(Head->Next);\r
- }\r
-\r
- //\r
- // This is the end of the list of observables.\r
- //\r
- Head->Leaf = DeleteAllSubscribers(Head->Leaf);\r
-\r
- //\r
- // Subscribers are deleted, so now delete the observable.\r
- //\r
- Head = DeleteObservable(Head);\r
- }\r
-\r
- return Head;\r
-}\r
-\r
-/** Finds and deletes observable\r
- *\r
- * This function iterates recursively through the existing observable database in order to find the one\r
- * specified by ReferenceGuid so that it can be deleted. If the requested observable is found, before it\r
- * is deleted, all of the subscribers that are listening to this observable are deleted.\r
- *\r
- * @param OBS_TREE* Head Points to the current observable.\r
- * EFI_GUID ReferenceGuid Corresponds to the observable that we're looking for.\r
- *\r
- * @return OBS_TREE* Returns the tree after successfully removing (or not finding) the observable.\r
- **/\r
-OBS_TREE*\r
-FindAndDeleteObservable(\r
- OBS_TREE* Head,\r
- EFI_GUID ReferenceGuid\r
- )\r
-{\r
- if (Head) {\r
- if (CompareMem(&(Head->ObservableGuid), &ReferenceGuid, sizeof(ReferenceGuid)) == 0) {\r
- //\r
- // We found the observable. Delete all of it's subscribers, first.\r
- //\r
- Head->Leaf = DeleteAllSubscribers(Head->Leaf);\r
- //\r
- // Now we can safely remove the observable.\r
- //\r
- Head = DeleteObservable(Head);\r
- } else {\r
- //\r
- // Not found. Keep searching.\r
- //\r
- Head->Next = FindAndDeleteObservable(Head->Next, ReferenceGuid);\r
- }\r
- }\r
-\r
- return Head;\r
-}\r
-\r
-/** Finds and deletes subscriber\r
- *\r
- * This function iterates recursively through the existing subscribers that are listening to the\r
- * observable that was found when this function was called.\r
- *\r
- * @param OBS_TREE* Head Points to the current subscriber.\r
- * OBS_CALLBACK CallbackInterface This is the subscriber that is requested be removed.\r
- *\r
- * @return OBS_TREE* Returns the tree after successfully removing (or not finding) the subscriber.\r
- **/\r
-OBS_LEAF*\r
-_FindAndDeleteSubscriber(\r
- OBS_LEAF* Head,\r
- OBS_CALLBACK CallbackInterface\r
- )\r
-{\r
- if (Head) {\r
- if (Head->Observer == CallbackInterface) {\r
- //\r
- // Found it. Now let's delete it.\r
- //\r
- Head = DeleteSubscriber(Head);\r
- } else {\r
- //\r
- // Not found. Keep searching.\r
- //\r
- Head->Next = _FindAndDeleteSubscriber(Head->Next, CallbackInterface);\r
- }\r
- }\r
-\r
- return Head;\r
-}\r
-\r
-/** Finds and deletes subscriber\r
- *\r
- * This function iterates recursively through the existing observables database until it either finds\r
- * a matching guid or reaches the end of the list. After finding a match, it calls a helper function,\r
- * _FindAndDeleteSubscriber. At this point, all responsibility for finding and deleting the subscriber\r
- * lies on the helper function.\r
- *\r
- * @param OBS_TREE* Head Points to the current observable.\r
- * EFI_GUID ReferenceGuid Corresponds to the observable that we're looking for.\r
- * OBS_CALLBACK CallbackInterface This is the subscriber that is requested be removed.\r
- *\r
- * @return OBS_TREE* Returns the tree after successfully removing (or not finding) the subscriber.\r
- **/\r
-OBS_TREE*\r
-FindAndDeleteSubscriber(\r
- IN OUT OBS_TREE* Head,\r
- IN EFI_GUID ReferenceGuid,\r
- IN OBS_CALLBACK CallbackInterface\r
- )\r
-{\r
- if (Head) {\r
- if (CompareMem(&(Head->ObservableGuid), &ReferenceGuid, sizeof(ReferenceGuid)) == 0) {\r
- //\r
- // We found the observer that matches ReferenceGuid. Find and delete the subscriber that is\r
- // listening to it.\r
- //\r
- Head->Leaf = _FindAndDeleteSubscriber(Head->Leaf, CallbackInterface);\r
- } else {\r
- //\r
- // Not found. Keep searching.\r
- //\r
- Head->Next = FindAndDeleteSubscriber(Head->Next, ReferenceGuid, CallbackInterface);\r
- }\r
- }\r
-\r
- return Head;\r
-}\r
-\r
-/** Remove all observables.\r
- *\r
- * Remove all observable guids and all interfaces subscribed to them.\r
- *\r
- * @param VOID No parameters.\r
- *\r
- * @return EFI_SUCCESS Successfully removed all observables and subscribed interfaces.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-RemoveAllObservables(\r
- VOID\r
- )\r
-{\r
- mObservableDb = DeleteAllObservables(mObservableDb);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/** Subscribe an interface with an observable guid.\r
- *\r
- * Use this to register a callback function with a guid. The function provided by CallbackInterface will be executed\r
- * whenever the appropriate observable instance specified by ReferenceGuid calls Publish.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid that the callback interface will subscribe to.\r
- * OBS_CASLLBACK CallbackInterface A pointer to the function that is subscribing to the observable.\r
- *\r
- * @return EFI_SUCCESS Successfully subscribed the interface to the observable guid.\r
- * EFI_NOT_FOUND No match could be found between the provided guid and existing observables.\r
- * EFI_OUT_OF_RESOURCES Could not subscribe to this observer due to resource limitations.\r
- * EFI_INVALID_PARAMETER Interface is already subscribed to this observer.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-Subscribe (\r
- IN EFI_GUID ReferenceGuid,\r
- IN OBS_CALLBACK CallbackInterface\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- OBS_TREE* TempTree = NULL;\r
- OBS_LEAF* Last = NULL;\r
- OBS_LEAF* TempLeaf = NULL;\r
- OBS_LEAF* NewLeaf = NULL;\r
- BOOLEAN Found = FALSE;\r
-\r
- if (mObservableDb != NULL) {\r
- //\r
- // Find the observable guid that we're looking for.\r
- //\r
- for (TempTree = mObservableDb; TempTree != NULL; TempTree = TempTree->Next) {\r
- if (CompareMem(&(TempTree->ObservableGuid), &ReferenceGuid, sizeof(ReferenceGuid)) == 0) {\r
- Found = TRUE;\r
- break;\r
- }\r
- }\r
- if (Found) {\r
- //\r
- // Prepare to add a new leaf.\r
- //\r
- NewLeaf = AllocateZeroPool(sizeof(OBS_LEAF));\r
- if (!NewLeaf) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- } else {\r
- NewLeaf->Next = NULL;\r
- NewLeaf->Observer = CallbackInterface;\r
- //\r
- // Go to the end of the list of observers.\r
- //\r
- if (TempTree->Leaf != NULL) {\r
- //\r
- // First check to see if this is a duplicate observer.\r
- //\r
- Found = FALSE;\r
- TempLeaf = TempTree->Leaf;\r
- do {\r
- Last = TempLeaf;\r
- if (TempLeaf->Observer == CallbackInterface) {\r
- //\r
- // It is, so let's abort this process.\r
- //\r
- Found = TRUE;\r
- break;\r
- }\r
- TempLeaf = TempLeaf->Next;\r
- } while (TempLeaf != NULL);\r
- TempLeaf = Last;\r
-\r
- //\r
- // Check for duplicates.\r
- //\r
- if (Found) {\r
- gBS->FreePool(NewLeaf);\r
- Status = EFI_INVALID_PARAMETER;\r
- } else {\r
- //\r
- // At this point, TempLeaf->Next will be the end of the list.\r
- //\r
- TempLeaf->Next = NewLeaf;\r
- }\r
- } else {\r
- //\r
- // There are no observers listening to this guid. Start a new list.\r
- //\r
- TempTree->Leaf = NewLeaf;\r
- }\r
- }\r
- } else {\r
- Status = EFI_NOT_FOUND;\r
- }\r
- } else {\r
- Status = EFI_NOT_FOUND;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/** Unsubscribe an interface with an observable guid.\r
- *\r
- * Use this to remove an interface from the callback list associated with an observable guid.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid to unsubscribe the interface from.\r
- * OBS_NOTIFY_INTERFACE NotifyCallback A pointer to the interface that is being unsubscribed.\r
- *\r
- * @return EFI_SUCCESS Successfully unsubscribed the interface from the observable guid.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-Unsubscribe (\r
- IN EFI_GUID ReferenceGuid,\r
- IN OBS_CALLBACK CallbackInterface\r
- )\r
-{\r
- mObservableDb = FindAndDeleteSubscriber(mObservableDb, ReferenceGuid, CallbackInterface);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/** Notify observing functions.\r
- *\r
- * Use this to notify all functions who are subscribed to the guid specified by ReferenceGuid.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid that contains the the list of interfaces to be notified.\r
- * VOID* Data Parameter context to be passed to the notification function.\r
- *\r
- * @return EFI_SUCCESS Successfully notified all observers listening to this guid.\r
- * EFI_NOT_FOUND No match could be found between the provided guid and existing observables.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-Publish (\r
- IN EFI_GUID ReferenceGuid,\r
- IN OUT VOID* Data\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- OBS_TREE* TempTree = NULL;\r
- OBS_LEAF* TempLeaf = NULL;\r
- BOOLEAN Found = FALSE;\r
-\r
- if (mObservableDb != NULL) {\r
- //\r
- // Find the observable guid that we're looking for.\r
- //\r
- for (TempTree = mObservableDb; TempTree != NULL; TempTree = TempTree->Next) {\r
- if (CompareMem(&(TempTree->ObservableGuid), &ReferenceGuid, sizeof(ReferenceGuid)) == 0) {\r
- Found = TRUE;\r
- break;\r
- }\r
- }\r
- if (Found) {\r
- //\r
- // Notify every listener by performing each provided callback.\r
- //\r
- for (TempLeaf = TempTree->Leaf; TempLeaf != NULL; TempLeaf = TempLeaf->Next) {\r
- if (TempLeaf->Observer != NULL) {\r
- //\r
- // Execute the callback.\r
- //\r
- TempLeaf->Observer(Data);\r
- }\r
- }\r
- } else {\r
- Status = EFI_NOT_FOUND;\r
- }\r
- } else {\r
- Status = EFI_NOT_FOUND;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/** Creates a new observable.\r
- *\r
- * Create a new observable that can be observed with the use of Subscribe function.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid to add.\r
- *\r
- * @return EFI_SUCCESS Successfully added observable.\r
- * EFI_INVALID_PARAMETER Observable already exists.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-AddObservable (\r
- IN EFI_GUID ReferenceGuid\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- OBS_TREE* TempTree = NULL;\r
- OBS_TREE* Last = NULL;\r
- OBS_TREE* NewTree = NULL;\r
- BOOLEAN Found = FALSE;\r
-\r
- if (mObservableDb != NULL) {\r
- if (mObservableDb->Next != NULL) {\r
- //\r
- // Iterate to the end of the observable list while checking to see if we aren't creating a duplicate.\r
- //\r
- TempTree = mObservableDb->Next;\r
- do {\r
- Last = TempTree;\r
- if (CompareMem(&(TempTree->ObservableGuid), &ReferenceGuid, sizeof(ReferenceGuid)) == 0) {\r
- Found = TRUE;\r
- break;\r
- }\r
- TempTree = TempTree->Next;\r
- } while (TempTree != NULL);\r
- TempTree = Last;\r
- } else {\r
- TempTree = mObservableDb;\r
- }\r
- if (Found) {\r
- //\r
- // Duplicate, so reject the parameter.\r
- //\r
- Status = EFI_INVALID_PARAMETER;\r
- } else {\r
- //\r
- // TempTree->Next is our target. Prepare to add a new tree link.\r
- //\r
- NewTree = AllocateZeroPool(sizeof(OBS_TREE));\r
- if (NewTree) {\r
- NewTree->Next = NULL;\r
- NewTree->Leaf = NULL;\r
- CopyMem(&(NewTree->ObservableGuid), &ReferenceGuid, sizeof(ReferenceGuid));\r
- TempTree->Next = NewTree;\r
- } else {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- }\r
- }\r
- } else {\r
- //\r
- // mObservableDb has not been created yet. Let's do that.\r
- //\r
- NewTree = AllocateZeroPool(sizeof(OBS_TREE));\r
- if (NewTree) {\r
- NewTree->Next = NULL;\r
- NewTree->Leaf = NULL;\r
- CopyMem(&(NewTree->ObservableGuid), &ReferenceGuid, sizeof(ReferenceGuid));\r
- mObservableDb = NewTree;\r
- } else {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/** Remove an observable.\r
- *\r
- * Remove an observable so that it can no longer be subscribed to. In addition, unsubscribe any functions\r
- * that are subscribed to this guid.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid to remove.\r
- *\r
- * @return EFI_SUCCESS Successfully removed observable.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-RemoveObservable (\r
- IN EFI_GUID ReferenceGuid\r
- )\r
-{\r
- mObservableDb = FindAndDeleteObservable(mObservableDb, ReferenceGuid);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- Observable.h\r
-\r
-Abstract:\r
-\r
- Prototypes for Observable protocol implementation\r
---*/\r
-\r
-#ifndef _OBSERVABLE_H_\r
-#define _OBSERVABLE_H_\r
-#include "PlatformDxe.h"\r
-#include "Protocol/Observable.h"\r
-\r
-//\r
-// Prototypes\r
-//\r
-\r
-/** Install observable protocol.\r
- *\r
- * Install interface and initialize the observable protocol.\r
- *\r
- * @param VOID No parameters.\r
- *\r
- * @return EFI_SUCCESS Successfully installed and initialized the protocol.\r
- **/\r
-EFI_STATUS\r
-InitializeObservableProtocol(\r
- VOID\r
- );\r
-\r
-/** Remove all observables.\r
- *\r
- * Remove all observable guids and all interfaces subscribed to them.\r
- *\r
- * @param VOID No parameters.\r
- *\r
- * @return EFI_SUCCESS Successfully removed all observables and subscribed interfaces.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-RemoveAllObservables(\r
- VOID\r
- );\r
-\r
-/** Subscribe an interface with an observable guid.\r
- *\r
- * Use this to register a callback function with a guid. The function provided by CallbackInterface will be executed\r
- * whenever the appropriate observable instance specified by ReferenceGuid calls Publish.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid that the callback interface will subscribe to.\r
- * OBS_CALLBACK CallbackInterface A pointer to the function that is subscribing to the observable.\r
- *\r
- * @return EFI_SUCCESS Successfully subscribed the interface to the observable guid.\r
- * EFI_NOT_FOUND No match could be found between the provided guid and existing observables.\r
- * EFI_OUT_OF_RESOURCES Could not subscribe to this observer due to resource limitations.\r
- * EFI_INVALID_PARAMETER Interface is already subscribed to this observer.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-Subscribe (\r
- IN EFI_GUID ReferenceGuid,\r
- IN OBS_CALLBACK CallbackInterface\r
- );\r
-\r
-/** Unsubscribe an interface with an observable guid.\r
- *\r
- * Use this to remove an interface from the callback list associated with an observable guid.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid to unsubscribe the interface from.\r
- * OBS_CALLBACK CallbackInterface A pointer to the interface that is being unsubscribed.\r
- *\r
- * @return EFI_SUCCESS Successfully unsubscribed the interface from the observable guid.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-Unsubscribe (\r
- IN EFI_GUID ReferenceGuid,\r
- IN OBS_CALLBACK CallbackInterface\r
- );\r
-\r
-/** Notify observing functions.\r
- *\r
- * Use this to notify all functions who are subscribed to the guid specified by ReferenceGuid.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid that contains the list of interfaces to be notified.\r
- * VOID* Data Parameter context to be passed to the subscribed function.\r
- *\r
- * @return EFI_SUCCESS Successfully notified all observers listening to this guid.\r
- * EFI_NOT_FOUND No match could be found between the provided guid and existing observables.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-Publish (\r
- IN EFI_GUID ReferenceGuid,\r
- IN OUT VOID* Data\r
- );\r
-\r
-/** Creates a new observable.\r
- *\r
- * Create a new observable that can be observed with the use of Subscribe function.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid to add.\r
- *\r
- * @return EFI_SUCCESS Successfully added observable.\r
- * EFI_INVALID_PARAMETER Observable already exists.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-AddObservable (\r
- IN EFI_GUID ReferenceGuid\r
- );\r
-\r
-/** Remove an observable.\r
- *\r
- * Remove an observable so that it can no longer be subscribed to. In addition, unsubscribe any functions\r
- * that are subscribed to this guid.\r
- *\r
- * @param EFI_GUID ReferenceGuid The observable guid to remove.\r
- *\r
- * @return EFI_SUCCESS Successfully removed observable.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-RemoveObservable (\r
- IN EFI_GUID ReferenceGuid\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-\r
-#ifndef _EFI_PCI_BUS_H_\r
-#define _EFI_PCI_BUS_H_\r
-\r
-#include <PiDxe.h>\r
-\r
-#include <Protocol/LoadedImage.h>\r
-#include <Protocol/PciHostBridgeResourceAllocation.h>\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/LoadFile2.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include <Protocol/PciHotPlugRequest.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/PciPlatform.h>\r
-#include <Protocol/PciHotPlugInit.h>\r
-#include <Protocol/Decompress.h>\r
-#include <Protocol/BusSpecificDriverOverride.h>\r
-#include <Protocol/IncompatiblePciDeviceSupport.h>\r
-#include <Protocol/PciOverride.h>\r
-#include <Protocol/PciEnumerationComplete.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/ReportStatusCodeLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PeCoffLib.h>\r
-\r
-#include <IndustryStandard/Pci.h>\r
-#include <IndustryStandard/PeImage.h>\r
-#include <IndustryStandard/Acpi.h>\r
-\r
-typedef struct _PCI_IO_DEVICE PCI_IO_DEVICE;\r
-typedef struct _PCI_BAR PCI_BAR;\r
-\r
-#define EFI_PCI_RID(Bus, Device, Function) (((UINT32)Bus << 8) + ((UINT32)Device << 3) + (UINT32)Function)\r
-#define EFI_PCI_BUS_OF_RID(RID) ((UINT32)RID >> 8)\r
-\r
-#define EFI_PCI_IOV_POLICY_ARI 0x0001\r
-#define EFI_PCI_IOV_POLICY_SRIOV 0x0002\r
-#define EFI_PCI_IOV_POLICY_MRIOV 0x0004\r
-\r
-typedef enum {\r
- PciBarTypeUnknown = 0,\r
- PciBarTypeIo16,\r
- PciBarTypeIo32,\r
- PciBarTypeMem32,\r
- PciBarTypePMem32,\r
- PciBarTypeMem64,\r
- PciBarTypePMem64,\r
- PciBarTypeIo,\r
- PciBarTypeMem,\r
- PciBarTypeMaxType\r
-} PCI_BAR_TYPE;\r
-\r
-\r
-#define VGABASE1 0x3B0\r
-#define VGALIMIT1 0x3BB\r
-\r
-#define VGABASE2 0x3C0\r
-#define VGALIMIT2 0x3DF\r
-\r
-#define ISABASE 0x100\r
-#define ISALIMIT 0x3FF\r
-\r
-//\r
-// PCI BAR parameters\r
-//\r
-struct _PCI_BAR {\r
- UINT64 BaseAddress;\r
- UINT64 Length;\r
- UINT64 Alignment;\r
- PCI_BAR_TYPE BarType;\r
- BOOLEAN Prefetchable;\r
- UINT8 MemType;\r
- UINT16 Offset;\r
-};\r
-\r
-//\r
-// defined in PCI Card Specification, 8.0\r
-//\r
-#define PCI_CARD_MEMORY_BASE_0 0x1C\r
-#define PCI_CARD_MEMORY_LIMIT_0 0x20\r
-#define PCI_CARD_MEMORY_BASE_1 0x24\r
-#define PCI_CARD_MEMORY_LIMIT_1 0x28\r
-#define PCI_CARD_IO_BASE_0_LOWER 0x2C\r
-#define PCI_CARD_IO_BASE_0_UPPER 0x2E\r
-#define PCI_CARD_IO_LIMIT_0_LOWER 0x30\r
-#define PCI_CARD_IO_LIMIT_0_UPPER 0x32\r
-#define PCI_CARD_IO_BASE_1_LOWER 0x34\r
-#define PCI_CARD_IO_BASE_1_UPPER 0x36\r
-#define PCI_CARD_IO_LIMIT_1_LOWER 0x38\r
-#define PCI_CARD_IO_LIMIT_1_UPPER 0x3A\r
-#define PCI_CARD_BRIDGE_CONTROL 0x3E\r
-\r
-#define PCI_CARD_PREFETCHABLE_MEMORY_0_ENABLE BIT8\r
-#define PCI_CARD_PREFETCHABLE_MEMORY_1_ENABLE BIT9\r
-\r
-#define PPB_BAR_0 0\r
-#define PPB_BAR_1 1\r
-#define PPB_IO_RANGE 2\r
-#define PPB_MEM32_RANGE 3\r
-#define PPB_PMEM32_RANGE 4\r
-#define PPB_PMEM64_RANGE 5\r
-#define PPB_MEM64_RANGE 0xFF\r
-\r
-#define P2C_BAR_0 0\r
-#define P2C_MEM_1 1\r
-#define P2C_MEM_2 2\r
-#define P2C_IO_1 3\r
-#define P2C_IO_2 4\r
-\r
-#define EFI_BRIDGE_IO32_DECODE_SUPPORTED 0x0001\r
-#define EFI_BRIDGE_PMEM32_DECODE_SUPPORTED 0x0002\r
-#define EFI_BRIDGE_PMEM64_DECODE_SUPPORTED 0x0004\r
-#define EFI_BRIDGE_IO16_DECODE_SUPPORTED 0x0008\r
-#define EFI_BRIDGE_PMEM_MEM_COMBINE_SUPPORTED 0x0010\r
-#define EFI_BRIDGE_MEM64_DECODE_SUPPORTED 0x0020\r
-#define EFI_BRIDGE_MEM32_DECODE_SUPPORTED 0x0040\r
-\r
-#define PCI_MAX_HOST_BRIDGE_NUM 0x0010\r
-\r
-//\r
-// Define option for attribute\r
-//\r
-#define EFI_SET_SUPPORTS 0\r
-#define EFI_SET_ATTRIBUTES 1\r
-\r
-#define PCI_IO_DEVICE_SIGNATURE SIGNATURE_32 ('p', 'c', 'i', 'o')\r
-\r
-struct _PCI_IO_DEVICE {\r
- UINT32 Signature;\r
- EFI_HANDLE Handle;\r
- EFI_PCI_IO_PROTOCOL PciIo;\r
- LIST_ENTRY Link;\r
-\r
- EFI_BUS_SPECIFIC_DRIVER_OVERRIDE_PROTOCOL PciDriverOverride;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath;\r
- EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo;\r
- EFI_LOAD_FILE2_PROTOCOL LoadFile2;\r
-\r
- //\r
- // PCI configuration space header type\r
- //\r
- PCI_TYPE00 Pci;\r
-\r
- //\r
- // Bus number, Device number, Function number\r
- //\r
- UINT8 BusNumber;\r
- UINT8 DeviceNumber;\r
- UINT8 FunctionNumber;\r
-\r
- //\r
- // BAR for this PCI Device\r
- //\r
- PCI_BAR PciBar[PCI_MAX_BAR];\r
-\r
- //\r
- // The bridge device this pci device is subject to\r
- //\r
- PCI_IO_DEVICE *Parent;\r
-\r
- //\r
- // A linked list for children Pci Device if it is bridge device\r
- //\r
- LIST_ENTRY ChildList;\r
-\r
- //\r
- // TRUE if the PCI bus driver creates the handle for this PCI device\r
- //\r
- BOOLEAN Registered;\r
-\r
- //\r
- // TRUE if the PCI bus driver successfully allocates the resource required by\r
- // this PCI device\r
- //\r
- BOOLEAN Allocated;\r
-\r
- //\r
- // The attribute this PCI device currently set\r
- //\r
- UINT64 Attributes;\r
-\r
- //\r
- // The attributes this PCI device actually supports\r
- //\r
- UINT64 Supports;\r
-\r
- //\r
- // The resource decode the bridge supports\r
- //\r
- UINT32 Decodes;\r
-\r
- //\r
- // TRUE if the ROM image is from the PCI Option ROM BAR\r
- //\r
- BOOLEAN EmbeddedRom;\r
-\r
- //\r
- // The OptionRom Size\r
- //\r
- UINT64 RomSize;\r
-\r
- //\r
- // The OptionRom Size\r
- //\r
- UINT64 RomBase;\r
-\r
- //\r
- // TRUE if all OpROM (in device or in platform specific position) have been processed\r
- //\r
- BOOLEAN AllOpRomProcessed;\r
-\r
- //\r
- // TRUE if there is any EFI driver in the OptionRom\r
- //\r
- BOOLEAN BusOverride;\r
-\r
- //\r
- // A list tracking reserved resource on a bridge device\r
- //\r
- LIST_ENTRY ReservedResourceList;\r
-\r
- //\r
- // A list tracking image handle of platform specific overriding driver\r
- //\r
- LIST_ENTRY OptionRomDriverList;\r
-\r
- EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR *ResourcePaddingDescriptors;\r
- EFI_HPC_PADDING_ATTRIBUTES PaddingAttributes;\r
-\r
- BOOLEAN IsPciExp;\r
-\r
- //\r
- // For SR-IOV\r
- //\r
- UINT8 PciExpressCapabilityOffset;\r
- UINT32 AriCapabilityOffset;\r
- UINT32 SrIovCapabilityOffset;\r
- UINT32 MrIovCapabilityOffset;\r
- PCI_BAR VfPciBar[PCI_MAX_BAR];\r
- UINT32 SystemPageSize;\r
- UINT16 InitialVFs;\r
- UINT16 ReservedBusNum;\r
-\r
- //\r
- // Per PCI to PCI Bridge spec, I/O window is 4K aligned,\r
- // but some chipsets support non-standard I/O window alignments less than 4K.\r
- // This field is used to support this case.\r
- //\r
- UINT16 BridgeIoAlignment;\r
-};\r
-\r
-#define PCI_IO_DEVICE_FROM_PCI_IO_THIS(a) \\r
- CR (a, PCI_IO_DEVICE, PciIo, PCI_IO_DEVICE_SIGNATURE)\r
-\r
-#define PCI_IO_DEVICE_FROM_PCI_DRIVER_OVERRIDE_THIS(a) \\r
- CR (a, PCI_IO_DEVICE, PciDriverOverride, PCI_IO_DEVICE_SIGNATURE)\r
-\r
-#define PCI_IO_DEVICE_FROM_LINK(a) \\r
- CR (a, PCI_IO_DEVICE, Link, PCI_IO_DEVICE_SIGNATURE)\r
-\r
-#define PCI_IO_DEVICE_FROM_LOAD_FILE2_THIS(a) \\r
- CR (a, PCI_IO_DEVICE, LoadFile2, PCI_IO_DEVICE_SIGNATURE)\r
-\r
-\r
-\r
-//\r
-// Global Variables\r
-//\r
-extern EFI_INCOMPATIBLE_PCI_DEVICE_SUPPORT_PROTOCOL *gEfiIncompatiblePciDeviceSupport;\r
-extern EFI_DRIVER_BINDING_PROTOCOL gPciBusDriverBinding;\r
-extern EFI_COMPONENT_NAME_PROTOCOL gPciBusComponentName;\r
-extern EFI_COMPONENT_NAME2_PROTOCOL gPciBusComponentName2;\r
-extern BOOLEAN gFullEnumeration;\r
-extern UINTN gPciHostBridgeNumber;\r
-extern EFI_HANDLE gPciHostBrigeHandles[PCI_MAX_HOST_BRIDGE_NUM];\r
-extern UINT64 gAllOne;\r
-extern UINT64 gAllZero;\r
-extern EFI_PCI_PLATFORM_PROTOCOL *gPciPlatformProtocol;\r
-extern EFI_PCI_OVERRIDE_PROTOCOL *gPciOverrideProtocol;\r
-extern BOOLEAN mReserveIsaAliases;\r
-extern BOOLEAN mReserveVgaAliases;\r
-\r
-/**\r
- Macro that checks whether device is a GFX device.\r
-\r
- @param _p Specified device.\r
-\r
- @retval TRUE Device is a GFX device.\r
- @retval FALSE Device is not a GFX device.\r
-\r
-**/\r
-#define IS_PCI_GFX(_p) IS_CLASS2 (_p, PCI_CLASS_DISPLAY, PCI_CLASS_DISPLAY_OTHER)\r
-\r
-/**\r
- Test to see if this driver supports ControllerHandle. Any ControllerHandle\r
- than contains a gEfiPciRootBridgeIoProtocolGuid protocol can be supported.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to test.\r
- @param RemainingDevicePath Optional parameter use to pick a specific child\r
- device to start.\r
-\r
- @retval EFI_SUCCESS This driver supports this device.\r
- @retval EFI_ALREADY_STARTED This driver is already running on this device.\r
- @retval other This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PciBusDriverBindingSupported (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Start this driver on ControllerHandle and enumerate Pci bus and start\r
- all device under PCI bus.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to bind driver to.\r
- @param RemainingDevicePath Optional parameter use to pick a specific child\r
- device to start.\r
-\r
- @retval EFI_SUCCESS This driver is added to ControllerHandle.\r
- @retval EFI_ALREADY_STARTED This driver is already running on ControllerHandle.\r
- @retval other This driver does not support this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PciBusDriverBindingStart (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN EFI_DEVICE_PATH_PROTOCOL *RemainingDevicePath\r
- );\r
-\r
-/**\r
- Stop this driver on ControllerHandle. Support stopping any child handles\r
- created by this driver.\r
-\r
- @param This Protocol instance pointer.\r
- @param Controller Handle of device to stop driver on.\r
- @param NumberOfChildren Number of Handles in ChildHandleBuffer. If number of\r
- children is zero stop the entire bus driver.\r
- @param ChildHandleBuffer List of Child Handles to Stop.\r
-\r
- @retval EFI_SUCCESS This driver is removed ControllerHandle.\r
- @retval other This driver was not removed from this device.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PciBusDriverBindingStop (\r
- IN EFI_DRIVER_BINDING_PROTOCOL *This,\r
- IN EFI_HANDLE Controller,\r
- IN UINTN NumberOfChildren,\r
- IN EFI_HANDLE *ChildHandleBuffer\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- PciDevice.c\r
-\r
-Abstract:\r
-\r
- Platform Initialization Driver.\r
-\r
-Revision History\r
-\r
---*/\r
-\r
-#include "PlatformDxe.h"\r
-#include "Library/DxeServicesTableLib.h"\r
-#include "PciBus.h"\r
-#include "Guid/PciLanInfo.h"\r
-\r
-extern VOID *mPciLanInfo;\r
-extern UINTN mPciLanCount;\r
-\r
-extern EFI_HANDLE mImageHandle;\r
-extern SYSTEM_CONFIGURATION mSystemConfiguration;\r
-\r
-\r
-VOID *mPciRegistration;\r
-#define NCR_VENDOR_ID 0x1000\r
-#define ATI_VENDOR_ID 0x1002\r
-#define INTEL_VENDOR_ID 0x8086\r
-#define ATI_RV423_ID 0x5548\r
-#define ATI_RV423_ID2 0x5d57\r
-#define ATI_RV380_ID 0x3e50\r
-#define ATI_RV370_ID 0x5b60\r
-#define SI_VENDOR_ID 0x1095\r
-#define SI_SISATA_ID 0x3114\r
-#define SI_SIRAID_PCIUNL 0x40\r
-#define INTEL_82573E_IDER 0x108D\r
-\r
-typedef struct {\r
- UINT8 ClassCode;\r
- UINT8 SubClassCode;\r
- UINT16 VendorId;\r
- UINT16 DeviceId;\r
-} BAD_DEVICE_TABLE;\r
-\r
-BAD_DEVICE_TABLE BadDeviceTable[] = {\r
- {(UINT8)PCI_CLASS_MASS_STORAGE,(UINT8)PCI_CLASS_MASS_STORAGE_SCSI,(UINT16)NCR_VENDOR_ID, (UINT16)0xffff}, // Any NCR cards\r
- {(UINT8)PCI_CLASS_MASS_STORAGE,(UINT8)PCI_CLASS_MASS_STORAGE_IDE,(UINT16)INTEL_VENDOR_ID, (UINT16)INTEL_82573E_IDER}, // Intel i82573E Tekoa GBit Lan IDE-R\r
- {(UINT8)0xff,(UINT8)0xff,(UINT16)0xffff,(UINT16)0xffff}\r
- };\r
-\r
-EFI_STATUS\r
-PciBusDriverHook (\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_EVENT FilterEvent;\r
-\r
- //\r
- // Register for callback to PCI I/O protocol\r
- //\r
- Status = gBS->CreateEvent (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_CALLBACK,\r
- PciBusEvent,\r
- NULL,\r
- &FilterEvent\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Register for protocol notifications on this event\r
- //\r
- Status = gBS->RegisterProtocolNotify (\r
- &gEfiPciIoProtocolGuid,\r
- FilterEvent,\r
- &mPciRegistration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-InitBadBars(\r
- IN EFI_PCI_IO_PROTOCOL *PciIo,\r
- IN UINT16 VendorId,\r
- IN UINT16 DeviceId\r
- )\r
-{\r
-\r
- UINT64 BaseAddress = 0;\r
- UINT64 TempBaseAddress = 0;\r
- UINT8 RevId = 0;\r
- UINT32 Bar;\r
- UINT64 IoSize;\r
- UINT64 MemSize;\r
- UINTN MemSizeBits;\r
-\r
- switch ( VendorId) {\r
- case ATI_VENDOR_ID:\r
- //\r
- // ATI fix-ups. At this time all ATI cards in BadDeviceTable\r
- // have same problem in that OPROM BAR needs to be increased.\r
- //\r
- Bar = 0x30 ;\r
- //\r
- // Get original BAR address\r
- //\r
- PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- Bar,\r
- 1,\r
- (VOID *) &BaseAddress\r
- );\r
- //\r
- // Find BAR size\r
- //\r
- TempBaseAddress = 0xffffffff;\r
- PciIo->Pci.Write (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- Bar,\r
- 1,\r
- (VOID *) &TempBaseAddress\r
- );\r
- PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- Bar,\r
- 1,\r
- (VOID *) &TempBaseAddress\r
- );\r
- TempBaseAddress &= 0xfffffffe;\r
- MemSize = 1;\r
- while ((TempBaseAddress & 0x01) == 0) {\r
- TempBaseAddress = TempBaseAddress >> 1;\r
- MemSize = MemSize << 1;\r
- }\r
-\r
- //\r
- // Free up allocated memory memory and re-allocate with increased size.\r
- //\r
- gDS->FreeMemorySpace (\r
- BaseAddress,\r
- MemSize\r
- );\r
- //\r
- // Force new alignment\r
- //\r
- MemSize = 0x8000000;\r
- MemSizeBits = 28;\r
-\r
- gDS->AllocateMemorySpace (\r
- EfiGcdAllocateAnySearchBottomUp,\r
- EfiGcdMemoryTypeMemoryMappedIo,\r
- MemSizeBits, // Alignment\r
- MemSize,\r
- &BaseAddress,\r
- mImageHandle,\r
- NULL\r
- );\r
- PciIo->Pci.Write (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- Bar,\r
- 1,\r
- (VOID *) &BaseAddress\r
- );\r
-\r
- break;\r
- case NCR_VENDOR_ID:\r
-#define MIN_NCR_IO_SIZE 0x800\r
-#define NCR_GRAN 11 // 2**11 = 0x800\r
- //\r
- // NCR SCSI cards like 8250S lie about IO needed. Assign as least 0x80.\r
- //\r
- for (Bar = 0x10; Bar < 0x28; Bar+= 4) {\r
-\r
- PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- Bar,\r
- 1,\r
- (VOID *) &BaseAddress\r
- );\r
- if (BaseAddress && 0x01) {\r
- TempBaseAddress = 0xffffffff;\r
- PciIo->Pci.Write (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- Bar,\r
- 1,\r
- (VOID *) &TempBaseAddress\r
- );\r
- TempBaseAddress &= 0xfffffffc;\r
- IoSize = 1;\r
- while ((TempBaseAddress & 0x01) == 0) {\r
- TempBaseAddress = TempBaseAddress >> 1;\r
- IoSize = IoSize << 1;\r
- }\r
- if (IoSize < MIN_NCR_IO_SIZE) {\r
- gDS->FreeIoSpace (\r
- BaseAddress,\r
- IoSize\r
- );\r
-\r
- gDS->AllocateIoSpace (\r
- EfiGcdAllocateAnySearchTopDown,\r
- EfiGcdIoTypeIo,\r
- NCR_GRAN, // Alignment\r
- MIN_NCR_IO_SIZE,\r
- &BaseAddress,\r
- mImageHandle,\r
- NULL\r
- );\r
- TempBaseAddress = BaseAddress + 1;\r
- PciIo->Pci.Write (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- Bar,\r
- 1,\r
- (VOID *) &TempBaseAddress\r
- );\r
- }\r
- }\r
- }\r
-\r
- break;\r
-\r
- case INTEL_VENDOR_ID:\r
- if (DeviceId == INTEL_82573E_IDER) {\r
- //\r
- // Tekoa i82573E IDE-R fix-ups. At this time A2 step and earlier parts do not\r
- // support any BARs except BAR0. Other BARS will actualy map to BAR0 so disable\r
- // them all for Control Blocks and Bus mastering ops as well as Secondary IDE\r
- // Controller.\r
- // All Tekoa A2 or earlier step chips for now.\r
- //\r
- PciIo->Pci.Read (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- PCI_REVISION_ID_OFFSET,\r
- 1,\r
- &RevId\r
- );\r
- if (RevId <= 0x02) {\r
- for (Bar = 0x14; Bar < 0x24; Bar+= 4) {\r
- //\r
- // Maybe want to clean this up a bit later but for now just clear out the secondary\r
- // Bars don't worry aboyut freeing up thge allocs.\r
- //\r
- TempBaseAddress = 0x0;\r
- PciIo->Pci.Write (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- Bar,\r
- 1,\r
- (VOID *) &TempBaseAddress\r
- );\r
- } // end for\r
- }\r
- else\r
- {\r
- //\r
- //Tekoa A3 or above:\r
- //Clear bus master base address (PCI register 0x20)\r
- //since Tekoa does not fully support IDE Bus Mastering\r
- //\r
- TempBaseAddress = 0x0;\r
- PciIo->Pci.Write (\r
- PciIo,\r
- EfiPciIoWidthUint32,\r
- 0x20,\r
- 1,\r
- (VOID *) &TempBaseAddress\r
- );\r
- }\r
- }\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
- return;\r
-}\r
-\r
-VOID\r
-ProgramPciLatency(\r
- IN EFI_PCI_IO_PROTOCOL *PciIo\r
- )\r
-{\r
- //\r
- // Program Master Latency Timer\r
- //\r
- if (mSystemConfiguration.PciLatency != 0) {\r
- PciIo->Pci.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- PCI_LATENCY_TIMER_OFFSET,\r
- 1,\r
- &mSystemConfiguration.PciLatency\r
- );\r
- }\r
- return;\r
-}\r
-\r
-/**\r
-During S5 shutdown, we need to program PME in all LAN devices.\r
-Here we identify LAN devices and save their bus/dev/func.\r
-\r
-**/\r
-VOID\r
-SavePciLanAddress(\r
- IN EFI_PCI_IO_PROTOCOL *PciIo\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN PciSegment,\r
- PciBus,\r
- PciDevice,\r
- PciFunction;\r
- VOID *NewBuffer;\r
- PCI_LAN_INFO *x;\r
-\r
- Status = PciIo->GetLocation (\r
- PciIo,\r
- &PciSegment,\r
- &PciBus,\r
- &PciDevice,\r
- &PciFunction\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return;\r
- }\r
-\r
- mPciLanCount ++;\r
- Status = gBS->AllocatePool (\r
- EfiBootServicesData,\r
- mPciLanCount * sizeof(PCI_LAN_INFO),\r
- &NewBuffer\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return;\r
- }\r
-\r
- if (mPciLanCount > 1) {\r
- //\r
- // copy old data into new, larger buffer\r
- //\r
- gBS->CopyMem (\r
- NewBuffer,\r
- mPciLanInfo,\r
- (mPciLanCount - 1) * sizeof(PCI_LAN_INFO)\r
- );\r
-\r
- //\r
- // free the old memory buffer\r
- //\r
- gBS->FreePool (mPciLanInfo);\r
-\r
- }\r
-\r
- //\r
- // init the new entry\r
- //\r
- x = (PCI_LAN_INFO *)NewBuffer + (mPciLanCount - 1);\r
- x->PciBus = (UINT8)PciBus;\r
- x->PciDevice = (UINT8)PciDevice;\r
- x->PciFunction = (UINT8)PciFunction;\r
-\r
- mPciLanInfo = NewBuffer;\r
-\r
- return;\r
-}\r
-\r
-/**\r
- @param Event the event that is signaled.\r
- @param Context not used here.\r
-\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PciBusEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID* Context\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- UINTN BufferSize;\r
- EFI_HANDLE Handle;\r
- EFI_PCI_IO_PROTOCOL *PciIo;\r
- PCI_IO_DEVICE *PciIoDevice;\r
- UINT64 Supports;\r
- UINTN Index;\r
- UINT8 mCacheLineSize = 0x10;\r
-\r
- while (TRUE) {\r
- BufferSize = sizeof (EFI_HANDLE);\r
- Status = gBS->LocateHandle (\r
- ByRegisterNotify,\r
- NULL,\r
- mPciRegistration,\r
- &BufferSize,\r
- &Handle\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // If no more notification events exist\r
- //\r
- return;\r
- }\r
-\r
- Status = gBS->HandleProtocol (\r
- Handle,\r
- &gEfiPciIoProtocolGuid,\r
- (void **)&PciIo\r
- );\r
-\r
- PciIoDevice = PCI_IO_DEVICE_FROM_PCI_IO_THIS (PciIo);\r
-\r
- //\r
- // Enable I/O for bridge so port 0x80 codes will come out\r
- //\r
- if (PciIoDevice->Pci.Hdr.VendorId == V_PCH_INTEL_VENDOR_ID)\r
- {\r
- Status = PciIo->Attributes(\r
- PciIo,\r
- EfiPciIoAttributeOperationSupported,\r
- 0,\r
- &Supports\r
- );\r
- Supports &= EFI_PCI_DEVICE_ENABLE;\r
- Status = PciIo->Attributes (\r
- PciIo,\r
- EfiPciIoAttributeOperationEnable,\r
- Supports,\r
- NULL\r
- );\r
- break;\r
- }\r
-\r
- //\r
- // Program PCI Latency Timer\r
- //\r
- ProgramPciLatency(PciIo);\r
-\r
- //\r
- // Program Cache Line Size to 64 bytes (0x10 DWORDs)\r
- //\r
- Status = PciIo->Pci.Write (\r
- PciIo,\r
- EfiPciIoWidthUint8,\r
- PCI_CACHELINE_SIZE_OFFSET,\r
- 1,\r
- &mCacheLineSize\r
- );\r
-\r
- //\r
- // If PCI LAN device, save bus/dev/func info\r
- // so we can program PME during S5 shutdown\r
- //\r
- if (PciIoDevice->Pci.Hdr.ClassCode[2] == PCI_CLASS_NETWORK) {\r
- SavePciLanAddress(PciIo);\r
- break;\r
- }\r
-\r
- //\r
- // Workaround for cards with bad BARs\r
- //\r
- Index = 0;\r
- while (BadDeviceTable[Index].ClassCode != 0xff) {\r
- if (BadDeviceTable[Index].DeviceId == 0xffff) {\r
- if ((PciIoDevice->Pci.Hdr.ClassCode[2] == BadDeviceTable[Index].ClassCode) &&\r
- (PciIoDevice->Pci.Hdr.ClassCode[1] == BadDeviceTable[Index].SubClassCode) &&\r
- (PciIoDevice->Pci.Hdr.VendorId == BadDeviceTable[Index].VendorId)) {\r
- InitBadBars(PciIo,BadDeviceTable[Index].VendorId,BadDeviceTable[Index].DeviceId);\r
- }\r
- } else {\r
- if ((PciIoDevice->Pci.Hdr.ClassCode[2] == BadDeviceTable[Index].ClassCode) &&\r
- (PciIoDevice->Pci.Hdr.ClassCode[1] == BadDeviceTable[Index].SubClassCode) &&\r
- (PciIoDevice->Pci.Hdr.VendorId == BadDeviceTable[Index].VendorId) &&\r
- (PciIoDevice->Pci.Hdr.DeviceId == BadDeviceTable[Index].DeviceId)) {\r
-\r
- InitBadBars(PciIo,BadDeviceTable[Index].VendorId,BadDeviceTable[Index].DeviceId);\r
- }\r
- }\r
- ++Index;\r
- }\r
- break;\r
- }\r
-\r
- return;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r
-\r
-\r
-Module Name:\r
-\r
-\r
- Platform.c\r
-\r
-Abstract:\r
-\r
- Platform Initialization Driver.\r
-\r
-\r
---*/\r
-\r
-#include "PlatformDxe.h"\r
-#include "Platform.h"\r
-#include "PchCommonDefinitions.h"\r
-#include <Protocol/UsbPolicy.h>\r
-#include <Protocol/PchPlatformPolicy.h>\r
-#include <Protocol/TpmMp.h>\r
-#include <Protocol/CpuIo2.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Guid/PciLanInfo.h>\r
-#include <Guid/ItkData.h>\r
-#include <Library/PciLib.h>\r
-#include <PlatformBootMode.h>\r
-#include <Guid/EventGroup.h>\r
-#include <Guid/Vlv2Variable.h>\r
-#include <Protocol/GlobalNvsArea.h>\r
-#include <Protocol/IgdOpRegion.h>\r
-#include <Library/PcdLib.h>\r
-#include <Protocol/VariableLock.h>\r
-\r
-\r
-//\r
-// VLV2 GPIO GROUP OFFSET\r
-//\r
-#define GPIO_SCORE_OFFSET 0x0000\r
-#define GPIO_NCORE_OFFSET 0x1000\r
-#define GPIO_SSUS_OFFSET 0x2000\r
-\r
-typedef struct {\r
- UINT32 offset;\r
- UINT32 val;\r
-} CFIO_PNP_INIT;\r
-\r
-GPIO_CONF_PAD_INIT mTB_BL_GpioInitData_SC_TRI_Exit_boot_Service[] =\r
-{\r
-// Pad Name GPIO Number Used As GPO Default Function# INT Capable Interrupt Type PULL H/L MMIO Offset\r
- GPIO_INIT_ITEM("LPC_CLKOUT0 GPIOC_47 " ,TRISTS ,NA ,F0 , , ,NONE ,0x47),\r
- GPIO_INIT_ITEM("LPC_CLKOUT1 GPIOC_48 " ,TRISTS ,NA ,F0 , , ,NONE ,0x41),\r
-};\r
-\r
-\r
-EFI_GUID mSystemHiiExportDatabase = EFI_HII_EXPORT_DATABASE_GUID;\r
-EFI_GUID mPlatformDriverGuid = EFI_PLATFORM_DRIVER_GUID;\r
-SYSTEM_CONFIGURATION mSystemConfiguration;\r
-SYSTEM_PASSWORDS mSystemPassword;\r
-EFI_HANDLE mImageHandle;\r
-BOOLEAN mMfgMode = FALSE;\r
-VOID *mDxePlatformStringPack;\r
-UINT32 mPlatformBootMode = PLATFORM_NORMAL_MODE;\r
-extern CHAR16 gItkDataVarName[];\r
-\r
-\r
-EFI_PLATFORM_INFO_HOB mPlatformInfo;\r
-EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *mPciRootBridgeIo;\r
-EFI_EVENT mReadyToBootEvent;\r
-\r
-UINT8 mSmbusRsvdAddresses[] = PLATFORM_SMBUS_RSVD_ADDRESSES;\r
-UINT8 mNumberSmbusAddress = sizeof( mSmbusRsvdAddresses ) / sizeof( mSmbusRsvdAddresses[0] );\r
-UINT32 mSubsystemVidDid;\r
-UINT32 mSubsystemAudioVidDid;\r
-\r
-UINTN mPciLanCount = 0;\r
-VOID *mPciLanInfo = NULL;\r
-UINTN SpiBase;\r
-\r
-static EFI_SPEAKER_IF_PROTOCOL mSpeakerInterface = {\r
- ProgramToneFrequency,\r
- GenerateBeepTone\r
-};\r
-\r
-EFI_USB_POLICY_PROTOCOL mUsbPolicyData = {0};\r
-\r
-\r
-CFIO_PNP_INIT mTB_BL_GpioInitData_SC_TRI_S0ix_Exit_boot_Service[] =\r
-{\r
- {0x410 ,0x20038e10}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_clkout1_pconf0\r
- {0x470 ,0x20038e10}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_clkout0_pconf0\r
- {0x560 ,0x20038e10}, //vlv.gpio.gpscore.cfio_regs_pad_ilb_serirq_pconf0\r
- {0x450 ,0x20038e10}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_frameb_pconf0\r
- {0x480 ,0x20038e10}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_clkrunb_pconf0\r
- {0x420 ,0x20038e10}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_ad3_pconf0\r
- {0x430 ,0x20038e10}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_ad2_pconf0\r
- {0x440 ,0x20038e10}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_ad1_pconf0\r
- {0x460 ,0x20038e10}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_ad0_pconf0\r
- {0x418 ,0x00000006}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_clkout1_pad_val\r
- {0x478 ,0x00000006}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_clkout0_pad_val\r
- {0x568 ,0x00000006}, //vlv.gpio.gpscore.cfio_regs_pad_ilb_serirq_pad_val\r
- {0x458 ,0x00000006}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_frameb_pad_val\r
- {0x488 ,0x00000006}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_clkrunb_pad_val\r
- {0x428 ,0x00000006}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_ad3_pad_val\r
- {0x438 ,0x00000006}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_ad2_pad_val\r
- {0x448 ,0x00000006}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_ad1_pad_val\r
- {0x468 ,0x00000006}, //vlv.gpio.gpscore.cfio_regs_pad_lpc_ad0_pad_val\r
-};\r
-\r
-VOID\r
-EfiOrMem (\r
- IN VOID *Destination,\r
- IN VOID *Source,\r
- IN UINTN Length\r
- );\r
-\r
-#if defined(FIRMWARE_ID_BACKWARD_COMPATIBLE) && (FIRMWARE_ID_BACKWARD_COMPATIBLE != 0)\r
-STATIC\r
-VOID\r
-InitFirmwareId();\r
-#endif\r
-\r
-\r
-VOID\r
-InitializeClockRouting(\r
- );\r
-\r
-VOID\r
-InitializeSlotInfo (\r
- );\r
-\r
-#if defined(SENSOR_INFO_VAR_SUPPORT) && SENSOR_INFO_VAR_SUPPORT != 0\r
-VOID\r
-InitializeSensorInfoVariable (\r
- );\r
-#endif\r
-\r
-VOID\r
-InitTcoReset (\r
- );\r
-\r
-VOID\r
-InitExI ();\r
-\r
-VOID\r
-InitItk();\r
-\r
-VOID\r
-InitPlatformBootMode();\r
-\r
-VOID\r
-InitMfgAndConfigModeStateVar();\r
-\r
-VOID\r
-InitPchPlatformPolicy (\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfo\r
- );\r
-\r
-VOID\r
-InitVlvPlatformPolicy (\r
- );\r
-\r
-VOID\r
-InitSioPlatformPolicy(\r
- );\r
-\r
-VOID\r
-PchInitBeforeBoot(\r
- );\r
-\r
-VOID\r
-UpdateDVMTSetup(\r
- );\r
-\r
-VOID\r
-InitPlatformUsbPolicy (\r
- VOID\r
- );\r
-\r
-VOID\r
-InitRC6Policy(\r
- VOID\r
- );\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SaveSetupRecoveryVar(\r
- VOID\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINTN SizeOfNvStore = 0;\r
- UINTN SizeOfSetupVar = 0;\r
- SYSTEM_CONFIGURATION *SetupData = NULL;\r
- SYSTEM_CONFIGURATION *RecoveryNvData = NULL;\r
- EDKII_VARIABLE_LOCK_PROTOCOL *VariableLock = NULL;\r
-\r
-\r
- DEBUG ((EFI_D_INFO, "SaveSetupRecoveryVar() Entry \n"));\r
- SizeOfNvStore = sizeof(SYSTEM_CONFIGURATION);\r
- RecoveryNvData = AllocateZeroPool (sizeof(SYSTEM_CONFIGURATION));\r
- if (NULL == RecoveryNvData) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Exit; \r
- }\r
- \r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &SizeOfNvStore,\r
- RecoveryNvData\r
- );\r
- \r
- if (EFI_ERROR (Status)) {\r
- // Don't find the "SetupRecovery" variable.\r
- // have to copy "Setup" variable to "SetupRecovery" variable.\r
- SetupData = AllocateZeroPool (sizeof(SYSTEM_CONFIGURATION));\r
- if (NULL == SetupData) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Exit; \r
- }\r
- SizeOfSetupVar = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &SizeOfSetupVar,\r
- SetupData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- \r
- Status = gRT->SetVariable (\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- sizeof(SYSTEM_CONFIGURATION),\r
- SetupData\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = gBS->LocateProtocol (&gEdkiiVariableLockProtocolGuid, NULL, (VOID **) &VariableLock);\r
- if (!EFI_ERROR (Status)) {\r
- Status = VariableLock->RequestToLock (VariableLock, L"SetupRecovery", &gEfiNormalSetupGuid);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- \r
- }\r
-\r
-Exit:\r
- if (RecoveryNvData)\r
- FreePool (RecoveryNvData);\r
- if (SetupData)\r
- FreePool (SetupData);\r
- \r
- return Status;\r
- \r
-}\r
-\r
-\r
-VOID\r
-TristateLpcGpioConfig (\r
- IN UINT32 Gpio_Mmio_Offset,\r
- IN UINT32 Gpio_Pin_Num,\r
- GPIO_CONF_PAD_INIT* Gpio_Conf_Data\r
- )\r
-\r
-{\r
- UINT32 index;\r
- UINT32 mmio_conf0;\r
- UINT32 mmio_padval;\r
- PAD_CONF0 conf0_val;\r
- PAD_VAL pad_val;\r
-\r
- //\r
- // GPIO WELL -- Memory base registers\r
- //\r
-\r
- //\r
- // A0 BIOS Spec doesn't mention it although X0 does. comment out now.\r
- // GPIO write 0x01001002 to IOBASE + Gpio_Mmio_Offset + 0x0900\r
- //\r
-\r
- for(index=0; index < Gpio_Pin_Num; index++)\r
- {\r
- //\r
- // Calculate the MMIO Address for specific GPIO pin CONF0 register pointed by index.\r
- //\r
- mmio_conf0 = IO_BASE_ADDRESS + Gpio_Mmio_Offset + R_PCH_CFIO_PAD_CONF0 + Gpio_Conf_Data[index].offset * 16;\r
- mmio_padval= IO_BASE_ADDRESS + Gpio_Mmio_Offset + R_PCH_CFIO_PAD_VAL + Gpio_Conf_Data[index].offset * 16;\r
-\r
-#ifdef EFI_DEBUG\r
- DEBUG ((EFI_D_INFO, "%s, ", Gpio_Conf_Data[index].pad_name));\r
-\r
-#endif\r
- DEBUG ((EFI_D_INFO, "Usage = %d, Func# = %d, IntType = %d, Pull Up/Down = %d, MMIO Base = 0x%08x, ",\r
- Gpio_Conf_Data[index].usage,\r
- Gpio_Conf_Data[index].func,\r
- Gpio_Conf_Data[index].int_type,\r
- Gpio_Conf_Data[index].pull,\r
- mmio_conf0));\r
-\r
- //\r
- // Step 1: PadVal Programming\r
- //\r
- pad_val.dw = MmioRead32(mmio_padval);\r
-\r
- //\r
- // Config PAD_VAL only for GPIO (Non-Native) Pin\r
- //\r
- if(Native != Gpio_Conf_Data[index].usage)\r
- {\r
- pad_val.dw &= ~0x6; // Clear bits 1:2\r
- pad_val.dw |= (Gpio_Conf_Data[index].usage & 0x6); // Set bits 1:2 according to PadVal\r
-\r
- //\r
- // set GPO default value\r
- //\r
- if(Gpio_Conf_Data[index].usage == GPO && Gpio_Conf_Data[index].gpod4 != NA)\r
- {\r
- pad_val.r.pad_val = Gpio_Conf_Data[index].gpod4;\r
- }\r
- }\r
-\r
-\r
- DEBUG ((EFI_D_INFO, "Set PAD_VAL = 0x%08x, ", pad_val.dw));\r
-\r
- MmioWrite32(mmio_padval, pad_val.dw);\r
-\r
- //\r
- // Step 2: CONF0 Programming\r
- // Read GPIO default CONF0 value, which is assumed to be default value after reset.\r
- //\r
- conf0_val.dw = MmioRead32(mmio_conf0);\r
-\r
- //\r
- // Set Function #\r
- //\r
- conf0_val.r.Func_Pin_Mux = Gpio_Conf_Data[index].func;\r
-\r
- if(GPO == Gpio_Conf_Data[index].usage)\r
- {\r
- //\r
- // If used as GPO, then internal pull need to be disabled\r
- //\r
- conf0_val.r.Pull_assign = 0; // Non-pull\r
- }\r
- else\r
- {\r
- //\r
- // Set PullUp / PullDown\r
- //\r
- if(P_20K_H == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0x1; // PullUp\r
- conf0_val.r.Pull_strength = 0x2;// 20K\r
- }\r
- else if(P_20K_L == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0x2; // PullDown\r
- conf0_val.r.Pull_strength = 0x2;// 20K\r
- }\r
- else if(P_NONE == Gpio_Conf_Data[index].pull)\r
- {\r
- conf0_val.r.Pull_assign = 0; // Non-pull\r
- }\r
- else\r
- {\r
- ASSERT(FALSE); // Invalid value\r
- }\r
- }\r
-\r
- //\r
- // Set INT Trigger Type\r
- //\r
- conf0_val.dw &= ~0x0f000000; // Clear bits 27:24\r
-\r
- //\r
- // Set INT Trigger Type\r
- //\r
- if(TRIG_ == Gpio_Conf_Data[index].int_type)\r
- {\r
- //\r
- // Interrupt not capable, clear bits 27:24\r
- //\r
- }\r
- else\r
- {\r
- conf0_val.dw |= (Gpio_Conf_Data[index].int_type & 0x0f)<<24;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO, "Set CONF0 = 0x%08x\n", conf0_val.dw));\r
-\r
- //\r
- // Write back the targeted GPIO config value according to platform (board) GPIO setting\r
- //\r
- MmioWrite32 (mmio_conf0, conf0_val.dw);\r
- }\r
-\r
- // A0 BIOS Spec doesn't mention it although X0 does. comment out now.\r
- // GPIO SCORE write 0x01001002 to IOBASE + 0x0900\r
- //\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-SpiBiosProtectionFunction(\r
- EFI_EVENT Event,\r
- VOID *Context\r
- )\r
-{\r
-\r
- UINTN mPciD31F0RegBase;\r
- UINTN BiosFlaLower0;\r
- UINTN BiosFlaLimit0;\r
- UINTN BiosFlaLower1;\r
- UINTN BiosFlaLimit1; \r
- \r
-\r
- BiosFlaLower0 = PcdGet32(PcdFlashMicroCodeAddress)-PcdGet32(PcdFlashAreaBaseAddress);\r
- BiosFlaLimit0 = PcdGet32(PcdFlashMicroCodeSize)-1; \r
- #ifdef MINNOW2_FSP_BUILD\r
- BiosFlaLower1 = PcdGet32(PcdFlashFvFspBase)-PcdGet32(PcdFlashAreaBaseAddress);\r
- BiosFlaLimit1 = (PcdGet32(PcdFlashFvRecoveryBase)-PcdGet32(PcdFlashFvFspBase)+PcdGet32(PcdFlashFvRecoverySize))-1;\r
- #else\r
- BiosFlaLower1 = PcdGet32(PcdFlashFvMainBase)-PcdGet32(PcdFlashAreaBaseAddress);\r
- BiosFlaLimit1 = (PcdGet32(PcdFlashFvRecoveryBase)-PcdGet32(PcdFlashFvMainBase)+PcdGet32(PcdFlashFvRecoverySize))-1;\r
- #endif\r
-\r
- \r
- mPciD31F0RegBase = MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- 0\r
- );\r
- SpiBase = MmioRead32(mPciD31F0RegBase + R_PCH_LPC_SPI_BASE) & B_PCH_LPC_SPI_BASE_BAR;\r
-\r
- //\r
- //Set SMM_BWP, WPD and LE bit\r
- //\r
- MmioOr32 ((UINTN) (SpiBase + R_PCH_SPI_BCR), (UINT8) B_PCH_SPI_BCR_SMM_BWP);\r
- MmioAnd32 ((UINTN) (SpiBase + R_PCH_SPI_BCR), (UINT8)(~B_PCH_SPI_BCR_BIOSWE));\r
- MmioOr32 ((UINTN) (SpiBase + R_PCH_SPI_BCR), (UINT8) B_PCH_SPI_BCR_BLE);\r
-\r
- //\r
- //First check if FLOCKDN or PR0FLOCKDN is set. No action if either of them set already.\r
- //\r
- if( (MmioRead16(SpiBase + R_PCH_SPI_HSFS) & B_PCH_SPI_HSFS_FLOCKDN) != 0 ||\r
- (MmioRead32(SpiBase + R_PCH_SPI_IND_LOCK)& B_PCH_SPI_IND_LOCK_PR0) != 0) {\r
- //\r
- //Already locked. we could take no action here\r
- //\r
- DEBUG((EFI_D_INFO, "PR0 already locked down. Stop configuring PR0.\n"));\r
- return;\r
- }\r
-\r
- //\r
- //Set PR0\r
- //\r
- MmioOr32((UINTN)(SpiBase + R_PCH_SPI_PR0),\r
- B_PCH_SPI_PR0_RPE|B_PCH_SPI_PR0_WPE|\\r
- (B_PCH_SPI_PR0_PRB_MASK&(BiosFlaLower0>>12))|(B_PCH_SPI_PR0_PRL_MASK&(BiosFlaLimit0>>12)<<16));\r
-\r
- //\r
- //Set PR1\r
- //\r
-\r
- MmioOr32((UINTN)(SpiBase + R_PCH_SPI_PR1),\r
- B_PCH_SPI_PR1_RPE|B_PCH_SPI_PR1_WPE|\\r
- (B_PCH_SPI_PR1_PRB_MASK&(BiosFlaLower1>>12))|(B_PCH_SPI_PR1_PRL_MASK&(BiosFlaLimit1>>12)<<16));\r
-\r
- //\r
- //Lock down PRx\r
- //\r
- MmioOr16 ((UINTN) (SpiBase + R_PCH_SPI_HSFS), (UINT16) (B_PCH_SPI_HSFS_FLOCKDN));\r
-\r
- //\r
- // Verify if it's really locked.\r
- //\r
- if ((MmioRead16 (SpiBase + R_PCH_SPI_HSFS) & B_PCH_SPI_HSFS_FLOCKDN) == 0) {\r
- DEBUG((EFI_D_ERROR, "Failed to lock down PRx.\n"));\r
- }\r
- return;\r
-\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-InitPciDevPME (\r
- EFI_EVENT Event,\r
- VOID *Context\r
- )\r
-{\r
- UINTN VarSize;\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- gRT->GetVariable(\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
-\r
- //\r
- //Program HDA PME_EN\r
- //\r
- PchAzaliaPciCfg32Or (R_PCH_HDA_PCS, B_PCH_HDA_PCS_PMEE);\r
-\r
- //\r
- //Program SATA PME_EN\r
- //\r
- PchSataPciCfg32Or (R_PCH_SATA_PMCS, B_PCH_SATA_PMCS_PMEE);\r
-\r
- DEBUG ((EFI_D_INFO, "InitPciDevPME mSystemConfiguration.EhciPllCfgEnable = 0x%x \n",mSystemConfiguration.EhciPllCfgEnable));\r
- if (mSystemConfiguration.EhciPllCfgEnable != 1) {\r
- //\r
- //Program EHCI PME_EN\r
- //\r
- PchMmPci32Or (\r
- 0,\r
- 0,\r
- PCI_DEVICE_NUMBER_PCH_USB,\r
- PCI_FUNCTION_NUMBER_PCH_EHCI,\r
- R_PCH_EHCI_PWR_CNTL_STS,\r
- B_PCH_EHCI_PWR_CNTL_STS_PME_EN\r
- );\r
- }\r
- {\r
- UINTN EhciPciMmBase;\r
- UINT32 Buffer32 = 0;\r
-\r
- EhciPciMmBase = MmPciAddress (0,\r
- 0,\r
- PCI_DEVICE_NUMBER_PCH_USB,\r
- PCI_FUNCTION_NUMBER_PCH_EHCI,\r
- 0\r
- );\r
- DEBUG ((EFI_D_INFO, "ConfigureAdditionalPm() EhciPciMmBase = 0x%x \n",EhciPciMmBase));\r
- Buffer32 = MmioRead32(EhciPciMmBase + R_PCH_EHCI_PWR_CNTL_STS);\r
- DEBUG ((EFI_D_INFO, "ConfigureAdditionalPm() R_PCH_EHCI_PWR_CNTL_STS = 0x%x \n",Buffer32));\r
- }\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-InitThermalZone (\r
- EFI_EVENT Event,\r
- VOID *Context\r
- )\r
-{\r
- UINTN VarSize;\r
- EFI_GLOBAL_NVS_AREA_PROTOCOL *GlobalNvsArea;\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- gRT->GetVariable(\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- gBS->LocateProtocol (\r
- &gEfiGlobalNvsAreaProtocolGuid,\r
- NULL,\r
- (void **)&GlobalNvsArea\r
- );\r
- GlobalNvsArea->Area->CriticalThermalTripPoint = mSystemConfiguration.CriticalThermalTripPoint;\r
- GlobalNvsArea->Area->PassiveThermalTripPoint = mSystemConfiguration.PassiveThermalTripPoint;\r
-}\r
-#if defined SUPPORT_LVDS_DISPLAY && SUPPORT_LVDS_DISPLAY\r
-\r
-#endif\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-TristateLpcGpioS0i3Config (\r
- UINT32 Gpio_Mmio_Offset,\r
- UINT32 Gpio_Pin_Num,\r
- CFIO_PNP_INIT* Gpio_Conf_Data\r
- )\r
-{\r
-\r
- UINT32 index;\r
- UINT32 mmio_reg;\r
- UINT32 mmio_val;\r
-\r
- DEBUG ((DEBUG_INFO, "TristateLpcGpioS0i3Config\n"));\r
-\r
- for(index=0; index < Gpio_Pin_Num; index++)\r
- {\r
- mmio_reg = IO_BASE_ADDRESS + Gpio_Mmio_Offset + Gpio_Conf_Data[index].offset;\r
-\r
- MmioWrite32(mmio_reg, Gpio_Conf_Data[index].val);\r
- mmio_val = 0;\r
- mmio_val = MmioRead32(mmio_reg);\r
-\r
- DEBUG ((EFI_D_INFO, "Set MMIO=0x%08x PAD_VAL = 0x%08x,\n", mmio_reg, mmio_val));\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_BOOT_SCRIPT_SAVE_PROTOCOL *mBootScriptSave;\r
-\r
-/**\r
- Event Notification during exit boot service to enabel ACPI mode\r
-\r
- Disable SW SMI Timer, SMI from USB & Intel Specific USB 2\r
-\r
- Clear all ACPI event status and disable all ACPI events\r
- Disable PM sources except power button\r
- Clear status bits\r
-\r
- Guarantee day-of-month alarm is invalid (ACPI 5.0 Section 4.8.2.4 "Real Time Clock Alarm")\r
-\r
- Update EC to disable SMI and enable SCI\r
-\r
- Enable SCI\r
-\r
- Enable PME_B0_EN in GPE0a_EN\r
-\r
- @param Event - EFI Event Handle\r
- @param Context - Pointer to Notify Context\r
-\r
- @retval Nothing\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EnableAcpiCallback (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- UINT32 RegData32;\r
- UINT16 Pm1Cnt;\r
- UINT16 AcpiBase;\r
- UINT32 Gpe0aEn;\r
-\r
- AcpiBase = MmioRead16 (\r
- PchPciDeviceMmBase (DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC) + R_PCH_LPC_ACPI_BASE\r
- ) & B_PCH_LPC_ACPI_BASE_BAR;\r
-\r
- DEBUG ((EFI_D_INFO, "EnableAcpiCallback: AcpiBase = %x\n", AcpiBase));\r
-\r
- //\r
- // Disable SW SMI Timer, SMI from USB & Intel Specific USB 2\r
- //\r
- RegData32 = IoRead32(AcpiBase + R_PCH_SMI_EN);\r
- RegData32 &= ~(B_PCH_SMI_EN_SWSMI_TMR | B_PCH_SMI_EN_LEGACY_USB2 | B_PCH_SMI_EN_INTEL_USB2);\r
- IoWrite32(AcpiBase + R_PCH_SMI_EN, RegData32);\r
-\r
- RegData32 = IoRead32(AcpiBase + R_PCH_SMI_STS);\r
- RegData32 |= B_PCH_SMI_STS_SWSMI_TMR;\r
- IoWrite32(AcpiBase + R_PCH_SMI_STS, RegData32);\r
-\r
- //\r
- // Disable PM sources except power button\r
- // power button is enabled only for PCAT. Disabled it on Tablet platform\r
- //\r
-\r
- IoWrite16(AcpiBase + R_PCH_ACPI_PM1_EN, B_PCH_ACPI_PM1_EN_PWRBTN);\r
- IoWrite16(AcpiBase + R_PCH_ACPI_PM1_STS, 0xffff);\r
-\r
- //\r
- // Guarantee day-of-month alarm is invalid (ACPI 5.0 Section 4.8.2.4 "Real Time Clock Alarm")\r
- // Clear Status D reg VM bit, Date of month Alarm to make Data in CMOS RAM is no longer Valid\r
- //\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_D);\r
- IoWrite8 (PCAT_RTC_DATA_REGISTER, 0x0);\r
-\r
- RegData32 = IoRead32(AcpiBase + R_PCH_ALT_GP_SMI_EN);\r
- RegData32 &= ~(BIT7);\r
- IoWrite32((AcpiBase + R_PCH_ALT_GP_SMI_EN), RegData32);\r
-\r
- //\r
- // Enable SCI\r
- //\r
- Pm1Cnt = IoRead16(AcpiBase + R_PCH_ACPI_PM1_CNT);\r
- Pm1Cnt |= B_PCH_ACPI_PM1_CNT_SCI_EN;\r
- IoWrite16(AcpiBase + R_PCH_ACPI_PM1_CNT, Pm1Cnt);\r
-\r
- IoWrite8(0x80, 0xA0); //SW_SMI_ACPI_ENABLE\r
-\r
- //\r
- // Enable PME_B0_EN in GPE0a_EN\r
- // Caution: Enable PME_B0_EN must be placed after enabling SCI.\r
- // Otherwise, USB PME could not be handled as SMI event since no handler is there.\r
- //\r
- Gpe0aEn = IoRead32 (AcpiBase + R_PCH_ACPI_GPE0a_EN);\r
- Gpe0aEn |= B_PCH_ACPI_GPE0a_EN_PME_B0;\r
- IoWrite32(AcpiBase + R_PCH_ACPI_GPE0a_EN, Gpe0aEn);\r
-\r
-}\r
-\r
-/**\r
-\r
- Routine Description:\r
-\r
- This is the standard EFI driver point for the Driver. This\r
- driver is responsible for setting up any platform specific policy or\r
- initialization information.\r
-\r
- @param ImageHandle Handle for the image of this driver.\r
- @param SystemTable Pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS Policy decisions set.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializePlatform (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN VarSize;\r
- EFI_HANDLE Handle = NULL;\r
- EFI_EVENT mEfiExitBootServicesEvent;\r
- EFI_EVENT RtcEvent;\r
- VOID *RtcCallbackReg = NULL;\r
- \r
- mImageHandle = ImageHandle;\r
-\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gEfiSpeakerInterfaceProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mSpeakerInterface\r
- );\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiPciRootBridgeIoProtocolGuid,\r
- NULL,\r
- (VOID **) &mPciRootBridgeIo\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- VarSize = sizeof(EFI_PLATFORM_INFO_HOB);\r
- Status = gRT->GetVariable(\r
- L"PlatformInfo",\r
- &gEfiVlv2VariableGuid,\r
- NULL,\r
- &VarSize,\r
- &mPlatformInfo\r
- );\r
-\r
- //\r
- // Initialize Product Board ID variable\r
- //\r
- InitMfgAndConfigModeStateVar();\r
- InitPlatformBootMode();\r
-\r
- //\r
- // Install Observable protocol\r
- //\r
- InitializeObservableProtocol();\r
-\r
- Status = SaveSetupRecoveryVar();\r
- if (EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_ERROR, "InitializePlatform() Save SetupRecovery variable failed \n"));\r
- }\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- Status = gRT->SetVariable (\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- sizeof(SYSTEM_CONFIGURATION),\r
- &mSystemConfiguration\r
- ); \r
- }\r
- \r
- Status = EfiCreateEventReadyToBootEx (\r
- TPL_CALLBACK,\r
- ReadyToBootFunction,\r
- NULL,\r
- &mReadyToBootEvent\r
- );\r
-\r
- //\r
- // Create a ReadyToBoot Event to run the PME init process\r
- //\r
- Status = EfiCreateEventReadyToBootEx (\r
- TPL_CALLBACK,\r
- InitPciDevPME,\r
- NULL,\r
- &mReadyToBootEvent\r
- );\r
- //\r
- // Create a ReadyToBoot Event to run enable PR0/PR1 and lock down,unlock variable region\r
- //\r
- if(mSystemConfiguration.SpiRwProtect==1) {\r
- Status = EfiCreateEventReadyToBootEx (\r
- TPL_CALLBACK,\r
- SpiBiosProtectionFunction,\r
- NULL,\r
- &mReadyToBootEvent\r
- );\r
- }\r
- //\r
- // Create a ReadyToBoot Event to run the thermalzone init process\r
- //\r
- Status = EfiCreateEventReadyToBootEx (\r
- TPL_CALLBACK,\r
- InitThermalZone,\r
- NULL,\r
- &mReadyToBootEvent\r
- ); \r
- \r
- ReportStatusCodeEx (\r
- EFI_PROGRESS_CODE,\r
- EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_PLATFORM_DXE_STEP1,\r
- 0,\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- NULL,\r
- 0\r
- );\r
-\r
-#if defined(SENSOR_INFO_VAR_SUPPORT) && SENSOR_INFO_VAR_SUPPORT != 0\r
- //\r
- // Initialize Sensor Info variable\r
- //\r
- InitializeSensorInfoVariable();\r
-#endif\r
- InitPchPlatformPolicy(&mPlatformInfo);\r
- InitVlvPlatformPolicy();\r
-\r
- //\r
- // Add usb policy\r
- //\r
- InitPlatformUsbPolicy();\r
- InitSioPlatformPolicy();\r
- InitializeClockRouting();\r
- InitializeSlotInfo();\r
- InitTcoReset();\r
-\r
- //\r
- //Init ExI\r
- //\r
- InitExI();\r
-\r
- ReportStatusCodeEx (\r
- EFI_PROGRESS_CODE,\r
- EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_PLATFORM_DXE_STEP2,\r
- 0,\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- NULL,\r
- 0\r
- );\r
-\r
- //\r
- // Install PCI Bus Driver Hook\r
- //\r
- PciBusDriverHook();\r
-\r
- InitItk();\r
-\r
- ReportStatusCodeEx (\r
- EFI_PROGRESS_CODE,\r
- EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_PLATFORM_DXE_STEP3,\r
- 0,\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- NULL,\r
- 0\r
- );\r
-\r
-\r
- //\r
- // Initialize Password States and Callbacks\r
- //\r
- PchInitBeforeBoot();\r
-\r
-#if defined SUPPORT_LVDS_DISPLAY && SUPPORT_LVDS_DISPLAY\r
-\r
-#endif\r
-\r
-#if defined(FIRMWARE_ID_BACKWARD_COMPATIBLE) && (FIRMWARE_ID_BACKWARD_COMPATIBLE != 0)\r
- //\r
- // Re-write Firmware ID if it is changed\r
- //\r
- InitFirmwareId();\r
-#endif\r
-\r
- ReportStatusCodeEx (\r
- EFI_PROGRESS_CODE,\r
- EFI_COMPUTING_UNIT_CHIPSET | EFI_CU_PLATFORM_DXE_STEP4,\r
- 0,\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- NULL,\r
- 0\r
- );\r
-\r
-\r
- Status = gBS->CreateEventEx (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_NOTIFY,\r
- EnableAcpiCallback,\r
- NULL,\r
- &gEfiEventExitBootServicesGuid,\r
- &mEfiExitBootServicesEvent\r
- );\r
-\r
- //\r
- // Adjust RTC deafult time to be BIOS-built time.\r
- //\r
- Status = gBS->CreateEvent (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_CALLBACK,\r
- AdjustDefaultRtcTimeCallback,\r
- NULL,\r
- &RtcEvent\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = gBS->RegisterProtocolNotify (\r
- &gExitPmAuthProtocolGuid,\r
- RtcEvent,\r
- &RtcCallbackReg\r
- );\r
-\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Source Or Destination with Length bytes.\r
-\r
- @param[in] Destination Target memory\r
- @param[in] Source Source memory\r
- @param[in] Length Number of bytes\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-EfiOrMem (\r
- IN VOID *Destination,\r
- IN VOID *Source,\r
- IN UINTN Length\r
- )\r
-{\r
- CHAR8 *Destination8;\r
- CHAR8 *Source8;\r
-\r
- if (Source < Destination) {\r
- Destination8 = (CHAR8 *) Destination + Length - 1;\r
- Source8 = (CHAR8 *) Source + Length - 1;\r
- while (Length--) {\r
- *(Destination8--) |= *(Source8--);\r
- }\r
- } else {\r
- Destination8 = (CHAR8 *) Destination;\r
- Source8 = (CHAR8 *) Source;\r
- while (Length--) {\r
- *(Destination8++) |= *(Source8++);\r
- }\r
- }\r
-}\r
-\r
-VOID\r
-PchInitBeforeBoot()\r
-{\r
- //\r
- // Saved SPI Opcode menu to fix EFI variable unable to write after S3 resume.\r
- //\r
- S3BootScriptSaveMemWrite (\r
- EfiBootScriptWidthUint32,\r
- (UINTN)(SPI_BASE_ADDRESS + (R_PCH_SPI_OPMENU0)),\r
- 1,\r
- (VOID *)(UINTN)(SPI_BASE_ADDRESS + (R_PCH_SPI_OPMENU0)));\r
-\r
- S3BootScriptSaveMemWrite (\r
- EfiBootScriptWidthUint32,\r
- (UINTN)(SPI_BASE_ADDRESS + (R_PCH_SPI_OPMENU1)),\r
- 1,\r
- (VOID *)(UINTN)(SPI_BASE_ADDRESS + (R_PCH_SPI_OPMENU1)));\r
-\r
- S3BootScriptSaveMemWrite (\r
- EfiBootScriptWidthUint16,\r
- (UINTN)(SPI_BASE_ADDRESS + R_PCH_SPI_OPTYPE),\r
- 1,\r
- (VOID *)(UINTN)(SPI_BASE_ADDRESS + R_PCH_SPI_OPTYPE));\r
-\r
- S3BootScriptSaveMemWrite (\r
- EfiBootScriptWidthUint16,\r
- (UINTN)(SPI_BASE_ADDRESS + R_PCH_SPI_PREOP),\r
- 1,\r
- (VOID *)(UINTN)(SPI_BASE_ADDRESS + R_PCH_SPI_PREOP));\r
-\r
- //\r
- // Saved MTPMC_1 for S3 resume.\r
- //\r
- S3BootScriptSaveMemWrite (\r
- EfiBootScriptWidthUint32,\r
- (UINTN)(PMC_BASE_ADDRESS + R_PCH_PMC_MTPMC1),\r
- 1,\r
- (VOID *)(UINTN)(PMC_BASE_ADDRESS + R_PCH_PMC_MTPMC1));\r
- return;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-ReadyToBootFunction (\r
- EFI_EVENT Event,\r
- VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_ISA_ACPI_PROTOCOL *IsaAcpi;\r
- EFI_ISA_ACPI_DEVICE_ID IsaDevice;\r
- UINTN Size;\r
- UINT16 State;\r
- EFI_TPM_MP_DRIVER_PROTOCOL *TpmMpDriver;\r
- EFI_CPU_IO_PROTOCOL *CpuIo;\r
- UINT8 Data;\r
- UINT8 ReceiveBuffer [64];\r
- UINT32 ReceiveBufferSize;\r
-\r
- UINT8 TpmForceClearCommand [] = {0x00, 0xC1,\r
- 0x00, 0x00, 0x00, 0x0A,\r
- 0x00, 0x00, 0x00, 0x5D};\r
- UINT8 TpmPhysicalPresenceCommand [] = {0x00, 0xC1,\r
- 0x00, 0x00, 0x00, 0x0C,\r
- 0x40, 0x00, 0x00, 0x0A,\r
- 0x00, 0x00};\r
- UINT8 TpmPhysicalDisableCommand [] = {0x00, 0xC1,\r
- 0x00, 0x00, 0x00, 0x0A,\r
- 0x00, 0x00, 0x00, 0x70};\r
- UINT8 TpmPhysicalEnableCommand [] = {0x00, 0xC1,\r
- 0x00, 0x00, 0x00, 0x0A,\r
- 0x00, 0x00, 0x00, 0x6F};\r
- UINT8 TpmPhysicalSetDeactivatedCommand [] = {0x00, 0xC1,\r
- 0x00, 0x00, 0x00, 0x0B,\r
- 0x00, 0x00, 0x00, 0x72,\r
- 0x00};\r
- UINT8 TpmSetOwnerInstallCommand [] = {0x00, 0xC1,\r
- 0x00, 0x00, 0x00, 0x0B,\r
- 0x00, 0x00, 0x00, 0x71,\r
- 0x00};\r
-\r
- Size = sizeof(UINT16);\r
- Status = gRT->GetVariable (\r
- VAR_EQ_FLOPPY_MODE_DECIMAL_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &Size,\r
- &State\r
- );\r
-\r
- //\r
- // Disable Floppy Controller if needed\r
- //\r
- Status = gBS->LocateProtocol (&gEfiIsaAcpiProtocolGuid, NULL, (VOID **) &IsaAcpi);\r
- if (!EFI_ERROR(Status) && (State == 0x00)) {\r
- IsaDevice.HID = EISA_PNP_ID(0x604);\r
- IsaDevice.UID = 0;\r
- Status = IsaAcpi->EnableDevice(IsaAcpi, &IsaDevice, FALSE);\r
- }\r
-\r
- //\r
- // save LAN info to a variable\r
- //\r
- if (NULL != mPciLanInfo) {\r
- gRT->SetVariable (\r
- L"PciLanInfo",\r
- &gEfiPciLanInfoGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS,\r
- mPciLanCount * sizeof(PCI_LAN_INFO),\r
- mPciLanInfo\r
- );\r
- }\r
-\r
- if (NULL != mPciLanInfo) {\r
- gBS->FreePool (mPciLanInfo);\r
- mPciLanInfo = NULL;\r
- }\r
- \r
-\r
- //\r
- // Handle ACPI OS TPM requests here\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiCpuIoProtocolGuid,\r
- NULL,\r
- (VOID **)&CpuIo\r
- );\r
- Status = gBS->LocateProtocol (\r
- &gEfiTpmMpDriverProtocolGuid,\r
- NULL,\r
- (VOID **)&TpmMpDriver\r
- );\r
- if (!EFI_ERROR (Status))\r
- {\r
- Data = ReadCmosBank1Byte (CpuIo, ACPI_TPM_REQUEST);\r
-\r
- //\r
- // Clear pending ACPI TPM request indicator\r
- //\r
- WriteCmosBank1Byte (CpuIo, ACPI_TPM_REQUEST, 0x00);\r
- if (Data != 0)\r
- {\r
- WriteCmosBank1Byte (CpuIo, ACPI_TPM_LAST_REQUEST, Data);\r
-\r
- //\r
- // Assert Physical Presence for these commands\r
- //\r
- TpmPhysicalPresenceCommand [11] = 0x20;\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver, TpmPhysicalPresenceCommand,\r
- sizeof (TpmPhysicalPresenceCommand),\r
- ReceiveBuffer, &ReceiveBufferSize\r
- );\r
- //\r
- // PF PhysicalPresence = TRUE\r
- //\r
- TpmPhysicalPresenceCommand [11] = 0x08;\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver, TpmPhysicalPresenceCommand,\r
- sizeof (TpmPhysicalPresenceCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- if (Data == 0x01)\r
- {\r
- //\r
- // TPM_PhysicalEnable\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver, TpmPhysicalEnableCommand,\r
- sizeof (TpmPhysicalEnableCommand),\r
- ReceiveBuffer, &ReceiveBufferSize\r
- );\r
- }\r
- if (Data == 0x02)\r
- {\r
- //\r
- // TPM_PhysicalDisable\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver, TpmPhysicalDisableCommand,\r
- sizeof (TpmPhysicalDisableCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- }\r
- if (Data == 0x03)\r
- {\r
- //\r
- // TPM_PhysicalSetDeactivated=FALSE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmPhysicalSetDeactivatedCommand [10] = 0x00;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalSetDeactivatedCommand,\r
- sizeof (TpmPhysicalSetDeactivatedCommand),\r
- ReceiveBuffer, &ReceiveBufferSize\r
- );\r
- gRT->ResetSystem (EfiResetWarm, EFI_SUCCESS, 0, NULL);\r
- }\r
- if (Data == 0x04)\r
- {\r
- //\r
- // TPM_PhysicalSetDeactivated=TRUE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmPhysicalSetDeactivatedCommand [10] = 0x01;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalSetDeactivatedCommand,\r
- sizeof (TpmPhysicalSetDeactivatedCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- gRT->ResetSystem (\r
- EfiResetWarm,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
- }\r
- if (Data == 0x05)\r
- {\r
- //\r
- // TPM_ForceClear\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmForceClearCommand,\r
- sizeof (TpmForceClearCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- gRT->ResetSystem (\r
- EfiResetWarm,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
- }\r
- if (Data == 0x06)\r
- {\r
- //\r
- // TPM_PhysicalEnable\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalEnableCommand,\r
- sizeof (TpmPhysicalEnableCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- //\r
- // TPM_PhysicalSetDeactivated=FALSE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmPhysicalSetDeactivatedCommand [10] = 0x00;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalSetDeactivatedCommand,\r
- sizeof (TpmPhysicalSetDeactivatedCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- gRT->ResetSystem (\r
- EfiResetWarm,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
- }\r
- if (Data == 0x07)\r
- {\r
- //\r
- // TPM_PhysicalSetDeactivated=TRUE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmPhysicalSetDeactivatedCommand [10] = 0x01;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalSetDeactivatedCommand,\r
- sizeof (TpmPhysicalSetDeactivatedCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- //\r
- // TPM_PhysicalDisable\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalDisableCommand,\r
- sizeof (TpmPhysicalDisableCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- gRT->ResetSystem (\r
- EfiResetWarm,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
- }\r
- if (Data == 0x08)\r
- {\r
- //\r
- // TPM_SetOwnerInstall=TRUE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmSetOwnerInstallCommand [10] = 0x01;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmSetOwnerInstallCommand,\r
- sizeof (TpmSetOwnerInstallCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- }\r
- if (Data == 0x09)\r
- {\r
- //\r
- // TPM_SetOwnerInstall=FALSE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmSetOwnerInstallCommand [10] = 0x00;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmSetOwnerInstallCommand,\r
- sizeof (TpmSetOwnerInstallCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- }\r
- if (Data == 0x0A)\r
- {\r
- //\r
- // TPM_PhysicalEnable\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalEnableCommand,\r
- sizeof (TpmPhysicalEnableCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- //\r
- // TPM_PhysicalSetDeactivated=FALSE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmPhysicalSetDeactivatedCommand [10] = 0x00;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalSetDeactivatedCommand,\r
- sizeof (TpmPhysicalSetDeactivatedCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- //\r
- // Do TPM_SetOwnerInstall=TRUE on next reboot\r
- //\r
-\r
- WriteCmosBank1Byte (CpuIo, ACPI_TPM_REQUEST, 0xF0);\r
-\r
- gRT->ResetSystem (\r
- EfiResetWarm,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
- }\r
- if (Data == 0x0B)\r
- {\r
- //\r
- // TPM_SetOwnerInstall=FALSE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmSetOwnerInstallCommand [10] = 0x00;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmSetOwnerInstallCommand,\r
- sizeof (TpmSetOwnerInstallCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- //\r
- // TPM_PhysicalSetDeactivated=TRUE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmPhysicalSetDeactivatedCommand [10] = 0x01;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalSetDeactivatedCommand,\r
- sizeof (TpmPhysicalSetDeactivatedCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- //\r
- // TPM_PhysicalDisable\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalDisableCommand,\r
- sizeof (TpmPhysicalDisableCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- gRT->ResetSystem (\r
- EfiResetWarm,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
- }\r
- if (Data == 0x0E)\r
- {\r
- //\r
- // TPM_ForceClear\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmForceClearCommand,\r
- sizeof (TpmForceClearCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- //\r
- // TPM_PhysicalEnable\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalEnableCommand,\r
- sizeof (TpmPhysicalEnableCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- //\r
- // TPM_PhysicalSetDeactivated=FALSE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmPhysicalSetDeactivatedCommand [10] = 0x00;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalSetDeactivatedCommand,\r
- sizeof (TpmPhysicalSetDeactivatedCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- gRT->ResetSystem (\r
- EfiResetWarm,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
- }\r
- if (Data == 0xF0)\r
- {\r
- //\r
- // Second part of ACPI TPM request 0x0A: OEM custom TPM_SetOwnerInstall=TRUE\r
- //\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- TpmSetOwnerInstallCommand [10] = 0x01;\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmSetOwnerInstallCommand,\r
- sizeof (TpmSetOwnerInstallCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- WriteCmosBank1Byte (CpuIo, ACPI_TPM_LAST_REQUEST, 0x0A);\r
- }\r
- //\r
- // Deassert Physical Presence\r
- //\r
- TpmPhysicalPresenceCommand [11] = 0x10;\r
- ReceiveBufferSize = sizeof(ReceiveBuffer);\r
- Status = TpmMpDriver->Transmit (\r
- TpmMpDriver,\r
- TpmPhysicalPresenceCommand,\r
- sizeof (TpmPhysicalPresenceCommand),\r
- ReceiveBuffer,\r
- &ReceiveBufferSize\r
- );\r
- }\r
- }\r
-\r
- return;\r
-}\r
-\r
-/**\r
-\r
- Initializes manufacturing and config mode setting.\r
-\r
-**/\r
-VOID\r
-InitMfgAndConfigModeStateVar()\r
-{\r
- EFI_PLATFORM_SETUP_ID *BootModeBuffer;\r
- VOID *HobList;\r
-\r
-\r
- HobList = GetFirstGuidHob(&gEfiPlatformBootModeGuid);\r
- if (HobList != NULL) {\r
- BootModeBuffer = GET_GUID_HOB_DATA (HobList);\r
-\r
- //\r
- // Check if in Manufacturing mode\r
- //\r
- if ( !CompareMem (\r
- &BootModeBuffer->SetupName,\r
- MANUFACTURE_SETUP_NAME,\r
- StrSize (MANUFACTURE_SETUP_NAME)\r
- ) ) {\r
- mMfgMode = TRUE;\r
- }\r
-\r
-\r
-\r
- }\r
-\r
-}\r
-\r
-/**\r
-\r
- Initializes manufacturing and config mode setting.\r
-\r
-**/\r
-VOID\r
-InitPlatformBootMode()\r
-{\r
- EFI_PLATFORM_SETUP_ID *BootModeBuffer;\r
- VOID *HobList;\r
-\r
- HobList = GetFirstGuidHob(&gEfiPlatformBootModeGuid);\r
- if (HobList != NULL) {\r
- BootModeBuffer = GET_GUID_HOB_DATA (HobList);\r
- mPlatformBootMode = BootModeBuffer->PlatformBootMode;\r
- }\r
-}\r
-\r
-/**\r
-\r
- Initializes ITK.\r
-\r
-**/\r
-VOID\r
-InitItk(\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT16 ItkModBiosState;\r
- UINT8 Value;\r
- UINTN DataSize;\r
- UINT32 Attributes;\r
-\r
- //\r
- // Setup local variable according to ITK variable\r
- //\r
- //\r
- // Read ItkBiosModVar to determine if BIOS has been modified by ITK\r
- // If ItkBiosModVar = 0 or if variable hasn't been initialized then BIOS has not been modified by ITK modified\r
- // Set local variable VAR_EQ_ITK_BIOS_MOD_DECIMAL_NAME=0 if BIOS has not been modified by ITK\r
- //\r
- DataSize = sizeof (Value);\r
- Status = gRT->GetVariable (\r
- ITK_BIOS_MOD_VAR_NAME,\r
- &gItkDataVarGuid,\r
- &Attributes,\r
- &DataSize,\r
- &Value\r
- );\r
- if (Status == EFI_NOT_FOUND) {\r
- //\r
- // Variable not found, hasn't been initialized, intialize to 0\r
- //\r
- Value=0x00;\r
- //\r
- // Write variable to flash.\r
- //\r
- gRT->SetVariable (\r
- ITK_BIOS_MOD_VAR_NAME,\r
- &gItkDataVarGuid,\r
- EFI_VARIABLE_RUNTIME_ACCESS |\r
- EFI_VARIABLE_NON_VOLATILE |\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- sizeof (Value),\r
- &Value\r
- );\r
-\r
-}\r
- if ( (!EFI_ERROR (Status)) || (Status == EFI_NOT_FOUND) ) {\r
- if (Value == 0x00) {\r
- ItkModBiosState = 0x00;\r
- } else {\r
- ItkModBiosState = 0x01;\r
- }\r
- gRT->SetVariable (\r
- VAR_EQ_ITK_BIOS_MOD_DECIMAL_NAME,\r
- &gEfiNormalSetupGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- 2,\r
- (void *)&ItkModBiosState\r
- );\r
- }\r
-}\r
-\r
-#if defined(FIRMWARE_ID_BACKWARD_COMPATIBLE) && (FIRMWARE_ID_BACKWARD_COMPATIBLE != 0)\r
-\r
-/**\r
-\r
- Initializes the BIOS FIRMWARE ID from the FIRMWARE_ID build variable.\r
-\r
-**/\r
-STATIC\r
-VOID\r
-InitFirmwareId(\r
- )\r
-{\r
- EFI_STATUS Status;\r
- CHAR16 FirmwareIdNameWithPassword[] = FIRMWARE_ID_NAME_WITH_PASSWORD;\r
-\r
- //\r
- // First try writing the variable without a password in case we are\r
- // upgrading from a BIOS without password protection on the FirmwareId\r
- //\r
- Status = gRT->SetVariable(\r
- (CHAR16 *)&gFirmwareIdName,\r
- &gFirmwareIdGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS |\r
- EFI_VARIABLE_RUNTIME_ACCESS,\r
- sizeof( FIRMWARE_ID ) - 1,\r
- FIRMWARE_ID\r
- );\r
-\r
- if (Status == EFI_INVALID_PARAMETER) {\r
-\r
- //\r
- // Since setting the firmware id without the password failed,\r
- // a password must be required.\r
- //\r
- Status = gRT->SetVariable(\r
- (CHAR16 *)&FirmwareIdNameWithPassword,\r
- &gFirmwareIdGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS |\r
- EFI_VARIABLE_RUNTIME_ACCESS,\r
- sizeof( FIRMWARE_ID ) - 1,\r
- FIRMWARE_ID\r
- );\r
- }\r
-}\r
-#endif\r
-\r
-VOID\r
-UpdateDVMTSetup(\r
- )\r
-{\r
- //\r
- // Workaround to support IIA bug.\r
- // IIA request to change option value to 4, 5 and 7 relatively\r
- // instead of 1, 2, and 3 which follow Lakeport Specs.\r
- // Check option value, temporary hardcode GraphicsDriverMemorySize\r
- // Option value to fulfill IIA requirment. So that user no need to\r
- // load default and update setupvariable after update BIOS.\r
- // Option value hardcoded as: 1 to 4, 2 to 5, 3 to 7.\r
- // *This is for broadwater and above product only.\r
- //\r
-\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- UINTN VarSize;\r
- EFI_STATUS Status;\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
-\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if((SystemConfiguration.GraphicsDriverMemorySize < 4) && !EFI_ERROR(Status) ) {\r
- switch (SystemConfiguration.GraphicsDriverMemorySize){\r
- case 1:\r
- SystemConfiguration.GraphicsDriverMemorySize = 4;\r
- break;\r
- case 2:\r
- SystemConfiguration.GraphicsDriverMemorySize = 5;\r
- break;\r
- case 3:\r
- SystemConfiguration.GraphicsDriverMemorySize = 7;\r
- break;\r
- default:\r
- break;\r
- }\r
-\r
- Status = gRT->SetVariable (\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- sizeof(SYSTEM_CONFIGURATION),\r
- &SystemConfiguration\r
- );\r
- }\r
-}\r
-\r
-VOID\r
-InitPlatformUsbPolicy (\r
- VOID\r
- )\r
-\r
-{\r
- EFI_HANDLE Handle;\r
- EFI_STATUS Status;\r
-\r
- Handle = NULL;\r
-\r
- mUsbPolicyData.Version = (UINT8)USB_POLICY_PROTOCOL_REVISION_2;\r
- mUsbPolicyData.UsbMassStorageEmulationType = mSystemConfiguration.UsbBIOSINT13DeviceEmulation;\r
- if(mUsbPolicyData.UsbMassStorageEmulationType == 3) {\r
- mUsbPolicyData.UsbEmulationSize = mSystemConfiguration.UsbBIOSINT13DeviceEmulationSize;\r
- } else {\r
- mUsbPolicyData.UsbEmulationSize = 0;\r
- }\r
- mUsbPolicyData.UsbZipEmulationType = mSystemConfiguration.UsbZipEmulation;\r
- mUsbPolicyData.UsbOperationMode = HIGH_SPEED;\r
-\r
- //\r
- // Some chipset need Period smi, 0 = LEGACY_PERIOD_UN_SUPP\r
- //\r
- mUsbPolicyData.USBPeriodSupport = LEGACY_PERIOD_UN_SUPP;\r
-\r
- //\r
- // Some platform need legacyfree, 0 = LEGACY_FREE_UN_SUPP\r
- //\r
- mUsbPolicyData.LegacyFreeSupport = LEGACY_FREE_UN_SUPP;\r
-\r
- //\r
- // Set Code base , TIANO_CODE_BASE =0x01, ICBD =0x00\r
- //\r
- mUsbPolicyData.CodeBase = (UINT8)ICBD_CODE_BASE;\r
-\r
- //\r
- // Some chispet 's LpcAcpibase are diffrent,set by platform or chipset,\r
- // default is Ich acpibase =0x040. acpitimerreg=0x08.\r
- mUsbPolicyData.LpcAcpiBase = 0x40;\r
- mUsbPolicyData.AcpiTimerReg = 0x08;\r
-\r
- //\r
- // Set for reduce usb post time\r
- //\r
- mUsbPolicyData.UsbTimeTue = 0x00;\r
- mUsbPolicyData.InternelHubExist = 0x00; //TigerPoint doesn't have RMH\r
- mUsbPolicyData.EnumWaitPortStableStall = 100;\r
-\r
-\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gUsbPolicyGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mUsbPolicyData\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
-}\r
-\r
-UINT8\r
-ReadCmosBank1Byte (\r
- IN EFI_CPU_IO_PROTOCOL *CpuIo,\r
- IN UINT8 Index\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- CpuIo->Io.Write (CpuIo, EfiCpuIoWidthUint8, 0x72, 1, &Index);\r
- CpuIo->Io.Read (CpuIo, EfiCpuIoWidthUint8, 0x73, 1, &Data);\r
- return Data;\r
-}\r
-\r
-VOID\r
-WriteCmosBank1Byte (\r
- IN EFI_CPU_IO_PROTOCOL *CpuIo,\r
- IN UINT8 Index,\r
- IN UINT8 Data\r
- )\r
-{\r
- CpuIo->Io.Write (\r
- CpuIo,\r
- EfiCpuIoWidthUint8,\r
- 0x72,\r
- 1,\r
- &Index\r
- );\r
- CpuIo->Io.Write (\r
- CpuIo,\r
- EfiCpuIoWidthUint8,\r
- 0x73,\r
- 1,\r
- &Data\r
- );\r
-}\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
-\r
-\r
-Module Name:\r
-\r
- PlatformDxe.h\r
-\r
-Abstract:\r
-\r
- Header file for Platform Initialization Driver.\r
-\r
-\r
-\r
-++*/\r
-\r
-#ifndef _PLATFORM_DRIVER_H\r
-#define _PLATFORM_DRIVER_H\r
-\r
-#include <PiDxe.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/ReportStatusCodeLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/EfiRegTableLib.h>\r
-#include <Library/Tpm2CommandLib.h>\r
-#include <Library/Tpm2DeviceLib.h>\r
-#include <Library/BaseCryptLib.h>\r
-#include <Library/BiosIdLib.h>\r
-#include <Protocol/GlobalNvsArea.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include <Protocol/IsaAcpi.h>\r
-#include <Framework/FrameworkInternalFormRepresentation.h>\r
-#include <Protocol/FrameworkHii.h>\r
-#include <Protocol/FrameworkFormCallback.h>\r
-#include <Protocol/CpuIo.h>\r
-#include <Protocol/BootScriptSave.h>\r
-#include <Framework/BootScript.h>\r
-#include <Guid/GlobalVariable.h>\r
-#include <Guid/BoardFeatures.h>\r
-#include <Guid/DataHubRecords.h>\r
-#include <Protocol/DataHub.h>\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/Speaker.h>\r
-#include <Protocol/ExitPmAuth.h>\r
-#include <IndustryStandard/Pci22.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Guid/PlatformInfo.h>\r
-#include "Configuration.h"\r
-#define _EFI_H_ //skip efi.h\r
-#include "PchAccess.h"\r
-#include "VlvAccess.h"\r
-#include "BoardIdDecode.h"\r
-#include "PlatformBaseAddresses.h"\r
-#include "SetupMode.h"\r
-#include "PlatformBootMode.h"\r
-#include "CpuType.h"\r
-\r
-#define PCAT_RTC_ADDRESS_REGISTER 0x74\r
-#define PCAT_RTC_DATA_REGISTER 0x75\r
-\r
-#define RTC_ADDRESS_SECOND_ALARM 0x01\r
-#define RTC_ADDRESS_MINUTE_ALARM 0x03\r
-#define RTC_ADDRESS_HOUR_ALARM 0x05\r
-\r
-#define RTC_ADDRESS_REGISTER_A 0x0A\r
-#define RTC_ADDRESS_REGISTER_B 0x0B\r
-#define RTC_ADDRESS_REGISTER_C 0x0C\r
-#define RTC_ADDRESS_REGISTER_D 0x0D\r
-\r
-#define B_RTC_ALARM_INT_ENABLE 0x20\r
-#define B_RTC_ALARM_INT_STATUS 0x20\r
-\r
-#define B_RTC_DATE_ALARM_MASK 0x3F\r
-\r
-//\r
-// Default CPU Alternate Duty Cycle (255=100%, 0=0%)\r
-//\r
-#define DEF_CPU_ALT_DUTY_CYCLE 0xFF\r
-\r
-#define MAX_ONBOARD_SATA_DEVICE 2\r
-\r
-#define DXE_DEVICE_ENABLED 1\r
-#define DXE_DEVICE_DISABLED 0\r
-\r
-#define AZALIA_MAX_LOOP_TIME 0x10000\r
-\r
-//\r
-// Platform driver GUID\r
-//\r
-#define EFI_PLATFORM_DRIVER_GUID \\r
- { 0x056E7324, 0xA718, 0x465b, 0x9A, 0x84, 0x22, 0x8F, 0x06, 0x64, 0x2B, 0x4F }\r
-\r
-#define PASSWORD_MAX_SIZE 20\r
-#define PLATFORM_NORMAL_MODE 0x01\r
-#define PLATFORM_SAFE_MODE 0x02\r
-#define PLATFORM_RECOVERY_MODE 0x04\r
-#define PLATFORM_MANUFACTURING_MODE 0x08\r
-#define PLATFORM_BACK_TO_BIOS_MODE 0x10\r
-\r
-#define EFI_OEM_SPECIFIC 0x8000\r
-#define EFI_CU_PLATFORM_DXE_INIT (EFI_OEM_SPECIFIC | 0x00000011)\r
-#define EFI_CU_PLATFORM_DXE_STEP1 (EFI_OEM_SPECIFIC | 0x00000012)\r
-#define EFI_CU_PLATFORM_DXE_STEP2 (EFI_OEM_SPECIFIC | 0x00000013)\r
-#define EFI_CU_PLATFORM_DXE_STEP3 (EFI_OEM_SPECIFIC | 0x00000014)\r
-#define EFI_CU_PLATFORM_DXE_STEP4 (EFI_OEM_SPECIFIC | 0x00000015)\r
-#define EFI_CU_PLATFORM_DXE_INIT_DONE (EFI_OEM_SPECIFIC | 0x00000016)\r
-\r
-\r
-#define EFI_SECTION_STRING 0x1C\r
-#define EFI_FORWARD_DECLARATION(x) typedef struct _##x x\r
-#define PREFIX_BLANK 0x04\r
-\r
-#pragma pack(1)\r
-\r
-typedef UINT64 EFI_BOARD_FEATURES;\r
-\r
-//\r
-//BUGBUG: should remove these EDK hii definition once Hii transtion is done\r
-//\r
-typedef UINT16 STRING_REF;\r
-typedef UINT16 EFI_FORM_LABEL;\r
-\r
-typedef enum {\r
- EfiUserPassword,\r
- EfiAdminPassword\r
-} EFI_PASSWORD_TYPE;\r
-\r
-typedef struct {\r
- CHAR16 TempPassword[PASSWORD_MAX_SIZE];\r
- CHAR16 EncodedPassword[PASSWORD_MAX_SIZE];\r
- VOID *PasswordLocation;\r
- EFI_PASSWORD_TYPE PasswordType;\r
-} EFI_PASSWORD_DATA;\r
-\r
-typedef struct {\r
- CHAR8 AaNumber[7];\r
- UINT8 BoardId;\r
- EFI_BOARD_FEATURES Features;\r
- UINT16 SubsystemDeviceId;\r
- UINT16 AudioSubsystemDeviceId;\r
- UINT64 AcpiOemTableId;\r
-} BOARD_ID_DECODE;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *EFI_FORM_ROUTINE) (\r
- SYSTEM_CONFIGURATION *SetupBuffer\r
- );\r
-\r
-typedef struct{\r
- UINT16 DeviceNumber;\r
- UINT16 FunctionNumber;\r
-}PCI_DEVICE_FUNC_INFO;\r
-\r
-typedef struct{\r
- CHAR16 PortNumber[4];\r
- STRING_REF SataDeviceInfoStringId;\r
-}SATA_DEVICE_STRING_INFO;\r
-\r
-typedef struct {\r
- UINT16 Signature;\r
- UINT8 Size;\r
- UINT32 EntryPoint;\r
- UINT8 Reserve[17];\r
- UINT16 PciDataOff;\r
- UINT16 ExpansionOff;\r
-} PNP_OPTION_ROM_HEADER;\r
-\r
-typedef struct {\r
- UINT32 Signature;\r
- UINT8 Revision;\r
- UINT8 Length;\r
- UINT16 NextHeader;\r
- UINT8 Reserve;\r
- UINT8 CheckSum;\r
- UINT32 DeviceId;\r
- UINT16 ManufactureStrOff;\r
- UINT16 ProductStrOff;\r
-} PNP_EXPANSION_HEADER;\r
-\r
-typedef struct {\r
- BOOLEAN Enable;\r
- UINT8 VerbTableNum;\r
- UINT16 CodecSSID;\r
- EFI_PHYSICAL_ADDRESS HDABar;\r
- EFI_PHYSICAL_ADDRESS UpperHDABar;\r
- UINT8 SDIPresent;\r
- BOOLEAN Pme;\r
- BOOLEAN LegacyFrontPanelAudio;\r
- BOOLEAN HighDefinitionFrontPanelAudio;\r
-} EFI_AZALIA_S3;\r
-\r
-//\r
-//following structs are from R8. Remove them once R8->R9 transition is done\r
-//\r
-typedef struct {\r
- CHAR16 *OptionString; // Passed in string to generate a token for in a truly dynamic form creation\r
- STRING_REF StringToken; // This is used when creating a single op-code without generating a StringToken (have one already)\r
- UINT16 Value;\r
- UINT8 Flags;\r
- UINT16 Key;\r
-} IFR_OPTION;\r
-\r
-\r
-\r
-typedef struct {\r
- UINT8 Number;\r
- UINT32 HorizontalResolution;\r
- UINT32 VerticalResolution;\r
-} PANEL_RESOLUTION;\r
-\r
-#pragma pack()\r
-\r
-//\r
-// Prototypes\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-EfiMain (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-EFI_STATUS\r
-ProcessEventLog (\r
- );\r
-\r
-EFI_STATUS\r
-FindDataRecords (\r
- );\r
-\r
-EFI_STATUS\r
-ProcessPasswords(\r
- );\r
-\r
-VOID\r
-MemorySetup(\r
- );\r
-\r
-\r
-UINTN\r
-EfiValueToString (\r
- IN OUT CHAR16 *Buffer,\r
- IN INT64 Value,\r
- IN UINTN Flags,\r
- IN UINTN Width\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-ReadyToBootFunction (\r
- EFI_EVENT Event,\r
- VOID *Context\r
- );\r
-\r
-VOID\r
-InstallHiiDataAndGetSettings(\r
- IN EFI_HII_STRING_PACK *StringPack,\r
- //\r
- ... // 0 or more of => IN EFI_HII_IFR_PACK *IfrPack,\r
- // Terminate list with NULL\r
- //\r
- );\r
-\r
-EFI_STATUS\r
-ReadOrInitSetupVariable(\r
- IN UINTN RequiredVariableSize,\r
- IN UINTN RequiredPasswordSize,\r
- IN VOID *DefaultData,\r
- IN VOID *MfgDefaultData,\r
- OUT VOID *SetupVariableData,\r
- OUT VOID *SystemPassword\r
- );\r
-\r
-VOID\r
-EfiLogicalOrMem(\r
- IN VOID *Destination,\r
- IN VOID *Source,\r
- IN UINTN Length\r
- );\r
-\r
-EFI_STATUS\r
-GetStringFromToken (\r
- IN EFI_GUID *ProducerGuid,\r
- IN STRING_REF Token,\r
- OUT CHAR16 **String\r
- );\r
-\r
-UINT32\r
-ConvertBase2ToRaw (\r
- IN EFI_EXP_BASE2_DATA *Data);\r
-\r
-UINT32\r
-ConvertBase10ToRaw (\r
- IN EFI_EXP_BASE10_DATA *Data);\r
-\r
-CHAR16 *\r
-GetStringById (\r
- IN STRING_REF Id,\r
- EFI_HII_HANDLE StringPackHandle\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-SetupDataFilter (\r
- IN EFI_EVENT Event,\r
- IN VOID* Context\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-IdeDataFilter (\r
- IN EFI_EVENT Event,\r
- IN VOID* Context\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-UpdateAhciRaidDiskInfo (\r
- IN EFI_EVENT Event,\r
- IN VOID* Context\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-EventLogFilter (\r
- IN EFI_EVENT Event,\r
- IN VOID* Context\r
- );\r
-\r
-VOID\r
-SwapEntries (\r
- IN CHAR8 *Data\r
- );\r
-\r
-VOID\r
-AsciiToUnicode (\r
- IN CHAR8 *AsciiString,\r
- IN CHAR16 *UnicodeString\r
- );\r
-\r
-UINT16\r
-ConfigModeStateGet();\r
-\r
-VOID\r
-SetSkus();\r
-\r
-VOID\r
-CPUSetupItems();\r
-\r
-EFI_STATUS\r
-SecurityDriverCallback (\r
- IN EFI_FORM_CALLBACK_PROTOCOL *This,\r
- IN UINT16 KeyValue,\r
- IN EFI_IFR_DATA_ARRAY *Data,\r
- OUT EFI_HII_CALLBACK_PACKET **Packet\r
- );\r
-\r
-VOID\r
-SetPasswordState (\r
- );\r
-\r
-VOID\r
-EncodePassword (\r
- IN CHAR16 *Password\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-PciBusEvent (\r
- IN EFI_EVENT Event,\r
- IN VOID* Context\r
- );\r
-VOID\r
-AsfInitialize(\r
- );\r
-\r
-VOID\r
-InitializeAsf (\r
- );\r
-\r
-UINT8\r
-ReadCmosBank1Byte (\r
- IN EFI_CPU_IO_PROTOCOL *CpuIo,\r
- IN UINT8 Index\r
- );\r
-\r
-VOID\r
-WriteCmosBank1Byte (\r
- IN EFI_CPU_IO_PROTOCOL *CpuIo,\r
- IN UINT8 Index,\r
- IN UINT8 Data\r
- );\r
-\r
-VOID\r
-InitializeBoardId (\r
- );\r
-\r
-EFI_STATUS\r
-InstallBootCallbackRoutine(\r
- );\r
-\r
-EFI_STATUS\r
-InstallConfigurationCallbackRoutine(\r
- );\r
-\r
-EFI_STATUS\r
-InstallPerformanceCallbackRoutine(\r
- );\r
-\r
-EFI_STATUS\r
-InstallSecurityCallbackRoutine (\r
- );\r
-\r
-EFI_STATUS\r
-InstallMainCallbackRoutine (\r
- );\r
-\r
-EFI_STATUS\r
-MemoryConfigurationUpdate (\r
- UINT16 *Key,\r
- EFI_FORM_LABEL *Label,\r
- UINT16 *OpcodeCount,\r
- UINT8 **OpcodeData,\r
- EFI_FORM_ROUTINE *Routine\r
- );\r
-\r
-EFI_STATUS\r
-MemoryConfigurationCallbackRoutine (\r
- SYSTEM_CONFIGURATION *SetupBuffer\r
- );\r
-\r
-EFI_STATUS\r
-MemoryConfigurationCalculateSpeed(\r
- SYSTEM_CONFIGURATION *SetupBuffer\r
- );\r
-\r
-VOID\r
-UpdateMemoryString(\r
- IN STRING_REF TokenToUpdate,\r
- IN CHAR16 *NewString\r
- );\r
-\r
-VOID\r
-InitFeaturePolicy (\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfo\r
- );\r
-\r
-VOID\r
-InitializeSetupVarHide (\r
- );\r
-\r
-VOID\r
-PreparePCIePCISlotInformation(\r
- VOID\r
- );\r
-\r
-\r
-EFI_STATUS\r
-BootConfigurationUpdate (\r
- IN OUT SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-EFI_STATUS\r
-InitializeBootConfiguration(\r
- VOID\r
- );\r
-\r
-UINT16\r
-GetStringSize(\r
- IN CHAR16 *ThisString\r
- );\r
-\r
-UINT16\r
-GetDriveCount (\r
- IN STRING_REF *BootMap\r
- );\r
-\r
-CHAR16 *\r
-GetBootString (\r
- IN STRING_REF Id,\r
- OUT UINTN *Length\r
- );\r
-\r
-EFI_STATUS\r
-BootCfgCreateTwoOptionOneOf(\r
- IN UINT16 QuestionId,\r
- IN EFI_FORM_LABEL Label,\r
- IN STRING_REF OptionPrompt,\r
- IN STRING_REF OptionHelp,\r
- IN STRING_REF OptionOneString,\r
- IN STRING_REF OptionTwoString,\r
- IN UINT8 OptionOneFlags,\r
- IN UINT8 OptionTwoFlags,\r
- IN UINT16 KeyValueOne,\r
- IN UINT16 KeyValueTwo\r
- );\r
-\r
-EFI_STATUS\r
-ReplaceOpcodeWithText(\r
- IN STRING_REF OptionPrompt,\r
- IN STRING_REF OptionHelp,\r
- IN STRING_REF OptionOneString,\r
- IN EFI_FORM_LABEL Label\r
- );\r
-\r
-EFI_STATUS\r
-CreateDriveBootOrderOpcode(\r
- IN VOID *Data,\r
- IN STRING_REF *BootMap,\r
- IN EFI_FORM_LABEL Label,\r
- IN UINT16 QuestionId,\r
- IN STRING_REF OptionOneString,\r
- IN STRING_REF OptionTwoString\r
- );\r
-\r
-VOID\r
-SetHyperBootCfgFlags(\r
- IN OUT SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-VOID\r
-GetHyperBootCfgFlags(\r
- IN OUT SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-VOID\r
-PrepareBootCfgForHyperBoot(\r
- IN OUT SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-BOOLEAN\r
-BootCfgChanged(\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-EFI_STATUS\r
-InsertOpcodeAtIndex(\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration,\r
- IN OUT IFR_OPTION *OptionList,\r
- IN IFR_OPTION IfrOption,\r
- IN UINT16 OptionCount\r
- );\r
-\r
-VOID\r
-ConfigureBootOrderStrings(\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-VOID\r
-InitializeAllBootStrings(\r
- VOID\r
- );\r
-\r
-VOID\r
-SaveUsbCfgSettings(\r
- IN OUT SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-VOID\r
-RestoreUsbCfgSettings(\r
- IN OUT SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-EFI_STATUS\r
-UpdateBootDevicePriority(\r
- IN OUT SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-EFI_STATUS\r
-DisableHyperBoot(\r
- IN OUT SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-BOOLEAN\r
-CheckForUserPassword(\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-HyperBootPasswordCallback(\r
- IN OUT VOID* Data\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-HyperBootF9Callback (\r
- IN VOID* Data\r
- );\r
-\r
-EFI_STATUS\r
-InstallHiiEvents(\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-ProgramToneFrequency (\r
- IN EFI_SPEAKER_IF_PROTOCOL *This,\r
- IN UINT16 Frequency\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GenerateBeepTone (\r
- IN EFI_SPEAKER_IF_PROTOCOL *This,\r
- IN UINTN NumberOfBeeps,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimeInterval\r
- );\r
-\r
-EFI_STATUS\r
-InitializeObservableProtocol();\r
-\r
-EFI_STATUS\r
-PciBusDriverHook();\r
-\r
-VOID\r
-EFIAPI\r
-AdjustDefaultRtcTimeCallback (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- );\r
-\r
-typedef struct _GOP_DISPLAY_BRIGHTNESS_PROTOCOL GOP_DISPLAY_BRIGHTNESS_PROTOCOL;\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *GET_MAXIMUM_BRIGHTNESS_LEVEL) (\r
- IN GOP_DISPLAY_BRIGHTNESS_PROTOCOL *This,\r
- OUT UINT32 *MaxBrightnessLevel\r
- );\r
-\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *GET_CURRENT_BRIGHTNESS_LEVEL) (\r
- IN GOP_DISPLAY_BRIGHTNESS_PROTOCOL *This,\r
- OUT UINT32 *MaxBrightnessLevel\r
- );\r
-\r
-typedef\r
-EFI_STATUS\r
-(EFIAPI *SET_BRIGHTNESS_LEVEL) (\r
- IN GOP_DISPLAY_BRIGHTNESS_PROTOCOL *This,\r
- IN UINT32 BrightnessLevel\r
- );\r
-\r
-struct _GOP_DISPLAY_BRIGHTNESS_PROTOCOL {\r
- UINT32 Revision;\r
- GET_MAXIMUM_BRIGHTNESS_LEVEL GetMaxBrightnessLevel;\r
- GET_CURRENT_BRIGHTNESS_LEVEL GetCurrentBrightnessLevel;\r
- SET_BRIGHTNESS_LEVEL SetBrightnessLevel;\r
-};\r
-\r
-//\r
-// Global externs\r
-//\r
-extern UINT8 MaintenanceBin[];\r
-extern UINT8 MainBin[];\r
-extern UINT8 ConfigurationBin[];\r
-extern UINT8 MemoryConfigurationBin[];\r
-extern UINT8 PerformanceBin[];\r
-extern UINT8 SecurityBin[];\r
-extern UINT8 BootBin[];\r
-extern UINT8 PowerBin[];\r
-extern UINT8 SystemSetupBin[];\r
-\r
-extern VOID *mDxePlatformStringPack;\r
-extern EFI_HII_PROTOCOL *mHii;\r
-extern SYSTEM_CONFIGURATION mSystemConfiguration;\r
-extern FRAMEWORK_EFI_HII_HANDLE mMaintenanceHiiHandle;\r
-extern FRAMEWORK_EFI_HII_HANDLE mMainHiiHandle;\r
-extern FRAMEWORK_EFI_HII_HANDLE mConfigurationHiiHandle;\r
-extern FRAMEWORK_EFI_HII_HANDLE mPerformanceHiiHandle;\r
-extern FRAMEWORK_EFI_HII_HANDLE mPowerHiiHandle;\r
-extern FRAMEWORK_EFI_HII_HANDLE mBootHiiHandle;\r
-extern FRAMEWORK_EFI_HII_HANDLE mSecurityHiiHandle;\r
-\r
-extern SYSTEM_PASSWORDS mSystemPassword;\r
-extern EFI_PASSWORD_DATA mAdminPassword;\r
-extern EFI_PASSWORD_DATA mUserPassword;\r
-\r
-extern EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *mPciRootBridgeIo;\r
-\r
-//\r
-//extern EFI_REG_TABLE mSubsystemIdRegs[];\r
-//\r
-extern UINT32 mSubsystemVidDid;\r
-extern UINT32 mSubsystemAudioVidDid;\r
-\r
-extern UINT8 mBoardIdIndex;\r
-extern BOOLEAN mFoundAANum;\r
-extern EFI_BOARD_FEATURES mBoardFeatures;\r
-extern UINT16 mSubsystemDeviceId;\r
-extern UINT16 mSubsystemAudioDeviceId;\r
-extern BOARD_ID_DECODE mBoardIdDecodeTable[];\r
-extern UINTN mBoardIdDecodeTableSize;\r
-\r
-extern UINT8 mSmbusRsvdAddresses[];\r
-extern UINT8 mNumberSmbusAddress;\r
-extern BOOLEAN mMfgMode;\r
-extern UINT32 mPlatformBootMode;\r
-extern CHAR8 BoardAaNumber[];\r
-\r
-extern EFI_GUID gEfiGlobalNvsAreaProtocolGuid;\r
-#endif\r
+++ /dev/null
-## @file\r
-#\r
-# Copyright (c) 1999 - 2016, Intel Corporation. All rights reserved\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-# Module Name:\r
-#\r
-# PlatformBB.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file for platform DXE driver\r
-# ------------------------------------------------------------------------------\r
-# Rev Date<MM/DD/YYYY> Name Description\r
-# ------------------------------------------------------------------------------\r
-# R01 <04/22/2011> LB Update code for SIO83627UHG support.\r
-# ------------------------------------------------------------------------------\r
-#\r
-##\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformDxe\r
- FILE_GUID = 056E7324-A718-465b-9A84-228F06642B4F\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
- ENTRY_POINT = InitializePlatform\r
-\r
-[sources.common]\r
- BoardId.c\r
- BoardIdDecode.c\r
- ClockControl.c\r
- Platform.c\r
- IchRegTable.c\r
- IdccInfo.c\r
- SioPlatformPolicy.c\r
- IchPlatformPolicy.c\r
- PciDevice.c\r
- SlotConfig.c\r
- IchTcoReset.c\r
- SensorVar.c\r
- LegacySpeaker.c\r
- Observable/Observable.c\r
- ExI.c\r
- Rtc.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- SecurityPkg/SecurityPkg.dec\r
- CryptoPkg/CryptoPkg.dec\r
- IntelFspWrapperPkg/IntelFspWrapperPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- BaseMemoryLib\r
- MemoryAllocationLib\r
- UefiBootServicesTableLib\r
- UefiDriverEntryPoint\r
- UefiRuntimeServicesTableLib\r
- DxeServicesTableLib\r
- PchPlatformLib\r
-\r
- DebugLib\r
- HiiLib\r
- PrintLib\r
- UefiLib\r
- S3BootScriptLib\r
- ReportStatusCodeLib\r
- EfiRegTableLib\r
- BiosIdLib\r
- BaseCryptLib\r
-\r
-[Guids]\r
- gEfiBiosIdGuid\r
- gEfiPlatformBootModeGuid\r
- gEfiBoardFeaturesGuid\r
- gItkDataVarGuid\r
- gDmiDataGuid\r
- gIdccDataHubGuid\r
- gEfiPciLanInfoGuid\r
- gEfiNormalSetupGuid\r
- gEfiGlobalVariableGuid\r
- gEfiEventExitBootServicesGuid\r
- gEfiVlv2VariableGuid\r
- gEfiSecureBootEnableDisableGuid\r
-\r
-[Protocols]\r
- gEfiPciRootBridgeIoProtocolGuid # CONSUMES ## GUID\r
- gEfiVariableArchProtocolGuid\r
- gEfiVariableWriteArchProtocolGuid\r
- gEfiHiiConfigAccessProtocolGuid\r
- gEfiBootScriptSaveProtocolGuid\r
- gEfiCpuIoProtocolGuid\r
- gEfiDevicePathProtocolGuid\r
- gEfiDiskInfoProtocolGuid\r
- gEfiPs2PolicyProtocolGuid\r
- gEfiIsaAcpiProtocolGuid\r
- gEfiDataHubProtocolGuid\r
- gEfiPciIoProtocolGuid\r
- gDxePchPlatformPolicyProtocolGuid\r
- gEfiTpmMpDriverProtocolGuid\r
- gEfiLpcWpce791PolicyProtocolGuid\r
- gUsbPolicyGuid\r
- gEfiSpeakerInterfaceProtocolGuid\r
- gDxeVlvPlatformPolicyGuid\r
- gEfiSmbiosSlotPopulationGuid\r
- gObservableProtocolGuid\r
- gEfiCk505ClockPlatformInfoGuid\r
- gEfiLpcWpc83627PolicyProtocolGuid\r
- gEfiTcoResetProtocolGuid\r
- gEfiWatchdogTimerDriverProtocolGuid\r
- gEfiPlatformIdeInitProtocolGuid\r
- gEfiGlobalNvsAreaProtocolGuid\r
- gEfiCpuIo2ProtocolGuid\r
- gIgdOpRegionProtocolGuid\r
- gExitPmAuthProtocolGuid\r
- gEdkiiVariableLockProtocolGuid\r
-\r
-[Pcd.common]\r
- gPlatformModuleTokenSpaceGuid.PcdPBTNDisableInterval\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
- gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress\r
- gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeAddress\r
- gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeSize\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFastPS2Detection\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoveryBase\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoverySize\r
- gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase\r
-\r
-\r
-[Depex]\r
- gEfiPciRootBridgeIoProtocolGuid AND\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid AND\r
- gEfiBootScriptSaveProtocolGuid AND\r
- gEfiCpuIoProtocolGuid AND\r
- gDxePchPlatformPolicyProtocolGuid AND\r
- gEfiGlobalNvsAreaProtocolGuid\r
-\r
-\r
+++ /dev/null
-/** @file\r
- Adjust Default System Time.\r
- \r
- Copyright (c) 2015, Intel Corporation. All rights reserved.<BR>\r
- \r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
- \r
---*/\r
-\r
-#include <PlatformDxe.h>\r
-\r
-//\r
-// Date and time initial values.\r
-// They are used if the RTC values are invalid during driver initialization\r
-//\r
-#define RTC_INIT_SECOND 0\r
-#define RTC_INIT_MINUTE 0\r
-#define RTC_INIT_HOUR 0\r
- \r
-CHAR16 mBiosReleaseDate[20]; \r
- \r
-/**\r
- Convert a single character to number.\r
- It assumes the input Char is in the scope of L'0' ~ L'9' and L'A' ~ L'F'\r
- \r
- @param Char The input char which need to change to a hex number.\r
- \r
-**/\r
-UINTN\r
-CharToUint (\r
- IN CHAR16 Char\r
- )\r
-{\r
- if ((Char >= L'0') && (Char <= L'9')) {\r
- return (UINTN) (Char - L'0');\r
- }\r
-\r
- if ((Char >= L'A') && (Char <= L'F')) {\r
- return (UINTN) (Char - L'A' + 0xA);\r
- }\r
-\r
- ASSERT (FALSE);\r
- return 0;\r
-}\r
-\r
-/**\r
- See if YEAR field of a variable of EFI_TIME type is correct.\r
-\r
- @param Time The time to be checked.\r
-\r
- @retval EFI_INVALID_PARAMETER Some fields of Time are not correct.\r
- @retval EFI_SUCCESS Time is a valid EFI_TIME variable.\r
-\r
-**/\r
-EFI_STATUS\r
-CheckRtcTimeFields (\r
- IN EFI_TIME *Time\r
- )\r
-{\r
- UINT16 YearBuilt;\r
- \r
- YearBuilt = (UINT16)(CharToUint(mBiosReleaseDate[8])*10 + CharToUint(mBiosReleaseDate[9]) + 2000);\r
- \r
- if ((Time->Year) < YearBuilt) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- ExitPmAuth Protocol notification event handler, which set initial system time to be\r
- the time when BIOS was built.\r
-\r
- @param[in] Event Event whose notification function is being invoked.\r
- @param[in] Context Pointer to the notification function's context.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-AdjustDefaultRtcTimeCallback (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_TIME EfiTime;\r
- CHAR16 BiosVersion[60]; \r
- CHAR16 BiosReleaseTime[20]; \r
- //\r
- // Get BIOS built time from Bios-ID. \r
- //\r
- \r
- SetMem(BiosVersion, sizeof(BiosVersion), 0);\r
- SetMem(mBiosReleaseDate, sizeof(mBiosReleaseDate), 0);\r
- SetMem(BiosReleaseTime, sizeof(BiosReleaseTime), 0);\r
- \r
- Status = GetBiosVersionDateTime (BiosVersion, mBiosReleaseDate, BiosReleaseTime);\r
- ASSERT_EFI_ERROR(Status);\r
- if (EFI_ERROR (Status)) {\r
- return; \r
- }\r
- \r
- //\r
- // Get current RTC time.\r
- // \r
- Status = gRT->GetTime (&EfiTime, NULL);\r
- \r
- //\r
- // Validate RTC time fields\r
- //\r
- Status = CheckRtcTimeFields (&EfiTime);\r
- \r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Date such as Dec 28th of 2015\r
- //\r
- // Month\r
- // BiosReleaseDate[0] = '1';\r
- // BiosReleaseDate[1] = '2';\r
- //\r
- // Day\r
- // BiosReleaseDate[3] = '2';\r
- // BiosReleaseDate[4] = '8';\r
- // \r
- //\r
- // Year\r
- //\r
- // BiosReleaseDate[6] = '2';\r
- // BiosReleaseDate[7] = '0';\r
- // BiosReleaseDate[8] = '1'\r
- // BiosReleaseDate[9] = '5';\r
- \r
- EfiTime.Second = RTC_INIT_SECOND;\r
- EfiTime.Minute = RTC_INIT_MINUTE;\r
- EfiTime.Hour = RTC_INIT_HOUR;\r
- EfiTime.Day = (UINT8)(CharToUint(mBiosReleaseDate[3])*10 + CharToUint(mBiosReleaseDate[4]));\r
- EfiTime.Month = (UINT8)(CharToUint(mBiosReleaseDate[0])*10 + CharToUint(mBiosReleaseDate[1]));\r
- EfiTime.Year = (UINT16)(CharToUint(mBiosReleaseDate[8])*10 + CharToUint(mBiosReleaseDate[9]) + 2000);\r
- EfiTime.Nanosecond = 0;\r
- EfiTime.TimeZone = EFI_UNSPECIFIED_TIMEZONE;\r
- EfiTime.Daylight = 1; \r
-\r
- DEBUG ((EFI_D_INFO, "Day:%d Month:%d Year:%d \n", (UINT32)EfiTime.Day, (UINT32)EfiTime.Month, (UINT32)EfiTime.Year));\r
-\r
- //\r
- // Reset time value according to new RTC configuration\r
- //\r
- Status = gRT->SetTime (&EfiTime);\r
- ASSERT_EFI_ERROR(Status);\r
- }\r
-\r
- return;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- SensorVar.c\r
-\r
-Abstract:\r
-\r
- Initialization for the Sensor Info variable.\r
-\r
-Revision History\r
-\r
---*/\r
-\r
-#include "PlatformDxe.h"\r
-#include "Guid/SensorInfoVariable.h"\r
-\r
-//\r
-// Sensor Information (board specific)\r
-//\r
-\r
-#define TEMPERATURE_SENSORS_COUNT 4\r
-#define VOLTAGE_SENSORS_COUNT 6\r
-#define FAN_SENSORS_COUNT 4\r
-#define FAN_CONTROLLERS_COUNT 3\r
-\r
-TYPEDEF_TEMP_SENSOR_SECTION(TEMPERATURE_SENSORS_COUNT);\r
-TYPEDEF_VOLT_SENSOR_SECTION(VOLTAGE_SENSORS_COUNT);\r
-TYPEDEF_FAN_SENSOR_SECTION(FAN_SENSORS_COUNT);\r
-TYPEDEF_FAN_CONTROLLER_SECTION(FAN_CONTROLLERS_COUNT);\r
-TYPEDEF_SENSOR_INFO_VAR;\r
-\r
-SENSOR_INFO_VAR mSensorInfoData =\r
-{\r
- //\r
- // Temperature Sensors\r
- //\r
- TEMPERATURE_SENSORS_COUNT,\r
- {\r
- { 0, 3, CPU_CORE_TEMPERATURE, TRUE },\r
- { 0, 1, MOTHERBOARD_AMBIENT_TEMPERATURE, FALSE },\r
- { 0, 2, VR_TEMPERATURE, FALSE },\r
- { 0, 0, IOH_TEMPERATURE, FALSE }\r
- },\r
-\r
- //\r
- // Voltage Sensors\r
- //\r
- VOLTAGE_SENSORS_COUNT,\r
- {\r
- { 0, 0, PLUS_12_VOLTS },\r
- { 0, 1, PLUS_5_VOLTS },\r
- { 0, 2, PLUS_3P3_VOLTS },\r
- { 0, 3, MCH_VCC_VOLTAGE },\r
- { 0, 4, CPU_1_VCCP_VOLTAGE },\r
- { 0, 5, CPU_VTT_VOLTAGE }\r
- },\r
-\r
- //\r
- // Fan Speed Sensors\r
- //\r
- FAN_SENSORS_COUNT,\r
- {\r
- { 0, 0, CPU_COOLING_FAN, FAN_4WIRE, 0 },\r
- { 0, 1, AUX_COOLING_FAN, FAN_4WIRE, 1 },\r
- { 0, 2, CHASSIS_INLET_FAN, FAN_3WIRE_VOLTAGE, 1 },\r
- { 0, 3, CHASSIS_OUTLET_FAN, FAN_3WIRE_VOLTAGE, 2 }\r
- },\r
-\r
- //\r
- // Fan Speed Controllers\r
- //\r
- FAN_CONTROLLERS_COUNT,\r
- {\r
- { 0, 0, CPU_COOLING_FAN, { 0, 0xff, 0xff, 0xff } },\r
- { 0, 1, CHASSIS_COOLING_FAN, { 1, 2, 0xff, 0xff } },\r
- { 0, 2, CHASSIS_COOLING_FAN, { 3, 0xff, 0xff, 0xff } }\r
- }\r
-};\r
-\r
-/**\r
-\r
- Write the Sensor Info variable if it does not already exist.\r
-\r
-**/\r
-VOID\r
-InitializeSensorInfoVariable (\r
- )\r
-{\r
- //\r
- // Set the Sensor Info variable. If it already exists and the data matches,\r
- // the variable driver will simply return without writing; otherwise, the\r
- // driver will write the variable.\r
- //\r
- gRT->SetVariable (\r
- gEfiSensorInfoVarNameWithPassword,\r
- &gEfiSensorInfoVarGuid,\r
- EFI_VARIABLE_NON_VOLATILE |\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS |\r
- EFI_VARIABLE_RUNTIME_ACCESS,\r
- sizeof (SENSOR_INFO_VAR),\r
- &mSensorInfoData\r
- );\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- SioPlatformPolicy.c\r
-\r
-Abstract:\r
-\r
- Sio Platform Policy Setting.\r
-\r
-\r
---*/\r
-\r
-#include "PlatformDxe.h"\r
-#include <Protocol/LpcWpc83627Policy.h>\r
-\r
-\r
-EFI_WPC83627_POLICY_PROTOCOL mSio83627PolicyData = {\r
- { EFI_WPC83627_COM1_ENABLE, // Com1\r
- EFI_WPC83627_LPT1_ENABLE, // Lpt1\r
- EFI_WPC83627_FDD_DISABLE, // Floppy\r
- EFI_WPC83627_FDD_WRITE_ENABLE, // FloppyWriteProtect\r
- EFI_WPC83627_RESERVED_DEFAULT, // Port80\r
- EFI_WPC83627_ECIR_DISABLE, // CIR\r
- EFI_WPC83627_PS2_KBC_ENABLE, // Ps2Keyboard\r
- EFI_WPC83627_RESERVED_DEFAULT, // Ps2Mouse\r
- EFI_WPC83627_COM2_ENABLE, // Com2\r
- EFI_WPC83627_COM3_ENABLE, // Com3\r
- EFI_WPC83627_COM4_ENABLE, // Com4\r
- EFI_WPC83627_RESERVED_DEFAULT, // Dac\r
- 0x00 // Rsvd\r
- },\r
- LptModeEcp, // LptMode\r
-};\r
-\r
-/**\r
-\r
- Publish the platform SIO policy setting.\r
-\r
- @retval EFI_SUCCESS\r
-\r
-**/\r
-VOID\r
-InitSioPlatformPolicy(\r
- )\r
-{\r
-\r
- EFI_HANDLE Handle;\r
- EFI_STATUS Status;\r
-\r
- Handle = NULL;\r
-\r
- if((mSystemConfiguration.Serial) || (mBoardFeatures & B_BOARD_FEATURES_SIO_NO_COM1)) {\r
- mSio83627PolicyData.DeviceEnables.Com1 = EFI_WPC83627_COM1_DISABLE;\r
- }\r
-\r
- if((mSystemConfiguration.Serial2) || ((mBoardFeatures & B_BOARD_FEATURES_SIO_COM2)==0)) {\r
- mSio83627PolicyData.DeviceEnables.Com2 = EFI_WPC83627_COM2_DISABLE;\r
- }\r
-\r
- mSio83627PolicyData.LptMode = mSystemConfiguration.ParallelMode;\r
- if((!mSystemConfiguration.Parallel) || (mBoardFeatures & B_BOARD_FEATURES_SIO_NO_PARALLEL)) {\r
- mSio83627PolicyData.DeviceEnables.Lpt1 = EFI_WPC83627_LPT1_DISABLE;\r
- }\r
-\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gEfiLpcWpc83627PolicyProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mSio83627PolicyData\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- SlotConfig.c\r
-\r
-Abstract:\r
-\r
- Sets platform/SKU specific expansion slot information.\r
-\r
-\r
-\r
---*/\r
-#include "SlotConfig.h"\r
-\r
-//\r
-// Implementation\r
-//\r
-VOID\r
-InitializeSlotInfo (\r
- )\r
-{\r
- UINT16 BusSaveState;\r
- UINT16 Vendor;\r
- UINT8 CurrentBus;\r
- UINTN i;\r
- UINTN j;\r
- EFI_HANDLE Handle;\r
- EFI_STATUS Status;\r
- BOOLEAN RunNext;\r
-\r
- //\r
- // Loop through the slot table and see if any slots have cards in them\r
- //\r
- for (i = 0; i < mSlotBridgeTableSize; i++) {\r
- //\r
- // Initialize variable\r
- //\r
- RunNext = FALSE;\r
-\r
- //\r
- // Hide mini PCIe slots per SKU\r
- //\r
- for (j = 0; j < mSlotInformation.NumberOfEntries; j++) {\r
- if (mSlotInformation.SlotEntries[j].SmbiosSlotId == mSlotBridgeTable[i].SmbiosSlotId) {\r
- if ((mSlotInformation.SlotEntries[j].SmbiosSlotId == 0x02) &&\r
- (mBoardFeatures & B_BOARD_FEATURES_NO_MINIPCIE)\r
- ) {\r
- mSlotInformation.SlotEntries[j].Disabled = TRUE;\r
- RunNext = TRUE;\r
- }\r
- break;\r
- }\r
- }\r
-\r
- if (RunNext) {\r
- //\r
- // Skip slot device detection since the slot is disabled.\r
- //\r
- continue;\r
- }\r
-\r
- //\r
- // Check to see if the bridge has a bus number and assign one if not\r
- //\r
- BusSaveState = MmPci16 (\r
- 0,\r
- mSlotBridgeTable[i].Bus,\r
- mSlotBridgeTable[i].Dev,\r
- mSlotBridgeTable[i].Function,\r
- PCI_BRIDGE_SECONDARY_BUS_REGISTER_OFFSET\r
- );\r
- if (BusSaveState == 0) {\r
- //\r
- // Assign temp bus number\r
- //\r
- MmPci16 (\r
- 0,\r
- mSlotBridgeTable[i].Bus,\r
- mSlotBridgeTable[i].Dev,\r
- mSlotBridgeTable[i].Function,\r
- PCI_BRIDGE_SECONDARY_BUS_REGISTER_OFFSET\r
- ) = DEF_BUS_CONFIG;\r
- CurrentBus = DEF_BUS;\r
- } else if (BusSaveState == 0xFFFF) {\r
- //\r
- // Bridge is disabled so continue with next entry in the table\r
- //\r
- continue;\r
- } else {\r
- //\r
- // Use existing bus number\r
- //\r
- CurrentBus = (UINT8) BusSaveState & 0xFF;\r
- }\r
-\r
- //\r
- // Check to see if a device is behind the bridge\r
- //\r
- Vendor = MmPci16 (\r
- 0,\r
- CurrentBus,\r
- mSlotBridgeTable[i].TargetDevice,\r
- 0,\r
- 0\r
- );\r
- if (Vendor != 0xFFFF) {\r
- //\r
- // Device found so make sure the slot is marked that way\r
- //\r
- for (j = 0; j < mSlotInformation.NumberOfEntries; j++) {\r
- if (mSlotInformation.SlotEntries[j].SmbiosSlotId == mSlotBridgeTable[i].SmbiosSlotId) {\r
- mSlotInformation.SlotEntries[j].InUse = TRUE;\r
- break;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Restore previous bus information\r
- //\r
- if (BusSaveState == 0) {\r
- MmPci16 (\r
- 0,\r
- mSlotBridgeTable[i].Bus,\r
- mSlotBridgeTable[i].Dev,\r
- mSlotBridgeTable[i].Function,\r
- PCI_BRIDGE_SECONDARY_BUS_REGISTER_OFFSET\r
- ) = 0;\r
- }\r
- }\r
-\r
- Handle = NULL;\r
- Status = gBS->InstallProtocolInterface (\r
- &Handle,\r
- &gEfiSmbiosSlotPopulationGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &mSlotInformation\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- SlotConfig.c\r
-\r
-Abstract:\r
-\r
- Sets platform/SKU specific expansion slot information.\r
-\r
-\r
-\r
-\r
---*/\r
-\r
-#include "PlatformDxe.h"\r
-#include <Protocol/SmbiosSlotPopulation.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-\r
-//\r
-// Default bus number for the bridge\r
-//\r
-#define DEF_BUS_CONFIG 0x0101\r
-#define DEF_BUS 0x01\r
-\r
-//\r
-// Data structures for slot information\r
-//\r
-typedef struct {\r
- UINT16 SmbiosSlotId;\r
- UINT8 Bus;\r
- UINT8 Dev;\r
- UINT8 Function;\r
- UINT8 TargetDevice;\r
-} EFI_PCI_SLOT_BRIDGE_INFO;\r
-\r
-//\r
-// Product specific bridge to slot routing information\r
-//\r
-EFI_PCI_SLOT_BRIDGE_INFO mSlotBridgeTable[] = {\r
- {\r
- 0x01, //PCIe x1 ICH (Bridge B0:D28:F1)\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS,\r
- PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_2,\r
- 0\r
- }\r
-};\r
-\r
-UINTN mSlotBridgeTableSize =\r
- sizeof(mSlotBridgeTable) / sizeof(EFI_PCI_SLOT_BRIDGE_INFO);\r
-\r
-//\r
-// Slot entry table for IBX RVP\r
-//\r
-EFI_SMBIOS_SLOT_ENTRY mSlotEntries[] = {\r
- {0x06, FALSE, TRUE}, // PCIe x16 Slot 1 (NOT USED)\r
- {0x04, FALSE, TRUE}, // PCIe x16 Slot 2 (NOT USED)\r
- {0x03, FALSE, TRUE}, // PCIe x4 Slot (NOT USED)\r
- {0x02, FALSE, FALSE}, // Mini PCIe x1 Slot\r
- {0x15, FALSE, TRUE}, // PCIe x1 Slot 2 (NOT USED)\r
- {0x16, FALSE, TRUE}, // PCIe x1 Slot 3 (NOT USED)\r
- {0x07, FALSE, FALSE}, // PCI Slot 1\r
- {0x18, FALSE, TRUE}, // PCI Slot 2 (NOT USED)\r
- {0x17, FALSE, TRUE}, // PCI Slot 3 (NOT USED)\r
-};\r
-\r
-EFI_SMBIOS_SLOT_POPULATION_INFO mSlotInformation = {\r
- sizeof(mSlotEntries) / sizeof(EFI_SMBIOS_SLOT_ENTRY),\r
- mSlotEntries\r
-};\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
---*/\r
-\r
-/** @file\r
-**/\r
-\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include <Protocol/PlatformGopPolicy.h>\r
-\r
-#include <Guid/SetupVariable.h>\r
-#include <SetupMode.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-\r
-PLATFORM_GOP_POLICY_PROTOCOL mPlatformGOPPolicy;\r
-\r
-//\r
-// Function implementations\r
-//\r
-\r
-/**\r
- The function will execute with as the platform policy, and gives\r
- the Platform Lid Status. IBV/OEM can customize this code for their specific\r
- policy action.\r
-\r
- @param CurrentLidStatus Gives the current LID Status\r
-\r
- @retval EFI_SUCCESS.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetPlatformLidStatus (\r
- OUT LID_STATUS *CurrentLidStatus\r
-)\r
-{\r
- *CurrentLidStatus = LidOpen;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- The function will execute and gives the Video Bios Table Size and Address.\r
-\r
- @param VbtAddress Gives the Physical Address of Video BIOS Table\r
-\r
- @param VbtSize Gives the Size of Video BIOS Table\r
-\r
- @retval EFI_STATUS.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetVbtData (\r
- OUT EFI_PHYSICAL_ADDRESS *VbtAddress,\r
- OUT UINT32 *VbtSize\r
-)\r
-{\r
- EFI_STATUS Status;\r
- UINTN FvProtocolCount;\r
- EFI_HANDLE *FvHandles;\r
- EFI_FIRMWARE_VOLUME2_PROTOCOL *Fv;\r
- UINTN Index;\r
- UINT32 AuthenticationStatus;\r
-\r
- UINT8 *Buffer;\r
- UINTN VbtBufferSize;\r
-\r
- Buffer = 0;\r
- FvHandles = NULL;\r
-\r
- if (VbtAddress == NULL || VbtSize == NULL){\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- NULL,\r
- &FvProtocolCount,\r
- &FvHandles\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- for (Index = 0; Index < FvProtocolCount; Index++) {\r
- Status = gBS->HandleProtocol (\r
- FvHandles[Index],\r
- &gEfiFirmwareVolume2ProtocolGuid,\r
- (VOID **) &Fv\r
- );\r
- VbtBufferSize = 0;\r
- Status = Fv->ReadSection (\r
- Fv,\r
- &gBmpImageGuid,\r
- EFI_SECTION_RAW,\r
- 0,\r
- (void **)&Buffer,\r
- &VbtBufferSize,\r
- &AuthenticationStatus\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- *VbtAddress = (EFI_PHYSICAL_ADDRESS)(UINTN)Buffer;\r
- *VbtSize = (UINT32)VbtBufferSize;\r
- Status = EFI_SUCCESS;\r
- break;\r
- }\r
- }\r
- } else {\r
- Status = EFI_NOT_FOUND;\r
- }\r
-\r
- if (FvHandles != NULL) {\r
- gBS->FreePool (FvHandles);\r
- FvHandles = NULL;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Entry point for the Platform GOP Policy Driver.\r
-\r
- @param ImageHandle Image handle of this driver.\r
- @param SystemTable Global system service table.\r
-\r
- @retval EFI_SUCCESS Initialization complete.\r
- @retval EFI_OUT_OF_RESOURCES Do not have enough resources to initialize the driver.\r
-\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformGOPPolicyEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- UINTN VarSize;\r
-\r
-\r
- gBS = SystemTable->BootServices;\r
-\r
- gBS->SetMem (\r
- &mPlatformGOPPolicy,\r
- sizeof (PLATFORM_GOP_POLICY_PROTOCOL),\r
- 0\r
- );\r
-\r
- mPlatformGOPPolicy.Revision = PLATFORM_GOP_POLICY_PROTOCOL_REVISION_01;\r
- mPlatformGOPPolicy.GetPlatformLidStatus = GetPlatformLidStatus;\r
- mPlatformGOPPolicy.GetVbtData = GetVbtData;\r
-\r
- //\r
- // Install protocol to allow access to this Policy.\r
- //\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"Setup",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- \r
- if (SystemConfiguration.GOPEnable == 1)\r
- {\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &ImageHandle,\r
- &gPlatformGOPPolicyGuid,\r
- &mPlatformGOPPolicy,\r
- NULL\r
- );\r
- }\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-##\r
-\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformGOPPolicy\r
- FILE_GUID = 9737D7CA-D869-45e5-A5EF-75D9438688DE\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PlatformGOPPolicyEntryPoint\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32\r
-#\r
-\r
-[Sources.common]\r
- PlatformGopPolicy.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
-[LibraryClasses]\r
- BaseLib\r
- DebugLib\r
- UefiDriverEntryPoint\r
- UefiRuntimeServicesTableLib\r
-# DxeKscLib\r
-\r
-[Guids]\r
- gBmpImageGuid\r
- gEfiNormalSetupGuid\r
-\r
-[Protocols]\r
- gEfiCpuIoProtocolGuid\r
- gEfiFirmwareVolume2ProtocolGuid\r
- gPlatformGOPPolicyGuid\r
-\r
-[Depex]\r
- gEfiCpuIoProtocolGuid AND gEfiVariableArchProtocolGuid\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- PlatformInfoDxe.c\r
-\r
-Abstract:\r
- Platform Info driver to public platform related HOB data\r
-\r
---*/\r
-\r
-#include "PlatformInfoDxe.h"\r
-\r
-/**\r
- Entry point for the driver.\r
-\r
- This routine get the platform HOB data from PEI and publish\r
- as Platform Info variable that can be accessed during boot service and\r
- runtime.\r
-\r
- @param ImageHandle Image Handle.\r
- @param SystemTable EFI System Table.\r
-\r
- @retval Status Function execution status.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformInfoInit (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PLATFORM_INFO_HOB *PlatformInfoHobPtr;\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
- EFI_PLATFORM_INFO_HOB TmpHob;\r
- UINTN VarSize;\r
- EFI_OS_SELECTION_HOB *OsSlectionHobPtr;\r
- UINT8 Selection;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- UINT8 *LpssDataHobPtr;\r
- UINT8 *LpssDataVarPtr;\r
- UINTN i;\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- \r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
-\r
- VarSize = sizeof(Selection);\r
- Status = gRT->GetVariable(\r
- L"OsSelection",\r
- &gOsSelectionVariableGuid,\r
- NULL,\r
- &VarSize,\r
- &Selection\r
- );\r
-\r
- if (EFI_ERROR(Status)) {\r
- Selection = SystemConfiguration.ReservedO;\r
- Status = gRT->SetVariable (\r
- L"OsSelection",\r
- &gOsSelectionVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- sizeof(Selection),\r
- &Selection\r
- );\r
- }\r
-\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw != NULL) {\r
- if ((GuidHob.Raw = GetNextGuidHob (&gOsSelectionVariableGuid, GuidHob.Raw)) != NULL) {\r
- OsSlectionHobPtr = GET_GUID_HOB_DATA (GuidHob.Guid);\r
-\r
- if (OsSlectionHobPtr->OsSelectionChanged) {\r
- SystemConfiguration.ReservedO = OsSlectionHobPtr->OsSelection;\r
-\r
- //\r
- // Load Audio default configuration\r
- //\r
- SystemConfiguration.Lpe = OsSlectionHobPtr->Lpe;\r
- SystemConfiguration.PchAzalia = OsSlectionHobPtr->PchAzalia;\r
-\r
- //\r
- // Load LPSS and SCC default configurations\r
- //\r
- LpssDataHobPtr = &OsSlectionHobPtr->LpssData.LpssPciModeEnabled;\r
- LpssDataVarPtr = &SystemConfiguration.LpssPciModeEnabled;\r
- for (i = 0; i < sizeof(EFI_PLATFORM_LPSS_DATA); i++) {\r
- *LpssDataVarPtr = *LpssDataHobPtr;\r
- LpssDataVarPtr++;\r
- LpssDataHobPtr++;\r
- }\r
-\r
- SystemConfiguration.GOPEnable = TRUE;\r
-\r
- Status = gRT->SetVariable (\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- sizeof(SYSTEM_CONFIGURATION),\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- }\r
- }\r
-\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw == NULL) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- if ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformInfoGuid, GuidHob.Raw)) != NULL) {\r
- PlatformInfoHobPtr = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- VarSize = sizeof(EFI_PLATFORM_INFO_HOB);\r
- Status = gRT->GetVariable(\r
- L"PlatformInfo",\r
- &gEfiVlv2VariableGuid,\r
- NULL,\r
- &VarSize,\r
- &TmpHob\r
- );\r
-\r
- if (EFI_ERROR(Status) || CompareMem (&TmpHob, PlatformInfoHobPtr, VarSize)) {\r
-\r
- //\r
- // Write the Platform Info to volatile memory\r
- //\r
- Status = gRT->SetVariable(\r
- L"PlatformInfo",\r
- &gEfiVlv2VariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- sizeof(EFI_PLATFORM_INFO_HOB),\r
- PlatformInfoHobPtr\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
- PlatformInfoDxe.h\r
-\r
-Abstract:\r
- Platform Info Driver.\r
-\r
---*/\r
-\r
-#ifndef _PLATFORM_INFO_DRIVER_H_\r
-#define _PLATFORM_INFO_DRIVER_H_\r
-\r
-#include <PiDxe.h>\r
-#include <Library/HobLib.h>\r
-#include <Guid/PlatformInfo.h>\r
-#include <Guid/GlobalVariable.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Guid/Vlv2Variable.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <SetupMode.h>\r
-#include <Guid/OsSelection.h>\r
-#include <Guid/SetupVariable.h>\r
-#endif\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-# Module Name:\r
-#\r
-# PlatformInfoDxe.inf\r
-#\r
-# Abstract:\r
-#\r
-#\r
---*/\r
-\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformInfoDxe\r
- FILE_GUID = 025F738B-4EBD-4d55-B728-5F421B601F1F\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PlatformInfoInit\r
-\r
-[sources]\r
- PlatformInfoDxe.c\r
- PlatformInfoDxe.h\r
-\r
-[Guids]\r
- gEfiAcpiVariableGuid # ALWAYS_CONSUMED\r
- gEfiPlatformInfoGuid # ALWAYS_CONSUMED\r
- gEfiVlv2VariableGuid\r
- gEfiNormalSetupGuid\r
- gOsSelectionVariableGuid\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- HobLib\r
- UefiRuntimeServicesTableLib\r
- UefiDriverEntryPoint\r
- BaseMemoryLib\r
-\r
-[Depex]\r
- gEfiVariableArchProtocolGuid AND gEfiVariableWriteArchProtocolGuid\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- BootMode.c\r
-\r
-Abstract:\r
-\r
- EFI PEIM to provide the platform support functionality on the Thurley.\r
-\r
-\r
---*/\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-\r
-#define NORMALMODE 0\r
-#define RECOVERYMODE 1\r
-#define SAFEMODE 2\r
-#define MANUFACTURINGMODE 3\r
-\r
-#define GPIO_SSUS_OFFSET 0x2000\r
-#define PMU_PWRBTN_B_OFFSET 0x88\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiListRecoveryBootMode = {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiBootInRecoveryModePpiGuid,\r
- NULL\r
-};\r
-\r
-/**\r
- Return the setting of the Bios configuration jumper\r
-\r
- @param VOID\r
-\r
- @retval RECOVERYMODE jumper set to recovery mode\r
- @retval SAFEMODE jumper set to config mode\r
- @retval NORMALMODE jumper in normal mode\r
-\r
-**/\r
-UINTN\r
-GetConfigJumper(\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- //\r
- // Do the Forced recovery detection based on logic chart above\r
- //\r
- if (IsRecoveryJumper(PeiServices, PlatformInfoHob)) {\r
- return RECOVERYMODE;\r
- } else {\r
- return NORMALMODE;\r
- }\r
-}\r
-\r
-BOOLEAN\r
-CheckIfRecoveryMode(\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- if (GetConfigJumper(PeiServices, PlatformInfoHob) == RECOVERYMODE) {\r
- return TRUE;\r
- }\r
- return FALSE;\r
-}\r
-\r
-BOOLEAN\r
-CheckIfSafeMode(\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- if (GetConfigJumper(PeiServices, PlatformInfoHob) == SAFEMODE) {\r
- return TRUE;\r
- }\r
- return FALSE;\r
-}\r
-\r
-BOOLEAN\r
-CheckIfManufacturingMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *Variable;\r
- UINT32 Attributes;\r
- UINTN DataSize;\r
- CHAR16 VarName[] = MFGMODE_VARIABLE_NAME;\r
- UINT8 MfgMode;\r
-\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&Variable\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Check if SW MMJ mode\r
- //\r
- Attributes = (EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS);\r
- DataSize = sizeof (MFG_MODE_VAR);\r
-\r
- Status = Variable->GetVariable (\r
- Variable,\r
- VarName,\r
- &gMfgModeVariableGuid,\r
- &Attributes,\r
- &DataSize,\r
- &MfgMode\r
- );\r
- if (!(EFI_ERROR (Status))) {\r
- return TRUE;\r
- }\r
- return FALSE;\r
-}\r
-\r
-EFI_STATUS\r
-UpdateBootMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE BootMode;\r
- UINT16 SleepType;\r
- CHAR16 *strBootMode;\r
- PEI_CAPSULE_PPI *Capsule;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *Variable;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- UINTN VarSize;\r
- volatile UINT32 GpioValue;\r
- BOOLEAN IsFirstBoot;\r
- UINT32 Data32;\r
-\r
- Status = (*PeiServices)->GetBootMode(\r
- PeiServices,\r
- &BootMode\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- if (BootMode == BOOT_IN_RECOVERY_MODE){\r
- return Status;\r
- }\r
- GetWakeupEventAndSaveToHob (PeiServices);\r
-\r
- //\r
- // Let's assume things are OK if not told otherwise\r
- //\r
- BootMode = BOOT_WITH_FULL_CONFIGURATION;\r
-\r
- //\r
- // When this boot is WDT reset, the system needs booting with CrashDump function eanbled.\r
- //\r
- Data32 = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_TCO_STS);\r
-\r
- //\r
- // Check Power Button, click the power button, the system will boot in fast boot mode,\r
- // if it is pressed and hold for a second, it will boot in FullConfiguration/setup mode.\r
- //\r
- GpioValue = MmioRead32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + PMU_PWRBTN_B_OFFSET); // The value of GPIOS_16 (PMU_PWRBTN_B)\r
- if (((GpioValue & BIT0) != 0)&&((Data32 & B_PCH_TCO_STS_SECOND_TO) != B_PCH_TCO_STS_SECOND_TO)){\r
- IsFirstBoot = PcdGetBool(PcdBootState);\r
- if (!IsFirstBoot){\r
- VarSize = sizeof (SYSTEM_CONFIGURATION);\r
- ZeroMem (&SystemConfiguration, sizeof (SYSTEM_CONFIGURATION));\r
-\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&Variable\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Use normal setup default from NVRAM variable,\r
- // the Platform Mode (manufacturing/safe/normal) is handle in PeiGetVariable.\r
- //\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = Variable->GetVariable (\r
- Variable,\r
- L"Setup",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = Variable->GetVariable(\r
- Variable,\r
- L"SetupRecovery",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
-\r
- if (SystemConfiguration.FastBoot == 1) {\r
- BootMode = BOOT_WITH_MINIMAL_CONFIGURATION;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Check if we need to boot in forced recovery mode\r
- //\r
- if (CheckIfRecoveryMode(PeiServices, PlatformInfoHob)) {\r
- BootMode = BOOT_IN_RECOVERY_MODE;\r
- }\r
-\r
- if (BootMode == BOOT_IN_RECOVERY_MODE) {\r
- Status = (*PeiServices)->InstallPpi (\r
- PeiServices,\r
- &mPpiListRecoveryBootMode\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } else {\r
- if (GetSleepTypeAfterWakeup (PeiServices, &SleepType)) {\r
- switch (SleepType) {\r
- case V_PCH_ACPI_PM1_CNT_S3:\r
- BootMode = BOOT_ON_S3_RESUME;\r
-\r
- //\r
- // Determine if we're in capsule update mode\r
- //\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gPeiCapsulePpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&Capsule\r
- );\r
-\r
- if (Status == EFI_SUCCESS) {\r
- if (Capsule->CheckCapsuleUpdate ((EFI_PEI_SERVICES**)PeiServices) == EFI_SUCCESS) {\r
- BootMode = BOOT_ON_FLASH_UPDATE;\r
- }\r
- }\r
-\r
- break;\r
-\r
- case V_PCH_ACPI_PM1_CNT_S4:\r
- BootMode = BOOT_ON_S4_RESUME;\r
- break;\r
-\r
- case V_PCH_ACPI_PM1_CNT_S5:\r
- BootMode = BOOT_ON_S5_RESUME;\r
- break;\r
- } // switch (SleepType)\r
- }\r
-\r
- //\r
- // Check for Safe Mode\r
- //\r
- }\r
-\r
- switch (BootMode) {\r
- case BOOT_WITH_FULL_CONFIGURATION:\r
- strBootMode = L"BOOT_WITH_FULL_CONFIGURATION";\r
- break;\r
- case BOOT_WITH_MINIMAL_CONFIGURATION:\r
- strBootMode = L"BOOT_WITH_MINIMAL_CONFIGURATION";\r
- break;\r
- case BOOT_ASSUMING_NO_CONFIGURATION_CHANGES:\r
- strBootMode = L"BOOT_ASSUMING_NO_CONFIGURATION_CHANGES";\r
- break;\r
- case BOOT_WITH_FULL_CONFIGURATION_PLUS_DIAGNOSTICS:\r
- strBootMode = L"BOOT_WITH_FULL_CONFIGURATION_PLUS_DIAGNOSTICS";\r
- break;\r
- case BOOT_WITH_DEFAULT_SETTINGS:\r
- strBootMode = L"BOOT_WITH_DEFAULT_SETTINGS";\r
- break;\r
- case BOOT_ON_S4_RESUME:\r
- strBootMode = L"BOOT_ON_S4_RESUME";\r
- break;\r
- case BOOT_ON_S5_RESUME:\r
- strBootMode = L"BOOT_ON_S5_RESUME";\r
- break;\r
- case BOOT_ON_S2_RESUME:\r
- strBootMode = L"BOOT_ON_S2_RESUME";\r
- break;\r
- case BOOT_ON_S3_RESUME:\r
- strBootMode = L"BOOT_ON_S3_RESUME";\r
- break;\r
- case BOOT_ON_FLASH_UPDATE:\r
- strBootMode = L"BOOT_ON_FLASH_UPDATE";\r
- break;\r
- case BOOT_IN_RECOVERY_MODE:\r
- strBootMode = L"BOOT_IN_RECOVERY_MODE";\r
- break;\r
- default:\r
- strBootMode = L"Unknown boot mode";\r
- } // switch (BootMode)\r
-\r
- DEBUG ((EFI_D_ERROR, "Setting BootMode to %s\n", strBootMode));\r
- Status = (*PeiServices)->SetBootMode(\r
- PeiServices,\r
- BootMode\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Get sleep type after wakeup\r
-\r
- @param PeiServices Pointer to the PEI Service Table.\r
- @param SleepType Sleep type to be returned.\r
-\r
- @retval TRUE A wake event occured without power failure.\r
- @retval FALSE Power failure occured or not a wakeup.\r
-\r
-**/\r
-BOOLEAN\r
-GetSleepTypeAfterWakeup (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT UINT16 *SleepType\r
- )\r
-{\r
- UINT16 Pm1Sts;\r
- UINT16 Pm1Cnt;\r
- UINT16 GenPmCon1;\r
- GenPmCon1 = MmioRead16 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1);\r
-\r
- //\r
- // Read the ACPI registers\r
- //\r
- Pm1Sts = IoRead16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_STS);\r
- Pm1Cnt = IoRead16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_CNT);\r
-\r
- if ((GenPmCon1 & (B_PCH_PMC_GEN_PMCON_SUS_PWR_FLR | B_PCH_PMC_GEN_PMCON_GEN_RST_STS)) ||\r
- (Pm1Sts & B_PCH_ACPI_PM1_STS_PRBTNOR)) {\r
- //\r
- // If power failure indicator, then don't attempt s3 resume.\r
- // Clear PM1_CNT of S3 and set it to S5 as we just had a power failure, and memory has\r
- // lost already. This is to make sure no one will use PM1_CNT to check for S3 after\r
- // power failure.\r
- //\r
- if ((Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP) == V_PCH_ACPI_PM1_CNT_S3) {\r
- Pm1Cnt = ((Pm1Cnt & ~B_PCH_ACPI_PM1_CNT_SLP_TYP) | V_PCH_ACPI_PM1_CNT_S5);\r
- IoWrite16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_CNT, Pm1Cnt);\r
- }\r
- //\r
- // Clear Wake Status (WAK_STS)\r
- //\r
- IoWrite16 ((ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_STS), B_PCH_ACPI_PM1_STS_WAK);\r
- }\r
- //\r
- // Get sleep type if a wake event occurred and there is no power failure\r
- //\r
- if ((Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP) == V_PCH_ACPI_PM1_CNT_S3) {\r
- *SleepType = Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP;\r
- return TRUE;\r
- } else if ((Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP) == V_PCH_ACPI_PM1_CNT_S4){\r
- *SleepType = Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP;\r
- return TRUE;\r
- }\r
- return FALSE;\r
-}\r
-\r
-VOID\r
-SetPlatformBootMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- EFI_PLATFORM_SETUP_ID PlatformSetupId;\r
-\r
- ZeroMem(&PlatformSetupId, sizeof (EFI_PLATFORM_SETUP_ID));\r
-\r
- CopyMem (&PlatformSetupId.SetupGuid,\r
- &gEfiNormalSetupGuid,\r
- sizeof (EFI_GUID));\r
-\r
- if (CheckIfRecoveryMode(PeiServices, PlatformInfoHob)) {\r
- //\r
- // Recovery mode\r
- //\r
- CopyMem (&PlatformSetupId.SetupName,\r
- &NORMAL_SETUP_NAME,\r
- StrSize (NORMAL_SETUP_NAME)); \r
- PlatformSetupId.PlatformBootMode = PLATFORM_RECOVERY_MODE;\r
- } else if (CheckIfSafeMode(PeiServices, PlatformInfoHob)) {\r
- //\r
- // Safe mode also called config mode or maintenace mode.\r
- //\r
- CopyMem (&PlatformSetupId.SetupName,\r
- &NORMAL_SETUP_NAME,\r
- StrSize (NORMAL_SETUP_NAME));\r
- PlatformSetupId.PlatformBootMode = PLATFORM_SAFE_MODE;\r
-\r
- } else if(0) { // else if (CheckIfManufacturingMode(PeiServices)) {\r
- //\r
- // Manufacturing mode\r
- //\r
- CopyMem (&PlatformSetupId.SetupName,\r
- MANUFACTURE_SETUP_NAME,\r
- StrSize (MANUFACTURE_SETUP_NAME));\r
- PlatformSetupId.PlatformBootMode = PLATFORM_MANUFACTURING_MODE;\r
-\r
- } else {\r
- //\r
- // Default to normal mode.\r
- //\r
- CopyMem (&PlatformSetupId.SetupName,\r
- &NORMAL_SETUP_NAME,\r
- StrSize (NORMAL_SETUP_NAME));\r
- PlatformSetupId.PlatformBootMode = PLATFORM_NORMAL_MODE;\r
- }\r
-\r
- BuildGuidDataHob (\r
- &gEfiPlatformBootModeGuid,\r
- &PlatformSetupId,\r
- sizeof (EFI_PLATFORM_SETUP_ID)\r
- );\r
- return;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- CpuInitPeim.c\r
-\r
-Abstract:\r
-\r
- Functions for LpcSio initilization\r
- It is needed for early onboard LAN controller disable/enable in platform setup.\r
-\r
---*/\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-\r
-EFI_STATUS\r
-PlatformCpuInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration,\r
- IN EFI_PLATFORM_CPU_INFO *PlatformCpuInfo\r
- )\r
-{\r
- BOOLEAN ResetRequired;\r
-\r
- //\r
- // Variable initialization\r
- //\r
- ResetRequired = FALSE;\r
-\r
-\r
- if (ResetRequired) {\r
- CpuOnlyReset(PeiServices);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- Dimm.c\r
-\r
-Abstract:\r
-\r
- PPI for reading SPD modules on DIMMs.\r
-\r
---*/\r
-\r
-\r
-//\r
-// Header Files\r
-//\r
-#include "Platformearlyinit.h"\r
-\r
-#define DIMM_SOCKETS 4 // Total number of DIMM sockets allowed on\r
- // the platform\r
-#define DIMM_SEGMENTS 1 // Total number of Segments Per DIMM.\r
-#define MEMORY_CHANNELS 2 // Total number of memory channels\r
- // populated on the system board\r
-//\r
-// Prototypes\r
-//\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetDimmState (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_PLATFORM_DIMM_PPI *This,\r
- IN UINT8 Dimm,\r
- OUT PEI_PLATFORM_DIMM_STATE *State\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SetDimmState (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_PLATFORM_DIMM_PPI *This,\r
- IN UINT8 Dimm,\r
- IN PEI_PLATFORM_DIMM_STATE *State\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-ReadSpd (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_PLATFORM_DIMM_PPI *This,\r
- IN UINT8 Dimm,\r
- IN UINT8 Offset,\r
- IN UINTN Count,\r
- IN OUT UINT8 *Buffer\r
- );\r
-\r
-static PEI_PLATFORM_DIMM_PPI mGchDimmPpi = {\r
- DIMM_SOCKETS,\r
- DIMM_SEGMENTS,\r
- MEMORY_CHANNELS,\r
- GetDimmState,\r
- SetDimmState,\r
- ReadSpd\r
-};\r
-\r
-static EFI_PEI_PPI_DESCRIPTOR mPpiPlatformDimm = {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gPeiPlatformDimmPpiGuid,\r
- &mGchDimmPpi\r
-};\r
-\r
-\r
-//\r
-// Functions\r
-//\r
-\r
-/**\r
- This function returns the current state of a single DIMM. Present indicates\r
- that the DIMM slot is physically populated. Disabled indicates that the DIMM\r
- should not be used.\r
-\r
- @param PeiServices PEI services table pointer\r
- @param This PPI pointer\r
- @param Dimm DIMM to read from\r
- @param State Pointer to a return buffer to be updated with the current state\r
- of the DIMM\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetDimmState (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_PLATFORM_DIMM_PPI *This,\r
- IN UINT8 Dimm,\r
- OUT PEI_PLATFORM_DIMM_STATE *State\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Buffer;\r
-\r
- PEI_ASSERT (PeiServices, (Dimm < This->DimmSockets));\r
-\r
- //\r
- // A failure here does not necessarily mean that no DIMM is present.\r
- // Read a single byte. All we care about is the return status.\r
- //\r
- Status = ReadSpd (\r
- PeiServices,\r
- This,\r
- Dimm,\r
- 0,\r
- 1,\r
- &Buffer\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- State->Present = 0;\r
- } else {\r
- State->Present = 1;\r
- }\r
-\r
- //\r
- // BUGBUG: Update to check platform variable when it is available\r
- //\r
- State->Disabled = 0;\r
- State->Reserved = 0;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- This function updates the state of a single DIMM.\r
-\r
- @param PeiServices PEI services table pointer\r
- @param This PPI pointer\r
- @param Dimm DIMM to set state for\r
- @param State Pointer to the state information to set.\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
- @retval EFI_UNSUPPORTED The function is not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SetDimmState (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_PLATFORM_DIMM_PPI *This,\r
- IN UINT8 Dimm,\r
- IN PEI_PLATFORM_DIMM_STATE *State\r
- )\r
-{\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-/**\r
- This function reads SPD information from a DIMM.\r
-\r
- PeiServices PEI services table pointer\r
- This PPI pointer\r
- Dimm DIMM to read from\r
- Offset Offset in DIMM\r
- Count Number of bytes\r
- Buffer Return buffer\r
-\r
- @param EFI_SUCCESS The function completed successfully.\r
- @param EFI_DEVICE_ERROR The DIMM being accessed reported a device error,\r
- does not have an SPD module, or is not installed in\r
- the system.\r
- @retval EFI_TIMEOUT Time out trying to read the SPD module.\r
- @retval EFI_INVALID_PARAMETER A parameter was outside the legal limits.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ReadSpd (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_PLATFORM_DIMM_PPI *This,\r
- IN UINT8 Dimm,\r
- IN UINT8 Offset,\r
- IN UINTN Count,\r
- IN OUT UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status;\r
- PEI_SMBUS_PPI *Smbus;\r
- UINTN Index;\r
- UINTN Index1;\r
- EFI_SMBUS_DEVICE_ADDRESS SlaveAddress;\r
- EFI_SMBUS_DEVICE_COMMAND Command;\r
- UINTN Length;\r
-\r
- Status = (**PeiServices).LocatePpi (\r
- PeiServices,\r
- &gPeiSmbusPpiGuid, // GUID\r
- 0, // INSTANCE\r
- NULL, // EFI_PEI_PPI_DESCRIPTOR\r
- &Smbus // PPI\r
- );\r
- ASSERT_PEI_ERROR (PeiServices, Status);\r
-\r
- switch (Dimm) {\r
- case 0:\r
- SlaveAddress.SmbusDeviceAddress = SMBUS_ADDR_CH_A_1 >> 1;\r
- break;\r
- case 1:\r
- SlaveAddress.SmbusDeviceAddress = SMBUS_ADDR_CH_A_2 >> 1;\r
- break;\r
- case 2:\r
- SlaveAddress.SmbusDeviceAddress = SMBUS_ADDR_CH_B_1 >> 1;\r
- break;\r
- case 3:\r
- SlaveAddress.SmbusDeviceAddress = SMBUS_ADDR_CH_B_2 >> 1;\r
- break;\r
- default:\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Index = Count % 4;\r
- if (Index != 0) {\r
- //\r
- // read the first serveral bytes to speed up following reading\r
- //\r
- for (Index1 = 0; Index1 < Index; Index1++) {\r
- Length = 1;\r
- Command = Offset + Index1;\r
- Status = Smbus->Execute (\r
- PeiServices,\r
- Smbus,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusReadByte,\r
- FALSE,\r
- &Length,\r
- &Buffer[Index1]\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Now collect all the remaining bytes on 4 bytes block\r
- //\r
- for (; Index < Count; Index += 2) {\r
- Command = Index + Offset;\r
- Length = 2;\r
- Status = Smbus->Execute (\r
- PeiServices,\r
- Smbus,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusReadWord,\r
- FALSE,\r
- &Length,\r
- &Buffer[Index]\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- Index += 2;\r
- Command = Index + Offset;\r
- Length = 2;\r
- Status = Smbus->Execute (\r
- PeiServices,\r
- Smbus,\r
- SlaveAddress,\r
- Command,\r
- EfiSmbusReadWord,\r
- FALSE,\r
- &Length,\r
- &Buffer[Index]\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function initializes the PEIM. It simply installs the DIMM PPI.\r
-\r
- @param FfsHeader Not used by this function\r
- @param PeiServices Pointer to PEI services table\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeimInitializeDimm (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *SmbusPpi\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = (**PeiServices).InstallPpi (\r
- PeiServices,\r
- &mPpiPlatformDimm\r
- );\r
- ASSERT_PEI_ERROR (PeiServices, Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- FlashMap.c\r
-\r
-Abstract:\r
-\r
- Build GUIDed HOBs for platform specific flash map.\r
-\r
---*/\r
-\r
-#include "Efi.h"\r
-#include "Pei.h"\r
-#include "PeiLib.h"\r
-#include "PeiLib.h"\r
-#include "EfiFlashMap.h"\r
-#include EFI_PROTOCOL_CONSUMER (FirmwareVolumeBlock)\r
-#include EFI_GUID_DEFINITION (FlashMapHob)\r
-#include EFI_GUID_DEFINITION (SystemNvDataGuid)\r
-#include EFI_GUID_DEFINITION (FirmwareFileSystem)\r
-\r
-EFI_GUID mFvBlockGuid = EFI_FIRMWARE_VOLUME_BLOCK_PROTOCOL_GUID;\r
-EFI_GUID mFfsGuid = EFI_FIRMWARE_FILE_SYSTEM_GUID;\r
-EFI_GUID mSystemDataGuid = EFI_SYSTEM_NV_DATA_HOB_GUID;\r
-\r
-static EFI_FLASH_AREA_DATA mFlashAreaData[] = {\r
- //\r
- // Variable area\r
- //\r
- { FixedPcdGet32 (PcdFlashNvStorageVariableBase),\r
- FixedPcdGet32 (PcdFlashNvStorageVariableSize),\r
- EFI_FLASH_AREA_SUBFV | EFI_FLASH_AREA_MEMMAPPED_FV,\r
- EFI_FLASH_AREA_EFI_VARIABLES },\r
-\r
- //\r
- // Boot block 2nd part\r
- //\r
- { FixedPcdGet32 (PcdFlashFvRecovery2Base),\r
- FixedPcdGet32 (PcdFlashFvRecovery2Size),\r
- EFI_FLASH_AREA_SUBFV | EFI_FLASH_AREA_MEMMAPPED_FV,\r
- EFI_FLASH_AREA_FTW_BACKUP },\r
-\r
- //\r
- // Recovery FV\r
- //\r
- { FixedPcdGet32 (PcdFlashFvRecoveryBase),\r
- FixedPcdGet32 (PcdFlashFvRecoverySize),\r
- EFI_FLASH_AREA_FV | EFI_FLASH_AREA_MEMMAPPED_FV,\r
- EFI_FLASH_AREA_RECOVERY_BIOS },\r
-\r
- //\r
- // Main FV\r
- //\r
- { FixedPcdGet32 (PcdFlashFvMainBase),\r
- FixedPcdGet32 (PcdFlashFvMainSize),\r
- EFI_FLASH_AREA_FV | EFI_FLASH_AREA_MEMMAPPED_FV,\r
- EFI_FLASH_AREA_MAIN_BIOS }\r
-\r
-};\r
-\r
-#define NUM_FLASH_AREA_DATA (ARRAY_SIZE (mFlashAreaData))\r
-\r
-/**\r
- Build GUID HOBs for platform specific flash map.\r
-\r
- @param FfsHeader Pointer this FFS file header.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS Guid HOBs for platform flash map is built.\r
- @retval Otherwise Failed to build the Guid HOB data.\r
-\r
-**/\r
-EFI_STATUS\r
-PeimInitializeFlashMap (\r
- IN EFI_FFS_FILE_HEADER *FfsHeader,\r
- IN EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- UINTN Index;\r
- EFI_FLASH_AREA_HOB_DATA FlashHobData;\r
-\r
- //\r
- // Build flash area entries as GUIDed HOBs.\r
- //\r
- for (Index = 0; Index < NUM_FLASH_AREA_DATA; Index++) {\r
- ZeroMem(&FlashHobData, sizeof (EFI_FLASH_AREA_HOB_DATA));\r
-\r
- FlashHobData.AreaType = mFlashAreaData[Index].AreaType;\r
- FlashHobData.NumberOfEntries = 1;\r
- FlashHobData.SubAreaData.Attributes = mFlashAreaData[Index].Attributes;\r
- FlashHobData.SubAreaData.Base = (EFI_PHYSICAL_ADDRESS) (UINTN) mFlashAreaData[Index].Base;\r
- FlashHobData.SubAreaData.Length = (EFI_PHYSICAL_ADDRESS) (UINTN) mFlashAreaData[Index].Length;\r
-\r
- switch (FlashHobData.AreaType) {\r
- case EFI_FLASH_AREA_RECOVERY_BIOS:\r
- case EFI_FLASH_AREA_MAIN_BIOS:\r
- CopyMem (\r
- &FlashHobData.AreaTypeGuid,\r
- &mFfsGuid,\r
- sizeof (EFI_GUID)\r
- );\r
- CopyMem (\r
- &FlashHobData.SubAreaData.FileSystem,\r
- &mFvBlockGuid,\r
- sizeof (EFI_GUID)\r
- );\r
- break;\r
-\r
- case EFI_FLASH_AREA_GUID_DEFINED:\r
- CopyMem (\r
- &FlashHobData.AreaTypeGuid,\r
- &mSystemDataGuid,\r
- sizeof (EFI_GUID)\r
- );\r
- CopyMem (\r
- &FlashHobData.SubAreaData.FileSystem,\r
- &mFvBlockGuid,\r
- sizeof (EFI_GUID)\r
- );\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
-\r
- PeiBuildHobGuidData(PeiServices,\r
- &gEfiFlashMapHobGuid,\r
- &FlashHobData,\r
- sizeof (EFI_FLASH_AREA_HOB_DATA)\r
- );\r
- }\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- LegacySpeaker.c\r
-\r
-Abstract:\r
-\r
- This file implements PEIM for Legacy Speaker. This file is valid for platforms both\r
- on IA32 and Itanium Product Family\r
-\r
---*/\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-EFI_STATUS\r
-OutputBeep (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINTN NumberOfBeep,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimerInterval\r
- );\r
-\r
-/**\r
- This function will enable the speaker to generate beep\r
-\r
- @param PeiServices PeiServices to locate PPI\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-TurnOnSpeaker (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- UINT8 Data;\r
- Data = IoRead8 (EFI_SPEAKER_CONTROL_PORT);\r
- Data |= 0x03;\r
- IoWrite8(EFI_SPEAKER_CONTROL_PORT, Data);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function will stop beep from speaker.\r
-\r
- @param PeiServices PeiServices to locate PPI\r
-\r
- @retval Status\r
-\r
-**/\r
-EFI_STATUS\r
-TurnOffSpeaker (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- Data = IoRead8 (EFI_SPEAKER_CONTROL_PORT);\r
- Data &= 0xFC;\r
- IoWrite8(EFI_SPEAKER_CONTROL_PORT, Data);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-OutputBeep (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINTN NumberOfBeep,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimeInterval\r
- )\r
-{\r
- UINTN Num;\r
- EFI_PEI_STALL_PPI* StallPpi;\r
-\r
- (**PeiServices).LocatePpi (PeiServices, &gEfiPeiStallPpiGuid, 0, NULL, (void **)&StallPpi);\r
-\r
- for (Num=0; Num < NumberOfBeep; Num++) {\r
- TurnOnSpeaker (PeiServices);\r
- StallPpi->Stall(PeiServices, StallPpi, BeepDuration);\r
- TurnOffSpeaker(PeiServices);\r
- StallPpi->Stall(PeiServices, StallPpi, TimeInterval);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function will program the speaker tone frequency. The value should be with 64k\r
- boundary since it takes only 16 bit value which gets programmed in two step IO opearattion\r
-\r
- Frequency - A value which should be 16 bit only.\r
-\r
- EFI_SUCESS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-ProgramToneFrequency (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINT16 Frequency\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- Data = 0xB6;\r
- IoWrite8(EFI_TIMER_CONTROL_PORT, Data);\r
-\r
- Data = (UINT8)(Frequency & 0x00FF);\r
- IoWrite8(EFI_TIMER_2_PORT, Data);\r
- Data = (UINT8)((Frequency & 0xFF00) >> 8);\r
- IoWrite8(EFI_TIMER_2_PORT, Data);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This function will generate the beep for specified duration.\r
-\r
- @param PeiServices PeiServices to locate various PPIs\r
- @param NumberOfBeeps Number of beeps which user want to produce\r
- @param BeepDuration Duration for speaker gate need to be enabled\r
- @param TimeInterval Interval between each beep\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GenerateBeepTone (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINTN NumberOfBeeps,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimeInterval\r
- )\r
-{\r
-\r
- if ((NumberOfBeeps == 1) && (BeepDuration == 0) && (TimeInterval == 0)) {\r
- TurnOnSpeaker (PeiServices);\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if ((NumberOfBeeps == 0) && (BeepDuration == 0) && (TimeInterval == 0)) {\r
- TurnOffSpeaker (PeiServices);\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (BeepDuration == 0) {\r
- BeepDuration = EFI_DEFAULT_SHORT_BEEP_DURATION;\r
- }\r
-\r
- if (TimeInterval == 0) {\r
- TimeInterval = EFI_DEFAULT_BEEP_TIME_INTERVAL;\r
- }\r
-\r
- OutputBeep (PeiServices, NumberOfBeeps, BeepDuration, TimeInterval);\r
- return EFI_SUCCESS;\r
-\r
-\r
-}\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- LegacySpeaker.h\r
-\r
-Abstract:\r
-\r
- Speaker enabling related data\r
-\r
---*/\r
-\r
-#ifndef _PEI_LEGACY_SPEAKER_H\r
-#define _PEI_LEGACY_SPEAKER_H\r
-\r
-\r
-//\r
-// Speaker Related Port Information\r
-//\r
-#define EFI_TIMER_COUNTER_PORT 0x40\r
-#define EFI_TIMER_CONTROL_PORT 0x43\r
-#define EFI_TIMER_2_PORT 0x42\r
-#define EFI_SPEAKER_CONTROL_PORT 0x61\r
-\r
-#define EFI_SPEAKER_OFF_MASK 0xFC\r
-\r
-#define EFI_DEFAULT_BEEP_FREQUENCY 0x500\r
-\r
-//\r
-// Default Intervals/Beep Duration\r
-//\r
-#define EFI_DEFAULT_LONG_BEEP_DURATION 0x70000\r
-#define EFI_DEFAULT_SHORT_BEEP_DURATION 0x50000\r
-#define EFI_DEFAULT_BEEP_TIME_INTERVAL 0x20000\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-ProgramToneFrequency (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINT16 Frequency\r
- );\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GenerateBeepTone (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINTN NumberOfBeeps,\r
- IN UINTN BeepDuration,\r
- IN UINTN TimeInterval\r
- );\r
-\r
-EFI_STATUS\r
-TurnOnSpeaker (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-TurnOffSpeaker (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- MchInit.c\r
-\r
-Abstract:\r
-\r
-\r
---*/\r
-\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-#define PSE_PAGE_SIZE 0x400000 // 4MB\r
-\r
-extern BOOLEAN ImageInMemory;\r
-\r
-\r
-VOID\r
-EfiCommonLibEnablePsePaging (\r
- IN UINT32 PDBR\r
- );\r
-\r
-VOID\r
-EfiCommonLibDisablePsePaging (\r
- );\r
-\r
-/**\r
-\r
- Initialize the MCH Thermal Sensor\r
-\r
-**/\r
-VOID\r
-InitMchThermalSensor()\r
-{\r
-}\r
-\r
-/**\r
-\r
- Programs and enables the CRID for MCH and ICH\r
-\r
-**/\r
-VOID\r
-ProgramMchCRID(\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-}\r
-\r
-/**\r
-\r
- Initialize the GPIO IO selection, GPIO USE selection, and GPIO signal inversion registers\r
-\r
-**/\r
-VOID\r
-MchInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-\r
- return;\r
-}\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- MemoryCallback.c\r
-\r
-Abstract:\r
-\r
- EFI 2.0 PEIM to provide the platform support functionality on the Bridgeport.\r
-\r
---*/\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-\r
-VOID\r
-UpdateDefaultSetupValue (\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfo\r
- )\r
-{\r
-return;\r
-}\r
-\r
-/**\r
- PEI termination callback.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param NotifyDescriptor Not uesed.\r
- @param Ppi Not uesed.\r
-\r
- @retval EFI_SUCCESS If the interface could be successfully\r
- installed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI \r
-EndOfPeiPpiNotifyCallback (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT64 LowUncableBase;\r
- EFI_PLATFORM_INFO_HOB *PlatformInfo;\r
- UINT32 HecBaseHigh;\r
- EFI_BOOT_MODE BootMode;\r
- EFI_PEI_HOB_POINTERS Hob;\r
-\r
- Status = (*PeiServices)->GetBootMode(\r
- PeiServices,\r
- &BootMode\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Set the some PCI and chipset range as UC\r
- // And align to 1M at leaset\r
- //\r
- Hob.Raw = GetFirstGuidHob (&gEfiPlatformInfoGuid);\r
- ASSERT (Hob.Raw != NULL);\r
- PlatformInfo = GET_GUID_HOB_DATA(Hob.Raw);\r
-\r
- UpdateDefaultSetupValue (PlatformInfo);\r
-\r
- DEBUG ((EFI_D_ERROR, "Memory TOLM: %X\n", PlatformInfo->MemData.MemTolm));\r
- DEBUG ((EFI_D_ERROR, "PCIE OSBASE: %lX\n", PlatformInfo->PciData.PciExpressBase));\r
- DEBUG (\r
- (EFI_D_ERROR,\r
- "PCIE BASE: %lX Size : %X\n",\r
- PlatformInfo->PciData.PciExpressBase,\r
- PlatformInfo->PciData.PciExpressSize)\r
- );\r
- DEBUG (\r
- (EFI_D_ERROR,\r
- "PCI32 BASE: %X Limit: %X\n",\r
- PlatformInfo->PciData.PciResourceMem32Base,\r
- PlatformInfo->PciData.PciResourceMem32Limit)\r
- );\r
- DEBUG (\r
- (EFI_D_ERROR,\r
- "PCI64 BASE: %lX Limit: %lX\n",\r
- PlatformInfo->PciData.PciResourceMem64Base,\r
- PlatformInfo->PciData.PciResourceMem64Limit)\r
- );\r
- DEBUG ((EFI_D_ERROR, "UC START: %lX End : %lX\n", PlatformInfo->MemData.MemMir0, PlatformInfo->MemData.MemMir1));\r
-\r
- LowUncableBase = PlatformInfo->MemData.MemMaxTolm;\r
- LowUncableBase &= (0x0FFF00000);\r
-\r
- if (BootMode != BOOT_ON_S3_RESUME) {\r
- //\r
- // In BIOS, HECBASE will be always below 4GB\r
- //\r
- HecBaseHigh = (UINT32) RShiftU64 (PlatformInfo->PciData.PciExpressBase, 28);\r
- ASSERT (HecBaseHigh < 16);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Install Firmware Volume Hob's once there is main memory\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param NotifyDescriptor Notify that this module published.\r
- @param Ppi PPI that was installed.\r
-\r
- @retval EFI_SUCCESS The function completed successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MemoryDiscoveredPpiNotifyCallback (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE BootMode;\r
- EFI_CPUID_REGISTER FeatureInfo;\r
- UINT8 CpuAddressWidth;\r
- UINT16 Pm1Cnt;\r
- EFI_PEI_HOB_POINTERS Hob;\r
- EFI_PLATFORM_INFO_HOB *PlatformInfo;\r
- UINT32 RootComplexBar;\r
- UINT32 PmcBase;\r
- UINT32 IoBase;\r
- UINT32 IlbBase;\r
- UINT32 SpiBase;\r
- UINT32 MphyBase;\r
-\r
- //\r
- // Get Platform Info HOB\r
- //\r
- Hob.Raw = GetFirstGuidHob (&gEfiPlatformInfoGuid);\r
- ASSERT (Hob.Raw != NULL);\r
- PlatformInfo = GET_GUID_HOB_DATA(Hob.Raw);\r
-\r
- Status = (*PeiServices)->GetBootMode (PeiServices, &BootMode);\r
-\r
- //\r
- // Check if user wants to turn off in PEI phase\r
- //\r
- if ((BootMode != BOOT_ON_S3_RESUME) && (BootMode != BOOT_ON_FLASH_UPDATE)) {\r
- CheckPowerOffNow();\r
- } else {\r
- Pm1Cnt = IoRead16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_CNT);\r
- Pm1Cnt &= ~B_PCH_ACPI_PM1_CNT_SLP_TYP;\r
- IoWrite16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_CNT, Pm1Cnt);\r
- }\r
-\r
- #ifndef MINNOW2_FSP_BUILD\r
- //\r
- // Set PEI cache mode here\r
- //\r
- SetPeiCacheMode (PeiServices);\r
- #endif\r
-\r
- //\r
- // Pulish memory tyoe info\r
- //\r
- PublishMemoryTypeInfo ();\r
-\r
- //\r
- // Work done if on a S3 resume\r
- //\r
- if (BootMode == BOOT_ON_S3_RESUME) {\r
- //\r
- //Program the side band packet register to send a sideband message to Punit\r
- //To indicate that DRAM has been initialized and PUNIT FW base address in memory.\r
- //\r
- return EFI_SUCCESS;\r
- }\r
-\r
- RootComplexBar = MmPci32( 0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, R_PCH_LPC_RCBA ) & B_PCH_LPC_RCBA_BAR;\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_MAPPED_IO,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- RootComplexBar,\r
- 0x1000\r
- );\r
- DEBUG ((EFI_D_INFO, "RootComplexBar : 0x%x\n", RootComplexBar));\r
-\r
- PmcBase = MmPci32( 0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, R_PCH_LPC_PMC_BASE ) & B_PCH_LPC_PMC_BASE_BAR;\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_MAPPED_IO,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- PmcBase,\r
- 0x1000\r
- );\r
- DEBUG ((EFI_D_INFO, "PmcBase : 0x%x\n", PmcBase));\r
-\r
- IoBase = MmPci32( 0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, R_PCH_LPC_IO_BASE ) & B_PCH_LPC_IO_BASE_BAR;\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_MAPPED_IO,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- IoBase,\r
- 0x4000\r
- );\r
- DEBUG ((EFI_D_INFO, "IoBase : 0x%x\n", IoBase));\r
-\r
- IlbBase = MmPci32( 0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, R_PCH_LPC_ILB_BASE ) & B_PCH_LPC_ILB_BASE_BAR;\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_MAPPED_IO,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- IlbBase,\r
- 0x1000\r
- );\r
- DEBUG ((EFI_D_INFO, "IlbBase : 0x%x\n", IlbBase));\r
-\r
- SpiBase = MmPci32( 0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, R_PCH_LPC_SPI_BASE ) & B_PCH_LPC_SPI_BASE_BAR;\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_MAPPED_IO,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- SpiBase,\r
- 0x1000\r
- );\r
- DEBUG ((EFI_D_INFO, "SpiBase : 0x%x\n", SpiBase));\r
-\r
- MphyBase = MmPci32( 0, DEFAULT_PCI_BUS_NUMBER_PCH, PCI_DEVICE_NUMBER_PCH_LPC, 0, R_PCH_LPC_MPHY_BASE ) & B_PCH_LPC_MPHY_BASE_BAR;\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_MAPPED_IO,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- MphyBase,\r
- 0x100000\r
- );\r
- DEBUG ((EFI_D_INFO, "MphyBase : 0x%x\n", MphyBase));\r
-\r
- //\r
- // Local APIC\r
- //\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_MAPPED_IO,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- LOCAL_APIC_ADDRESS,\r
- 0x1000\r
- );\r
- DEBUG ((EFI_D_INFO, "LOCAL_APIC_ADDRESS : 0x%x\n", LOCAL_APIC_ADDRESS));\r
-\r
- //\r
- // IO APIC\r
- //\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_MAPPED_IO,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- IO_APIC_ADDRESS,\r
- 0x1000\r
- );\r
- DEBUG ((EFI_D_INFO, "IO_APIC_ADDRESS : 0x%x\n", IO_APIC_ADDRESS));\r
-\r
- //\r
- // Adding the PCIE Express area to the E820 memory table as type 2 memory.\r
- //\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_MEMORY_MAPPED_IO,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- PlatformInfo->PciData.PciExpressBase,\r
- PlatformInfo->PciData.PciExpressSize\r
- );\r
- DEBUG ((EFI_D_INFO, "PciExpressBase : 0x%x\n", PlatformInfo->PciData.PciExpressBase));\r
-\r
- //\r
- // Adding the Flashpart to the E820 memory table as type 2 memory.\r
- //\r
- BuildResourceDescriptorHob (\r
- EFI_RESOURCE_FIRMWARE_DEVICE,\r
- (EFI_RESOURCE_ATTRIBUTE_PRESENT | EFI_RESOURCE_ATTRIBUTE_INITIALIZED | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE),\r
- FixedPcdGet32 (PcdFlashAreaBaseAddress),\r
- FixedPcdGet32 (PcdFlashAreaSize)\r
- );\r
- DEBUG ((EFI_D_INFO, "FLASH_BASE_ADDRESS : 0x%x\n", FixedPcdGet32 (PcdFlashAreaBaseAddress)));\r
-\r
- //\r
- // Create a CPU hand-off information\r
- //\r
- CpuAddressWidth = 32;\r
- AsmCpuid (EFI_CPUID_EXTENDED_FUNCTION, &FeatureInfo.RegEax, &FeatureInfo.RegEbx, &FeatureInfo.RegEcx, &FeatureInfo.RegEdx);\r
- if (FeatureInfo.RegEax >= EFI_CPUID_VIRT_PHYS_ADDRESS_SIZE) {\r
- AsmCpuid (EFI_CPUID_VIRT_PHYS_ADDRESS_SIZE, &FeatureInfo.RegEax, &FeatureInfo.RegEbx, &FeatureInfo.RegEcx, &FeatureInfo.RegEdx);\r
- CpuAddressWidth = (UINT8) (FeatureInfo.RegEax & 0xFF);\r
- }\r
-\r
- BuildCpuHob(CpuAddressWidth, 16);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-\r
-}\r
-\r
-\r
-EFI_STATUS\r
-ValidateFvHeader (\r
- IN EFI_FIRMWARE_VOLUME_HEADER *FwVolHeader\r
- )\r
-{\r
- UINT16 *Ptr;\r
- UINT16 HeaderLength;\r
- UINT16 Checksum;\r
-\r
- //\r
- // Verify the header revision, header signature, length\r
- // Length of FvBlock cannot be 2**64-1\r
- // HeaderLength cannot be an odd number\r
- //\r
- if ((FwVolHeader->Revision != EFI_FVH_REVISION) ||\r
- (FwVolHeader->Signature != EFI_FVH_SIGNATURE) ||\r
- (FwVolHeader->FvLength == ((UINT64) -1)) ||\r
- ((FwVolHeader->HeaderLength & 0x01) != 0)\r
- ) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- //\r
- // Verify the header checksum\r
- //\r
- HeaderLength = (UINT16) (FwVolHeader->HeaderLength / 2);\r
- Ptr = (UINT16 *) FwVolHeader;\r
- Checksum = 0;\r
- while (HeaderLength > 0) {\r
- Checksum = *Ptr++;\r
- HeaderLength--;\r
- }\r
-\r
- if (Checksum != 0) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- MemoryPeim.c\r
-\r
-Abstract:\r
-\r
- Tiano PEIM to provide the platform support functionality.\r
- This file implements the Platform Memory Range PPI\r
-\r
---*/\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-//\r
-// Need min. of 48MB PEI phase\r
-//\r
-#define PEI_MIN_MEMORY_SIZE (6 * 0x800000)\r
-#define PEI_RECOVERY_MIN_MEMORY_SIZE (6 * 0x800000)\r
-\r
-//\r
-// This is the memory needed for PEI to start up DXE.\r
-//\r
-// Over-estimating this size will lead to higher fragmentation\r
-// of main memory. Under-estimation of this will cause catastrophic\r
-// failure of PEI to load DXE. Generally, the failure may only be\r
-// realized during capsule updates.\r
-//\r
-#define PRERESERVED_PEI_MEMORY ( \\r
- EFI_SIZE_TO_PAGES (3 * 0x800000) /* PEI Core memory based stack */ \\r
- )\r
-\r
-EFI_MEMORY_TYPE_INFORMATION mDefaultMemoryTypeInformation[] = {\r
- { EfiACPIReclaimMemory, 0x40 }, // 0x40 pages = 256k for ASL\r
- { EfiACPIMemoryNVS, 0x100 }, // 0x100 pages = 1 MB for S3, SMM, HII, etc\r
- { EfiReservedMemoryType, 0x600 }, // 48k for BIOS Reserved\r
- { EfiMemoryMappedIO, 0 },\r
- { EfiMemoryMappedIOPortSpace, 0 },\r
- { EfiPalCode, 0 },\r
- { EfiRuntimeServicesCode, 0x200 },\r
- { EfiRuntimeServicesData, 0x100 },\r
- { EfiLoaderCode, 0x100 },\r
- { EfiLoaderData, 0x100 },\r
- { EfiBootServicesCode, 0x800 },\r
- { EfiBootServicesData, 0x2500},\r
- { EfiConventionalMemory, 0 },\r
- { EfiUnusableMemory, 0 },\r
- { EfiMaxMemoryType, 0 }\r
-};\r
-\r
-STATIC\r
-EFI_STATUS\r
-GetMemorySize (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT UINT64 *LowMemoryLength,\r
- OUT UINT64 *HighMemoryLength\r
- );\r
-\r
-\r
-/**\r
- Initializes the valid address mask for MTRRs.\r
-\r
- This function initializes the valid bits mask and valid address mask for MTRRs.\r
-\r
-**/\r
-UINT64\r
-InitializeAddressMtrrMask (\r
- VOID\r
- )\r
-{\r
- UINT32 RegEax;\r
- UINT8 PhysicalAddressBits; \r
- UINT64 ValidMtrrBitsMask;\r
-\r
- AsmCpuid (0x80000000, &RegEax, NULL, NULL, NULL);\r
-\r
- if (RegEax >= 0x80000008) {\r
- AsmCpuid (0x80000008, &RegEax, NULL, NULL, NULL);\r
-\r
- PhysicalAddressBits = (UINT8) RegEax;\r
- } else {\r
- PhysicalAddressBits = 36;\r
- }\r
-\r
- ValidMtrrBitsMask = LShiftU64 (1, PhysicalAddressBits) - 1;\r
- return (ValidMtrrBitsMask & 0xfffffffffffff000ULL);\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SetPeiCacheMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
- PEI_CACHE_PPI *CachePpi;\r
-\r
- EFI_BOOT_MODE BootMode;\r
- UINT64 MemoryLength;\r
- UINT64 MemOverflow;\r
- UINT64 MemoryLengthUc;\r
- UINT64 MaxMemoryLength;\r
- UINT64 LowMemoryLength;\r
- UINT64 HighMemoryLength;\r
- UINT8 Index;\r
- MTRR_SETTINGS MtrrSetting;\r
- UINT64 ValidMtrrAddressMask;\r
-\r
- //\r
- // Load Cache PPI\r
- //\r
- Status = (**PeiServices).LocatePpi (\r
- PeiServices,\r
- &gPeiCachePpiGuid, // GUID\r
- 0, // Instance\r
- NULL, // EFI_PEI_PPI_DESCRIPTOR\r
- (void **)&CachePpi // PPI\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- //\r
- // Clear the CAR Settings (Default Cache Type => UC)\r
- //\r
- DEBUG ((EFI_D_INFO, "Reset cache attribute and disable CAR. \n"));\r
- CachePpi->ResetCache(\r
- (EFI_PEI_SERVICES**)PeiServices,\r
- CachePpi\r
- );\r
- }\r
-\r
-\r
- //\r
- // Variable initialization\r
- //\r
- LowMemoryLength = 0;\r
- HighMemoryLength = 0;\r
- MemoryLengthUc = 0;\r
-\r
- Status = (*PeiServices)->GetBootMode (\r
- PeiServices,\r
- &BootMode\r
- );\r
-\r
- ValidMtrrAddressMask = InitializeAddressMtrrMask ();\r
-\r
- //\r
- // Determine memory usage\r
- //\r
- GetMemorySize (\r
- PeiServices,\r
- &LowMemoryLength,\r
- &HighMemoryLength\r
- );\r
-\r
- LowMemoryLength = (EFI_PHYSICAL_ADDRESS)MmPci32( 0, 0, 2, 0, 0x70);\r
- LowMemoryLength &= 0xFFF00000ULL;\r
-\r
- MaxMemoryLength = LowMemoryLength;\r
-\r
- //\r
- // Round up to nearest 256MB with high memory and 64MB w/o high memory\r
- //\r
- if (HighMemoryLength != 0 ) {\r
- MemOverflow = (LowMemoryLength & 0x0fffffff);\r
- if (MemOverflow != 0) {\r
- MaxMemoryLength = LowMemoryLength + (0x10000000 - MemOverflow);\r
- }\r
- } else {\r
- MemOverflow = (LowMemoryLength & 0x03ffffff);\r
- if (MemOverflow != 0) {\r
- MaxMemoryLength = LowMemoryLength + (0x4000000 - MemOverflow);\r
- }\r
- }\r
-\r
- ZeroMem (&MtrrSetting, sizeof(MTRR_SETTINGS));\r
- for (Index = 0; Index < 2; Index++) {\r
- MtrrSetting.Fixed.Mtrr[Index]=0x0606060606060606;\r
- }\r
- for (Index = 2; Index < 11; Index++) {\r
- MtrrSetting.Fixed.Mtrr[Index]=0x0505050505050505;\r
- }\r
-\r
- //\r
- // Cache the flash area to improve the boot performance in PEI phase\r
- //\r
- Index = 0;\r
- ((MSR_IA32_MTRR_PHYSBASE_REGISTER *) &MtrrSetting.Variables.Mtrr[0].Base)->Uint64 = FixedPcdGet32 (PcdFlashAreaBaseAddress);\r
- ((MSR_IA32_MTRR_PHYSBASE_REGISTER *) &MtrrSetting.Variables.Mtrr[0].Base)->Bits.Type = CacheWriteProtected;\r
- ((MSR_IA32_MTRR_PHYSMASK_REGISTER *) &MtrrSetting.Variables.Mtrr[0].Mask)->Uint64 = (~((UINT64)(FixedPcdGet32 (PcdFlashAreaSize) - 1))) & ValidMtrrAddressMask;\r
- ((MSR_IA32_MTRR_PHYSMASK_REGISTER *) &MtrrSetting.Variables.Mtrr[0].Mask)->Bits.V = 1;\r
-\r
- Index ++;\r
-\r
- MemOverflow =0;\r
- while (MaxMemoryLength > MemOverflow){\r
- MemoryLength = MaxMemoryLength - MemOverflow;\r
- MemoryLength = GetPowerOfTwo64 (MemoryLength);\r
-\r
- ((MSR_IA32_MTRR_PHYSBASE_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Base)->Uint64 = MemOverflow & ValidMtrrAddressMask;\r
- ((MSR_IA32_MTRR_PHYSBASE_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Base)->Bits.Type = CacheWriteBack;\r
- ((MSR_IA32_MTRR_PHYSMASK_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Mask)->Uint64 = (~(MemoryLength - 1)) & ValidMtrrAddressMask;\r
- ((MSR_IA32_MTRR_PHYSMASK_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Mask)->Bits.V = 1;\r
-\r
- MemOverflow += MemoryLength;\r
- Index++;\r
- }\r
-\r
- MemoryLength = LowMemoryLength;\r
-\r
- while (MaxMemoryLength != MemoryLength) {\r
- MemoryLengthUc = GetPowerOfTwo64 (MaxMemoryLength - MemoryLength);\r
-\r
- ((MSR_IA32_MTRR_PHYSBASE_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Base)->Uint64 = (MaxMemoryLength - MemoryLengthUc) & ValidMtrrAddressMask;\r
- ((MSR_IA32_MTRR_PHYSBASE_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Base)->Bits.Type = CacheUncacheable;\r
- ((MSR_IA32_MTRR_PHYSMASK_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Mask)->Uint64 = (~(MemoryLengthUc - 1)) & ValidMtrrAddressMask;\r
- ((MSR_IA32_MTRR_PHYSMASK_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Mask)->Bits.V = 1;\r
-\r
- MaxMemoryLength -= MemoryLengthUc;\r
- Index++;\r
- }\r
-\r
- MemOverflow =0x100000000;\r
- while (HighMemoryLength > 0) {\r
-\r
- MemoryLength = HighMemoryLength;\r
- MemoryLength = GetPowerOfTwo64 (MemoryLength);\r
- if (MemoryLength > MemOverflow){\r
- MemoryLength = MemOverflow;\r
- }\r
-\r
- ((MSR_IA32_MTRR_PHYSBASE_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Base)->Uint64 = MemOverflow & ValidMtrrAddressMask;\r
- ((MSR_IA32_MTRR_PHYSBASE_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Base)->Bits.Type = CacheWriteBack;\r
- ((MSR_IA32_MTRR_PHYSMASK_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Mask)->Uint64 = (~(MemoryLength - 1)) & ValidMtrrAddressMask;\r
- ((MSR_IA32_MTRR_PHYSMASK_REGISTER *) &MtrrSetting.Variables.Mtrr[Index].Mask)->Bits.V = 1;\r
-\r
- MemOverflow += MemoryLength;\r
- HighMemoryLength -= MemoryLength;\r
- Index++;\r
- }\r
-\r
-\r
- for (Index = 0; Index < MTRR_NUMBER_OF_VARIABLE_MTRR; Index++) {\r
- if (MtrrSetting.Variables.Mtrr[Index].Base == 0){\r
- break;\r
- }\r
- DEBUG ((EFI_D_INFO, "Base=%lx, Mask=%lx\n",MtrrSetting.Variables.Mtrr[Index].Base ,MtrrSetting.Variables.Mtrr[Index].Mask));\r
- }\r
-\r
- //\r
- // set FE/E bits for IA32_MTRR_DEF_TYPE\r
- //\r
- MtrrSetting.MtrrDefType |= 3 <<10;\r
-\r
- MtrrSetAllMtrrs(&MtrrSetting);\r
- //\r
- // Dump MTRR Setting\r
- //\r
- MtrrDebugPrintAllMtrrs ();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SetDxeCacheMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- //\r
- // This is not needed for now.\r
- //\r
- return EFI_SUCCESS;\r
-}\r
-\r
-STATIC\r
-EFI_STATUS\r
-GetMemorySize (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT UINT64 *LowMemoryLength,\r
- OUT UINT64 *HighMemoryLength\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_HOB_POINTERS Hob;\r
-\r
- *HighMemoryLength = 0;\r
- *LowMemoryLength = 0x100000;\r
-\r
- //\r
- // Get the HOB list for processing\r
- //\r
- Status = (*PeiServices)->GetHobList (PeiServices, (void **)&Hob.Raw);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Collect memory ranges\r
- //\r
- while (!END_OF_HOB_LIST (Hob)) {\r
- if (Hob.Header->HobType == EFI_HOB_TYPE_RESOURCE_DESCRIPTOR) {\r
- if (Hob.ResourceDescriptor->ResourceType == EFI_RESOURCE_SYSTEM_MEMORY) {\r
- //\r
- // Need memory above 1MB to be collected here\r
- //\r
- if (Hob.ResourceDescriptor->PhysicalStart >= 0x100000 &&\r
- Hob.ResourceDescriptor->PhysicalStart < (EFI_PHYSICAL_ADDRESS) 0x100000000) {\r
- *LowMemoryLength += (UINT64) (Hob.ResourceDescriptor->ResourceLength);\r
- } else if (Hob.ResourceDescriptor->PhysicalStart >= (EFI_PHYSICAL_ADDRESS) 0x100000000) {\r
- *HighMemoryLength += (UINT64) (Hob.ResourceDescriptor->ResourceLength);\r
- }\r
- }\r
- }\r
- Hob.Raw = GET_NEXT_HOB (Hob);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Publish Memory Type Information.\r
-\r
- @param NULL\r
-\r
- @retval EFI_SUCCESS Success.\r
- @retval Others Errors have occurred.\r
-**/\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PublishMemoryTypeInfo (\r
- void\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *Variable;\r
- UINTN DataSize;\r
- EFI_MEMORY_TYPE_INFORMATION MemoryData[EfiMaxMemoryType + 1];\r
-\r
- Status = PeiServicesLocatePpi (\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&Variable\r
- );\r
- if (EFI_ERROR(Status)) {\r
- DEBUG((EFI_D_ERROR, "WARNING: Locating Pei variable failed 0x%x \n", Status));\r
- DEBUG((EFI_D_ERROR, "Build Hob from default\n"));\r
- //\r
- // Build the default GUID'd HOB for DXE\r
- //\r
- BuildGuidDataHob (\r
- &gEfiMemoryTypeInformationGuid,\r
- mDefaultMemoryTypeInformation,\r
- sizeof (mDefaultMemoryTypeInformation)\r
- );\r
-\r
- return Status;\r
- }\r
-\r
-\r
- DataSize = sizeof (MemoryData);\r
-\r
- //\r
- // This variable is saved in BDS stage. Now read it back\r
- //\r
- Status = Variable->GetVariable (\r
- Variable,\r
- EFI_MEMORY_TYPE_INFORMATION_VARIABLE_NAME,\r
- &gEfiMemoryTypeInformationGuid,\r
- NULL,\r
- &DataSize,\r
- &MemoryData\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- //build default\r
- //\r
- DEBUG((EFI_D_ERROR, "Build Hob from default\n"));\r
- BuildGuidDataHob (\r
- &gEfiMemoryTypeInformationGuid,\r
- mDefaultMemoryTypeInformation,\r
- sizeof (mDefaultMemoryTypeInformation)\r
- );\r
-\r
- } else {\r
- //\r
- // Build the GUID'd HOB for DXE from variable\r
- //\r
- DEBUG((EFI_D_ERROR, "Build Hob from variable \n"));\r
- BuildGuidDataHob (\r
- &gEfiMemoryTypeInformationGuid,\r
- MemoryData,\r
- DataSize\r
- );\r
- }\r
-\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- PchInitPeim.c\r
-\r
-Abstract:\r
-\r
- Do Early PCH platform initialization.\r
-\r
-\r
---*/\r
-\r
-#include "PlatformEarlyInit.h"\r
-#include "Ppi/PchPlatformPolicy.h"\r
-#include "PchRegs.h"\r
-#include <Ppi/PchUsbPolicy.h>\r
-#include "Ppi/PchInit.h"\r
-#include <Library/PcdLib.h>\r
-\r
-EFI_GUID gPchPlatformPolicyPpiGuid = PCH_PLATFORM_POLICY_PPI_GUID;\r
-\r
-#define MC_PMSTS_OFFSET 0xC\r
-\r
-#define DEFAULT_BUS_INFO 0x2020\r
-\r
-\r
-#define PCI_LPC_BASE (0x8000F800)\r
-#define PCI_LPC_REG(x) (PCI_LPC_BASE + (x))\r
-#define PCIEX_BASE_ADDRESS 0xE0000000\r
-#define PciD31F0RegBase PCIEX_BASE_ADDRESS + (UINT32) (31 << 15)\r
-\r
-VOID\r
-PchPolicySetupInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-VOID\r
-PchInitInterrupt (\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-EFI_STATUS\r
-InstallPeiPchUsbPolicy (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-#ifndef __GNUC__\r
-#pragma warning (push)\r
-#pragma warning (disable : 4245)\r
-#pragma warning (pop)\r
-#endif\r
-\r
-UINT8\r
-ReadCmosBank1Byte (\r
- IN UINT8 Address\r
- )\r
-{\r
- UINT8 Data;\r
-\r
- IoWrite8(R_PCH_RTC_EXT_INDEX, Address);\r
- Data = IoRead8 (R_PCH_RTC_EXT_TARGET);\r
- return Data;\r
-}\r
-\r
-VOID\r
-WriteCmosBank1Byte (\r
- IN UINT8 Address,\r
- IN UINT8 Data\r
- )\r
-{\r
- IoWrite8(R_PCH_RTC_EXT_INDEX, Address);\r
- IoWrite8(R_PCH_RTC_EXT_TARGET, Data);\r
-}\r
-\r
-/**\r
- Turn off system if needed.\r
-\r
- @param PeiServices Pointer to PEI Services\r
- @param CpuIo Pointer to CPU I/O Protocol\r
-\r
- @retval None.\r
-\r
-**/\r
-VOID\r
-CheckPowerOffNow (\r
- VOID\r
- )\r
-{\r
- UINT16 Pm1Sts;\r
-\r
- //\r
- // Read and check the ACPI registers\r
- //\r
- Pm1Sts = IoRead16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_STS);\r
- if ((Pm1Sts & B_PCH_ACPI_PM1_STS_PWRBTN) == B_PCH_ACPI_PM1_STS_PWRBTN) {\r
- IoWrite16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_STS, B_PCH_ACPI_PM1_STS_PWRBTN);\r
- IoWrite16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_CNT, V_PCH_ACPI_PM1_CNT_S5);\r
- IoWrite16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_CNT, V_PCH_ACPI_PM1_CNT_S5 + B_PCH_ACPI_PM1_CNT_SLP_EN);\r
-\r
- //\r
- // Should not return\r
- //\r
- CpuDeadLoop();\r
- }\r
-}\r
-\r
-VOID\r
-ClearPowerState (\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- UINT8 Data8;\r
- UINT16 Data16;\r
- UINT32 Data32;\r
-\r
- //\r
- // Check for PowerState option for AC power loss and program the chipset\r
- //\r
-\r
- //\r
- // Clear PWROK (Set to Clear)\r
- //\r
- MmioOr32 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1, B_PCH_PMC_GEN_PMCON_PWROK_FLR);\r
-\r
- //\r
- // Clear Power Failure Bit (Set to Clear)\r
- //\r
- // TODO: Check if it is OK to clear here\r
- //\r
-\r
- MmioOr32 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1, B_PCH_PMC_GEN_PMCON_SUS_PWR_FLR);\r
-\r
- //\r
- // Clear the GPE and PM enable\r
- //\r
- IoWrite16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_EN, (UINT16) 0x00);\r
- IoWrite32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_GPE0a_EN, (UINT32) 0x00);\r
-\r
- //\r
- // Halt the TCO timer\r
- //\r
- Data16 = IoRead16 (ACPI_BASE_ADDRESS + R_PCH_TCO_CNT);\r
- Data16 |= B_PCH_TCO_CNT_TMR_HLT;\r
- IoWrite16 (ACPI_BASE_ADDRESS + R_PCH_TCO_CNT, Data16);\r
-\r
- //\r
- // if NMI_NOW_STS is set\r
- // NMI NOW bit is "Write '1' to clear"\r
- //\r
- Data8 = MmioRead8(ILB_BASE_ADDRESS + R_PCH_ILB_GNMI);\r
- if ((Data8 & B_PCH_ILB_GNMI_NMINS) == B_PCH_ILB_GNMI_NMINS) {\r
- MmioOr8 (ILB_BASE_ADDRESS + R_PCH_ILB_GNMI, B_PCH_ILB_GNMI_NMIN);\r
- }\r
-\r
- //\r
- // Before we clear the TO status bit here we need to save the results in a CMOS bit for later use.\r
- //\r
- Data32 = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_TCO_STS);\r
- if ((Data32 & B_PCH_TCO_STS_SECOND_TO) == B_PCH_TCO_STS_SECOND_TO)\r
- {\r
-#if (defined(HW_WATCHDOG_TIMER_SUPPORT) && (HW_WATCHDOG_TIMER_SUPPORT != 0))\r
- WriteCmosBank1Byte (\r
- EFI_CMOS_PERFORMANCE_FLAGS,\r
- ReadCmosBank1Byte (EFI_CMOS_PERFORMANCE_FLAGS) | B_CMOS_TCO_WDT_RESET\r
- );\r
-#endif\r
- }\r
-}\r
-\r
-/*++\r
-\r
- Clear any SMI status or wake status left over from boot.\r
-\r
-**/\r
-VOID\r
-ClearSmiAndWake (\r
- VOID\r
- )\r
-{\r
- UINT16 Pm1Sts;\r
- UINT32 Gpe0Sts;\r
- UINT32 SmiSts;\r
-\r
- //\r
- // Read the ACPI registers\r
- //\r
- Pm1Sts = IoRead16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_STS);\r
- Gpe0Sts = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_GPE0a_STS);\r
- SmiSts = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_SMI_STS);\r
-\r
- //\r
- // Register Wake up reason for S4. This information is used to notify\r
- // WinXp of wake up reason because S4 wake up path doesn't keep SCI.\r
- // This is important for Viiv(Quick resume) platform.\r
- //\r
-\r
- //\r
- // First Clear CMOS S4 Wake up flag.\r
- //\r
- WriteCmosBank1Byte(CMOS_S4_WAKEUP_FLAG_ADDRESS, 0);\r
-\r
- //\r
- // Check wake up reason and set CMOS accordingly. Currently checks\r
- // Power button, USB, PS/2.\r
- // Note : PS/2 wake up is using GPI13 (IO_PME). This must be changed depending\r
- // on board design.\r
- //\r
- if ((Pm1Sts & B_PCH_ACPI_PM1_STS_PWRBTN) || (Gpe0Sts & (B_PCH_ACPI_GPE0a_STS_CORE_GPIO | B_PCH_ACPI_GPE0a_STS_SUS_GPIO))) {\r
- WriteCmosBank1Byte(CMOS_S4_WAKEUP_FLAG_ADDRESS, 1);\r
- }\r
-\r
- //\r
- // Clear any SMI or wake state from the boot\r
- //\r
- Pm1Sts = (B_PCH_ACPI_PM1_STS_PRBTNOR | B_PCH_ACPI_PM1_STS_PWRBTN);\r
-\r
- Gpe0Sts |=\r
- (\r
- B_PCH_ACPI_GPE0a_STS_CORE_GPIO |\r
- B_PCH_ACPI_GPE0a_STS_SUS_GPIO |\r
- B_PCH_ACPI_GPE0a_STS_PME_B0 |\r
- B_PCH_ACPI_GPE0a_STS_BATLOW |\r
- B_PCH_ACPI_GPE0a_STS_PCI_EXP |\r
- B_PCH_ACPI_GPE0a_STS_GUNIT_SCI |\r
- B_PCH_ACPI_GPE0a_STS_PUNIT_SCI |\r
- B_PCH_ACPI_GPE0a_STS_SWGPE |\r
- B_PCH_ACPI_GPE0a_STS_HOT_PLUG\r
- );\r
-\r
- SmiSts |=\r
- (\r
- B_PCH_SMI_STS_SMBUS |\r
- B_PCH_SMI_STS_PERIODIC |\r
- B_PCH_SMI_STS_TCO |\r
- B_PCH_SMI_STS_SWSMI_TMR |\r
- B_PCH_SMI_STS_APM |\r
- B_PCH_SMI_STS_ON_SLP_EN |\r
- B_PCH_SMI_STS_BIOS\r
- );\r
-\r
- //\r
- // Write them back\r
- //\r
- IoWrite16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_STS, Pm1Sts);\r
- IoWrite32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_GPE0a_STS, Gpe0Sts);\r
- IoWrite32 (ACPI_BASE_ADDRESS + R_PCH_SMI_STS, SmiSts);\r
-}\r
-\r
-/**\r
- Issue PCI-E Secondary Bus Reset\r
-\r
- @param Bus Bus number of the bridge\r
- @param Dev Devices number of the bridge\r
- @param Fun Function number of the bridge\r
-\r
- @retval EFI_SUCCESS\r
-\r
-**/\r
-EFI_STATUS\r
-PcieSecondaryBusReset (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINT8 Bus,\r
- IN UINT8 Dev,\r
- IN UINT8 Fun\r
- )\r
-{\r
- EFI_PEI_STALL_PPI *PeiStall;\r
- EFI_STATUS Status;\r
-\r
- Status = (**PeiServices).LocatePpi (\r
- PeiServices,\r
- &gEfiPeiStallPpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&PeiStall\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Issue secondary bus reset\r
- //\r
- MmPci16Or(0, Bus, Dev, Fun, PCI_BRIDGE_CONTROL_REGISTER_OFFSET, EFI_PCI_BRIDGE_CONTROL_RESET_SECONDARY_BUS);\r
-\r
- //\r
- // Wait 1ms\r
- //\r
- PeiStall->Stall (PeiServices, PeiStall, 1000);\r
-\r
-\r
- //\r
- // Clear the reset bit\r
- // Note: The PCIe spec suggests 100ms delay between clearing this bit and accessing\r
- // the device's config space. Since we will not access the config space until we enter DXE\r
- // we don't put delay expressly here.\r
- //\r
- MmPci16And(0, Bus, Dev, Fun, PCI_BRIDGE_CONTROL_REGISTER_OFFSET, ~(EFI_PCI_BRIDGE_CONTROL_RESET_SECONDARY_BUS));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Provide hard reset PPI service.\r
- To generate full hard reset, write 0x0E to ICH RESET_GENERATOR_PORT (0xCF9).\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval Not return System reset occured.\r
- @retval EFI_DEVICE_ERROR Device error, could not reset the system.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-IchReset (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- IoWrite8 (\r
- R_PCH_RST_CNT,\r
- V_PCH_RST_CNT_HARDSTARTSTATE\r
- );\r
-\r
- IoWrite8 (\r
- R_PCH_RST_CNT,\r
- V_PCH_RST_CNT_HARDRESET\r
- );\r
-\r
- //\r
- // System reset occured, should never reach at this line.\r
- //\r
- ASSERT_EFI_ERROR (EFI_DEVICE_ERROR);\r
- CpuDeadLoop();\r
-\r
- return EFI_DEVICE_ERROR;\r
-}\r
-\r
-VOID\r
-PchPlatformLpcInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- EFI_BOOT_MODE BootMode;\r
- UINT8 Data8;\r
- UINT16 Data16;\r
-\r
- (*PeiServices)->GetBootMode(PeiServices, &BootMode);\r
-\r
- if ((BootMode != BOOT_ON_S3_RESUME)) {\r
-\r
- //\r
- // Clear all pending SMI. On S3 clear power button enable so it wll not generate an SMI\r
- //\r
- ClearSmiAndWake ();\r
- }\r
-\r
- ClearPowerState (SystemConfiguration);\r
-\r
- //\r
- // Need to set and clear SET bit (RTC_REGB Bit 7) as requested by the ICH EDS\r
- // early in POST after each power up directly after coin-cell battery insertion.\r
- // This is to avoid the UIP bit (RTC_REGA Bit 7) from stuck at "1".\r
- // The UIP bit status may be polled by software (i.e ME FW) during POST.\r
- //\r
- if (MmioRead8 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1) & B_PCH_PMC_GEN_PMCON_RTC_PWR_STS) {\r
- //\r
- // Set and clear SET bit in RTC_REGB\r
- //\r
- IoWrite8(R_PCH_RTC_INDEX, R_PCH_RTC_REGISTERB);\r
- Data8 = IoRead8(R_PCH_RTC_TARGET);\r
- Data8 |= B_PCH_RTC_REGISTERB_SET;\r
- IoWrite8(R_PCH_RTC_TARGET, Data8);\r
-\r
- IoWrite8(R_PCH_RTC_INDEX, R_PCH_RTC_REGISTERB);\r
- Data8 &= (~B_PCH_RTC_REGISTERB_SET);\r
- IoWrite8(R_PCH_RTC_TARGET, Data8);\r
-\r
- //\r
- // Clear the UIP bit in RTC_REGA\r
- //\r
- IoWrite8(R_PCH_RTC_INDEX, R_PCH_RTC_REGISTERA);\r
- IoWrite8(R_PCH_RTC_TARGET, 0x00);\r
- }\r
-\r
- //\r
- // Disable SERR NMI and IOCHK# NMI in port 61\r
- //\r
- Data8 = IoRead8 (R_PCH_NMI_SC);\r
- IoWrite8(R_PCH_NMI_SC, (UINT8) (Data8 | B_PCH_NMI_SC_PCI_SERR_EN | B_PCH_NMI_SC_IOCHK_NMI_EN));\r
-\r
- //\r
- // Enable Bus Master, I/O, Mem, and SERR on LPC bridge\r
- //\r
- Data16 = PchLpcPciCfg16 (R_PCH_LPC_COMMAND);\r
- MmioWrite16 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_COMMAND\r
- ),\r
- (Data16 |\r
- B_PCH_LPC_COMMAND_IOSE |\r
- B_PCH_LPC_COMMAND_MSE |\r
- B_PCH_LPC_COMMAND_BME |\r
- B_PCH_LPC_COMMAND_SERR_EN)\r
- );\r
-\r
- //\r
- // Set Stretch S4 to 1-2s per marketing request.\r
- // Note: This register is powered by RTC well.\r
- //\r
- MmioAndThenOr8 (\r
- PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1 ,\r
- (UINT8) (~B_PCH_PMC_GEN_PMCON_SLP_S4_MAW),\r
- (UINT8) (B_PCH_PMC_GEN_PMCON_SLP_S4_ASE | V_PCH_PMC_GEN_PMCON_SLP_S4_MAW_4S)\r
- );\r
-\r
-}\r
-\r
-#define V_PCH_ILB_IRQE_UARTIRQEN_IRQ3 BIT3 // UART IRQ3 Enable\r
-\r
-VOID\r
-UARTInit (\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- if (0) { // for fix cr4 issue\r
- //\r
- // Program and enable PMC Base.\r
- //\r
- IoWrite32 (0xCF8, PCI_LPC_REG(R_PCH_LPC_PMC_BASE));\r
- IoWrite32 (0xCFC, (PMC_BASE_ADDRESS | B_PCH_LPC_PMC_BASE_EN));\r
-\r
- if( (SystemConfiguration->PcuUart1 == 1) &&\r
- (SystemConfiguration->LpssHsuart0Enabled == 0)){\r
- //\r
- // Enable COM1 for debug message output.\r
- //\r
- MmioOr32 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1, BIT24);\r
-\r
- //\r
- //Enable internal UART3 port(COM1)\r
- //\r
- MmioOr8 (ILB_BASE_ADDRESS + R_PCH_ILB_IRQE, (UINT8) V_PCH_ILB_IRQE_UARTIRQEN_IRQ3);\r
- MmioOr32 (IO_BASE_ADDRESS + 0x0520, 0x01); // UART3_RXD-L\r
- MmioOr32 (IO_BASE_ADDRESS + 0x0530, 0x01); // UART3_TXD-0\r
- MmioOr8 (PciD31F0RegBase + R_PCH_LPC_UART_CTRL, (UINT8) B_PCH_LPC_UART_CTRL_COM1_EN);\r
- } else {\r
- //\r
- //Disable UART3(COM1)\r
- //\r
- MmioAnd8 (ILB_BASE_ADDRESS + R_PCH_ILB_IRQE, (UINT8) ~V_PCH_ILB_IRQE_UARTIRQEN_IRQ3);\r
- MmioAnd32 (IO_BASE_ADDRESS + 0x0520, ~(UINT32)0x07);\r
- MmioAnd32 (IO_BASE_ADDRESS + 0x0530, ~(UINT32)0x07);\r
- MmioAnd8 (PciD31F0RegBase + R_PCH_LPC_UART_CTRL, (UINT8) ~B_PCH_LPC_UART_CTRL_COM1_EN);\r
-\r
-\r
- if (SystemConfiguration->LpssHsuart0Enabled == 1){\r
- //\r
- //Valleyview BIOS Specification Vol2,17.2\r
- //LPSS_UART1 ¨C set each pad PAD_CONF0.Func_Pin_Mux to function 1:\r
- //\r
- MmioAnd8 (IO_BASE_ADDRESS + 0x0090, (UINT8)~0x07);\r
- MmioOr8 (IO_BASE_ADDRESS + 0x0090, 0x01);\r
- MmioAnd8 (IO_BASE_ADDRESS + 0x00D0, (UINT8)~0x07);\r
- MmioOr8 (IO_BASE_ADDRESS + 0x00D0, 0x01);\r
-\r
- }\r
- }\r
-\r
-\r
- DEBUG ((EFI_D_ERROR, "EnableInternalUart\n"));\r
- } else {\r
- //\r
- // If SIO UART interface selected\r
- //Disable internal UART port(COM1)\r
- //\r
- if (0) {; // For fix CR4 issue\r
- MmioAnd8 (ILB_BASE_ADDRESS + R_PCH_ILB_IRQE, (UINT8) ~V_PCH_ILB_IRQE_UARTIRQEN_IRQ3);\r
- MmioAnd8 (IO_BASE_ADDRESS + 0x0090, (UINT8)~0x07);\r
- MmioAnd8 (IO_BASE_ADDRESS + 0x00D0, (UINT8)~0x07);\r
- MmioAnd8 (PciD31F0RegBase + R_PCH_LPC_UART_CTRL, (UINT8) ~B_PCH_LPC_UART_CTRL_COM1_EN);\r
-\r
- }\r
- }\r
-}\r
-\r
-VOID\r
-IchRcrbInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- EFI_BOOT_MODE BootMode;\r
-\r
- (*PeiServices)->GetBootMode(PeiServices, &BootMode);\r
-\r
- //\r
- // If not recovery or flash update boot path. set the BIOS interface lock down bit.\r
- // It locks the top swap bit and BIOS boot strap bits from being changed.\r
- //\r
- if ((BootMode != BOOT_IN_RECOVERY_MODE) && (BootMode != BOOT_ON_FLASH_UPDATE)) {\r
- MmioOr8 (RCBA_BASE_ADDRESS + R_PCH_RCRB_GCS, B_PCH_RCRB_GCS_BILD);\r
- }\r
-\r
- //\r
- // Disable the Watchdog timer expiration from causing a system reset\r
- //\r
- MmioOr8 (PMC_BASE_ADDRESS + R_PCH_PMC_PM_CFG, B_PCH_PMC_PM_CFG_NO_REBOOT);\r
-\r
- //\r
- // Initial RCBA according to the PeiRCBA table\r
- //\r
- if ((BootMode == BOOT_ON_S3_RESUME)) {\r
- //\r
- // We are resuming from S3\r
- // Enable HPET if enabled in Setup\r
- // ICH Config register Offset 0x3404 bit 7 (Enable) = 1,\r
- // Bit 1:0 (Mem I/O address) = 0 (0xFED00000)\r
- //\r
- MmioOr8 (R_PCH_PCH_HPET + R_PCH_PCH_HPET_GCFG, B_PCH_PCH_HPET_GCFG_EN);\r
-\r
- }\r
-\r
-}\r
-\r
-\r
-EFI_STATUS\r
-PlatformPchInit (\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration,\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINT16 PlatformType\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE BootMode;\r
-\r
- Status = PeiServicesGetBootMode (&BootMode);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- IchRcrbInit (PeiServices, SystemConfiguration);\r
-\r
- if (BootMode == BOOT_IN_RECOVERY_MODE) {\r
- InstallPeiPchUsbPolicy(PeiServices);\r
- }\r
-\r
- //\r
- // PCH Policy Initialization based on Setup variable.\r
- //\r
- PchPolicySetupInit (PeiServices, SystemConfiguration);\r
-\r
- UARTInit(SystemConfiguration);\r
-\r
- PchPlatformLpcInit (PeiServices, SystemConfiguration);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Returns the state of A16 inversion\r
-\r
- @retval TRUE A16 is inverted\r
- @retval FALSE A16 is not inverted\r
-\r
-**/\r
-BOOLEAN\r
-IsA16Inverted (\r
- )\r
-{\r
- UINT8 Data;\r
- Data = MmioRead8 (RCBA_BASE_ADDRESS + R_PCH_RCRB_GCS);\r
- return (Data & B_PCH_RCRB_GCS_TS) ? TRUE : FALSE;\r
-}\r
-\r
-VOID\r
-PchPolicySetupInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_PPI_DESCRIPTOR *PchPlatformPolicyPpiDesc;\r
- PCH_PLATFORM_POLICY_PPI *PchPlatformPolicyPpi;\r
- PCH_HPET_CONFIG *HpetConfig;\r
- PCH_PCIE_CONFIG *PcieConfig;\r
- UINT8 Index;\r
- PCH_IOAPIC_CONFIG *IoApicConfig;\r
- PCH_LPSS_CONFIG *LpssConfig;\r
- UINT32 SpiHsfsReg;\r
- UINT32 SpiFdodReg;\r
-\r
-//\r
-// Disable codec ALC-262\r
-//\r
- UINT32 IoBase;\r
-\r
- //\r
- // Install Pch Platform Policy PPI. As we depend on Pch Init PPI so we are executed after\r
- // PchInit PEIM. Thus we can insure PCH Initialization is performed when we install the Pch Platform Policy PPI,\r
- // as PchInit PEIM registered a notification function on our policy PPI.\r
- //\r
- // --cr-- For better code structure / modularity, we should use a notification function on Pch Init PPI to perform\r
- // actions that depend on PchInit PEIM's initialization.\r
- //\r
- //Todo: confirm if we need update to PCH_PLATFORM_POLICY_PPI_REVISION_5\r
- //\r
- DEBUG ((EFI_D_ERROR, "PchPolicySetupInit() - Start\n"));\r
-\r
- Status = (*PeiServices)->AllocatePool (PeiServices, sizeof (EFI_PEI_PPI_DESCRIPTOR), (void **)&PchPlatformPolicyPpiDesc);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = (*PeiServices)->AllocatePool (PeiServices, sizeof (PCH_PLATFORM_POLICY_PPI), (void **)&PchPlatformPolicyPpi);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = (*PeiServices)->AllocatePool (PeiServices, sizeof (PCH_HPET_CONFIG), (void **)&HpetConfig);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = (*PeiServices)->AllocatePool (PeiServices, sizeof (PCH_PCIE_CONFIG), (void **)&PcieConfig);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = (*PeiServices)->AllocatePool (PeiServices, sizeof (PCH_IOAPIC_CONFIG), (void **)&IoApicConfig);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = (*PeiServices)->AllocatePool (PeiServices, sizeof (PCH_LPSS_CONFIG), (void **)&LpssConfig);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- PchPlatformPolicyPpi->Revision = PCH_PLATFORM_POLICY_PPI_REVISION_1;\r
- PchPlatformPolicyPpi->BusNumber = DEFAULT_PCI_BUS_NUMBER_PCH;\r
- PchPlatformPolicyPpi->SpiBase = SPI_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->PmcBase = PMC_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->IoBase = IO_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->IlbBase = ILB_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->PUnitBase = PUNIT_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->MphyBase = MPHY_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->Rcba = RCBA_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->AcpiBase = ACPI_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->GpioBase = GPIO_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->SataMode = SystemConfiguration->SataType;\r
- PchPlatformPolicyPpi->EnableRmh = SystemConfiguration->PchUsbRmh;\r
-\r
- PchPlatformPolicyPpi->EhciPllCfgEnable = SystemConfiguration->EhciPllCfgEnable;\r
-\r
-\r
- PchPlatformPolicyPpi->HpetConfig = HpetConfig;\r
- PchPlatformPolicyPpi->PcieConfig = PcieConfig;\r
- PchPlatformPolicyPpi->IoApicConfig = IoApicConfig;\r
-\r
- PchPlatformPolicyPpi->HpetConfig->Enable = SystemConfiguration->Hpet;\r
- PchPlatformPolicyPpi->HpetConfig->Base = HPET_BASE_ADDRESS;\r
- PchPlatformPolicyPpi->IoApicConfig->IoApicId = 0x01;\r
-\r
- //\r
- // Set LPSS configuration according to setup value.\r
- //\r
- PchPlatformPolicyPpi->LpssConfig->LpssPciModeEnabled = SystemConfiguration->LpssPciModeEnabled;\r
-\r
- PchPlatformPolicyPpi->LpssConfig->Dma1Enabled = SystemConfiguration->LpssDma1Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->I2C0Enabled = SystemConfiguration->LpssI2C0Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->I2C1Enabled = SystemConfiguration->LpssI2C1Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->I2C2Enabled = SystemConfiguration->LpssI2C2Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->I2C3Enabled = SystemConfiguration->LpssI2C3Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->I2C4Enabled = SystemConfiguration->LpssI2C4Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->I2C5Enabled = SystemConfiguration->LpssI2C5Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->I2C6Enabled = SystemConfiguration->LpssI2C6Enabled;\r
-\r
- PchPlatformPolicyPpi->LpssConfig->Dma0Enabled = SystemConfiguration->LpssDma0Enabled;;\r
- PchPlatformPolicyPpi->LpssConfig->Pwm0Enabled = SystemConfiguration->LpssPwm0Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->Pwm1Enabled = SystemConfiguration->LpssPwm1Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->Hsuart0Enabled = SystemConfiguration->LpssHsuart0Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->Hsuart1Enabled = SystemConfiguration->LpssHsuart1Enabled;\r
- PchPlatformPolicyPpi->LpssConfig->SpiEnabled = SystemConfiguration->LpssSpiEnabled;\r
-\r
-\r
- for (Index = 0; Index < PCH_PCIE_MAX_ROOT_PORTS; Index++) {\r
- PchPlatformPolicyPpi->PcieConfig->PcieSpeed[Index] = SystemConfiguration->PcieRootPortSpeed[Index];\r
- }\r
-\r
- SpiHsfsReg = MmioRead32 (SPI_BASE_ADDRESS + R_PCH_SPI_HSFS);\r
- if ((SpiHsfsReg & B_PCH_SPI_HSFS_FDV) == B_PCH_SPI_HSFS_FDV) {\r
- MmioWrite32 (SPI_BASE_ADDRESS + R_PCH_SPI_FDOC, V_PCH_SPI_FDOC_FDSS_FSDM);\r
- SpiFdodReg = MmioRead32 (SPI_BASE_ADDRESS + R_PCH_SPI_FDOD);\r
- if (SpiFdodReg == V_PCH_SPI_FDBAR_FLVALSIG) {\r
- }\r
- //\r
- // Disable codec ALC-262\r
- //\r
- if (SystemConfiguration->DisableCodec262 == 1) {\r
- IoBase = MmioRead32 (MmPciAddress (0,\r
- PchPlatformPolicyPpi->BusNumber,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- 0\r
- ) + R_PCH_LPC_IO_BASE) & B_PCH_LPC_IO_BASE_BAR;\r
- MmioAnd32 ((UINTN) (IoBase + 0x270), (UINT32) (~0x07));\r
- }\r
- }\r
-\r
- PchPlatformPolicyPpiDesc->Flags = EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST;\r
- PchPlatformPolicyPpiDesc->Guid = &gPchPlatformPolicyPpiGuid;\r
- PchPlatformPolicyPpiDesc->Ppi = PchPlatformPolicyPpi;\r
-\r
- //\r
- // Install PCH Platform Policy PPI\r
- //\r
- Status = (**PeiServices).InstallPpi (\r
- PeiServices,\r
- PchPlatformPolicyPpiDesc\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG ((EFI_D_ERROR, "PchPolicySetupInit() - End\n"));\r
-}\r
-\r
-EFI_STATUS\r
-InstallPeiPchUsbPolicy (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
-\r
- EFI_PEI_PPI_DESCRIPTOR *PeiPchUsbPolicyPpiDesc;\r
- PCH_USB_POLICY_PPI *PeiPchUsbPolicyPpi;\r
- PCH_USB_CONFIG *UsbConfig;\r
-\r
- DEBUG ((EFI_D_INFO, "InstallPeiPchUsbPolicy...\n"));\r
-\r
- //\r
- // Allocate descriptor and PPI structures. Since these are dynamically updated\r
- // we cannot do a global variable PPI.\r
- //\r
- Status = (*PeiServices)->AllocatePool (PeiServices, sizeof (EFI_PEI_PPI_DESCRIPTOR), (void **)&PeiPchUsbPolicyPpiDesc);\r
-\r
-\r
- Status = (*PeiServices)->AllocatePool (PeiServices, sizeof (PCH_USB_POLICY_PPI), (void **)&PeiPchUsbPolicyPpi);\r
-\r
-\r
-\r
- Status = (*PeiServices)->AllocatePool (PeiServices, sizeof (PCH_USB_CONFIG), (void **)&UsbConfig);\r
-\r
-\r
- //\r
- // Initiate PCH USB policy.\r
- //\r
- PeiPchUsbPolicyPpi->Revision = PCH_USB_POLICY_PPI_REVISION_1;\r
- UsbConfig->Usb20Settings[0].Enable = PCH_DEVICE_ENABLE;\r
- UsbConfig->UsbPerPortCtl = PCH_DEVICE_DISABLE;\r
- UsbConfig->Ehci1Usbr = PCH_DEVICE_DISABLE;\r
-\r
- UsbConfig->Usb20OverCurrentPins[0] = PchUsbOverCurrentPin0;\r
-\r
- UsbConfig->Usb20OverCurrentPins[1] = PchUsbOverCurrentPin0;\r
-\r
- UsbConfig->Usb20OverCurrentPins[2] = PchUsbOverCurrentPin1;\r
-\r
- UsbConfig->Usb20OverCurrentPins[3] = PchUsbOverCurrentPin1;\r
-\r
-\r
- //\r
- // Enable USB Topology control and program the topology setting for every USB port\r
- // See Platform Design Guide for description of topologies\r
- //\r
- //\r
- // Port 0: ~10.9", Port 1: ~10.1", Port 2: ~11.2", Port 3: ~11.5", Port 4: ~3.7", Port 5: ~2.7", Port 6: ~4.1"\r
- // Port 7: ~4.5", Port 8: ~10.7", Port 9: ~10.5", Port 10: ~4.2", Port 11: ~4.3", Port 12: ~3.1", Port 13: ~2.9"\r
- //\r
-\r
- //\r
- // Port 0: ~3.5", Port 1: ~4.1", Port 2: ~4.6", Port 3: ~4.6", Port 4: ~12.5", Port 5: ~12", Port 6: ~5.1"\r
- // Port 7: ~5.1", Port 8: ~4.1", Port 9: ~4.1", Port 10: ~14.5", Port 11: ~12.8", Port 12: ~12.9", Port 13: ~14.6"\r
- //\r
- UsbConfig->Usb20PortLength[0] = 0x53;\r
- UsbConfig->Usb20PortLength[1] = 0x49;\r
- UsbConfig->Usb20PortLength[2] = 0x47;\r
- UsbConfig->Usb20PortLength[3] = 0x80;\r
-\r
- PeiPchUsbPolicyPpi->Mode = EHCI_MODE;\r
-\r
- PeiPchUsbPolicyPpi->EhciMemBaseAddr = PcdGet32(PcdPeiIchEhciControllerMemoryBaseAddress);\r
-\r
- PeiPchUsbPolicyPpi->EhciMemLength = (UINT32) 0x400 * PchEhciControllerMax;\r
-\r
- PeiPchUsbPolicyPpi->XhciMemBaseAddr = 0;\r
-\r
- PeiPchUsbPolicyPpi->UsbConfig = UsbConfig;\r
-\r
- PeiPchUsbPolicyPpiDesc->Flags = EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST;\r
-\r
- PeiPchUsbPolicyPpiDesc->Guid = &gPchUsbPolicyPpiGuid;\r
-\r
- PeiPchUsbPolicyPpiDesc->Ppi = PeiPchUsbPolicyPpi;\r
-\r
- //\r
- // Install PCH USB Policy PPI\r
- //\r
- Status = (**PeiServices).InstallPpi (PeiServices, PeiPchUsbPolicyPpiDesc);\r
-\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- PlatformEarlyInit.c\r
-\r
-Abstract:\r
-\r
- Do platform specific PEI stage initializations.\r
-\r
---*/\r
-\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-#ifdef __GNUC__\r
-#pragma GCC push_options\r
-#pragma GCC optimize ("O0")\r
-#else\r
-#pragma optimize ("", off)\r
-#endif\r
-\r
-\r
-\r
-static EFI_PEI_STALL_PPI mStallPpi = {\r
- PEI_STALL_RESOLUTION,\r
- Stall\r
-};\r
-\r
-static EFI_PEI_PPI_DESCRIPTOR mInstallStallPpi = {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r
- &gEfiPeiStallPpiGuid,\r
- &mStallPpi\r
-};\r
-\r
-//\r
-// The reserved SMBus addresses are defined in PlatformDxe.h file.\r
-//\r
-static UINT8 mSmbusRsvdAddresses[] = PLATFORM_SMBUS_RSVD_ADDRESSES;\r
-static PEI_SMBUS_POLICY_PPI mSmbusPolicyPpi = {\r
- SMBUS_BASE_ADDRESS,\r
- SMBUS_BUS_DEV_FUNC,\r
- PLATFORM_NUM_SMBUS_RSVD_ADDRESSES,\r
- mSmbusRsvdAddresses\r
-};\r
-\r
-static EFI_PEI_PPI_DESCRIPTOR mInstallSmbusPolicyPpi = {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r
- &gPeiSmbusPolicyPpiGuid,\r
- &mSmbusPolicyPpi\r
-};\r
-static PEI_SPEAKER_IF_PPI mSpeakerInterfacePpi = {\r
- ProgramToneFrequency,\r
- GenerateBeepTone\r
-};\r
-\r
-static EFI_PEI_PPI_DESCRIPTOR mInstallSpeakerInterfacePpi = {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r
- &gPeiSpeakerInterfacePpiGuid,\r
- &mSpeakerInterfacePpi\r
-};\r
-\r
-static EFI_PEI_RESET_PPI mResetPpi = { IchReset };\r
-\r
-\r
-static EFI_PEI_FIND_FV_PPI mEfiFindFvPpi = {\r
- (EFI_PEI_FIND_FV_FINDFV)FindFv\r
-};\r
-\r
-static EFI_PEI_PPI_DESCRIPTOR mPpiList[] = {\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI,\r
- &gEfiPeiMasterBootModePpiGuid,\r
- NULL\r
- },\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI,\r
- &gEfiPeiResetPpiGuid,\r
- &mResetPpi\r
- },\r
- {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiFindFvPpiGuid,\r
- &mEfiFindFvPpi\r
- }\r
-};\r
-\r
-static EFI_PEI_NOTIFY_DESCRIPTOR mNotifyList[] = {\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK,\r
- &gEfiEndOfPeiSignalPpiGuid,\r
- (EFI_PEIM_NOTIFY_ENTRY_POINT)EndOfPeiPpiNotifyCallback\r
- },\r
- {\r
- (EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK| EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiMemoryDiscoveredPpiGuid,\r
- (EFI_PEIM_NOTIFY_ENTRY_POINT)MemoryDiscoveredPpiNotifyCallback\r
- }\r
-\r
-};\r
-\r
-\r
-/**\r
-\r
- Parse the status registers for figuring out the wake-up event and save it into\r
- an GUID HOB which will be referenced later. However, modification is required\r
- to meet the chipset register definition and the practical hardware design. Thus,\r
- this is just an example.\r
-\r
-\r
- @param PeiServices pointer to the PEI Service Table\r
- @param EFI_SUCCESS Always return Success\r
-\r
- @retval None\r
-\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-GetWakeupEventAndSaveToHob (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- UINT16 Pm1Sts;\r
- UINTN Gpe0Sts;\r
- UINTN WakeEventData;\r
-\r
- //\r
- // Read the ACPI registers\r
- //\r
- Pm1Sts = IoRead16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_STS);\r
- Gpe0Sts = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_GPE0a_STS);\r
-\r
- //\r
- // Figure out the wake-up event\r
- //\r
- if ((Pm1Sts & B_PCH_ACPI_PM1_STS_PWRBTN) != 0) {\r
- WakeEventData = SMBIOS_WAKEUP_TYPE_POWER_SWITCH;\r
- } else if (((Pm1Sts & B_PCH_ACPI_PM1_STS_WAK) != 0)) {\r
- WakeEventData = SMBIOS_WAKEUP_TYPE_PCI_PME;\r
- } else if (Gpe0Sts != 0) {\r
- WakeEventData = SMBIOS_WAKEUP_TYPE_OTHERS;\r
- } else {\r
- WakeEventData = SMBIOS_WAKEUP_TYPE_UNKNOWN;\r
- }\r
-\r
- DEBUG ((EFI_D_ERROR, "ACPI Wake Status Register: %04x\n", Pm1Sts));\r
- DEBUG ((EFI_D_ERROR, "ACPI Wake Event Data: %02x\n", WakeEventData));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-GetSetupVariable (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- UINTN VariableSize;\r
- EFI_STATUS Status;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *Variable;\r
-\r
- VariableSize = sizeof (SYSTEM_CONFIGURATION);\r
- ZeroMem (SystemConfiguration, sizeof (SYSTEM_CONFIGURATION));\r
-\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&Variable\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Use normal setup default from NVRAM variable,\r
- // the Platform Mode (manufacturing/safe/normal) is handle in PeiGetVariable.\r
- //\r
- VariableSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = Variable->GetVariable (\r
- Variable,\r
- L"Setup",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VariableSize,\r
- SystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VariableSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VariableSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = Variable->GetVariable(\r
- Variable,\r
- L"SetupRecovery",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VariableSize,\r
- SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-VlvPolicyInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_PPI_DESCRIPTOR *mVlvPolicyPpiDesc;\r
- VLV_POLICY_PPI *mVlvPolicyPpi;\r
-\r
- Status = (*PeiServices)->AllocatePool(\r
- PeiServices,\r
- sizeof (EFI_PEI_PPI_DESCRIPTOR),\r
- (void **)&mVlvPolicyPpiDesc\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = (*PeiServices)->AllocatePool(\r
- PeiServices,\r
- sizeof (VLV_POLICY_PPI),\r
- (void **)&mVlvPolicyPpi\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Initialize PPI\r
- //\r
- (*PeiServices)->SetMem ((VOID *)mVlvPolicyPpi, sizeof (VLV_POLICY_PPI), 0);\r
- mVlvPolicyPpiDesc->Flags = EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST;\r
- mVlvPolicyPpiDesc->Guid = &gVlvPolicyPpiGuid;\r
- mVlvPolicyPpiDesc->Ppi = mVlvPolicyPpi;\r
- mVlvPolicyPpi->GtConfig.PrimaryDisplay = SystemConfiguration->PrimaryVideoAdaptor;\r
- mVlvPolicyPpi->GtConfig.IgdDvmt50PreAlloc = SystemConfiguration->IgdDvmt50PreAlloc;\r
- mVlvPolicyPpi->GtConfig.ApertureSize = SystemConfiguration->IgdApertureSize;\r
- mVlvPolicyPpi->GtConfig.GttSize = SystemConfiguration->GTTSize;\r
- if (SystemConfiguration->PrimaryVideoAdaptor != 2) {\r
- mVlvPolicyPpi->GtConfig.InternalGraphics = SystemConfiguration->Igd;\r
- } else {\r
- mVlvPolicyPpi->GtConfig.InternalGraphics = 0;\r
- }\r
-\r
-\r
- mVlvPolicyPpi->GtConfig.IgdTurboEn = 1;\r
-\r
-\r
- mVlvPolicyPpi->PlatformData.FastBoot = SystemConfiguration->FastBoot;\r
- mVlvPolicyPpi->PlatformData.DynSR = 1;\r
- DEBUG ((EFI_D_ERROR, "Setup Option ISPEn: 0x%x\n", SystemConfiguration->ISPEn));\r
- mVlvPolicyPpi->ISPEn = SystemConfiguration->ISPEn;\r
- DEBUG ((EFI_D_ERROR, "Setup Option ISPDevSel: 0x%x\n", SystemConfiguration->ISPDevSel));\r
- mVlvPolicyPpi->ISPPciDevConfig = SystemConfiguration->ISPDevSel;\r
- if (SystemConfiguration->ISPEn == 0) {\r
- mVlvPolicyPpi->ISPPciDevConfig = 0;\r
- DEBUG ((EFI_D_ERROR, "Update Setup Option ISPDevSel: 0x%x\n", mVlvPolicyPpi->ISPPciDevConfig));\r
- }\r
- Status = (*PeiServices)->InstallPpi(\r
- PeiServices,\r
- mVlvPolicyPpiDesc\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-ConfigureSoCGpio (\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
-\r
- DEBUG ((EFI_D_ERROR, "ConfigureSoCGpio------------start\n"));\r
- if (SystemConfiguration->eMMCBootMode== 1) {// Auto detection mode\r
- DEBUG ((EFI_D_ERROR, "Auto detection mode------------start\n"));\r
-\r
- //\r
- //Silicon Steppings\r
- //\r
- switch (PchStepping()) {\r
- case PchA0: // SOC A0 and A1\r
- case PchA1:\r
- DEBUG ((EFI_D_ERROR, "SOC A0/A1: eMMC 4.41 GPIO Configuration\n"));\r
- SystemConfiguration->LpsseMMCEnabled = 1;\r
- SystemConfiguration->LpsseMMC45Enabled = 0;\r
- break;\r
- case PchB0: // SOC B0 and later\r
- default:\r
- DEBUG ((EFI_D_ERROR, "SOC B0 and later: eMMC 4.5 GPIO Configuration\n"));\r
- SystemConfiguration->LpsseMMCEnabled = 0;\r
- SystemConfiguration->LpsseMMC45Enabled = 1;\r
- break;\r
- }\r
- } else if (SystemConfiguration->eMMCBootMode == 2) { // eMMC 4.41\r
- DEBUG ((EFI_D_ERROR, "Force to eMMC 4.41 GPIO Configuration\n"));\r
- SystemConfiguration->LpsseMMCEnabled = 1;\r
- SystemConfiguration->LpsseMMC45Enabled = 0;\r
- } else if (SystemConfiguration->eMMCBootMode == 3) { // eMMC 4.5\r
- DEBUG ((EFI_D_ERROR, "Force to eMMC 4.5 GPIO Configuration\n"));\r
- SystemConfiguration->LpsseMMCEnabled = 0;\r
- SystemConfiguration->LpsseMMC45Enabled = 1;\r
-\r
- } else { // Disable eMMC controllers\r
- DEBUG ((EFI_D_ERROR, "Disable eMMC GPIO controllers\n"));\r
- SystemConfiguration->LpsseMMCEnabled = 0;\r
- SystemConfiguration->LpsseMMC45Enabled = 0;\r
- }\r
-\r
- /*\r
- 20.1.1 EMMC\r
- SDMMC1_CLK - write 0x2003ED01 to IOBASE + 0x03E0\r
- SDMMC1_CMD - write 0x2003EC81 to IOBASE + 0x0390\r
- SDMMC1_D0 - write 0x2003EC81 to IOBASE + 0x03D0\r
- SDMMC1_D1 - write 0x2003EC81 to IOBASE + 0x0400\r
- SDMMC1_D2 - write 0x2003EC81 to IOBASE + 0x03B0\r
- SDMMC1_D3_CD_B - write 0x2003EC81 to IOBASE + 0x0360\r
- MMC1_D4_SD_WE - write 0x2003EC81 to IOBASE + 0x0380\r
- MMC1_D5 - write 0x2003EC81 to IOBASE + 0x03C0\r
- MMC1_D6 - write 0x2003EC81 to IOBASE + 0x0370\r
- MMC1_D7 - write 0x2003EC81 to IOBASE + 0x03F0\r
- MMC1_RESET_B - write 0x2003ED01 to IOBASE + 0x0330\r
- */\r
- if (SystemConfiguration->LpsseMMCEnabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03E0, 0x2003ED01); //EMMC 4.41\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0390, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03D0, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0400, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03B0, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0360, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0380, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03C0, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0370, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03F0, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0330, 0x2003ED01);\r
- }\r
-\r
- /*\r
- eMMC 4.5 controller\r
- SDMMC1_CLK - write 0x2003ED03 to IOBASE + 0x03E0\r
- SDMMC1_CMD - write 0x2003EC83 to IOBASE + 0x0390\r
- SDMMC1_D0 - write 0x2003EC83 to IOBASE + 0x03D0\r
- SDMMC1_D1 - write 0x2003EC83 to IOBASE + 0x0400\r
- SDMMC1_D2 - write 0x2003EC83 to IOBASE + 0x03B0\r
- SDMMC1_D3_CD_B - write 0x2003EC83 to IOBASE + 0x0360\r
- MMC1_D4_SD_WE - write 0x2003EC83 to IOBASE + 0x0380\r
- MMC1_D5 - write 0x2003EC83 to IOBASE + 0x03C0\r
- MMC1_D6 - write 0x2003EC83 to IOBASE + 0x0370\r
- MMC1_D7 - write 0x2003EC83 to IOBASE + 0x03F0\r
- MMC1_RESET_B - write 0x2003ED03 to IOBASE + 0x0330\r
- */\r
- if (SystemConfiguration->LpsseMMC45Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03E0, 0x2003ED03); // EMMC 4.5\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0390, 0x2003EC83);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03D0, 0x2003EC83);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0400, 0x2003EC83);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03B0, 0x2003EC83);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0360, 0x2003EC83);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0380, 0x2003EC83);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03C0, 0x2003EC83);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0370, 0x2003EC83);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x03F0, 0x2003EC83);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0330, 0x2003ED03);\r
-\r
- }\r
-\r
-//\r
-// Change GPIOC_0 setting to allow MMIO access under Android.\r
-//\r
- IoWrite32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_USE_SEL,\r
- (IoRead32(GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_USE_SEL) & (UINT32)~BIT0));\r
- DEBUG ((EFI_D_ERROR, "ConfigureSoCGpio------------end\n"));\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-MeasuredBootInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- if (SystemConfiguration->MeasuredBootEnable) {\r
- PcdSetBool (PcdMeasuredBootEnable, TRUE);\r
- } else {\r
- PcdSetBool (PcdMeasuredBootEnable, FALSE);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-ConfigureLpssAndSccGpio (\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfo\r
- )\r
-{\r
- /*One time configuration to each GPIO controller PSB_CONF register should be done before starting pad configuration:\r
- GPIO SCORE - write 0x01001002 to IOBASE + 0x0700\r
- GPIO NCORE - write 0x01001002 to IOBASE + 0x0F00\r
- GPIO SSUS - write 0x01001002 to IOBASE + 0x1700\r
- */\r
- DEBUG ((EFI_D_ERROR, "ConfigureLpssAndSccGpio------------start\n"));\r
-\r
- /*\r
- 19.1.1 PWM0\r
- PWM0 - write 0x2003CD01 to IOBASE + 0x00A0\r
- 19.1.2 PWM1\r
- PWM0 - write 0x2003CD01 to IOBASE + 0x00B0\r
- */\r
- if (SystemConfiguration->LpssPwm0Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x00A0, 0x2003CD01);\r
- } else if (SystemConfiguration->LpssPwm0Enabled== 0) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x00A0, 0x2003CD00);\r
- }\r
-\r
- if (SystemConfiguration->LpssPwm1Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x00B0, 0x2003CC01);\r
- } else if (SystemConfiguration->LpssPwm1Enabled== 0) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x00B0, 0x2003CD00);\r
- }\r
-\r
- /*\r
- 19.1.3 UART1\r
- UART1_RXD-L - write 0x2003CC81 to IOBASE + 0x0020\r
- UART1_TXD-0 - write 0x2003CC81 to IOBASE + 0x0010\r
- UART1_RTS_B-1 - write 0x2003CC81 to IOBASE + 0x0000\r
- UART1_CTS_B-H - write 0x2003CC81 to IOBASE + 0x0040\r
- */\r
- if (SystemConfiguration->LpssHsuart0Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0020, 0x2003CC81); // uart1\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0010, 0x2003CC81);\r
- if (SystemConfiguration->LpssHsuart0FlowControlEnabled== 0) {\r
- DEBUG ((EFI_D_ERROR, "LpssHsuart0FlowControlEnabled[0]\n"));\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0000, 0x2003CC80);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0040, 0x2003CC80);\r
- } else {\r
- DEBUG ((EFI_D_ERROR, "LpssHsuart0FlowControlEnabled[1]\n"));\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0000, 0x2003CC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0040, 0x2003CC01);//W/A HSD 4752617 0x2003CC81\r
- }\r
- } else if (SystemConfiguration->LpssHsuart0Enabled== 0) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0020, 0x2003CC80); // uart1\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0010, 0x2003CC80);\r
- }\r
-\r
-\r
- /*\r
- 19.1.4 UART2\r
- UART2_RTS_B-1 - write 0x2003CC81 to IOBASE + 0x0090\r
- UART2_CTS_B-H - write 0x2003CC81 to IOBASE + 0x0080\r
- UART2_RXD-H - write 0x2003CC81 to IOBASE + 0x0060\r
- UART2_TXD-0 - write 0x2003CC81 to IOBASE + 0x0070\r
- */\r
- if (SystemConfiguration->LpssHsuart1Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0060, 0x2003CC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0070, 0x2003CC81);\r
-\r
- if (SystemConfiguration->LpssHsuart1FlowControlEnabled== 0) {\r
- DEBUG ((EFI_D_ERROR, "LpssHsuart1FlowControlEnabled[0]\n"));\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0090, 0x2003CC80); // UART2_RTS_B\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0080, 0x2003CC80); // UART2_CTS_B\r
- } else {\r
- DEBUG ((EFI_D_ERROR, "LpssHsuart1FlowControlEnabled[1]\n"));\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0090, 0x2003CC81); // uart2\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0080, 0x2003CC01); //W/A HSD 4752617 0x2003CC81\r
- }\r
- } else if (SystemConfiguration->LpssHsuart1Enabled== 0) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0060, 0x2003CC80);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0070, 0x2003CC80);\r
- }\r
-\r
- /*\r
- 19.1.5 SPI\r
- SPI1_CS0_B - write 0x2003CC81 to IOBASE + 0x0110\r
- SPI1_CLK - write 0x2003CD01 to IOBASE + 0x0100\r
- SPI1_MOSI - write 0x2003CC81 to IOBASE + 0x0130\r
- SPI1_MISO - write 0x2003CC81 to IOBASE + 0x0120\r
- */\r
- if (SystemConfiguration->LpssSpiEnabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0110, 0x2003CC81); // SPI\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0100, 0x2003CD01);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0130, 0x2003CC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0120, 0x2003CC81);\r
- } else if (SystemConfiguration->LpssSpiEnabled== 0) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0110, 0x2003cc80);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0100, 0x2003cc80);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0130, 0x2003cc80);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0120, 0x2003cc80);\r
- }\r
-\r
- /*\r
- 19.1.6 I2C0\r
- I2C0_SDA-OD-O - write 0x2003CC81 to IOBASE + 0x0210\r
- I2C0_SCL-OD-O - write 0x2003CC81 to IOBASE + 0x0200\r
- */\r
- if (SystemConfiguration->LpssI2C0Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0210, 0x2003C881);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0200, 0x2003C881);\r
- }\r
- /*\r
- 19.1.7 I2C1\r
- I2C1_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x01F0\r
- I2C1_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x01E0\r
- */\r
-\r
- if (SystemConfiguration->LpssI2C1Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x01F0, 0x2003C881);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x01E0, 0x2003C881);\r
- }\r
- /*\r
- 19.1.8 I2C2\r
- I2C2_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x01D0\r
- I2C2_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x01B0\r
- */\r
- if (SystemConfiguration->LpssI2C2Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x01D0, 0x2003C881);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x01B0, 0x2003C881);\r
- }\r
- /*\r
- 19.1.9 I2C3\r
- I2C3_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x0190\r
- I2C3_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x01C0\r
- */\r
- if (SystemConfiguration->LpssI2C3Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0190, 0x2003C881);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x01C0, 0x2003C881);\r
- }\r
- /*\r
- 19.1.10 I2C4\r
- I2C4_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x01A0\r
- I2C4_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x0170\r
- */\r
- if (SystemConfiguration->LpssI2C4Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x01A0, 0x2003C881);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0170, 0x2003C881);\r
- }\r
- /*\r
- 19.1.11 I2C5\r
- I2C5_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x0150\r
- I2C5_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x0140\r
- */\r
- //touch 1.7M support on i2c5(from 0) need 2k PULL-UP.\r
- if (SystemConfiguration->LpssI2C5Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0150, 0x2003C881);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0140, 0x2003C881);\r
- } else if(SystemConfiguration->LpssI2C5Enabled== 0) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0150, 0x2003C880);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0140, 0x2003C880);\r
- }\r
- /*\r
- 19.1.12 I2C6\r
- I2C6_SDA-OD-O/I - write 0x2003CC81 to IOBASE + 0x0180\r
- I2C6_SCL-OD-O/I - write 0x2003CC81 to IOBASE + 0x0160\r
- */\r
- if (SystemConfiguration->LpssI2C6Enabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0180, 0x2003C881);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0160, 0x2003C881);\r
- } else if (SystemConfiguration->LpssI2C6Enabled== 0) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0180, 0x2003C880);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0160, 0x2003C880);\r
- }\r
-\r
-\r
- /*\r
- 20.1.2 SDIO\r
- SDMMC2_CLK - write 0x2003ED01 to IOBASE + 0x0320\r
- SDMMC2_CMD - write 0x2003EC81 to IOBASE + 0x0300\r
- SDMMC2_D0 - write 0x2003EC81 to IOBASE + 0x0350\r
- SDMMC2_D1 - write 0x2003EC81 to IOBASE + 0x02F0\r
- SDMMC2_D2 - write 0x2003EC81 to IOBASE + 0x0340\r
- SDMMC2_D3_CD_B - write 0x2003EC81 to IOBASE + 0x0310\r
- */\r
- if (SystemConfiguration->LpssSdioEnabled== 1) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0320, 0x2003ED01);//SDIO\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0300, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0350, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x02F0, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0340, 0x2003EC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0310, 0x2003EC81);\r
- }\r
-\r
- /*\r
- 20.1.3 SD Card\r
- SDMMC3_1P8_EN - write 0x2003CD01 to IOBASE + 0x03F0\r
- SDMMC3_CD_B - write 0x2003CC81 to IOBASE + 0x03A0\r
- SDMMC3_CLK - write 0x2003CD01 to IOBASE + 0x02B0\r
- SDMMC3_CMD - write 0x2003CC81 to IOBASE + 0x02C0\r
- SDMMC3_D0 - write 0x2003CC81 to IOBASE + 0x02E0\r
- SDMMC3_D1 - write 0x2003CC81 to IOBASE + 0x0290\r
- SDMMC3_D2 - write 0x2003CC81 to IOBASE + 0x02D0\r
- SDMMC3_D3 - write 0x2003CC81 to IOBASE + 0x02A0\r
- SDMMC3_PWR_EN_B - write 0x2003CC81 to IOBASE + 0x0690\r
- SDMMC3_WP - write 0x2003CC82 to IOBASE + 0x0160\r
- */\r
- if (SystemConfiguration->LpssSdcardEnabled == 1) {\r
- if (!((PlatformInfo->BoardId == BOARD_ID_BL_FFRD && PlatformInfo->BoardRev== PR11) && (SystemConfiguration->CfioPnpSettings == 1))) {\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x05F0, 0x2003CD01);//SDCARD\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x02B0, 0x2003CD01);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x02C0, 0x2003CC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x02E0, 0x2003CC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0290, 0x2003CC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x02D0, 0x2003CC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x02A0, 0x2003CC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0690, 0x2003CC81);\r
- MmioWrite32 (IO_BASE_ADDRESS + 0x0650, 0x2003CC82); //GPIOC_7 set to WP Pin\r
- }\r
- }\r
-\r
-\r
- DEBUG ((EFI_D_ERROR, "ConfigureLpssAndSccGpio------------end\n"));\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-ConfigureLpeGpio (\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- DEBUG ((EFI_D_ERROR, "ConfigureLpeGpio------------start\n"));\r
-\r
- if (SystemConfiguration->PchAzalia == 0) {\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x220, (UINT32)~(0x7), (UINT32) (0x01));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x250, (UINT32)~(0x7), (UINT32) (0x01));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x240, (UINT32)~(0x7), (UINT32) (0x01));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x260, (UINT32)~(0x7), (UINT32) (0x01));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x270, (UINT32)~(0x7), (UINT32) (0x01));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x230, (UINT32)~(0x7), (UINT32) (0x01));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x280, (UINT32)~(0x7), (UINT32) (0x01));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x540, (UINT32)~(0x7), (UINT32) (0x01));\r
- }\r
-\r
- DEBUG ((EFI_D_ERROR, "ConfigureLpeGpio------------end\n"));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-ConfigureSciSmiGpioRout (\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfo)\r
-{\r
- UINT32 GPI_Routing;\r
-\r
- GPI_Routing = MmioRead32 (PMC_BASE_ADDRESS + R_PCH_PMC_GPI_ROUT);\r
-\r
- //\r
- // For FAB3, Route GPIO_CORE 0 to cause Runtime SCI, GPIO_SUS 0 to cause Wake SCI and GPIO_SUS 7 to cause EXTSMI\r
- //\r
- if(PlatformInfo->BoardRev == 3) {\r
- GPI_Routing = GPI_Routing & 0xfffc3ffc;\r
- GPI_Routing = GPI_Routing | 0x00024002;\r
- }\r
-\r
- //\r
- // For FAB2/1, Route GPIO_CORE 7 to cause Runtime SCI, GPIO_SUS 0 to cause Wake SCI and GPIO_SUS 7 to cause EXTSMI\r
- //\r
- else {\r
- GPI_Routing = GPI_Routing & 0x3fff3ffc;\r
- GPI_Routing = GPI_Routing | 0x80004002;\r
- }\r
- MmioWrite32((PMC_BASE_ADDRESS + R_PCH_PMC_GPI_ROUT), GPI_Routing);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-ConfigureMipiCsi (\r
- VOID)\r
-{\r
- //\r
- //Configure the platform clock for MIPI-CSI usage\r
- //PLT_CLK0\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x6a0, (UINT32)~(0x7), (UINT32) (0x01));\r
-\r
- //\r
- //PLT_CLK1\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x570, (UINT32)~(0x7), (UINT32) (0x01));\r
-\r
- //\r
- //PLT_CLK2\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + 0x5B0, (UINT32)~(0x7), (UINT32) (0x01));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-ConfigureUSBULPI (\r
- VOID)\r
-{\r
- //\r
- //Configure USB ULPI\r
- //USB_ULPI_0_CLK\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x338, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x330, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_DATA0\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x388, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x380, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_DATA1\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x368, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x360, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_DATA2\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x318, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x310, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_DATA3\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x378, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x370, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_DATA4\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x308, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x300, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_DATA5\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x398, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x390, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_DATA6\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x328, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x320, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_DATA7\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x3a8, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x3a0, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_DIR\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x348, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x340, (UINT32)~(0x187), (UINT32) (0x81));\r
-\r
- //\r
- //USB_ULPI_0_NXT\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x358, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x350, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- //\r
- //USB_ULPI_0_STP\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x3b8, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x3b0, (UINT32)~(0x187), (UINT32) (0x81));\r
-\r
- //\r
- //USB_ULPI_0_REFCLK\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x288, (UINT32)~(0x7), (UINT32) (GPI));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x280, (UINT32)~(0x187), (UINT32) (0x101));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-DisableRTD3 (\r
- VOID)\r
-{\r
- //\r
- //Disable RTD3\r
- //\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x210, (UINT32)~(0x0f000007), (UINT32) (0x00));\r
- MmioAndThenOr32 (IO_BASE_ADDRESS + GPIO_SSUS_OFFSET + 0x1e0, (UINT32)~(0x0f000007), (UINT32) (0x00));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Platform specific initializations in stage1.\r
-\r
- @param FfsHeader Pointer to the PEIM FFS file header.\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS Operation completed successfully.\r
- @retval Otherwise Platform initialization failed.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformEarlyInitEntry (\r
-\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- EFI_PLATFORM_INFO_HOB *PlatformInfo;\r
- EFI_PEI_HOB_POINTERS Hob;\r
- EFI_PLATFORM_CPU_INFO PlatformCpuInfo;\r
- EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *DescriptorBlock;\r
- EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *NewDescriptorBlock;\r
- UINTN Index;\r
- UINTN MaxIndex;\r
- UINT64 Base;\r
- UINT64 Size;\r
- UINT64 NewSize;\r
-\r
- //\r
- // Make sure base and size of the SMRAM region is aligned\r
- //\r
- Hob.Raw = GetFirstGuidHob (&gEfiSmmPeiSmramMemoryReserveGuid);\r
- if (Hob.Raw != NULL) {\r
- DescriptorBlock = GET_GUID_HOB_DATA (Hob.Raw);\r
- DEBUG ((DEBUG_INFO, "SMM PEI SMRAM Memory Reserved HOB\n"));\r
- for (Index = 0; Index < DescriptorBlock->NumberOfSmmReservedRegions; Index++) {\r
- DEBUG((DEBUG_INFO, " SMRAM Descriptor[%02x]: Start=%016lx Size=%016lx State=%02x\n",\r
- Index,\r
- DescriptorBlock->Descriptor[Index].PhysicalStart,\r
- DescriptorBlock->Descriptor[Index].PhysicalSize,\r
- DescriptorBlock->Descriptor[Index].RegionState\r
- ));\r
- }\r
-\r
- //\r
- // Find the largest usable range of SMRAM between 1MB and 4GB\r
- //\r
- for (Index = 0, MaxIndex = 0, Size = 0; Index < DescriptorBlock->NumberOfSmmReservedRegions; Index++) {\r
- //\r
- // Skip any SMRAM region that is already allocated, needs testing, or needs ECC initialization\r
- //\r
- if ((DescriptorBlock->Descriptor[Index].RegionState & (EFI_ALLOCATED | EFI_NEEDS_TESTING | EFI_NEEDS_ECC_INITIALIZATION)) != 0) {\r
- continue;\r
- }\r
- //\r
- // Skip any SMRAM region below 1MB\r
- //\r
- if (DescriptorBlock->Descriptor[Index].CpuStart < BASE_1MB) {\r
- continue;\r
- }\r
- //\r
- // Skip any SMRAM region that is above 4GB or crosses the 4GB boundary\r
- //\r
- if ((DescriptorBlock->Descriptor[Index].CpuStart + DescriptorBlock->Descriptor[Index].PhysicalSize) >= BASE_4GB) {\r
- continue;\r
- }\r
- //\r
- // Cache the largest SMRAM region index\r
- //\r
- if (DescriptorBlock->Descriptor[Index].PhysicalSize >= DescriptorBlock->Descriptor[MaxIndex].PhysicalSize) {\r
- MaxIndex = Index;\r
- }\r
- }\r
-\r
- //\r
- // Find the extent of the contiguous SMRAM region that surrounds the largest usable SMRAM range\r
- //\r
- Base = DescriptorBlock->Descriptor[MaxIndex].CpuStart;\r
- Size = DescriptorBlock->Descriptor[MaxIndex].PhysicalSize;\r
- for (Index = 0; Index < DescriptorBlock->NumberOfSmmReservedRegions; Index++) {\r
- if (DescriptorBlock->Descriptor[Index].CpuStart < Base &&\r
- Base == (DescriptorBlock->Descriptor[Index].CpuStart + DescriptorBlock->Descriptor[Index].PhysicalSize)) {\r
- Base = DescriptorBlock->Descriptor[Index].CpuStart;\r
- Size += DescriptorBlock->Descriptor[Index].PhysicalSize;\r
- } else if ((Base + Size) == DescriptorBlock->Descriptor[Index].CpuStart) {\r
- Size += DescriptorBlock->Descriptor[Index].PhysicalSize;\r
- }\r
- }\r
-\r
- //\r
- // Round SMRAM region up to nearest power of 2 that is at least 4KB\r
- //\r
- NewSize = MAX (LShiftU64 (1, HighBitSet64 (Size - 1) + 1), SIZE_4KB);\r
- if ((Base & ~(NewSize - 1)) != Base) {\r
- //\r
- // SMRAM region Base Address has smaller alignment than SMRAM region Size\r
- // This is not compatible with SMRR settings\r
- //\r
- DEBUG((DEBUG_ERROR, "ERROR: SMRAM Region Size has larger alignment than SMRAM Region Base\n"));\r
- DEBUG((DEBUG_ERROR, " SMRAM Region Base=%016lx Size=%016lx\n", Base, NewSize));\r
- ASSERT (FALSE);\r
- } else if (Size != NewSize) {\r
- //\r
- // See if the size difference can be added to an adjacent descriptor that is already allocated\r
- //\r
- for (Index = 0; Index < DescriptorBlock->NumberOfSmmReservedRegions; Index++) {\r
- if ((DescriptorBlock->Descriptor[Index].CpuStart + DescriptorBlock->Descriptor[Index].PhysicalSize) == (Base + Size)) {\r
- if (((DescriptorBlock->Descriptor[Index].RegionState) & EFI_ALLOCATED) != 0) {\r
- DescriptorBlock->Descriptor[Index].PhysicalSize += (NewSize - Size);\r
- Size = NewSize;\r
- break;\r
- }\r
- }\r
- }\r
-\r
- if (Size != NewSize) {\r
- //\r
- // Add an allocated descriptor to the SMM PEI SMRAM Memory Reserved HOB to accomodate the larger size.\r
- //\r
- Index = DescriptorBlock->NumberOfSmmReservedRegions;\r
- NewDescriptorBlock = (EFI_SMRAM_HOB_DESCRIPTOR_BLOCK *)BuildGuidHob (\r
- &gEfiSmmPeiSmramMemoryReserveGuid,\r
- sizeof (EFI_SMRAM_HOB_DESCRIPTOR_BLOCK) + ((Index + 1) * sizeof (EFI_SMRAM_DESCRIPTOR))\r
- );\r
- ASSERT (NewDescriptorBlock != NULL);\r
-\r
- //\r
- // Copy old EFI_SMRAM_HOB_DESCRIPTOR_BLOCK to new allocated region\r
- //\r
- CopyMem (\r
- NewDescriptorBlock,\r
- DescriptorBlock,\r
- sizeof (EFI_SMRAM_HOB_DESCRIPTOR_BLOCK) + (Index * sizeof (EFI_SMRAM_DESCRIPTOR))\r
- );\r
-\r
- //\r
- // Make sure last descriptor in NewDescriptorBlock contains last descriptor from DescriptorBlock\r
- //\r
- CopyMem (\r
- &NewDescriptorBlock->Descriptor[Index],\r
- &NewDescriptorBlock->Descriptor[Index - 1],\r
- sizeof (EFI_SMRAM_DESCRIPTOR)\r
- );\r
-\r
- //\r
- // Fill next to last descriptor with an allocated descriptor that aligns the total size of SMRAM\r
- //\r
- NewDescriptorBlock->Descriptor[Index - 1].CpuStart = Base + Size;\r
- NewDescriptorBlock->Descriptor[Index - 1].PhysicalStart = Base + Size;\r
- NewDescriptorBlock->Descriptor[Index - 1].PhysicalSize = NewSize - Size;\r
- NewDescriptorBlock->Descriptor[Index - 1].RegionState = DescriptorBlock->Descriptor[MaxIndex].RegionState | EFI_ALLOCATED;\r
- NewDescriptorBlock->NumberOfSmmReservedRegions++;\r
-\r
- //\r
- // Invalidate the original gEfiSmmPeiSmramMemoryReserveGuid HOB\r
- //\r
- ZeroMem (&Hob.Guid->Name, sizeof (&Hob.Guid->Name));\r
- }\r
-\r
- Hob.Raw = GetFirstGuidHob (&gEfiSmmPeiSmramMemoryReserveGuid);\r
- DescriptorBlock = GET_GUID_HOB_DATA (Hob.Raw);\r
- DEBUG ((DEBUG_INFO, "SMM PEI SMRAM Memory Reserved HOB - Updated\n"));\r
- for (Index = 0; Index < DescriptorBlock->NumberOfSmmReservedRegions; Index++) {\r
- DEBUG((DEBUG_INFO, " SMRAM Descriptor[%02x]: Start=%016lx Size=%016lx State=%02x\n",\r
- Index,\r
- DescriptorBlock->Descriptor[Index].PhysicalStart,\r
- DescriptorBlock->Descriptor[Index].PhysicalSize,\r
- DescriptorBlock->Descriptor[Index].RegionState\r
- ));\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Initialize SmbusPolicy PPI\r
- //\r
- Status = (*PeiServices)->InstallPpi(PeiServices, &mInstallSmbusPolicyPpi);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Initialize Stall PPIs\r
- //\r
- Status = (*PeiServices)->InstallPpi (PeiServices, &mInstallStallPpi);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Initialize platform PPIs\r
- //\r
- Status = (*PeiServices)->InstallPpi (PeiServices, &mInstallSpeakerInterfacePpi);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Variable initialization\r
- //\r
- ZeroMem(&PlatformCpuInfo, sizeof(EFI_PLATFORM_CPU_INFO));\r
-\r
- //\r
- // Set the some PCI and chipset range as UC\r
- // And align to 1M at leaset\r
- //\r
- Hob.Raw = GetFirstGuidHob (&gEfiPlatformInfoGuid);\r
- ASSERT (Hob.Raw != NULL);\r
- PlatformInfo = GET_GUID_HOB_DATA(Hob.Raw);\r
-\r
- //\r
- // Initialize PlatformInfo HOB\r
- //\r
- MultiPlatformInfoInit(PeiServices, PlatformInfo);\r
-\r
- //\r
- // Do basic MCH init\r
- //\r
- MchInit (PeiServices);\r
-\r
- //\r
- // Set the new boot mode\r
- //\r
- Status = UpdateBootMode (PeiServices, PlatformInfo);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- SetPlatformBootMode (PeiServices, PlatformInfo);\r
-\r
- //\r
- // Get setup variable. This can only be done after BootMode is updated\r
- //\r
- GetSetupVariable (PeiServices, &SystemConfiguration);\r
-\r
- CheckOsSelection(PeiServices, &SystemConfiguration);\r
-\r
- //\r
- // Update PlatformInfo HOB according to setup variable\r
- //\r
- PlatformInfoUpdate(PeiServices, PlatformInfo, &SystemConfiguration);\r
-\r
- InitializePlatform (PeiServices, PlatformInfo, &SystemConfiguration);\r
-\r
- //\r
- // Initialize VlvPolicy PPI\r
- //\r
- Status = VlvPolicyInit (PeiServices, &SystemConfiguration);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Soc specific GPIO setting\r
- //\r
- ConfigureSoCGpio(&SystemConfiguration);\r
-\r
- //\r
- // Baylake Board specific.\r
- //\r
- if (PlatformInfo->BoardId == BOARD_ID_BL_RVP ||\r
- PlatformInfo->BoardId == BOARD_ID_BL_FFRD ||\r
- PlatformInfo->BoardId == BOARD_ID_BL_FFRD8 ||\r
- PlatformInfo->BoardId == BOARD_ID_BL_RVP_DDR3L ||\r
- PlatformInfo->BoardId == BOARD_ID_BL_STHI ||\r
- PlatformInfo->BoardId == BOARD_ID_BB_RVP ||\r
- PlatformInfo->BoardId == BOARD_ID_BS_RVP ||\r
- PlatformInfo->BoardId == BOARD_ID_MINNOW2 ||\r
- PlatformInfo->BoardId == BOARD_ID_MINNOW2_TURBOT||\r
- PlatformInfo->BoardId == BOARD_ID_CVH) {\r
- ConfigureLpssAndSccGpio(&SystemConfiguration, PlatformInfo);\r
-\r
- }\r
-\r
-\r
- //\r
- // Configure LPE\r
- // Alpine Valley and Bayley Bay board specific\r
- //\r
- ConfigureLpeGpio(&SystemConfiguration);\r
-\r
- //\r
- // Bayley Bay Board specific.\r
- //\r
- ConfigureSciSmiGpioRout(PlatformInfo);\r
- if (SystemConfiguration.LpssI2C3Enabled == 1) {\r
- ConfigureMipiCsi();\r
- }\r
-\r
-\r
- //\r
- // Do basic CPU init\r
- //\r
- Status = PlatformCpuInit (PeiServices, &SystemConfiguration, &PlatformCpuInfo);\r
-\r
- //\r
- // Perform basic SSA related platform initialization\r
- //\r
- PlatformSsaInit (&SystemConfiguration,PeiServices);\r
-\r
-\r
- //\r
- // Do basic PCH init\r
- //\r
- Status = PlatformPchInit (&SystemConfiguration, PeiServices, PlatformInfo->PlatformType);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Initialize platform PPIs\r
- //\r
- Status = (*PeiServices)->InstallPpi (PeiServices, &mPpiList[0]);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (PlatformInfo->BoardId != BOARD_ID_CVH) {\r
- InstallPlatformClocksNotify (PeiServices);\r
- InstallPlatformSysCtrlGPIONotify(PeiServices);\r
- }\r
-\r
- //\r
- // Initialize platform PPIs\r
- //\r
- Status = (*PeiServices)->NotifyPpi(PeiServices, &mNotifyList[0]);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Initialize Measured Boot\r
- //\r
- Status = MeasuredBootInit (PeiServices, &SystemConfiguration);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
-\r
- Return the mainblockcompact Fv.\r
-\r
- @param FvNumber Our enumeration of the firmware volumes we care about.\r
-\r
- @param FvAddress Base Address of the memory containing the firmware volume\r
-\r
- @retval EFI_SUCCESS\r
- @retval EFI_NOT_FOUND\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FindFv (\r
- IN EFI_PEI_FIND_FV_PPI *This,\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT UINT8 *FvNumber,\r
- OUT EFI_FIRMWARE_VOLUME_HEADER **FVAddress\r
- )\r
-{\r
- //\r
- // At present, we only have one Fv to search\r
- //\r
- if (*FvNumber == 0) {\r
- *FvNumber = 1;\r
- *FVAddress = (EFI_FIRMWARE_VOLUME_HEADER *)(UINTN)FixedPcdGet32 (PcdFlashFvMainBase);\r
- return EFI_SUCCESS;\r
- }\r
- else if (*FvNumber == 1) {\r
- *FvNumber = 2;\r
- *FVAddress = (EFI_FIRMWARE_VOLUME_HEADER *)(UINTN)FixedPcdGet32 (PcdFlashFvRecovery2Base);\r
- return EFI_SUCCESS;\r
- }\r
- else { // Not the one Fv we care about\r
- return EFI_NOT_FOUND;\r
- }\r
-}\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-CpuOnlyReset (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-// MsgBus32Write(CDV_UNIT_PUNIT, PUNIT_CPU_RST, 0x01)\r
-#ifdef __GNUC__\r
- __asm__\r
- (\r
- "xorl %ecx, %ecx\n"\r
- "1:hlt; hlt; hlt\n"\r
- "jmp 1b\n"\r
- );\r
-#else\r
- _asm {\r
- xor ecx, ecx\r
- HltLoop:\r
- hlt\r
- hlt\r
- hlt\r
- loop HltLoop\r
- }\r
-#endif\r
- //\r
- // If we get here we need to mark it as a failure.\r
- //\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-\r
-#ifdef __GNUC__\r
-#pragma GCC pop_options\r
-#else\r
-#pragma optimize ("", on)\r
-#endif\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- PlatformEarlyInit.h\r
-\r
-Abstract:\r
-\r
- Platform Early Stage header file\r
-\r
-\r
-\r
---*/\r
-\r
-/*++\r
- This file contains an 'Intel Peripheral Driver' and is\r
- licensed for Intel CPUs and chipsets under the terms of your\r
- license agreement with Intel or your vendor. This file may\r
- be modified by the user, subject to additional terms of the\r
- license agreement\r
---*/\r
-\r
-#ifndef _EFI_PLATFORM_EARLY_INIT_H_\r
-#define _EFI_PLATFORM_EARLY_INIT_H_\r
-\r
-#define EFI_FORWARD_DECLARATION(x) typedef struct _##x x\r
-#include <FrameworkPei.h>\r
-#include "PlatformBaseAddresses.h"\r
-#include "PchAccess.h"\r
-#include "VlvAccess.h"\r
-#include "SetupMode.h"\r
-#include "PlatformBootMode.h"\r
-#include "Platform.h"\r
-#include "LegacySpeaker.h"\r
-\r
-#include <Ppi/Stall.h>\r
-#include <Guid/PlatformInfo.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Ppi/AtaController.h>\r
-#include <Ppi/FindFv.h>\r
-#include <Ppi/BootInRecoveryMode.h>\r
-#include <Ppi/ReadOnlyVariable2.h>\r
-#include <Ppi/Capsule.h>\r
-#include <Guid/EfiVpdData.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/MtrrLib.h>\r
-#include <Library/CpuIA32.h>\r
-\r
-#include <IndustryStandard/Pci22.h>\r
-#include <Ppi/Speaker.h>\r
-#include <Guid/FirmwareFileSystem.h>\r
-#include <Guid/MemoryTypeInformation.h>\r
-#include <Ppi/Cache.h>\r
-#include <Ppi/Smbus.h>\r
-#include <Library/PchPlatformLib.h>\r
-#include <Ppi/SmbusPolicy.h>\r
-#include <Ppi/Reset.h>\r
-#include <Ppi/EndOfPeiPhase.h>\r
-#include <Ppi/MemoryDiscovered.h>\r
-#include <Ppi/VlvPolicy.h>\r
-#include <Guid/GlobalVariable.h>\r
-#include <Ppi/RecoveryModule.h>\r
-#include <Ppi/DeviceRecoveryModule.h>\r
-#include <Guid/Capsule.h>\r
-#include <Guid/RecoveryDevice.h>\r
-#include <Ppi/MasterBootMode.h>\r
-#include <Guid/PlatformCpuInfo.h>\r
-#include <Guid/OsSelection.h>\r
-#include <Guid/SmramMemoryReserve.h>\r
-#include <Register/Msr.h>\r
-\r
-#define SMC_LAN_ON 0x46\r
-#define SMC_LAN_OFF 0x47\r
-#define SMC_DEEP_S3_STS 0xB2\r
-\r
-\r
-\r
-\r
-//\r
-// Wake Event Types\r
-//\r
-#define SMBIOS_WAKEUP_TYPE_RESERVED 0x00\r
-#define SMBIOS_WAKEUP_TYPE_OTHERS 0x01\r
-#define SMBIOS_WAKEUP_TYPE_UNKNOWN 0x02\r
-#define SMBIOS_WAKEUP_TYPE_APM_TIMER 0x03\r
-#define SMBIOS_WAKEUP_TYPE_MODEM_RING 0x04\r
-#define SMBIOS_WAKEUP_TYPE_LAN_REMOTE 0x05\r
-#define SMBIOS_WAKEUP_TYPE_POWER_SWITCH 0x06\r
-#define SMBIOS_WAKEUP_TYPE_PCI_PME 0x07\r
-#define SMBIOS_WAKEUP_TYPE_AC_POWER_RESTORED 0x08\r
-\r
-#define EFI_CPUID_VIRT_PHYS_ADDRESS_SIZE 0x80000008\r
-\r
-//\r
-// Defines for stall ppi\r
-//\r
-#define PEI_STALL_RESOLUTION 1\r
-\r
-//\r
-// Used in PEI memory test routines\r
-//\r
-#define MEMORY_TEST_COVER_SPAN 0x40000\r
-#define MEMORY_TEST_PATTERN 0x5A5A5A5A\r
-\r
-#define EFI_LOW_BEEP_FREQUENCY 0x31B\r
-#define EFI_HIGH_BEEP_FREQUENCY 0x254\r
-\r
-//\r
-// General Purpose Constants\r
-//\r
-#define ICH_ACPI_TIMER_MAX_VALUE 0x1000000 //The timer is 24 bit overflow\r
-\r
-\r
-\r
-//\r
-//\r
-// GPIO Register Settings for ValleyFalls (Tablet)\r
-//\r
-//\r
-// IO Space configyuration registers\r
-// Field Descriptions:\r
-// USE: Defines the pin's usage model: GPIO (G) or Native (N) mode.\r
-// I/O: Defines whether GPIOs are inputs (I) or outputs (O).\r
-// (Note: Only meaningful for pins used as GPIOs.)\r
-// LVL: This field gives you the initial value for "output" GPIO's.\r
-// (Note: The output level is dependent upon whether the pin is inverted.)\r
-// TPE: Defines whether Trigger Positive Edge Enable.\r
-// TNE: Defines whether Trigger Negative Edge Enable.\r
-// WAKE_EN: only support in SUS community\r
-// (Note: Only affects the level sent to the GPE logic and does not\r
-// affect the level read through the GPIO registers.)\r
-//\r
-//\r
-// Memory spcae configuration registers\r
-//\r
-// Field Descriptions:\r
-// PAD releated:\r
-// PAD_CONF0\r
-// PAD_CONF1\r
-// PAD_VAL\r
-// PAD_DFT\r
-//\r
-// Notes:\r
-// 1. N = Native , G = GPIO , I = Input, O = Output, - = BOTH/NOT SURE\r
-//\r
-// Signal UsedAs USE I/O LVL TPE TNE PCONF0 PCONF1 PVAL PDFT\r
-// -------------------------------------------------------------------------------------------------------------------------\r
-// GPIO0 UART1_RXD-L N I - - - cd29h - - -\r
-// GPIO1 UART1_TXD-0 N O - - - cd29h - - -\r
-// *GPIO2 UART1_RTS_B-1 N I - - - cca9h - - -\r
-// *GPIO3 UART1_CTS_B-H N O - - - cca9h - - -\r
-\r
-// GPIO4 I2C1_SDA-OD-O N - - - - cca9h - - -\r
-// GPIO5 I2C1_SCL-OD-O N - - - - cca9h - - -\r
-// GPIO6 I2S_SYSCLK-0 N O - - - 8d51h - - -\r
-// GPIO7 I2S_L_R-0 (SP) N O - - - 8cd1h - - -\r
-// GPIO8 I2S_DATA_OUT-0 N O - - - 8cd1h - - -\r
-// GPIO9 I2S_SDATA_IN-L N I - - - 8cd1h - - -\r
-\r
-// GPIO10 PCM_CLK-0 N O - - - 8d51h - - -\r
-// GPIO11 PCM_FSYNC-0 (SP) N O - - - 8cd1h - - -\r
-// GPIO12 PCM_DATA_OUT-0 (SP) N O - - - 8cd1h - - -\r
-// GPIO13 PCM_DATA_IN-L N I - - - 8d51h - - -\r
-\r
-// GPIO14 SATA_GP0 N - - - - - - - -\r
-// GPIO15 I2C2_SDA-OD-O/I N - - - - ccaah - - -\r
-\r
-// GPIO16 SATA_LEDN N O - - - - - - -\r
-// GPIO17 UART2_RTS_B-1 N I - - - cd2ah - - -\r
-// GPIO18 UART2_CTS_B-H N O - - - ccaah - - -\r
-// GPIO19 UART2_RXD-H N I - - - ccaah - - -\r
-\r
-// GPIO20 I2C2_SCL-OD-O/I N - - - - ccaah - - -\r
-// GPIO21 **PCIE_CLKREQ4B N - - - - - - - -\r
-// GPIO22 UART2_TXD-0 N O - - - ccaah - - -\r
-// GPIO23 FLEX_CLK_SE1 N - - - - - - - -\r
-\r
-// GPIO24 SPI0_SCK-0 N O - - - 8d02h - - -\r
-// GPIO25 SPI0_CS-1 N O - - - 8d02h - - -\r
-// GPIO26 SPI0_MOSI-0 N O - - - 8d02h - - -\r
-// GPIO27 SPI0_MISO-L N I - - - 8d02h - - -\r
-\r
-// GPIO28 UART3_RXD-L N I - - - - - - -\r
-// GPIO29 UART3_TXD-0 N O - - - - - - -\r
-// GPIO30 UART4_RXD-L N I - - - - - - -\r
-// GPIO31 UART4_TXD-0 N O - - - - - - -\r
-\r
-// GPIO32 SDMMC1_CLK N - - - - 208d51h - - -\r
-// GPIO33 SDMMC1_D0 N - - - - 8cd1h - - -\r
-// GPIO34 SDMMC1_D1 N - - - - 8cd1h - - -\r
-// GPIO35 SDMMC1_D2 N - - - - 8cd1h - - -\r
-// GPIO36 SDMMC1_D3_CD_B N - - - - 8cd1h - - -\r
-// GPIO37 MMC1_D4_SD_WE N - - - - 8cd1h - - -\r
-// GPIO38 MMC1_D5 N - - - - 8cd1h - - -\r
-// GPIO39 MMC1_D6 N - - - - 8cd1h - - -\r
-// GPIO40 MMC1_D7 N - - - - 8cd1h - - -\r
-// GPIO41 SDMMC1_CMD N - - - - 8cd1h - - -\r
-// GPIO42 MMC1_RESET_B N - - - - 208d51h - - -\r
-\r
-// GPIO43 SDMMC2_CLK N - - - - 208d51h - - -\r
-// GPIO44 SDMMC2_D0 N - - - - 8cd1h - - -\r
-// GPIO45 SDMMC2_D1 N - - - - 8cd1h - - -\r
-// GPIO46 SDMMC2_D2 N - - - - 8cd1h - - -\r
-// GPIO47 SDMMC2_D3_CD_B N - - - - 8cd1h - - -\r
-// GPIO48 SDMMC2_CMD N - - - - 8cd1h - - -\r
-\r
-// GPIO49 SDMMC3_CLK N - - - - 8d51h - - -\r
-// GPIO50 SDMMC3_D0 N - - - - 8cd1h - - -\r
-// GPIO51 SDMMC3_D1 N - - - - 8cd1h - - -\r
-// GPIO52 SDMMC3_D2 N - - - - 8cd1h - - -\r
-// GPIO53 SDMMC3_D3 N - - - - 8cd1h - - -\r
-// GPIO54 SDMMC3_CD_B N - - - - cca9h - - -\r
-// GPIO55 SDMMC3_CMD N - - - - 8cd1h - - -\r
-// GPIO56 SDMMC3_1P8_EN N - - - - cd29h - - -\r
-\r
-// GPIO57 LPC_AD0 N - - - - - - - -\r
-// GPIO58 LPC_AD1 N - - - - - - - -\r
-// GPIO59 LPC_AD2 N - - - - - - - -\r
-// GPIO60 LPC_AD3 N - - - - - - - -\r
-// GPIO61 LPC_FRAMEB N O - - - - - - -\r
-// GPIO62 LPC_CLKOUT0 N O - - - - - - -\r
-// GPIO63 LPC_CLKOUT1 N O - - - - - - -\r
-// GPIO64 LPC_CLKRUNB N - - - - - - - -\r
-\r
-// GPIO65 SMB_DATA N - - - - - - - -\r
-// GPIO66 SMB_CLK N - - - - - - - -\r
-// GPIO67 SMB_ALERTB N - - - - - - - -\r
-\r
-// GPIO68 ILB_SEIRQ N - - - - - - - -\r
-// GPIO69 SPKR N O - - - - - - -\r
-\r
-//SUS WELL\r
-\r
-//GPIO_SUS0 BT_WAKEUP_VLV N O - - - CCA8h - - -\r
-//GPIO_SUS1 BT_CLOCK_REQ N O - - - CCA8h - - -\r
-//GPIO_SUS2 WIFI_PWR_EN N O - - - CCA8h - - -\r
-//GPIO_SUS3 SD_CARD_PWR_EN N O - - - CD28h - - -\r
-//GPIO_SUS4 GPIO_SUS4 N O - - - CD28h - - -\r
-//GPIO_SUS5 GPIO_SUS5 N O - - - CD28h - - -\r
-//GPIO_SUS6 SUSPWRDNACK N O - - - 8850h - - -\r
-//GPIO_SUS7 PMU_SLP_DDRVTT_B N O - - - 8850h - - -\r
-//GPIO_SUS8 PMU_WAKE_B N O - - - CCA8h - - -\r
-//GPIO_SUS9 PMU_PWRBTN_B N O - - - CCA8h - - -\r
-//GPIO_SUS10 PMU_WAKE_LAN_B N O - - - CCA8h - - -\r
-//GPIO_SUS11 SUS_STAT_B N O - - - C828h - - -\r
-//GPIO_SUS12 GPIO_SUS12 N O - - - C828h - - -\r
-//GPIO_SUS13 USB_OC0_B-20K,H N O - - - CCA8h - - -\r
-//GPIO_SUS14 GPIO_SUS14 N O - - - CCA8h - - -\r
-//GPIO_SUS15 SPI_CS1_B-20K,H N O - - - 8C80h - - -\r
-//GPIO_SUS16 PMU_SUSCLK N O - - - C828h - - -\r
-//\r
-\r
-\r
-#define VF_TAB_GPIO_USE_SEL_VAL_0_31 0x00000000\r
-#define VF_TAB_GPIO_USE_SEL_VAL_32_63 0x00000000\r
-#define VF_TAB_GPIO_USE_SEL_VAL_64_70 0x00000000\r
-#define VF_TAB_GPIO_USE_SEL_VAL_SUS 0x00000000\r
-\r
-//\r
-//1010 --00 0100 01-- 0101 --0- 0001 1010\r
-//\r
-#define VF_TAB_GPIO_IO_SEL_VAL_0_31 0x00000000 // BIT30 | BIT28 | BIT27 | BIT19 | BIT17 | BIT13 | BIT9 | BIT2 | BIT0\r
-#define VF_TAB_GPIO_IO_SEL_VAL_32_63 0x00000000\r
-#define VF_TAB_GPIO_IO_SEL_VAL_64_70 0x00000000\r
-#define VF_TAB_GPIO_IO_SEL_VAL_SUS 0x00000000\r
-\r
-\r
-#define VF_TAB_GPIO_LVL_VAL_0_31 0x00000000\r
-#define VF_TAB_GPIO_LVL_VAL_32_63 0x00000000\r
-#define VF_TAB_GPIO_LVL_VAL_64_70 0x00000000\r
-#define VF_TAB_GPIO_LVL_VAL_SUS 0x00000000\r
-\r
-#define VF_TAB_GPIO_TPE_VAL_0_31 0x00000000\r
-#define VF_TAB_GPIO_TPE_VAL_SUS 0x00000000\r
-\r
-#define VF_TAB_GPIO_TNE_VAL_0_31 0x00000000\r
-#define VF_TAB_GPIO_TNE_VAL_SUS 0x00000000\r
-\r
-#define VF_TAB_GPIO_TS_VAL_0_31 0x00000000\r
-#define VF_TAB_GPIO_TS_VAL_SUS 0x00000000\r
-\r
-\r
-//\r
-// Memory space registers\r
-//\r
-\r
-//\r
-// CONF0\r
-//\r
-#define VF_TAB_PAD_CONF0_GPIO0 0xcd29\r
-#define VF_TAB_PAD_CONF0_GPIO1 0xcd29\r
-#define VF_TAB_PAD_CONF0_GPIO2 0xcca9\r
-#define VF_TAB_PAD_CONF0_GPIO3 0xcca9\r
-#define VF_TAB_PAD_CONF0_GPIO4 0xcca9\r
-#define VF_TAB_PAD_CONF0_GPIO5 0xcca9\r
-#define VF_TAB_PAD_CONF0_GPIO6 0x8d51\r
-#define VF_TAB_PAD_CONF0_GPIO7 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO8 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO9 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO10 0x8d51\r
-#define VF_TAB_PAD_CONF0_GPIO11 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO12 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO13 0x8d51\r
-#define VF_TAB_PAD_CONF0_GPIO14 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO15 0xccaa\r
-#define VF_TAB_PAD_CONF0_GPIO16 0xC828\r
-#define VF_TAB_PAD_CONF0_GPIO17 0xcd2a\r
-#define VF_TAB_PAD_CONF0_GPIO18 0xccaa\r
-#define VF_TAB_PAD_CONF0_GPIO19 0xccaa\r
-#define VF_TAB_PAD_CONF0_GPIO20 0xccaa\r
-#define VF_TAB_PAD_CONF0_GPIO21 0xCCA9\r
-#define VF_TAB_PAD_CONF0_GPIO22 0xccaa\r
-#define VF_TAB_PAD_CONF0_GPIO23 0xCD2A\r
-#define VF_TAB_PAD_CONF0_GPIO24 0x8d02\r
-#define VF_TAB_PAD_CONF0_GPIO25 0x8d02\r
-#define VF_TAB_PAD_CONF0_GPIO26 0x8d02\r
-#define VF_TAB_PAD_CONF0_GPIO27 0x8d02\r
-#define VF_TAB_PAD_CONF0_GPIO28 0x8D02\r
-#define VF_TAB_PAD_CONF0_GPIO29 0x8D02\r
-#define VF_TAB_PAD_CONF0_GPIO30 0x8D00\r
-#define VF_TAB_PAD_CONF0_GPIO31 0xCD2A\r
-#define VF_TAB_PAD_CONF0_GPIO32 0x208d51\r
-#define VF_TAB_PAD_CONF0_GPIO33 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO34 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO35 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO36 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO37 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO38 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO39 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO40 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO41 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO42 0x208d51\r
-#define VF_TAB_PAD_CONF0_GPIO43 0x208d51\r
-#define VF_TAB_PAD_CONF0_GPIO44 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO45 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO46 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO47 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO48 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO49 0x8d51\r
-#define VF_TAB_PAD_CONF0_GPIO50 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO51 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO52 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO53 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO54 0xcca9\r
-#define VF_TAB_PAD_CONF0_GPIO55 0x8cd1\r
-#define VF_TAB_PAD_CONF0_GPIO56 0xcd29\r
-#define VF_TAB_PAD_CONF0_GPIO57 0x8C80\r
-#define VF_TAB_PAD_CONF0_GPIO58 0x8C80\r
-#define VF_TAB_PAD_CONF0_GPIO59 0x8C80\r
-#define VF_TAB_PAD_CONF0_GPIO60 0x8C80\r
-#define VF_TAB_PAD_CONF0_GPIO61 0x8800\r
-#define VF_TAB_PAD_CONF0_GPIO62 0x8D00\r
-#define VF_TAB_PAD_CONF0_GPIO63 0x8800\r
-#define VF_TAB_PAD_CONF0_GPIO64 0x8800\r
-#define VF_TAB_PAD_CONF0_GPIO65 0xC828\r
-#define VF_TAB_PAD_CONF0_GPIO66 0xC828\r
-#define VF_TAB_PAD_CONF0_GPIO67 0xC828\r
-#define VF_TAB_PAD_CONF0_GPIO68 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO69 0xC828\r
-#define VF_TAB_PAD_CONF0_GPIO70 0xCCA8\r
-\r
-\r
-\r
-//\r
-// PAD_CONF1\r
-//\r
-#define VF_TAB_PAD_CONF1_GPIO0 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO1 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO2 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO3 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO4 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO5 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO6 0x1F000F\r
-#define VF_TAB_PAD_CONF1_GPIO7 0x1F000F\r
-#define VF_TAB_PAD_CONF1_GPIO8 0x1F000F\r
-#define VF_TAB_PAD_CONF1_GPIO9 0x1F000F\r
-#define VF_TAB_PAD_CONF1_GPIO10 0x1F000F\r
-#define VF_TAB_PAD_CONF1_GPIO11 0x1F000F\r
-#define VF_TAB_PAD_CONF1_GPIO12 0x1F000F\r
-#define VF_TAB_PAD_CONF1_GPIO13 0x1F000F\r
-#define VF_TAB_PAD_CONF1_GPIO14 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO15 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO16 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO17 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO18 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO19 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO20 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO21 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO22 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO23 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO24 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO25 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO26 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO27 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO28 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO29 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO30 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO31 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO32 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO33 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO34 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO35 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO36 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO37 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO38 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO39 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO40 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO41 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO42 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO43 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO44 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO45 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO46 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO47 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO48 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO49 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO50 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO51 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO52 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO53 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO54 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO55 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO56 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO57 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO58 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO59 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO60 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO61 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO62 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO63 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO64 0x00000\r
-#define VF_TAB_PAD_CONF1_GPIO65 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO66 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO67 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO68 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO69 0x20002\r
-#define VF_TAB_PAD_CONF1_GPIO70 0x20002\r
-\r
-\r
-//\r
-// PAD_VAL\r
-//\r
-#define VF_TAB_PAD_VAL_GPIO0 0x2\r
-#define VF_TAB_PAD_VAL_GPIO1 0x2\r
-#define VF_TAB_PAD_VAL_GPIO2 0x2\r
-#define VF_TAB_PAD_VAL_GPIO3 0x2\r
-#define VF_TAB_PAD_VAL_GPIO4 0x2\r
-#define VF_TAB_PAD_VAL_GPIO5 0x2\r
-#define VF_TAB_PAD_VAL_GPIO6 0x2\r
-#define VF_TAB_PAD_VAL_GPIO7 0x2\r
-#define VF_TAB_PAD_VAL_GPIO8 0x2\r
-#define VF_TAB_PAD_VAL_GPIO9 0x2\r
-#define VF_TAB_PAD_VAL_GPIO10 0x2\r
-#define VF_TAB_PAD_VAL_GPIO11 0x2\r
-#define VF_TAB_PAD_VAL_GPIO12 0x2\r
-#define VF_TAB_PAD_VAL_GPIO13 0x2\r
-#define VF_TAB_PAD_VAL_GPIO14 0x2\r
-#define VF_TAB_PAD_VAL_GPIO15 0x2\r
-#define VF_TAB_PAD_VAL_GPIO16 0x4\r
-#define VF_TAB_PAD_VAL_GPIO17 0x2\r
-#define VF_TAB_PAD_VAL_GPIO18 0x2\r
-#define VF_TAB_PAD_VAL_GPIO19 0x2\r
-#define VF_TAB_PAD_VAL_GPIO20 0x2\r
-#define VF_TAB_PAD_VAL_GPIO21 0x2\r
-#define VF_TAB_PAD_VAL_GPIO22 0x2\r
-#define VF_TAB_PAD_VAL_GPIO23 0x2\r
-#define VF_TAB_PAD_VAL_GPIO24 0x2\r
-#define VF_TAB_PAD_VAL_GPIO25 0x2\r
-#define VF_TAB_PAD_VAL_GPIO26 0x2\r
-#define VF_TAB_PAD_VAL_GPIO27 0x2\r
-#define VF_TAB_PAD_VAL_GPIO28 0x2\r
-#define VF_TAB_PAD_VAL_GPIO29 0x2\r
-#define VF_TAB_PAD_VAL_GPIO30 0x2\r
-#define VF_TAB_PAD_VAL_GPIO31 0x2\r
-#define VF_TAB_PAD_VAL_GPIO32 0x2\r
-#define VF_TAB_PAD_VAL_GPIO33 0x2\r
-#define VF_TAB_PAD_VAL_GPIO34 0x2\r
-#define VF_TAB_PAD_VAL_GPIO35 0x2\r
-#define VF_TAB_PAD_VAL_GPIO36 0x2\r
-#define VF_TAB_PAD_VAL_GPIO37 0x2\r
-#define VF_TAB_PAD_VAL_GPIO38 0x2\r
-#define VF_TAB_PAD_VAL_GPIO39 0x2\r
-#define VF_TAB_PAD_VAL_GPIO40 0x2\r
-#define VF_TAB_PAD_VAL_GPIO41 0x2\r
-#define VF_TAB_PAD_VAL_GPIO42 0x2\r
-#define VF_TAB_PAD_VAL_GPIO43 0x2\r
-#define VF_TAB_PAD_VAL_GPIO44 0x2\r
-#define VF_TAB_PAD_VAL_GPIO45 0x2\r
-#define VF_TAB_PAD_VAL_GPIO46 0x2\r
-#define VF_TAB_PAD_VAL_GPIO47 0x2\r
-#define VF_TAB_PAD_VAL_GPIO48 0x2\r
-#define VF_TAB_PAD_VAL_GPIO49 0x2\r
-#define VF_TAB_PAD_VAL_GPIO50 0x2\r
-#define VF_TAB_PAD_VAL_GPIO51 0x2\r
-#define VF_TAB_PAD_VAL_GPIO52 0x2\r
-#define VF_TAB_PAD_VAL_GPIO53 0x2\r
-#define VF_TAB_PAD_VAL_GPIO54 0x2\r
-#define VF_TAB_PAD_VAL_GPIO55 0x2\r
-#define VF_TAB_PAD_VAL_GPIO56 0x2\r
-#define VF_TAB_PAD_VAL_GPIO57 0x2\r
-#define VF_TAB_PAD_VAL_GPIO58 0x2\r
-#define VF_TAB_PAD_VAL_GPIO59 0x2\r
-#define VF_TAB_PAD_VAL_GPIO60 0x2\r
-#define VF_TAB_PAD_VAL_GPIO61 0x4\r
-#define VF_TAB_PAD_VAL_GPIO62 0x2\r
-#define VF_TAB_PAD_VAL_GPIO63 0x2\r
-#define VF_TAB_PAD_VAL_GPIO64 0x2\r
-#define VF_TAB_PAD_VAL_GPIO65 0x2\r
-#define VF_TAB_PAD_VAL_GPIO66 0x2\r
-#define VF_TAB_PAD_VAL_GPIO67 0x0\r
-#define VF_TAB_PAD_VAL_GPIO68 0x2\r
-#define VF_TAB_PAD_VAL_GPIO69 0x4\r
-#define VF_TAB_PAD_VAL_GPIO70 0x2\r
-\r
-\r
-//\r
-// PAD_DFT\r
-//\r
-#define VF_TAB_PAD_DFT_GPIO0 0xC\r
-#define VF_TAB_PAD_DFT_GPIO1 0xC\r
-#define VF_TAB_PAD_DFT_GPIO2 0xC\r
-#define VF_TAB_PAD_DFT_GPIO3 0xC\r
-#define VF_TAB_PAD_DFT_GPIO4 0xC\r
-#define VF_TAB_PAD_DFT_GPIO5 0xC\r
-#define VF_TAB_PAD_DFT_GPIO6 0xC\r
-#define VF_TAB_PAD_DFT_GPIO7 0xC\r
-#define VF_TAB_PAD_DFT_GPIO8 0xC\r
-#define VF_TAB_PAD_DFT_GPIO9 0xC\r
-#define VF_TAB_PAD_DFT_GPIO10 0xC\r
-#define VF_TAB_PAD_DFT_GPIO11 0xC\r
-#define VF_TAB_PAD_DFT_GPIO12 0xC\r
-#define VF_TAB_PAD_DFT_GPIO13 0xC\r
-#define VF_TAB_PAD_DFT_GPIO14 0xC\r
-#define VF_TAB_PAD_DFT_GPIO15 0xC\r
-#define VF_TAB_PAD_DFT_GPIO16 0xC\r
-#define VF_TAB_PAD_DFT_GPIO17 0xC\r
-#define VF_TAB_PAD_DFT_GPIO18 0xC\r
-#define VF_TAB_PAD_DFT_GPIO19 0xC\r
-#define VF_TAB_PAD_DFT_GPIO20 0xC\r
-#define VF_TAB_PAD_DFT_GPIO21 0xC\r
-#define VF_TAB_PAD_DFT_GPIO22 0xC\r
-#define VF_TAB_PAD_DFT_GPIO23 0xC\r
-#define VF_TAB_PAD_DFT_GPIO24 0xC\r
-#define VF_TAB_PAD_DFT_GPIO25 0xC\r
-#define VF_TAB_PAD_DFT_GPIO26 0xC\r
-#define VF_TAB_PAD_DFT_GPIO27 0xC\r
-#define VF_TAB_PAD_DFT_GPIO28 0xC\r
-#define VF_TAB_PAD_DFT_GPIO29 0xC\r
-#define VF_TAB_PAD_DFT_GPIO30 0xC\r
-#define VF_TAB_PAD_DFT_GPIO31 0xC\r
-#define VF_TAB_PAD_DFT_GPIO32 0xC\r
-#define VF_TAB_PAD_DFT_GPIO33 0xC\r
-#define VF_TAB_PAD_DFT_GPIO34 0xC\r
-#define VF_TAB_PAD_DFT_GPIO35 0xC\r
-#define VF_TAB_PAD_DFT_GPIO36 0xC\r
-#define VF_TAB_PAD_DFT_GPIO37 0xC\r
-#define VF_TAB_PAD_DFT_GPIO38 0xC\r
-#define VF_TAB_PAD_DFT_GPIO39 0xC\r
-#define VF_TAB_PAD_DFT_GPIO40 0xC\r
-#define VF_TAB_PAD_DFT_GPIO41 0xC\r
-#define VF_TAB_PAD_DFT_GPIO42 0xC\r
-#define VF_TAB_PAD_DFT_GPIO43 0xC\r
-#define VF_TAB_PAD_DFT_GPIO44 0xC\r
-#define VF_TAB_PAD_DFT_GPIO45 0xC\r
-#define VF_TAB_PAD_DFT_GPIO46 0xC\r
-#define VF_TAB_PAD_DFT_GPIO47 0xC\r
-#define VF_TAB_PAD_DFT_GPIO48 0xC\r
-#define VF_TAB_PAD_DFT_GPIO49 0xC\r
-#define VF_TAB_PAD_DFT_GPIO50 0xC\r
-#define VF_TAB_PAD_DFT_GPIO51 0xC\r
-#define VF_TAB_PAD_DFT_GPIO52 0xC\r
-#define VF_TAB_PAD_DFT_GPIO53 0xC\r
-#define VF_TAB_PAD_DFT_GPIO54 0xC\r
-#define VF_TAB_PAD_DFT_GPIO55 0xC\r
-#define VF_TAB_PAD_DFT_GPIO56 0xC\r
-#define VF_TAB_PAD_DFT_GPIO57 0xC\r
-#define VF_TAB_PAD_DFT_GPIO58 0xC\r
-#define VF_TAB_PAD_DFT_GPIO59 0xC\r
-#define VF_TAB_PAD_DFT_GPIO60 0xC\r
-#define VF_TAB_PAD_DFT_GPIO61 0xC\r
-#define VF_TAB_PAD_DFT_GPIO62 0xC\r
-#define VF_TAB_PAD_DFT_GPIO63 0xC\r
-#define VF_TAB_PAD_DFT_GPIO64 0xC\r
-#define VF_TAB_PAD_DFT_GPIO65 0xC\r
-#define VF_TAB_PAD_DFT_GPIO66 0xC\r
-#define VF_TAB_PAD_DFT_GPIO67 0xC\r
-#define VF_TAB_PAD_DFT_GPIO68 0xC\r
-#define VF_TAB_PAD_DFT_GPIO69 0xC\r
-#define VF_TAB_PAD_DFT_GPIO70 0xC\r
-\r
-\r
-//\r
-//SUS WELL\r
-//\r
-\r
-//\r
-// CONF0\r
-//\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS0 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS1 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS2 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS3 0xCD28\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS4 0xCD28\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS5 0xCD28\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS6 0x8850\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS7 0x8850\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS8 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS9 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS10 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS11 0xC828\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS12 0xC828\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS13 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS14 0xCCA8\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS15 0x8C80\r
-#define VF_TAB_PAD_CONF0_GPIO_SUS16 0xC828\r
-\r
-//\r
-// CONF1\r
-//\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS0 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS1 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS2 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS3 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS4 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS5 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS6 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS7 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS8 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS9 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS10 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS11 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS12 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS13 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS14 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS15 0\r
-#define VF_TAB_PAD_CONF1_GPIO_SUS16 0\r
-\r
-//\r
-// PAD_VAL\r
-//\r
-#define VF_TAB_PAD_VAL_GPIO_SUS0 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS1 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS2 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS3 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS4 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS5 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS6 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS7 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS8 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS9 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS10 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS11 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS12 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS13 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS14 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS15 0\r
-#define VF_TAB_PAD_VAL_GPIO_SUS16 0\r
-\r
-//\r
-// PAD_DFT\r
-//\r
-#define VF_TAB_PAD_DFT_GPIO_SUS0 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS1 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS2 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS3 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS4 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS5 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS6 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS7 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS8 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS9 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS10 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS11 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS12 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS13 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS14 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS15 0\r
-#define VF_TAB_PAD_DFT_GPIO_SUS16 0\r
-\r
-\r
-//\r
-//\r
-// GPIO Register Settings for ValleyFalls (Netbook)\r
-//\r
-//\r
-// IO Space configyuration registers\r
-// Field Descriptions:\r
-// USE: Defines the pin's usage model: GPIO (G) or Native (N) mode.\r
-// I/O: Defines whether GPIOs are inputs (I) or outputs (O).\r
-// (Note: Only meaningful for pins used as GPIOs.)\r
-// LVL: This field gives you the initial value for "output" GPIO's.\r
-// (Note: The output level is dependent upon whether the pin is inverted.)\r
-// TPE: Defines whether Trigger Positive Edge Enable.\r
-// TNE: Defines whether Trigger Negative Edge Enable.\r
-// WAKE_EN: only support in SUS community\r
-// (Note: Only affects the level sent to the GPE logic and does not\r
-// affect the level read through the GPIO registers.)\r
-//\r
-//\r
-// Memory spcae configuration registers\r
-//\r
-// Field Descriptions:\r
-// PAD releated:\r
-// PAD_CONF0\r
-// PAD_CONF1\r
-// PAD_VAL\r
-// PAD_DFT\r
-//\r
-// Notes:\r
-// 1. N = Native , G = GPIO , I = Input, O = Output, - = BOTH/NOT SURE\r
-//\r
-// Signal UsedAs USE I/O LVL TPE TNE PCONF0 PCONF1 PVAL PDFT\r
-// -------------------------------------------------------------------------------------------------------------------------\r
-// GPIO0 UART1_RXD-L N I - - - cd29h - - -\r
-// GPIO1 UART1_TXD-0 N O - - - cd29h - - -\r
-// *GPIO2 UART1_RTS_B-1 N I - - - cca9h - - -\r
-// *GPIO3 UART1_CTS_B-H N O - - - cca9h - - -\r
-\r
-// GPIO4 NMI_B-H G - - - - cca9h - - -\r
-// GPIO5 GPIO_D5 G - - - - cca9h - - -\r
-// GPIO6 GPIO_D6 G O - - - 8d51h - - -\r
-// GPIO7 GPIO_D7 G O - - - 8cd1h - - -\r
-// GPIO8 GPIO_D8 G O - - - 8cd1h - - -\r
-// GPIO9 GPIO_D9 G I - - - 8cd1h - - -\r
-\r
-// GPIO10 GPIO_D10 G O - - - 8d51h - - -\r
-// GPIO11 GPIO_D11 G O - - - 8cd1h - - -\r
-// GPIO12 GPIO_D12 G O - - - 8cd1h - - -\r
-// GPIO13 GPIO_D13 G I - - - 8d51h - - -\r
-\r
-// GPIO14 SATA_GP0 N - - - - - - - -\r
-// GPIO15 SATA_GP1-L N - - - - ccaah - - -\r
-\r
-// GPIO16 SATA_LEDN-OD-O N O - - - - - - -\r
-// GPIO17 PCIE_CLKREQ0B-20K,H N I - - - cd2ah - - -\r
-// GPIO18 PCIE_CLKREQ1B-20K,H N O - - - ccaah - - -\r
-// GPIO19 PCIE_CLKREQ2B-20K,H N I - - - ccaah - - -\r
-// GPIO20 PCIE_CLKREQ3B-20K,H N - - - - ccaah - - -\r
-// GPIO21 PCIE_CLKREQ4B-20K,H N - - - - - - - -\r
-// GPIO22 FLEX_CLK_SE0-20K,L N O - - - ccaah - - -\r
-// GPIO23 FLEX_CLK_SE1-20K,L N - - - - - - - -\r
-\r
-// GPIO24 HDA_RSTB N O - - - 8d02h - - -\r
-// GPIO25 HDA_SYNC N O - - - 8d02h - - -\r
-// GPIO26 HDA_CLK N O - - - 8d02h - - -\r
-// GPIO27 HDA_SDO N I - - - 8d02h - - -\r
-// GPIO28 HDA_SDI0 N I - - - - - - -\r
-// GPIO29 HDA_SDI1 N O - - - - - - -\r
-// GPIO30 HDA_DOCKRSTB N I - - - - - - -\r
-// GPIO31 HDA_DOCKENB N O - - - - - - -\r
-\r
-// GPIO32 SDMMC1_CLK N - - - - 208d51h - - -\r
-// GPIO33 SDMMC1_D0 N - - - - 8cd1h - - -\r
-// GPIO34 SDMMC1_D1 N - - - - 8cd1h - - -\r
-// GPIO35 SDMMC1_D2 N - - - - 8cd1h - - -\r
-// GPIO36 SDMMC1_D3_CD_B N - - - - 8cd1h - - -\r
-// GPIO37 MMC1_D4_SD_WE N - - - - 8cd1h - - -\r
-// GPIO38 MMC1_D5 N - - - - 8cd1h - - -\r
-// GPIO39 MMC1_D6 N - - - - 8cd1h - - -\r
-// GPIO40 MMC1_D7 N - - - - 8cd1h - - -\r
-// GPIO41 SDMMC1_CMD N - - - - 8cd1h - - -\r
-// GPIO42 MMC1_RESET_B N - - - - 208d51h - - -\r
-\r
-// GPIO43 SDMMC2_CLK N - - - - 208d51h - - -\r
-// GPIO44 SDMMC2_D0 N - - - - 8cd1h - - -\r
-// GPIO45 SDMMC2_D1 N - - - - 8cd1h - - -\r
-// GPIO46 SDMMC2_D2 N - - - - 8cd1h - - -\r
-// GPIO47 SDMMC2_D3_CD_B N - - - - 8cd1h - - -\r
-// GPIO48 SDMMC2_CMD N - - - - 8cd1h - - -\r
-\r
-// GPIO49 SDMMC3_CLK N - - - - 8d51h - - -\r
-// GPIO50 SDMMC3_D0 N - - - - 8cd1h - - -\r
-// GPIO51 SDMMC3_D1 N - - - - 8cd1h - - -\r
-// GPIO52 SDMMC3_D2 N - - - - 8cd1h - - -\r
-// GPIO53 SDMMC3_D3 N - - - - 8cd1h - - -\r
-// GPIO54 SDMMC3_CD_B N - - - - cca9h - - -\r
-// GPIO55 SDMMC3_CMD N - - - - 8cd1h - - -\r
-// GPIO56 SDMMC3_1P8_EN N - - - - cd29h - - -\r
-\r
-// GPIO57 LPC_AD0 N - - - - - - - -\r
-// GPIO58 LPC_AD1 N - - - - - - - -\r
-// GPIO59 LPC_AD2 N - - - - - - - -\r
-// GPIO60 LPC_AD3 N - - - - - - - -\r
-// GPIO61 LPC_FRAMEB N O - - - - - - -\r
-// GPIO62 LPC_CLKOUT0 N O - - - - - - -\r
-// GPIO63 LPC_CLKOUT1 N O - - - - - - -\r
-// GPIO64 LPC_CLKRUNB N - - - - - - - -\r
-\r
-// GPIO65 SMB_DATA N - - - - - - - -\r
-// GPIO66 SMB_CLK N - - - - - - - -\r
-// GPIO67 SMB_ALERTB N - - - - - - - -\r
-\r
-// GPIO68 ILB_SEIRQ N - - - - - - - -\r
-// GPIO69 SPKR N O - - - - - - -\r
-\r
-//SUS WELL\r
-\r
-\r
-//GPIO_SUS0 GPIO_SUS0 N O - - - CCA8h - - -\r
-//GPIO_SUS1 GPIO_SUS1 N O - - - CCA8h - - -\r
-//GPIO_SUS2 GPIO_SUS2 N O - - - CCA8h - - -\r
-//GPIO_SUS3 GPIO_SUS3 N O - - - CD28h - - -\r
-//GPIO_SUS4 GPIO_SUS4 N O - - - CD28h - - -\r
-//GPIO_SUS5 GPIO_SUS5 N O - - - CD28h - - -\r
-//GPIO_SUS6 SUSPWRDNACK-0 N O - - - 8850h - - -\r
-//GPIO_SUS7 PMU_SLP_DDRVTT_B-0 N O - - - 8850h - - -\r
-//GPIO_SUS8 PMU_WAKE_B-20K,H N O - - - CCA8h - - -\r
-//GPIO_SUS9 PMU_PWRBTN_B-20K,H N O - - - CCA8h - - -\r
-//GPIO_SUS10 PMU_WAKE_LAN_B-20K,H N O - - - CCA8h - - -\r
-//GPIO_SUS11 SUS_STAT_B-1 N O - - - C828h - - -\r
-//GPIO_SUS12 PMU_SUSCLK-0 N O - - - C828h - - -\r
-//GPIO_SUS13 USB_OC0_B-20K,H N O - - - CCA8h - - -\r
-//GPIO_SUS14 USB_OC1_B-20K,H N O - - - CCA8h - - -\r
-//GPIO_SUS15 SPI_CS1_B-20K,H N O - - - 8C80h - - -\r
-//GPIO_SUS16 SPI_CS1_B-20K,H N O - - - C828h - - -\r
-//\r
-\r
-#define VF_NET_GPIO_USE_SEL_VAL_0_31 0x00000000\r
-#define VF_NET_GPIO_USE_SEL_VAL_32_63 0x00000000\r
-#define VF_NET_GPIO_USE_SEL_VAL_64_70 0x00000000\r
-#define VF_NET_GPIO_USE_SEL_VAL_SUS 0x00000000\r
-\r
-//\r
-//1010 --00 0100 01-- 0101 --0- 0001 1010\r
-//\r
-#define VF_NET_GPIO_IO_SEL_VAL_0_31 0x00000000 // BIT30 | BIT28 | BIT27 | BIT19 | BIT17 | BIT13 | BIT9 | BIT2 | BIT0\r
-#define VF_NET_GPIO_IO_SEL_VAL_32_63 0x00000000\r
-#define VF_NET_GPIO_IO_SEL_VAL_64_70 0x00000000\r
-#define VF_NET_GPIO_IO_SEL_VAL_SUS 0x00000000\r
-\r
-\r
-#define VF_NET_GPIO_LVL_VAL_0_31 0x00000000\r
-#define VF_NET_GPIO_LVL_VAL_32_63 0x00000000\r
-#define VF_NET_GPIO_LVL_VAL_64_70 0x00000000\r
-#define VF_NET_GPIO_LVL_VAL_SUS 0x00000000\r
-\r
-#define VF_NET_GPIO_TPE_VAL_0_31 0x00000000\r
-#define VF_NET_GPIO_TPE_VAL_SUS 0x00000000\r
-\r
-#define VF_NET_GPIO_TNE_VAL_0_31 0x00000000\r
-#define VF_NET_GPIO_TNE_VAL_SUS 0x00000000\r
-\r
-#define VF_NET_GPIO_TS_VAL_0_31 0x00000000\r
-#define VF_NET_GPIO_TS_VAL_SUS 0x00000000\r
-\r
-\r
-//\r
-// Memory space registers\r
-//\r
-\r
-\r
-//\r
-// CONF0\r
-//\r
-#define VF_NET_PAD_CONF0_GPIO0 0xcd29\r
-#define VF_NET_PAD_CONF0_GPIO1 0xcd29\r
-#define VF_NET_PAD_CONF0_GPIO2 0xcca9\r
-#define VF_NET_PAD_CONF0_GPIO3 0xcca9\r
-#define VF_NET_PAD_CONF0_GPIO4 0xcca8\r
-#define VF_NET_PAD_CONF0_GPIO5 0xcca8\r
-#define VF_NET_PAD_CONF0_GPIO6 0x8d50\r
-#define VF_NET_PAD_CONF0_GPIO7 0x8cd0\r
-#define VF_NET_PAD_CONF0_GPIO8 0x8cd0\r
-#define VF_NET_PAD_CONF0_GPIO9 0x8cd0\r
-#define VF_NET_PAD_CONF0_GPIO10 0x8d50\r
-#define VF_NET_PAD_CONF0_GPIO11 0x8cd0\r
-#define VF_NET_PAD_CONF0_GPIO12 0x8cd0\r
-#define VF_NET_PAD_CONF0_GPIO13 0x8d50\r
-#define VF_NET_PAD_CONF0_GPIO14 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO15 0xccaa\r
-#define VF_NET_PAD_CONF0_GPIO16 0xC828\r
-#define VF_NET_PAD_CONF0_GPIO17 0xcd2a\r
-#define VF_NET_PAD_CONF0_GPIO18 0xccaa\r
-#define VF_NET_PAD_CONF0_GPIO19 0xccaa\r
-#define VF_NET_PAD_CONF0_GPIO20 0xccaa\r
-#define VF_NET_PAD_CONF0_GPIO21 0xCCA9\r
-#define VF_NET_PAD_CONF0_GPIO22 0xccaa\r
-#define VF_NET_PAD_CONF0_GPIO23 0xCD2A\r
-#define VF_NET_PAD_CONF0_GPIO24 0x8d02\r
-#define VF_NET_PAD_CONF0_GPIO25 0x8d02\r
-#define VF_NET_PAD_CONF0_GPIO26 0x8d02\r
-#define VF_NET_PAD_CONF0_GPIO27 0x8d02\r
-#define VF_NET_PAD_CONF0_GPIO28 0x8D02\r
-#define VF_NET_PAD_CONF0_GPIO29 0x8D02\r
-#define VF_NET_PAD_CONF0_GPIO30 0x8D00\r
-#define VF_NET_PAD_CONF0_GPIO31 0xCD2A\r
-#define VF_NET_PAD_CONF0_GPIO32 0x208d51\r
-#define VF_NET_PAD_CONF0_GPIO33 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO34 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO35 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO36 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO37 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO38 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO39 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO40 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO41 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO42 0x208d51\r
-#define VF_NET_PAD_CONF0_GPIO43 0x208d51\r
-#define VF_NET_PAD_CONF0_GPIO44 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO45 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO46 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO47 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO48 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO49 0x8d51\r
-#define VF_NET_PAD_CONF0_GPIO50 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO51 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO52 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO53 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO54 0xcca9\r
-#define VF_NET_PAD_CONF0_GPIO55 0x8cd1\r
-#define VF_NET_PAD_CONF0_GPIO56 0xcd29\r
-#define VF_NET_PAD_CONF0_GPIO57 0x8C80\r
-#define VF_NET_PAD_CONF0_GPIO58 0x8C80\r
-#define VF_NET_PAD_CONF0_GPIO59 0x8C80\r
-#define VF_NET_PAD_CONF0_GPIO60 0x8C80\r
-#define VF_NET_PAD_CONF0_GPIO61 0x8800\r
-#define VF_NET_PAD_CONF0_GPIO62 0x8D00\r
-#define VF_NET_PAD_CONF0_GPIO63 0x8800\r
-#define VF_NET_PAD_CONF0_GPIO64 0x8800\r
-#define VF_NET_PAD_CONF0_GPIO65 0xC828\r
-#define VF_NET_PAD_CONF0_GPIO66 0xC828\r
-#define VF_NET_PAD_CONF0_GPIO67 0xC828\r
-#define VF_NET_PAD_CONF0_GPIO68 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO69 0xC828\r
-#define VF_NET_PAD_CONF0_GPIO70 0xCCA8\r
-\r
-\r
-\r
-\r
-//\r
-// PAD_CONF1\r
-//\r
-#define VF_NET_PAD_CONF1_GPIO0 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO1 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO2 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO3 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO4 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO5 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO6 0x1F000F\r
-#define VF_NET_PAD_CONF1_GPIO7 0x1F000F\r
-#define VF_NET_PAD_CONF1_GPIO8 0x1F000F\r
-#define VF_NET_PAD_CONF1_GPIO9 0x1F000F\r
-#define VF_NET_PAD_CONF1_GPIO10 0x1F000F\r
-#define VF_NET_PAD_CONF1_GPIO11 0x1F000F\r
-#define VF_NET_PAD_CONF1_GPIO12 0x1F000F\r
-#define VF_NET_PAD_CONF1_GPIO13 0x1F000F\r
-#define VF_NET_PAD_CONF1_GPIO14 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO15 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO16 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO17 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO18 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO19 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO20 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO21 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO22 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO23 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO24 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO25 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO26 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO27 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO28 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO29 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO30 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO31 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO32 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO33 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO34 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO35 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO36 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO37 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO38 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO39 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO40 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO41 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO42 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO43 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO44 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO45 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO46 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO47 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO48 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO49 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO50 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO51 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO52 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO53 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO54 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO55 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO56 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO57 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO58 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO59 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO60 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO61 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO62 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO63 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO64 0x00000\r
-#define VF_NET_PAD_CONF1_GPIO65 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO66 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO67 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO68 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO69 0x20002\r
-#define VF_NET_PAD_CONF1_GPIO70 0x20002\r
-\r
-\r
-\r
-//\r
-// PAD_VAL\r
-//\r
-#define VF_NET_PAD_VAL_GPIO0 0x2\r
-#define VF_NET_PAD_VAL_GPIO1 0x2\r
-#define VF_NET_PAD_VAL_GPIO2 0x2\r
-#define VF_NET_PAD_VAL_GPIO3 0x2\r
-#define VF_NET_PAD_VAL_GPIO4 0x2\r
-#define VF_NET_PAD_VAL_GPIO5 0x2\r
-#define VF_NET_PAD_VAL_GPIO6 0x2\r
-#define VF_NET_PAD_VAL_GPIO7 0x2\r
-#define VF_NET_PAD_VAL_GPIO8 0x2\r
-#define VF_NET_PAD_VAL_GPIO9 0x2\r
-#define VF_NET_PAD_VAL_GPIO10 0x2\r
-#define VF_NET_PAD_VAL_GPIO11 0x2\r
-#define VF_NET_PAD_VAL_GPIO12 0x2\r
-#define VF_NET_PAD_VAL_GPIO13 0x2\r
-#define VF_NET_PAD_VAL_GPIO14 0x2\r
-#define VF_NET_PAD_VAL_GPIO15 0x2\r
-#define VF_NET_PAD_VAL_GPIO16 0x4\r
-#define VF_NET_PAD_VAL_GPIO17 0x2\r
-#define VF_NET_PAD_VAL_GPIO18 0x2\r
-#define VF_NET_PAD_VAL_GPIO19 0x2\r
-#define VF_NET_PAD_VAL_GPIO20 0x2\r
-#define VF_NET_PAD_VAL_GPIO21 0x2\r
-#define VF_NET_PAD_VAL_GPIO22 0x2\r
-#define VF_NET_PAD_VAL_GPIO23 0x2\r
-#define VF_NET_PAD_VAL_GPIO24 0x2\r
-#define VF_NET_PAD_VAL_GPIO25 0x2\r
-#define VF_NET_PAD_VAL_GPIO26 0x2\r
-#define VF_NET_PAD_VAL_GPIO27 0x2\r
-#define VF_NET_PAD_VAL_GPIO28 0x2\r
-#define VF_NET_PAD_VAL_GPIO29 0x2\r
-#define VF_NET_PAD_VAL_GPIO30 0x2\r
-#define VF_NET_PAD_VAL_GPIO31 0x2\r
-#define VF_NET_PAD_VAL_GPIO32 0x2\r
-#define VF_NET_PAD_VAL_GPIO33 0x2\r
-#define VF_NET_PAD_VAL_GPIO34 0x2\r
-#define VF_NET_PAD_VAL_GPIO35 0x2\r
-#define VF_NET_PAD_VAL_GPIO36 0x2\r
-#define VF_NET_PAD_VAL_GPIO37 0x2\r
-#define VF_NET_PAD_VAL_GPIO38 0x2\r
-#define VF_NET_PAD_VAL_GPIO39 0x2\r
-#define VF_NET_PAD_VAL_GPIO40 0x2\r
-#define VF_NET_PAD_VAL_GPIO41 0x2\r
-#define VF_NET_PAD_VAL_GPIO42 0x2\r
-#define VF_NET_PAD_VAL_GPIO43 0x2\r
-#define VF_NET_PAD_VAL_GPIO44 0x2\r
-#define VF_NET_PAD_VAL_GPIO45 0x2\r
-#define VF_NET_PAD_VAL_GPIO46 0x2\r
-#define VF_NET_PAD_VAL_GPIO47 0x2\r
-#define VF_NET_PAD_VAL_GPIO48 0x2\r
-#define VF_NET_PAD_VAL_GPIO49 0x2\r
-#define VF_NET_PAD_VAL_GPIO50 0x2\r
-#define VF_NET_PAD_VAL_GPIO51 0x2\r
-#define VF_NET_PAD_VAL_GPIO52 0x2\r
-#define VF_NET_PAD_VAL_GPIO53 0x2\r
-#define VF_NET_PAD_VAL_GPIO54 0x2\r
-#define VF_NET_PAD_VAL_GPIO55 0x2\r
-#define VF_NET_PAD_VAL_GPIO56 0x2\r
-#define VF_NET_PAD_VAL_GPIO57 0x2\r
-#define VF_NET_PAD_VAL_GPIO58 0x2\r
-#define VF_NET_PAD_VAL_GPIO59 0x2\r
-#define VF_NET_PAD_VAL_GPIO60 0x2\r
-#define VF_NET_PAD_VAL_GPIO61 0x4\r
-#define VF_NET_PAD_VAL_GPIO62 0x2\r
-#define VF_NET_PAD_VAL_GPIO63 0x2\r
-#define VF_NET_PAD_VAL_GPIO64 0x2\r
-#define VF_NET_PAD_VAL_GPIO65 0x2\r
-#define VF_NET_PAD_VAL_GPIO66 0x2\r
-#define VF_NET_PAD_VAL_GPIO67 0x0\r
-#define VF_NET_PAD_VAL_GPIO68 0x2\r
-#define VF_NET_PAD_VAL_GPIO69 0x4\r
-#define VF_NET_PAD_VAL_GPIO70 0x2\r
-\r
-\r
-//\r
-// PAD_DFT\r
-//\r
-#define VF_NET_PAD_DFT_GPIO0 0xC\r
-#define VF_NET_PAD_DFT_GPIO1 0xC\r
-#define VF_NET_PAD_DFT_GPIO2 0xC\r
-#define VF_NET_PAD_DFT_GPIO3 0xC\r
-#define VF_NET_PAD_DFT_GPIO4 0xC\r
-#define VF_NET_PAD_DFT_GPIO5 0xC\r
-#define VF_NET_PAD_DFT_GPIO6 0xC\r
-#define VF_NET_PAD_DFT_GPIO7 0xC\r
-#define VF_NET_PAD_DFT_GPIO8 0xC\r
-#define VF_NET_PAD_DFT_GPIO9 0xC\r
-#define VF_NET_PAD_DFT_GPIO10 0xC\r
-#define VF_NET_PAD_DFT_GPIO11 0xC\r
-#define VF_NET_PAD_DFT_GPIO12 0xC\r
-#define VF_NET_PAD_DFT_GPIO13 0xC\r
-#define VF_NET_PAD_DFT_GPIO14 0xC\r
-#define VF_NET_PAD_DFT_GPIO15 0xC\r
-#define VF_NET_PAD_DFT_GPIO16 0xC\r
-#define VF_NET_PAD_DFT_GPIO17 0xC\r
-#define VF_NET_PAD_DFT_GPIO18 0xC\r
-#define VF_NET_PAD_DFT_GPIO19 0xC\r
-#define VF_NET_PAD_DFT_GPIO20 0xC\r
-#define VF_NET_PAD_DFT_GPIO21 0xC\r
-#define VF_NET_PAD_DFT_GPIO22 0xC\r
-#define VF_NET_PAD_DFT_GPIO23 0xC\r
-#define VF_NET_PAD_DFT_GPIO24 0xC\r
-#define VF_NET_PAD_DFT_GPIO25 0xC\r
-#define VF_NET_PAD_DFT_GPIO26 0xC\r
-#define VF_NET_PAD_DFT_GPIO27 0xC\r
-#define VF_NET_PAD_DFT_GPIO28 0xC\r
-#define VF_NET_PAD_DFT_GPIO29 0xC\r
-#define VF_NET_PAD_DFT_GPIO30 0xC\r
-#define VF_NET_PAD_DFT_GPIO31 0xC\r
-#define VF_NET_PAD_DFT_GPIO32 0xC\r
-#define VF_NET_PAD_DFT_GPIO33 0xC\r
-#define VF_NET_PAD_DFT_GPIO34 0xC\r
-#define VF_NET_PAD_DFT_GPIO35 0xC\r
-#define VF_NET_PAD_DFT_GPIO36 0xC\r
-#define VF_NET_PAD_DFT_GPIO37 0xC\r
-#define VF_NET_PAD_DFT_GPIO38 0xC\r
-#define VF_NET_PAD_DFT_GPIO39 0xC\r
-#define VF_NET_PAD_DFT_GPIO40 0xC\r
-#define VF_NET_PAD_DFT_GPIO41 0xC\r
-#define VF_NET_PAD_DFT_GPIO42 0xC\r
-#define VF_NET_PAD_DFT_GPIO43 0xC\r
-#define VF_NET_PAD_DFT_GPIO44 0xC\r
-#define VF_NET_PAD_DFT_GPIO45 0xC\r
-#define VF_NET_PAD_DFT_GPIO46 0xC\r
-#define VF_NET_PAD_DFT_GPIO47 0xC\r
-#define VF_NET_PAD_DFT_GPIO48 0xC\r
-#define VF_NET_PAD_DFT_GPIO49 0xC\r
-#define VF_NET_PAD_DFT_GPIO50 0xC\r
-#define VF_NET_PAD_DFT_GPIO51 0xC\r
-#define VF_NET_PAD_DFT_GPIO52 0xC\r
-#define VF_NET_PAD_DFT_GPIO53 0xC\r
-#define VF_NET_PAD_DFT_GPIO54 0xC\r
-#define VF_NET_PAD_DFT_GPIO55 0xC\r
-#define VF_NET_PAD_DFT_GPIO56 0xC\r
-#define VF_NET_PAD_DFT_GPIO57 0xC\r
-#define VF_NET_PAD_DFT_GPIO58 0xC\r
-#define VF_NET_PAD_DFT_GPIO59 0xC\r
-#define VF_NET_PAD_DFT_GPIO60 0xC\r
-#define VF_NET_PAD_DFT_GPIO61 0xC\r
-#define VF_NET_PAD_DFT_GPIO62 0xC\r
-#define VF_NET_PAD_DFT_GPIO63 0xC\r
-#define VF_NET_PAD_DFT_GPIO64 0xC\r
-#define VF_NET_PAD_DFT_GPIO65 0xC\r
-#define VF_NET_PAD_DFT_GPIO66 0xC\r
-#define VF_NET_PAD_DFT_GPIO67 0xC\r
-#define VF_NET_PAD_DFT_GPIO68 0xC\r
-#define VF_NET_PAD_DFT_GPIO69 0xC\r
-#define VF_NET_PAD_DFT_GPIO70 0xC\r
-\r
-//\r
-// PCONF0\r
-//\r
-#define VF_NET_PAD_CONF0_GPIO_SUS0 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO_SUS1 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO_SUS2 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO_SUS3 0xCD28\r
-#define VF_NET_PAD_CONF0_GPIO_SUS4 0xCD28\r
-#define VF_NET_PAD_CONF0_GPIO_SUS5 0xCD28\r
-#define VF_NET_PAD_CONF0_GPIO_SUS6 0x8850\r
-#define VF_NET_PAD_CONF0_GPIO_SUS7 0x8850\r
-#define VF_NET_PAD_CONF0_GPIO_SUS8 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO_SUS9 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO_SUS10 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO_SUS11 0xC828\r
-#define VF_NET_PAD_CONF0_GPIO_SUS12 0xC828\r
-#define VF_NET_PAD_CONF0_GPIO_SUS13 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO_SUS14 0xCCA8\r
-#define VF_NET_PAD_CONF0_GPIO_SUS15 0x8C80\r
-#define VF_NET_PAD_CONF0_GPIO_SUS16 0xC828\r
-\r
-//\r
-// PCONF1\r
-//\r
-#define VF_NET_PAD_CONF1_GPIO_SUS0 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS1 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS2 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS3 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS4 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS5 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS6 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS7 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS8 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS9 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS10 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS11 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS12 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS13 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS14 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS15 0\r
-#define VF_NET_PAD_CONF1_GPIO_SUS16 0\r
-\r
-\r
-#define VF_NET_PAD_VAL_GPIO_SUS0 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS1 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS2 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS3 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS4 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS5 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS6 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS7 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS8 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS9 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS10 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS11 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS12 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS13 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS14 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS15 0\r
-#define VF_NET_PAD_VAL_GPIO_SUS16 0\r
-\r
-\r
-#define VF_NET_PAD_DFT_GPIO_SUS0 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS1 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS2 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS3 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS4 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS5 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS6 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS7 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS8 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS9 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS10 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS11 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS12 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS13 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS14 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS15 0\r
-#define VF_NET_PAD_DFT_GPIO_SUS16 0\r
-\r
-\r
-//\r
-// Function Prototypes\r
-//\r
-EFI_STATUS\r
-PlatformPchInit (\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration,\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINT16 PlatformType\r
- );\r
-\r
-EFI_STATUS\r
-PlatformCpuInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration,\r
- IN EFI_PLATFORM_CPU_INFO *PlatformCpuInfo\r
- );\r
-\r
-EFI_STATUS\r
-PeimInitializeFlashMap (\r
- IN EFI_FFS_FILE_HEADER *FfsHeader,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-PeimInstallFlashMapPpi (\r
- IN EFI_FFS_FILE_HEADER *FfsHeader,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-IchReset (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-;\r
-\r
-BOOLEAN\r
-GetSleepTypeAfterWakeup (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT UINT16 *SleepType\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-GetWakeupEventAndSaveToHob (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-MemoryDiscoveredPpiNotifyCallback (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- )\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PeiGetVariable (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN CHAR16 *VariableName,\r
- IN EFI_GUID * VendorGuid,\r
- OUT UINT32 *Attributes OPTIONAL,\r
- IN OUT UINTN *DataSize,\r
- OUT VOID *Data\r
- )\r
-;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PeiGetNextVariableName (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT UINTN *VariableNameSize,\r
- IN OUT CHAR16 *VariableName,\r
- IN OUT EFI_GUID *VendorGuid\r
- )\r
-;\r
-\r
-EFI_STATUS\r
-UpdateBootMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-EndOfPeiPpiNotifyCallback (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PeimInitializeRecovery (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-;\r
-\r
-VOID\r
-CheckPowerOffNow (\r
- VOID\r
- );\r
-\r
-VOID\r
-IchGpioInit (\r
- IN UINT16 PlatformType,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-EFI_STATUS\r
-PcieSecondaryBusReset (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN UINT8 Bus,\r
- IN UINT8 Dev,\r
- IN UINT8 Fun\r
- );\r
-\r
-VOID\r
-SetPlatformBootMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
-\r
-BOOLEAN\r
-CheckIfJumperSetForRecovery(\r
- VOID\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI \r
-FindFv (\r
- IN EFI_PEI_FIND_FV_PPI *This,\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT UINT8 *FvNumber,\r
- OUT EFI_FIRMWARE_VOLUME_HEADER **FVAddress\r
- );\r
-\r
-BOOLEAN\r
-IsA16Inverted (\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-CpuOnlyReset (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InitLan (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *Buffer\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Stall (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN CONST EFI_PEI_STALL_PPI *This,\r
- IN UINTN Microseconds\r
- );\r
-\r
-EFI_STATUS\r
-MultiPlatformInfoInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
-\r
-BOOLEAN\r
-IsRecoveryJumper (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
-);\r
-\r
-EFI_STATUS\r
-CheckOsSelection (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-EFI_STATUS\r
-PlatformInfoUpdate (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- );\r
-\r
-VOID\r
-PlatformSsaInit (\r
-IN SYSTEM_CONFIGURATION *SystemConfiguration,\r
-IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-InitializePlatform (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
-);\r
-\r
-VOID\r
-MchInit (\r
-IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SetPeiCacheMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SetDxeCacheMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-GPIO_initialization (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *SmbusPpi\r
- );\r
-\r
-\r
-BOOLEAN\r
-IsRtcUipAlwaysSet (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-\r
-\r
-EFI_STATUS\r
-InitPchUsb (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-PublishMemoryTypeInfo (\r
- void\r
- );\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- PlatformInfoInit.c\r
-\r
-Abstract:\r
- Platform Info Driver.\r
-\r
---*/\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-#define LEN_64M 0x4000000\r
-\r
-//\r
-// Default PCI32 resource size\r
-//\r
-#define RES_MEM32_MIN_LEN 0x38000000\r
-\r
-#define RES_IO_BASE 0x0D00\r
-#define RES_IO_LIMIT 0xFFFF\r
-\r
-#define MemoryCeilingVariable L"MemCeil."\r
-\r
-EFI_STATUS\r
-CheckOsSelection (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *Variable;\r
- UINTN VariableSize;\r
- EFI_OS_SELECTION_HOB *OsSelectionHob;\r
- UINT8 OsSelection;\r
- UINT8 *LpssDataHobPtr;\r
- UINT8 *LpssDataVarPtr;\r
- UINTN i;\r
-\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&Variable\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- VariableSize = sizeof (OsSelection);\r
- Status = Variable->GetVariable (\r
- Variable,\r
- L"OsSelection",\r
- &gOsSelectionVariableGuid,\r
- NULL,\r
- &VariableSize,\r
- &OsSelection\r
- );\r
-\r
- if (!EFI_ERROR(Status) && (SystemConfiguration->ReservedO != OsSelection)) {\r
- //\r
- // Build HOB for OsSelection\r
- //\r
- OsSelectionHob = BuildGuidHob (&gOsSelectionVariableGuid, sizeof (EFI_OS_SELECTION_HOB));\r
- ASSERT (OsSelectionHob != NULL);\r
-\r
- OsSelectionHob->OsSelectionChanged = TRUE;\r
- OsSelectionHob->OsSelection = OsSelection;\r
- SystemConfiguration->ReservedO = OsSelectionHob->OsSelection;\r
-\r
- //\r
- // Load LPSS and SCC default configurations\r
- //\r
- OsSelectionHob->LpssData.LpsseMMCEnabled = FALSE;\r
- OsSelectionHob->LpssData.LpssSdioEnabled = TRUE;\r
- OsSelectionHob->LpssData.LpssSdcardEnabled = TRUE;\r
- OsSelectionHob->LpssData.LpssSdCardSDR25Enabled = FALSE;\r
- OsSelectionHob->LpssData.LpssSdCardDDR50Enabled = TRUE;\r
- OsSelectionHob->LpssData.LpssMipiHsi = FALSE;\r
- OsSelectionHob->LpssData.LpsseMMC45Enabled = TRUE;\r
- OsSelectionHob->LpssData.LpsseMMC45DDR50Enabled = TRUE;\r
- OsSelectionHob->LpssData.LpsseMMC45HS200Enabled = FALSE;\r
- OsSelectionHob->LpssData.LpsseMMC45RetuneTimerValue = 8;\r
- OsSelectionHob->LpssData.eMMCBootMode = 1; // Auto Detect\r
-\r
-\r
- SystemConfiguration->Lpe = OsSelectionHob->Lpe;\r
- SystemConfiguration->PchAzalia = SystemConfiguration->PchAzalia;\r
- LpssDataHobPtr = &OsSelectionHob->LpssData.LpssPciModeEnabled;\r
- LpssDataVarPtr = &SystemConfiguration->LpssPciModeEnabled;\r
-\r
- for (i = 0; i < sizeof(EFI_PLATFORM_LPSS_DATA); i++) {\r
- *LpssDataVarPtr = *LpssDataHobPtr;\r
- LpssDataVarPtr++;\r
- LpssDataHobPtr++;\r
- }\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-PlatformInfoUpdate (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *Variable;\r
- UINTN VariableSize;\r
- UINT32 MemoryCeiling;\r
-\r
- //\r
- // Checking PCI32 resource from previous boot to determine the memory ceiling\r
- //\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&Variable\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- //\r
- // Get the memory ceiling\r
- //\r
- VariableSize = sizeof(MemoryCeiling);\r
- Status = Variable->GetVariable (\r
- Variable,\r
- MemoryCeilingVariable,\r
- &gEfiGlobalVariableGuid,\r
- NULL,\r
- &VariableSize,\r
- &MemoryCeiling\r
- );\r
- if(!EFI_ERROR(Status)) {\r
- //\r
- // Set the new PCI32 resource Base if the variable available\r
- //\r
- PlatformInfoHob->PciData.PciResourceMem32Base = MemoryCeiling;\r
- PlatformInfoHob->MemData.MemMaxTolm = MemoryCeiling;\r
- PlatformInfoHob->MemData.MemTolm = MemoryCeiling;\r
-\r
- //\r
- // Platform PCI MMIO Size in unit of 1MB\r
- //\r
- PlatformInfoHob->MemData.MmioSize = 0x1000 - (UINT16)(PlatformInfoHob->MemData.MemMaxTolm >> 20);\r
- }\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Initialize the platform related info hob according to the\r
- pre-determine value or setup option\r
-\r
- @retval EFI_SUCCESS Memory initialization completed successfully.\r
- @retval Others All other error conditions encountered result in an ASSERT.\r
-**/\r
-EFI_STATUS\r
-InitializePlatform (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PLATFORM_INFO_HOB *PlatformInfoHob,\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration\r
-)\r
-{\r
-//\r
-// -- cchew10 need to update here.\r
-//\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-#
-#
-# Copyright (c) 1999 - 2016, Intel Corporation. All rights reserved
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-# \r
-#
-#
-# Module Name:
-#
-# PlatformEarlyInit.inf
-#
-# Abstract:
-#
-# Component description file for PlatformEarlyInit module
-#
-#--*/
-
-[defines]
-INF_VERSION = 0x00010005
-BASE_NAME = PlatformEarlyInit
-FILE_GUID = 0A5EA2E1-BE0B-44a0-A775-F429C9A018A0
-MODULE_TYPE = PEIM
-VERSION_STRING = 1.0
-PI_SPECIFICATION_VERSION = 0x0001000A
-ENTRY_POINT = PlatformEarlyInitEntry
-
-[sources.common]
- BootMode.c
- CpuInitPeim.c
- PchInitPeim.c
- MchInit.c
- MemoryCallback.c
- MemoryPeim.c
- PlatformEarlyInit.c
- PlatformEarlyInit.h
- PlatformInfoInit.c
- LegacySpeaker.c
- LegacySpeaker.h
- Stall.c
- PlatformSsaInitPeim.c
-
-[Packages]
- MdePkg/MdePkg.dec
- MdeModulePkg/MdeModulePkg.dec
- Vlv2TbltDevicePkg/PlatformPkg.dec
- IntelFrameworkPkg/IntelFrameworkPkg.dec
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec
- Vlv2SocBinPkg/Vlv2SocBinPkg.dec
- UefiCpuPkg/UefiCpuPkg.dec
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec
-
-[LibraryClasses]
- PeimEntryPoint
- DebugLib
- HobLib
- IoLib
-# PeiKscLib
- MultiPlatformLib
- PcdLib
- PchPlatformLib
- MtrrLib
-
-[Ppis]
- gEfiPeiStallPpiGuid
- gPeiSpeakerInterfacePpiGuid
- gEfiPeiMemoryDiscoveredPpiGuid
- gVlvPolicyPpiGuid
- gEfiPeiReadOnlyVariable2PpiGuid
- gEfiPeiResetPpiGuid
- gEfiEndOfPeiSignalPpiGuid
- gPeiSmbusPolicyPpiGuid
- gEfiFindFvPpiGuid
- gPeiCapsulePpiGuid
- gEfiPeiBootInRecoveryModePpiGuid
- gEfiPeiRecoveryModulePpiGuid
- gEfiPeiDeviceRecoveryModulePpiGuid
- gPeiCachePpiGuid
- gEfiPeiMasterBootModePpiGuid
- gEfiPeiSmbusPpiGuid
- gPchInitPpiGuid
- gPchUsbPolicyPpiGuid
-
-[Guids]
- gEfiSetupVariableGuid
- gEfiPlatformInfoGuid
- gEfiPlatformBootModeGuid
- gEfiPlatformCpuInfoGuid
- gEfiGlobalVariableGuid
- gRecoveryOnFatFloppyDiskGuid
- gRecoveryOnFatUsbDiskGuid
- gRecoveryOnFatIdeDiskGuid
- gRecoveryOnDataCdGuid
- gMfgModeVariableGuid
- gEfiNormalSetupGuid
- gEfiMemoryTypeInformationGuid
- gOsSelectionVariableGuid
- gEfiSmmPeiSmramMemoryReserveGuid
-
-[Pcd.common]
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainSize
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress
- gEfiIchTokenSpaceGuid.PcdPeiIchEhciControllerMemoryBaseAddress
-
- gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress
- gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Base
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Size
-
-[Pcd]
- gEfiVLVTokenSpaceGuid.PcdMeasuredBootEnable
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBootState
-
-[Depex]
- gEfiPeiReadOnlyVariable2PpiGuid AND gPeiCachePpiGuid
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- PlatformSsaInitPeim.c\r
-\r
-Abstract:\r
-\r
-\r
---*/\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-/**\r
- Perform SSA related platform initialization.\r
-\r
-**/\r
-VOID\r
-PlatformSsaInit (\r
- IN SYSTEM_CONFIGURATION *SystemConfiguration,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-\r
- DEBUG ((EFI_D_ERROR, "PlatformSsaInit() - Start\n"));\r
- DEBUG ((EFI_D_ERROR, "PlatformSsaInit() - SystemConfiguration->ISPDevSel 0x%x\n",SystemConfiguration->ISPDevSel));\r
- if(SystemConfiguration->ISPDevSel == 0x02)\r
- {\r
- //\r
- // Device 3 Interrupt Route\r
- //\r
- MmioWrite16 (\r
- (ILB_BASE_ADDRESS + R_PCH_ILB_D3IR),\r
- V_PCH_ILB_DXXIR_IAR_PIRQH // For IUNIT\r
- );\r
- MmioRead16(ILB_BASE_ADDRESS + R_PCH_ILB_D3IR); // Read Posted Writes Register\r
- DEBUG ((EFI_D_ERROR, "PlatformSsaInit() - Device 3 Interrupt Route Done\n"));\r
- }\r
-\r
- //\r
- // Device 2 Interrupt Route\r
- //\r
- MmioWrite16 (\r
- (ILB_BASE_ADDRESS + R_PCH_ILB_D2IR),\r
- V_PCH_ILB_DXXIR_IAR_PIRQA // For IGD\r
- );\r
- MmioRead16(ILB_BASE_ADDRESS + R_PCH_ILB_D2IR); // Read Posted Writes Register\r
- DEBUG ((EFI_D_ERROR, "PlatformSsaInit() - Device 2 Interrupt Route Done\n"));\r
-\r
- return;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- Recovery.c\r
-\r
-Abstract:\r
-\r
- Tiano PEIM to provide the platform recovery functionality.\r
-\r
---*/\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-#define PEI_FVMAIN_COMPACT_GUID \\r
- {0x4A538818, 0x5AE0, 0x4eb2, 0xB2, 0xEB, 0x48, 0x8b, 0x23, 0x65, 0x70, 0x22};\r
-\r
-EFI_GUID FvMainCompactFileGuid = PEI_FVMAIN_COMPACT_GUID;\r
-\r
-//\r
-// Required Service\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformRecoveryModule (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_RECOVERY_MODULE_PPI *This\r
- );\r
-\r
-//\r
-// Module globals\r
-//\r
-\r
-typedef struct {\r
- EFI_GUID CapsuleGuid;\r
- UINT32 HeaderSize;\r
- UINT32 Flags;\r
- UINT32 CapsuleImageSize;\r
- UINT32 SequenceNumber;\r
- EFI_GUID InstanceId;\r
- UINT32 OffsetToSplitInformation;\r
- UINT32 OffsetToCapsuleBody;\r
- UINT32 OffsetToOemDefinedHeader;\r
- UINT32 OffsetToAuthorInformation;\r
- UINT32 OffsetToRevisionInformation;\r
- UINT32 OffsetToShortDescription;\r
- UINT32 OffsetToLongDescription;\r
- UINT32 OffsetToApplicableDevices;\r
-} OLD_EFI_CAPSULE_HEADER;\r
-\r
-\r
-static EFI_PEI_RECOVERY_MODULE_PPI mRecoveryPpi = {\r
- PlatformRecoveryModule\r
-};\r
-\r
-static EFI_PEI_PPI_DESCRIPTOR mRecoveryPpiList = {\r
- (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiRecoveryModulePpiGuid,\r
- &mRecoveryPpi\r
-};\r
-\r
-/**\r
- Provide the functionality of the Recovery Module.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval Status EFI_SUCCESS if the interface could be successfully\r
- installed\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeimInitializeRecovery (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = (*PeiServices)->InstallPpi (\r
- PeiServices,\r
- &mRecoveryPpiList\r
- );\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Provide the functionality of the Ea Recovery Module.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param This Pointer to PEI_RECOVERY_MODULE_INTERFACE.\r
-\r
- @retval EFI_SUCCESS If the interface could be successfully\r
- installed.\r
- @retval EFI_UNSUPPORTED Not supported.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformRecoveryModule (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_RECOVERY_MODULE_PPI *This\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_DEVICE_RECOVERY_MODULE_PPI *DeviceRecoveryModule;\r
- UINTN NumberOfImageProviders;\r
- BOOLEAN ProviderAvailable;\r
- UINTN NumberRecoveryCapsules;\r
- UINTN RecoveryCapsuleSize;\r
- EFI_GUID DeviceId;\r
- BOOLEAN ImageFound;\r
- EFI_PHYSICAL_ADDRESS Address;\r
- VOID *Buffer;\r
- OLD_EFI_CAPSULE_HEADER *CapsuleHeader;\r
- EFI_PEI_HOB_POINTERS Hob;\r
- EFI_PEI_HOB_POINTERS HobOld;\r
- EFI_HOB_CAPSULE_VOLUME *CapsuleHob;\r
- BOOLEAN HobUpdate;\r
- EFI_FIRMWARE_VOLUME_HEADER *FvHeader;\r
- UINTN Index;\r
- BOOLEAN FoundFvMain;\r
- BOOLEAN FoundCapsule;\r
- static EFI_GUID mEfiCapsuleHeaderGuid = EFI_CAPSULE_GUID;\r
- EFI_PEI_STALL_PPI *StallPpi;\r
-\r
- (*PeiServices)->ReportStatusCode (\r
- PeiServices,\r
- EFI_PROGRESS_CODE,\r
- EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_PC_RECOVERY_BEGIN,\r
- 0,\r
- NULL,\r
- NULL\r
- );\r
-\r
- Status = (**PeiServices).LocatePpi (\r
- PeiServices,\r
- &gEfiPeiStallPpiGuid,\r
- 0,\r
- NULL,\r
- &StallPpi\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- StallPpi->Stall(\r
- PeiServices,\r
- StallPpi,\r
- 5000000\r
- );\r
-\r
-\r
- Index = 0;\r
-\r
- Status = EFI_SUCCESS;\r
- HobUpdate = FALSE;\r
-\r
- ProviderAvailable = TRUE;\r
- ImageFound = FALSE;\r
- NumberOfImageProviders = 0;\r
-\r
- DeviceRecoveryModule = NULL;\r
-\r
- FoundCapsule = FALSE;\r
- FoundFvMain = FALSE;\r
-\r
- DEBUG ((EFI_D_ERROR | EFI_D_LOAD, "Recovery Entry\n"));\r
-\r
- //\r
- // Search the platform for some recovery capsule if the DXE IPL\r
- // discovered a recovery condition and has requested a load.\r
- //\r
- while (ProviderAvailable == TRUE) {\r
-\r
- Status = (*PeiServices)->LocatePpi (\r
- PeiServices,\r
- &gEfiPeiDeviceRecoveryModulePpiGuid,\r
- Index,\r
- NULL,\r
- &DeviceRecoveryModule\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Device Recovery PPI located\n"));\r
- NumberOfImageProviders++;\r
-\r
- Status = DeviceRecoveryModule->GetNumberRecoveryCapsules (\r
- (EFI_PEI_SERVICES**)PeiServices,\r
- DeviceRecoveryModule,\r
- &NumberRecoveryCapsules\r
- );\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Number Of Recovery Capsules: %d\n", NumberRecoveryCapsules));\r
-\r
- if (NumberRecoveryCapsules == 0) {\r
- Index++;\r
- } else {\r
- break;\r
- }\r
- } else {\r
- ProviderAvailable = FALSE;\r
- }\r
- }\r
-\r
- //\r
- // If there is an image provider, get the capsule ID\r
- //\r
- if (ProviderAvailable) {\r
- RecoveryCapsuleSize = 0;\r
-\r
- Status = DeviceRecoveryModule->GetRecoveryCapsuleInfo (\r
- (EFI_PEI_SERVICES**)PeiServices,\r
- DeviceRecoveryModule,\r
- 0,\r
- &RecoveryCapsuleSize,\r
- &DeviceId\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Recovery Capsule Size: %d\n", RecoveryCapsuleSize));\r
-\r
- //\r
- // Only support the 2 capsule types known\r
- // Future enhancement is to rank-order the selection\r
- //\r
- if ((!CompareGuid (&DeviceId, &gRecoveryOnFatIdeDiskGuid)) &&\r
- (!CompareGuid (&DeviceId, &gRecoveryOnFatFloppyDiskGuid)) &&\r
- (!CompareGuid (&DeviceId, &gRecoveryOnDataCdGuid)) &&\r
- (!CompareGuid (&DeviceId, &gRecoveryOnFatUsbDiskGuid))\r
- ) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- Buffer = NULL;\r
- Status = (*PeiServices)->AllocatePages (\r
- PeiServices,\r
- EfiBootServicesCode,\r
- (RecoveryCapsuleSize - 1) / 0x1000 + 1,\r
- &Address\r
- );\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "AllocatePage Returns: %r\n", Status));\r
-\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- Buffer = (UINT8 *) (UINTN) Address;\r
-\r
- (*PeiServices)->ReportStatusCode (\r
- PeiServices,\r
- EFI_PROGRESS_CODE,\r
- EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_PC_CAPSULE_LOAD,\r
- 0,\r
- NULL,\r
- NULL\r
- );\r
-\r
- Status = DeviceRecoveryModule->LoadRecoveryCapsule (\r
- (EFI_PEI_SERVICES**)PeiServices,\r
- DeviceRecoveryModule,\r
- 0,\r
- Buffer\r
- );\r
-\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "LoadRecoveryCapsule Returns: %r\n", Status));\r
-\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Update FV Hob if found\r
- //\r
- Status = (*PeiServices)->GetHobList (PeiServices, &Hob.Raw);\r
- HobOld.Raw = Hob.Raw;\r
- while (!END_OF_HOB_LIST (Hob)) {\r
- if (Hob.Header->HobType == EFI_HOB_TYPE_FV) {\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Hob FV Length: %x\n", Hob.FirmwareVolume->Length));\r
- //\r
- // BUGBUG Why is it a FV hob if it is greater than 0x50000?\r
- //\r
- if (Hob.FirmwareVolume->Length > 0x50000) {\r
- HobUpdate = TRUE;\r
- //\r
- // This looks like the Hob we are interested in\r
- //\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Hob Updated\n"));\r
- Hob.FirmwareVolume->BaseAddress = (UINTN) Buffer;\r
- Hob.FirmwareVolume->Length = RecoveryCapsuleSize;\r
- }\r
- }\r
- Hob.Raw = GET_NEXT_HOB (Hob);\r
- }\r
-\r
- FvHeader = (EFI_FIRMWARE_VOLUME_HEADER *)Buffer;\r
- CapsuleHeader = (OLD_EFI_CAPSULE_HEADER *)Buffer;\r
-\r
- //\r
- // Check if top of file is a capsule\r
- //\r
- if (CompareGuid ((EFI_GUID *)CapsuleHeader, &mEfiCapsuleHeaderGuid)) {\r
- FoundCapsule = TRUE;\r
- } else if (FvHeader->Signature == EFI_FVH_SIGNATURE) {\r
- //\r
- // Assume the Firmware volume is a "FVMAIN" image\r
- //\r
- FoundFvMain = TRUE;\r
- }\r
-\r
- if (FoundFvMain) {\r
- //\r
- // build FV Hob if it is not built before\r
- //\r
- if (!HobUpdate) {\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "FV Hob is not found, Build FV Hob then..\n"));\r
-\r
- BuildFvHob (\r
- (UINTN)FvHeader,\r
- FvHeader->FvLength\r
- );\r
- }\r
- }\r
-\r
- if (FoundCapsule) {\r
- //\r
- // Build capsule hob\r
- //\r
- Status = (*PeiServices)->CreateHob (\r
- PeiServices,\r
- EFI_HOB_TYPE_CV,\r
- sizeof (EFI_HOB_CAPSULE_VOLUME),\r
- &CapsuleHob\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
- CapsuleHob->BaseAddress = (UINT64)((UINTN)CapsuleHeader + (UINTN)CapsuleHeader->OffsetToCapsuleBody);\r
- CapsuleHob->Length = (UINT64)((UINTN)CapsuleHeader->CapsuleImageSize -(UINTN)CapsuleHeader->OffsetToCapsuleBody);\r
- (*PeiServices)->ReportStatusCode (\r
- PeiServices,\r
- EFI_PROGRESS_CODE,\r
- EFI_SOFTWARE_PEI_MODULE | EFI_SW_PEIM_PC_CAPSULE_START,\r
- 0,\r
- NULL,\r
- NULL\r
- );\r
- }\r
- }\r
- DEBUG ((EFI_D_INFO | EFI_D_LOAD, "Recovery Module Returning: %r\n", Status));\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- Stall.c\r
-\r
-Abstract:\r
-\r
- Produce Stall Ppi.\r
-\r
---*/\r
-\r
-\r
-#include "PlatformEarlyInit.h"\r
-\r
-\r
-/**\r
-\r
- Waits for at least the given number of microseconds.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param This PPI instance structure.\r
- @param Microseconds Desired length of time to wait.\r
-\r
- @retval EFI_SUCCESS If the desired amount of time was passed.\r
-\r
-*/\r
-EFI_STATUS\r
-EFIAPI\r
-Stall (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN CONST EFI_PEI_STALL_PPI *This,\r
- IN UINTN Microseconds\r
- )\r
-{\r
- UINTN Ticks;\r
- UINTN Counts;\r
- UINT32 CurrentTick;\r
- UINT32 OriginalTick;\r
- UINT32 RemainingTick;\r
-\r
- if (Microseconds == 0) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- OriginalTick = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_TMR);\r
- OriginalTick &= (V_PCH_ACPI_PM1_TMR_MAX_VAL - 1);\r
- CurrentTick = OriginalTick;\r
-\r
- //\r
- // The timer frequency is 3.579545MHz, so 1 ms corresponds to 3.58 clocks\r
- //\r
- Ticks = Microseconds * 358 / 100 + OriginalTick + 1;\r
-\r
- //\r
- // The loops needed for timer overflow\r
- //\r
- Counts = (UINTN)RShiftU64((UINT64)Ticks, 24);\r
-\r
- //\r
- // Remaining clocks within one loop\r
- //\r
- RemainingTick = Ticks & 0xFFFFFF;\r
-\r
- //\r
- // Do not intend to use TMROF_STS bit of register PM1_STS, because this add extra\r
- // one I/O operation, and may generate SMI\r
- //\r
- while (Counts != 0) {\r
- CurrentTick = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_TMR) & B_PCH_ACPI_PM1_TMR_VAL;\r
- if (CurrentTick <= OriginalTick) {\r
- Counts--;\r
- }\r
- OriginalTick = CurrentTick;\r
- }\r
-\r
- while ((RemainingTick > CurrentTick) && (OriginalTick <= CurrentTick)) {\r
- OriginalTick = CurrentTick;\r
- CurrentTick = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_TMR) & B_PCH_ACPI_PM1_TMR_VAL;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2018, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-\r
- BootMode.c\r
-\r
-Abstract:\r
-\r
- EFI PEIM to provide the platform support functionality on the Thurley.\r
-\r
-\r
---*/\r
-#include "CommonHeader.h"\r
-#include "Platform.h"\r
-#include "PlatformBaseAddresses.h"\r
-#include "PchAccess.h"\r
-#include "PlatformBootMode.h"\r
-#include <Guid/SetupVariable.h>\r
-\r
-//\r
-// Priority of our boot modes, highest priority first\r
-//\r
-EFI_BOOT_MODE mBootModePriority[] = {\r
- BOOT_IN_RECOVERY_MODE,\r
- BOOT_WITH_DEFAULT_SETTINGS,\r
- BOOT_ON_FLASH_UPDATE,\r
- BOOT_ON_S2_RESUME,\r
- BOOT_ON_S3_RESUME,\r
- BOOT_ON_S4_RESUME,\r
- BOOT_WITH_MINIMAL_CONFIGURATION,\r
- BOOT_ASSUMING_NO_CONFIGURATION_CHANGES,\r
- BOOT_WITH_FULL_CONFIGURATION_PLUS_DIAGNOSTICS,\r
- BOOT_WITH_FULL_CONFIGURATION,\r
- BOOT_ON_S5_RESUME\r
-};\r
-\r
-EFI_PEI_NOTIFY_DESCRIPTOR mCapsuleNotifyList[1] = {\r
- {\r
- (EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gPeiCapsulePpiGuid,\r
- CapsulePpiNotifyCallback\r
- }\r
-};\r
-\r
-BOOLEAN\r
-GetSleepTypeAfterWakeup (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT UINT16 *SleepType\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-CapsulePpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE BootMode;\r
- PEI_CAPSULE_PPI *Capsule;\r
-\r
- Status = (*PeiServices)->GetBootMode((const EFI_PEI_SERVICES **)PeiServices, &BootMode);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- if (BootMode == BOOT_ON_S3_RESUME) {\r
- //\r
- // Determine if we're in capsule update mode\r
- //\r
- Status = (*PeiServices)->LocatePpi ((const EFI_PEI_SERVICES **)PeiServices,\r
- &gPeiCapsulePpiGuid,\r
- 0,\r
- NULL,\r
- (VOID **)&Capsule\r
- );\r
-\r
- if (Status == EFI_SUCCESS) {\r
- if (Capsule->CheckCapsuleUpdate ((EFI_PEI_SERVICES**)PeiServices) == EFI_SUCCESS) {\r
- BootMode = BOOT_ON_FLASH_UPDATE;\r
- Status = (*PeiServices)->SetBootMode((const EFI_PEI_SERVICES **)PeiServices, BootMode);\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-#ifdef NOCS_S3_SUPPORT\r
-EFI_STATUS\r
-UpdateBootMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_BOOT_MODE BootMode;\r
- UINT16 SleepType;\r
- CHAR16 *strBootMode;\r
-\r
- Status = (*PeiServices)->GetBootMode(PeiServices, &BootMode);\r
- ASSERT_EFI_ERROR (Status);\r
- if (BootMode == BOOT_IN_RECOVERY_MODE){\r
- return Status;\r
- }\r
-\r
- //\r
- // Let's assume things are OK if not told otherwise\r
- //\r
- BootMode = BOOT_WITH_FULL_CONFIGURATION;\r
-\r
- if (GetSleepTypeAfterWakeup (PeiServices, &SleepType)) {\r
- switch (SleepType) {\r
- case V_PCH_ACPI_PM1_CNT_S3:\r
- BootMode = BOOT_ON_S3_RESUME;\r
- Status = (*PeiServices)->NotifyPpi (PeiServices, &mCapsuleNotifyList[0]);\r
- ASSERT_EFI_ERROR (Status);\r
- break;\r
-\r
- case V_PCH_ACPI_PM1_CNT_S4:\r
- BootMode = BOOT_ON_S4_RESUME;\r
- break;\r
-\r
- case V_PCH_ACPI_PM1_CNT_S5:\r
- BootMode = BOOT_ON_S5_RESUME;\r
- break;\r
- } // switch (SleepType)\r
- }\r
-\r
- if (IsFastBootEnabled (PeiServices)) {\r
- DEBUG ((EFI_D_INFO, "Prioritizing Boot mode to BOOT_WITH_MINIMAL_CONFIGURATION\n"));\r
- PrioritizeBootMode (&BootMode, BOOT_WITH_MINIMAL_CONFIGURATION);\r
- }\r
-\r
- switch (BootMode) {\r
- case BOOT_WITH_FULL_CONFIGURATION:\r
- strBootMode = L"BOOT_WITH_FULL_CONFIGURATION";\r
- break;\r
- case BOOT_WITH_MINIMAL_CONFIGURATION:\r
- strBootMode = L"BOOT_WITH_MINIMAL_CONFIGURATION";\r
- break;\r
- case BOOT_ASSUMING_NO_CONFIGURATION_CHANGES:\r
- strBootMode = L"BOOT_ASSUMING_NO_CONFIGURATION_CHANGES";\r
- break;\r
- case BOOT_WITH_FULL_CONFIGURATION_PLUS_DIAGNOSTICS:\r
- strBootMode = L"BOOT_WITH_FULL_CONFIGURATION_PLUS_DIAGNOSTICS";\r
- break;\r
- case BOOT_WITH_DEFAULT_SETTINGS:\r
- strBootMode = L"BOOT_WITH_DEFAULT_SETTINGS";\r
- break;\r
- case BOOT_ON_S4_RESUME:\r
- strBootMode = L"BOOT_ON_S4_RESUME";\r
- break;\r
- case BOOT_ON_S5_RESUME:\r
- strBootMode = L"BOOT_ON_S5_RESUME";\r
- break;\r
- case BOOT_ON_S2_RESUME:\r
- strBootMode = L"BOOT_ON_S2_RESUME";\r
- break;\r
- case BOOT_ON_S3_RESUME:\r
- strBootMode = L"BOOT_ON_S3_RESUME";\r
-\r
- break;\r
- case BOOT_ON_FLASH_UPDATE:\r
- strBootMode = L"BOOT_ON_FLASH_UPDATE";\r
- break;\r
- case BOOT_IN_RECOVERY_MODE:\r
- strBootMode = L"BOOT_IN_RECOVERY_MODE";\r
- break;\r
- default:\r
- strBootMode = L"Unknown boot mode";\r
- } // switch (BootMode)\r
-\r
- DEBUG ((EFI_D_ERROR, "Setting BootMode to %s\n", strBootMode));\r
- Status = (*PeiServices)->SetBootMode(PeiServices, BootMode);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-#endif\r
-\r
-/**\r
- Get sleep type after wakeup\r
-\r
- @param PeiServices Pointer to the PEI Service Table.\r
- @param SleepType Sleep type to be returned.\r
-\r
- @retval TRUE A wake event occured without power failure.\r
- @retval FALSE Power failure occured or not a wakeup.\r
-\r
-**/\r
-BOOLEAN\r
-GetSleepTypeAfterWakeup (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT UINT16 *SleepType\r
- )\r
-{\r
- UINT16 Pm1Sts;\r
- UINT16 Pm1Cnt;\r
- UINT16 GenPmCon1;\r
- //\r
- // VLV BIOS Specification 0.6.2 - Section 18.4, "Power Failure Consideration"\r
- //\r
- // When the SUS_PWR_FLR bit is set, it indicates the SUS well power is lost.\r
- // This bit is in the SUS Well and defaults to 1\92b1 based on RSMRST# assertion (not cleared by any type of reset).\r
- // System BIOS should follow cold boot path if SUS_PWR_FLR (PBASE + 0x20[14]),\r
- // GEN_RST_STS (PBASE + 0x20[9]) or PWRBTNOR_STS (ABASE + 0x00[11]) is set to 1\92b1\r
- // regardless of the value in the SLP_TYP (ABASE + 0x04[12:10]) field.\r
- //\r
- GenPmCon1 = MmioRead16 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1);\r
-\r
- //\r
- // Read the ACPI registers\r
- //\r
- Pm1Sts = IoRead16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_STS);\r
- Pm1Cnt = IoRead16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_CNT);\r
-\r
- if ((GenPmCon1 & (B_PCH_PMC_GEN_PMCON_SUS_PWR_FLR | B_PCH_PMC_GEN_PMCON_GEN_RST_STS)) ||\r
- (Pm1Sts & B_PCH_ACPI_PM1_STS_PRBTNOR)) {\r
- //\r
- // If power failure indicator, then don't attempt s3 resume.\r
- // Clear PM1_CNT of S3 and set it to S5 as we just had a power failure, and memory has\r
- // lost already. This is to make sure no one will use PM1_CNT to check for S3 after\r
- // power failure.\r
- //\r
- if ((Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP) == V_PCH_ACPI_PM1_CNT_S3) {\r
- Pm1Cnt = ((Pm1Cnt & ~B_PCH_ACPI_PM1_CNT_SLP_TYP) | V_PCH_ACPI_PM1_CNT_S5);\r
- IoWrite16 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_CNT, Pm1Cnt);\r
- }\r
- //\r
- // Clear Wake Status (WAK_STS)\r
- //\r
- }\r
- //\r
- // Get sleep type if a wake event occurred and there is no power failure\r
- //\r
- if ((Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP) == V_PCH_ACPI_PM1_CNT_S3) {\r
- *SleepType = Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP;\r
- return TRUE;\r
- } else if ((Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP) == V_PCH_ACPI_PM1_CNT_S4) {\r
- *SleepType = Pm1Cnt & B_PCH_ACPI_PM1_CNT_SLP_TYP;\r
- return TRUE;\r
- }\r
- return FALSE;\r
-}\r
-\r
-BOOLEAN\r
-EFIAPI\r
-IsFastBootEnabled (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *PeiReadOnlyVarPpi;\r
- UINTN VarSize;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- BOOLEAN FastBootEnabledStatus;\r
-\r
- FastBootEnabledStatus = FALSE;\r
- Status = (**PeiServices).LocatePpi (\r
- PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&PeiReadOnlyVarPpi\r
- );\r
- if (Status == EFI_SUCCESS) {\r
- VarSize = sizeof (SYSTEM_CONFIGURATION);\r
- Status = PeiReadOnlyVarPpi->GetVariable (\r
- PeiReadOnlyVarPpi,\r
- PLATFORM_SETUP_VARIABLE_NAME,\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VarSize,\r
- &SystemConfiguration\r
- );\r
- if (Status == EFI_SUCCESS) {\r
- if (SystemConfiguration.FastBoot != 0) {\r
- FastBootEnabledStatus = TRUE;\r
- }\r
- }\r
- }\r
-\r
- return FastBootEnabledStatus;\r
-}\r
-\r
-/**\r
- Given the current boot mode, and a proposed new boot mode, determine\r
- which has priority. If the new boot mode has higher priority, then\r
- make it the current boot mode.\r
-\r
- @param CurrentBootMode pointer to current planned boot mode\r
- @param NewBootMode proposed boot mode\r
-\r
- @retval EFI_NOT_FOUND if either boot mode is not recognized\r
- @retval EFI_SUCCESS if both boot mode values were recognized and\r
- were processed.\r
-**/\r
-EFI_STATUS\r
-PrioritizeBootMode (\r
- IN OUT EFI_BOOT_MODE *CurrentBootMode,\r
- IN EFI_BOOT_MODE NewBootMode\r
- )\r
-{\r
- UINT32 CurrentIndex;\r
- UINT32 NewIndex;\r
-\r
- //\r
- // Find the position of the current boot mode in our priority array\r
- //\r
- for ( CurrentIndex = 0;\r
- CurrentIndex < ARRAY_SIZE (mBootModePriority);\r
- CurrentIndex++) {\r
- if (mBootModePriority[CurrentIndex] == *CurrentBootMode) {\r
- break;\r
- }\r
- }\r
- if (CurrentIndex >= ARRAY_SIZE (mBootModePriority)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- //\r
- // Find the position of the new boot mode in our priority array\r
- //\r
- for ( NewIndex = 0;\r
- NewIndex < ARRAY_SIZE (mBootModePriority);\r
- NewIndex++) {\r
- if (mBootModePriority[NewIndex] == NewBootMode) {\r
- //\r
- // If this new boot mode occurs before the current boot mode in the\r
- // priority array, then take it.\r
- //\r
- if (NewIndex < CurrentIndex) {\r
- *CurrentBootMode = NewBootMode;\r
- }\r
- return EFI_SUCCESS;\r
- }\r
- }\r
- return EFI_NOT_FOUND;\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-\r
-#include <FrameworkPei.h>\r
-\r
-#include <IndustryStandard/SmBus.h>\r
-#include <IndustryStandard/Pci22.h>\r
-#include <Ppi/AtaController.h>\r
-#include <Guid/Capsule.h>\r
-#include <Ppi/Cache.h>\r
-#include <Ppi/MasterBootMode.h>\r
-#include <Guid/MemoryTypeInformation.h>\r
-#include <Guid/RecoveryDevice.h>\r
-#include <Ppi/ReadOnlyVariable2.h>\r
-#include <Ppi/FvLoadFile.h>\r
-#include <Ppi/DeviceRecoveryModule.h>\r
-#include <Ppi/Capsule.h>\r
-#include <Ppi/Reset.h>\r
-#include <Ppi/Stall.h>\r
-#include <Ppi/BootInRecoveryMode.h>\r
-#include <Guid/FirmwareFileSystem2.h>\r
-#include <Ppi/MemoryDiscovered.h>\r
-#include <Ppi/RecoveryModule.h>\r
-#include <Ppi/Smbus2.h>\r
-#include <Ppi/FirmwareVolumeInfo.h>\r
-#include <Ppi/EndOfPeiPhase.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/PeimEntryPoint.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/PeiServicesLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/PciCf8Lib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/PciLib.h>\r
-#include <Library/ReportStatusCodeLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/SmbusLib.h>\r
-#include <Library/TimerLib.h>\r
-#include <Library/PrintLib.h>\r
-#include <Library/ResetSystemLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PerformanceLib.h>\r
-#include <Library/CacheMaintenanceLib.h>\r
-#include <Library/MtrrLib.h>\r
-\r
-\r
-#endif\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
- This file includes a memory call back function notified when MRC is done,\r
- following action is performed in this file,\r
- 1. ICH initialization after MRC.\r
- 2. SIO initialization.\r
- 3. Install ResetSystem and FinvFv PPI.\r
- 4. Set MTRR for PEI\r
- 5. Create FV HOB and Flash HOB\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "Platform.h"\r
-#include <Ppi/Cache.h>\r
-#include <Library/BaseCryptLib.h>\r
-#include <Library/PciLib.h>\r
-#include "VlvAccess.h"\r
-\r
-\r
-EFI_PEI_PPI_DESCRIPTOR mPpiListRecoveryBootMode[] = {\r
-{ (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiBootInRecoveryModePpiGuid,\r
- NULL\r
-}\r
-};\r
-\r
-#if 0\r
-STATIC\r
-EFI_STATUS\r
-GetMemorySize (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- OUT UINT64 *LowMemoryLength,\r
- OUT UINT64 *HighMemoryLength\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_HOB_POINTERS Hob;\r
-\r
- *HighMemoryLength = 0;\r
- *LowMemoryLength = 0x100000;\r
- //\r
- // Get the HOB list for processing\r
- //\r
- Status = (*PeiServices)->GetHobList (PeiServices, (void **)&Hob.Raw);\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Collect memory ranges\r
- //\r
- while (!END_OF_HOB_LIST (Hob)) {\r
- if (Hob.Header->HobType == EFI_HOB_TYPE_RESOURCE_DESCRIPTOR) {\r
- if (Hob.ResourceDescriptor->ResourceType == EFI_RESOURCE_SYSTEM_MEMORY) {\r
- //\r
- // Need memory above 1MB to be collected here\r
- //\r
- if (Hob.ResourceDescriptor->PhysicalStart >= 0x100000 &&\r
- Hob.ResourceDescriptor->PhysicalStart < (EFI_PHYSICAL_ADDRESS) 0x100000000) {\r
- *LowMemoryLength += (UINT64) (Hob.ResourceDescriptor->ResourceLength);\r
- } else if (Hob.ResourceDescriptor->PhysicalStart >= (EFI_PHYSICAL_ADDRESS) 0x100000000) {\r
- *HighMemoryLength += (UINT64) (Hob.ResourceDescriptor->ResourceLength);\r
- }\r
- }\r
- }\r
- Hob.Raw = GET_NEXT_HOB (Hob);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-#endif\r
-/**\r
- This function will be called when MRC is done.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param NotifyDescriptor Information about the notify event..\r
- @param Ppi The notify context.\r
-\r
- @retval EFI_SUCCESS If the function completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MemoryDiscoveredPpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- )\r
-{\r
-\r
- EFI_BOOT_MODE BootMode;\r
- UINT32 Pages;\r
- VOID* Memory;\r
- UINTN Size;\r
-\r
- //\r
- // Allocate LM memory and configure PDM if enabled by user.\r
- // ConfigureLM(PeiServices);\r
- //\r
- (*PeiServices)->GetBootMode (\r
- (const EFI_PEI_SERVICES **)PeiServices,\r
- &BootMode\r
- );\r
-\r
- if (BootMode != BOOT_ON_S3_RESUME) {\r
- Size = (PcdGet32 (PcdFlashFvRecovery2Base) - PcdGet32 (PcdFlashFvMainBase)) + FixedPcdGet32(PcdFlashFvRecovery2Size);\r
- Pages= Size/0x1000;\r
-\r
- Memory = AllocatePages ( Pages );\r
- CopyMem(Memory , (VOID *) FixedPcdGet32(PcdFlashFvMainBase) , Size);\r
-\r
- //\r
- // We don't verify just load\r
- //\r
- PeiServicesInstallFvInfoPpi (\r
- NULL,\r
- (VOID *) ((UINTN) Memory + (PcdGet32 (PcdFlashFvRecovery2Base) - PcdGet32 (PcdFlashFvMainBase))),\r
- PcdGet32 (PcdFlashFvRecovery2Size),\r
- NULL,\r
- NULL\r
- );\r
-\r
- PeiServicesInstallFvInfoPpi (\r
- NULL,\r
- (VOID *) Memory,\r
- PcdGet32 (PcdFlashFvMainSize),\r
- NULL,\r
- NULL\r
- );\r
-\r
- }\r
-\r
- if (BootMode == BOOT_ON_S3_RESUME) {\r
- PeiServicesInstallFvInfoPpi (\r
- NULL,\r
- (VOID *) (UINTN) (PcdGet32 (PcdFlashFvRecovery2Base)),\r
- PcdGet32 (PcdFlashFvRecovery2Size),\r
- NULL,\r
- NULL\r
- );\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
-**/\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "Platform.h"\r
-#include <Library/PciCf8Lib.h>\r
-#include "PlatformBaseAddresses.h"\r
-#include "PchAccess.h"\r
-#include <Guid/PlatformInfo.h>\r
-#include "PchCommonDefinitions.h"\r
-#include <Ppi/MfgMemoryTest.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Guid/Vlv2Variable.h>\r
-#include <Ppi/fTPMPolicy.h>\r
-\r
-//\r
-// Start::Alpine Valley platform\r
-//\r
-enum {\r
- SMBUS_READ_BYTE,\r
- SMBUS_WRITE_BYTE,\r
- SMBUS_READ_BLOCK,\r
- SMBUS_WRITE_BLOCK\r
-};\r
-\r
-#define EC_BASE 0xE0000000\r
-\r
-//\r
-// DEVICE 0 (Memroy Controller Hub)\r
-//\r
-#define MC_BUS 0x00\r
-#define MC_DEV 0x00\r
-#define MC_FUN 0x00\r
-#define MC_DEV_FUN (MC_DEV << 3)\r
-#define MC_BUS_DEV_FUN ((MC_BUS << 8) + MC_DEV_FUN)\r
-\r
-//\r
-// SysCtl SMBus address and block size\r
-//\r
-#define AV_SC_SMBUS_ADDRESS 0x60\r
-#define AV_SC_BYTE_LEN 1\r
-#define AV_SC_BLOCK_LEN 4\r
-#define AV_SC_SMBUS_WRCMD 1\r
-#define AV_SC_SMBUS_RDCMD 0\r
-\r
-//\r
-// SysCtl registers offset\r
-//\r
-#define AV_SC_REG_PLATFORM_ID 24 // 0x18\r
-#define AV_SC_REG_BOARD_ID 28 // 0x1C\r
-#define AV_SC_REG_FAB_ID 32 // 0x20\r
-#define AV_SC_REG_ECO_ID 68 // 0x44\r
-#define AV_SC_REG_DDR_DAUGHTER_CARD_ID 144 // 0x90\r
-#define AV_SC_REG_SODIMM_CONFIG 36\r
-\r
-//\r
-// ID values\r
-//\r
-#define AV_SC_PLATFORM_ID_TABLET 0\r
-#define AV_SC_PLATFORM_ID_NETBOOK 2\r
-#define AV_SC_PLATFORM_ID_INTERPOSER 3 // Configuration TBD\r
-#define AV_SC_BOARD_ID_AV_SVP 1492\r
-\r
-#define BUS_TRIES 3 // How many times to retry on Bus Errors\r
-\r
-#define GTT_SIZE_1MB 1\r
-#define GTT_SIZE_2MB 2\r
-\r
-#define PciCfg16Read( PciExpressBase, Bus, Device, Function, Register ) \\r
- MmioRead16(PciExpressBase + \\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) + \\r
- (UINTN)(Register))\r
-#define PciCfg16Write( PciExpressBase, Bus, Device, Function, Register, Data ) \\r
- MmioWrite16(PciExpressBase + \\r
- (UINTN)(Bus << 20) + \\r
- (UINTN)(Device << 15) + \\r
- (UINTN)(Function << 12) + \\r
- (UINTN)(Register), \\r
- (UINT16)Data)\r
-\r
-\r
-//\r
-//Memory Test Manufacturing mode\r
-//\r
-UINT32 DataPatternForMemoryTest[] = {\r
- 0x55555555, 0xAAAAAAAA, 0x55555510, 0x555555EF, 0x55555510, 0x555555EF, 0x55555510, 0x555555EF,\r
- 0x55555555, 0xAAAAAAAA, 0x55551055, 0x5555EF55, 0x55551055, 0x5555EF55, 0x55551055, 0x5555EF55,\r
- 0x55555555, 0xAAAAAAAA, 0x55105555, 0x55EF5555, 0x55105555, 0x55EF5555, 0x55105555, 0x55EF5555,\r
- 0x55555555, 0xAAAAAAAA, 0x10555555, 0xEF555555, 0x10555555, 0xEF555555, 0x10555555, 0xEF555555\r
-};\r
-#define DATA_PATTERN_ARRAY_SIZE (sizeof(DataPatternForMemoryTest) / sizeof(UINT32))\r
-\r
-//\r
-//Memory Test Manufacturing mode\r
-//\r
-//\r
-// The global indicator, the FvFileLoader callback will modify it to TRUE after loading PEIM into memory\r
-//\r
-BOOLEAN ImageInMemory = FALSE;\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-Stall (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN CONST EFI_PEI_STALL_PPI *This,\r
- IN UINTN Microseconds\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-MfgMemoryTest (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_MFG_MEMORY_TEST_PPI *This,\r
- IN UINT32 BeginAddress,\r
- IN UINT32 MemoryLength\r
- );\r
-\r
-static EFI_PEI_STALL_PPI mStallPpi = {\r
- PEI_STALL_RESOLUTION,\r
- Stall\r
-};\r
-\r
-static PEI_MFG_MEMORY_TEST_PPI mPeiMfgMemoryTestPpi = {\r
- MfgMemoryTest\r
-};\r
-\r
-static EFI_PEI_PPI_DESCRIPTOR mInstallStallPpi[] = {\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI,\r
- &gEfiPeiStallPpiGuid,\r
- &mStallPpi\r
- },\r
- {\r
- EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r
- &gPeiMfgMemoryTestPpiGuid,\r
- &mPeiMfgMemoryTestPpi\r
- }\r
- };\r
-\r
-EFI_PEI_NOTIFY_DESCRIPTOR mMemoryDiscoveredNotifyList[1] = {\r
- {\r
- (EFI_PEI_PPI_DESCRIPTOR_NOTIFY_CALLBACK | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
- &gEfiPeiMemoryDiscoveredPpiGuid,\r
- MemoryDiscoveredPpiNotifyCallback\r
- }\r
-};\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-InstallMonoStatusCode (\r
- IN EFI_FFS_FILE_HEADER *FfsHeader,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-\r
-EFI_STATUS\r
-ReadPlatformIds (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- );\r
-\r
-//\r
-// Start::Alpine Valley platform\r
-//\r
-EFI_STATUS\r
-PeiSmbusExec (\r
- UINT16 SmbusBase,\r
- UINT8 SlvAddr,\r
- UINT8 Operation,\r
- UINT8 Offset,\r
- UINT8 *Length,\r
- UINT8 *Buffer\r
- );\r
-\r
-\r
-/**\r
-\r
- Detemine Turbot board \r
- @return 0: Not Turbot board\r
- 1: Turbot board \r
-\r
-**/\r
-UINT32 \r
-DetermineTurbotBoard (\r
- void\r
- )\r
-{\r
- UINTN PciD31F0RegBase = 0;\r
- UINT32 GpioValue = 0;\r
- UINT32 TmpVal = 0;\r
- UINT32 MmioConf0 = 0;\r
- UINT32 MmioPadval = 0;\r
- UINT32 PConf0Offset = 0x200; //GPIO_S5_4 pad_conf0 register offset\r
- UINT32 PValueOffset = 0x208; //GPIO_S5_4 pad_value register offset\r
- UINT32 SSUSOffset = 0x2000;\r
- UINT32 IoBase = 0;\r
-\r
- DEBUG ((EFI_D_ERROR, "DetermineTurbotBoard() Entry\n"));\r
- PciD31F0RegBase = MmPciAddress (0,\r
- 0,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- 0\r
- );\r
- IoBase = MmioRead32 (PciD31F0RegBase + R_PCH_LPC_IO_BASE) & B_PCH_LPC_IO_BASE_BAR;\r
- \r
- MmioConf0 = IoBase + SSUSOffset + PConf0Offset;\r
- MmioPadval = IoBase + SSUSOffset + PValueOffset;\r
- //0xFED0E200/0xFED0E208 is pad_Conf/pad_val register address of GPIO_S5_4\r
- DEBUG ((EFI_D_ERROR, "MmioConf0[0x%x], MmioPadval[0x%x]\n", MmioConf0, MmioPadval));\r
- \r
- MmioWrite32 (MmioConf0, 0x2003CC00); \r
-\r
- TmpVal = MmioRead32 (MmioPadval);\r
- TmpVal &= ~0x6; //Clear bit 1:2\r
- TmpVal |= 0x2; // Set the pin as GPI\r
- MmioWrite32 (MmioPadval, TmpVal); \r
-\r
- GpioValue = MmioRead32 (MmioPadval);\r
-\r
- DEBUG ((EFI_D_ERROR, "Gpio_S5_4 value is 0x%x\n", GpioValue));\r
- return (GpioValue & 0x1);\r
-}\r
-\r
-\r
-\r
-EFI_STATUS\r
-FtpmPolicyInit (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN SYSTEM_CONFIGURATION *pSystemConfiguration\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_PEI_PPI_DESCRIPTOR *mFtpmPolicyPpiDesc;\r
- SEC_FTPM_POLICY_PPI *mFtpmPolicyPpi;\r
-\r
-\r
- DEBUG((EFI_D_INFO, "FtpmPolicyInit Entry \n"));\r
-\r
- if (NULL == PeiServices || NULL == pSystemConfiguration) {\r
- DEBUG((EFI_D_ERROR, "Input error. \n"));\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- \r
- Status = (*PeiServices)->AllocatePool(\r
- PeiServices,\r
- sizeof (EFI_PEI_PPI_DESCRIPTOR),\r
- (void **)&mFtpmPolicyPpiDesc\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = (*PeiServices)->AllocatePool(\r
- PeiServices,\r
- sizeof (SEC_FTPM_POLICY_PPI),\r
- (void **)&mFtpmPolicyPpi\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Initialize PPI\r
- //\r
- (*PeiServices)->SetMem ((VOID *)mFtpmPolicyPpi, sizeof (SEC_FTPM_POLICY_PPI), 0);\r
- mFtpmPolicyPpiDesc->Flags = EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST;\r
- mFtpmPolicyPpiDesc->Guid = &gSeCfTPMPolicyPpiGuid;\r
- mFtpmPolicyPpiDesc->Ppi = mFtpmPolicyPpi;\r
-\r
-\r
- DEBUG((EFI_D_INFO, "pSystemConfiguration->fTPM = 0x%x \n", pSystemConfiguration->fTPM)); \r
- if(pSystemConfiguration->fTPM == 1) {\r
- mFtpmPolicyPpi->fTPMEnable = TRUE;\r
- } else {\r
- mFtpmPolicyPpi->fTPMEnable = FALSE;\r
- }\r
-\r
- Status = (*PeiServices)->InstallPpi(\r
- PeiServices,\r
- mFtpmPolicyPpiDesc\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DEBUG((EFI_D_INFO, "FtpmPolicyInit done \n"));\r
- \r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- This routine attempts to acquire the SMBus\r
-\r
- @retval FAILURE as failed\r
- @retval SUCCESS as passed\r
-\r
-**/\r
-EFI_STATUS\r
-AcquireBus (\r
- UINT16 SmbusBase\r
- )\r
-{\r
- UINT8 StsReg;\r
-\r
- StsReg = 0;\r
- StsReg = (UINT8)IoRead8(SmbusBase + R_PCH_SMBUS_HSTS);\r
- if (StsReg & B_PCH_SMBUS_IUS) {\r
- return EFI_DEVICE_ERROR;\r
- } else if (StsReg & B_PCH_SMBUS_HBSY) {\r
- //\r
- // Clear Status Register and exit\r
- //\r
- // Wait for HSTS.HBSY to be clear\r
- //\r
- do { StsReg = (UINT8) IoRead8(SmbusBase+R_PCH_SMBUS_HSTS); } while ((StsReg & B_PCH_SMBUS_HBSY) != 0);\r
-\r
- //\r
- // Clear all status bits\r
- //\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_HSTS, 0xFE);\r
- return EFI_SUCCESS;\r
- } else {\r
- //\r
- // Clear out any odd status information (Will Not Clear In Use)\r
- //\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_HSTS, StsReg);\r
- return EFI_SUCCESS;\r
- }\r
-}\r
-//\r
-// End::Alpine Valley platform\r
-//\r
-\r
-/**\r
- This function checks the memory range in PEI.\r
-\r
- @param PeiServices Pointer to PEI Services.\r
- @param This Pei memory test PPI pointer.\r
- @param BeginAddress Beginning of the memory address to be checked.\r
- @param MemoryLength Bytes of memory range to be checked.\r
- @param Operation Type of memory check operation to be performed.\r
- @param ErrorAddress Return the address of the error memory address.\r
-\r
- @retval EFI_SUCCESS The operation completed successfully.\r
- @retval EFI_DEVICE_ERROR Memory test failed. It's not safe to use this range of memory.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MfgMemoryTest (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_MFG_MEMORY_TEST_PPI *This,\r
- IN UINT32 BeginAddress,\r
- IN UINT32 MemoryLength\r
- )\r
-{\r
- UINT32 i;\r
- UINT32 memAddr;\r
- UINT32 readData;\r
- UINT32 xorData;\r
- UINT32 TestFlag = 0;\r
- memAddr = BeginAddress;\r
-\r
- //\r
- //Output Message for MFG\r
- //\r
- DEBUG ((EFI_D_ERROR, "MFGMODE SET\n"));\r
-\r
- //\r
- //Writting the pattern in defined location.\r
- //\r
- while (memAddr < (BeginAddress+MemoryLength)) {\r
- for (i = 0; i < DATA_PATTERN_ARRAY_SIZE; i++) {\r
- if (memAddr > (BeginAddress+MemoryLength -4)) {\r
- memAddr = memAddr + 4;\r
- break;\r
- }\r
- *((volatile UINT32*) memAddr) = DataPatternForMemoryTest[i];\r
- memAddr = memAddr + 4;\r
- }\r
- }\r
-\r
- //\r
- //Verify the pattern.\r
- //\r
- memAddr = BeginAddress;\r
- while (memAddr < (BeginAddress+MemoryLength)) {\r
- for (i = 0; i < DATA_PATTERN_ARRAY_SIZE; i++) {\r
- if (memAddr > (BeginAddress+MemoryLength -4)) {\r
- memAddr = memAddr + 4;\r
- break;\r
- }\r
- readData = *((volatile UINT32*) memAddr);\r
- xorData = readData ^ DataPatternForMemoryTest[i];\r
-\r
- //\r
- // If xorData is nonzero, this particular memAddr has a failure.\r
- //\r
- if (xorData != 0x00000000) {\r
- DEBUG ((EFI_D_ERROR, "Expected value....: %x\n", DataPatternForMemoryTest[i]));\r
- DEBUG ((EFI_D_ERROR, "ReadData value....: %x\n", readData));\r
- DEBUG ((EFI_D_ERROR, "Pattern failure at....: %x\n", memAddr));\r
- TestFlag = 1;\r
- }\r
- memAddr = memAddr + 4;\r
- }\r
- }\r
- if (TestFlag) {\r
- return EFI_DEVICE_ERROR;\r
- }\r
-\r
- //\r
- //Output Message for MFG\r
- //\r
- DEBUG ((EFI_D_ERROR, "MFGMODE MEMORY TEST PASSED\n"));\r
- return EFI_SUCCESS;\r
-}\r
-\r
-BOOLEAN\r
-IsRtcUipAlwaysSet (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-\r
- EFI_PEI_STALL_PPI *StallPpi;\r
- UINTN Count;\r
-\r
- (**PeiServices).LocatePpi (PeiServices, &gEfiPeiStallPpiGuid, 0, NULL, (void **)&StallPpi);\r
-\r
- for (Count = 0; Count < 500; Count++) { // Maximum waiting approximates to 1.5 seconds (= 3 msec * 500)\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_REGISTERA);\r
- if ((IoRead8 (R_PCH_RTC_TARGET2) & B_PCH_RTC_REGISTERA_UIP) == 0) {\r
- return FALSE;\r
- }\r
-\r
- StallPpi->Stall (PeiServices, StallPpi, 3000);\r
- }\r
-\r
- return TRUE;\r
-}\r
-\r
-EFI_STATUS\r
-RtcPowerFailureHandler (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
-\r
- UINT16 DataUint16;\r
- UINT8 DataUint8;\r
- BOOLEAN RtcUipIsAlwaysSet;\r
- DataUint16 = MmioRead16 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1);\r
- RtcUipIsAlwaysSet = IsRtcUipAlwaysSet (PeiServices);\r
- if ((DataUint16 & B_PCH_PMC_GEN_PMCON_RTC_PWR_STS) || (RtcUipIsAlwaysSet)) {\r
- //\r
- // Execute the sequence below. This will ensure that the RTC state machine has been initialized.\r
- //\r
- // Step 1.\r
- // BIOS clears this bit by writing a '0' to it.\r
- //\r
- if (DataUint16 & B_PCH_PMC_GEN_PMCON_RTC_PWR_STS) {\r
- //\r
- // Set to invalid date in order to reset the time to\r
- // BIOS build time later in the boot (SBRUN.c file).\r
- //\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_YEAR);\r
- IoWrite8 (R_PCH_RTC_TARGET2, 0x0FF);\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_MONTH);\r
- IoWrite8 (R_PCH_RTC_TARGET2, 0x0FF);\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_DAYOFMONTH);\r
- IoWrite8 (R_PCH_RTC_TARGET2, 0x0FF);\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_DAYOFWEEK);\r
- IoWrite8 (R_PCH_RTC_TARGET2, 0x0FF);\r
-\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_SECONDSALARM);\r
- IoWrite8 (R_PCH_RTC_TARGET2, 0x00);\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_MINUTESALARM);\r
- IoWrite8 (R_PCH_RTC_TARGET2, 0x00);\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_HOURSALARM);\r
- IoWrite8 (R_PCH_RTC_TARGET2, 0x00);\r
- }\r
-\r
- //\r
- // Step 2.\r
- // Set RTC Register 0Ah[6:4] to '110' or '111'.\r
- //\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_REGISTERA);\r
- IoWrite8 (R_PCH_RTC_TARGET2, (V_PCH_RTC_REGISTERA_DV_DIV_RST1 | V_PCH_RTC_REGISTERA_RS_976P5US));\r
-\r
- //\r
- // Step 3.\r
- // Set RTC Register 0Bh[7].\r
- //\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_REGISTERB);\r
- DataUint8 = (IoRead8 (R_PCH_RTC_TARGET2) | B_PCH_RTC_REGISTERB_SET);\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_REGISTERB);\r
- IoWrite8 (R_PCH_RTC_TARGET2, DataUint8);\r
-\r
- //\r
- // Step 4.\r
- // Set RTC Register 0Ah[6:4] to '010'.\r
- //\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_REGISTERA);\r
- IoWrite8 (R_PCH_RTC_TARGET2, (V_PCH_RTC_REGISTERA_DV_NORM_OP | V_PCH_RTC_REGISTERA_RS_976P5US));\r
-\r
- //\r
- // Step 5.\r
- // Clear RTC Register 0Bh[7].\r
- //\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_REGISTERB);\r
- DataUint8 = (IoRead8 (R_PCH_RTC_TARGET2) & (UINT8)~B_PCH_RTC_REGISTERB_SET);\r
- IoWrite8 (R_PCH_RTC_INDEX2, R_PCH_RTC_REGISTERB);\r
- IoWrite8 (R_PCH_RTC_TARGET2, DataUint8);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-VOID\r
-PchBaseInit (\r
- VOID\r
- )\r
-{\r
- //\r
- // Program ACPI Power Management I/O Space Base Address\r
- //\r
- MmioWrite16 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_ACPI_BASE\r
- ),\r
- (UINT16)((ACPI_BASE_ADDRESS & B_PCH_LPC_ACPI_BASE_BAR) | B_PCH_LPC_ACPI_BASE_EN)\r
- );\r
-\r
- //\r
- // Program GPIO Base Address\r
- //\r
- MmioWrite16 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_GPIO_BASE\r
- ),\r
- (UINT16)((GPIO_BASE_ADDRESS & B_PCH_LPC_GPIO_BASE_BAR) | B_PCH_LPC_GPIO_BASE_EN)\r
- );\r
-\r
- //\r
- // Set PMC Base Address\r
- //\r
- MmioWrite32 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_PMC_BASE\r
- ),\r
- (UINT32)((PMC_BASE_ADDRESS & B_PCH_LPC_PMC_BASE_BAR) | B_PCH_LPC_PMC_BASE_EN)\r
- );\r
-\r
- //\r
- // Set IO Base Address\r
- //\r
- MmioWrite32 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_IO_BASE\r
- ),\r
- (UINT32)((IO_BASE_ADDRESS & B_PCH_LPC_IO_BASE_BAR) | B_PCH_LPC_IO_BASE_EN)\r
- );\r
-\r
- //\r
- // Set ILB Base Address\r
- //\r
- MmioWrite32 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_ILB_BASE\r
- ),\r
- (UINT32)((ILB_BASE_ADDRESS & B_PCH_LPC_ILB_BASE_BAR) | B_PCH_LPC_ILB_BASE_EN)\r
- );\r
-\r
- //\r
- // Set PUnit Base Address\r
- //\r
- MmioWrite32 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_PUNIT_BASE\r
- ),\r
- (UINT32)((PUNIT_BASE_ADDRESS & B_PCH_LPC_PUNIT_BASE_BAR) | B_PCH_LPC_PUNIT_BASE_EN)\r
- );\r
-\r
- //\r
- // Set SPI Base Address\r
- //\r
- MmioWrite32 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_SPI_BASE\r
- ),\r
- (UINT32)((SPI_BASE_ADDRESS & B_PCH_LPC_SPI_BASE_BAR) | B_PCH_LPC_SPI_BASE_EN)\r
- );\r
-\r
- //\r
- // Set Root Complex Base Address\r
- //\r
- MmioWrite32 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_RCBA\r
- ),\r
- (UINT32)((RCBA_BASE_ADDRESS & B_PCH_LPC_RCBA_BAR) | B_PCH_LPC_RCBA_EN)\r
- );\r
-\r
- //\r
- // Set MPHY Base Address\r
- //\r
- MmioWrite32 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- R_PCH_LPC_MPHY_BASE\r
- ),\r
- (UINT32)((MPHY_BASE_ADDRESS & B_PCH_LPC_MPHY_BASE_BAR) | B_PCH_LPC_MPHY_BASE_EN)\r
- );\r
- MmioWrite16 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_SMBUS,\r
- PCI_FUNCTION_NUMBER_PCH_SMBUS,\r
- R_PCH_SMBUS_BASE\r
- ),\r
- (UINT16)(SMBUS_BASE_ADDRESS & B_PCH_SMBUS_BASE_BAR)\r
- );\r
-\r
- MmioOr8 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_SMBUS,\r
- PCI_FUNCTION_NUMBER_PCH_SMBUS,\r
- R_PCH_SMBUS_PCICMD\r
- ),\r
- B_PCH_SMBUS_PCICMD_IOSE\r
- );\r
-\r
-}\r
-\r
-/**\r
- This is the entrypoint of PEIM\r
-\r
- @param FileHandle Handle of the file being invoked.\r
- @param PeiServices Describes the list of possible PEI Services.\r
-\r
- @retval EFI_SUCCESS if it completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PeiInitPlatform (\r
- IN EFI_PEI_FILE_HANDLE FileHandle,\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- )\r
-{\r
- UINTN SmbusRegBase;\r
- EFI_PLATFORM_INFO_HOB PlatformInfo;\r
- EFI_STATUS Status= EFI_SUCCESS;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *Variable = NULL;\r
- UINTN VariableSize;\r
- SYSTEM_CONFIGURATION SystemConfiguration;\r
- UINT32 GGC = 0;\r
-\r
- EFI_PEI_PPI_DESCRIPTOR *mVlvMmioPolicyPpiDesc;\r
- VLV_MMIO_POLICY_PPI *mVlvMmioPolicyPpi;\r
-\r
- ZeroMem (&PlatformInfo, sizeof(PlatformInfo));\r
-\r
- Status = InstallMonoStatusCode(FileHandle, PeiServices);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-\r
- //\r
- // Initialize Stall PPIs\r
- //\r
- Status = (*PeiServices)->InstallPpi (PeiServices, &mInstallStallPpi[0]);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = (*PeiServices)->NotifyPpi (PeiServices, &mMemoryDiscoveredNotifyList[0]);\r
- ASSERT_EFI_ERROR (Status);\r
- SmbusRegBase = PchPciDeviceMmBase (\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- PCI_DEVICE_NUMBER_PCH_SMBUS,\r
- PCI_FUNCTION_NUMBER_PCH_SMBUS\r
- );\r
- //\r
- // Since PEI has no PCI enumerator, set the BAR & I/O space enable ourselves\r
- //\r
- MmioAndThenOr32 (SmbusRegBase + R_PCH_SMBUS_BASE, B_PCH_SMBUS_BASE_BAR, SMBUS_BASE_ADDRESS);\r
-\r
- MmioOr8 (SmbusRegBase + R_PCH_SMBUS_PCICMD, B_PCH_SMBUS_PCICMD_IOSE);\r
-\r
- PchBaseInit();\r
-\r
- //\r
- //Todo: confirm if we need program 8254\r
- //\r
- // Setting 8254\r
- // Program timer 1 as refresh timer\r
- //\r
- IoWrite8 (0x43, 0x54);\r
- IoWrite8 (0x41, 0x12);\r
-\r
- //\r
- // RTC power failure handling\r
- //\r
- RtcPowerFailureHandler (PeiServices);\r
-\r
-\r
- PchMmPci32( 0, 0, 2, 0, 0x50) = 0x210;\r
-\r
- VariableSize = sizeof (SYSTEM_CONFIGURATION);\r
- ZeroMem (&SystemConfiguration, VariableSize);\r
-\r
- //\r
- // Obtain variable services\r
- //\r
- Status = (*PeiServices)->LocatePpi(\r
- PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&Variable\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
- Status = Variable->GetVariable (\r
- Variable,\r
- L"Setup",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VariableSize,\r
- &SystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VariableSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VariableSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = Variable->GetVariable(\r
- Variable,\r
- L"SetupRecovery",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VariableSize,\r
- &SystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
- \r
- if (EFI_ERROR (Status)) {\r
- GGC = ((2 << 3) | 0x200);\r
- PciCfg16Write(EC_BASE, 0, 2, 0, 0x50, GGC);\r
- GGC = PciCfg16Read(EC_BASE, 0, 2, 0, 0x50);\r
- DEBUG((EFI_D_INFO , "GGC: 0x%08x GMSsize:0x%08x\n", GGC, (GGC & (BIT7|BIT6|BIT5|BIT4|BIT3))>>3));\r
- } else {\r
- if (SystemConfiguration.Igd == 1 && SystemConfiguration.PrimaryVideoAdaptor != 2) {\r
- GGC = (SystemConfiguration.IgdDvmt50PreAlloc << 3) |\r
- (SystemConfiguration.GTTSize == GTT_SIZE_1MB ? 0x100: 0x200);\r
- PciCfg16Write(EC_BASE, 0, 2, 0, 0x50, GGC);\r
- GGC = PciCfg16Read(EC_BASE, 0, 2, 0, 0x50);\r
- DEBUG((EFI_D_INFO , "GGC: 0x%08x GMSsize:0x%08x\n", GGC, (GGC & (BIT7|BIT6|BIT5|BIT4|BIT3))>>3));\r
- }\r
- }\r
-\r
- //\r
- // Initialize PlatformInfo HOB\r
- //\r
- Status = ReadPlatformIds(PeiServices, &PlatformInfo);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // 0 -> Disable , 1 -> Enable\r
- //\r
- if(SystemConfiguration.CfioPnpSettings == 1) {\r
- DEBUG((EFI_D_INFO, "CheckCfioPnpSettings: CFIO Pnp Settings Enabled\n"));\r
- PlatformInfo.CfioEnabled = 1;\r
- } else {\r
- DEBUG((EFI_D_INFO, "CheckCfioPnpSettings: CFIO Pnp Settings Disabled\n"));\r
- PlatformInfo.CfioEnabled = 0;\r
- }\r
-\r
- //\r
- // Build HOB for PlatformInfo\r
- //\r
- BuildGuidDataHob (\r
- &gEfiPlatformInfoGuid,\r
- &PlatformInfo,\r
- sizeof (EFI_PLATFORM_INFO_HOB)\r
- );\r
-\r
-\r
-#ifdef FTPM_ENABLE\r
- Status = FtpmPolicyInit(PeiServices, &SystemConfiguration);\r
- if (EFI_ERROR (Status)) {\r
- DEBUG((EFI_D_ERROR, "fTPM init failed.\n"));\r
- }\r
-#endif\r
-\r
-\r
- //\r
- // Set the new boot mode for MRC\r
- //\r
-#ifdef NOCS_S3_SUPPORT\r
- Status = UpdateBootMode (PeiServices);\r
- ASSERT_EFI_ERROR (Status);\r
-#endif\r
-\r
- DEBUG((EFI_D_INFO, "Setup MMIO size ... \n\n"));\r
-\r
- //\r
- // Setup MMIO size\r
- //\r
- Status = (*PeiServices)->AllocatePool(\r
- PeiServices,\r
- sizeof (EFI_PEI_PPI_DESCRIPTOR),\r
- (void **)&mVlvMmioPolicyPpiDesc\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- Status = (*PeiServices)->AllocatePool(\r
- PeiServices,\r
- sizeof (VLV_MMIO_POLICY_PPI),\r
- (void **)&mVlvMmioPolicyPpi\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- (*PeiServices)->SetMem (\r
- (VOID *)mVlvMmioPolicyPpi,\r
- sizeof (VLV_MMIO_POLICY_PPI),\r
- 0\r
- );\r
- mVlvMmioPolicyPpiDesc->Flags = EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST;\r
- mVlvMmioPolicyPpiDesc->Guid = &gVlvMmioPolicyPpiGuid;\r
- mVlvMmioPolicyPpiDesc->Ppi = mVlvMmioPolicyPpi;\r
- switch (SystemConfiguration.MmioSize) {\r
- case 0: // 768MB\r
- mVlvMmioPolicyPpi->MmioSize = 0x300;\r
- break;\r
- case 1: // 1GB\r
- mVlvMmioPolicyPpi->MmioSize = 0x400;\r
- break;\r
- case 2: // 1.25GB\r
- mVlvMmioPolicyPpi->MmioSize = 0x500;\r
- break;\r
- case 3: // 1.5GB\r
- mVlvMmioPolicyPpi->MmioSize = 0x600;\r
- break;\r
- case 4: // 2GB\r
- mVlvMmioPolicyPpi->MmioSize = 0x800;\r
- break;\r
- default:\r
- mVlvMmioPolicyPpi->MmioSize = 0x800;\r
- break;\r
- }\r
- Status = (*PeiServices)->InstallPpi(\r
- PeiServices,\r
- mVlvMmioPolicyPpiDesc\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-ReadPlatformIds (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN OUT EFI_PLATFORM_INFO_HOB *PlatformInfoHob\r
- )\r
-{\r
- {\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINT8 FabId = 0;\r
- UINTN DataSize;\r
- EFI_PLATFORM_INFO_HOB TmpHob;\r
- EFI_PEI_READ_ONLY_VARIABLE2_PPI *PeiVar;\r
- UINT32 CompatibleBoard = 0; \r
-\r
- Status = (**PeiServices).LocatePpi (\r
- PeiServices,\r
- &gEfiPeiReadOnlyVariable2PpiGuid,\r
- 0,\r
- NULL,\r
- (void **)&PeiVar\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DataSize = sizeof (EFI_PLATFORM_INFO_HOB);\r
- Status = PeiVar->GetVariable (\r
- PeiVar,\r
- L"PlatformInfo",\r
- &gEfiVlv2VariableGuid,\r
- NULL,\r
- &DataSize,\r
- &TmpHob\r
- );\r
-\r
- if (Status == EFI_SUCCESS) {\r
- PlatformInfoHob->BoardId = TmpHob.BoardId;\r
- PlatformInfoHob->MemCfgID = TmpHob.MemCfgID;\r
- PlatformInfoHob->BoardRev = TmpHob.BoardRev;\r
- PlatformInfoHob->PlatformFlavor = TmpHob.PlatformFlavor;\r
- return Status;\r
- }\r
-\r
- CompatibleBoard = DetermineTurbotBoard();\r
- if (1 == CompatibleBoard) {\r
- PlatformInfoHob->BoardId = BOARD_ID_MINNOW2_TURBOT;\r
- DEBUG ((EFI_D_INFO, "I'm MinnowBoard Turbot!\n"));\r
- } else { \r
- PlatformInfoHob->BoardId = BOARD_ID_MINNOW2;\r
- DEBUG ((EFI_D_INFO, "I'm MinnowBoard Max!\n"));\r
- }\r
- \r
-\r
- PlatformInfoHob->MemCfgID = 0;\r
- PlatformInfoHob->BoardRev = FabId + 1; // FabId = 0 means FAB1 (BoardRev = 1), FabId = 1 means FAB2 (BoardRev = 2)...\r
- PlatformInfoHob->PlatformFlavor = FlavorMobile;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-//\r
-// Start::Alpine Valley platform\r
-//\r
-/**\r
- This routine reads SysCtl registers\r
-\r
- @param SmbusBase SMBUS Base Address\r
- @param SlvAddr Targeted Smbus Slave device address\r
- @param Operation Which SMBus protocol will be used\r
- @param Offset Offset of the register\r
- @param Length Number of bytes\r
- @param Buffer Buffer contains values read from registers\r
-\r
- @retval SUCCESS as passed\r
- @retval Others as failed\r
-\r
-**/\r
-EFI_STATUS\r
-PeiSmbusExec (\r
- UINT16 SmbusBase,\r
- UINT8 SlvAddr,\r
- UINT8 Operation,\r
- UINT8 Offset,\r
- UINT8 *Length,\r
- UINT8 *Buffer\r
- )\r
-{\r
- EFI_STATUS Status=EFI_SUCCESS;\r
- UINT8 AuxcReg;\r
- UINT8 SmbusOperation = 0;\r
- UINT8 StsReg;\r
- UINT8 SlvAddrReg;\r
- UINT8 HostCmdReg;\r
- UINT8 BlockCount = 0;\r
- BOOLEAN BufferTooSmall;\r
- UINT8 Index;\r
- UINT8 *CallBuffer;\r
- UINT8 RetryCount = BUS_TRIES;\r
-\r
- //\r
- // MrcSmbusExec supports byte and block read.\r
- // Only allow Byte or block access\r
- //\r
- if (!((*Length == AV_SC_BYTE_LEN) || (*Length == AV_SC_BLOCK_LEN))) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // See if its ok to use the bus based upon INUSE_STS bit.\r
- //\r
- Status = AcquireBus (SmbusBase);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- CallBuffer = Buffer;\r
-\r
- //\r
- //SmbStatus Bits of interest\r
- //[6] = IUS (In Use Status)\r
- //[4] = FAIL\r
- //[3] = BERR (Bus Error = transaction collision)\r
- //[2] = DERR (Device Error = Illegal Command Field, Unclaimed Cycle, Host Device Timeout, CRC Error)\r
- //[1] = INTR (Successful completion of last command)\r
- //[0] = HOST BUSY\r
- //\r
- //\r
- // This is the main operation loop. If the operation results in a Smbus\r
- // collision with another master on the bus, it attempts the requested\r
- // transaction again at least BUS_TRIES attempts.\r
- //\r
- while (RetryCount--) {\r
- //\r
- // Operation Specifics (pre-execution)\r
- //\r
- Status = EFI_SUCCESS;\r
- SlvAddrReg = SlvAddr;\r
- HostCmdReg = Offset;\r
- AuxcReg = 0;\r
-\r
- switch (Operation) {\r
-\r
- case SMBUS_WRITE_BYTE:\r
- IoWrite8 (SmbusBase+R_PCH_SMBUS_HD0, CallBuffer[0]);\r
- SmbusOperation = V_PCH_SMBUS_SMB_CMD_BYTE_DATA;\r
- break;\r
-\r
- case SMBUS_READ_BYTE:\r
- SmbusOperation = V_PCH_SMBUS_SMB_CMD_BYTE_DATA;\r
- SlvAddrReg |= B_PCH_SMBUS_RW_SEL_READ;\r
- if (*Length < 1) {\r
- Status = EFI_INVALID_PARAMETER;\r
- }\r
- *Length = 1;\r
- break;\r
-\r
- case SMBUS_WRITE_BLOCK:\r
- SmbusOperation = V_PCH_SMBUS_SMB_CMD_BLOCK;\r
- IoWrite8 (SmbusBase+R_PCH_SMBUS_HD0, *(UINT8 *) Length);\r
- BlockCount = (UINT8) (*Length);\r
- if ((*Length < 1) || (*Length > 32)) {\r
- Status = EFI_INVALID_PARAMETER;\r
- break;\r
- }\r
- AuxcReg |= B_PCH_SMBUS_E32B;\r
- break;\r
-\r
- case SMBUS_READ_BLOCK:\r
- SmbusOperation = V_PCH_SMBUS_SMB_CMD_BLOCK;\r
- SlvAddrReg |= B_PCH_SMBUS_RW_SEL_READ;\r
- if ((*Length < 1) || (*Length > 32)) {\r
- Status = EFI_INVALID_PARAMETER;\r
- break;\r
- }\r
- AuxcReg |= B_PCH_SMBUS_E32B;\r
- break;\r
-\r
- default:\r
- Status = EFI_INVALID_PARAMETER;\r
- break;\r
- }\r
-\r
- //\r
- // Set Auxiliary Control register\r
- //\r
- IoWrite8 (SmbusBase+R_PCH_SMBUS_AUXC, AuxcReg);\r
-\r
- //\r
- // Reset the pointer of the internal buffer\r
- //\r
- IoRead8 (SmbusBase+R_PCH_SMBUS_HCTL);\r
-\r
- //\r
- // Now that the 32 byte buffer is turned on, we can write th block data\r
- // into it\r
- //\r
- if (Operation == SMBUS_WRITE_BLOCK) {\r
- for (Index = 0; Index < BlockCount; Index++) {\r
- //\r
- // Write next byte\r
- //\r
- IoWrite8 (SmbusBase+R_PCH_SMBUS_HBD, CallBuffer[Index]);\r
- }\r
- }\r
-\r
- //\r
- // Set SMBus slave address for the device to read\r
- //\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_TSA, SlvAddrReg);\r
-\r
- //\r
- //\r
- // Set Command register for the offset to read\r
- //\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_HCMD, HostCmdReg );\r
-\r
- //\r
- // Set Control Register to Set "operation command" protocol and start bit\r
- //\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_HCTL, (UINT8) (SmbusOperation + B_PCH_SMBUS_START));\r
-\r
- //\r
- // Wait for IO to complete\r
- //\r
- do { StsReg = (UINT8) IoRead8(SmbusBase+0); } while ((StsReg & (BIT4|BIT3|BIT2|BIT1)) == 0);\r
-\r
- if (StsReg & B_PCH_SMBUS_DERR) {\r
- Status = EFI_DEVICE_ERROR;\r
- break;\r
- } else if (StsReg & B_PCH_SMBUS_BERR) {\r
- //\r
- // Clear the Bus Error for another try\r
- //\r
- Status = EFI_DEVICE_ERROR;\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_HSTS, B_PCH_SMBUS_BERR);\r
-\r
- //\r
- // Clear Status Registers\r
- //\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_HSTS, B_PCH_SMBUS_HSTS_ALL);\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_AUXS, B_PCH_SMBUS_CRCE);\r
-\r
- continue;\r
- }\r
-\r
- //\r
- // successfull completion\r
- // Operation Specifics (post-execution)\r
- //\r
- switch (Operation) {\r
-\r
- case SMBUS_READ_BYTE:\r
- CallBuffer[0] = (UINT8)(IoRead8 (SmbusBase+R_PCH_SMBUS_HD0));\r
- break;\r
-\r
- case SMBUS_WRITE_BLOCK:\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_HSTS, B_PCH_SMBUS_BYTE_DONE_STS);\r
- break;\r
-\r
- case SMBUS_READ_BLOCK:\r
- BufferTooSmall = FALSE;\r
-\r
- //\r
- // Find out how many bytes will be in the block\r
- //\r
- BlockCount = (UINT8)(IoRead8 (SmbusBase+R_PCH_SMBUS_HD0));\r
- if (*Length < BlockCount) {\r
- BufferTooSmall = TRUE;\r
- } else {\r
- for (Index = 0; Index < BlockCount; Index++) {\r
- //\r
- // Read the byte\r
- //\r
- CallBuffer[Index] = (UINT8)IoRead8 (SmbusBase+R_PCH_SMBUS_HBD);\r
- }\r
- }\r
-\r
- *Length = BlockCount;\r
- if (BufferTooSmall) {\r
- Status = EFI_BUFFER_TOO_SMALL;\r
- }\r
- break;\r
-\r
- default:\r
- break;\r
- };\r
-\r
- if ((StsReg & B_PCH_SMBUS_BERR) && (Status == EFI_SUCCESS)) {\r
- //\r
- // Clear the Bus Error for another try\r
- //\r
- Status = EFI_DEVICE_ERROR;\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_HSTS, B_PCH_SMBUS_BERR);\r
-\r
- continue;\r
- } else {\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Clear Status Registers and exit\r
- //\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_HSTS, B_PCH_SMBUS_HSTS_ALL);\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_AUXS, B_PCH_SMBUS_CRCE);\r
- IoWrite8(SmbusBase+R_PCH_SMBUS_AUXC, 0);\r
- return Status;\r
-}\r
-//\r
-// End::Alpine Valley platform\r
-//\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-**/\r
-\r
-\r
-#ifndef __PEI_PLATFORM_H__\r
-#define __PEI_PLATFORM_H__\r
-\r
-#define PEI_STALL_RESOLUTION 1\r
-#define STALL_PEIM_SIGNATURE SIGNATURE_32('p','p','u','s')\r
-\r
-typedef struct {\r
- UINT32 Signature;\r
- EFI_FFS_FILE_HEADER *FfsHeader;\r
- EFI_PEI_NOTIFY_DESCRIPTOR StallNotify;\r
-} STALL_CALLBACK_STATE_INFORMATION;\r
-\r
-#define STALL_PEIM_FROM_THIS(a) CR (a, STALL_CALLBACK_STATE_INFORMATION, StallNotify, STALL_PEIM_SIGNATURE)\r
-\r
-#ifdef NOCS_S3_SUPPORT\r
-\r
-/**\r
- Peform the boot mode determination logic\r
- If the box is closed, then\r
- 1. If it's first time to boot, it's boot with full config .\r
- 2. If the ChassisIntrution is selected, force to be a boot with full config\r
- 3. Otherwise it's boot with no change.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param BootMode The detected boot mode.\r
-\r
- @retval EFI_SUCCESS if the boot mode could be set\r
-**/\r
-EFI_STATUS\r
-UpdateBootMode (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-#endif\r
-\r
-/**\r
- This function reset the entire platform, including all processor and devices, and\r
- reboots the system.\r
- \r
- Declaration of this function goes to MdeModulePkg/Include/Library/ResetSystemLib.h\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS if it completed successfully.\r
-**/\r
-// EFI_STATUS\r
-// EFIAPI\r
-// ResetSystem (\r
- // IN CONST EFI_PEI_SERVICES **PeiServices\r
- // );\r
-\r
-/**\r
- This function will be called when MRC is done.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param NotifyDescriptor Information about the notify event..\r
- @param Ppi The notify context.\r
-\r
- @retval EFI_SUCCESS If the function completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MemoryDiscoveredPpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- );\r
-\r
-/**\r
- This is the callback function notified by FvFileLoader PPI, it depends on FvFileLoader PPI to load\r
- the PEIM into memory.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param NotifyDescriptor The context of notification.\r
- @param Ppi The notify PPI.\r
-\r
- @retval EFI_SUCCESS if it completed successfully.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-FvFileLoaderPpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- );\r
-\r
-/**\r
- This function provides a blocking stall for reset at least the given number of microseconds\r
- stipulated in the final argument.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param this Pointer to the local data for the interface.\r
- @param Microseconds number of microseconds for which to stall.\r
-\r
- @retval EFI_SUCCESS the function provided at least the required stall.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Stall (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN CONST EFI_PEI_STALL_PPI *This,\r
- IN UINTN Microseconds\r
- );\r
-\r
-/**\r
- This function initialize recovery functionality by installing the recovery PPI.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS If the interface could be successfully installed.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializeRecovery (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-/**\r
- This function\r
- 1. Calling MRC to initialize memory.\r
- 2. Install EFI Memory.\r
- 3. Capsule coalesce if capsule boot mode.\r
- 4. Create HOB of system memory.\r
-\r
- @param PeiServices Pointer to the PEI Service Table\r
-\r
- @retval EFI_SUCCESS If it completes successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-MemoryInit (\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-/**\r
- This function provides the implementation of AtaController PPI Enable Channel function.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param this Pointer to the local data for the interface.\r
- @param ChannelMask This parameter is used to specify primary or slavery IDE channel.\r
-\r
- @retval EFI_SUCCESS Procedure returned successfully.\r
-**/\r
-EFI_STATUS\r
-EnableAtaChannel (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_ATA_CONTROLLER_PPI *This,\r
- IN UINT8 ChannelMask\r
- );\r
-\r
-/**\r
- This function provides the implementation of AtaController PPI Get IDE channel Register Base Address\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param this Pointer to the local data for the interface.\r
- @param IdeRegsBaseAddr Pointer to IDE_REGS_BASE_ADDR struct, which is used to record\r
- IDE Command and Control regeisters Base Address.\r
-\r
- @retval EFI_SUCCESS Procedure returned successfully.\r
-**/\r
-EFI_STATUS\r
-GetIdeRegsBaseAddr (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN PEI_ATA_CONTROLLER_PPI *This,\r
- IN IDE_REGS_BASE_ADDR *IdeRegsBaseAddr\r
- );\r
-\r
-/**\r
- This function provides the implementation to properly setup both LM & PDM functionality.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
-\r
- @retval EFI_SUCCESS Procedure returned successfully.\r
-\r
-**/\r
-EFI_STATUS\r
-ConfigureLM(\r
- IN EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-#include <Ppi/VlvMmioPolicy.h>\r
-\r
-BOOLEAN\r
-EFIAPI\r
-IsFastBootEnabled (\r
- IN CONST EFI_PEI_SERVICES **PeiServices\r
- );\r
-\r
-EFI_STATUS\r
-PrioritizeBootMode (\r
- IN OUT EFI_BOOT_MODE *CurrentBootMode,\r
- IN EFI_BOOT_MODE NewBootMode\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-CapsulePpiNotifyCallback (\r
- IN EFI_PEI_SERVICES **PeiServices,\r
- IN EFI_PEI_NOTIFY_DESCRIPTOR *NotifyDescriptor,\r
- IN VOID *Ppi\r
- );\r
-#endif\r
+++ /dev/null
-#
-#
-# Copyright (c) 1999 - 2018, Intel Corporation. All rights reserved
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-# \r
-#
-# This PEIM includes 3 parts, pre memory initialization, MRC
-# wrapper and post memory initialization.
-# On pre memory, following action is performed,
-# 1. Initizluize GMCH.
-# 2. Detect boot mode.
-# 3. Detect video adapter to determine whether we need pre allocated
-# memory.
-#
-# After that MRC wrapper calls MRC to initialize memory and install a PPI
-# notify to do post memory
-# initialization. MRC wrapper performance following actions,
-# 1. Install EFI Memory.
-# 2. Capsule coalesce if capsule boot mode.
-# 3. Create HOB of system memory.
-# Note: MRC supports 3 kinds of chipsets including Lakeport, Glenwood and Mukilteo,
-# so please don't define MACRO MUKILTEO_SUPPORT on Lakeport here.
-#
-# On post memory, following action is performed,
-# 1. TC initialization after MRC.
-# 2. SIO initialization.
-# 3. Install ResetSystem and FinvFv PPI, relocate Stall to memory on
-# recovery boot mode.
-# 4. Set MTRR for PEI
-# 5. Create FV HOB and Flash HOB
-# 6. Install RecoveryModule and AtaController PPI if on recovery boot mode.
-#
-# This PEIM does not have any register access directly, it depends on
-# IntelTCLib, TCAccess libraries to access Chipset
-# registers.
-#
-# Platform.c - Provide main flow and entrypoint of PEIM.
-# MemoryCallback.c - Includes a memory call back function notified when
-# MRC is done.
-#
-#
-
-[Defines]
- INF_VERSION = 0x00010005
- BASE_NAME = PlatformPeim
- FILE_GUID = 9618C0DC-50A4-496c-994F-7241F282ED01
- MODULE_TYPE = PEIM
- VERSION_STRING = 1.0
- ENTRY_POINT = PeiInitPlatform
- PI_SPECIFICATION_VERSION = 0x0001000A
-
-[sources.common]
- Platform.c
- Platform.h
- MemoryCallback.c
- CommonHeader.h
- Stall.c
- BootMode.c
-
-
-[Packages]
- MdePkg/MdePkg.dec
- MdeModulePkg/MdeModulePkg.dec
- Vlv2TbltDevicePkg/PlatformPkg.dec
- IntelFrameworkPkg/IntelFrameworkPkg.dec
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec
- Vlv2SocBinPkg/Vlv2SocBinPkg.dec
- UefiCpuPkg/UefiCpuPkg.dec
- CryptoPkg/CryptoPkg.dec
-
-[LibraryClasses]
- PeimEntryPoint
- DebugLib
- HobLib
- IoLib
- MultiPlatformLib
- MtrrLib
- PerformanceLib
- MonoStatusCodeLib
- BaseCryptLib
- PciLib
-
-[Ppis]
- gEfiPeiStallPpiGuid
- gPeiSpeakerInterfacePpiGuid
- gEfiPeiMemoryDiscoveredPpiGuid
- gVlvPolicyPpiGuid
- gEfiPeiReadOnlyVariable2PpiGuid
- gEfiPeiResetPpiGuid
- gEfiEndOfPeiSignalPpiGuid
- gEfiFindFvPpiGuid
- gPeiCapsulePpiGuid
- gEfiPeiBootInRecoveryModePpiGuid
- gEfiPeiRecoveryModulePpiGuid
- gEfiPeiDeviceRecoveryModulePpiGuid
- gPeiCachePpiGuid
- gEfiPeiMasterBootModePpiGuid
- gEfiPeiSmbusPpiGuid
- gPeiMfgMemoryTestPpiGuid
- gPeiSha256HashPpiGuid
- gVlvMmioPolicyPpiGuid
- gSeCfTPMPolicyPpiGuid
-
-[Guids]
- gEfiSetupVariableGuid
- gEfiPlatformInfoGuid
- gEfiPlatformBootModeGuid
- gEfiPlatformCpuInfoGuid
- gEfiGlobalVariableGuid
- gRecoveryOnFatFloppyDiskGuid
- gRecoveryOnFatUsbDiskGuid
- gRecoveryOnFatIdeDiskGuid
- gRecoveryOnDataCdGuid
- gMfgModeVariableGuid
- gEfiNormalSetupGuid
- gEfiVlv2VariableGuid
-
-[Pcd.common]
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainSize
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Base
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Size
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress
- gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress
- gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize
-[Depex]
- TRUE
-
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- Stall.c\r
-\r
-Abstract:\r
-\r
- Produce Stall Ppi.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "PlatformBaseAddresses.h"\r
-#include "PchRegs.h"\r
-\r
-/**\r
- Waits for at least the given number of microseconds.\r
-\r
- @param PeiServices General purpose services available to every PEIM.\r
- @param This PPI instance structure.\r
- @param Microseconds Desired length of time to wait.\r
-\r
- @retval EFI_SUCCESS If the desired amount of time was passed.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-Stall (\r
- IN CONST EFI_PEI_SERVICES **PeiServices,\r
- IN CONST EFI_PEI_STALL_PPI *This,\r
- IN UINTN Microseconds\r
- )\r
-{\r
- UINTN Ticks;\r
- UINTN Counts;\r
- UINT32 CurrentTick;\r
- UINT32 OriginalTick;\r
- UINT32 RemainingTick;\r
-\r
- if (Microseconds == 0) {\r
- return EFI_SUCCESS;\r
- }\r
-\r
- OriginalTick = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_TMR);\r
- OriginalTick &= (V_PCH_ACPI_PM1_TMR_MAX_VAL - 1);\r
- CurrentTick = OriginalTick;\r
-\r
- //\r
- // The timer frequency is 3.579545MHz, so 1 ms corresponds to 3.58 clocks\r
- //\r
- Ticks = Microseconds * 358 / 100 + OriginalTick + 1;\r
-\r
- //\r
- // The loops needed for timer overflow\r
- //\r
- Counts = (UINTN)RShiftU64((UINT64)Ticks, 24);\r
-\r
- //\r
- // Remaining clocks within one loop\r
- //\r
- RemainingTick = Ticks & 0xFFFFFF;\r
-\r
- //\r
- // Do not intend to use TMROF_STS bit of register PM1_STS, because this add extra\r
- // one I/O operation, and may generate SMI\r
- //\r
- while (Counts != 0) {\r
- CurrentTick = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_TMR) & B_PCH_ACPI_PM1_TMR_VAL;\r
- if (CurrentTick <= OriginalTick) {\r
- Counts--;\r
- }\r
- OriginalTick = CurrentTick;\r
- }\r
-\r
- while ((RemainingTick > CurrentTick) && (OriginalTick <= CurrentTick)) {\r
- OriginalTick = CurrentTick;\r
- CurrentTick = IoRead32 (ACPI_BASE_ADDRESS + R_PCH_ACPI_PM1_TMR) & B_PCH_ACPI_PM1_TMR_VAL;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-#/** @file\r
-# Platform Package\r
-#\r
-# This package provides platform specific modules.\r
-# Copyright (c) 2009 - 2015, Intel Corporation. All rights reserved.<BR>\r
-#\r
-\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-#\r
-\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
- DEC_SPECIFICATION = 0x00010005\r
- PACKAGE_NAME = PlatformPkg\r
- PACKAGE_GUID = 463B3B00-0D18-4a5f-90C0-D5B851D2574B\r
- PACKAGE_VERSION = 0.1\r
-\r
-[Includes]\r
- .\r
- Include\r
- Include/Library\r
-\r
-[Ppis]\r
- gPeiSpeakerInterfacePpiGuid = { 0x30ac275e, 0xbb30, 0x4b84, { 0xa1, 0xcd, 0x0a, 0xf1, 0x32, 0x2c, 0x89, 0xc0 }}\r
- gPeiUsbControllerPpiGuid = { 0x3BC1F6DE, 0x693E, 0x4547, { 0xA3, 0x00, 0x21, 0x82, 0x3C, 0xA4, 0x20, 0xB2 }}\r
- gPeiMfgMemoryTestPpiGuid = { 0xab294a92, 0xeaf5, 0x4cf3, { 0xab, 0x2b, 0x2d, 0x4b, 0xed, 0x4d, 0xb6, 0x3d }}\r
- gPeiSha256HashPpiGuid = { 0x950e191b, 0x8524, 0x4f51, { 0x80, 0xa1, 0x5c, 0x4f, 0x1b, 0x03, 0xf3, 0x5c }}\r
-\r
-[Guids]\r
- gEfiPlatformBootModeGuid = { 0xce845704, 0x1683, 0x4d38, { 0xa4, 0xf9, 0x7d, 0x0b, 0x50, 0x77, 0x57, 0x93 } }\r
- gEfiPlatformInfoGuid = { 0x1e2acc41, 0xe26a, 0x483d, { 0xaf, 0xc7, 0xa0, 0x56, 0xc3, 0x4e, 0x08, 0x7b } }\r
- gEfiMemoryConfigDataGuid = { 0x80dbd530, 0xb74c, 0x4f11, { 0x8c, 0x03, 0x41, 0x86, 0x65, 0x53, 0x28, 0x31 } }\r
- gPlatformModuleTokenSpaceGuid = { 0x69d13bf0, 0xaf91, 0x4d96, { 0xaa, 0x9f, 0x21, 0x84, 0xc5, 0xce, 0x3b, 0xc0 } }\r
- gEfiSerialPortTokenSpaceGuid = { 0x5fad2389, 0x2bc7, 0x4bd2, { 0x83, 0xd3, 0x42, 0x9f, 0xb6, 0xae, 0xa3, 0x3f } }\r
- gEfiIchTokenSpaceGuid = { 0xe38c11e3, 0x968f, 0x47b8, { 0xac, 0xef, 0xac, 0xc0, 0x69, 0x3d, 0xb9, 0xff } }\r
- gEfiPchTokenSpaceGuid = { 0x89a1b278, 0xa1a1, 0x4df7, { 0xb1, 0x37, 0xde, 0x5a, 0xd7, 0xc4, 0x79, 0x13 } }\r
- gEfiSioVariableGuid = { 0x560bf58a, 0x1e0d, 0x4d7e, { 0x95, 0x3f, 0x29, 0x80, 0xa2, 0x61, 0xe0, 0x31 } }\r
- gProcessorProducerGuid = { 0x1bf06aea, 0x5bec, 0x4a8d, { 0x95, 0x76, 0x74, 0x9b, 0x09, 0x56, 0x2d, 0x30 } }\r
- gEfiPowerOnHobGuid = { 0x0468a601, 0xc535, 0x46fd, { 0xa9, 0x5d, 0xbb, 0xab, 0x99, 0x1b, 0x17, 0x8c } }\r
- gEfiPlatformCpuInfoGuid = { 0xbb9c7ab7, 0xb8d9, 0x4bf3, { 0x9c, 0x29, 0x9b, 0xf3, 0x41, 0xe2, 0x17, 0xbc } }\r
- gEfiBiosIdGuid = { 0xC3E36D09, 0x8294, 0x4b97, { 0xA8, 0x57, 0xD5, 0x28, 0x8F, 0xE3, 0x3E, 0x28 } }\r
- gEfiPlatformBootModeGuid = { 0xce845704, 0x1683, 0x4d38, { 0xa4, 0xf9, 0x7d, 0x0b, 0x50, 0x77, 0x57, 0x93 } }\r
- gEfiBoardFeaturesGuid = { 0x94b9e8ae, 0x8877, 0x479a, { 0x98, 0x42, 0xf5, 0x97, 0x4b, 0x82, 0xce, 0xd3 } }\r
- gItkDataVarGuid = { 0x3812723d, 0x7e48, 0x4e29, { 0xbc, 0x27, 0xf5, 0xa3, 0x9a, 0xc9, 0x4e, 0xf1 } }\r
- gDmiDataGuid = { 0x70e56c5e, 0x280c, 0x44b0, { 0xa4, 0x97, 0x09, 0x68, 0x1a, 0xbc, 0x37, 0x5e } }\r
- gIdccDataHubGuid = { 0x788e1d9f, 0x1eab, 0x47d2, { 0xa2, 0xf3, 0x78, 0xca, 0xe8, 0x7d, 0x60, 0x12 } }\r
- gEfiSetupVariableGuid = { 0xec87d643, 0xeba4, 0x4bb5, { 0xa1, 0xe5, 0x3f, 0x3e, 0x36, 0xb2, 0x0d, 0xa9 } }\r
- gEfiPlatformInfoGuid = { 0x1e2acc41, 0xe26a, 0x483d, { 0xaf, 0xc7, 0xa0, 0x56, 0xc3, 0x4e, 0x08, 0x7b } }\r
- gMfgModeVariableGuid = { 0xEF14FD78, 0x0793, 0x4e2b, { 0xAC, 0x6D, 0x06, 0x28, 0x47, 0xE0, 0x17, 0x91 } }\r
- gEfiAcpiTableStorageGuid = { 0x7e374e25, 0x8e01, 0x4fee, { 0x87, 0xf2, 0x39, 0x0c, 0x23, 0xc6, 0x06, 0xcd } }\r
- gACPIOSFRMfgStringVariableGuid = { 0x72234213, 0x0fd7, 0x48a1, { 0xa5, 0x9f, 0xb4, 0x1b, 0xc1, 0x07, 0xfb, 0xcd } }\r
- gACPIOSFRRefDataBlockVariableGuid = { 0x72234213, 0x0fd7, 0x48a1, { 0xa5, 0x9f, 0xb4, 0x1b, 0xc1, 0x07, 0xfb, 0xcd } }\r
- gACPIOSFRModelStringVariableGuid = { 0xca1bcad9, 0xe021, 0x4547, { 0xa1, 0xb0, 0x5b, 0x22, 0xc7, 0xf6, 0x87, 0xf4 } }\r
- gEfiAcpiTableStorageGuid = { 0x7e374e25, 0x8e01, 0x4fee, { 0x87, 0xf2, 0x39, 0x0c, 0x23, 0xc6, 0x06, 0xcd } }\r
- gEfiPciLanInfoGuid = { 0x0d9a1427, 0xe02a, 0x437d, { 0x92, 0x6b, 0xaa, 0x52, 0x1f, 0xd7, 0x22, 0xba } }\r
- gEfiNormalSetupGuid = { 0xec87d643, 0xeba4, 0x4bb5, { 0xa1, 0xe5, 0x3f, 0x3e, 0x36, 0xb2, 0x0d, 0xa9 } }\r
- gFirmwareIdGuid = { 0x5e559c23, 0x1faa, 0x4ae1, { 0x8d, 0x4a, 0xc6, 0xcf, 0x02, 0x6c, 0x76, 0x6f } }\r
- gBmpImageGuid = { 0x878AC2CC, 0x5343, 0x46F2, { 0xB5, 0x63, 0x51, 0xF8, 0x9D, 0xAF, 0x56, 0xBA } }\r
- gOsSelectionVariableGuid = { 0x86843f56, 0x675d, 0x40a5, { 0x95, 0x30, 0xbc, 0x85, 0x83, 0x72, 0xf1, 0x03 } }\r
-\r
-[Protocols]\r
- gEfiActiveBiosProtocolGuid = { 0xebbe2d1b, 0x1647, 0x4bda, { 0xab, 0x9a, 0x78, 0x63, 0xe3, 0x96, 0xd4, 0x1a } }\r
- gEfiPlatformCpuProtocolGuid = { 0xbd26cdc9, 0xa092, 0x462a, { 0x87, 0x7a, 0x5a, 0xb6, 0xad, 0xce, 0x48, 0x12 } }\r
- gDxePchPlatformPolicyProtocolGuid = { 0x4b0165a9, 0x61d6, 0x4e23, { 0xa0, 0xb5, 0x3e, 0xc7, 0x9c, 0x2e, 0x30, 0xd5 } }\r
- gEfiTpmMpDriverProtocolGuid = { 0xde161cfe, 0x1e60, 0x42a1, { 0x8c, 0xc3, 0xee, 0x7e, 0xf0, 0x73, 0x52, 0x12 } }\r
- gEfiLpcWpce791PolicyProtocolGuid = { 0xab2bee2f, 0xc1a6, 0x4399, { 0x85, 0x3d, 0xc0, 0x7c, 0x77, 0x4f, 0xfd, 0x0d } }\r
- gUsbPolicyGuid = { 0xf617b358, 0x12cf, 0x414a, { 0xa0, 0x69, 0x60, 0x67, 0x7b, 0xda, 0x13, 0xb4 } }\r
- gEfiSpeakerInterfaceProtocolGuid = { 0x400b4476, 0x3081, 0x11d6, { 0x87, 0xed, 0x00, 0x06, 0x29, 0x45, 0xc3, 0xb9 } }\r
- gDxeVlvPlatformPolicyGuid = { 0x5bab88ba, 0xe0e2, 0x4674, { 0xb6, 0xad, 0xb8, 0x12, 0xf6, 0x88, 0x1c, 0xd6 } }\r
- gEfiSmbiosSlotPopulationGuid = { 0xef7bf7d6, 0xf8ff, 0x4a76, { 0x82, 0x47, 0xc0, 0xd0, 0xd1, 0xcc, 0x49, 0xc0 } }\r
- gObservableProtocolGuid = { 0xe227c522, 0xd5fe, 0x4a53, { 0x87, 0xb1, 0x0f, 0xbe, 0x57, 0x0f, 0x98, 0xe9 } }\r
- gEfiCk505ClockPlatformInfoGuid = { 0x3c485ea4, 0x449a, 0x46ce, { 0xbb, 0x08, 0x2a, 0x33, 0x6e, 0xa9, 0x6b, 0x4e } }\r
- gEfiLpcWpc83627PolicyProtocolGuid = { 0xd3ecc567, 0x9fd5, 0x44c1, { 0x86, 0xcf, 0x5d, 0xa7, 0xa2, 0x4f, 0x4b, 0x5d } }\r
- gEfiTcoResetProtocolGuid = { 0xa6a79162, 0xe325, 0x4c30, { 0xbc, 0xc3, 0x59, 0x37, 0x30, 0x64, 0xef, 0xb3 } }\r
- gEfiWatchdogTimerDriverProtocolGuid = { 0xd5b06d16, 0x2ea1, 0x4def, { 0x98, 0xd0, 0xa0, 0x5d, 0x40, 0x72, 0x84, 0x17 } }\r
- gEfiPlatformIdeInitProtocolGuid = { 0x377c66a3, 0x8fe7, 0x4ee8, { 0x85, 0xb8, 0xf1, 0xa2, 0x82, 0x56, 0x9e, 0x3b } }\r
- gEfiPciPlatformProtocolGuid = { 0x07d75280, 0x27d4, 0x4d69, { 0x90, 0xd0, 0x56, 0x43, 0xe2, 0x38, 0xb3, 0x41 } }\r
- gEnhancedSpeedstepProtocolGuid = { 0x91a1ddcf, 0x5374, 0x4939, { 0x89, 0x51, 0xd7, 0x29, 0x3f, 0x1a, 0x78, 0x6f } }\r
- gEfiAcpiSupportProtocolGuid = { 0xdbff9d55, 0x89b7, 0x46da, { 0xbd, 0xdf, 0x67, 0x7d, 0x3d, 0xc0, 0x24, 0x1d } }\r
- gEfiAcpiS3SaveProtocolGuid = { 0x125f2de1, 0xfb85, 0x440c, { 0xa5, 0x4c, 0x4d, 0x99, 0x35, 0x8a, 0x8d, 0x38 } }\r
- gEfiCpuIoProtocolGuid = { 0xB0732526, 0x38C8, 0x4b40, { 0x88, 0x77, 0x61, 0xC7, 0xB0, 0x6A, 0xAC, 0x45 } }\r
- gPlatformGOPPolicyGuid = { 0xec2e931b, 0x3281, 0x48a5, { 0x81, 0x07, 0xdf, 0x8a, 0x8b, 0xed, 0x3c, 0x5d } }\r
- gEfiGopDisplayBrightnessProtocolGuid = { 0x6ff23f1d, 0x877c, 0x4b1b, { 0x93, 0xfc, 0xf1, 0x42, 0xb2, 0xee, 0xa6, 0xa7 } }\r
- gEfiUsbKeyboardConnectGuid = { 0xad9c4381, 0x1ede, 0x430c, { 0x8d, 0x42, 0x23, 0x76, 0x7c, 0x46, 0x5d, 0x52 } }\r
-\r
-\r
-[PcdsFixedAtBuild]\r
- gPlatformModuleTokenSpaceGuid.PcdFlashNvStorageBase|0xFFF60000|UINT32|0x20000007\r
- gPlatformModuleTokenSpaceGuid.PcdFlashNvStorageSize|0x00010000|UINT32|0x20000008\r
- gPlatformModuleTokenSpaceGuid.PcdFlashNvStorageEventLogBase|0xFFF6C000|UINT32|0x30000007\r
- gPlatformModuleTokenSpaceGuid.PcdFlashNvStorageEventLogSize|0x00002000|UINT32|0x30000008\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoveryBase|0xFFF80000|UINT32|0x20000004\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoverySize|0x00080000|UINT32|0x20000005\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvShellBase|0xFFF50000|UINT32|0x20000009\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvShellSize|0x00000000|UINT32|0x20000010\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase|0xFF800000|UINT32|0x20000001\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvMainSize|0x00500000|UINT32|0x20000002\r
- gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress|0xFF800000|UINT32|0x10000001\r
- gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize|0x00800000|UINT32|0x10000002\r
- gPlatformModuleTokenSpaceGuid.PcdFlashTestMenuBase|0xFF000000|UINT32|0x20000011\r
- gPlatformModuleTokenSpaceGuid.PcdFlashTestMenuSize|0x00010000|UINT32|0x20000012\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Base|0xFFFA0000|UINT32|0x20000013\r
- gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Size|0x00040000|UINT32|0x20000014\r
- gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeAddress|0xFFF90000|UINT32|0x20000015\r
- gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeSize|0x00002000|UINT32|0x20000016\r
- gPlatformModuleTokenSpaceGuid.PcdFlashMicroCode2Address|0xFFF92000|UINT32|0x20000017\r
- gPlatformModuleTokenSpaceGuid.PcdFlashMicroCode2Size|0x0000C800|UINT32|0x20000018\r
- gPlatformModuleTokenSpaceGuid.PcdIFWISigBaseAddress|0x0F00|UINT32|0x20000019\r
- gPlatformModuleTokenSpaceGuid.PcdPBTNDisableInterval|0x01F4|UINT32|0x2000001A\r
- gPlatformModuleTokenSpaceGuid.PcdTouchAttributes|2|UINT32|0x20000020\r
- gPlatformModuleTokenSpaceGuid.PcdTouchCIDString|"I2C05\\S004A"|VOID*|0x20000021\r
- gPlatformModuleTokenSpaceGuid.PcdFullIconFile |{ 0x69, 0x00, 0x39, 0x82, 0x30, 0xa6, 0x4b, 0x4c, 0x85, 0xfc, 0x95, 0xe9, 0x49, 0xc9, 0xf0, 0x76 }|VOID*|0x20000022\r
- gPlatformModuleTokenSpaceGuid.PcdSimpleIconFile |{ 0x4b, 0xf7, 0xee, 0x4b, 0x30, 0xa3, 0x49, 0x67, 0xa4, 0xad, 0xa4, 0xb1, 0xca, 0xe4, 0x4b, 0x0d }|VOID*|0x20000023\r
- gPlatformModuleTokenSpaceGuid.PcdCapitalLetterKeyboardFile|{ 0x82, 0x38, 0x75, 0xd8, 0x83, 0xa2, 0x4c, 0x37, 0xb6, 0xea, 0x04, 0xac, 0xc3, 0x06, 0x0f, 0x07 }|VOID*|0x20000024\r
- gPlatformModuleTokenSpaceGuid.PcdSmallLetterKeyboardFile |{ 0x4c, 0x66, 0x39, 0xa2, 0x09, 0x0e, 0x4d, 0xc9, 0x9f, 0x55, 0x0f, 0xcb, 0x72, 0x60, 0x26, 0x11 }|VOID*|0x20000025\r
- gPlatformModuleTokenSpaceGuid.PcdDigitKeyboardFile |{ 0x3f, 0xfe, 0x2c, 0x17, 0x92, 0x5d, 0x49, 0x7d, 0x87, 0x0a, 0x46, 0x14, 0xe4, 0x58, 0xd8, 0x5e }|VOID*|0x20000026\r
- gPlatformModuleTokenSpaceGuid.PcdSimpleKeyboardFile |{ 0x5c, 0xd4, 0xfc, 0x98, 0xbf, 0x79, 0x41, 0x10, 0xa2, 0xd3, 0x87, 0xbe, 0x82, 0xd0, 0x90, 0x52 }|VOID*|0x20000027\r
-\r
- gPlatformModuleTokenSpaceGuid.PcdFlashSpidOffset|0x1000|UINT32|0x2000002A\r
- gPlatformModuleTokenSpaceGuid.PcdFlashSpidSize|0x00001000|UINT32|0x2000002B\r
- gPlatformModuleTokenSpaceGuid.PcdFlashEmOffset|0x3000|UINT32|0x2000002C\r
- gPlatformModuleTokenSpaceGuid.PcdFlashEmSize|0x1000|UINT32|0x2000002D\r
-\r
- gEfiSerialPortTokenSpaceGuid.PcdSerialRegisterBase|0x3f8|UINT64|0x00000001\r
- gEfiSerialPortTokenSpaceGuid.PcdSerialBoudRate|115200|UINT32|0x00000002\r
-\r
- gEfiPchTokenSpaceGuid.PcdPchAcpiIoPortBaseAddress|0x400|UINT16|0x0000000B\r
-\r
- ## FFS filename to find the shell application.\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdShellFile|{ 0xB7, 0xD6, 0x7A, 0xC5, 0x15, 0x05, 0xA8, 0x40, 0x9D, 0x21, 0x55, 0x16, 0x52, 0x85, 0x4E, 0x37 }|VOID*|0x40000004\r
-\r
- gEfiIchTokenSpaceGuid.PcdPeiIchUhciControllerIoPortBaseAddress|0x4000|UINT16|0x30000017\r
- gEfiIchTokenSpaceGuid.PcdPeiIchEhciControllerMemoryBaseAddress|0xFC000000|UINT32|0x30000019\r
-\r
-\r
- gPlatformModuleTokenSpaceGuid.PcdRamLogBaseAddress|0x20000|UINT32|0x00000013\r
- gPlatformModuleTokenSpaceGuid.PcdRamLogBaseLength|0x80000|UINT32|0x00000014\r
- gPlatformModuleTokenSpaceGuid.PcdRamLogBaseCarAddress|0xFEF86000|UINT32|0x00000015\r
- gPlatformModuleTokenSpaceGuid.PcdRamLogBaseCarLength|0x2000|UINT32|0x00000016\r
-\r
-\r
- #Pcd for Flash Update tool\r
- gPlatformModuleTokenSpaceGuid.PcdFlashChipBase|0xFF800000|UINT32|0x40000001\r
- gPlatformModuleTokenSpaceGuid.PcdFlashChipSize|0x00800000|UINT32|0x40000002\r
- gPlatformModuleTokenSpaceGuid.PcdFlashDescriptorBase|0xFF800000|UINT32|0x40000003\r
- gPlatformModuleTokenSpaceGuid.PcdFlashDescriptorSize|0x00001000|UINT32|0x40000004\r
- gPlatformModuleTokenSpaceGuid.PcdTxeRomBase|0xFF801000|UINT32|0x40000009\r
- gPlatformModuleTokenSpaceGuid.PcdTxeRomSize|0x003FF000|UINT32|0x4000000A\r
- gPlatformModuleTokenSpaceGuid.PcdBiosRomBase|0xFFC00000|UINT32|0x4000000B\r
- gPlatformModuleTokenSpaceGuid.PcdBiosRomSize|0x00400000|UINT32|0x4000000C\r
-\r
- # PCDs for System Firmware FMP instance\r
- gPlatformModuleTokenSpaceGuid.PcdSystemFirmwareFmpLowestSupportedVersion|0x00000000|UINT32|0x40000100\r
- gPlatformModuleTokenSpaceGuid.PcdSystemFirmwareFmpVersion|0x00000000|UINT32|0x40000101\r
- gPlatformModuleTokenSpaceGuid.PcdSystemFirmwareFmpVersionString|""|VOID*|0x40000102\r
-\r
-[PcdsFeatureFlag]\r
- ## This PCD specifies whether StatusCode is reported via ISA Serial port.\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseIsaSerial|TRUE|BOOLEAN|0x00000020\r
-\r
- ## This PCD specifies whether StatusCode is reported via USB Serial port.\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseUsbSerial|TRUE|BOOLEAN|0x00000021\r
-\r
- ## This PCD specifies whether StatusCode is reported via RAM.\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseRam|FALSE|BOOLEAN|0x00000022\r
-\r
- ## Platform BDS PCD to control whether to dispatch additional option rom, e.g.: PXE, AHCI\r
- gPlatformModuleTokenSpaceGuid.PcdBdsDispatchAdditionalOprom|TRUE|BOOLEAN|0x00000024\r
-\r
- #new added feature for BIOS usb recovery\r
- gEfiIchTokenSpaceGuid.PcdEhciRecoveryEnabled|TRUE|BOOLEAN|0x00000026\r
-\r
-[PcdsDynamic,PcdsDynamicEx]\r
- gPlatformModuleTokenSpaceGuid.PcdInConfigMode|FALSE|BOOLEAN|0x80000001\r
- gPlatformModuleTokenSpaceGuid.PcdConnectUSBKeyboardonWaitForKeyStroke|FALSE|BOOLEAN|0x80000002\r
- gPlatformModuleTokenSpaceGuid.PcdEnableWatchdogSwSmiInputValue|0|UINT8|0x80000003\r
-#\r
-#device firmware update support\r
-#\r
-#I2C and SPI support\r
-[Protocols]\r
-\r
- gEfiMmioDeviceProtocolGuid = { 0x24486226, 0xf8c2, 0x41f5, { 0xb9, 0xdd, 0x78, 0x3e, 0x9e, 0x56, 0xde, 0xa0 } }\r
- gEfiI2cBusConfigurationManagementProtocolGuid = { 0x75032015, 0xd156, 0x423e, { 0xbf, 0xa3, 0x7a, 0x65, 0xab, 0xa4, 0x71, 0x5 } }\r
- gEfiI2cAcpiProtocolGuid = { 0xf30c2915, 0x5782, 0x4e6a, { 0xa8, 0x46, 0x5, 0xba, 0xbc, 0xe7, 0xb6, 0xa0 } }\r
- gEfiI2cMasterProtocolGuid = { 0x578c315a, 0x68cf, 0x4e81, { 0xb5, 0xc6, 0x22, 0xdb, 0x40, 0xd0, 0x10, 0xbc } }\r
- gEfiI2cHostProtocolGuid = { 0x70b221af, 0xfdff, 0x4fde, { 0x99, 0x68, 0x1a, 0xf6, 0x23, 0xa9, 0x56, 0xd9 } }\r
- gEfiI2cBusProtocolGuid = { 0x9fa1b225, 0x3346, 0x461b, { 0xa0, 0x69, 0xed, 0x1, 0xb6, 0x73, 0xd2, 0x40 } }\r
- gEfiI2cSlaveProtocolGuid = { 0xf2c1910e, 0xf5c9, 0x4b72, { 0xb2, 0x43, 0x6d, 0x59, 0x9, 0x6a, 0x79, 0xf0 } }\r
-\r
-# gEfiSpiAcpiProtocolGuid = { 0x9f49a879, 0x3d71, 0x42b3, { 0xa0, 0xad, 0xdd, 0xb1, 0xf3, 0x30, 0x10, 0xa3 } }\r
-# gEfiSpiHostProtocolGuid = { 0x951b65e5, 0x8872, 0x41ed, { 0xad, 0x1d, 0xd5, 0x68, 0x1f, 0x4a, 0xf0, 0x33 } }\r
-# gEfiSpiBusProtocolGuid = { 0x137b3044, 0xf6d7, 0x473e, { 0xa6, 0x25, 0x9f, 0xb9, 0x25, 0x5, 0xc1, 0x80 } }\r
-\r
-# gLpssDummyProtocolGuid = { 0xaf4cc162, 0xd41c, 0x455a, { 0xab, 0x45, 0x6d, 0xbc, 0xc1, 0xcd, 0x32, 0xf3 } }\r
- gEfiSpiProtocolGuid = { 0x1156efc6, 0xea32, 0x4396, { 0xb5, 0xd5, 0x26, 0x93, 0x2e, 0x83, 0xc3, 0x13 }}\r
- gEfiGpioOperationProtocolGuid = { 0x38DDFE8F, 0x8991, 0x44AA, { 0x98, 0x89, 0x83, 0xF4, 0x91, 0x84, 0x65, 0xB0 }}\r
- gEfiEsrtOperationProtocolGuid = { 0x4549AB47, 0x6E60, 0x4293, { 0xB9, 0x1D, 0x31, 0xB6, 0x10, 0xAD, 0x80, 0x56 }}\r
-\r
-[Guids]\r
- gEfiFwDisplayCapsuleGuid = { 0x3b8c8162, 0x188c, 0x46a4, { 0xae, 0xc9, 0xbe, 0x43, 0xf1, 0xd6, 0x56, 0x97 } }\r
- gEfiFirmwareClassGuid = { 0xb122a262, 0x3551, 0x4f48, { 0x88, 0x92, 0x55, 0xf6, 0xc0, 0x61, 0x42, 0x90 } }\r
- gEfiDFUVerGuid = { 0x0dc73aed, 0xcbf6, 0x4a25, { 0xa6, 0x8d, 0x59, 0xc8, 0x0f, 0x44, 0xc7, 0xc3 } }\r
- gEfiEsrtTableGuid = { 0xb122a263, 0x3661, 0x4f68, { 0x99, 0x29, 0x78, 0xf8, 0xb0, 0xd6, 0x21, 0x80 } }\r
- gEfiCapsuleCrashLogVarGuid = { 0xf3ff1468, 0x04ba, 0x4966, { 0x9f, 0xb2, 0xe4, 0xa7, 0x90, 0x05, 0x46, 0x50 } }\r
- gEfiCapsuleCrashGuid = { 0x0e1d2972, 0x65af, 0x4ac1, { 0xbf, 0xa3, 0xce, 0xf4, 0xab, 0x0c, 0x38, 0xfe } }\r
-\r
+++ /dev/null
-#/** @file\r
-# FDF file of Platform.\r
-#\r
-# Copyright (c) 2008 - 2019, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
-DEFINE FLASH_BASE = 0xFFC00000 #The base address of the 4Mb FLASH Device.\r
-DEFINE FLASH_SIZE = 0x00400000 #The flash size in bytes of the 4Mb FLASH Device.\r
-DEFINE FLASH_BLOCK_SIZE = 0x1000 #The block size in bytes of the 4Mb FLASH Device.\r
-DEFINE FLASH_NUM_BLOCKS = 0x400 #The number of blocks in 4Mb FLASH Device.\r
-DEFINE FLASH_AREA_BASE_ADDRESS = 0xFF800000\r
-DEFINE FLASH_AREA_SIZE = 0x00800000\r
-\r
-DEFINE FLASH_REGION_VLVMICROCODE_OFFSET = 0x00000000\r
-DEFINE FLASH_REGION_VLVMICROCODE_SIZE = 0x00040000\r
-DEFINE FLASH_REGION_VLVMICROCODE_BASE = 0xFFC00000\r
-\r
-DEFINE FLASH_REGION_VPD_OFFSET = 0x00040000\r
-DEFINE FLASH_REGION_VPD_SIZE = 0x0003E000\r
-\r
-DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_OFFSET = 0x0007E000\r
-DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_SIZE = 0x00002000\r
-\r
-\r
-DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_OFFSET = 0x00080000\r
-DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_SIZE = 0x00040000\r
-\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-DEFINE FLASH_REGION_FSPBIN_OFFSET = 0x000C0000\r
-DEFINE FLASH_REGION_FSPBIN_SIZE = 0x00048000\r
-DEFINE FLASH_REGION_FSPBIN_BASE = 0xFFCC0000\r
-\r
-DEFINE FLASH_REGION_AZALIABIN_OFFSET = 0x00108000\r
-DEFINE FLASH_REGION_AZALIABIN_SIZE = 0x00008000\r
-DEFINE FLASH_REGION_AZALIABIN_BASE = 0xFFD08000\r
-\r
-!endif\r
-\r
-DEFINE FLASH_REGION_FVMAIN_OFFSET = 0x00110000\r
-DEFINE FLASH_REGION_FVMAIN_SIZE = 0x00210000\r
-\r
-DEFINE FLASH_REGION_FV_RECOVERY2_OFFSET = 0x00320000\r
-DEFINE FLASH_REGION_FV_RECOVERY2_SIZE = 0x00070000\r
-\r
-DEFINE FLASH_REGION_FV_RECOVERY_OFFSET = 0x00390000\r
-DEFINE FLASH_REGION_FV_RECOVERY_SIZE = 0x00070000\r
-\r
-################################################################################\r
-#\r
-# FD Section\r
-# The [FD] Section is made up of the definition statements and a\r
-# description of what goes into the Flash Device Image. Each FD section\r
-# defines one flash "device" image. A flash device image may be one of\r
-# the following: Removable media bootable image (like a boot floppy\r
-# image,) an Option ROM image (that would be "flashed" into an add-in\r
-# card,) a System "Flash" image (that would be burned into a system's\r
-# flash) or an Update ("Capsule") image that will be used to update and\r
-# existing system flash.\r
-#\r
-################################################################################\r
-[FD.Vlv]\r
-BaseAddress = $(FLASH_BASE)|gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress #The base address of the 3Mb FLASH Device.\r
-Size = $(FLASH_SIZE)|gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize #The flash size in bytes of the 3Mb FLASH Device.\r
-ErasePolarity = 1\r
-BlockSize = $(FLASH_BLOCK_SIZE) #The block size in bytes of the 3Mb FLASH Device.\r
-NumBlocks = $(FLASH_NUM_BLOCKS) #The number of blocks in 3Mb FLASH Device.\r
-\r
-#\r
-#Flash location override based on actual flash map\r
-#\r
-SET gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress = $(FLASH_AREA_BASE_ADDRESS)\r
-SET gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize = $(FLASH_AREA_SIZE)\r
-\r
-SET gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchAddress = $(FLASH_REGION_VLVMICROCODE_BASE) + 0x60\r
-SET gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize = $(FLASH_REGION_VLVMICROCODE_SIZE) - 0x60\r
-\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-# put below PCD value setting into dsc file\r
-#SET gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress = $(FLASH_REGION_VLVMICROCODE_BASE)\r
-#SET gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize = $(FLASH_REGION_VLVMICROCODE_SIZE)\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset = 0x60\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress = $(FLASH_AREA_BASE_ADDRESS)\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize = $(FLASH_AREA_SIZE)\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase = $(FLASH_REGION_FSPBIN_BASE)\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize = $(FLASH_REGION_FSPBIN_SIZE)\r
-\r
-!endif\r
-################################################################################\r
-#\r
-# Following are lists of FD Region layout which correspond to the locations of different\r
-# images within the flash device.\r
-#\r
-# Regions must be defined in ascending order and may not overlap.\r
-#\r
-# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by\r
-# the pipe "|" character, followed by the size of the region, also in hex with the leading\r
-# "0x" characters. Like:\r
-# Offset|Size\r
-# PcdOffsetCName|PcdSizeCName\r
-# RegionType <FV, DATA, or FILE>\r
-# Fv Size can be adjusted; FVMAIN_COMPACT can be reduced to 0x120000, and FV_RECOVERY can be enlarged to 0x80000\r
-#\r
-################################################################################\r
- #\r
- # CPU Microcodes\r
- #\r
-\r
-$(FLASH_REGION_VLVMICROCODE_OFFSET)|$(FLASH_REGION_VLVMICROCODE_SIZE)\r
-gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeAddress|gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeSize\r
-FV = MICROCODE_FV\r
-$(FLASH_REGION_VPD_OFFSET)|$(FLASH_REGION_VPD_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
-#NV_VARIABLE_STORE\r
-DATA = {\r
- ## This is the EFI_FIRMWARE_VOLUME_HEADER\r
- # ZeroVector []\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- # FileSystemGuid: gEfiSystemNvDataFvGuid =\r
- # { 0xFFF12B8D, 0x7696, 0x4C8B, { 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50 }}\r
- 0x8D, 0x2B, 0xF1, 0xFF, 0x96, 0x76, 0x8B, 0x4C,\r
- 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50,\r
- # FvLength: 0x80000\r
- 0x00, 0x00, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- #Signature "_FVH" #Attributes\r
- 0x5f, 0x46, 0x56, 0x48, 0xff, 0xfe, 0x04, 0x00,\r
- #HeaderLength #CheckSum #ExtHeaderOffset #Reserved #Revision\r
- 0x48, 0x00, 0x2A, 0x09, 0x00, 0x00, 0x00, 0x02,\r
- #Blockmap[0]: 7 Blocks * 0x10000 Bytes / Block\r
- 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00,\r
- #Blockmap[1]: End\r
- 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
- ## This is the VARIABLE_STORE_HEADER\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- #Signature: gEfiAuthenticatedVariableGuid =\r
- # { 0xaaf32c78, 0x947b, 0x439a, { 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92 }}\r
- 0x78, 0x2c, 0xf3, 0xaa, 0x7b, 0x94, 0x9a, 0x43,\r
- 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92,\r
-!else\r
- #Signature: gEfiVariableGuid =\r
- # { 0xddcf3616, 0x3275, 0x4164, { 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d }}\r
- 0x16, 0x36, 0xcf, 0xdd, 0x75, 0x32, 0x64, 0x41,\r
- 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d,\r
-!endif\r
- #Size: 0x3E000 (gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize) - 0x48 (size of EFI_FIRMWARE_VOLUME_HEADER) = 0x03DFB8\r
- # This can speed up the Variable Dispatch a bit.\r
- 0xB8, 0xDF, 0x03, 0x00,\r
- #FORMATTED: 0x5A #HEALTHY: 0xFE #Reserved: UINT16 #Reserved1: UINT32\r
- 0x5A, 0xFE, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00\r
-}\r
-\r
-\r
-$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_OFFSET)|$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize\r
-#NV_FTW_WORKING\r
-DATA = {\r
- # EFI_FAULT_TOLERANT_WORKING_BLOCK_HEADER->Signature = gEdkiiWorkingBlockSignatureGuid =\r
- # { 0x9e58292b, 0x7c68, 0x497d, { 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95 }}\r
- 0x2B, 0x29, 0x58, 0x9E, 0x68, 0x7C, 0x7D, 0x49,\r
- 0xA0, 0xCE, 0x65, 0x0, 0xFD, 0x9F, 0x1B, 0x95,\r
-\r
- # Crc:UINT32 #WorkingBlockValid:1, WorkingBlockInvalid:1, Reserved\r
- 0xE2, 0x33, 0xF2, 0x3, 0xFE, 0xFF, 0xFF, 0xFF,\r
- # WriteQueueSize: UINT64 #Size: 0x2000 - 0x20 (FTW_WORKING_HEADER) = 0x1FE0\r
- 0xE0, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00\r
-}\r
-\r
-$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_OFFSET)|$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize\r
-\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-\r
- $(FLASH_REGION_FSPBIN_OFFSET)|$(FLASH_REGION_FSPBIN_SIZE)\r
- gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase|gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize\r
- FILE = Vlv2SocBinPkg/FspBinary/FvFsp.bin\r
-\r
-\r
- $(FLASH_REGION_AZALIABIN_OFFSET)|$(FLASH_REGION_AZALIABIN_SIZE)\r
- FILE = Vlv2TbltDevicePkg/FspAzaliaConfigData/AzaliaConfig.bin\r
-\r
-!endif\r
-\r
- #\r
- # Main Block\r
- #\r
-$(FLASH_REGION_FVMAIN_OFFSET)|$(FLASH_REGION_FVMAIN_SIZE)\r
-gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase|gPlatformModuleTokenSpaceGuid.PcdFlashFvMainSize\r
-FV = FVMAIN_COMPACT\r
-\r
- #\r
- # FV Recovery#2\r
- #\r
-$(FLASH_REGION_FV_RECOVERY2_OFFSET)|$(FLASH_REGION_FV_RECOVERY2_SIZE)\r
-gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Base|gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Size\r
-FV = FVRECOVERY2\r
-\r
- #\r
- # FV Recovery\r
- #\r
-$(FLASH_REGION_FV_RECOVERY_OFFSET)|$(FLASH_REGION_FV_RECOVERY_SIZE)\r
-gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoveryBase|gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoverySize\r
-FV = FVRECOVERY\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.MICROCODE_FV]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = FALSE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-FILE RAW = 197DB236-F856-4924-90F8-CDF12FB875F3 {\r
- $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/$(DXE_ARCHITECTURE)/MicrocodeUpdates.bin\r
-}\r
-\r
-!if $(RECOVERY_ENABLE)\r
-[FV.FVRECOVERY_COMPONENTS]\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchUsb.inf\r
-INF MdeModulePkg/Bus/Pci/EhciPei/EhciPei.inf\r
-INF MdeModulePkg/Bus/Usb/UsbBusPei/UsbBusPei.inf\r
-INF MdeModulePkg/Bus/Usb/UsbBotPei/UsbBotPei.inf\r
-INF FatPkg/FatPei/FatPei.inf\r
-INF MdeModulePkg/Universal/Disk/CdExpressPei/CdExpressPei.inf\r
-INF SignedCapsulePkg/Universal/RecoveryModuleLoadPei/RecoveryModuleLoadPei.inf\r
-!endif\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.FVRECOVERY2]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = B73FE497-B92E-416e-8326-45AD0D270092\r
-\r
-\r
-\r
-INF $(PLATFORM_PACKAGE)/PlatformInitPei/PlatformInitPei.inf\r
-\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSmbusArpDisabled.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/VlvInitPeim.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchInitPeim.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSpiPeim.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmAccess.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmControl.inf\r
-INF UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MpS3.inf\r
-!endif\r
-\r
-# INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PiSmmCommunicationPei.inf\r
-!if $(TPM_ENABLED) == TRUE\r
-INF SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf\r
-INF SecurityPkg/Tcg/TcgPei/TcgPei.inf\r
-INF SecurityPkg/Tcg/PhysicalPresencePei/PhysicalPresencePei.inf\r
-!endif\r
-!if $(FTPM_ENABLE) == TRUE\r
-INF SecurityPkg/Tcg/Tcg2Pei/Tcg2Pei.inf #use PCD config\r
-!endif\r
-INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
-\r
-!if $(ACPI50_ENABLE) == TRUE\r
- INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTablePei/FirmwarePerformancePei.inf\r
-!endif\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
-INF MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
-FILE FV_IMAGE = 1E9D7604-EF45-46a0-BD8A-71AC78C17AC1 {\r
- SECTION PEI_DEPEX_EXP = {gEfiPeiMemoryDiscoveredPpiGuid AND gEfiPeiBootInRecoveryModePpiGuid}\r
- SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF { # LZMA COMPRESS GUID\r
- SECTION FV_IMAGE = FVRECOVERY_COMPONENTS\r
- }\r
-}\r
-!endif\r
-\r
-[FV.FVRECOVERY]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = B73FE497-B92E-416e-8326-45AD0D270091\r
-\r
-\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-INF IntelFspWrapperPkg/FspWrapperSecCore/FspWrapperSecCore.inf\r
-!else\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SecCore.inf\r
-!endif\r
-\r
-INF MdeModulePkg/Core/Pei/PeiMain.inf\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-INF Vlv2TbltDevicePkg/FspSupport/BootModePei/BootModePei.inf\r
-INF IntelFspWrapperPkg/FspInitPei/FspInitPei.inf\r
-!endif\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/CpuPeim.inf\r
-INF MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf\r
-INF MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
-\r
-INF $(PLATFORM_PACKAGE)/PlatformPei/PlatformPei.inf\r
-\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SeCUma.inf\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/fTPMInitPeim.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- INF SourceLevelDebugPkg/DebugAgentPei/DebugAgentPei.inf\r
-!endif\r
-\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
-INF MdeModulePkg/Universal/CapsulePei/CapsulePei.inf\r
-!if $(DXE_ARCHITECTURE) == "X64"\r
-INF MdeModulePkg/Universal/CapsulePei/CapsuleX64.inf\r
-!endif\r
-!endif\r
-\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-!if $(PCIESC_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchEarlyInitPeim.inf\r
-!endif\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MemoryInit.inf\r
-!endif\r
-\r
-INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
-\r
-[FV.FVMAIN]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = A881D567-6CB0-4eee-8435-2E72D33E45B5\r
-\r
-APRIORI DXE {\r
- INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
- INF MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf\r
- INF MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf\r
- }\r
-\r
-FILE FREEFORM = C3E36D09-8294-4b97-A857-D5288FE33E28 {\r
- SECTION RAW = $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/$(DXE_ARCHITECTURE)/BiosId.bin\r
- }\r
-\r
- #\r
- # EDK II Related Platform codes\r
- #\r
-\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- INF IntelFspWrapperPkg/FspNotifyDxe/FspNotifyDxe.inf\r
- !endif\r
-\r
-INF MdeModulePkg/Core/Dxe/DxeMain.inf\r
-INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
-!if $(ACPI50_ENABLE) == TRUE\r
-INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableDxe/FirmwarePerformanceDxe.inf\r
-INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableSmm/FirmwarePerformanceSmm.inf\r
-!endif\r
-\r
-\r
-INF IntelFrameworkModulePkg/Universal/CpuIoDxe/CpuIoDxe.inf\r
-INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
-INF MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/ReportStatusCodeRouter/Smm/ReportStatusCodeRouterSmm.inf\r
-INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
-INF UefiCpuPkg/CpuDxe/CpuDxe.inf\r
-INF $(PLATFORM_PACKAGE)/Metronome/Metronome.inf\r
-INF IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf\r
-!if $(ARCH) == IA32\r
-INF USE=IA32 MdeModulePkg/Logo/Logo.inf\r
-!else\r
-INF USE=X64 MdeModulePkg/Logo/Logo.inf\r
-!endif\r
-INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
-INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
-INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r
-INF IntelFrameworkModulePkg/Universal/Acpi/AcpiS3SaveDxe/AcpiS3SaveDxe.inf\r
-\r
-INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf\r
-INF $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbSmm.inf\r
-INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiSmm.inf\r
-!if $(SECURE_BOOT_ENABLE)\r
-INF SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf\r
-!endif\r
-\r
-INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
-\r
-INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
-INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
-INF $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbRuntimeDxe.inf\r
-\r
-\r
-INF $(PLATFORM_PACKAGE)/PlatformSetupDxe/PlatformSetupDxe.inf\r
-\r
-!if $(DATAHUB_ENABLE) == TRUE\r
-INF IntelFrameworkModulePkg/Universal/DataHubDxe/DataHubDxe.inf\r
-!endif\r
-INF IntelFrameworkModulePkg/Universal/StatusCode/DatahubStatusCodeHandlerDxe/DatahubStatusCodeHandlerDxe.inf\r
-INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Dptf.inf\r
-\r
- #\r
- # EDK II Related Silicon codes\r
- #\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchS3SupportDxe.inf\r
-\r
-!if $(USE_HPET_TIMER) == TRUE\r
-INF PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf\r
-!else\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmartTimer.inf\r
-!endif\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmControl.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmbusDxe.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/IntelPchLegacyInterrupt.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchReset.inf\r
-\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitDxe.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitSmm.inf\r
-!endif\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmiDispatcher.inf\r
-!if $(PCIESC_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPcieSmm.inf\r
-!endif\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiRuntime.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPolicyInitDxe.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchBiosWriteProtect.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmAccess.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PciHostBridge.inf\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/VlvInitDxe.inf\r
-!else\r
-INF IntelFrameworkModulePkg/Universal/LegacyRegionDxe/LegacyRegionDxe.inf\r
-INF Vlv2TbltDevicePkg/VlvPlatformInitDxe/VlvPlatformInitDxe.inf\r
-!endif\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
- !if $(SEC_ENABLE) == TRUE\r
- INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/HeciDrv.inf\r
- INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SeCPolicyInitDxe.inf\r
- !endif\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
-INF SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.inf\r
-INF SecurityPkg/Tcg/TcgDxe/TcgDxe.inf\r
-INF RuleOverride = DRIVER_ACPITABLE SecurityPkg/Tcg/TcgSmm/TcgSmm.inf\r
-!endif\r
-!if $(FTPM_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/Tpm2DeviceSeCPei.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Tpm2DeviceSeCDxe.inf\r
-INF SecurityPkg/Tcg/MemoryOverwriteControl/TcgMor.inf\r
-INF SecurityPkg/Tcg/Tcg2Dxe/Tcg2Dxe.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/FtpmSmm.inf\r
-!endif\r
-\r
-#\r
-# EDK II Related Platform codes\r
-#\r
-INF $(PLATFORM_PACKAGE)/PlatformSmm/PlatformSmm.inf\r
-INF $(PLATFORM_PACKAGE)/PlatformInfoDxe/PlatformInfoDxe.inf\r
-INF $(PLATFORM_PACKAGE)/PlatformCpuInfoDxe/PlatformCpuInfoDxe.inf\r
-INF $(PLATFORM_PACKAGE)/PlatformDxe/PlatformDxe.inf\r
-INF $(PLATFORM_PACKAGE)/PciPlatform/PciPlatform.inf\r
-INF $(PLATFORM_PACKAGE)/SaveMemoryConfig/SaveMemoryConfig.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PlatformCpuPolicy.inf\r
-INF $(PLATFORM_PACKAGE)/PpmPolicy/PpmPolicy.inf\r
-INF $(PLATFORM_PACKAGE)/SmramSaveInfoHandlerSmm/SmramSaveInfoHandlerSmm.inf\r
-!if $(GOP_DRIVER_ENABLE) == TRUE\r
- INF $(PLATFORM_PACKAGE)/PlatformGopPolicy/PlatformGopPolicy.inf\r
- FILE DRIVER = FF0C8745-3270-4439-B74F-3E45F8C77064 {\r
- SECTION DXE_DEPEX_EXP = {gPlatformGOPPolicyGuid}\r
- SECTION PE32 = Vlv2SocBinPkg/GOP/7.2.1011/RELEASE_VS2008x86/$(DXE_ARCHITECTURE)/IntelGopDriver.efi\r
- SECTION UI = "IntelGopDriver"\r
-}\r
-!endif\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PnpDxe.inf\r
- #\r
- # SMM\r
- #\r
-INF MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf\r
-INF MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf\r
-INF UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf\r
-\r
-INF UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf\r
-INF MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf\r
-INF UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf\r
-INF $(PLATFORM_PACKAGE)/SmmSwDispatch2OnSmmSwDispatchThunk/SmmSwDispatch2OnSmmSwDispatchThunk.inf\r
-\r
-#\r
-# Remove the following two SMM binary modules that prevent platform from booting to UEFI Shell\r
-#\r
-#INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PowerManagement2.inf\r
-#INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/DigitalThermalSensor.inf\r
-\r
- #\r
- # ACPI\r
- #\r
-INF MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf\r
-INF $(PLATFORM_PACKAGE)/BootScriptSaveDxe/BootScriptSaveDxe.inf\r
-INF IntelFrameworkModulePkg/Universal/Acpi/AcpiSupportDxe/AcpiSupportDxe.inf\r
-INF RuleOverride = ACPITABLE2 Vlv2DeviceRefCodePkg/ValleyView2Soc/CPU/PowerManagement/AcpiTables/PowerManagementAcpiTables.inf\r
-\r
-INF RuleOverride = ACPITABLE $(PLATFORM_RC_PACKAGE)/AcpiTablesPCAT/AcpiTables.inf\r
-\r
-INF $(PLATFORM_PACKAGE)/AcpiPlatform/AcpiPlatform.inf\r
-\r
-INF MdeModulePkg/Universal/Acpi/BootGraphicsResourceTableDxe/BootGraphicsResourceTableDxe.inf\r
-\r
- #\r
- # PCI\r
- #\r
-INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/ISPDxe.inf\r
-\r
-\r
-#\r
-# ISA\r
-#\r
-INF $(PLATFORM_PACKAGE)/Wpce791/Wpce791.inf\r
-INF IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf\r
-INF IntelFrameworkModulePkg/Bus/Isa/IsaIoDxe/IsaIoDxe.inf\r
-!if $(SOURCE_DEBUG_ENABLE) != TRUE\r
-INF IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf\r
-!endif\r
-#INF IntelFrameworkModulePkg/Bus/Isa/Ps2MouseDxe/Ps2MouseDxe.inf\r
-#INF IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf\r
-\r
-#\r
-# SDIO\r
-#\r
-#INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcHost.inf\r
-#INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcMediaDevice.inf\r
-#\r
-# IDE/SCSI/AHCI\r
-#\r
-INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
-\r
-INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
-\r
-INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
-!if $(SATA_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SataController.inf\r
-#\r
-\r
-#\r
-INF MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf\r
-INF MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf\r
-!if $(SCSI_ENABLE) == TRUE\r
-INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf\r
-INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf\r
-!endif\r
-#\r
-!endif\r
-# Console\r
-#\r
-INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
-INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
-INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
-INF IntelFrameworkModulePkg/Universal/Console/VgaClassDxe/VgaClassDxe.inf\r
-INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
-INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
-INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
-INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
- #\r
- # USB\r
- #\r
-!if $(USB_ENABLE) == TRUE\r
-INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r
-INF MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
-INF MdeModulePkg/Bus/Pci/XhciDxe/XhciDxe.inf\r
-!endif\r
-\r
-\r
- #\r
- # SMBIOS\r
- #\r
-INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r
-INF $(PLATFORM_PACKAGE)/SmBiosMiscDxe/SmBiosMiscDxe.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmbiosMemory.inf\r
-\r
-\r
-#\r
-# FAT file system\r
-#\r
-INF FatPkg/EnhancedFatDxe/Fat.inf\r
-\r
-#\r
-# UEFI Shell\r
-#\r
-INF ShellPkg/Application/Shell/Shell.inf\r
-\r
-#\r
-# dp command\r
-#\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
-INF ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf\r
-!endif\r
-\r
-!if $(GOP_DRIVER_ENABLE) == TRUE\r
-FILE FREEFORM = 878AC2CC-5343-46F2-B563-51F89DAF56BA {\r
- SECTION RAW = Vlv2SocBinPkg/GOP/7.2.1011/VBT/MNW2/Vbt.bin\r
- SECTION UI = "IntelGopVbt"\r
-}\r
-!endif\r
-\r
-#\r
-# Network Modules\r
-#\r
-!if $(NETWORK_ENABLE) == TRUE\r
- FILE DRIVER = 22DE1691-D65D-456a-993E-A253DD1F308C {\r
- SECTION PE32 = Vlv2SocBinPkg/UNDI/RtkUndiDxe/$(DXE_ARCHITECTURE)/RtkUndiDxe.efi\r
- SECTION UI = "UNDI"\r
- }\r
- INF MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf\r
- INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf\r
- INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf\r
- INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf\r
- INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf\r
- INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf\r
- INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf\r
- INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf\r
- INF NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf\r
- INF NetworkPkg/TcpDxe/TcpDxe.inf\r
- !if $(NETWORK_IP6_ENABLE) == TRUE\r
- INF NetworkPkg/Ip6Dxe/Ip6Dxe.inf\r
- INF NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf\r
- INF NetworkPkg/Udp6Dxe/Udp6Dxe.inf\r
- INF NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf\r
- !endif\r
- !if $(NETWORK_VLAN_ENABLE) == TRUE\r
- INF MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf\r
- !endif\r
- !if $(NETWORK_ISCSI_ENABLE) == TRUE\r
- INF NetworkPkg/IScsiDxe/IScsiDxe.inf\r
- !endif\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE)\r
-INF MdeModulePkg/Universal/EsrtFmpDxe/EsrtFmpDxe.inf\r
-\r
-#\r
-# Minnow Max System Firmware FMP\r
-#\r
-INF FILE_GUID = $(FMP_MINNOW_MAX_SYSTEM) FmpDevicePkg/FmpDxe/FmpDxe.inf\r
-\r
-#\r
-# Sample Device FMP\r
-#\r
-INF FILE_GUID = $(FMP_GREEN_SAMPLE_DEVICE) FmpDevicePkg/FmpDxe/FmpDxe.inf\r
-INF FILE_GUID = $(FMP_BLUE_SAMPLE_DEVICE) FmpDevicePkg/FmpDxe/FmpDxe.inf\r
-INF FILE_GUID = $(FMP_RED_SAMPLE_DEVICE) FmpDevicePkg/FmpDxe/FmpDxe.inf\r
-\r
-!endif\r
-\r
-!if $(MICOCODE_CAPSULE_ENABLE)\r
-INF IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.inf\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
-FILE FREEFORM = PCD(gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiRsa2048Sha256TestPublicKeyFileGuid) {\r
- SECTION RAW = BaseTools/Source/Python/Rsa2048Sha256Sign/TestSigningPublicKey.bin\r
- SECTION UI = "Rsa2048Sha256TestSigningPublicKey"\r
- }\r
-!endif\r
-\r
-[FV.FVMAIN_COMPACT]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-\r
-\r
-FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r
-!if $(LZMA_ENABLE) == TRUE\r
-# LZMA Compress\r
- SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {\r
- SECTION FV_IMAGE = FVMAIN\r
- }\r
-!else\r
-!if $(DXE_COMPRESS_ENABLE) == TRUE\r
-# Tiano Compress\r
- SECTION GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {\r
- SECTION FV_IMAGE = FVMAIN\r
- }\r
-!else\r
-# No Compress\r
- SECTION COMPRESS PI_NONE {\r
- SECTION FV_IMAGE = FVMAIN\r
- }\r
-!endif\r
-!endif\r
- }\r
-\r
-[FV.SETUP_DATA]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-#NumBlocks = 0x10\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-################################################################################\r
-#\r
-# Rules are use with the [FV] section's module INF type to define\r
-# how an FFS file is created for a given INF file. The following Rule are the default\r
-# rules for the different module type. User can add the customized rules to define the\r
-# content of the FFS file.\r
-#\r
-################################################################################\r
-[Rule.Common.SEC]\r
- FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r
- PE32 PE32 Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- RAW BIN Align = 16 |.com\r
- }\r
-\r
-[Rule.Common.SEC.BINARY]\r
- FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r
- PE32 PE32 Align = 8 |.efi\r
- RAW BIN Align = 16 |.com\r
- }\r
-\r
-[Rule.Common.PEI_CORE]\r
- FILE PEI_CORE = $(NAMED_GUID) {\r
- PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM]\r
- FILE PEIM = $(NAMED_GUID) {\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM.BINARY]\r
- FILE PEIM = $(NAMED_GUID) {\r
- PEI_DEPEX PEI_DEPEX Optional |.depex\r
- PE32 PE32 Align = Auto |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM.BIOSID]\r
- FILE PEIM = $(NAMED_GUID) {\r
- RAW BIN BiosId.bin\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.APINIT]\r
- FILE RAW = $(NAMED_GUID) Fixed Align=4K {\r
- RAW SEC_BIN |.com\r
- }\r
-#cjia 2011-07-21\r
-[Rule.Common.USER_DEFINED.LEGACY16]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- UI STRING="$(MODULE_NAME)" Optional\r
- RAW BIN |.bin\r
- }\r
-#cjia\r
-\r
-[Rule.Common.USER_DEFINED.ASM16]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- UI STRING="$(MODULE_NAME)" Optional\r
- RAW BIN |.com\r
- }\r
-\r
-[Rule.Common.DXE_CORE]\r
- FILE DXE_CORE = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_DRIVER.BINARY]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional |.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_DRIVER.NATIVE_BINARY]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(WORKSPACE)/$(PLATFORM_PACKAGE)/IntelGopDepex/IntelGopDriver.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_DRIVER.BINARY]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional |.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_DRIVER.DRIVER_ACPITABLE]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- RAW ACPI Optional |.acpi\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.DXE_RUNTIME_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_RUNTIME_DRIVER.BINARY]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional |.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_SMM_DRIVER]\r
- FILE SMM = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_SMM_DRIVER.BINARY]\r
- FILE SMM = $(NAMED_GUID) {\r
- SMM_DEPEX SMM_DEPEX |.depex\r
- PE32 PE32 |.efi\r
- RAW BIN Optional |.aml\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_SMM_DRIVER.DRIVER_ACPITABLE]\r
- FILE SMM = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- RAW ACPI Optional |.acpi\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.SMM_CORE]\r
- FILE SMM_CORE = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.SMM_CORE.BINARY]\r
- FILE SMM_CORE = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional |.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION.UI]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="Enter Setup"\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.USER_DEFINED]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- UI STRING="$(MODULE_NAME)" Optional\r
- RAW BIN |.bin\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.BINARY]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- UI STRING="$(MODULE_NAME)" Optional\r
- RAW BIN |.bin\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.ACPITABLE]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- RAW ACPI Optional |.acpi\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.ACPITABLE2]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.ACPITABLE]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- RAW ACPI Optional |.acpi\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.PEIM.FMP_IMAGE_DESC]\r
- FILE PEIM = $(NAMED_GUID) {\r
- RAW BIN |.acpi\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 Align=4K $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
+++ /dev/null
-#/** @file\r
-# platform configuration file.\r
-#\r
-# Copyright (c) 2012 - 2016, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#**/\r
-\r
-#\r
-# TRUE is ENABLE. FASLE is DISABLE.\r
-#\r
-\r
-#\r
-# FSP selection\r
-#\r
-DEFINE MINNOW2_FSP_BUILD = FALSE\r
-\r
-\r
-DEFINE SCSI_ENABLE = TRUE\r
-\r
-\r
-#\r
-# To enable extra configuration for clk gen\r
-#\r
-DEFINE CLKGEN_CONFIG_EXTRA_ENABLE=TRUE\r
-\r
-#\r
-# Feature selection\r
-#\r
-\r
-#\r
-# Select system timer which is used to produce Timer Arch Protocol:\r
-# TRUE - HPET timer is used.\r
-# FALSE - 8254 timer is used.\r
-#\r
-DEFINE USE_HPET_TIMER = TRUE\r
-\r
-\r
-#\r
-# Feature selection\r
-#\r
-\r
-DEFINE TPM_ENABLED = FALSE\r
-\r
-DEFINE ACPI50_ENABLE = TRUE\r
-DEFINE PERFORMANCE_ENABLE = FALSE\r
-\r
-\r
-DEFINE LFMA_ENABLE = FALSE # Load module at fixed address feature\r
-DEFINE DXE_COMPRESS_ENABLE = TRUE\r
-DEFINE DXE_CRC32_SECTION_ENABLE = TRUE\r
-DEFINE SSE2_ENABLE = FALSE\r
-\r
-DEFINE SECURE_BOOT_ENABLE = TRUE\r
-DEFINE USER_IDENTIFICATION_ENABLE = FALSE\r
-DEFINE VARIABLE_INFO_ENABLE = FALSE\r
-DEFINE S3_ENABLE = TRUE\r
-DEFINE CAPSULE_ENABLE = TRUE\r
-DEFINE CAPSULE_RESET_ENABLE = TRUE\r
-DEFINE RECOVERY_ENABLE = FALSE\r
-DEFINE MICOCODE_CAPSULE_ENABLE = TRUE\r
-\r
-DEFINE GOP_DRIVER_ENABLE = TRUE\r
-DEFINE DATAHUB_ENABLE = TRUE\r
-DEFINE DATAHUB_STATUS_CODE_ENABLE = TRUE\r
-DEFINE USB_ENABLE = TRUE\r
-\r
-DEFINE ISA_SERIAL_STATUS_CODE_ENABLE = TRUE\r
-DEFINE USB_SERIAL_STATUS_CODE_ENABLE = FALSE\r
-DEFINE RAM_SERIAL_STATUS_CODE_ENABLE = FALSE\r
-\r
-DEFINE ENBDT_S3_SUPPORT = TRUE\r
-\r
-DEFINE LZMA_ENABLE = TRUE\r
-DEFINE S4_ENABLE = TRUE\r
-DEFINE NETWORK_ENABLE = TRUE\r
-DEFINE NETWORK_IP6_ENABLE = TRUE\r
-DEFINE NETWORK_ISCSI_ENABLE = FALSE\r
-DEFINE NETWORK_VLAN_ENABLE = FALSE\r
-\r
-DEFINE SATA_ENABLE = TRUE\r
-DEFINE PCIESC_ENABLE = TRUE\r
-\r
-#\r
-# Enable source level debug default\r
-#\r
-DEFINE SOURCE_DEBUG_ENABLE = FALSE\r
-\r
-#\r
-# Capsule Pubic Certificate. Default is EDK_TEST. Options are:\r
-# SAMPLE_DEVELOPMENT - Only signtool SAMPLE_DEVELOPMENT\r
-# SAMPLE_DEVELOPMENT_SAMPLE_PRODUCTION - Both signtool SAMPLE_DEVELOPMENT and SAMPLE_PRODUCTION\r
-# EDKII_TEST - Only openssl EDK II test certificate\r
-# NEW_ROOT - Only openssl new VLV2 certificate\r
-#\r
-DEFINE CAPSULE_PKCS7_CERT = EDKII_TEST\r
-\r
-#\r
-# Define ESRT GUIDs for Firmware Management Protocol instances\r
-#\r
-DEFINE FMP_MINNOW_MAX_SYSTEM = 4096267b-da0a-42eb-b5eb-fef31d207cb4\r
-DEFINE FMP_RED_SAMPLE_DEVICE = 72E2945A-00DA-448E-9AA7-075AD840F9D4\r
-DEFINE FMP_BLUE_SAMPLE_DEVICE = 149DA854-7D19-4FAA-A91E-862EA1324BE6\r
-DEFINE FMP_GREEN_SAMPLE_DEVICE = 79179BFD-704D-4C90-9E02-0AB8D968C18A\r
+++ /dev/null
-#/** @file\r
-# FDF file of Platform.\r
-#\r
-# Copyright (c) 2008 - 2019, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-[Defines]\r
-DEFINE FLASH_BASE = 0xFFC00000 #The base address of the 4Mb FLASH Device.\r
-DEFINE FLASH_SIZE = 0x00400000 #The flash size in bytes of the 4Mb FLASH Device.\r
-DEFINE FLASH_BLOCK_SIZE = 0x1000 #The block size in bytes of the 4Mb FLASH Device.\r
-DEFINE FLASH_NUM_BLOCKS = 0x400 #The number of blocks in 4Mb FLASH Device.\r
-DEFINE FLASH_AREA_BASE_ADDRESS = 0xFF800000\r
-DEFINE FLASH_AREA_SIZE = 0x00800000\r
-\r
-DEFINE FLASH_REGION_VLVMICROCODE_OFFSET = 0x00000000\r
-DEFINE FLASH_REGION_VLVMICROCODE_SIZE = 0x00040000\r
-DEFINE FLASH_REGION_VLVMICROCODE_BASE = 0xFFC00000\r
-\r
-DEFINE FLASH_REGION_VPD_OFFSET = 0x00040000\r
-DEFINE FLASH_REGION_VPD_SIZE = 0x0003E000\r
-\r
-DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_OFFSET = 0x0007E000\r
-DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_SIZE = 0x00002000\r
-\r
-\r
-DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_OFFSET = 0x00080000\r
-DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_SIZE = 0x00040000\r
-\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-DEFINE FLASH_REGION_FSPBIN_OFFSET = 0x000C0000\r
-DEFINE FLASH_REGION_FSPBIN_SIZE = 0x00048000\r
-DEFINE FLASH_REGION_FSPBIN_BASE = 0xFFCC0000\r
-\r
-DEFINE FLASH_REGION_AZALIABIN_OFFSET = 0x00108000\r
-DEFINE FLASH_REGION_AZALIABIN_SIZE = 0x00008000\r
-DEFINE FLASH_REGION_AZALIABIN_BASE = 0xFFD08000\r
-\r
-!endif\r
-\r
-DEFINE FLASH_REGION_FVMAIN_OFFSET = 0x00110000\r
-DEFINE FLASH_REGION_FVMAIN_SIZE = 0x00215000\r
-\r
-DEFINE FLASH_REGION_FV_RECOVERY2_OFFSET = 0x00325000\r
-DEFINE FLASH_REGION_FV_RECOVERY2_SIZE = 0x0006B000\r
-\r
-DEFINE FLASH_REGION_FV_RECOVERY_OFFSET = 0x00390000\r
-DEFINE FLASH_REGION_FV_RECOVERY_SIZE = 0x00070000\r
-\r
-################################################################################\r
-#\r
-# FD Section\r
-# The [FD] Section is made up of the definition statements and a\r
-# description of what goes into the Flash Device Image. Each FD section\r
-# defines one flash "device" image. A flash device image may be one of\r
-# the following: Removable media bootable image (like a boot floppy\r
-# image,) an Option ROM image (that would be "flashed" into an add-in\r
-# card,) a System "Flash" image (that would be burned into a system's\r
-# flash) or an Update ("Capsule") image that will be used to update and\r
-# existing system flash.\r
-#\r
-################################################################################\r
-[FD.Vlv]\r
-BaseAddress = $(FLASH_BASE)|gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress #The base address of the 3Mb FLASH Device.\r
-Size = $(FLASH_SIZE)|gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize #The flash size in bytes of the 3Mb FLASH Device.\r
-ErasePolarity = 1\r
-BlockSize = $(FLASH_BLOCK_SIZE) #The block size in bytes of the 3Mb FLASH Device.\r
-NumBlocks = $(FLASH_NUM_BLOCKS) #The number of blocks in 3Mb FLASH Device.\r
-\r
-#\r
-#Flash location override based on actual flash map\r
-#\r
-SET gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress = $(FLASH_AREA_BASE_ADDRESS)\r
-SET gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize = $(FLASH_AREA_SIZE)\r
-\r
-SET gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchAddress = $(FLASH_REGION_VLVMICROCODE_BASE) + 0x60\r
-SET gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize = $(FLASH_REGION_VLVMICROCODE_SIZE) - 0x60\r
-\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-# put below PCD value setting into dsc file\r
-#SET gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress = $(FLASH_REGION_VLVMICROCODE_BASE)\r
-#SET gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize = $(FLASH_REGION_VLVMICROCODE_SIZE)\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset = 0x60\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress = $(FLASH_AREA_BASE_ADDRESS)\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize = $(FLASH_AREA_SIZE)\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase = $(FLASH_REGION_FSPBIN_BASE)\r
-#SET gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize = $(FLASH_REGION_FSPBIN_SIZE)\r
-\r
-!endif\r
-################################################################################\r
-#\r
-# Following are lists of FD Region layout which correspond to the locations of different\r
-# images within the flash device.\r
-#\r
-# Regions must be defined in ascending order and may not overlap.\r
-#\r
-# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by\r
-# the pipe "|" character, followed by the size of the region, also in hex with the leading\r
-# "0x" characters. Like:\r
-# Offset|Size\r
-# PcdOffsetCName|PcdSizeCName\r
-# RegionType <FV, DATA, or FILE>\r
-# Fv Size can be adjusted; FVMAIN_COMPACT can be reduced to 0x120000, and FV_RECOVERY can be enlarged to 0x80000\r
-#\r
-################################################################################\r
-# Since the Fce tool don't have gcc version, we can't handle default variable in Linux,\r
-# so we hardcode the default value of variable here.\r
-# Please note that we MUST update the binary once the default value is changed.\r
-\r
-#\r
- # CPU Microcodes\r
- #\r
-\r
-$(FLASH_REGION_VLVMICROCODE_OFFSET)|$(FLASH_REGION_VLVMICROCODE_SIZE)\r
-gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeAddress|gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeSize\r
-FV = MICROCODE_FV\r
-$(FLASH_REGION_VPD_OFFSET)|$(FLASH_REGION_VPD_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize\r
-FILE = Vlv2TbltDevicePkg/Stitch/Gcc/NvStorageVariable.bin\r
-\r
-$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_OFFSET)|$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize\r
-FILE = Vlv2TbltDevicePkg/Stitch/Gcc/NvStorageFtwWorking.bin\r
-\r
-$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_OFFSET)|$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_SIZE)\r
-gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize\r
-FILE = Vlv2TbltDevicePkg/Stitch/Gcc/NvStorageFtwSpare.bin\r
-\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-\r
- $(FLASH_REGION_FSPBIN_OFFSET)|$(FLASH_REGION_FSPBIN_SIZE)\r
- gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase|gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize\r
- FILE = Vlv2SocBinPkg/FspBinary/FvFsp.bin\r
-\r
-\r
- $(FLASH_REGION_AZALIABIN_OFFSET)|$(FLASH_REGION_AZALIABIN_SIZE)\r
- FILE = Vlv2TbltDevicePkg/FspAzaliaConfigData/AzaliaConfig.bin\r
-\r
-!endif\r
-\r
- #\r
- # Main Block\r
- #\r
-$(FLASH_REGION_FVMAIN_OFFSET)|$(FLASH_REGION_FVMAIN_SIZE)\r
-gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase|gPlatformModuleTokenSpaceGuid.PcdFlashFvMainSize\r
-FV = FVMAIN_COMPACT\r
-\r
- #\r
- # FV Recovery#2\r
- #\r
-$(FLASH_REGION_FV_RECOVERY2_OFFSET)|$(FLASH_REGION_FV_RECOVERY2_SIZE)\r
-gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Base|gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Size\r
-FV = FVRECOVERY2\r
-\r
- #\r
- # FV Recovery\r
- #\r
-$(FLASH_REGION_FV_RECOVERY_OFFSET)|$(FLASH_REGION_FV_RECOVERY_SIZE)\r
-gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoveryBase|gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoverySize\r
-FV = FVRECOVERY\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.MICROCODE_FV]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = FALSE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-FILE RAW = 197DB236-F856-4924-90F8-CDF12FB875F3 {\r
- $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/$(DXE_ARCHITECTURE)/MicrocodeUpdates.bin\r
-}\r
-\r
-!if $(RECOVERY_ENABLE)\r
-[FV.FVRECOVERY_COMPONENTS]\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchUsb.inf\r
-INF MdeModulePkg/Bus/Pci/EhciPei/EhciPei.inf\r
-INF MdeModulePkg/Bus/Usb/UsbBusPei/UsbBusPei.inf\r
-INF MdeModulePkg/Bus/Usb/UsbBotPei/UsbBotPei.inf\r
-INF FatPkg/FatPei/FatPei.inf\r
-INF MdeModulePkg/Universal/Disk/CdExpressPei/CdExpressPei.inf\r
-INF SignedCapsulePkg/Universal/RecoveryModuleLoadPei/RecoveryModuleLoadPei.inf\r
-!endif\r
-\r
-################################################################################\r
-#\r
-# FV Section\r
-#\r
-# [FV] section is used to define what components or modules are placed within a flash\r
-# device file. This section also defines order the components and modules are positioned\r
-# within the image. The [FV] section consists of define statements, set statements and\r
-# module statements.\r
-#\r
-################################################################################\r
-[FV.FVRECOVERY2]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = B73FE497-B92E-416e-8326-45AD0D270092\r
-\r
-\r
-\r
-INF $(PLATFORM_PACKAGE)/PlatformInitPei/PlatformInitPei.inf\r
-\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSmbusArpDisabled.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/VlvInitPeim.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchInitPeim.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSpiPeim.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmAccess.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmControl.inf\r
-INF UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MpS3.inf\r
-!endif\r
-\r
-# INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PiSmmCommunicationPei.inf\r
-!if $(TPM_ENABLED) == TRUE\r
-INF SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf\r
-INF SecurityPkg/Tcg/TcgPei/TcgPei.inf\r
-INF SecurityPkg/Tcg/PhysicalPresencePei/PhysicalPresencePei.inf\r
-!endif\r
-!if $(FTPM_ENABLE) == TRUE\r
-INF SecurityPkg/Tcg/Tcg2Pei/Tcg2Pei.inf #use PCD config\r
-!endif\r
-INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
-\r
-!if $(ACPI50_ENABLE) == TRUE\r
- INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTablePei/FirmwarePerformancePei.inf\r
-!endif\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
-INF MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
-FILE FV_IMAGE = 1E9D7604-EF45-46a0-BD8A-71AC78C17AC1 {\r
- SECTION PEI_DEPEX_EXP = {gEfiPeiMemoryDiscoveredPpiGuid AND gEfiPeiBootInRecoveryModePpiGuid}\r
- SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF { # LZMA COMPRESS GUID\r
- SECTION FV_IMAGE = FVRECOVERY_COMPONENTS\r
- }\r
-}\r
-!endif\r
-\r
-[FV.FVRECOVERY]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16 #FV alignment and FV attributes setting.\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = B73FE497-B92E-416e-8326-45AD0D270091\r
-\r
-\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-INF IntelFspWrapperPkg/FspWrapperSecCore/FspWrapperSecCore.inf\r
-!else\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SecCore.inf\r
-!endif\r
-\r
-INF MdeModulePkg/Core/Pei/PeiMain.inf\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-INF Vlv2TbltDevicePkg/FspSupport/BootModePei/BootModePei.inf\r
-INF IntelFspWrapperPkg/FspInitPei/FspInitPei.inf\r
-!endif\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/CpuPeim.inf\r
-INF MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf\r
-INF MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
-\r
-INF $(PLATFORM_PACKAGE)/PlatformPei/PlatformPei.inf\r
-\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SeCUma.inf\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/fTPMInitPeim.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- INF SourceLevelDebugPkg/DebugAgentPei/DebugAgentPei.inf\r
-!endif\r
-\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
-INF MdeModulePkg/Universal/CapsulePei/CapsulePei.inf\r
-!if $(DXE_ARCHITECTURE) == "X64"\r
-INF MdeModulePkg/Universal/CapsulePei/CapsuleX64.inf\r
-!endif\r
-!endif\r
-\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-!if $(PCIESC_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchEarlyInitPeim.inf\r
-!endif\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MemoryInit.inf\r
-!endif\r
-\r
-INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
-\r
-[FV.FVMAIN]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-FvNameGuid = A881D567-6CB0-4eee-8435-2E72D33E45B5\r
-\r
-APRIORI DXE {\r
- INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
- INF MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf\r
- INF MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf\r
- }\r
-\r
-FILE FREEFORM = C3E36D09-8294-4b97-A857-D5288FE33E28 {\r
- SECTION RAW = $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/$(DXE_ARCHITECTURE)/BiosId.bin\r
- }\r
-\r
- #\r
- # EDK II Related Platform codes\r
- #\r
-\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- INF IntelFspWrapperPkg/FspNotifyDxe/FspNotifyDxe.inf\r
- !endif\r
-\r
-INF MdeModulePkg/Core/Dxe/DxeMain.inf\r
-INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
-!if $(ACPI50_ENABLE) == TRUE\r
-INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableDxe/FirmwarePerformanceDxe.inf\r
-INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableSmm/FirmwarePerformanceSmm.inf\r
-!endif\r
-\r
-\r
-INF IntelFrameworkModulePkg/Universal/CpuIoDxe/CpuIoDxe.inf\r
-INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
-INF MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/ReportStatusCodeRouter/Smm/ReportStatusCodeRouterSmm.inf\r
-INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
-INF UefiCpuPkg/CpuDxe/CpuDxe.inf\r
-INF $(PLATFORM_PACKAGE)/Metronome/Metronome.inf\r
-INF IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf\r
-!if $(ARCH) == IA32\r
-INF USE=IA32 MdeModulePkg/Logo/Logo.inf\r
-!else\r
-INF USE=X64 MdeModulePkg/Logo/Logo.inf\r
-!endif\r
-INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
-INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
-INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r
-INF IntelFrameworkModulePkg/Universal/Acpi/AcpiS3SaveDxe/AcpiS3SaveDxe.inf\r
-\r
-INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf\r
-INF $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbSmm.inf\r
-INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiSmm.inf\r
-!if $(SECURE_BOOT_ENABLE)\r
-INF SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf\r
-!endif\r
-\r
-INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
-\r
-INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
-INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
-INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
-INF $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbRuntimeDxe.inf\r
-\r
-\r
-INF $(PLATFORM_PACKAGE)/PlatformSetupDxe/PlatformSetupDxe.inf\r
-\r
-!if $(DATAHUB_ENABLE) == TRUE\r
-INF IntelFrameworkModulePkg/Universal/DataHubDxe/DataHubDxe.inf\r
-!endif\r
-INF IntelFrameworkModulePkg/Universal/StatusCode/DatahubStatusCodeHandlerDxe/DatahubStatusCodeHandlerDxe.inf\r
-INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Dptf.inf\r
-\r
- #\r
- # EDK II Related Silicon codes\r
- #\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchS3SupportDxe.inf\r
-\r
-!if $(USE_HPET_TIMER) == TRUE\r
-INF PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf\r
-!else\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmartTimer.inf\r
-!endif\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmControl.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmbusDxe.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/IntelPchLegacyInterrupt.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchReset.inf\r
-\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitDxe.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitSmm.inf\r
-!endif\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmiDispatcher.inf\r
-!if $(PCIESC_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPcieSmm.inf\r
-!endif\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiRuntime.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPolicyInitDxe.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchBiosWriteProtect.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmAccess.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PciHostBridge.inf\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/VlvInitDxe.inf\r
-!else\r
-INF IntelFrameworkModulePkg/Universal/LegacyRegionDxe/LegacyRegionDxe.inf\r
-INF Vlv2TbltDevicePkg/VlvPlatformInitDxe/VlvPlatformInitDxe.inf\r
-!endif\r
-!if $(MINNOW2_FSP_BUILD) == FALSE\r
- !if $(SEC_ENABLE) == TRUE\r
- INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/HeciDrv.inf\r
- INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SeCPolicyInitDxe.inf\r
- !endif\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
-INF SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.inf\r
-INF SecurityPkg/Tcg/TcgDxe/TcgDxe.inf\r
-INF RuleOverride = DRIVER_ACPITABLE SecurityPkg/Tcg/TcgSmm/TcgSmm.inf\r
-!endif\r
-!if $(FTPM_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/Tpm2DeviceSeCPei.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Tpm2DeviceSeCDxe.inf\r
-INF SecurityPkg/Tcg/MemoryOverwriteControl/TcgMor.inf\r
-INF SecurityPkg/Tcg/Tcg2Dxe/Tcg2Dxe.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/FtpmSmm.inf\r
-!endif\r
-\r
-#\r
-# EDK II Related Platform codes\r
-#\r
-INF $(PLATFORM_PACKAGE)/PlatformSmm/PlatformSmm.inf\r
-INF $(PLATFORM_PACKAGE)/PlatformInfoDxe/PlatformInfoDxe.inf\r
-INF $(PLATFORM_PACKAGE)/PlatformCpuInfoDxe/PlatformCpuInfoDxe.inf\r
-INF $(PLATFORM_PACKAGE)/PlatformDxe/PlatformDxe.inf\r
-INF $(PLATFORM_PACKAGE)/PciPlatform/PciPlatform.inf\r
-INF $(PLATFORM_PACKAGE)/SaveMemoryConfig/SaveMemoryConfig.inf\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PlatformCpuPolicy.inf\r
-INF $(PLATFORM_PACKAGE)/PpmPolicy/PpmPolicy.inf\r
-INF $(PLATFORM_PACKAGE)/SmramSaveInfoHandlerSmm/SmramSaveInfoHandlerSmm.inf\r
-!if $(GOP_DRIVER_ENABLE) == TRUE\r
- INF $(PLATFORM_PACKAGE)/PlatformGopPolicy/PlatformGopPolicy.inf\r
- FILE DRIVER = FF0C8745-3270-4439-B74F-3E45F8C77064 {\r
- SECTION DXE_DEPEX_EXP = {gPlatformGOPPolicyGuid}\r
- SECTION PE32 = Vlv2SocBinPkg/GOP/7.2.1011/RELEASE_VS2008x86/$(DXE_ARCHITECTURE)/IntelGopDriver.efi\r
- SECTION UI = "IntelGopDriver"\r
-}\r
-!endif\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PnpDxe.inf\r
- #\r
- # SMM\r
- #\r
-INF MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf\r
-INF MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf\r
-INF UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf\r
-\r
-INF UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf\r
-INF MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf\r
-INF UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf\r
-INF $(PLATFORM_PACKAGE)/SmmSwDispatch2OnSmmSwDispatchThunk/SmmSwDispatch2OnSmmSwDispatchThunk.inf\r
-\r
-#\r
-# Remove the following two SMM binary modules that prevent platform from booting to UEFI Shell\r
-#\r
-#INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PowerManagement2.inf\r
-#INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/DigitalThermalSensor.inf\r
-\r
- #\r
- # ACPI\r
- #\r
-INF MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf\r
-INF $(PLATFORM_PACKAGE)/BootScriptSaveDxe/BootScriptSaveDxe.inf\r
-INF IntelFrameworkModulePkg/Universal/Acpi/AcpiSupportDxe/AcpiSupportDxe.inf\r
-INF RuleOverride = ACPITABLE2 Vlv2DeviceRefCodePkg/ValleyView2Soc/CPU/PowerManagement/AcpiTables/PowerManagementAcpiTables.inf\r
-\r
-INF RuleOverride = ACPITABLE $(PLATFORM_RC_PACKAGE)/AcpiTablesPCAT/AcpiTables.inf\r
-\r
-INF $(PLATFORM_PACKAGE)/AcpiPlatform/AcpiPlatform.inf\r
-\r
-INF MdeModulePkg/Universal/Acpi/BootGraphicsResourceTableDxe/BootGraphicsResourceTableDxe.inf\r
-\r
- #\r
- # PCI\r
- #\r
-INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/ISPDxe.inf\r
-\r
-\r
-#\r
-# ISA\r
-#\r
-INF $(PLATFORM_PACKAGE)/Wpce791/Wpce791.inf\r
-INF IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf\r
-INF IntelFrameworkModulePkg/Bus/Isa/IsaIoDxe/IsaIoDxe.inf\r
-!if $(SOURCE_DEBUG_ENABLE) != TRUE\r
-INF IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf\r
-!endif\r
-#INF IntelFrameworkModulePkg/Bus/Isa/Ps2MouseDxe/Ps2MouseDxe.inf\r
-#INF IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf\r
-\r
-#\r
-# SDIO\r
-#\r
-#INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcHost.inf\r
-#INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcMediaDevice.inf\r
-#\r
-# IDE/SCSI/AHCI\r
-#\r
-INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
-\r
-INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
-\r
-INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
-!if $(SATA_ENABLE) == TRUE\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SataController.inf\r
-#\r
-\r
-#\r
-INF MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf\r
-INF MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf\r
-!if $(SCSI_ENABLE) == TRUE\r
-INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf\r
-INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf\r
-!endif\r
-#\r
-!endif\r
-# Console\r
-#\r
-INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
-INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
-INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
-INF IntelFrameworkModulePkg/Universal/Console/VgaClassDxe/VgaClassDxe.inf\r
-INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
-INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
-INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
-INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
- #\r
- # USB\r
- #\r
-!if $(USB_ENABLE) == TRUE\r
-INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r
-INF MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf\r
-INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
-INF MdeModulePkg/Bus/Pci/XhciDxe/XhciDxe.inf\r
-!endif\r
-\r
-\r
- #\r
- # SMBIOS\r
- #\r
-INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r
-INF $(PLATFORM_PACKAGE)/SmBiosMiscDxe/SmBiosMiscDxe.inf\r
-\r
-INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmbiosMemory.inf\r
-\r
-\r
-#\r
-# FAT file system\r
-#\r
-INF FatPkg/EnhancedFatDxe/Fat.inf\r
-\r
-#\r
-# UEFI Shell\r
-#\r
-INF ShellPkg/Application/Shell/Shell.inf\r
-\r
-#\r
-# dp command\r
-#\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
-INF ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf\r
-!endif\r
-\r
-!if $(GOP_DRIVER_ENABLE) == TRUE\r
-FILE FREEFORM = 878AC2CC-5343-46F2-B563-51F89DAF56BA {\r
- SECTION RAW = Vlv2SocBinPkg/GOP/7.2.1011/VBT/MNW2/Vbt.bin\r
- SECTION UI = "IntelGopVbt"\r
-}\r
-!endif\r
-\r
-#\r
-# Network Modules\r
-#\r
-!if $(NETWORK_ENABLE) == TRUE\r
- FILE DRIVER = 22DE1691-D65D-456a-993E-A253DD1F308C {\r
- SECTION PE32 = Vlv2SocBinPkg/UNDI/RtkUndiDxe/$(DXE_ARCHITECTURE)/RtkUndiDxe.efi\r
- SECTION UI = "UNDI"\r
- }\r
- INF MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf\r
- INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf\r
- INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf\r
- INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf\r
- INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf\r
- INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf\r
- INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf\r
- INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf\r
- INF NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf\r
- INF NetworkPkg/TcpDxe/TcpDxe.inf\r
- !if $(NETWORK_IP6_ENABLE) == TRUE\r
- INF NetworkPkg/Ip6Dxe/Ip6Dxe.inf\r
- INF NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf\r
- INF NetworkPkg/Udp6Dxe/Udp6Dxe.inf\r
- INF NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf\r
- !endif\r
- !if $(NETWORK_VLAN_ENABLE) == TRUE\r
- INF MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf\r
- !endif\r
- !if $(NETWORK_ISCSI_ENABLE) == TRUE\r
- INF NetworkPkg/IScsiDxe/IScsiDxe.inf\r
- !endif\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE)\r
-INF MdeModulePkg/Universal/EsrtFmpDxe/EsrtFmpDxe.inf\r
-\r
-#\r
-# Minnow Max System Firmware FMP\r
-#\r
-INF FILE_GUID = $(FMP_MINNOW_MAX_SYSTEM) FmpDevicePkg/FmpDxe/FmpDxe.inf\r
-\r
-#\r
-# Sample Device FMP\r
-#\r
-INF FILE_GUID = $(FMP_GREEN_SAMPLE_DEVICE) FmpDevicePkg/FmpDxe/FmpDxe.inf\r
-INF FILE_GUID = $(FMP_BLUE_SAMPLE_DEVICE) FmpDevicePkg/FmpDxe/FmpDxe.inf\r
-INF FILE_GUID = $(FMP_RED_SAMPLE_DEVICE) FmpDevicePkg/FmpDxe/FmpDxe.inf\r
-\r
-!endif\r
-\r
-!if $(MICOCODE_CAPSULE_ENABLE)\r
-INF IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.inf\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
-FILE FREEFORM = PCD(gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiRsa2048Sha256TestPublicKeyFileGuid) {\r
- SECTION RAW = BaseTools/Source/Python/Rsa2048Sha256Sign/TestSigningPublicKey.bin\r
- SECTION UI = "Rsa2048Sha256TestSigningPublicKey"\r
- }\r
-!endif\r
-\r
-[FV.FVMAIN_COMPACT]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-\r
-\r
-FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r
-!if $(LZMA_ENABLE) == TRUE\r
-# LZMA Compress\r
- SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {\r
- SECTION FV_IMAGE = FVMAIN\r
- }\r
-!else\r
-!if $(DXE_COMPRESS_ENABLE) == TRUE\r
-# Tiano Compress\r
- SECTION GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {\r
- SECTION FV_IMAGE = FVMAIN\r
- }\r
-!else\r
-# No Compress\r
- SECTION COMPRESS PI_NONE {\r
- SECTION FV_IMAGE = FVMAIN\r
- }\r
-!endif\r
-!endif\r
- }\r
-\r
-[FV.SETUP_DATA]\r
-BlockSize = $(FLASH_BLOCK_SIZE)\r
-#NumBlocks = 0x10\r
-FvAlignment = 16\r
-ERASE_POLARITY = 1\r
-MEMORY_MAPPED = TRUE\r
-STICKY_WRITE = TRUE\r
-LOCK_CAP = TRUE\r
-LOCK_STATUS = TRUE\r
-WRITE_DISABLED_CAP = TRUE\r
-WRITE_ENABLED_CAP = TRUE\r
-WRITE_STATUS = TRUE\r
-WRITE_LOCK_CAP = TRUE\r
-WRITE_LOCK_STATUS = TRUE\r
-READ_DISABLED_CAP = TRUE\r
-READ_ENABLED_CAP = TRUE\r
-READ_STATUS = TRUE\r
-READ_LOCK_CAP = TRUE\r
-READ_LOCK_STATUS = TRUE\r
-\r
-################################################################################\r
-#\r
-# Rules are use with the [FV] section's module INF type to define\r
-# how an FFS file is created for a given INF file. The following Rule are the default\r
-# rules for the different module type. User can add the customized rules to define the\r
-# content of the FFS file.\r
-#\r
-################################################################################\r
-[Rule.Common.SEC]\r
- FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r
- PE32 PE32 Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- RAW BIN Align = 16 |.com\r
- }\r
-\r
-[Rule.Common.SEC.BINARY]\r
- FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r
- PE32 PE32 Align = 8 |.efi\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- RAW RAW |.raw\r
-!else\r
- RAW BIN Align = 16 |.com\r
-!endif\r
- }\r
-\r
-[Rule.Common.PEI_CORE]\r
- FILE PEI_CORE = $(NAMED_GUID) {\r
- PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM]\r
- FILE PEIM = $(NAMED_GUID) {\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM.BINARY]\r
- FILE PEIM = $(NAMED_GUID) {\r
- PEI_DEPEX PEI_DEPEX Optional |.depex\r
- PE32 PE32 Align = Auto |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.PEIM.BIOSID]\r
- FILE PEIM = $(NAMED_GUID) {\r
- RAW BIN BiosId.bin\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.APINIT]\r
- FILE RAW = $(NAMED_GUID) Fixed Align=4K {\r
- RAW SEC_BIN |.com\r
- }\r
-#cjia 2011-07-21\r
-[Rule.Common.USER_DEFINED.LEGACY16]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- UI STRING="$(MODULE_NAME)" Optional\r
- RAW BIN |.bin\r
- }\r
-#cjia\r
-\r
-[Rule.Common.USER_DEFINED.ASM16]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- UI STRING="$(MODULE_NAME)" Optional\r
- RAW BIN |.com\r
- }\r
-\r
-[Rule.Common.DXE_CORE]\r
- FILE DXE_CORE = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_DRIVER.BINARY]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional |.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_DRIVER.NATIVE_BINARY]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(WORKSPACE)/$(PLATFORM_PACKAGE)/IntelGopDepex/IntelGopDriver.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_DRIVER.BINARY]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional |.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_DRIVER.DRIVER_ACPITABLE]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- RAW ACPI Optional |.acpi\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.DXE_RUNTIME_DRIVER]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_RUNTIME_DRIVER.BINARY]\r
- FILE DRIVER = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional |.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_SMM_DRIVER]\r
- FILE SMM = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_SMM_DRIVER.BINARY]\r
- FILE SMM = $(NAMED_GUID) {\r
- SMM_DEPEX SMM_DEPEX |.depex\r
- PE32 PE32 |.efi\r
- RAW BIN Optional |.aml\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.DXE_SMM_DRIVER.DRIVER_ACPITABLE]\r
- FILE SMM = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- RAW ACPI Optional |.acpi\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.SMM_CORE]\r
- FILE SMM_CORE = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.SMM_CORE.BINARY]\r
- FILE SMM_CORE = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional |.depex\r
- PE32 PE32 |.efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.UEFI_APPLICATION.UI]\r
- FILE APPLICATION = $(NAMED_GUID) {\r
- PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="Enter Setup"\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
-\r
-[Rule.Common.USER_DEFINED]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- UI STRING="$(MODULE_NAME)" Optional\r
- RAW BIN |.bin\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.BINARY]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- UI STRING="$(MODULE_NAME)" Optional\r
- RAW BIN |.bin\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.ACPITABLE]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- RAW ACPI Optional |.acpi\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.USER_DEFINED.ACPITABLE2]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.ACPITABLE]\r
- FILE FREEFORM = $(NAMED_GUID) {\r
- RAW ACPI Optional |.acpi\r
- RAW ASL Optional |.aml\r
- }\r
-\r
-[Rule.Common.PEIM.FMP_IMAGE_DESC]\r
- FILE PEIM = $(NAMED_GUID) {\r
- RAW BIN |.acpi\r
- PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
- PE32 PE32 Align=4K $(INF_OUTPUT)/$(MODULE_NAME).efi\r
- UI STRING="$(MODULE_NAME)" Optional\r
- VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
- }\r
+++ /dev/null
-#/** @file\r
-# Platform description.\r
-#\r
-# Copyright (c) 2012 - 2019, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- PLATFORM_NAME = Vlv2TbltDevicePkg\r
- PLATFORM_GUID = 465B0A0B-7AC1-443b-8F67-7B8DEC145F90\r
- PLATFORM_VERSION = 0.1\r
- DSC_SPECIFICATION = 0x00010005\r
-\r
- #\r
- # Set platform specific package/folder name, same as passed from PREBUILD script.\r
- # PLATFORM_PACKAGE would be the same as PLATFORM_NAME as well as package build folder\r
- # DEFINE only takes effect at R9 DSC and FDF.\r
- #\r
- DEFINE PLATFORM_PACKAGE = Vlv2TbltDevicePkg\r
- DEFINE PLATFORM_RC_PACKAGE = Vlv2DeviceRefCodePkg\r
- DEFINE PLATFORM_BINARY_PACKAGE = Vlv2SocBinPkg\r
- OUTPUT_DIRECTORY = Build/$(PLATFORM_PACKAGE)\r
- SUPPORTED_ARCHITECTURES = IA32|X64\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
-\r
- DEFINE CPU_ARCH =ValleyView2\r
- DEFINE PROJECT_SC_FAMILY =IntelPch\r
- DEFINE PROJECT_SC_ROOT =../$(PLATFORM_RC_PACKAGE)/ValleyView2Soc/SouthCluster\r
- DEFINE PROJECT_VLV_ROOT =../$(PLATFORM_RC_PACKAGE)/ValleyView2Soc/NorthCluster\r
-\r
- DEFINE RC_BINARY_RELEASE = TRUE\r
- #\r
- # Platform On/Off features are defined here\r
- #\r
- #\r
- # Platform Support:: Set only one token except Crestview Hills\r
- #\r
- # 3.BayleyBay\r
- # ENBDT_PF_ENABLE = TRUE\r
- #\r
- !include $(PLATFORM_PACKAGE)/AutoPlatformCFG.txt\r
- !include $(PLATFORM_PACKAGE)/PlatformPkgConfig.dsc\r
-\r
-!if $(X64_CONFIG) == TRUE\r
- DEFINE DXE_ARCHITECTURE = X64\r
- DEFINE EDK_DXE_ARCHITECTURE = X64\r
- DEFINE UNDI_DXE_ARCHITECTURE = 64\r
-!else\r
- DEFINE DXE_ARCHITECTURE = IA32\r
- DEFINE EDK_DXE_ARCHITECTURE = Ia32\r
- DEFINE UNDI_DXE_ARCHITECTURE = 32\r
-!endif\r
-\r
- FLASH_DEFINITION = $(PLATFORM_PACKAGE)/PlatformPkgGcc.fdf\r
-!if $(LFMA_ENABLE) == TRUE\r
- FIX_LOAD_TOP_MEMORY_ADDRESS = 0xFFFFFFFFFFFFFFFF\r
- DEFINE TOP_MEMORY_ADDRESS = 0xFFFFFFFFFFFFFFFF\r
-!else\r
- FIX_LOAD_TOP_MEMORY_ADDRESS = 0x0\r
- DEFINE TOP_MEMORY_ADDRESS = 0x0\r
-!endif\r
-\r
- DEFINE PLATFORM_PCIEXPRESS_BASE = 0E0000000\r
-\r
- DEFINE SEC_ENABLE = FALSE\r
- DEFINE SEC_DEBUG_INFO_ENABLE = FALSE\r
- DEFINE FTPM_ENABLE = FALSE\r
-\r
-################################################################################\r
-#\r
-# SKU Identification section - list of all SKU IDs supported by this\r
-# Platform.\r
-#\r
-################################################################################\r
-[SkuIds]\r
- 0|DEFAULT # The entry: 0|DEFAULT is reserved and always required.\r
-\r
-################################################################################\r
-#\r
-# Library Class section - list of all Library Classes needed by this Platform.\r
-#\r
-################################################################################\r
-[LibraryClasses.common]\r
- #\r
- # Entry point\r
- #\r
- PeiCoreEntryPoint|MdePkg/Library/PeiCoreEntryPoint/PeiCoreEntryPoint.inf\r
- PeimEntryPoint|MdePkg/Library/PeimEntryPoint/PeimEntryPoint.inf\r
- DxeCoreEntryPoint|MdePkg/Library/DxeCoreEntryPoint/DxeCoreEntryPoint.inf\r
- UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf\r
- UefiApplicationEntryPoint|MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf\r
- DxeSmmDriverEntryPoint|IntelFrameworkPkg/Library/DxeSmmDriverEntryPoint/DxeSmmDriverEntryPoint.inf\r
-\r
- #\r
- # Basic\r
- #\r
- BaseLib|MdePkg/Library/BaseLib/BaseLib.inf\r
-!if $(SSE2_ENABLE) == TRUE\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLibSse2/BaseMemoryLibSse2.inf\r
-!else\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLibRepStr/BaseMemoryLibRepStr.inf\r
-!endif\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- CpuLib|MdePkg/Library/BaseCpuLib/BaseCpuLib.inf\r
- IoLib|MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
- PciSegmentLib|MdePkg/Library/BasePciSegmentLibPci/BasePciSegmentLibPci.inf\r
- PciCf8Lib|MdePkg/Library/BasePciCf8Lib/BasePciCf8Lib.inf\r
- PciExpressLib|MdePkg/Library/BasePciExpressLib/BasePciExpressLib.inf\r
- CacheMaintenanceLib|MdePkg/Library/BaseCacheMaintenanceLib/BaseCacheMaintenanceLib.inf\r
- PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf\r
- PeCoffGetEntryPointLib|MdePkg/Library/BasePeCoffGetEntryPointLib/BasePeCoffGetEntryPointLib.inf\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- PchPlatformLib|Vlv2TbltDevicePkg/Library/PchPlatformLib/PchPlatformLib.inf\r
-!endif\r
- #\r
- # UEFI & PI\r
- #\r
- UefiBootServicesTableLib|MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf\r
- UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf\r
- UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntimeLib.inf\r
- UefiLib|MdePkg/Library/UefiLib/UefiLib.inf\r
- HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf\r
- UefiHiiServicesLib|MdeModulePkg/Library/UefiHiiServicesLib/UefiHiiServicesLib.inf\r
- DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf\r
- UefiDecompressLib|MdeModulePkg/Library/BaseUefiTianoCustomDecompressLib/BaseUefiTianoCustomDecompressLib.inf\r
- PeiServicesTablePointerLib|MdePkg/Library/PeiServicesTablePointerLibIdt/PeiServicesTablePointerLibIdt.inf\r
- PeiServicesLib|MdePkg/Library/PeiServicesLib/PeiServicesLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
- DxeServicesTableLib|MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf\r
- UefiCpuLib|UefiCpuPkg/Library/BaseUefiCpuLib/BaseUefiCpuLib.inf\r
- UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf\r
- GenericBdsLib|$(PLATFORM_PACKAGE)/Override/IntelFrameworkModulePkg/Library/GenericBdsLib/GenericBdsLib.inf\r
- BmpSupportLib|MdeModulePkg/Library/BaseBmpSupportLib/BaseBmpSupportLib.inf\r
- SafeIntLib|MdePkg/Library/BaseSafeIntLib/BaseSafeIntLib.inf\r
- PlatformBdsLib|$(PLATFORM_PACKAGE)/Library/PlatformBdsLib/PlatformBdsLib.inf\r
- NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf\r
- DpcLib|MdeModulePkg/Library/DxeDpcLib/DxeDpcLib.inf\r
- FlashDeviceLib|$(PLATFORM_PACKAGE)/Library/FlashDeviceLib/FlashDeviceLib.inf\r
- UefiBootManagerLib|MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf\r
- #\r
- # Framework\r
- #\r
-!if $(S3_ENABLE) == TRUE\r
- S3BootScriptLib|MdeModulePkg/Library/PiDxeS3BootScriptLib/DxeS3BootScriptLib.inf\r
-!else\r
- S3BootScriptLib|MdePkg/Library/BaseS3BootScriptLibNull/BaseS3BootScriptLibNull.inf\r
-!endif\r
- S3IoLib|MdePkg/Library/BaseS3IoLib/BaseS3IoLib.inf\r
- S3PciLib|MdePkg/Library/BaseS3PciLib/BaseS3PciLib.inf\r
-\r
- #\r
- # Generic Modules\r
- #\r
-!if $(USB_ENABLE) == TRUE\r
- UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf\r
-!endif\r
-!if $(SCSI_ENABLE) == TRUE\r
- UefiScsiLib|MdePkg/Library/UefiScsiLib/UefiScsiLib.inf\r
-!endif\r
-!if $(NETWORK_ENABLE) == TRUE\r
- NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf\r
- IpIoLib|MdeModulePkg/Library/DxeIpIoLib/DxeIpIoLib.inf\r
- UdpIoLib|MdeModulePkg/Library/DxeUdpIoLib/DxeUdpIoLib.inf\r
- TcpIoLib|MdeModulePkg/Library/DxeTcpIoLib/DxeTcpIoLib.inf\r
- DpcLib|MdeModulePkg/Library/DxeDpcLib/DxeDpcLib.inf\r
-!endif\r
-!if $(S3_ENABLE) == TRUE\r
- S3Lib|IntelFrameworkModulePkg/Library/PeiS3Lib/PeiS3Lib.inf\r
-!endif\r
-\r
- OemHookStatusCodeLib|MdeModulePkg/Library/OemHookStatusCodeLibNull/OemHookStatusCodeLibNull.inf\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibFmp/DxeCapsuleLib.inf\r
-!else\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCapsuleLibNull.inf\r
-!endif\r
- FmpAuthenticationLib|MdeModulePkg/Library/FmpAuthenticationLibNull/FmpAuthenticationLibNull.inf\r
- IniParsingLib|SignedCapsulePkg/Library/IniParsingLib/IniParsingLib.inf\r
- PlatformFlashAccessLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf\r
- MicrocodeFlashAccessLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf\r
- DisplayUpdateProgressLib|MdeModulePkg/Library/DisplayUpdateProgressLibGraphics/DisplayUpdateProgressLibGraphics.inf\r
- SynchronizationLib|MdePkg/Library/BaseSynchronizationLib/BaseSynchronizationLib.inf\r
- SecurityManagementLib|MdeModulePkg/Library/DxeSecurityManagementLib/DxeSecurityManagementLib.inf\r
- IoApicLib|PcAtChipsetPkg/Library/BaseIoApicLib/BaseIoApicLib.inf\r
- DebugPrintErrorLevelLib|MdePkg/Library/BaseDebugPrintErrorLevelLib/BaseDebugPrintErrorLevelLib.inf\r
-\r
- #\r
- # CPU\r
- #\r
- MtrrLib|UefiCpuPkg/Library/MtrrLib/MtrrLib.inf\r
- LocalApicLib|UefiCpuPkg/Library/BaseXApicX2ApicLib/BaseXApicX2ApicLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf\r
- MpInitLib|UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf\r
-\r
- #\r
- # ICH\r
- #\r
- SmbusLib|$(PLATFORM_PACKAGE)/Library/SmbusLib/SmbusLib.inf\r
- SmmLib|$(PLATFORM_PACKAGE)/Library/PchSmmLib/PchSmmLib.inf\r
-\r
- #\r
- # Platform\r
- #\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- ResetSystemLib|$(PLATFORM_PACKAGE)/Library/ResetSystemLib/ResetSystemLib.inf\r
-\r
- PlatformCmosLib|$(PLATFORM_PACKAGE)/Library/PlatformCmosLib/PlatformCmosLib.inf\r
-\r
- #\r
- # Misc\r
- #\r
- MonoStatusCodeLib|$(PLATFORM_PACKAGE)/MonoStatusCode/MonoStatusCode.inf\r
-!if $(TARGET) == RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
-!else\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
-!endif\r
-\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-!if $(TPM_ENABLED) == TRUE\r
- TpmCommLib|SecurityPkg/Library/TpmCommLib/TpmCommLib.inf\r
- Tpm12CommandLib|SecurityPkg/Library/Tpm12CommandLib/Tpm12CommandLib.inf\r
- Tpm12DeviceLib|SecurityPkg/Library/Tpm12DeviceLibDTpm/Tpm12DeviceLibDTpm.inf\r
-\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- PeCoffExtraActionLib|SourceLevelDebugPkg/Library/PeCoffExtraActionLibDebug/PeCoffExtraActionLibDebug.inf\r
- DebugCommunicationLib|SourceLevelDebugPkg/Library/DebugCommunicationLibSerialPort/DebugCommunicationLibSerialPort.inf\r
- PlatformHookLib|MdeModulePkg/Library/BasePlatformHookLibNull/BasePlatformHookLibNull.inf\r
- SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib16550/BaseSerialPortLib16550.inf\r
-!else\r
- PeCoffExtraActionLib|MdePkg/Library/BasePeCoffExtraActionLibNull/BasePeCoffExtraActionLibNull.inf\r
- DebugAgentLib|MdeModulePkg/Library/DebugAgentLibNull/DebugAgentLibNull.inf\r
-!endif\r
-\r
- #\r
- # CryptLib\r
- #\r
-!if $(TPM_ENABLED) == TRUE\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
-!endif\r
-\r
- BiosIdLib|$(PLATFORM_PACKAGE)/Library/BiosIdLib/BiosIdLib.inf\r
- CpuIA32Lib|$(PLATFORM_PACKAGE)/Library/CpuIA32Lib/CpuIA32Lib.inf\r
-\r
- StallSmmLib|$(PLATFORM_PACKAGE)/Library/StallSmmLib/StallSmmLib.inf\r
-\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- PlatformSecureLib|SecurityPkg/Library/PlatformSecureLibNull/PlatformSecureLibNull.inf\r
- TpmMeasurementLib|SecurityPkg/Library/DxeTpmMeasurementLib/DxeTpmMeasurementLib.inf\r
- AuthVariableLib|SecurityPkg/Library/AuthVariableLib/AuthVariableLib.inf\r
- FileExplorerLib|MdeModulePkg/Library/FileExplorerLib/FileExplorerLib.inf\r
-!else\r
- TpmMeasurementLib|MdeModulePkg/Library/TpmMeasurementLibNull/TpmMeasurementLibNull.inf\r
- AuthVariableLib|MdeModulePkg/Library/AuthVariableLibNull/AuthVariableLibNull.inf\r
-!endif\r
- VarCheckLib|MdeModulePkg/Library/VarCheckLib/VarCheckLib.inf\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- I2cLib|Vlv2TbltDevicePkg/Library/I2CLib/I2CLibNull.inf\r
-!endif\r
- ShellLib|ShellPkg/Library/UefiShellLib/UefiShellLib.inf\r
- FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFileHandleLib.inf\r
- SortLib|MdeModulePkg/Library/UefiSortLib/UefiSortLib.inf\r
-!if $(FTPM_ENABLE) == TRUE || $(NETWORK_ISCSI_ENABLE) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
-!endif\r
- TpmMeasurementLib|SecurityPkg/Library/DxeTpmMeasurementLib/DxeTpmMeasurementLib.inf\r
- Tcg2PhysicalPresenceLib|SecurityPkg/Library/DxeTcg2PhysicalPresenceLib/DxeTcg2PhysicalPresenceLib.inf\r
- Tcg2PpVendorLib|SecurityPkg/Library/Tcg2PpVendorLibNull/Tcg2PpVendorLibNull.inf\r
-\r
-\r
- Tpm2CommandLib|SecurityPkg/Library/Tpm2CommandLib/Tpm2CommandLib.inf\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- FspApiLib|IntelFspWrapperPkg/Library/BaseFspApiLib/BaseFspApiLib.inf\r
- FspPlatformInfoLib|IntelFspWrapperPkg/Library/BaseFspPlatformInfoLibSample/BaseFspPlatformInfoLibSample.inf\r
- FspPlatformSecLib|Vlv2TbltDevicePkg/FspSupport/Library/SecFspPlatformSecLibVlv2/FspPlatformSecLibVlv2.inf\r
- FspHobProcessLib|Vlv2TbltDevicePkg/FspSupport/Library/PeiFspHobProcessLibVlv2/FspHobProcessLibVlv2.inf\r
-!endif\r
-\r
- BootLogoLib|MdeModulePkg/Library/BootLogoLib/BootLogoLib.inf\r
-\r
-[LibraryClasses.IA32.SEC]\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
-!endif\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
-[LibraryClasses.IA32.PEIM, LibraryClasses.IA32.PEI_CORE, LibraryClasses.IA32.SEC]\r
- #\r
- # PEI phase common\r
- #\r
-\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/PeiReportStatusCodeLib/PeiReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/PeiExtractGuidedSectionLib/PeiExtractGuidedSectionLib.inf\r
- MultiPlatformLib|$(PLATFORM_PACKAGE)/Library/MultiPlatformLib/MultiPlatformLib.inf\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf\r
- MpInitLib|UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf\r
-\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdeModulePkg/Library/PeiPerformanceLib/PeiPerformanceLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
-\r
-!if $(TARGET) == RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
-!else\r
- DebugLib|MdeModulePkg/Library/PeiDxeDebugLibReportStatusCode/PeiDxeDebugLibReportStatusCode.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
-!endif\r
-\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxPeiLib.inf\r
- HashLib|SecurityPkg/Library/HashLibBaseCryptoRouter/HashLibBaseCryptoRouterPei.inf\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
-!endif\r
-\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- PlatformFspLib|Vlv2TbltDevicePkg/Library/PlatformFspLib/PlatformFspLib.inf\r
- !endif\r
-!if $(FTPM_ENABLE) == TRUE\r
- Tpm2DeviceLib|Vlv2TbltDevicePkg/Library/Tpm2DeviceLibSeCPei/Tpm2DeviceLibSeC.inf\r
-!endif\r
-\r
-[LibraryClasses.X64]\r
- #\r
- # DXE phase common\r
- #\r
- HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatusCodeLib/DxeReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/DxeExtractGuidedSectionLib/DxeExtractGuidedSectionLib.inf\r
-\r
- TcgPhysicalPresenceLib|SecurityPkg/Library/DxeTcgPhysicalPresenceLib/DxeTcgPhysicalPresenceLib.inf\r
-!if $(TPM_ENABLED) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
-!endif\r
-\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxDxeLib.inf\r
- EfiRegTableLib|$(PLATFORM_PACKAGE)/Library/EfiRegTableLib/EfiRegTableLib.inf\r
-\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
-!endif\r
-\r
- HashLib|SecurityPkg/Library/HashLibBaseCryptoRouter/HashLibBaseCryptoRouterDxe.inf\r
-\r
-[LibraryClasses.X64.DXE_DRIVER]\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- CustomizedDisplayLib|MdeModulePkg/Library/CustomizedDisplayLib/CustomizedDisplayLib.inf\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/DxePerformanceLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
- FlashDeviceLib|$(PLATFORM_PACKAGE)/Library/FlashDeviceLib/FlashDeviceLibDxe.inf\r
-\r
-[LibraryClasses.X64.DXE_CORE]\r
- HobLib|MdePkg/Library/DxeCoreHobLib/DxeCoreHobLib.inf\r
- MemoryAllocationLib|MdeModulePkg/Library/DxeCoreMemoryAllocationLib/DxeCoreMemoryAllocationLib.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdeModulePkg/Library/DxeCorePerformanceLib/DxeCorePerformanceLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-[LibraryClasses.X64.DXE_SMM_DRIVER]\r
- MmServicesTableLib|MdePkg/Library/MmServicesTableLib/MmServicesTableLib.inf\r
- SmmServicesTableLib|MdePkg/Library/SmmServicesTableLib/SmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
- MemoryAllocationLib|MdePkg/Library/SmmMemoryAllocationLib/SmmMemoryAllocationLib.inf\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxSmmLib.inf\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
- SmmCpuPlatformHookLib|UefiCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf\r
- SmmCpuFeaturesLib|UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf\r
-\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
- !if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SmmDebugAgentLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf\r
-\r
-[LibraryClasses.X64.SMM_CORE]\r
- MemoryAllocationLib|MdeModulePkg/Library/PiSmmCoreMemoryAllocationLib/PiSmmCoreMemoryAllocationLib.inf\r
- SmmServicesTableLib|MdeModulePkg/Library/PiSmmCoreSmmServicesTableLib/PiSmmCoreSmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
- SmmCorePlatformHookLib|MdeModulePkg/Library/SmmCorePlatformHookLibNull/SmmCorePlatformHookLibNull.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
-\r
-!if $(TPM_ENABLED) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
-!endif\r
-\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
-\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
-\r
-[LibraryClasses.X64.DXE_RUNTIME_DRIVER]\r
- ReportStatusCodeLib|MdeModulePkg/Library/RuntimeDxeReportStatusCodeLib/RuntimeDxeReportStatusCodeLib.inf\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibFmp/DxeRuntimeCapsuleLib.inf\r
-!endif\r
-\r
-[LibraryClasses.common.UEFI_DRIVER]\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-[LibraryClasses.X64.UEFI_APPLICATION]\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-################################################################################\r
-#\r
-# Pcd Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-[PcdsFeatureFlag.common]\r
-!if $(MINI_BIOS_ENABLE) == FALSE\r
- gPlatformModuleTokenSpaceGuid.PcdBdsDispatchAdditionalOprom|TRUE\r
-!else\r
- gPlatformModuleTokenSpaceGuid.PcdBdsDispatchAdditionalOprom|FALSE\r
-!endif\r
-#\r
-# If PcdDxeIplSwitchToLongMode is TRUE, DxeIpl will load a 64-bit DxeCore and switch to long mode to hand over to DxeCore.\r
-#\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDxeIplSwitchToLongMode|TRUE\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserGrayOutTextStatement|TRUE\r
-\r
-!if $(CAPSULE_RESET_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSupportUpdateCapsuleReset|TRUE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSupportUpdateCapsuleReset|FALSE\r
-!endif\r
- gEfiCpuTokenSpaceGuid.PcdCpuSmmEnableBspElection|FALSE\r
-!if $(DATAHUB_STATUS_CODE_ENABLE) == TRUE\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdStatusCodeUseDataHub|TRUE\r
-!else\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdStatusCodeUseDataHub|FALSE\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPeiCoreImageLoaderSearchTeSectionFirst|FALSE\r
-!if $(TARGET) == RELEASE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseSerial|FALSE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseSerial|FALSE\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseMemory|FALSE\r
-!if $(ISA_SERIAL_STATUS_CODE_ENABLE) == TRUE\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseIsaSerial|TRUE\r
-!else\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseIsaSerial|FALSE\r
-!endif\r
-!if $(USB_SERIAL_STATUS_CODE_ENABLE) == TRUE\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseUsbSerial|TRUE\r
-!else\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseUsbSerial|FALSE\r
-!endif\r
-!if $(RAM_SERIAL_STATUS_CODE_ENABLE) == TRUE\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseRam|TRUE\r
-!else\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseRam|FALSE\r
-!endif\r
-\r
-\r
- ## This PCD specifies whether PS2 keyboard does a extended verification during start.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPs2KbdExtendedVerification|FALSE\r
-\r
- ## This PCD specifies whether PS2 mouse does a extended verification during start.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPs2MouseExtendedVerification|FALSE\r
-\r
-!if $(VARIABLE_INFO_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVariableCollectStatistics|TRUE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVariableCollectStatistics|FALSE\r
-!endif\r
-\r
- gEfiCpuTokenSpaceGuid.PcdCpuSmmBlockStartupThisAp|TRUE\r
-\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmDebug|TRUE\r
-!endif\r
-\r
-[PcdsFixedAtBuild.common]\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-# $(FLASH_REGION_VLVMICROCODE_BASE)\r
- gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress|0xFFC00000\r
-# $(FLASH_REGION_VLVMICROCODE_SIZE)\r
- gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0x00040000\r
- gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset|0x60\r
-# $(FLASH_AREA_BASE_ADDRESS)\r
- gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress|0xFF800000\r
-# $(FLASH_AREA_SIZE)\r
- gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize|0x00800000\r
-# $(FLASH_REGION_FSPBIN_BASE)\r
- gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase|0xFFCC0000\r
-!endif\r
-\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- # in FSP, when this got used, the memory already is up\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0x00080000\r
-!else\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0xFEF80000\r
-!endif\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamSize|0x00010000\r
-\r
-!else\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0x00080000\r
- !else\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0xFEF80000\r
- !endif\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamSize|0x00010000\r
- gEfiCpuTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0x3C00\r
-!endif\r
-\r
-\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x22000\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x4000\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdHwErrStorageSize|0x00000800\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxHardwareErrorVariableSize|0x400\r
- gEfiCpuTokenSpaceGuid.PcdCpuIEDRamSize|0x400000\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdS3AcpiReservedMemorySize|0x10000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSrIovSupport|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdAriSupport|FALSE\r
- gEfiCpuTokenSpaceGuid.PcdCpuSmmApSyncTimeout|1000\r
-!if $(S4_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|TRUE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|FALSE\r
-!endif\r
-!if $(TARGET) == RELEASE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x3\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2F\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-!endif\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyMask|0x1\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxPeiPerformanceLogEntries|60\r
-!endif\r
-\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdEbdaReservedMemorySize|0x10000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdLoadModuleAtFixAddressEnable|$(TOP_MEMORY_ADDRESS)\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserSubtitleTextColor|0x0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserFieldTextColor|0x01\r
- gEfiCpuTokenSpaceGuid.PcdCpuIEDEnabled|TRUE\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBiosVideoCheckVbeEnable|TRUE\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBiosVideoCheckVgaEnable|TRUE\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x17\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseHardwareFlowControl|FALSE\r
- gEfiSourceLevelDebugPkgTokenSpaceGuid.PcdDebugLoadImageMethod|2\r
-!endif\r
-\r
- #\r
- # Set SMM stack size to 16 KB.\r
- #\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackSize|0x4000\r
-\r
- #\r
- # Clear unused single certificate PCD\r
- #\r
- gEfiSecurityPkgTokenSpaceGuid.PcdPkcs7CertBuffer|{0}\r
-\r
- #\r
- # Lock all updatable firmware devices at End of DXE\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceLockEventGuid|{GUID(gEfiEndOfDxeEventGroupGuid)}\r
-# gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceLockEventGuid|{GUID(gEfiEventReadyToBootGuid)}\r
-\r
- #\r
- # Set PcdFmpDeviceTestKeySha256Digest to {0} to disable test key detection\r
- #\r
-# gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceTestKeySha256Digest|{0}\r
-\r
-[PcdsFixedAtBuild.IA32]\r
-!if $(TARGET) == RELEASE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x3\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRecoveryFileName|L"VLV2REC.Cap"\r
-!endif\r
-\r
-[PcdsPatchableInModule.common]\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x803805c6\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0x$(PLATFORM_PCIEXPRESS_BASE)\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdLegacyBiosCacheLegacyRegion|FALSE\r
-\r
- ## This PCD specifies whether to use the optimized timing for best PS2 detection performance.\r
- # Note this PCD could be set to TRUE for best boot performance and set to FALSE for best device compatibility.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFastPS2Detection|TRUE\r
-\r
- #######################################################################################################\r
- #\r
- # Begin of MRC parameters\r
- #\r
-\r
- ## Memory Parameter Patchable.\r
- # FALSE - MRC Parameters are fixed for MinnowBoard Max<BR>\r
- # TRUE - MRC Parameters are patchable by following PCDs<BR>\r
- # @Prompt Memory Parameter Patchable.\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdMemoryParameterPatchable|FALSE\r
-\r
- ## Memory Down or DIMM slot.\r
- # 0 - DIMM<BR>\r
- # 1 - Memory Down<BR>\r
- # @Prompt Enable Memory Down\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableMemoryDown|1\r
-\r
- ## The speed of DRAM.\r
- # 0 - 800 MHz<BR>\r
- # 1 - 1066 MHz<BR>\r
- # 2 - 1333 MHz<BR>\r
- # 3 - 1600 MHz<BR>\r
- # @Prompt DRAM Speed\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDramSpeed|1\r
-\r
- ## DRAM Type.\r
- # 0 - DDR3<BR>\r
- # 1 - DDR3L<BR>\r
- # 2 - DDR3U<BR>\r
- # 3 - DDR3All<BR>\r
- # 4 - LPDDR2<BR>\r
- # 5 - LPDDR3<BR>\r
- # 6 - DDR4<BR>\r
- # @Prompt DRAM Type\r
- # @ValidList 0x80000001 | 0, 1, 2, 3, 4, 5, 6\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDramType|1\r
-\r
- ## Please populate DIMM slot 0 if only one DIMM is supported.\r
- # 0 - Disable<BR>\r
- # 1 - Enable<BR>\r
- # @Prompt DIMM 0 Enable\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableDimm0|1\r
-\r
- ## DIMM 1 has to be identical to DIMM 0.\r
- # 0 - Disable<BR>\r
- # 1 - Enable<BR>\r
- # @Prompt DIMM 1 Enable Type\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableDimm1|0\r
-\r
- ## DRAM device data width.\r
- # 0 - x8<BR>\r
- # 1 - x16<BR>\r
- # 2 - x32<BR>\r
- # @Prompt DIMM_DWIDTH\r
- # @ValidList 0x80000001 | 0, 1, 2\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmDataWidth|1\r
-\r
- ## DRAM device data density.\r
- # 0 - 1 Gbit<BR>\r
- # 1 - 2 Gbit<BR>\r
- # 2 - 4 Gbit<BR>\r
- # 3 - 8 Gbit<BR>\r
- # @Prompt DIMM_Density\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmDensity|2\r
-\r
- ## DRAM device data bus width.\r
- # 0 - 8 bits<BR>\r
- # 1 - 16 bits<BR>\r
- # 2 - 32 bits<BR>\r
- # 3 - 64 bits<BR>\r
- # @Prompt DIMM_BusWidth\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmBusWidth|3\r
-\r
- ## Ranks Per DIMM or Sides Per DIMM.\r
- # 0 - 1 Rank<BR>\r
- # 1 - 2 Ranks<BR>\r
- # @Prompt DIMM_Sides\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdRankPerDimm|0\r
-\r
- ## tCL.<BR><BR>\r
- # @Prompt tCL\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTcl|11\r
-\r
- ## tRP and tRCD in DRAM clk - 5:12.5ns, 6:15ns, etc.\r
- # @Prompt tRP_tRCD\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrpTrcd|11\r
-\r
- ## tWR in DRAM clk.\r
- # @Prompt tWR\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTwr|12\r
-\r
- ## tWTR in DRAM clk.\r
- # @Prompt tWTR\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTwtr|6\r
-\r
- ## tRRD in DRAM clk.\r
- # @Prompt tRRD\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrrd|6\r
-\r
- ## tRTP in DRAM clk.\r
- # @Prompt tRTP\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrtp|6\r
-\r
- ## tFAW in DRAM clk.\r
- # @Prompt tFAW\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTfaw|32\r
-\r
- #\r
- # End of MRC parameters.\r
- #\r
- ###############################################################################################\r
-\r
-[PcdsDynamicHii.common.DEFAULT]\r
- gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|L"Timeout"|gEfiGlobalVariableGuid|0x0|5 # Variable: L"Timeout"\r
- gEfiMdePkgTokenSpaceGuid.PcdHardwareErrorRecordLevel|L"HwErrRecSupport"|gEfiGlobalVariableGuid|0x0|1 # Variable: L"HwErrRecSupport"\r
-\r
-[PcdsDynamicDefault.common.DEFAULT]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateDataPtr|0x0\r
- !if $(TPM_ENABLED) == TRUE\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmInstanceGuid|{0x7b, 0x3a, 0xcd, 0x72, 0xA5, 0xFE, 0x5e, 0x4f, 0x91, 0x65, 0x4d, 0xd1, 0x21, 0x87, 0xbb, 0x13}\r
- !endif\r
-\r
- ## This PCD defines the video horizontal resolution.\r
- # This PCD could be set to 0 then video resolution could be at highest resolution.\r
- #gEfiMdeModulePkgTokenSpaceGuid.PcdVideoHorizontalResolution|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVideoHorizontalResolution|800\r
- ## This PCD defines the video vertical resolution.\r
- # This PCD could be set to 0 then video resolution could be at highest resolution.\r
- #gEfiMdeModulePkgTokenSpaceGuid.PcdVideoVerticalResolution|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVideoVerticalResolution|600\r
-\r
- ## This PCD defines the Console output column and the default value is 25 according to UEFI spec.\r
- # This PCD could be set to 0 then console output could be at max column and max row.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConOutRow|31\r
- ## This PCD defines the Console output row and the default value is 80 according to UEFI spec.\r
- # This PCD could be set to 0 then console output could be at max column and max row.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConOutColumn|100\r
-\r
- ## The PCD is used to specify the video horizontal resolution of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupVideoHorizontalResolution|800\r
- ## The PCD is used to specify the video vertical resolution of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupVideoVerticalResolution|600\r
- ## The PCD is used to specify the console output column of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupConOutColumn|100\r
- ## The PCD is used to specify the console output column of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupConOutRow|31\r
-\r
-!if $(TPM_ENABLED) == TRUE\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmInitializationPolicy|1\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmScrtmPolicy|1\r
-!endif\r
-\r
-[PcdsDynamicExDefault.common.DEFAULT]\r
- gEfiVLVTokenSpaceGuid.PcdTCSmbaIoBaseAddress|0x1040\r
- gEfiVLVTokenSpaceGuid.PcdEmmcManufacturerId|0\r
- gEfiVLVTokenSpaceGuid.PcdProductSerialNumber|0\r
- gEfiVLVTokenSpaceGuid.PcdMeasuredBootEnable|TRUE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMErrorOccur|FALSE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMErrorSkip|FALSE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMCommand|0\r
- gEfiVLVTokenSpaceGuid.PcdFTPMResponse|0\r
- gEfiVLVTokenSpaceGuid.PcdFTPMNotRespond|FALSE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMStatus|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateSmmDataPtr|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateDataPtr|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuS3DataAddress|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuHotPlugDataAddress|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuCallbackSignal|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuConfigContextBuffer|0\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxDataAddress|0\r
- gEfiVLVTokenSpaceGuid.PcdCpuSmramCpuDataAddress|0\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxSize|0\r
-\r
-[PcdsDynamicExDefault.X64.DEFAULT]\r
-!if $(RECOVERY_ENABLE)\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiSystemFirmwareFileGuid|{GUID("AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215")}|VOID*|0x10\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSystemFmpCapsuleImageTypeIdGuid|{GUID("4096267b-da0a-42eb-b5eb-fef31d207cb4")}|VOID*|0x10\r
-!endif\r
-\r
-[Components.IA32]\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SecCore.inf\r
-\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- IntelFspWrapperPkg/FspWrapperSecCore/FspWrapperSecCore.inf {\r
- !if $(TARGET) == DEBUG\r
-\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- }\r
- Vlv2TbltDevicePkg/FspSupport/BootModePei/BootModePei.inf\r
- IntelFspWrapperPkg/FspInitPei/FspInitPei.inf {\r
- !if $(TARGET) == DEBUG\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- }\r
- !endif\r
-\r
- MdeModulePkg/Core/Pei/PeiMain.inf {\r
-!if $(TARGET) == DEBUG\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
-!endif\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- }\r
-\r
- $(PLATFORM_PACKAGE)/MonoStatusCode/MonoStatusCode.inf {\r
-!if $(TARGET) == DEBUG\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
-!endif\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MemoryInit.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <BuildOptions>\r
- !if $(FTPM_ENABLE)==TRUE\r
- *_*_IA32_CC_FLAGS = /D FTPM_ENABLE\r
- !endif\r
- }\r
-\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SeCUma.inf\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
-$(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/fTPMInitPeim.inf\r
-!endif\r
-\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- $(PLATFORM_PACKAGE)/PlatformPei/PlatformPei.inf {\r
- <BuildOptions>\r
- *_*_IA32_CC_FLAGS = -DRC_BINARY_RELEASE\r
- !if $(TARGET) == DEBUG\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
- !endif\r
- }\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- SourceLevelDebugPkg/DebugAgentPei/DebugAgentPei.inf{\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
- PlatformHookLib|MdeModulePkg/Library/BasePlatformHookLibNull/BasePlatformHookLibNull.inf\r
- SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib16550/BaseSerialPortLib16550.inf\r
- }\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/Tpm2DeviceSeCPei.inf\r
-!endif\r
-\r
-!if $(TPM_ENABLED) == TRUE\r
- SecurityPkg/Tcg/PhysicalPresencePei/PhysicalPresencePei.inf\r
- SecurityPkg/Tcg/TcgPei/TcgPei.inf {\r
- <LibraryClasses>\r
- NULL|SecurityPkg/Library/HashInstanceLibSha1/HashInstanceLibSha1.inf\r
- NULL|SecurityPkg/Library/HashInstanceLibSha256/HashInstanceLibSha256.inf\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
-}\r
-!endif\r
-\r
- $(PLATFORM_PACKAGE)/PlatformInitPei/PlatformInitPei.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x803805c6\r
- <LibraryClasses>\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
- $(PLATFORM_PACKAGE)/FvInfoPei/FvInfoPei.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/VlvInitPeim.inf\r
-!if $(PCIESC_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchEarlyInitPeim.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- }\r
-!endif\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchInitPeim.inf\r
-\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSmbusArpDisabled.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSpiPeim.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmAccess.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmControl.inf\r
- MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/CpuPeim.inf\r
- UefiCpuPkg/CpuIoPei/CpuIoPei.inf\r
- UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MpS3.inf\r
-# $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PiSmmCommunicationPei.inf\r
-\r
-!if $(RECOVERY_ENABLE)\r
- #\r
- # Recovery\r
- #\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchUsb.inf\r
- MdeModulePkg/Bus/Pci/EhciPei/EhciPei.inf\r
- MdeModulePkg/Bus/Usb/UsbBusPei/UsbBusPei.inf\r
- MdeModulePkg/Bus/Usb/UsbBotPei/UsbBotPei.inf\r
- FatPkg/FatPei/FatPei.inf\r
- MdeModulePkg/Universal/Disk/CdExpressPei/CdExpressPei.inf\r
- SignedCapsulePkg/Universal/RecoveryModuleLoadPei/RecoveryModuleLoadPei.inf {\r
- <LibraryClasses>\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibRsa2048Sha256/FmpAuthenticationLibRsa2048Sha256.inf\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- MdeModulePkg/Universal/CapsulePei/CapsulePei.inf\r
-!endif\r
- MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf {\r
- <LibraryClasses>\r
-!if $(LZMA_ENABLE) == TRUE\r
- NULL|MdeModulePkg/Library/LzmaCustomDecompressLib/LzmaCustomDecompressLib.inf\r
-!endif\r
- }\r
-\r
- MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
- MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- SecurityPkg/Tcg/Tcg2Pei/Tcg2Pei.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- NULL|SecurityPkg/Library\HashInstanceLibSha1/HashInstanceLibSha1.inf\r
- NULL|SecurityPkg/Library/HashInstanceLibSha256/HashInstanceLibSha256.inf\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-!endif\r
-!if $(ACPI50_ENABLE) == TRUE\r
- MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTablePei/FirmwarePerformancePei.inf{\r
- <LibraryClasses>\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- }\r
-\r
-!endif\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf\r
-!endif\r
-[Components.X64]\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- IntelFspWrapperPkg/FspNotifyDxe/FspNotifyDxe.inf {\r
- !if $(TARGET) == DEBUG\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- }\r
-\r
- !endif\r
- #\r
- # EDK II Related Platform codes\r
- #\r
- MdeModulePkg/Core/Dxe/DxeMain.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <LibraryClasses>\r
-!if $(DXE_CRC32_SECTION_ENABLE) == TRUE\r
- NULL|MdeModulePkg/Library/DxeCrc32GuidedSectionExtractLib/DxeCrc32GuidedSectionExtractLib.inf\r
-!endif\r
-!if $(LZMA_ENABLE) == TRUE\r
- NULL|MdeModulePkg/Library/LzmaCustomDecompressLib/LzmaCustomDecompressLib.inf\r
-!endif\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- }\r
- IntelFrameworkModulePkg/Universal/Acpi/AcpiS3SaveDxe/AcpiS3SaveDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x27\r
- <LibraryClasses>\r
- !if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- <BuildOptions>\r
- ICC:*_*_*_CC_FLAGS = -D MDEPKG_NDEBUG\r
- GCC:RELEASE_*_*_CC_FLAGS = -D MDEPKG_NDEBUG\r
- }\r
- MdeModulePkg/Universal/PCD/Dxe/Pcd.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- }\r
- IntelFrameworkModulePkg/Universal/CpuIoDxe/CpuIoDxe.inf\r
- UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
-\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf\r
- MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf {\r
- <LibraryClasses>\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- }\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- MdeModulePkg/Universal/CapsulePei/CapsuleX64.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
-!endif\r
- }\r
-!endif\r
-\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/Smm/ReportStatusCodeRouterSmm.inf\r
- MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf{\r
- <LibraryClasses>\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- NULL|SecurityPkg/Library/DxeImageVerificationLib/DxeImageVerificationLib.inf\r
-!endif\r
-!if $(USER_IDENTIFICATION_ENABLE)\r
- NULL|SecurityPkg/Library/DxeDeferImageLoadLib/DxeDeferImageLoadLib.inf\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- NULL|SecurityPkg/Library/DxeTpmMeasureBootLib/DxeTpmMeasureBootLib.inf\r
-!endif\r
-!if $(FTPM_ENABLE) == TRUE\r
- NULL|SecurityPkg/Library/DxeTpm2MeasureBootLib/DxeTpm2MeasureBootLib.inf\r
-!endif\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MpCpu.inf\r
- $(PLATFORM_PACKAGE)/Metronome/Metronome.inf\r
-\r
- IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf{\r
- <LibraryClasses>\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
- PlatformBdsLib|$(PLATFORM_PACKAGE)/Library/PlatformBdsLib/PlatformBdsLib.inf\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
- !if $(FTPM_ENABLE) == TRUE\r
- Tpm2DeviceLib|Vlv2TbltDevicePkg/Library/Tpm2DeviceLibSeCDxe/Tpm2DeviceLibSeC.inf\r
- !else\r
- Tpm2DeviceLib|SecurityPkg/Library/Tpm2DeviceLibTcg2/Tpm2DeviceLibTcg2.inf\r
- !endif\r
- }\r
-\r
- $(PLATFORM_PACKAGE)/UiApp/UiApp.inf\r
-\r
- MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
- MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
- MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf {\r
- <LibraryClasses>\r
- NULL|MdeModulePkg/Library/VarCheckUefiLib/VarCheckUefiLib.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
- }\r
- $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbSmm.inf\r
- MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiSmm.inf\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf {\r
- <LibraryClasses>\r
- PlatformSecureLib|SecurityPkg/Library/PlatformSecureLibNull/PlatformSecureLibNull.inf\r
- <BuildOptions>\r
- #\r
- # Specify GUID gEfiIfrBootMaintenanceGuid, to install Secure Boot Configuration menu\r
- # into Boot Maintenance Manager menu\r
- #\r
- *_*_*_VFR_FLAGS = -g b2dedc91-d59f-48d2-898a-12490c74a4e0\r
- }\r
-!endif\r
- MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf {\r
- <LibraryClasses>\r
- FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFileHandleLib.inf\r
- }\r
-\r
- MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
- PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
- MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
-\r
- $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbRuntimeDxe.inf\r
-\r
- $(PLATFORM_PACKAGE)/PlatformSetupDxe/PlatformSetupDxe.inf\r
-\r
-!if $(DATAHUB_ENABLE) == TRUE\r
- IntelFrameworkModulePkg/Universal/DataHubDxe/DataHubDxe.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdMaximumLinkedListLength|0\r
- }\r
-!endif\r
- IntelFrameworkModulePkg/Universal/StatusCode/DatahubStatusCodeHandlerDxe/DatahubStatusCodeHandlerDxe.inf\r
- MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchS3SupportDxe.inf\r
- !if $(USE_HPET_TIMER) == TRUE\r
- PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf\r
- !else\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmartTimer.inf\r
- !endif\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmControl.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmbusDxe.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/IntelPchLegacyInterrupt.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchReset.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitDxe.inf{\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitSmm.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmiDispatcher.inf\r
-\r
-!if $(PCIESC_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPcieSmm.inf\r
-!endif\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiRuntime.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPolicyInitDxe.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchBiosWriteProtect.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmAccess.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PciHostBridge.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/VlvInitDxe.inf\r
-\r
- IntelFrameworkModulePkg/Universal/LegacyRegionDxe/LegacyRegionDxe.inf\r
-\r
- #\r
- # Performance Application; Set PERFORMANCE_ENABLE=TRUE for normal boot performance and smm performance data\r
- #\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- }\r
-!endif\r
-\r
- Vlv2TbltDevicePkg/VlvPlatformInitDxe/VlvPlatformInitDxe.inf{\r
- <LibraryClasses>\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Dptf.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PnpDxe.inf\r
-\r
-!if $(SEC_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/HeciDrv.inf {\r
-!if $(SEC_DEBUG_INFO_ENABLE) == TRUE\r
- <BuildOptions>\r
- *_*_X64_CC_FLAGS = /DSEC_DEBUG_INFO=1\r
-!else\r
- <BuildOptions>\r
- *_*_X64_CC_FLAGS = /DSEC_DEBUG_INFO=0\r
-!endif\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SeCPolicyInitDxe.inf\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Tpm2DeviceSeCDxe.inf\r
- SecurityPkg/Tcg/MemoryOverwriteControl/TcgMor.inf\r
- SecurityPkg/Tcg/Tcg2Dxe/Tcg2Dxe.inf{\r
- <LibraryClasses>\r
- NULL|SecurityPkg/Library/HashInstanceLibSha1/HashInstanceLibSha1.inf\r
- NULL|SecurityPkg/Library/HashInstanceLibSha256/HashInstanceLibSha256.inf\r
- PcdLib|MdePkg/Library\DxePcdLib/DxePcdLib.inf\r
- Tpm2DeviceLib|Vlv2TbltDevicePkg/Library/Tpm2DeviceLibSeCDxe/Tpm2DeviceLibSeC.inf\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/FtpmSmm.inf\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-\r
- SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- <BuildOptions>\r
- #\r
- # specify GUID gEfiIfrNotInTPVPageGuid, this page will not\r
- # be showed in TPV page.\r
- #\r
- *_*_*_VFR_FLAGS = -g e58809f8-fbc1-48e2-883a-a30fdc4b441e\r
- }\r
-\r
- SecurityPkg/Tcg/TcgDxe/TcgDxe.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
- SecurityPkg/Tcg/TcgSmm/TcgSmm.inf\r
-!endif\r
- #\r
- # EDK II Related Platform codes\r
- #\r
- $(PLATFORM_PACKAGE)/PlatformSmm/PlatformSmm.inf{\r
- <LibraryClasses>\r
- !if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
- $(PLATFORM_PACKAGE)/PlatformInfoDxe/PlatformInfoDxe.inf\r
- $(PLATFORM_PACKAGE)/PlatformCpuInfoDxe/PlatformCpuInfoDxe.inf\r
- $(PLATFORM_PACKAGE)/PlatformDxe/PlatformDxe.inf\r
-\r
- $(PLATFORM_PACKAGE)/PciPlatform/PciPlatform.inf\r
- $(PLATFORM_PACKAGE)/SaveMemoryConfig/SaveMemoryConfig.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PlatformCpuPolicy.inf\r
- $(PLATFORM_PACKAGE)/PpmPolicy/PpmPolicy.inf\r
- $(PLATFORM_PACKAGE)/SmramSaveInfoHandlerSmm/SmramSaveInfoHandlerSmm.inf\r
-!if $(GOP_DRIVER_ENABLE) == TRUE\r
- $(PLATFORM_PACKAGE)/PlatformGopPolicy/PlatformGopPolicy.inf\r
-\r
-!endif\r
-\r
-\r
- #\r
- # SMM\r
- #\r
- MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf\r
- MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf\r
- UefiCpuPkg/CpuDxe/CpuDxe.inf\r
- UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf\r
- UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf\r
- MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf\r
- UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf\r
- $(PLATFORM_PACKAGE)/SmmSwDispatch2OnSmmSwDispatchThunk/SmmSwDispatch2OnSmmSwDispatchThunk.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PowerManagement2.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/DigitalThermalSensor.inf\r
-\r
- #\r
- # ACPI\r
- #\r
- MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x27\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
-\r
- $(PLATFORM_PACKAGE)/BootScriptSaveDxe/BootScriptSaveDxe.inf\r
- IntelFrameworkModulePkg/Universal/Acpi/AcpiSupportDxe/AcpiSupportDxe.inf\r
- Vlv2DeviceRefCodePkg/ValleyView2Soc/CPU/PowerManagement/AcpiTables/PowerManagementAcpiTables.inf\r
-\r
- $(PLATFORM_RC_PACKAGE)/AcpiTablesPCAT/AcpiTables.inf\r
-\r
- $(PLATFORM_PACKAGE)/AcpiPlatform/AcpiPlatform.inf\r
-\r
- MdeModulePkg/Universal/Acpi/BootGraphicsResourceTableDxe/BootGraphicsResourceTableDxe.inf\r
-\r
- #\r
- # PCI\r
- #\r
- MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
-\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/ISPDxe.inf\r
-\r
-\r
-#\r
-# ISA\r
-#\r
- $(PLATFORM_PACKAGE)/Wpce791/Wpce791.inf\r
- IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/IsaIoDxe/IsaIoDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/Ps2MouseDxe/Ps2MouseDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf\r
-#\r
-# SDIO\r
-#\r
-# $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcHost.inf\r
-# $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcMediaDevice.inf\r
-!if $(ACPI50_ENABLE) == TRUE\r
- MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableDxe/FirmwarePerformanceDxe.inf {\r
- <LibraryClasses>\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- }\r
- MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableSmm/FirmwarePerformanceSmm.inf {\r
- <LibraryClasses>\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- }\r
-!endif\r
-\r
-#\r
-# IDE/SCSI/AHCI\r
-#\r
- MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf\r
- IntelFrameworkModulePkg/Bus/Pci/IdeBusDxe/IdeBusDxe.inf\r
- MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
- MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
- MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
- FatPkg/EnhancedFatDxe/Fat.inf\r
- ShellPkg/Application/Shell/Shell.inf {\r
- <LibraryClasses>\r
- ShellCommandLib|ShellPkg/Library/UefiShellCommandLib/UefiShellCommandLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel2CommandsLib/UefiShellLevel2CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel1CommandsLib/UefiShellLevel1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel3CommandsLib/UefiShellLevel3CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDriver1CommandsLib/UefiShellDriver1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellInstall1CommandsLib/UefiShellInstall1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.inf\r
- HandleParsingLib|ShellPkg/Library/UefiHandleParsingLib/UefiHandleParsingLib.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- BcfgCommandLib|ShellPkg/Library/UefiShellBcfgCommandLib/UefiShellBcfgCommandLib.inf\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0xFF\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|8000\r
- }\r
-!if $(SATA_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SataController.inf\r
-!endif\r
- MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf\r
-!if $(SCSI_ENABLE) == TRUE\r
- MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf\r
- MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf\r
-!endif\r
-#\r
-# Console\r
-#\r
- MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
- MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
- MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
- IntelFrameworkModulePkg/Universal/Console/VgaClassDxe/VgaClassDxe.inf\r
- MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
- MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
- MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
- MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
-\r
- #\r
- # USB\r
- #\r
-!if $(USB_ENABLE) == TRUE\r
- MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r
- MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf\r
- MdeModulePkg/Bus/Pci/XhciDxe/XhciDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
-\r
-!endif\r
-\r
- #\r
- # SMBIOS\r
- #\r
- MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r
- $(PLATFORM_PACKAGE)/SmBiosMiscDxe/SmBiosMiscDxe.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmbiosMemory.inf\r
- #\r
- # CPU/FW Microde\r
- #\r
- Vlv2SocBinPkg/Microcode/MicrocodeUpdates.inf {\r
- <BuildOptions>\r
- *_*_*_GENFW_FLAGS = -a 0x800 -p 0xFF\r
- }\r
-\r
-\r
-\r
-!if $(NETWORK_ENABLE) == TRUE\r
- !if $(NETWORK_ISCSI_ENABLE) == TRUE\r
- NetworkPkg/IScsiDxe/IScsiDxe.inf\r
- !endif\r
- !if $(NETWORK_VLAN_ENABLE) == TRUE\r
- MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf\r
- !endif\r
- !if $(CSM_ENABLE) == TRUE\r
- IntelFrameworkModulePkg/Csm/BiosThunk/Snp16Dxe/Snp16Dxe.inf\r
- !endif\r
-!endif\r
-\r
-!if $(NETWORK_ENABLE) == TRUE\r
- #\r
- # UEFI network modules\r
- #\r
- MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf\r
- MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf\r
-\r
- MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf\r
- MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf\r
- MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf\r
- MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf\r
- MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf\r
- NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf\r
- NetworkPkg/TcpDxe/TcpDxe.inf\r
- MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf\r
- !if $(NETWORK_IP6_ENABLE) == TRUE\r
- NetworkPkg/Ip6Dxe/Ip6Dxe.inf\r
- NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf\r
- NetworkPkg/Udp6Dxe/Udp6Dxe.inf\r
- NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf\r
- !endif\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE) || $(MICOCODE_CAPSULE_ENABLE)\r
- MdeModulePkg/Universal/EsrtFmpDxe/EsrtFmpDxe.inf\r
- MdeModulePkg/Application/CapsuleApp/CapsuleApp.inf\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE)\r
- !include Vlv2TbltDevicePkg/FmpMinnowMaxSystem.dsc\r
- !include Vlv2TbltDevicePkg/FmpGreenSampleDevice.dsc\r
- !include Vlv2TbltDevicePkg/FmpBlueSampleDevice.dsc\r
- !include Vlv2TbltDevicePkg/FmpRedSampleDevice.dsc\r
-!endif\r
-\r
-!if $(MICOCODE_CAPSULE_ENABLE)\r
- IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.inf {\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
- }\r
-!endif\r
-\r
-[BuildOptions]\r
-#\r
-# Define Build Options both for EDK and EDKII drivers.\r
-#\r
-\r
-#\r
-# Define token for different Platform\r
-#\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- DEFINE MINNOW2_FSP_OPTION = -DMINNOW2_FSP_BUILD\r
-!else\r
- DEFINE MINNOW2_FSP_OPTION =\r
-!endif\r
-\r
-!if $(ENBDT_PF_BUILD) == TRUE\r
- DEFINE ENBDT_PF_ENABLE = -DENBDT_PF_ENABLE=1\r
-!else\r
- DEFINE ENBDT_PF_ENABLE = -DENBDT_PF_ENABLE=0\r
-!endif\r
-\r
-\r
-!if $(CLKGEN_CONFIG_EXTRA_ENABLE) == TRUE\r
- DEFINE CLKGEN_CONFIG_EXTRA_BUILD_OPTION = -DCLKGEN_CONFIG_EXTRA=1\r
-!else\r
- DEFINE CLKGEN_CONFIG_EXTRA_BUILD_OPTION =\r
-!endif\r
-\r
-\r
-\r
-!if $(PCIESC_ENABLE) == TRUE\r
- DEFINE PCIESC_SUPPORT_BUILD_OPTION = -DPCIESC_SUPPORT=1\r
-!else\r
- DEFINE PCIESC_SUPPORT_BUILD_OPTION =\r
-!endif\r
-!if $(SATA_ENABLE) == TRUE\r
- DEFINE SATA_SUPPORT_BUILD_OPTION = -DSATA_SUPPORT=1\r
-!else\r
- DEFINE SATA_SUPPORT_BUILD_OPTION =\r
-!endif\r
-!if $(ENBDT_S3_SUPPORT) == TRUE\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS = -DNOCS_S3_SUPPORT\r
-!else\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS =\r
-!endif\r
-\r
-!if $(X64_CONFIG) == TRUE\r
- DEFINE X64_BUILD_ENABLE = -DX64_BUILD_ENABLE=1\r
-!else\r
- DEFINE X64_BUILD_ENABLE =\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- DEFINE DSC_FTPM_BUILD_OPTIONS = -DFTPM_ENABLE\r
-!else\r
- DEFINE DSC_FTPM_BUILD_OPTIONS =\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- DEFINE DSC_TPM_BUILD_OPTIONS = -DTPM_ENABLED\r
-!else\r
- DEFINE DSC_TPM_BUILD_OPTIONS =\r
-!endif\r
-\r
-\r
- DEFINE EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS = $(MINNOW2_FSP_OPTION) $(MINNOW2_BUILD_OPTION) $(ENBDT_PF_ENABLE) $(EXTERNAL_VGA_BUILD_OPTION) $(PCIE_ENUM_WA_BUILD_OPTION) $(X0_WA_ENABLE_BUILD_OPTION) $(A0_WA_ENABLE_BUILD_OPTION) $(MICROCODE_FREE_BUILD_OPTIONS) $(SIMICS_BUILD_OPTIONS) $(HYBRID_BUILD_OPTIONS) $(COMPACT_BUILD_OPTIONS) $(VP_BUILD_OPTIONS) $(SYSCTL_ID_BUILD_OPTION) $(CLKGEN_CONFIG_EXTRA_BUILD_OPTION) $(SYSCTL_X0_CONVERT_BOARD_OPTION) $(ENBDT_S3_SUPPORT_OPTIONS) $(SATA_SUPPORT_BUILD_OPTION) $(PCIESC_SUPPORT_BUILD_OPTION) $(DSC_FTPM_BUILD_OPTIONS) $(DSC_FTPM_ERROR_WR_BUILD_OPTIONS) $(DSC_TPM_BUILD_OPTIONS) $(DSC_BYTI_SECURE_BOOT_BUILD_OPTIONS)\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- DEFINE PDB_BUILD_OPTION = /Zi\r
-!endif\r
-\r
- GCC:*_*_*_CC_FLAGS = -Wno-missing-braces\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- MSFT:*_*_X64_GENFW_FLAGS = --keepexceptiontable\r
- GCC:*_*_X64_GENFW_FLAGS = --keepexceptiontable\r
- INTEL:*_*_X64_GENFW_FLAGS = --keepexceptiontable\r
- DEFINE SOURCE_LEVEL_DEBUG_BUILD_OPTIONS =\r
-!else\r
- DEFINE SOURCE_LEVEL_DEBUG_BUILD_OPTIONS =\r
-\r
-!endif\r
-\r
-#\r
-# Force PE/COFF sections to be aligned at 4KB boundaries to support page level\r
-# protection of DXE_RUNTIME_DRIVER modules\r
-#\r
-[BuildOptions.common.EDKII.DXE_RUNTIME_DRIVER]\r
- MSFT:*_*_*_DLINK_FLAGS = /ALIGN:4096\r
- GCC:*_*_*_DLINK_FLAGS = -z common-page-size=0x1000\r
-\r
-#\r
-# Force PE/COFF sections to be aligned at 4KB boundaries to support page level\r
-# protection of DXE_SMM_DRIVER/SMM_CORE modules\r
-#\r
-[BuildOptions.common.EDKII.DXE_SMM_DRIVER, BuildOptions.common.EDKII.SMM_CORE]\r
- MSFT:*_*_*_DLINK_FLAGS = /ALIGN:4096\r
- GCC:*_*_*_DLINK_FLAGS = -z common-page-size=0x1000\r
-\r
-[BuildOptions.Common.EDK]\r
-\r
-#\r
-# Define token for different Platform\r
-#\r
-!if $(ENBDT_PF_BUILD) == TRUE\r
- DEFINE ENBDT_PF_ENABLE = -DENBDT_PF_ENABLE=1\r
-!else\r
- DEFINE ENBDT_PF_ENABLE = -DENBDT_PF_ENABLE=0\r
-!endif\r
-\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- RELEASE_*_*_DLINK_FLAGS = -DEBUG\r
-!endif\r
-\r
-!if $(S3_ENABLE) == TRUE\r
- DEFINE DSC_S3_BUILD_OPTIONS = -DEFI_S3_RESUME\r
-!else\r
- DEFINE DSC_S3_BUILD_OPTIONS =\r
-!endif\r
-\r
-!if $(ENBDT_S3_SUPPORT) == TRUE\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS = -DNOCS_S3_SUPPORT\r
-!else\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS =\r
-!endif\r
-\r
-!if $(X64_CONFIG) == TRUE\r
- DEFINE X64_BUILD_ENABLE = -DX64_BUILD_ENABLE=1\r
-!else\r
- DEFINE X64_BUILD_ENABLE =\r
-!endif\r
-\r
-\r
- DEFINE EDK_GLUE_LIB_DEBUG =\r
- DEFINE DEBUG_BUILD_OPTIONS = -D EFI_DEBUG -D DEBUG_MODE=1 /GL- $(EDK_GLUE_LIB_DEBUG) -DEDKII_GLUE_DebugPrintErrorLevel=(EFI_D_ERROR)\r
- DEFINE EDK_DSC_FEATURE_BUILD_OPTIONS = $(DSC_S3_BUILD_OPTIONS) $(DSC_ACPI_BUILD_OPTIONS) $(DSC_SEC_BUILD_OPTIONS) $(DSC_FTPM_BUILD_OPTIONS) $(DSC_FTPM_ERROR_WR_BUILD_OPTIONS) $(DSC_TPM_BUILD_OPTIONS) $(SOFTSDV_BUILD_OPTIONS) $(SIMICS_BUILD_OPTIONS) $(HYBRID_BUILD_OPTIONS) $(COMPACT_BUILD_OPTIONS) $(VP_BUILD_OPTIONS) $(QT_BUILD_OPTIONS) $(DSC_BYTI_SECURE_BOOT_BUILD_OPTIONS) -D$(PROJECT_SC_CHIPSET)\r
-\r
- DEFINE EDK_DSC_OTHER_BUILD_OPTIONS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS) $(SV_BUILD_OPTIONS) $(INTEL_FASTBOOT_BUILD_OPTION)\r
- DEFINE EDK_DSC_GLOBAL_BUILD_OPTIONS = $(ENBDT_PF_ENABLE) $(EDK_DSC_FEATURE_BUILD_OPTIONS) $(EDK_DSC_OTHER_BUILD_OPTIONS) -D EFI_SPECIFICATION_VERSION=0x00020000 -D PI_SPECIFICATION_VERSION=0x00000009 -D TIANO_RELEASE_VERSION=0x00080006 -D SUPPORT_DEPRECATED_PCI_CFG_PPI -D CSM_SMMENTRY_PORT8DATA8 -D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE) -D MAX_VARIABLE_SIZE=0x2000 -D EFI_FIRMWARE_VENDOR="L/"INTEL/"" -D EFI_BUILD_VERSION="L/"EDKII/"" -DEFI_PEI_REPORT_STATUS_CODE_ON $(ENBDT_S3_SUPPORT_OPTIONS)\r
-\r
- *_*_IA32_ASM_FLAGS = -DEFI32 -D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h -DNOCS_S3_SUPPORT\r
- DEBUG_*_IA32_CC_FLAGS = -D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_CC_FLAGS = -D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_IA32_VFRPP_FLAGS = -D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_VFRPP_FLAGS = -D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_IA32_APP_FLAGS = -D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_APP_FLAGS = -D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_IA32_PP_FLAGS = -D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_PP_FLAGS = -D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- *_*_IA32_ASLPP_FLAGS = -D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_IA32_ASLCC_FLAGS = -D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_IA32_ASM16_FLAGS = -D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h\r
-\r
- *_*_X64_ASM_FLAGS = -DEFIX64 -D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h -DNOCS_S3_SUPPORT\r
- DEBUG_*_X64_CC_FLAGS = -D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_CC_FLAGS = -D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_X64_VFRPP_FLAGS = -D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_VFRPP_FLAGS = -D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_X64_APP_FLAGS = -D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_APP_FLAGS = -D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_X64_PP_FLAGS = -D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_PP_FLAGS = -D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- *_*_X64_ASLPP_FLAGS = -D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_X64_ASLCC_FLAGS = -D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_X64_ASM16_FLAGS = -D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h\r
- # *_*_*_BUILD_FLAGS = -s\r
- *_*_*_VFR_FLAGS = -c\r
- *_*_*_BUILD_FLAGS = -c\r
-\r
-[BuildOptions.Common.EDKII]\r
- *_*_IA32_ASM_FLAGS = $(VP_BUILD_OPTIONS) -D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h -DNOCS_S3_SUPPORT\r
-\r
- *_*_IA32_CC_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_VFRPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_APP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_PP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_ASLPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
-\r
- *_*_X64_CC_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS) $(SOURCE_LEVEL_DEBUG_BUILD_OPTIONS)\r
- *_*_X64_VFRPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_X64_APP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_X64_PP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_X64_ASLPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
-\r
-\r
-[Components.X64]\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cBus.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cHost.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cPortA0Pio.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x00000043\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cMmioDeviceDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x00000043\r
- }\r
-\r
+++ /dev/null
-#/** @file\r
-# Platform description.\r
-#\r
-# Copyright (c) 2012 - 2019, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- PLATFORM_NAME = Vlv2TbltDevicePkg\r
- PLATFORM_GUID = 465B0A0B-7AC1-443b-8F67-7B8DEC145F90\r
- PLATFORM_VERSION = 0.1\r
- DSC_SPECIFICATION = 0x00010005\r
-\r
- #\r
- # Set platform specific package/folder name, same as passed from PREBUILD script.\r
- # PLATFORM_PACKAGE would be the same as PLATFORM_NAME as well as package build folder\r
- # DEFINE only takes effect at R9 DSC and FDF.\r
- #\r
- DEFINE PLATFORM_PACKAGE = Vlv2TbltDevicePkg\r
- DEFINE PLATFORM_RC_PACKAGE = Vlv2DeviceRefCodePkg\r
- DEFINE PLATFORM_BINARY_PACKAGE = Vlv2SocBinPkg\r
- OUTPUT_DIRECTORY = Build/$(PLATFORM_PACKAGE)\r
- SUPPORTED_ARCHITECTURES = IA32\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
-\r
- DEFINE CPU_ARCH =ValleyView2\r
- DEFINE PROJECT_SC_FAMILY =IntelPch\r
- DEFINE PROJECT_SC_ROOT =../$(PLATFORM_RC_PACKAGE)/ValleyView2Soc/SouthCluster\r
- DEFINE PROJECT_VLV_ROOT =../$(PLATFORM_RC_PACKAGE)/ValleyView2Soc/NorthCluster\r
-\r
- DEFINE RC_BINARY_RELEASE = TRUE\r
- #\r
- # Platform On/Off features are defined here\r
- #\r
- #\r
- # Platform Support:: Set only one token except Crestview Hills\r
- #\r
- # 3.BayleyBay\r
- # ENBDT_PF_ENABLE = TRUE\r
- #\r
- !include $(PLATFORM_PACKAGE)/AutoPlatformCFG.txt\r
- !include $(PLATFORM_PACKAGE)/PlatformPkgConfig.dsc\r
-\r
-!if $(X64_CONFIG) == TRUE\r
- DEFINE DXE_ARCHITECTURE = X64\r
- DEFINE EDK_DXE_ARCHITECTURE = X64\r
- DEFINE UNDI_DXE_ARCHITECTURE = 64\r
-!else\r
- DEFINE DXE_ARCHITECTURE = IA32\r
- DEFINE EDK_DXE_ARCHITECTURE = Ia32\r
- DEFINE UNDI_DXE_ARCHITECTURE = 32\r
-!endif\r
-\r
- FLASH_DEFINITION = $(PLATFORM_PACKAGE)/PlatformPkg.fdf\r
-!if $(LFMA_ENABLE) == TRUE\r
- FIX_LOAD_TOP_MEMORY_ADDRESS = 0xFFFFFFFFFFFFFFFF\r
- DEFINE TOP_MEMORY_ADDRESS = 0xFFFFFFFFFFFFFFFF\r
-!else\r
- FIX_LOAD_TOP_MEMORY_ADDRESS = 0x0\r
- DEFINE TOP_MEMORY_ADDRESS = 0x0\r
-!endif\r
-\r
- DEFINE PLATFORM_PCIEXPRESS_BASE = 0E0000000\r
-\r
- DEFINE SEC_ENABLE = FALSE\r
- DEFINE SEC_DEBUG_INFO_ENABLE = FALSE\r
- DEFINE FTPM_ENABLE = FALSE\r
-\r
-################################################################################\r
-#\r
-# SKU Identification section - list of all SKU IDs supported by this\r
-# Platform.\r
-#\r
-################################################################################\r
-[SkuIds]\r
- 0|DEFAULT # The entry: 0|DEFAULT is reserved and always required.\r
-\r
-################################################################################\r
-#\r
-# Library Class section - list of all Library Classes needed by this Platform.\r
-#\r
-################################################################################\r
-[LibraryClasses.common]\r
- #\r
- # Entry point\r
- #\r
- PeiCoreEntryPoint|MdePkg/Library/PeiCoreEntryPoint/PeiCoreEntryPoint.inf\r
- PeimEntryPoint|MdePkg/Library/PeimEntryPoint/PeimEntryPoint.inf\r
- DxeCoreEntryPoint|MdePkg/Library/DxeCoreEntryPoint/DxeCoreEntryPoint.inf\r
- UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf\r
- UefiApplicationEntryPoint|MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf\r
- DxeSmmDriverEntryPoint|IntelFrameworkPkg/Library/DxeSmmDriverEntryPoint/DxeSmmDriverEntryPoint.inf\r
-\r
- #\r
- # Basic\r
- #\r
- BaseLib|MdePkg/Library/BaseLib/BaseLib.inf\r
-!if $(SSE2_ENABLE) == TRUE\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLibSse2/BaseMemoryLibSse2.inf\r
-!else\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLibRepStr/BaseMemoryLibRepStr.inf\r
-!endif\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- CpuLib|MdePkg/Library/BaseCpuLib/BaseCpuLib.inf\r
- IoLib|MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
- PciSegmentLib|MdePkg/Library/BasePciSegmentLibPci/BasePciSegmentLibPci.inf\r
- PciCf8Lib|MdePkg/Library/BasePciCf8Lib/BasePciCf8Lib.inf\r
- PciExpressLib|MdePkg/Library/BasePciExpressLib/BasePciExpressLib.inf\r
- CacheMaintenanceLib|MdePkg/Library/BaseCacheMaintenanceLib/BaseCacheMaintenanceLib.inf\r
- PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf\r
- PeCoffGetEntryPointLib|MdePkg/Library/BasePeCoffGetEntryPointLib/BasePeCoffGetEntryPointLib.inf\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- PchPlatformLib|Vlv2TbltDevicePkg/Library/PchPlatformLib/PchPlatformLib.inf\r
-!endif\r
- #\r
- # UEFI & PI\r
- #\r
- UefiBootServicesTableLib|MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf\r
- UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf\r
- UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntimeLib.inf\r
- UefiLib|MdePkg/Library/UefiLib/UefiLib.inf\r
- HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf\r
- UefiHiiServicesLib|MdeModulePkg/Library/UefiHiiServicesLib/UefiHiiServicesLib.inf\r
- DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf\r
- UefiDecompressLib|MdeModulePkg/Library/BaseUefiTianoCustomDecompressLib/BaseUefiTianoCustomDecompressLib.inf\r
- PeiServicesTablePointerLib|MdePkg/Library/PeiServicesTablePointerLibIdt/PeiServicesTablePointerLibIdt.inf\r
- PeiServicesLib|MdePkg/Library/PeiServicesLib/PeiServicesLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
- DxeServicesTableLib|MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf\r
- UefiCpuLib|UefiCpuPkg/Library/BaseUefiCpuLib/BaseUefiCpuLib.inf\r
- UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf\r
- GenericBdsLib|$(PLATFORM_PACKAGE)/Override/IntelFrameworkModulePkg/Library/GenericBdsLib/GenericBdsLib.inf\r
- BmpSupportLib|MdeModulePkg/Library/BaseBmpSupportLib/BaseBmpSupportLib.inf\r
- SafeIntLib|MdePkg/Library/BaseSafeIntLib/BaseSafeIntLib.inf\r
- PlatformBdsLib|$(PLATFORM_PACKAGE)/Library/PlatformBdsLib/PlatformBdsLib.inf\r
- NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf\r
- DpcLib|MdeModulePkg/Library/DxeDpcLib/DxeDpcLib.inf\r
- FlashDeviceLib|$(PLATFORM_PACKAGE)/Library/FlashDeviceLib/FlashDeviceLib.inf\r
- UefiBootManagerLib|MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf\r
- #\r
- # Framework\r
- #\r
-!if $(S3_ENABLE) == TRUE\r
- S3BootScriptLib|MdeModulePkg/Library/PiDxeS3BootScriptLib/DxeS3BootScriptLib.inf\r
-!else\r
- S3BootScriptLib|MdePkg/Library/BaseS3BootScriptLibNull/BaseS3BootScriptLibNull.inf\r
-!endif\r
- S3IoLib|MdePkg/Library/BaseS3IoLib/BaseS3IoLib.inf\r
- S3PciLib|MdePkg/Library/BaseS3PciLib/BaseS3PciLib.inf\r
-\r
- #\r
- # Generic Modules\r
- #\r
-!if $(USB_ENABLE) == TRUE\r
- UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf\r
-!endif\r
-!if $(SCSI_ENABLE) == TRUE\r
- UefiScsiLib|MdePkg/Library/UefiScsiLib/UefiScsiLib.inf\r
-!endif\r
-!if $(NETWORK_ENABLE) == TRUE\r
- NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf\r
- IpIoLib|MdeModulePkg/Library/DxeIpIoLib/DxeIpIoLib.inf\r
- UdpIoLib|MdeModulePkg/Library/DxeUdpIoLib/DxeUdpIoLib.inf\r
- TcpIoLib|MdeModulePkg/Library/DxeTcpIoLib/DxeTcpIoLib.inf\r
- DpcLib|MdeModulePkg/Library/DxeDpcLib/DxeDpcLib.inf\r
-!endif\r
-!if $(S3_ENABLE) == TRUE\r
- S3Lib|IntelFrameworkModulePkg/Library/PeiS3Lib/PeiS3Lib.inf\r
-!endif\r
-\r
- OemHookStatusCodeLib|MdeModulePkg/Library/OemHookStatusCodeLibNull/OemHookStatusCodeLibNull.inf\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibFmp/DxeCapsuleLib.inf\r
-!else\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCapsuleLibNull.inf\r
-!endif\r
- FmpAuthenticationLib|MdeModulePkg/Library/FmpAuthenticationLibNull/FmpAuthenticationLibNull.inf\r
- IniParsingLib|SignedCapsulePkg/Library/IniParsingLib/IniParsingLib.inf\r
- PlatformFlashAccessLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf\r
- MicrocodeFlashAccessLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf\r
- DisplayUpdateProgressLib|MdeModulePkg/Library/DisplayUpdateProgressLibGraphics/DisplayUpdateProgressLibGraphics.inf\r
- SynchronizationLib|MdePkg/Library/BaseSynchronizationLib/BaseSynchronizationLib.inf\r
- SecurityManagementLib|MdeModulePkg/Library/DxeSecurityManagementLib/DxeSecurityManagementLib.inf\r
- IoApicLib|PcAtChipsetPkg/Library/BaseIoApicLib/BaseIoApicLib.inf\r
- DebugPrintErrorLevelLib|MdePkg/Library/BaseDebugPrintErrorLevelLib/BaseDebugPrintErrorLevelLib.inf\r
-\r
- #\r
- # CPU\r
- #\r
- MtrrLib|UefiCpuPkg/Library/MtrrLib/MtrrLib.inf\r
- LocalApicLib|UefiCpuPkg/Library/BaseXApicX2ApicLib/BaseXApicX2ApicLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf\r
- MpInitLib|UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf\r
-\r
- #\r
- # ICH\r
- #\r
- SmbusLib|$(PLATFORM_PACKAGE)/Library/SmbusLib/SmbusLib.inf\r
- SmmLib|$(PLATFORM_PACKAGE)/Library/PchSmmLib/PchSmmLib.inf\r
-\r
- #\r
- # Platform\r
- #\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- ResetSystemLib|$(PLATFORM_PACKAGE)/Library/ResetSystemLib/ResetSystemLib.inf\r
-\r
- PlatformCmosLib|$(PLATFORM_PACKAGE)/Library/PlatformCmosLib/PlatformCmosLib.inf\r
-\r
- #\r
- # Misc\r
- #\r
- MonoStatusCodeLib|$(PLATFORM_PACKAGE)/MonoStatusCode/MonoStatusCode.inf\r
-!if $(TARGET) == RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
-!else\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
-!endif\r
-\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-!if $(TPM_ENABLED) == TRUE\r
- TpmCommLib|SecurityPkg/Library/TpmCommLib/TpmCommLib.inf\r
- Tpm12CommandLib|SecurityPkg/Library/Tpm12CommandLib/Tpm12CommandLib.inf\r
- Tpm12DeviceLib|SecurityPkg/Library/Tpm12DeviceLibDTpm/Tpm12DeviceLibDTpm.inf\r
-\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- PeCoffExtraActionLib|SourceLevelDebugPkg/Library/PeCoffExtraActionLibDebug/PeCoffExtraActionLibDebug.inf\r
- DebugCommunicationLib|SourceLevelDebugPkg/Library/DebugCommunicationLibSerialPort/DebugCommunicationLibSerialPort.inf\r
- PlatformHookLib|MdeModulePkg/Library/BasePlatformHookLibNull/BasePlatformHookLibNull.inf\r
- SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib16550/BaseSerialPortLib16550.inf\r
-!else\r
- PeCoffExtraActionLib|MdePkg/Library/BasePeCoffExtraActionLibNull/BasePeCoffExtraActionLibNull.inf\r
- DebugAgentLib|MdeModulePkg/Library/DebugAgentLibNull/DebugAgentLibNull.inf\r
-!endif\r
-\r
- #\r
- # CryptLib\r
- #\r
-!if $(TPM_ENABLED) == TRUE\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
-!endif\r
-\r
- BiosIdLib|$(PLATFORM_PACKAGE)/Library/BiosIdLib/BiosIdLib.inf\r
- CpuIA32Lib|$(PLATFORM_PACKAGE)/Library/CpuIA32Lib/CpuIA32Lib.inf\r
-\r
- StallSmmLib|$(PLATFORM_PACKAGE)/Library/StallSmmLib/StallSmmLib.inf\r
-\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- PlatformSecureLib|SecurityPkg/Library/PlatformSecureLibNull/PlatformSecureLibNull.inf\r
- TpmMeasurementLib|SecurityPkg/Library/DxeTpmMeasurementLib/DxeTpmMeasurementLib.inf\r
- AuthVariableLib|SecurityPkg/Library/AuthVariableLib/AuthVariableLib.inf\r
- FileExplorerLib|MdeModulePkg/Library/FileExplorerLib/FileExplorerLib.inf\r
-!else\r
- TpmMeasurementLib|MdeModulePkg/Library/TpmMeasurementLibNull/TpmMeasurementLibNull.inf\r
- AuthVariableLib|MdeModulePkg/Library/AuthVariableLibNull/AuthVariableLibNull.inf\r
-!endif\r
- VarCheckLib|MdeModulePkg/Library/VarCheckLib/VarCheckLib.inf\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- I2cLib|Vlv2TbltDevicePkg/Library/I2CLib/I2CLibNull.inf\r
-!endif\r
- ShellLib|ShellPkg/Library/UefiShellLib/UefiShellLib.inf\r
- FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFileHandleLib.inf\r
- SortLib|MdeModulePkg/Library/UefiSortLib/UefiSortLib.inf\r
-!if $(FTPM_ENABLE) == TRUE || $(NETWORK_ISCSI_ENABLE) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
-!endif\r
- TpmMeasurementLib|SecurityPkg/Library/DxeTpmMeasurementLib/DxeTpmMeasurementLib.inf\r
- Tcg2PhysicalPresenceLib|SecurityPkg/Library/DxeTcg2PhysicalPresenceLib/DxeTcg2PhysicalPresenceLib.inf\r
- Tcg2PpVendorLib|SecurityPkg/Library/Tcg2PpVendorLibNull/Tcg2PpVendorLibNull.inf\r
-\r
-\r
- Tpm2CommandLib|SecurityPkg/Library/Tpm2CommandLib/Tpm2CommandLib.inf\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- FspApiLib|IntelFspWrapperPkg/Library/BaseFspApiLib/BaseFspApiLib.inf\r
- FspPlatformInfoLib|IntelFspWrapperPkg/Library/BaseFspPlatformInfoLibSample/BaseFspPlatformInfoLibSample.inf\r
- FspPlatformSecLib|Vlv2TbltDevicePkg/FspSupport/Library/SecFspPlatformSecLibVlv2/FspPlatformSecLibVlv2.inf\r
- FspHobProcessLib|Vlv2TbltDevicePkg/FspSupport/Library/PeiFspHobProcessLibVlv2/FspHobProcessLibVlv2.inf\r
-!endif\r
-\r
- BootLogoLib|MdeModulePkg/Library/BootLogoLib/BootLogoLib.inf\r
-\r
-[LibraryClasses.IA32.SEC]\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
-!endif\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
-[LibraryClasses.IA32.PEIM, LibraryClasses.IA32.PEI_CORE, LibraryClasses.IA32.SEC]\r
- #\r
- # PEI phase common\r
- #\r
-\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/PeiReportStatusCodeLib/PeiReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/PeiExtractGuidedSectionLib/PeiExtractGuidedSectionLib.inf\r
- MultiPlatformLib|$(PLATFORM_PACKAGE)/Library/MultiPlatformLib/MultiPlatformLib.inf\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf\r
- MpInitLib|UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf\r
-\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdeModulePkg/Library/PeiPerformanceLib/PeiPerformanceLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
-\r
-!if $(TARGET) == RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
-!else\r
- DebugLib|MdeModulePkg/Library/PeiDxeDebugLibReportStatusCode/PeiDxeDebugLibReportStatusCode.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
-!endif\r
-\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxPeiLib.inf\r
- HashLib|SecurityPkg/Library/HashLibBaseCryptoRouter/HashLibBaseCryptoRouterPei.inf\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
-!endif\r
-\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- PlatformFspLib|Vlv2TbltDevicePkg/Library/PlatformFspLib/PlatformFspLib.inf\r
- !endif\r
-!if $(FTPM_ENABLE) == TRUE\r
- Tpm2DeviceLib|Vlv2TbltDevicePkg/Library/Tpm2DeviceLibSeCPei/Tpm2DeviceLibSeC.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32]\r
- #\r
- # DXE phase common\r
- #\r
- HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatusCodeLib/DxeReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/DxeExtractGuidedSectionLib/DxeExtractGuidedSectionLib.inf\r
-\r
- TcgPhysicalPresenceLib|SecurityPkg/Library/DxeTcgPhysicalPresenceLib/DxeTcgPhysicalPresenceLib.inf\r
-!if $(TPM_ENABLED) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
-!endif\r
-\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxDxeLib.inf\r
- EfiRegTableLib|$(PLATFORM_PACKAGE)/Library/EfiRegTableLib/EfiRegTableLib.inf\r
-\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
-!endif\r
-\r
- HashLib|SecurityPkg/Library/HashLibBaseCryptoRouter/HashLibBaseCryptoRouterDxe.inf\r
-\r
-[LibraryClasses.IA32.DXE_DRIVER]\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- CustomizedDisplayLib|MdeModulePkg/Library/CustomizedDisplayLib/CustomizedDisplayLib.inf\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/DxePerformanceLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
- FlashDeviceLib|$(PLATFORM_PACKAGE)/Library/FlashDeviceLib/FlashDeviceLibDxe.inf\r
-\r
-[LibraryClasses.IA32.DXE_CORE]\r
- HobLib|MdePkg/Library/DxeCoreHobLib/DxeCoreHobLib.inf\r
- MemoryAllocationLib|MdeModulePkg/Library/DxeCoreMemoryAllocationLib/DxeCoreMemoryAllocationLib.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdeModulePkg/Library/DxeCorePerformanceLib/DxeCorePerformanceLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.DXE_SMM_DRIVER]\r
- MmServicesTableLib|MdePkg/Library/MmServicesTableLib/MmServicesTableLib.inf\r
- SmmServicesTableLib|MdePkg/Library/SmmServicesTableLib/SmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
- MemoryAllocationLib|MdePkg/Library/SmmMemoryAllocationLib/SmmMemoryAllocationLib.inf\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxSmmLib.inf\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
- SmmCpuPlatformHookLib|UefiCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf\r
- SmmCpuFeaturesLib|UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf\r
-\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
- !if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SmmDebugAgentLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf\r
-\r
-[LibraryClasses.IA32.SMM_CORE]\r
- MemoryAllocationLib|MdeModulePkg/Library/PiSmmCoreMemoryAllocationLib/PiSmmCoreMemoryAllocationLib.inf\r
- SmmServicesTableLib|MdeModulePkg/Library/PiSmmCoreSmmServicesTableLib/PiSmmCoreSmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
- SmmCorePlatformHookLib|MdeModulePkg/Library/SmmCorePlatformHookLibNull/SmmCorePlatformHookLibNull.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
-\r
-!if $(TPM_ENABLED) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
-!endif\r
-\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
-\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.DXE_RUNTIME_DRIVER]\r
- ReportStatusCodeLib|MdeModulePkg/Library/RuntimeDxeReportStatusCodeLib/RuntimeDxeReportStatusCodeLib.inf\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibFmp/DxeRuntimeCapsuleLib.inf\r
-!endif\r
-\r
-[LibraryClasses.common.UEFI_DRIVER]\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-[LibraryClasses.IA32.UEFI_APPLICATION]\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-################################################################################\r
-#\r
-# Pcd Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-[PcdsFeatureFlag.common]\r
-!if $(MINI_BIOS_ENABLE) == FALSE\r
- gPlatformModuleTokenSpaceGuid.PcdBdsDispatchAdditionalOprom|TRUE\r
-!else\r
- gPlatformModuleTokenSpaceGuid.PcdBdsDispatchAdditionalOprom|FALSE\r
-!endif\r
-#\r
-# If PcdDxeIplSwitchToLongMode is TRUE, DxeIpl will load a 64-bit DxeCore and switch to long mode to hand over to DxeCore.\r
-#\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDxeIplSwitchToLongMode|FALSE\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserGrayOutTextStatement|TRUE\r
-\r
-!if $(CAPSULE_RESET_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSupportUpdateCapsuleReset|TRUE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSupportUpdateCapsuleReset|FALSE\r
-!endif\r
- gEfiCpuTokenSpaceGuid.PcdCpuSmmEnableBspElection|FALSE\r
-!if $(DATAHUB_STATUS_CODE_ENABLE) == TRUE\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdStatusCodeUseDataHub|TRUE\r
-!else\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdStatusCodeUseDataHub|FALSE\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPeiCoreImageLoaderSearchTeSectionFirst|FALSE\r
-!if $(TARGET) == RELEASE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseSerial|FALSE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseSerial|FALSE\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseMemory|FALSE\r
-!if $(ISA_SERIAL_STATUS_CODE_ENABLE) == TRUE\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseIsaSerial|TRUE\r
-!else\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseIsaSerial|FALSE\r
-!endif\r
-!if $(USB_SERIAL_STATUS_CODE_ENABLE) == TRUE\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseUsbSerial|TRUE\r
-!else\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseUsbSerial|FALSE\r
-!endif\r
-!if $(RAM_SERIAL_STATUS_CODE_ENABLE) == TRUE\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseRam|TRUE\r
-!else\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseRam|FALSE\r
-!endif\r
-\r
-\r
- ## This PCD specifies whether PS2 keyboard does a extended verification during start.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPs2KbdExtendedVerification|FALSE\r
-\r
- ## This PCD specifies whether PS2 mouse does a extended verification during start.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPs2MouseExtendedVerification|FALSE\r
-\r
-!if $(VARIABLE_INFO_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVariableCollectStatistics|TRUE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVariableCollectStatistics|FALSE\r
-!endif\r
-\r
- gEfiCpuTokenSpaceGuid.PcdCpuSmmBlockStartupThisAp|TRUE\r
-\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmDebug|TRUE\r
-!endif\r
-\r
-[PcdsFixedAtBuild.common]\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-# $(FLASH_REGION_VLVMICROCODE_BASE)\r
- gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress|0xFFC00000\r
-# $(FLASH_REGION_VLVMICROCODE_SIZE)\r
- gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0x00040000\r
- gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset|0x60\r
-# $(FLASH_AREA_BASE_ADDRESS)\r
- gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress|0xFF800000\r
-# $(FLASH_AREA_SIZE)\r
- gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize|0x00800000\r
-# $(FLASH_REGION_FSPBIN_BASE)\r
- gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase|0xFFCC0000\r
-!endif\r
-\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- # in FSP, when this got used, the memory already is up\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0x00080000\r
-!else\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0xFEF80000\r
-!endif\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamSize|0x00010000\r
-\r
-!else\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0x00080000\r
- !else\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0xFEF80000\r
- !endif\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamSize|0x00010000\r
- gEfiCpuTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0x3C00\r
-!endif\r
-\r
-\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x22000\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x4000\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdHwErrStorageSize|0x00000800\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxHardwareErrorVariableSize|0x400\r
- gEfiCpuTokenSpaceGuid.PcdCpuIEDRamSize|0x400000\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdS3AcpiReservedMemorySize|0x10000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSrIovSupport|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdAriSupport|FALSE\r
- gEfiCpuTokenSpaceGuid.PcdCpuSmmApSyncTimeout|1000\r
-!if $(S4_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|TRUE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|FALSE\r
-!endif\r
-!if $(TARGET) == RELEASE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x3\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2F\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-!endif\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyMask|0x1\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxPeiPerformanceLogEntries|60\r
-!endif\r
-\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdEbdaReservedMemorySize|0x10000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdLoadModuleAtFixAddressEnable|$(TOP_MEMORY_ADDRESS)\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserSubtitleTextColor|0x0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserFieldTextColor|0x01\r
- gEfiCpuTokenSpaceGuid.PcdCpuIEDEnabled|TRUE\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBiosVideoCheckVbeEnable|TRUE\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBiosVideoCheckVgaEnable|TRUE\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x17\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseHardwareFlowControl|FALSE\r
- gEfiSourceLevelDebugPkgTokenSpaceGuid.PcdDebugLoadImageMethod|2\r
-!endif\r
-\r
- #\r
- # Set SMM stack size to 16 KB.\r
- #\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackSize|0x4000\r
-\r
- #\r
- # Clear unused single certificate PCD\r
- #\r
- gEfiSecurityPkgTokenSpaceGuid.PcdPkcs7CertBuffer|{0}\r
-\r
- #\r
- # Lock all updatable firmware devices at End of DXE\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceLockEventGuid|{GUID(gEfiEndOfDxeEventGroupGuid)}\r
-# gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceLockEventGuid|{GUID(gEfiEventReadyToBootGuid)}\r
-\r
- #\r
- # Set PcdFmpDeviceTestKeySha256Digest to {0} to disable test key detection\r
- #\r
-# gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceTestKeySha256Digest|{0}\r
-\r
-[PcdsFixedAtBuild.IA32]\r
-!if $(TARGET) == RELEASE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x3\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRecoveryFileName|L"VLV2REC.Cap"\r
-!endif\r
-\r
-[PcdsPatchableInModule.common]\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x803805c6\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0x$(PLATFORM_PCIEXPRESS_BASE)\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdLegacyBiosCacheLegacyRegion|FALSE\r
-\r
- ## This PCD specifies whether to use the optimized timing for best PS2 detection performance.\r
- # Note this PCD could be set to TRUE for best boot performance and set to FALSE for best device compatibility.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFastPS2Detection|TRUE\r
-\r
- #######################################################################################################\r
- #\r
- # Begin of MRC parameters\r
- #\r
-\r
- ## Memory Parameter Patchable.\r
- # FALSE - MRC Parameters are fixed for MinnowBoard Max<BR>\r
- # TRUE - MRC Parameters are patchable by following PCDs<BR>\r
- # @Prompt Memory Parameter Patchable.\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdMemoryParameterPatchable|FALSE\r
-\r
- ## Memory Down or DIMM slot.\r
- # 0 - DIMM<BR>\r
- # 1 - Memory Down<BR>\r
- # @Prompt Enable Memory Down\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableMemoryDown|1\r
-\r
- ## The speed of DRAM.\r
- # 0 - 800 MHz<BR>\r
- # 1 - 1066 MHz<BR>\r
- # 2 - 1333 MHz<BR>\r
- # 3 - 1600 MHz<BR>\r
- # @Prompt DRAM Speed\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDramSpeed|1\r
-\r
- ## DRAM Type.\r
- # 0 - DDR3<BR>\r
- # 1 - DDR3L<BR>\r
- # 2 - DDR3U<BR>\r
- # 3 - DDR3All<BR>\r
- # 4 - LPDDR2<BR>\r
- # 5 - LPDDR3<BR>\r
- # 6 - DDR4<BR>\r
- # @Prompt DRAM Type\r
- # @ValidList 0x80000001 | 0, 1, 2, 3, 4, 5, 6\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDramType|1\r
-\r
- ## Please populate DIMM slot 0 if only one DIMM is supported.\r
- # 0 - Disable<BR>\r
- # 1 - Enable<BR>\r
- # @Prompt DIMM 0 Enable\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableDimm0|1\r
-\r
- ## DIMM 1 has to be identical to DIMM 0.\r
- # 0 - Disable<BR>\r
- # 1 - Enable<BR>\r
- # @Prompt DIMM 1 Enable Type\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableDimm1|0\r
-\r
- ## DRAM device data width.\r
- # 0 - x8<BR>\r
- # 1 - x16<BR>\r
- # 2 - x32<BR>\r
- # @Prompt DIMM_DWIDTH\r
- # @ValidList 0x80000001 | 0, 1, 2\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmDataWidth|1\r
-\r
- ## DRAM device data density.\r
- # 0 - 1 Gbit<BR>\r
- # 1 - 2 Gbit<BR>\r
- # 2 - 4 Gbit<BR>\r
- # 3 - 8 Gbit<BR>\r
- # @Prompt DIMM_Density\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmDensity|2\r
-\r
- ## DRAM device data bus width.\r
- # 0 - 8 bits<BR>\r
- # 1 - 16 bits<BR>\r
- # 2 - 32 bits<BR>\r
- # 3 - 64 bits<BR>\r
- # @Prompt DIMM_BusWidth\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmBusWidth|3\r
-\r
- ## Ranks Per DIMM or Sides Per DIMM.\r
- # 0 - 1 Rank<BR>\r
- # 1 - 2 Ranks<BR>\r
- # @Prompt DIMM_Sides\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdRankPerDimm|0\r
-\r
- ## tCL.<BR><BR>\r
- # @Prompt tCL\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTcl|11\r
-\r
- ## tRP and tRCD in DRAM clk - 5:12.5ns, 6:15ns, etc.\r
- # @Prompt tRP_tRCD\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrpTrcd|11\r
-\r
- ## tWR in DRAM clk.\r
- # @Prompt tWR\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTwr|12\r
-\r
- ## tWTR in DRAM clk.\r
- # @Prompt tWTR\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTwtr|6\r
-\r
- ## tRRD in DRAM clk.\r
- # @Prompt tRRD\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrrd|6\r
-\r
- ## tRTP in DRAM clk.\r
- # @Prompt tRTP\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrtp|6\r
-\r
- ## tFAW in DRAM clk.\r
- # @Prompt tFAW\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTfaw|32\r
-\r
- #\r
- # End of MRC parameters.\r
- #\r
- ###############################################################################################\r
-\r
-[PcdsDynamicHii.common.DEFAULT]\r
- gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|L"Timeout"|gEfiGlobalVariableGuid|0x0|5 # Variable: L"Timeout"\r
- gEfiMdePkgTokenSpaceGuid.PcdHardwareErrorRecordLevel|L"HwErrRecSupport"|gEfiGlobalVariableGuid|0x0|1 # Variable: L"HwErrRecSupport"\r
-\r
-[PcdsDynamicDefault.common.DEFAULT]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateDataPtr|0x0\r
- !if $(TPM_ENABLED) == TRUE\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmInstanceGuid|{0x7b, 0x3a, 0xcd, 0x72, 0xA5, 0xFE, 0x5e, 0x4f, 0x91, 0x65, 0x4d, 0xd1, 0x21, 0x87, 0xbb, 0x13}\r
- !endif\r
-\r
- ## This PCD defines the video horizontal resolution.\r
- # This PCD could be set to 0 then video resolution could be at highest resolution.\r
- #gEfiMdeModulePkgTokenSpaceGuid.PcdVideoHorizontalResolution|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVideoHorizontalResolution|800\r
- ## This PCD defines the video vertical resolution.\r
- # This PCD could be set to 0 then video resolution could be at highest resolution.\r
- #gEfiMdeModulePkgTokenSpaceGuid.PcdVideoVerticalResolution|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVideoVerticalResolution|600\r
-\r
- ## This PCD defines the Console output column and the default value is 25 according to UEFI spec.\r
- # This PCD could be set to 0 then console output could be at max column and max row.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConOutRow|31\r
- ## This PCD defines the Console output row and the default value is 80 according to UEFI spec.\r
- # This PCD could be set to 0 then console output could be at max column and max row.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConOutColumn|100\r
-\r
- ## The PCD is used to specify the video horizontal resolution of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupVideoHorizontalResolution|800\r
- ## The PCD is used to specify the video vertical resolution of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupVideoVerticalResolution|600\r
- ## The PCD is used to specify the console output column of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupConOutColumn|100\r
- ## The PCD is used to specify the console output column of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupConOutRow|31\r
-\r
-!if $(TPM_ENABLED) == TRUE\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmInitializationPolicy|1\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmScrtmPolicy|1\r
-!endif\r
-\r
-[PcdsDynamicExDefault.common.DEFAULT]\r
- gEfiVLVTokenSpaceGuid.PcdTCSmbaIoBaseAddress|0x1040\r
- gEfiVLVTokenSpaceGuid.PcdEmmcManufacturerId|0\r
- gEfiVLVTokenSpaceGuid.PcdProductSerialNumber|0\r
- gEfiVLVTokenSpaceGuid.PcdMeasuredBootEnable|TRUE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMErrorOccur|FALSE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMErrorSkip|FALSE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMCommand|0\r
- gEfiVLVTokenSpaceGuid.PcdFTPMResponse|0\r
- gEfiVLVTokenSpaceGuid.PcdFTPMNotRespond|FALSE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMStatus|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateSmmDataPtr|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateDataPtr|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuS3DataAddress|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuHotPlugDataAddress|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuCallbackSignal|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuConfigContextBuffer|0\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxDataAddress|0\r
- gEfiVLVTokenSpaceGuid.PcdCpuSmramCpuDataAddress|0\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxSize|0\r
-\r
-[PcdsDynamicExDefault.X64.DEFAULT]\r
-!if $(RECOVERY_ENABLE)\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiSystemFirmwareFileGuid|{GUID("AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215")}|VOID*|0x10\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSystemFmpCapsuleImageTypeIdGuid|{GUID("4096267b-da0a-42eb-b5eb-fef31d207cb4")}|VOID*|0x10\r
-!endif\r
-\r
-[Components.IA32]\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SecCore.inf\r
-\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- IntelFspWrapperPkg/FspWrapperSecCore/FspWrapperSecCore.inf {\r
- !if $(TARGET) == DEBUG\r
-\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- }\r
- Vlv2TbltDevicePkg/FspSupport/BootModePei/BootModePei.inf\r
- IntelFspWrapperPkg/FspInitPei/FspInitPei.inf {\r
- !if $(TARGET) == DEBUG\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- }\r
- !endif\r
-\r
- MdeModulePkg/Core/Pei/PeiMain.inf {\r
-!if $(TARGET) == DEBUG\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
-!endif\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- }\r
-\r
- $(PLATFORM_PACKAGE)/MonoStatusCode/MonoStatusCode.inf {\r
-!if $(TARGET) == DEBUG\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
-!endif\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MemoryInit.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <BuildOptions>\r
- !if $(FTPM_ENABLE)==TRUE\r
- *_*_IA32_CC_FLAGS = /D FTPM_ENABLE\r
- !endif\r
- }\r
-\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SeCUma.inf\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
-$(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/fTPMInitPeim.inf\r
-!endif\r
-\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- $(PLATFORM_PACKAGE)/PlatformPei/PlatformPei.inf {\r
- <BuildOptions>\r
- *_*_IA32_CC_FLAGS = /DRC_BINARY_RELEASE\r
- !if $(TARGET) == DEBUG\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
- !endif\r
- }\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- SourceLevelDebugPkg/DebugAgentPei/DebugAgentPei.inf{\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
- PlatformHookLib|MdeModulePkg/Library/BasePlatformHookLibNull/BasePlatformHookLibNull.inf\r
- SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib16550/BaseSerialPortLib16550.inf\r
- }\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/Tpm2DeviceSeCPei.inf\r
-!endif\r
-\r
-!if $(TPM_ENABLED) == TRUE\r
- SecurityPkg/Tcg/PhysicalPresencePei/PhysicalPresencePei.inf\r
- SecurityPkg/Tcg/TcgPei/TcgPei.inf {\r
- <LibraryClasses>\r
- NULL|SecurityPkg/Library/HashInstanceLibSha1/HashInstanceLibSha1.inf\r
- NULL|SecurityPkg/Library/HashInstanceLibSha256/HashInstanceLibSha256.inf\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
-}\r
-!endif\r
-\r
- $(PLATFORM_PACKAGE)/PlatformInitPei/PlatformInitPei.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x803805c6\r
- <LibraryClasses>\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
- $(PLATFORM_PACKAGE)/FvInfoPei/FvInfoPei.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/VlvInitPeim.inf\r
-!if $(PCIESC_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchEarlyInitPeim.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- }\r
-!endif\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchInitPeim.inf\r
-\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSmbusArpDisabled.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSpiPeim.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmAccess.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmControl.inf\r
- MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/CpuPeim.inf\r
- UefiCpuPkg/CpuIoPei/CpuIoPei.inf\r
- UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MpS3.inf\r
-# $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PiSmmCommunicationPei.inf\r
-\r
-!if $(RECOVERY_ENABLE)\r
- #\r
- # Recovery\r
- #\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchUsb.inf\r
- MdeModulePkg/Bus/Pci/EhciPei/EhciPei.inf\r
- MdeModulePkg/Bus/Usb/UsbBusPei/UsbBusPei.inf\r
- MdeModulePkg/Bus/Usb/UsbBotPei/UsbBotPei.inf\r
- FatPkg/FatPei/FatPei.inf\r
- MdeModulePkg/Universal/Disk/CdExpressPei/CdExpressPei.inf\r
- SignedCapsulePkg/Universal/RecoveryModuleLoadPei/RecoveryModuleLoadPei.inf {\r
- <LibraryClasses>\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibRsa2048Sha256/FmpAuthenticationLibRsa2048Sha256.inf\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- MdeModulePkg/Universal/CapsulePei/CapsulePei.inf\r
-!endif\r
- MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf {\r
- <LibraryClasses>\r
-!if $(LZMA_ENABLE) == TRUE\r
- NULL|MdeModulePkg/Library/LzmaCustomDecompressLib/LzmaCustomDecompressLib.inf\r
-!endif\r
- }\r
-\r
- MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
- MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- SecurityPkg/Tcg/Tcg2Pei/Tcg2Pei.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- NULL|SecurityPkg/Library\HashInstanceLibSha1/HashInstanceLibSha1.inf\r
- NULL|SecurityPkg/Library/HashInstanceLibSha256/HashInstanceLibSha256.inf\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-!endif\r
-!if $(ACPI50_ENABLE) == TRUE\r
- MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTablePei/FirmwarePerformancePei.inf{\r
- <LibraryClasses>\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- }\r
-\r
-!endif\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf\r
-!endif\r
-[Components.IA32]\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- IntelFspWrapperPkg/FspNotifyDxe/FspNotifyDxe.inf {\r
- !if $(TARGET) == DEBUG\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- }\r
-\r
- !endif\r
- #\r
- # EDK II Related Platform codes\r
- #\r
- MdeModulePkg/Core/Dxe/DxeMain.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <LibraryClasses>\r
-!if $(DXE_CRC32_SECTION_ENABLE) == TRUE\r
- NULL|MdeModulePkg/Library/DxeCrc32GuidedSectionExtractLib/DxeCrc32GuidedSectionExtractLib.inf\r
-!endif\r
-!if $(LZMA_ENABLE) == TRUE\r
- NULL|MdeModulePkg/Library/LzmaCustomDecompressLib/LzmaCustomDecompressLib.inf\r
-!endif\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- }\r
- IntelFrameworkModulePkg/Universal/Acpi/AcpiS3SaveDxe/AcpiS3SaveDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x27\r
- <LibraryClasses>\r
- !if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- <BuildOptions>\r
- ICC:*_*_*_CC_FLAGS = /D MDEPKG_NDEBUG\r
- GCC:*_*_*_CC_FLAGS = -D MDEPKG_NDEBUG\r
- }\r
- MdeModulePkg/Universal/PCD/Dxe/Pcd.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- }\r
- IntelFrameworkModulePkg/Universal/CpuIoDxe/CpuIoDxe.inf\r
- UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
-\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf\r
- MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf {\r
- <LibraryClasses>\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- }\r
-\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/Smm/ReportStatusCodeRouterSmm.inf\r
- MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf{\r
- <LibraryClasses>\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- NULL|SecurityPkg/Library/DxeImageVerificationLib/DxeImageVerificationLib.inf\r
-!endif\r
-!if $(USER_IDENTIFICATION_ENABLE)\r
- NULL|SecurityPkg/Library/DxeDeferImageLoadLib/DxeDeferImageLoadLib.inf\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- NULL|SecurityPkg/Library/DxeTpmMeasureBootLib/DxeTpmMeasureBootLib.inf\r
-!endif\r
-!if $(FTPM_ENABLE) == TRUE\r
- NULL|SecurityPkg/Library/DxeTpm2MeasureBootLib/DxeTpm2MeasureBootLib.inf\r
-!endif\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MpCpu.inf\r
- $(PLATFORM_PACKAGE)/Metronome/Metronome.inf\r
-\r
- IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf{\r
- <LibraryClasses>\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
- PlatformBdsLib|$(PLATFORM_PACKAGE)/Library/PlatformBdsLib/PlatformBdsLib.inf\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
- !if $(FTPM_ENABLE) == TRUE\r
- Tpm2DeviceLib|Vlv2TbltDevicePkg/Library/Tpm2DeviceLibSeCDxe/Tpm2DeviceLibSeC.inf\r
- !else\r
- Tpm2DeviceLib|SecurityPkg/Library/Tpm2DeviceLibTcg2/Tpm2DeviceLibTcg2.inf\r
- !endif\r
- }\r
-\r
- $(PLATFORM_PACKAGE)/UiApp/UiApp.inf\r
-\r
- MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
- MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
- MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf {\r
- <LibraryClasses>\r
- NULL|MdeModulePkg/Library/VarCheckUefiLib/VarCheckUefiLib.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
- }\r
- $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbSmm.inf\r
- MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiSmm.inf\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf {\r
- <LibraryClasses>\r
- PlatformSecureLib|SecurityPkg/Library/PlatformSecureLibNull/PlatformSecureLibNull.inf\r
- <BuildOptions>\r
- #\r
- # Specify GUID gEfiIfrBootMaintenanceGuid, to install Secure Boot Configuration menu\r
- # into Boot Maintenance Manager menu\r
- #\r
- *_*_*_VFR_FLAGS = -g b2dedc91-d59f-48d2-898a-12490c74a4e0\r
- }\r
-!endif\r
- MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf {\r
- <LibraryClasses>\r
- FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFileHandleLib.inf\r
- }\r
-\r
- MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
- PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
- MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
-\r
- $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbRuntimeDxe.inf\r
-\r
- $(PLATFORM_PACKAGE)/PlatformSetupDxe/PlatformSetupDxe.inf\r
-\r
-!if $(DATAHUB_ENABLE) == TRUE\r
- IntelFrameworkModulePkg/Universal/DataHubDxe/DataHubDxe.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdMaximumLinkedListLength|0\r
- }\r
-!endif\r
- IntelFrameworkModulePkg/Universal/StatusCode/DatahubStatusCodeHandlerDxe/DatahubStatusCodeHandlerDxe.inf\r
- MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchS3SupportDxe.inf\r
- !if $(USE_HPET_TIMER) == TRUE\r
- PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf\r
- !else\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmartTimer.inf\r
- !endif\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmControl.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmbusDxe.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/IntelPchLegacyInterrupt.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchReset.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitDxe.inf{\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitSmm.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmiDispatcher.inf\r
-\r
-!if $(PCIESC_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPcieSmm.inf\r
-!endif\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiRuntime.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPolicyInitDxe.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchBiosWriteProtect.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmAccess.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PciHostBridge.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/VlvInitDxe.inf\r
-\r
- IntelFrameworkModulePkg/Universal/LegacyRegionDxe/LegacyRegionDxe.inf\r
-\r
- #\r
- # Performance Application; Set PERFORMANCE_ENABLE=TRUE for normal boot performance and smm performance data\r
- #\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- }\r
-!endif\r
-\r
- Vlv2TbltDevicePkg/VlvPlatformInitDxe/VlvPlatformInitDxe.inf{\r
- <LibraryClasses>\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Dptf.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PnpDxe.inf\r
-\r
-!if $(SEC_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/HeciDrv.inf {\r
-!if $(SEC_DEBUG_INFO_ENABLE) == TRUE\r
- <BuildOptions>\r
- *_*_X64_CC_FLAGS = /DSEC_DEBUG_INFO=1\r
-!else\r
- <BuildOptions>\r
- *_*_X64_CC_FLAGS = /DSEC_DEBUG_INFO=0\r
-!endif\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SeCPolicyInitDxe.inf\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Tpm2DeviceSeCDxe.inf\r
- SecurityPkg/Tcg/MemoryOverwriteControl/TcgMor.inf\r
- SecurityPkg/Tcg/Tcg2Dxe/Tcg2Dxe.inf{\r
- <LibraryClasses>\r
- NULL|SecurityPkg/Library/HashInstanceLibSha1/HashInstanceLibSha1.inf\r
- NULL|SecurityPkg/Library/HashInstanceLibSha256/HashInstanceLibSha256.inf\r
- PcdLib|MdePkg/Library\DxePcdLib/DxePcdLib.inf\r
- Tpm2DeviceLib|Vlv2TbltDevicePkg/Library/Tpm2DeviceLibSeCDxe/Tpm2DeviceLibSeC.inf\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/FtpmSmm.inf\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-\r
- SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- <BuildOptions>\r
- #\r
- # specify GUID gEfiIfrNotInTPVPageGuid, this page will not\r
- # be showed in TPV page.\r
- #\r
- *_*_*_VFR_FLAGS = -g e58809f8-fbc1-48e2-883a-a30fdc4b441e\r
- }\r
-\r
- SecurityPkg/Tcg/TcgDxe/TcgDxe.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
- SecurityPkg/Tcg/TcgSmm/TcgSmm.inf\r
-!endif\r
- #\r
- # EDK II Related Platform codes\r
- #\r
- $(PLATFORM_PACKAGE)/PlatformSmm/PlatformSmm.inf{\r
- <LibraryClasses>\r
- !if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
- $(PLATFORM_PACKAGE)/PlatformInfoDxe/PlatformInfoDxe.inf\r
- $(PLATFORM_PACKAGE)/PlatformCpuInfoDxe/PlatformCpuInfoDxe.inf\r
- $(PLATFORM_PACKAGE)/PlatformDxe/PlatformDxe.inf\r
-\r
- $(PLATFORM_PACKAGE)/PciPlatform/PciPlatform.inf\r
- $(PLATFORM_PACKAGE)/SaveMemoryConfig/SaveMemoryConfig.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PlatformCpuPolicy.inf\r
- $(PLATFORM_PACKAGE)/PpmPolicy/PpmPolicy.inf\r
- $(PLATFORM_PACKAGE)/SmramSaveInfoHandlerSmm/SmramSaveInfoHandlerSmm.inf\r
-!if $(GOP_DRIVER_ENABLE) == TRUE\r
- $(PLATFORM_PACKAGE)/PlatformGopPolicy/PlatformGopPolicy.inf\r
-\r
-!endif\r
-\r
-\r
- #\r
- # SMM\r
- #\r
- MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf\r
- MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf\r
- UefiCpuPkg/CpuDxe/CpuDxe.inf\r
- UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf\r
- UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf\r
- MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf\r
- UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf\r
- $(PLATFORM_PACKAGE)/SmmSwDispatch2OnSmmSwDispatchThunk/SmmSwDispatch2OnSmmSwDispatchThunk.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PowerManagement2.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/DigitalThermalSensor.inf\r
-\r
- #\r
- # ACPI\r
- #\r
- MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x27\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
-\r
- $(PLATFORM_PACKAGE)/BootScriptSaveDxe/BootScriptSaveDxe.inf\r
- IntelFrameworkModulePkg/Universal/Acpi/AcpiSupportDxe/AcpiSupportDxe.inf\r
- Vlv2DeviceRefCodePkg/ValleyView2Soc/CPU/PowerManagement/AcpiTables/PowerManagementAcpiTables.inf\r
-\r
- $(PLATFORM_RC_PACKAGE)/AcpiTablesPCAT/AcpiTables.inf\r
-\r
- $(PLATFORM_PACKAGE)/AcpiPlatform/AcpiPlatform.inf\r
-\r
- MdeModulePkg/Universal/Acpi/BootGraphicsResourceTableDxe/BootGraphicsResourceTableDxe.inf\r
-\r
- #\r
- # PCI\r
- #\r
- MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
-\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/ISPDxe.inf\r
-\r
-\r
-#\r
-# ISA\r
-#\r
- $(PLATFORM_PACKAGE)/Wpce791/Wpce791.inf\r
- IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/IsaIoDxe/IsaIoDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/Ps2MouseDxe/Ps2MouseDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf\r
-#\r
-# SDIO\r
-#\r
-# $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcHost.inf\r
-# $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcMediaDevice.inf\r
-!if $(ACPI50_ENABLE) == TRUE\r
- MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableDxe/FirmwarePerformanceDxe.inf {\r
- <LibraryClasses>\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- }\r
- MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableSmm/FirmwarePerformanceSmm.inf {\r
- <LibraryClasses>\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- }\r
-!endif\r
-\r
-#\r
-# IDE/SCSI/AHCI\r
-#\r
- MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf\r
- IntelFrameworkModulePkg/Bus/Pci/IdeBusDxe/IdeBusDxe.inf\r
- MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
- MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
- MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
- FatPkg/EnhancedFatDxe/Fat.inf\r
- ShellPkg/Application/Shell/Shell.inf {\r
- <LibraryClasses>\r
- ShellCommandLib|ShellPkg/Library/UefiShellCommandLib/UefiShellCommandLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel2CommandsLib/UefiShellLevel2CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel1CommandsLib/UefiShellLevel1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel3CommandsLib/UefiShellLevel3CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDriver1CommandsLib/UefiShellDriver1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellInstall1CommandsLib/UefiShellInstall1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.inf\r
- HandleParsingLib|ShellPkg/Library/UefiHandleParsingLib/UefiHandleParsingLib.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- BcfgCommandLib|ShellPkg/Library/UefiShellBcfgCommandLib/UefiShellBcfgCommandLib.inf\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0xFF\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|8000\r
- }\r
-!if $(SATA_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SataController.inf\r
-!endif\r
- MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf\r
-!if $(SCSI_ENABLE) == TRUE\r
- MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf\r
- MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf\r
-!endif\r
-#\r
-# Console\r
-#\r
- MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
- MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
- MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
- IntelFrameworkModulePkg/Universal/Console/VgaClassDxe/VgaClassDxe.inf\r
- MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
- MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
- MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
- MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
-\r
- #\r
- # USB\r
- #\r
-!if $(USB_ENABLE) == TRUE\r
- MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r
- MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf\r
- MdeModulePkg/Bus/Pci/XhciDxe/XhciDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
-\r
-!endif\r
-\r
- #\r
- # SMBIOS\r
- #\r
- MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r
- $(PLATFORM_PACKAGE)/SmBiosMiscDxe/SmBiosMiscDxe.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmbiosMemory.inf\r
- #\r
- # CPU/FW Microde\r
- #\r
- Vlv2SocBinPkg/Microcode/MicrocodeUpdates.inf {\r
- <BuildOptions>\r
- *_*_*_GENFW_FLAGS = -a 0x800 -p 0xFF\r
- }\r
-\r
-\r
-\r
-!if $(NETWORK_ENABLE) == TRUE\r
- !if $(NETWORK_ISCSI_ENABLE) == TRUE\r
- NetworkPkg/IScsiDxe/IScsiDxe.inf\r
- !endif\r
- !if $(NETWORK_VLAN_ENABLE) == TRUE\r
- MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf\r
- !endif\r
- !if $(CSM_ENABLE) == TRUE\r
- IntelFrameworkModulePkg/Csm/BiosThunk/Snp16Dxe/Snp16Dxe.inf\r
- !endif\r
-!endif\r
-\r
-!if $(NETWORK_ENABLE) == TRUE\r
- #\r
- # UEFI network modules\r
- #\r
- MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf\r
- MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf\r
-\r
- MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf\r
- MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf\r
- MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf\r
- MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf\r
- MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf\r
- NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf\r
- NetworkPkg/TcpDxe/TcpDxe.inf\r
- MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf\r
- !if $(NETWORK_IP6_ENABLE) == TRUE\r
- NetworkPkg/Ip6Dxe/Ip6Dxe.inf\r
- NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf\r
- NetworkPkg/Udp6Dxe/Udp6Dxe.inf\r
- NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf\r
- !endif\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE) || $(MICOCODE_CAPSULE_ENABLE)\r
- MdeModulePkg/Universal/EsrtFmpDxe/EsrtFmpDxe.inf\r
- MdeModulePkg/Application/CapsuleApp/CapsuleApp.inf\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE)\r
- !include Vlv2TbltDevicePkg/FmpMinnowMaxSystem.dsc\r
- !include Vlv2TbltDevicePkg/FmpGreenSampleDevice.dsc\r
- !include Vlv2TbltDevicePkg/FmpBlueSampleDevice.dsc\r
- !include Vlv2TbltDevicePkg/FmpRedSampleDevice.dsc\r
-!endif\r
-\r
-!if $(MICOCODE_CAPSULE_ENABLE)\r
- IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.inf {\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
- }\r
-!endif\r
-\r
-[BuildOptions]\r
-#\r
-# Define Build Options both for EDK and EDKII drivers.\r
-#\r
-\r
-#\r
-# Define token for different Platform\r
-#\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- DEFINE MINNOW2_FSP_OPTION = /DMINNOW2_FSP_BUILD\r
-!else\r
- DEFINE MINNOW2_FSP_OPTION =\r
-!endif\r
-\r
-!if $(ENBDT_PF_BUILD) == TRUE\r
- DEFINE ENBDT_PF_ENABLE = /DENBDT_PF_ENABLE=1\r
-!else\r
- DEFINE ENBDT_PF_ENABLE = /DENBDT_PF_ENABLE=0\r
-!endif\r
-\r
-\r
-!if $(CLKGEN_CONFIG_EXTRA_ENABLE) == TRUE\r
- DEFINE CLKGEN_CONFIG_EXTRA_BUILD_OPTION = /DCLKGEN_CONFIG_EXTRA=1\r
-!else\r
- DEFINE CLKGEN_CONFIG_EXTRA_BUILD_OPTION =\r
-!endif\r
-\r
-\r
-\r
-!if $(PCIESC_ENABLE) == TRUE\r
- DEFINE PCIESC_SUPPORT_BUILD_OPTION = /DPCIESC_SUPPORT=1\r
-!else\r
- DEFINE PCIESC_SUPPORT_BUILD_OPTION =\r
-!endif\r
-!if $(SATA_ENABLE) == TRUE\r
- DEFINE SATA_SUPPORT_BUILD_OPTION = /DSATA_SUPPORT=1\r
-!else\r
- DEFINE SATA_SUPPORT_BUILD_OPTION =\r
-!endif\r
-!if $(ENBDT_S3_SUPPORT) == TRUE\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS = /DNOCS_S3_SUPPORT\r
-!else\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS =\r
-!endif\r
-\r
-!if $(X64_CONFIG) == TRUE\r
- DEFINE X64_BUILD_ENABLE = /DX64_BUILD_ENABLE=1\r
-!else\r
- DEFINE X64_BUILD_ENABLE =\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- DEFINE DSC_FTPM_BUILD_OPTIONS = /DFTPM_ENABLE\r
-!else\r
- DEFINE DSC_FTPM_BUILD_OPTIONS =\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- DEFINE DSC_TPM_BUILD_OPTIONS = /DTPM_ENABLED\r
-!else\r
- DEFINE DSC_TPM_BUILD_OPTIONS =\r
-!endif\r
-\r
-\r
- DEFINE EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS = $(MINNOW2_FSP_OPTION) $(MINNOW2_BUILD_OPTION) $(ENBDT_PF_ENABLE) $(EXTERNAL_VGA_BUILD_OPTION) $(PCIE_ENUM_WA_BUILD_OPTION) $(X0_WA_ENABLE_BUILD_OPTION) $(A0_WA_ENABLE_BUILD_OPTION) $(MICROCODE_FREE_BUILD_OPTIONS) $(SIMICS_BUILD_OPTIONS) $(HYBRID_BUILD_OPTIONS) $(COMPACT_BUILD_OPTIONS) $(VP_BUILD_OPTIONS) $(SYSCTL_ID_BUILD_OPTION) $(CLKGEN_CONFIG_EXTRA_BUILD_OPTION) $(SYSCTL_X0_CONVERT_BOARD_OPTION) $(ENBDT_S3_SUPPORT_OPTIONS) $(SATA_SUPPORT_BUILD_OPTION) $(PCIESC_SUPPORT_BUILD_OPTION) $(DSC_FTPM_BUILD_OPTIONS) $(DSC_FTPM_ERROR_WR_BUILD_OPTIONS) $(DSC_TPM_BUILD_OPTIONS) $(DSC_BYTI_SECURE_BOOT_BUILD_OPTIONS)\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- DEFINE PDB_BUILD_OPTION = /Zi\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- MSFT:*_*_X64_GENFW_FLAGS = --keepexceptiontable\r
- GCC:*_*_X64_GENFW_FLAGS = --keepexceptiontable\r
- INTEL:*_*_X64_GENFW_FLAGS = --keepexceptiontable\r
-!if $(TARGET) == DEBUG\r
- DEFINE SOURCE_LEVEL_DEBUG_BUILD_OPTIONS = /Od /Oy-\r
-!endif\r
-!else\r
- DEFINE SOURCE_LEVEL_DEBUG_BUILD_OPTIONS =\r
-\r
-!endif\r
-\r
-#\r
-# Force PE/COFF sections to be aligned at 4KB boundaries to support page level\r
-# protection of DXE_RUNTIME_DRIVER modules\r
-#\r
-[BuildOptions.common.EDKII.DXE_RUNTIME_DRIVER]\r
- MSFT:*_*_*_DLINK_FLAGS = /ALIGN:4096\r
- GCC:*_*_*_DLINK_FLAGS = -z common-page-size=0x1000\r
-\r
-#\r
-# Force PE/COFF sections to be aligned at 4KB boundaries to support page level\r
-# protection of DXE_SMM_DRIVER/SMM_CORE modules\r
-#\r
-[BuildOptions.common.EDKII.DXE_SMM_DRIVER, BuildOptions.common.EDKII.SMM_CORE]\r
- MSFT:*_*_*_DLINK_FLAGS = /ALIGN:4096\r
- GCC:*_*_*_DLINK_FLAGS = -z common-page-size=0x1000\r
-\r
-[BuildOptions.Common.EDK]\r
-\r
-#\r
-# Define token for different Platform\r
-#\r
-!if $(ENBDT_PF_BUILD) == TRUE\r
- DEFINE ENBDT_PF_ENABLE = /DENBDT_PF_ENABLE=1\r
-!else\r
- DEFINE ENBDT_PF_ENABLE = /DENBDT_PF_ENABLE=0\r
-!endif\r
-\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- RELEASE_*_*_DLINK_FLAGS = /DEBUG\r
-!endif\r
-\r
-!if $(S3_ENABLE) == TRUE\r
- DEFINE DSC_S3_BUILD_OPTIONS = /DEFI_S3_RESUME\r
-!else\r
- DEFINE DSC_S3_BUILD_OPTIONS =\r
-!endif\r
-\r
-!if $(ENBDT_S3_SUPPORT) == TRUE\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS = /DNOCS_S3_SUPPORT\r
-!else\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS =\r
-!endif\r
-\r
-!if $(X64_CONFIG) == TRUE\r
- DEFINE X64_BUILD_ENABLE = /DX64_BUILD_ENABLE=1\r
-!else\r
- DEFINE X64_BUILD_ENABLE =\r
-!endif\r
-\r
-\r
- DEFINE EDK_GLUE_LIB_DEBUG =\r
- DEFINE DEBUG_BUILD_OPTIONS = /D EFI_DEBUG /D DEBUG_MODE=1 /GL- $(EDK_GLUE_LIB_DEBUG) /DEDKII_GLUE_DebugPrintErrorLevel=(EFI_D_ERROR)\r
- DEFINE EDK_DSC_FEATURE_BUILD_OPTIONS = $(DSC_S3_BUILD_OPTIONS) $(DSC_ACPI_BUILD_OPTIONS) $(DSC_SEC_BUILD_OPTIONS) $(DSC_FTPM_BUILD_OPTIONS) $(DSC_FTPM_ERROR_WR_BUILD_OPTIONS) $(DSC_TPM_BUILD_OPTIONS) $(SOFTSDV_BUILD_OPTIONS) $(SIMICS_BUILD_OPTIONS) $(HYBRID_BUILD_OPTIONS) $(COMPACT_BUILD_OPTIONS) $(VP_BUILD_OPTIONS) $(QT_BUILD_OPTIONS) $(DSC_BYTI_SECURE_BOOT_BUILD_OPTIONS) /D$(PROJECT_SC_CHIPSET)\r
-\r
- DEFINE EDK_DSC_OTHER_BUILD_OPTIONS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS) $(SV_BUILD_OPTIONS) $(INTEL_FASTBOOT_BUILD_OPTION)\r
- DEFINE EDK_DSC_GLOBAL_BUILD_OPTIONS = $(ENBDT_PF_ENABLE) $(EDK_DSC_FEATURE_BUILD_OPTIONS) $(EDK_DSC_OTHER_BUILD_OPTIONS) /D EFI_SPECIFICATION_VERSION=0x00020000 /D PI_SPECIFICATION_VERSION=0x00000009 /D TIANO_RELEASE_VERSION=0x00080006 /D SUPPORT_DEPRECATED_PCI_CFG_PPI /D CSM_SMMENTRY_PORT8DATA8 /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE) /D MAX_VARIABLE_SIZE=0x2000 /D EFI_FIRMWARE_VENDOR="L/"INTEL/"" /D EFI_BUILD_VERSION="L/"EDKII/"" /DEFI_PEI_REPORT_STATUS_CODE_ON $(ENBDT_S3_SUPPORT_OPTIONS)\r
-\r
- *_*_IA32_ASM_FLAGS = /DEFI32 /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h /DNOCS_S3_SUPPORT\r
- DEBUG_*_IA32_CC_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_CC_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_IA32_VFRPP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_VFRPP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_IA32_APP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_APP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_IA32_PP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_PP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- *_*_IA32_ASLPP_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_IA32_ASLCC_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_IA32_ASM16_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h\r
-\r
- *_*_X64_ASM_FLAGS = /DEFIX64 /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h /DNOCS_S3_SUPPORT\r
- DEBUG_*_X64_CC_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_CC_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_X64_VFRPP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_VFRPP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_X64_APP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_APP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_X64_PP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_PP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- *_*_X64_ASLPP_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_X64_ASLCC_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_X64_ASM16_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h\r
- # *_*_*_BUILD_FLAGS = -s\r
- *_*_*_VFR_FLAGS = -c\r
- *_*_*_BUILD_FLAGS = -c\r
-\r
-[BuildOptions.Common.EDKII]\r
- *_*_IA32_ASM_FLAGS = $(VP_BUILD_OPTIONS) /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h /DNOCS_S3_SUPPORT\r
-\r
- *_*_IA32_CC_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_VFRPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_APP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_PP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_ASLPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
-\r
- *_*_X64_CC_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS) $(SOURCE_LEVEL_DEBUG_BUILD_OPTIONS)\r
- *_*_X64_VFRPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_X64_APP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_X64_PP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_X64_ASLPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
-\r
-\r
-[Components.IA32]\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cBus.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cHost.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cPortA0Pio.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x00000043\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cMmioDeviceDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x00000043\r
- }\r
-\r
+++ /dev/null
-#/** @file\r
-# Platform description.\r
-#\r
-# Copyright (c) 2012 - 2019, Intel Corporation. All rights reserved.<BR>\r
-#\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-#\r
-#\r
-#**/\r
-\r
-################################################################################\r
-#\r
-# Defines Section - statements that will be processed to create a Makefile.\r
-#\r
-################################################################################\r
-[Defines]\r
- PLATFORM_NAME = Vlv2TbltDevicePkg\r
- PLATFORM_GUID = 465B0A0B-7AC1-443b-8F67-7B8DEC145F90\r
- PLATFORM_VERSION = 0.1\r
- DSC_SPECIFICATION = 0x00010005\r
-\r
- #\r
- # Set platform specific package/folder name, same as passed from PREBUILD script.\r
- # PLATFORM_PACKAGE would be the same as PLATFORM_NAME as well as package build folder\r
- # DEFINE only takes effect at R9 DSC and FDF.\r
- #\r
- DEFINE PLATFORM_PACKAGE = Vlv2TbltDevicePkg\r
- DEFINE PLATFORM_RC_PACKAGE = Vlv2DeviceRefCodePkg\r
- DEFINE PLATFORM_BINARY_PACKAGE = Vlv2SocBinPkg\r
- OUTPUT_DIRECTORY = Build/$(PLATFORM_PACKAGE)\r
- SUPPORTED_ARCHITECTURES = IA32|X64\r
- BUILD_TARGETS = DEBUG|RELEASE\r
- SKUID_IDENTIFIER = DEFAULT\r
-\r
- DEFINE CPU_ARCH =ValleyView2\r
- DEFINE PROJECT_SC_FAMILY =IntelPch\r
- DEFINE PROJECT_SC_ROOT =../$(PLATFORM_RC_PACKAGE)/ValleyView2Soc/SouthCluster\r
- DEFINE PROJECT_VLV_ROOT =../$(PLATFORM_RC_PACKAGE)/ValleyView2Soc/NorthCluster\r
-\r
- DEFINE RC_BINARY_RELEASE = TRUE\r
- #\r
- # Platform On/Off features are defined here\r
- #\r
- #\r
- # Platform Support:: Set only one token except Crestview Hills\r
- #\r
- # 3.BayleyBay\r
- # ENBDT_PF_ENABLE = TRUE\r
- #\r
- !include $(PLATFORM_PACKAGE)/AutoPlatformCFG.txt\r
- !include $(PLATFORM_PACKAGE)/PlatformPkgConfig.dsc\r
-\r
-!if $(X64_CONFIG) == TRUE\r
- DEFINE DXE_ARCHITECTURE = X64\r
- DEFINE EDK_DXE_ARCHITECTURE = X64\r
- DEFINE UNDI_DXE_ARCHITECTURE = 64\r
-!else\r
- DEFINE DXE_ARCHITECTURE = IA32\r
- DEFINE EDK_DXE_ARCHITECTURE = Ia32\r
- DEFINE UNDI_DXE_ARCHITECTURE = 32\r
-!endif\r
-\r
- FLASH_DEFINITION = $(PLATFORM_PACKAGE)/PlatformPkg.fdf\r
-!if $(LFMA_ENABLE) == TRUE\r
- FIX_LOAD_TOP_MEMORY_ADDRESS = 0xFFFFFFFFFFFFFFFF\r
- DEFINE TOP_MEMORY_ADDRESS = 0xFFFFFFFFFFFFFFFF\r
-!else\r
- FIX_LOAD_TOP_MEMORY_ADDRESS = 0x0\r
- DEFINE TOP_MEMORY_ADDRESS = 0x0\r
-!endif\r
-\r
- DEFINE PLATFORM_PCIEXPRESS_BASE = 0E0000000\r
-\r
- DEFINE SEC_ENABLE = FALSE\r
- DEFINE SEC_DEBUG_INFO_ENABLE = FALSE\r
- DEFINE FTPM_ENABLE = FALSE\r
-\r
-################################################################################\r
-#\r
-# SKU Identification section - list of all SKU IDs supported by this\r
-# Platform.\r
-#\r
-################################################################################\r
-[SkuIds]\r
- 0|DEFAULT # The entry: 0|DEFAULT is reserved and always required.\r
-\r
-################################################################################\r
-#\r
-# Library Class section - list of all Library Classes needed by this Platform.\r
-#\r
-################################################################################\r
-[LibraryClasses.common]\r
- #\r
- # Entry point\r
- #\r
- PeiCoreEntryPoint|MdePkg/Library/PeiCoreEntryPoint/PeiCoreEntryPoint.inf\r
- PeimEntryPoint|MdePkg/Library/PeimEntryPoint/PeimEntryPoint.inf\r
- DxeCoreEntryPoint|MdePkg/Library/DxeCoreEntryPoint/DxeCoreEntryPoint.inf\r
- UefiDriverEntryPoint|MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf\r
- UefiApplicationEntryPoint|MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf\r
- DxeSmmDriverEntryPoint|IntelFrameworkPkg/Library/DxeSmmDriverEntryPoint/DxeSmmDriverEntryPoint.inf\r
-\r
- #\r
- # Basic\r
- #\r
- BaseLib|MdePkg/Library/BaseLib/BaseLib.inf\r
-!if $(SSE2_ENABLE) == TRUE\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLibSse2/BaseMemoryLibSse2.inf\r
-!else\r
- BaseMemoryLib|MdePkg/Library/BaseMemoryLibRepStr/BaseMemoryLibRepStr.inf\r
-!endif\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- CpuLib|MdePkg/Library/BaseCpuLib/BaseCpuLib.inf\r
- IoLib|MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf\r
- PciLib|MdePkg/Library/BasePciLibCf8/BasePciLibCf8.inf\r
- PciSegmentLib|MdePkg/Library/BasePciSegmentLibPci/BasePciSegmentLibPci.inf\r
- PciCf8Lib|MdePkg/Library/BasePciCf8Lib/BasePciCf8Lib.inf\r
- PciExpressLib|MdePkg/Library/BasePciExpressLib/BasePciExpressLib.inf\r
- CacheMaintenanceLib|MdePkg/Library/BaseCacheMaintenanceLib/BaseCacheMaintenanceLib.inf\r
- PeCoffLib|MdePkg/Library/BasePeCoffLib/BasePeCoffLib.inf\r
- PeCoffGetEntryPointLib|MdePkg/Library/BasePeCoffGetEntryPointLib/BasePeCoffGetEntryPointLib.inf\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- PchPlatformLib|Vlv2TbltDevicePkg/Library/PchPlatformLib/PchPlatformLib.inf\r
-!endif\r
- #\r
- # UEFI & PI\r
- #\r
- UefiBootServicesTableLib|MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf\r
- UefiRuntimeServicesTableLib|MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf\r
- UefiRuntimeLib|MdePkg/Library/UefiRuntimeLib/UefiRuntimeLib.inf\r
- UefiLib|MdePkg/Library/UefiLib/UefiLib.inf\r
- HiiLib|MdeModulePkg/Library/UefiHiiLib/UefiHiiLib.inf\r
- UefiHiiServicesLib|MdeModulePkg/Library/UefiHiiServicesLib/UefiHiiServicesLib.inf\r
- DevicePathLib|MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf\r
- UefiDecompressLib|MdeModulePkg/Library/BaseUefiTianoCustomDecompressLib/BaseUefiTianoCustomDecompressLib.inf\r
- PeiServicesTablePointerLib|MdePkg/Library/PeiServicesTablePointerLibIdt/PeiServicesTablePointerLibIdt.inf\r
- PeiServicesLib|MdePkg/Library/PeiServicesLib/PeiServicesLib.inf\r
- DxeServicesLib|MdePkg/Library/DxeServicesLib/DxeServicesLib.inf\r
- DxeServicesTableLib|MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf\r
- UefiCpuLib|UefiCpuPkg/Library/BaseUefiCpuLib/BaseUefiCpuLib.inf\r
- UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf\r
- GenericBdsLib|$(PLATFORM_PACKAGE)/Override/IntelFrameworkModulePkg/Library/GenericBdsLib/GenericBdsLib.inf\r
- BmpSupportLib|MdeModulePkg/Library/BaseBmpSupportLib/BaseBmpSupportLib.inf\r
- SafeIntLib|MdePkg/Library/BaseSafeIntLib/BaseSafeIntLib.inf\r
- PlatformBdsLib|$(PLATFORM_PACKAGE)/Library/PlatformBdsLib/PlatformBdsLib.inf\r
- NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf\r
- DpcLib|MdeModulePkg/Library/DxeDpcLib/DxeDpcLib.inf\r
- FlashDeviceLib|$(PLATFORM_PACKAGE)/Library/FlashDeviceLib/FlashDeviceLib.inf\r
- UefiBootManagerLib|MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf\r
- #\r
- # Framework\r
- #\r
-!if $(S3_ENABLE) == TRUE\r
- S3BootScriptLib|MdeModulePkg/Library/PiDxeS3BootScriptLib/DxeS3BootScriptLib.inf\r
-!else\r
- S3BootScriptLib|MdePkg/Library/BaseS3BootScriptLibNull/BaseS3BootScriptLibNull.inf\r
-!endif\r
- S3IoLib|MdePkg/Library/BaseS3IoLib/BaseS3IoLib.inf\r
- S3PciLib|MdePkg/Library/BaseS3PciLib/BaseS3PciLib.inf\r
-\r
- #\r
- # Generic Modules\r
- #\r
-!if $(USB_ENABLE) == TRUE\r
- UefiUsbLib|MdePkg/Library/UefiUsbLib/UefiUsbLib.inf\r
-!endif\r
-!if $(SCSI_ENABLE) == TRUE\r
- UefiScsiLib|MdePkg/Library/UefiScsiLib/UefiScsiLib.inf\r
-!endif\r
-!if $(NETWORK_ENABLE) == TRUE\r
- NetLib|MdeModulePkg/Library/DxeNetLib/DxeNetLib.inf\r
- IpIoLib|MdeModulePkg/Library/DxeIpIoLib/DxeIpIoLib.inf\r
- UdpIoLib|MdeModulePkg/Library/DxeUdpIoLib/DxeUdpIoLib.inf\r
- TcpIoLib|MdeModulePkg/Library/DxeTcpIoLib/DxeTcpIoLib.inf\r
- DpcLib|MdeModulePkg/Library/DxeDpcLib/DxeDpcLib.inf\r
-!endif\r
-!if $(S3_ENABLE) == TRUE\r
- S3Lib|IntelFrameworkModulePkg/Library/PeiS3Lib/PeiS3Lib.inf\r
-!endif\r
-\r
- OemHookStatusCodeLib|MdeModulePkg/Library/OemHookStatusCodeLibNull/OemHookStatusCodeLibNull.inf\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibFmp/DxeCapsuleLib.inf\r
-!else\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibNull/DxeCapsuleLibNull.inf\r
-!endif\r
- FmpAuthenticationLib|MdeModulePkg/Library/FmpAuthenticationLibNull/FmpAuthenticationLibNull.inf\r
- IniParsingLib|SignedCapsulePkg/Library/IniParsingLib/IniParsingLib.inf\r
- PlatformFlashAccessLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf\r
- MicrocodeFlashAccessLib|Vlv2TbltDevicePkg/Feature/Capsule/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf\r
- DisplayUpdateProgressLib|MdeModulePkg/Library/DisplayUpdateProgressLibGraphics/DisplayUpdateProgressLibGraphics.inf\r
- SynchronizationLib|MdePkg/Library/BaseSynchronizationLib/BaseSynchronizationLib.inf\r
- SecurityManagementLib|MdeModulePkg/Library/DxeSecurityManagementLib/DxeSecurityManagementLib.inf\r
- IoApicLib|PcAtChipsetPkg/Library/BaseIoApicLib/BaseIoApicLib.inf\r
- DebugPrintErrorLevelLib|MdePkg/Library/BaseDebugPrintErrorLevelLib/BaseDebugPrintErrorLevelLib.inf\r
-\r
- #\r
- # CPU\r
- #\r
- MtrrLib|UefiCpuPkg/Library/MtrrLib/MtrrLib.inf\r
- LocalApicLib|UefiCpuPkg/Library/BaseXApicX2ApicLib/BaseXApicX2ApicLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf\r
- MpInitLib|UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf\r
-\r
- #\r
- # ICH\r
- #\r
- SmbusLib|$(PLATFORM_PACKAGE)/Library/SmbusLib/SmbusLib.inf\r
- SmmLib|$(PLATFORM_PACKAGE)/Library/PchSmmLib/PchSmmLib.inf\r
-\r
- #\r
- # Platform\r
- #\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- ResetSystemLib|$(PLATFORM_PACKAGE)/Library/ResetSystemLib/ResetSystemLib.inf\r
-\r
- PlatformCmosLib|$(PLATFORM_PACKAGE)/Library/PlatformCmosLib/PlatformCmosLib.inf\r
-\r
- #\r
- # Misc\r
- #\r
- MonoStatusCodeLib|$(PLATFORM_PACKAGE)/MonoStatusCode/MonoStatusCode.inf\r
-!if $(TARGET) == RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
-!else\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
-!endif\r
-\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-!if $(TPM_ENABLED) == TRUE\r
- TpmCommLib|SecurityPkg/Library/TpmCommLib/TpmCommLib.inf\r
- Tpm12CommandLib|SecurityPkg/Library/Tpm12CommandLib/Tpm12CommandLib.inf\r
- Tpm12DeviceLib|SecurityPkg/Library/Tpm12DeviceLibDTpm/Tpm12DeviceLibDTpm.inf\r
-\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- PeCoffExtraActionLib|SourceLevelDebugPkg/Library/PeCoffExtraActionLibDebug/PeCoffExtraActionLibDebug.inf\r
- DebugCommunicationLib|SourceLevelDebugPkg/Library/DebugCommunicationLibSerialPort/DebugCommunicationLibSerialPort.inf\r
- PlatformHookLib|MdeModulePkg/Library/BasePlatformHookLibNull/BasePlatformHookLibNull.inf\r
- SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib16550/BaseSerialPortLib16550.inf\r
-!else\r
- PeCoffExtraActionLib|MdePkg/Library/BasePeCoffExtraActionLibNull/BasePeCoffExtraActionLibNull.inf\r
- DebugAgentLib|MdeModulePkg/Library/DebugAgentLibNull/DebugAgentLibNull.inf\r
-!endif\r
-\r
- #\r
- # CryptLib\r
- #\r
-!if $(TPM_ENABLED) == TRUE\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
-!endif\r
-\r
- BiosIdLib|$(PLATFORM_PACKAGE)/Library/BiosIdLib/BiosIdLib.inf\r
- CpuIA32Lib|$(PLATFORM_PACKAGE)/Library/CpuIA32Lib/CpuIA32Lib.inf\r
-\r
- StallSmmLib|$(PLATFORM_PACKAGE)/Library/StallSmmLib/StallSmmLib.inf\r
-\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- PlatformSecureLib|SecurityPkg/Library/PlatformSecureLibNull/PlatformSecureLibNull.inf\r
- TpmMeasurementLib|SecurityPkg/Library/DxeTpmMeasurementLib/DxeTpmMeasurementLib.inf\r
- AuthVariableLib|SecurityPkg/Library/AuthVariableLib/AuthVariableLib.inf\r
- FileExplorerLib|MdeModulePkg/Library/FileExplorerLib/FileExplorerLib.inf\r
-!else\r
- TpmMeasurementLib|MdeModulePkg/Library/TpmMeasurementLibNull/TpmMeasurementLibNull.inf\r
- AuthVariableLib|MdeModulePkg/Library/AuthVariableLibNull/AuthVariableLibNull.inf\r
-!endif\r
- VarCheckLib|MdeModulePkg/Library/VarCheckLib/VarCheckLib.inf\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- I2cLib|Vlv2TbltDevicePkg/Library/I2CLib/I2CLibNull.inf\r
-!endif\r
- ShellLib|ShellPkg/Library/UefiShellLib/UefiShellLib.inf\r
- ShellCommandLib|ShellPkg/Library/UefiShellCommandLib/UefiShellCommandLib.inf\r
- HandleParsingLib|ShellPkg/Library/UefiHandleParsingLib/UefiHandleParsingLib.inf\r
- FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFileHandleLib.inf\r
- SortLib|MdeModulePkg/Library/UefiSortLib/UefiSortLib.inf\r
-!if $(FTPM_ENABLE) == TRUE || $(NETWORK_ISCSI_ENABLE) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
-!endif\r
- TpmMeasurementLib|SecurityPkg/Library/DxeTpmMeasurementLib/DxeTpmMeasurementLib.inf\r
- Tcg2PhysicalPresenceLib|SecurityPkg/Library/DxeTcg2PhysicalPresenceLib/DxeTcg2PhysicalPresenceLib.inf\r
- Tcg2PpVendorLib|SecurityPkg/Library/Tcg2PpVendorLibNull/Tcg2PpVendorLibNull.inf\r
-\r
-\r
- Tpm2CommandLib|SecurityPkg/Library/Tpm2CommandLib/Tpm2CommandLib.inf\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- FspApiLib|IntelFspWrapperPkg/Library/BaseFspApiLib/BaseFspApiLib.inf\r
- FspPlatformInfoLib|IntelFspWrapperPkg/Library/BaseFspPlatformInfoLibSample/BaseFspPlatformInfoLibSample.inf\r
- FspPlatformSecLib|Vlv2TbltDevicePkg/FspSupport/Library/SecFspPlatformSecLibVlv2/FspPlatformSecLibVlv2.inf\r
- FspHobProcessLib|Vlv2TbltDevicePkg/FspSupport/Library/PeiFspHobProcessLibVlv2/FspHobProcessLibVlv2.inf\r
-!endif\r
-\r
- BootLogoLib|MdeModulePkg/Library/BootLogoLib/BootLogoLib.inf\r
-\r
-[LibraryClasses.IA32.SEC]\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
-!endif\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
-[LibraryClasses.IA32.PEIM, LibraryClasses.IA32.PEI_CORE, LibraryClasses.IA32.SEC]\r
- #\r
- # PEI phase common\r
- #\r
-\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/PeiReportStatusCodeLib/PeiReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/PeiExtractGuidedSectionLib/PeiExtractGuidedSectionLib.inf\r
- MultiPlatformLib|$(PLATFORM_PACKAGE)/Library/MultiPlatformLib/MultiPlatformLib.inf\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf\r
- MpInitLib|UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf\r
-\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdeModulePkg/Library/PeiPerformanceLib/PeiPerformanceLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
-\r
-!if $(TARGET) == RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf\r
- SerialPortLib|MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf\r
-!else\r
- DebugLib|MdeModulePkg/Library/PeiDxeDebugLibReportStatusCode/PeiDxeDebugLibReportStatusCode.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
-!endif\r
-\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxPeiLib.inf\r
- HashLib|SecurityPkg/Library/HashLibBaseCryptoRouter/HashLibBaseCryptoRouterPei.inf\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
-!endif\r
-\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- PlatformFspLib|Vlv2TbltDevicePkg/Library/PlatformFspLib/PlatformFspLib.inf\r
- !endif\r
-!if $(FTPM_ENABLE) == TRUE\r
- Tpm2DeviceLib|Vlv2TbltDevicePkg/Library/Tpm2DeviceLibSeCPei/Tpm2DeviceLibSeC.inf\r
-!endif\r
-\r
-[LibraryClasses.X64]\r
- #\r
- # DXE phase common\r
- #\r
- HobLib|MdePkg/Library/DxeHobLib/DxeHobLib.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- MemoryAllocationLib|MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/DxeReportStatusCodeLib/DxeReportStatusCodeLib.inf\r
- ExtractGuidedSectionLib|MdePkg/Library/DxeExtractGuidedSectionLib/DxeExtractGuidedSectionLib.inf\r
-\r
- TcgPhysicalPresenceLib|SecurityPkg/Library/DxeTcgPhysicalPresenceLib/DxeTcgPhysicalPresenceLib.inf\r
-!if $(TPM_ENABLED) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
-!endif\r
-\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxDxeLib.inf\r
- EfiRegTableLib|$(PLATFORM_PACKAGE)/Library/EfiRegTableLib/EfiRegTableLib.inf\r
-\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
-!endif\r
-\r
- HashLib|SecurityPkg/Library/HashLibBaseCryptoRouter/HashLibBaseCryptoRouterDxe.inf\r
-\r
-[LibraryClasses.X64.DXE_DRIVER]\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- CustomizedDisplayLib|MdeModulePkg/Library/CustomizedDisplayLib/CustomizedDisplayLib.inf\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdeModulePkg/Library/DxePerformanceLib/DxePerformanceLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
- FlashDeviceLib|$(PLATFORM_PACKAGE)/Library/FlashDeviceLib/FlashDeviceLibDxe.inf\r
-\r
-[LibraryClasses.X64.DXE_CORE]\r
- HobLib|MdePkg/Library/DxeCoreHobLib/DxeCoreHobLib.inf\r
- MemoryAllocationLib|MdeModulePkg/Library/DxeCoreMemoryAllocationLib/DxeCoreMemoryAllocationLib.inf\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- PerformanceLib|MdeModulePkg/Library/DxeCorePerformanceLib/DxeCorePerformanceLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-[LibraryClasses.X64.DXE_SMM_DRIVER]\r
- MmServicesTableLib|MdePkg/Library/MmServicesTableLib/MmServicesTableLib.inf\r
- SmmServicesTableLib|MdePkg/Library/SmmServicesTableLib/SmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
- MemoryAllocationLib|MdePkg/Library/SmmMemoryAllocationLib/SmmMemoryAllocationLib.inf\r
- LockBoxLib|MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxSmmLib.inf\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
- SmmCpuPlatformHookLib|UefiCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf\r
- SmmCpuFeaturesLib|UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf\r
-\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
- !if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SmmDebugAgentLib.inf\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
-!endif\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf\r
-\r
-[LibraryClasses.X64.SMM_CORE]\r
- MemoryAllocationLib|MdeModulePkg/Library/PiSmmCoreMemoryAllocationLib/PiSmmCoreMemoryAllocationLib.inf\r
- SmmServicesTableLib|MdeModulePkg/Library/PiSmmCoreSmmServicesTableLib/PiSmmCoreSmmServicesTableLib.inf\r
- ReportStatusCodeLib|MdeModulePkg/Library/SmmReportStatusCodeLib/SmmReportStatusCodeLib.inf\r
- SmmCorePlatformHookLib|MdeModulePkg/Library/SmmCorePlatformHookLibNull/SmmCorePlatformHookLibNull.inf\r
- SmmMemLib|MdePkg/Library/SmmMemLib/SmmMemLib.inf\r
-\r
-!if $(TPM_ENABLED) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf\r
-!endif\r
-\r
- PerformanceLib|MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf\r
-\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
-\r
-[LibraryClasses.X64.DXE_RUNTIME_DRIVER]\r
- ReportStatusCodeLib|MdeModulePkg/Library/RuntimeDxeReportStatusCodeLib/RuntimeDxeReportStatusCodeLib.inf\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- CapsuleLib|MdeModulePkg/Library/DxeCapsuleLibFmp/DxeRuntimeCapsuleLib.inf\r
-!endif\r
-\r
-[LibraryClasses.common.UEFI_DRIVER]\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-[LibraryClasses.X64.UEFI_APPLICATION]\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/DxeDebugAgentLib.inf\r
-!endif\r
-\r
-################################################################################\r
-#\r
-# Pcd Section - list of all EDK II PCD Entries defined by this Platform\r
-#\r
-################################################################################\r
-[PcdsFeatureFlag.common]\r
-!if $(MINI_BIOS_ENABLE) == FALSE\r
- gPlatformModuleTokenSpaceGuid.PcdBdsDispatchAdditionalOprom|TRUE\r
-!else\r
- gPlatformModuleTokenSpaceGuid.PcdBdsDispatchAdditionalOprom|FALSE\r
-!endif\r
-#\r
-# If PcdDxeIplSwitchToLongMode is TRUE, DxeIpl will load a 64-bit DxeCore and switch to long mode to hand over to DxeCore.\r
-#\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDxeIplSwitchToLongMode|TRUE\r
-\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserGrayOutTextStatement|TRUE\r
-\r
-!if $(CAPSULE_RESET_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSupportUpdateCapsuleReset|TRUE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSupportUpdateCapsuleReset|FALSE\r
-!endif\r
- gEfiCpuTokenSpaceGuid.PcdCpuSmmEnableBspElection|FALSE\r
-!if $(DATAHUB_STATUS_CODE_ENABLE) == TRUE\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdStatusCodeUseDataHub|TRUE\r
-!else\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdStatusCodeUseDataHub|FALSE\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPeiCoreImageLoaderSearchTeSectionFirst|FALSE\r
-!if $(TARGET) == RELEASE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseSerial|FALSE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseSerial|FALSE\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdStatusCodeUseMemory|FALSE\r
-!if $(ISA_SERIAL_STATUS_CODE_ENABLE) == TRUE\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseIsaSerial|TRUE\r
-!else\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseIsaSerial|FALSE\r
-!endif\r
-!if $(USB_SERIAL_STATUS_CODE_ENABLE) == TRUE\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseUsbSerial|TRUE\r
-!else\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseUsbSerial|FALSE\r
-!endif\r
-!if $(RAM_SERIAL_STATUS_CODE_ENABLE) == TRUE\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseRam|TRUE\r
-!else\r
- gEfiSerialPortTokenSpaceGuid.PcdStatusCodeUseRam|FALSE\r
-!endif\r
-\r
-\r
- ## This PCD specifies whether PS2 keyboard does a extended verification during start.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPs2KbdExtendedVerification|FALSE\r
-\r
- ## This PCD specifies whether PS2 mouse does a extended verification during start.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdPs2MouseExtendedVerification|FALSE\r
-\r
-!if $(VARIABLE_INFO_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVariableCollectStatistics|TRUE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVariableCollectStatistics|FALSE\r
-!endif\r
-\r
- gEfiCpuTokenSpaceGuid.PcdCpuSmmBlockStartupThisAp|TRUE\r
-\r
-!if $(SOURCE_DEBUG_ENABLE)\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmDebug|TRUE\r
-!endif\r
-\r
-[PcdsFixedAtBuild.common]\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
-# $(FLASH_REGION_VLVMICROCODE_BASE)\r
- gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress|0xFFC00000\r
-# $(FLASH_REGION_VLVMICROCODE_SIZE)\r
- gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize|0x00040000\r
- gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset|0x60\r
-# $(FLASH_AREA_BASE_ADDRESS)\r
- gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress|0xFF800000\r
-# $(FLASH_AREA_SIZE)\r
- gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize|0x00800000\r
-# $(FLASH_REGION_FSPBIN_BASE)\r
- gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase|0xFFCC0000\r
-!endif\r
-\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- # in FSP, when this got used, the memory already is up\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0x00080000\r
-!else\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0xFEF80000\r
-!endif\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamSize|0x00010000\r
-\r
-!else\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0x00080000\r
- !else\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamBase|0xFEF80000\r
- !endif\r
- gEfiCpuTokenSpaceGuid.PcdTemporaryRamSize|0x00010000\r
- gEfiCpuTokenSpaceGuid.PcdPeiTemporaryRamStackSize|0x3C00\r
-!endif\r
-\r
-\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x22000\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxVariableSize|0x4000\r
-!endif\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdHwErrStorageSize|0x00000800\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxHardwareErrorVariableSize|0x400\r
- gEfiCpuTokenSpaceGuid.PcdCpuIEDRamSize|0x400000\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdS3AcpiReservedMemorySize|0x10000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSrIovSupport|FALSE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdAriSupport|FALSE\r
- gEfiCpuTokenSpaceGuid.PcdCpuSmmApSyncTimeout|1000\r
-!if $(S4_ENABLE) == TRUE\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|TRUE\r
-!else\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdResetOnMemoryTypeInformationChange|FALSE\r
-!endif\r
-!if $(TARGET) == RELEASE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x3\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2F\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-!endif\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- gEfiMdePkgTokenSpaceGuid.PcdPerformanceLibraryPropertyMask|0x1\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdMaxPeiPerformanceLogEntries|60\r
-!endif\r
-\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdEbdaReservedMemorySize|0x10000\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdLoadModuleAtFixAddressEnable|$(TOP_MEMORY_ADDRESS)\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserSubtitleTextColor|0x0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdBrowserFieldTextColor|0x01\r
- gEfiCpuTokenSpaceGuid.PcdCpuIEDEnabled|TRUE\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBiosVideoCheckVbeEnable|TRUE\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdBiosVideoCheckVgaEnable|TRUE\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x17\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSerialUseHardwareFlowControl|FALSE\r
- gEfiSourceLevelDebugPkgTokenSpaceGuid.PcdDebugLoadImageMethod|2\r
-!endif\r
-\r
- #\r
- # Set SMM stack size to 16 KB.\r
- #\r
- gUefiCpuPkgTokenSpaceGuid.PcdCpuSmmStackSize|0x4000\r
-\r
- #\r
- # Clear unused single certificate PCD\r
- #\r
- gEfiSecurityPkgTokenSpaceGuid.PcdPkcs7CertBuffer|{0}\r
-\r
- #\r
- # Lock all updatable firmware devices at End of DXE\r
- #\r
- gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceLockEventGuid|{GUID(gEfiEndOfDxeEventGroupGuid)}\r
-# gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceLockEventGuid|{GUID(gEfiEventReadyToBootGuid)}\r
-\r
- #\r
- # Set PcdFmpDeviceTestKeySha256Digest to {0} to disable test key detection\r
- #\r
-# gFmpDevicePkgTokenSpaceGuid.PcdFmpDeviceTestKeySha256Digest|{0}\r
-\r
-[PcdsFixedAtBuild.IA32]\r
-!if $(TARGET) == RELEASE\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x0\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x3\r
-!else\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
- gEfiMdePkgTokenSpaceGuid.PcdReportStatusCodePropertyMask|0x07\r
-!endif\r
-\r
-!if $(RECOVERY_ENABLE)\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdRecoveryFileName|L"VLV2REC.Cap"\r
-!endif\r
-\r
-[PcdsPatchableInModule.common]\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x803805c6\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress|0x$(PLATFORM_PCIEXPRESS_BASE)\r
- gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdLegacyBiosCacheLegacyRegion|FALSE\r
-\r
- ## This PCD specifies whether to use the optimized timing for best PS2 detection performance.\r
- # Note this PCD could be set to TRUE for best boot performance and set to FALSE for best device compatibility.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdFastPS2Detection|TRUE\r
-\r
- #######################################################################################################\r
- #\r
- # Begin of MRC parameters\r
- #\r
-\r
- ## Memory Parameter Patchable.\r
- # FALSE - MRC Parameters are fixed for MinnowBoard Max<BR>\r
- # TRUE - MRC Parameters are patchable by following PCDs<BR>\r
- # @Prompt Memory Parameter Patchable.\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdMemoryParameterPatchable|FALSE\r
-\r
- ## Memory Down or DIMM slot.\r
- # 0 - DIMM<BR>\r
- # 1 - Memory Down<BR>\r
- # @Prompt Enable Memory Down\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableMemoryDown|1\r
-\r
- ## The speed of DRAM.\r
- # 0 - 800 MHz<BR>\r
- # 1 - 1066 MHz<BR>\r
- # 2 - 1333 MHz<BR>\r
- # 3 - 1600 MHz<BR>\r
- # @Prompt DRAM Speed\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDramSpeed|1\r
-\r
- ## DRAM Type.\r
- # 0 - DDR3<BR>\r
- # 1 - DDR3L<BR>\r
- # 2 - DDR3U<BR>\r
- # 3 - DDR3All<BR>\r
- # 4 - LPDDR2<BR>\r
- # 5 - LPDDR3<BR>\r
- # 6 - DDR4<BR>\r
- # @Prompt DRAM Type\r
- # @ValidList 0x80000001 | 0, 1, 2, 3, 4, 5, 6\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDramType|1\r
-\r
- ## Please populate DIMM slot 0 if only one DIMM is supported.\r
- # 0 - Disable<BR>\r
- # 1 - Enable<BR>\r
- # @Prompt DIMM 0 Enable\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableDimm0|1\r
-\r
- ## DIMM 1 has to be identical to DIMM 0.\r
- # 0 - Disable<BR>\r
- # 1 - Enable<BR>\r
- # @Prompt DIMM 1 Enable Type\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdEnableDimm1|0\r
-\r
- ## DRAM device data width.\r
- # 0 - x8<BR>\r
- # 1 - x16<BR>\r
- # 2 - x32<BR>\r
- # @Prompt DIMM_DWIDTH\r
- # @ValidList 0x80000001 | 0, 1, 2\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmDataWidth|1\r
-\r
- ## DRAM device data density.\r
- # 0 - 1 Gbit<BR>\r
- # 1 - 2 Gbit<BR>\r
- # 2 - 4 Gbit<BR>\r
- # 3 - 8 Gbit<BR>\r
- # @Prompt DIMM_Density\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmDensity|2\r
-\r
- ## DRAM device data bus width.\r
- # 0 - 8 bits<BR>\r
- # 1 - 16 bits<BR>\r
- # 2 - 32 bits<BR>\r
- # 3 - 64 bits<BR>\r
- # @Prompt DIMM_BusWidth\r
- # @ValidList 0x80000001 | 0, 1, 2, 3\r
- gVlvRefCodePkgTokenSpaceGuid.PcdDimmBusWidth|3\r
-\r
- ## Ranks Per DIMM or Sides Per DIMM.\r
- # 0 - 1 Rank<BR>\r
- # 1 - 2 Ranks<BR>\r
- # @Prompt DIMM_Sides\r
- # @ValidList 0x80000001 | 0, 1\r
- gVlvRefCodePkgTokenSpaceGuid.PcdRankPerDimm|0\r
-\r
- ## tCL.<BR><BR>\r
- # @Prompt tCL\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTcl|11\r
-\r
- ## tRP and tRCD in DRAM clk - 5:12.5ns, 6:15ns, etc.\r
- # @Prompt tRP_tRCD\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrpTrcd|11\r
-\r
- ## tWR in DRAM clk.\r
- # @Prompt tWR\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTwr|12\r
-\r
- ## tWTR in DRAM clk.\r
- # @Prompt tWTR\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTwtr|6\r
-\r
- ## tRRD in DRAM clk.\r
- # @Prompt tRRD\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrrd|6\r
-\r
- ## tRTP in DRAM clk.\r
- # @Prompt tRTP\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTrtp|6\r
-\r
- ## tFAW in DRAM clk.\r
- # @Prompt tFAW\r
- gVlvRefCodePkgTokenSpaceGuid.PcdTfaw|32\r
-\r
- #\r
- # End of MRC parameters.\r
- #\r
- ###############################################################################################\r
-\r
-[PcdsDynamicHii.common.DEFAULT]\r
- gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|L"Timeout"|gEfiGlobalVariableGuid|0x0|5 # Variable: L"Timeout"\r
- gEfiMdePkgTokenSpaceGuid.PcdHardwareErrorRecordLevel|L"HwErrRecSupport"|gEfiGlobalVariableGuid|0x0|1 # Variable: L"HwErrRecSupport"\r
-\r
-[PcdsDynamicDefault.common.DEFAULT]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateDataPtr|0x0\r
- !if $(TPM_ENABLED) == TRUE\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmInstanceGuid|{0x7b, 0x3a, 0xcd, 0x72, 0xA5, 0xFE, 0x5e, 0x4f, 0x91, 0x65, 0x4d, 0xd1, 0x21, 0x87, 0xbb, 0x13}\r
- !endif\r
-\r
- ## This PCD defines the video horizontal resolution.\r
- # This PCD could be set to 0 then video resolution could be at highest resolution.\r
- #gEfiMdeModulePkgTokenSpaceGuid.PcdVideoHorizontalResolution|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVideoHorizontalResolution|800\r
- ## This PCD defines the video vertical resolution.\r
- # This PCD could be set to 0 then video resolution could be at highest resolution.\r
- #gEfiMdeModulePkgTokenSpaceGuid.PcdVideoVerticalResolution|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdVideoVerticalResolution|600\r
-\r
- ## This PCD defines the Console output column and the default value is 25 according to UEFI spec.\r
- # This PCD could be set to 0 then console output could be at max column and max row.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConOutRow|31\r
- ## This PCD defines the Console output row and the default value is 80 according to UEFI spec.\r
- # This PCD could be set to 0 then console output could be at max column and max row.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdConOutColumn|100\r
-\r
- ## The PCD is used to specify the video horizontal resolution of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupVideoHorizontalResolution|800\r
- ## The PCD is used to specify the video vertical resolution of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupVideoVerticalResolution|600\r
- ## The PCD is used to specify the console output column of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupConOutColumn|100\r
- ## The PCD is used to specify the console output column of text setup.\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSetupConOutRow|31\r
-\r
-!if $(TPM_ENABLED) == TRUE\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmInitializationPolicy|1\r
- gEfiSecurityPkgTokenSpaceGuid.PcdTpmScrtmPolicy|1\r
-!endif\r
-\r
-[PcdsDynamicExDefault.common.DEFAULT]\r
- gEfiVLVTokenSpaceGuid.PcdTCSmbaIoBaseAddress|0x1040\r
- gEfiVLVTokenSpaceGuid.PcdEmmcManufacturerId|0\r
- gEfiVLVTokenSpaceGuid.PcdProductSerialNumber|0\r
- gEfiVLVTokenSpaceGuid.PcdMeasuredBootEnable|TRUE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMErrorOccur|FALSE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMErrorSkip|FALSE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMCommand|0\r
- gEfiVLVTokenSpaceGuid.PcdFTPMResponse|0\r
- gEfiVLVTokenSpaceGuid.PcdFTPMNotRespond|FALSE\r
- gEfiVLVTokenSpaceGuid.PcdFTPMStatus|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateSmmDataPtr|0\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdS3BootScriptTablePrivateDataPtr|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuS3DataAddress|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuHotPlugDataAddress|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuCallbackSignal|0\r
- gEfiCpuTokenSpaceGuid.PcdCpuConfigContextBuffer|0\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxDataAddress|0\r
- gEfiVLVTokenSpaceGuid.PcdCpuSmramCpuDataAddress|0\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxSize|0\r
-\r
-[PcdsDynamicExDefault.X64.DEFAULT]\r
-!if $(RECOVERY_ENABLE)\r
- gEfiSignedCapsulePkgTokenSpaceGuid.PcdEdkiiSystemFirmwareFileGuid|{GUID("AF9C9EB2-12AD-4D3E-A4D4-96F6C9966215")}|VOID*|0x10\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdSystemFmpCapsuleImageTypeIdGuid|{GUID("4096267b-da0a-42eb-b5eb-fef31d207cb4")}|VOID*|0x10\r
-!endif\r
-\r
-[Components.IA32]\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SecCore.inf\r
-\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- IntelFspWrapperPkg/FspWrapperSecCore/FspWrapperSecCore.inf {\r
- !if $(TARGET) == DEBUG\r
-\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- }\r
- Vlv2TbltDevicePkg/FspSupport/BootModePei/BootModePei.inf\r
- IntelFspWrapperPkg/FspInitPei/FspInitPei.inf {\r
- !if $(TARGET) == DEBUG\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- }\r
- !endif\r
-\r
- MdeModulePkg/Core/Pei/PeiMain.inf {\r
-!if $(TARGET) == DEBUG\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
-!endif\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- }\r
-\r
- $(PLATFORM_PACKAGE)/MonoStatusCode/MonoStatusCode.inf {\r
-!if $(TARGET) == DEBUG\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
-!endif\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MemoryInit.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <BuildOptions>\r
- !if $(FTPM_ENABLE)==TRUE\r
- *_*_IA32_CC_FLAGS = /D FTPM_ENABLE\r
- !endif\r
- }\r
-\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SeCUma.inf\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
-$(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/fTPMInitPeim.inf\r
-!endif\r
-\r
-!if $(RC_BINARY_RELEASE) == TRUE\r
- $(PLATFORM_PACKAGE)/PlatformPei/PlatformPei.inf {\r
- <BuildOptions>\r
- *_*_IA32_CC_FLAGS = /DRC_BINARY_RELEASE\r
- !if $(TARGET) == DEBUG\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x2E\r
- !endif\r
- }\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- SourceLevelDebugPkg/DebugAgentPei/DebugAgentPei.inf{\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
- PlatformHookLib|MdeModulePkg/Library/BasePlatformHookLibNull/BasePlatformHookLibNull.inf\r
- SerialPortLib|MdeModulePkg/Library/BaseSerialPortLib16550/BaseSerialPortLib16550.inf\r
- }\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/Tpm2DeviceSeCPei.inf\r
-!endif\r
-\r
-!if $(TPM_ENABLED) == TRUE\r
- SecurityPkg/Tcg/PhysicalPresencePei/PhysicalPresencePei.inf\r
- SecurityPkg/Tcg/TcgPei/TcgPei.inf {\r
- <LibraryClasses>\r
- NULL|SecurityPkg/Library/HashInstanceLibSha1/HashInstanceLibSha1.inf\r
- NULL|SecurityPkg/Library/HashInstanceLibSha256/HashInstanceLibSha256.inf\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
-}\r
-!endif\r
-\r
- $(PLATFORM_PACKAGE)/PlatformInitPei/PlatformInitPei.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x803805c6\r
- <LibraryClasses>\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
- $(PLATFORM_PACKAGE)/FvInfoPei/FvInfoPei.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/VlvInitPeim.inf\r
-!if $(PCIESC_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchEarlyInitPeim.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- }\r
-!endif\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchInitPeim.inf\r
-\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSmbusArpDisabled.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSpiPeim.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmAccess.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmControl.inf\r
- MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/CpuPeim.inf\r
- UefiCpuPkg/CpuIoPei/CpuIoPei.inf\r
- UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MpS3.inf\r
-# $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PiSmmCommunicationPei.inf\r
-\r
-!if $(RECOVERY_ENABLE)\r
- #\r
- # Recovery\r
- #\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchUsb.inf\r
- MdeModulePkg/Bus/Pci/EhciPei/EhciPei.inf\r
- MdeModulePkg/Bus/Usb/UsbBusPei/UsbBusPei.inf\r
- MdeModulePkg/Bus/Usb/UsbBotPei/UsbBotPei.inf\r
- FatPkg/FatPei/FatPei.inf\r
- MdeModulePkg/Universal/Disk/CdExpressPei/CdExpressPei.inf\r
- SignedCapsulePkg/Universal/RecoveryModuleLoadPei/RecoveryModuleLoadPei.inf {\r
- <LibraryClasses>\r
- FmpAuthenticationLib|SecurityPkg/Library/FmpAuthenticationLibRsa2048Sha256/FmpAuthenticationLibRsa2048Sha256.inf\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- MdeModulePkg/Universal/CapsulePei/CapsulePei.inf\r
-!endif\r
- MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf {\r
- <LibraryClasses>\r
-!if $(LZMA_ENABLE) == TRUE\r
- NULL|MdeModulePkg/Library/LzmaCustomDecompressLib/LzmaCustomDecompressLib.inf\r
-!endif\r
- }\r
-\r
- MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
- MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- SecurityPkg/Tcg/Tcg2Pei/Tcg2Pei.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- NULL|SecurityPkg/Library\HashInstanceLibSha1/HashInstanceLibSha1.inf\r
- NULL|SecurityPkg/Library/HashInstanceLibSha256/HashInstanceLibSha256.inf\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-!endif\r
-!if $(ACPI50_ENABLE) == TRUE\r
- MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTablePei/FirmwarePerformancePei.inf{\r
- <LibraryClasses>\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- }\r
-\r
-!endif\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf\r
-!endif\r
-[Components.X64]\r
- !if $(MINNOW2_FSP_BUILD) == TRUE\r
- IntelFspWrapperPkg/FspNotifyDxe/FspNotifyDxe.inf {\r
- !if $(TARGET) == DEBUG\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- }\r
-\r
- !endif\r
- #\r
- # EDK II Related Platform codes\r
- #\r
- MdeModulePkg/Core/Dxe/DxeMain.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x80000046\r
- <LibraryClasses>\r
-!if $(DXE_CRC32_SECTION_ENABLE) == TRUE\r
- NULL|MdeModulePkg/Library/DxeCrc32GuidedSectionExtractLib/DxeCrc32GuidedSectionExtractLib.inf\r
-!endif\r
-!if $(LZMA_ENABLE) == TRUE\r
- NULL|MdeModulePkg/Library/LzmaCustomDecompressLib/LzmaCustomDecompressLib.inf\r
-!endif\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- }\r
- IntelFrameworkModulePkg/Universal/Acpi/AcpiS3SaveDxe/AcpiS3SaveDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x27\r
- <LibraryClasses>\r
- !if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- <BuildOptions>\r
- ICC:*_*_*_CC_FLAGS = /D MDEPKG_NDEBUG\r
- GCC:*_*_*_CC_FLAGS = -D MDEPKG_NDEBUG\r
- }\r
- MdeModulePkg/Universal/PCD/Dxe/Pcd.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf\r
- }\r
- IntelFrameworkModulePkg/Universal/CpuIoDxe/CpuIoDxe.inf\r
- UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
-\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf\r
- MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf {\r
- <LibraryClasses>\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- }\r
-\r
-!if $(CAPSULE_ENABLE) == TRUE\r
- MdeModulePkg/Universal/CapsulePei/CapsuleX64.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- MemoryAllocationLib|MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf\r
- HobLib|MdePkg/Library/PeiHobLib/PeiHobLib.inf\r
- CpuExceptionHandlerLib|UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- DebugAgentLib|SourceLevelDebugPkg/Library/DebugAgent/SecPeiDebugAgentLib.inf\r
-!endif\r
- }\r
-!endif\r
-\r
- MdeModulePkg/Universal/ReportStatusCodeRouter/Smm/ReportStatusCodeRouterSmm.inf\r
- MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf{\r
- <LibraryClasses>\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- NULL|SecurityPkg/Library/DxeImageVerificationLib/DxeImageVerificationLib.inf\r
-!endif\r
-!if $(USER_IDENTIFICATION_ENABLE)\r
- NULL|SecurityPkg/Library/DxeDeferImageLoadLib/DxeDeferImageLoadLib.inf\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- NULL|SecurityPkg/Library/DxeTpmMeasureBootLib/DxeTpmMeasureBootLib.inf\r
-!endif\r
-!if $(FTPM_ENABLE) == TRUE\r
- NULL|SecurityPkg/Library/DxeTpm2MeasureBootLib/DxeTpm2MeasureBootLib.inf\r
-!endif\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MpCpu.inf\r
- $(PLATFORM_PACKAGE)/Metronome/Metronome.inf\r
-\r
- IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf{\r
- <LibraryClasses>\r
- OpensslLib|CryptoPkg/Library/OpensslLib/OpensslLib.inf\r
- IntrinsicLib|CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf\r
- BaseCryptLib|CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf\r
- PlatformBdsLib|$(PLATFORM_PACKAGE)/Library/PlatformBdsLib/PlatformBdsLib.inf\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
- !if $(FTPM_ENABLE) == TRUE\r
- Tpm2DeviceLib|Vlv2TbltDevicePkg/Library/Tpm2DeviceLibSeCDxe/Tpm2DeviceLibSeC.inf\r
- !else\r
- Tpm2DeviceLib|SecurityPkg/Library/Tpm2DeviceLibTcg2/Tpm2DeviceLibTcg2.inf\r
- !endif\r
- }\r
-\r
- $(PLATFORM_PACKAGE)/UiApp/UiApp.inf\r
-\r
- MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
- MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
- MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf\r
- MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf {\r
- <LibraryClasses>\r
- NULL|MdeModulePkg/Library/VarCheckUefiLib/VarCheckUefiLib.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
- }\r
- $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbSmm.inf\r
- MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiSmm.inf\r
-!if $(SECURE_BOOT_ENABLE) == TRUE\r
- SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf {\r
- <LibraryClasses>\r
- PlatformSecureLib|SecurityPkg/Library/PlatformSecureLibNull/PlatformSecureLibNull.inf\r
- <BuildOptions>\r
- #\r
- # Specify GUID gEfiIfrBootMaintenanceGuid, to install Secure Boot Configuration menu\r
- # into Boot Maintenance Manager menu\r
- #\r
- *_*_*_VFR_FLAGS = -g b2dedc91-d59f-48d2-898a-12490c74a4e0\r
- }\r
-!endif\r
- MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf {\r
- <LibraryClasses>\r
- FileHandleLib|MdePkg/Library/UefiFileHandleLib/UefiFileHandleLib.inf\r
- }\r
-\r
- MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
- PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
- MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
-\r
- $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbRuntimeDxe.inf\r
-\r
- $(PLATFORM_PACKAGE)/PlatformSetupDxe/PlatformSetupDxe.inf\r
-\r
-!if $(DATAHUB_ENABLE) == TRUE\r
- IntelFrameworkModulePkg/Universal/DataHubDxe/DataHubDxe.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdMaximumLinkedListLength|0\r
- }\r
-!endif\r
- IntelFrameworkModulePkg/Universal/StatusCode/DatahubStatusCodeHandlerDxe/DatahubStatusCodeHandlerDxe.inf\r
- MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchS3SupportDxe.inf\r
- !if $(USE_HPET_TIMER) == TRUE\r
- PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf\r
- !else\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmartTimer.inf\r
- !endif\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmControl.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmbusDxe.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/IntelPchLegacyInterrupt.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchReset.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitDxe.inf{\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitSmm.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmiDispatcher.inf\r
-\r
-!if $(PCIESC_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPcieSmm.inf\r
-!endif\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiRuntime.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPolicyInitDxe.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchBiosWriteProtect.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmAccess.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PciHostBridge.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/VlvInitDxe.inf\r
-\r
- IntelFrameworkModulePkg/Universal/LegacyRegionDxe/LegacyRegionDxe.inf\r
-\r
- #\r
- # Performance Application; Set PERFORMANCE_ENABLE=TRUE for normal boot performance and smm performance data\r
- #\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- ShellPkg/DynamicCommand/DpDynamicCommand/DpDynamicCommand.inf {\r
- <PcdsFixedAtBuild>\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- }\r
-!endif\r
-\r
- Vlv2TbltDevicePkg/VlvPlatformInitDxe/VlvPlatformInitDxe.inf{\r
- <LibraryClasses>\r
-!if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
-!endif\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Dptf.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PnpDxe.inf\r
-\r
-!if $(SEC_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/HeciDrv.inf {\r
-!if $(SEC_DEBUG_INFO_ENABLE) == TRUE\r
- <BuildOptions>\r
- *_*_X64_CC_FLAGS = /DSEC_DEBUG_INFO=1\r
-!else\r
- <BuildOptions>\r
- *_*_X64_CC_FLAGS = /DSEC_DEBUG_INFO=0\r
-!endif\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SeCPolicyInitDxe.inf\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Tpm2DeviceSeCDxe.inf\r
- SecurityPkg/Tcg/MemoryOverwriteControl/TcgMor.inf\r
- SecurityPkg/Tcg/Tcg2Dxe/Tcg2Dxe.inf{\r
- <LibraryClasses>\r
- NULL|SecurityPkg/Library/HashInstanceLibSha1/HashInstanceLibSha1.inf\r
- NULL|SecurityPkg/Library/HashInstanceLibSha256/HashInstanceLibSha256.inf\r
- PcdLib|MdePkg/Library\DxePcdLib/DxePcdLib.inf\r
- Tpm2DeviceLib|Vlv2TbltDevicePkg/Library/Tpm2DeviceLibSeCDxe/Tpm2DeviceLibSeC.inf\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/FtpmSmm.inf\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigPei.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/PeiPcdLib/PeiPcdLib.inf\r
- }\r
-\r
- SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- <BuildOptions>\r
- #\r
- # specify GUID gEfiIfrNotInTPVPageGuid, this page will not\r
- # be showed in TPV page.\r
- #\r
- *_*_*_VFR_FLAGS = -g e58809f8-fbc1-48e2-883a-a30fdc4b441e\r
- }\r
-\r
- SecurityPkg/Tcg/TcgDxe/TcgDxe.inf {\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
- SecurityPkg/Tcg/TcgSmm/TcgSmm.inf\r
-!endif\r
- #\r
- # EDK II Related Platform codes\r
- #\r
- $(PLATFORM_PACKAGE)/PlatformSmm/PlatformSmm.inf{\r
- <LibraryClasses>\r
- !if $(TARGET) != RELEASE\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- !endif\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
- $(PLATFORM_PACKAGE)/PlatformInfoDxe/PlatformInfoDxe.inf\r
- $(PLATFORM_PACKAGE)/PlatformCpuInfoDxe/PlatformCpuInfoDxe.inf\r
- $(PLATFORM_PACKAGE)/PlatformDxe/PlatformDxe.inf\r
-\r
- $(PLATFORM_PACKAGE)/PciPlatform/PciPlatform.inf\r
- $(PLATFORM_PACKAGE)/SaveMemoryConfig/SaveMemoryConfig.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PlatformCpuPolicy.inf\r
- $(PLATFORM_PACKAGE)/PpmPolicy/PpmPolicy.inf\r
- $(PLATFORM_PACKAGE)/SmramSaveInfoHandlerSmm/SmramSaveInfoHandlerSmm.inf\r
-!if $(GOP_DRIVER_ENABLE) == TRUE\r
- $(PLATFORM_PACKAGE)/PlatformGopPolicy/PlatformGopPolicy.inf\r
-\r
-!endif\r
-\r
-\r
- #\r
- # SMM\r
- #\r
- MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf\r
- MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf\r
- UefiCpuPkg/CpuDxe/CpuDxe.inf\r
- UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf\r
- UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf\r
- MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf\r
- UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf\r
- $(PLATFORM_PACKAGE)/SmmSwDispatch2OnSmmSwDispatchThunk/SmmSwDispatch2OnSmmSwDispatchThunk.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PowerManagement2.inf\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/DigitalThermalSensor.inf\r
-\r
- #\r
- # ACPI\r
- #\r
- MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0x27\r
- <LibraryClasses>\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- }\r
-\r
- $(PLATFORM_PACKAGE)/BootScriptSaveDxe/BootScriptSaveDxe.inf\r
- IntelFrameworkModulePkg/Universal/Acpi/AcpiSupportDxe/AcpiSupportDxe.inf\r
- Vlv2DeviceRefCodePkg/ValleyView2Soc/CPU/PowerManagement/AcpiTables/PowerManagementAcpiTables.inf\r
-\r
- $(PLATFORM_RC_PACKAGE)/AcpiTablesPCAT/AcpiTables.inf\r
-\r
- $(PLATFORM_PACKAGE)/AcpiPlatform/AcpiPlatform.inf\r
-\r
- MdeModulePkg/Universal/Acpi/BootGraphicsResourceTableDxe/BootGraphicsResourceTableDxe.inf\r
-\r
- #\r
- # PCI\r
- #\r
- MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
-\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/ISPDxe.inf\r
-\r
-\r
-#\r
-# ISA\r
-#\r
- $(PLATFORM_PACKAGE)/Wpce791/Wpce791.inf\r
- IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/IsaIoDxe/IsaIoDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/Ps2MouseDxe/Ps2MouseDxe.inf\r
- IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf\r
-#\r
-# SDIO\r
-#\r
-# $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcHost.inf\r
-# $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcMediaDevice.inf\r
-!if $(ACPI50_ENABLE) == TRUE\r
- MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableDxe/FirmwarePerformanceDxe.inf {\r
- <LibraryClasses>\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- }\r
- MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableSmm/FirmwarePerformanceSmm.inf {\r
- <LibraryClasses>\r
- TimerLib|$(PLATFORM_PACKAGE)/Library/IntelPchAcpiTimerLib/IntelPchAcpiTimerLib.inf\r
- }\r
-!endif\r
-\r
-#\r
-# IDE/SCSI/AHCI\r
-#\r
- MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf\r
- IntelFrameworkModulePkg/Bus/Pci/IdeBusDxe/IdeBusDxe.inf\r
- MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
- MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
- MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
- FatPkg/EnhancedFatDxe/Fat.inf\r
- ShellPkg/Application/Shell/Shell.inf {\r
- <LibraryClasses>\r
- ShellCommandLib|ShellPkg/Library/UefiShellCommandLib/UefiShellCommandLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel2CommandsLib/UefiShellLevel2CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel1CommandsLib/UefiShellLevel1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellLevel3CommandsLib/UefiShellLevel3CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDriver1CommandsLib/UefiShellDriver1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellInstall1CommandsLib/UefiShellInstall1CommandsLib.inf\r
- NULL|ShellPkg/Library/UefiShellNetwork1CommandsLib/UefiShellNetwork1CommandsLib.inf\r
- HandleParsingLib|ShellPkg/Library/UefiHandleParsingLib/UefiHandleParsingLib.inf\r
- PrintLib|MdePkg/Library/BasePrintLib/BasePrintLib.inf\r
- BcfgCommandLib|ShellPkg/Library/UefiShellBcfgCommandLib/UefiShellBcfgCommandLib.inf\r
- <PcdsFixedAtBuild>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPropertyMask|0xFF\r
- gEfiShellPkgTokenSpaceGuid.PcdShellLibAutoInitialize|FALSE\r
- gEfiMdePkgTokenSpaceGuid.PcdUefiLibMaxPrintBufferSize|8000\r
- }\r
-!if $(SATA_ENABLE) == TRUE\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SataController.inf\r
-!endif\r
- MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf\r
-!if $(SCSI_ENABLE) == TRUE\r
- MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf\r
- MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf\r
-!endif\r
-#\r
-# Console\r
-#\r
- MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
- MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
- MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
- IntelFrameworkModulePkg/Universal/Console/VgaClassDxe/VgaClassDxe.inf\r
- MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
- MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
- MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
- MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
-\r
- #\r
- # USB\r
- #\r
-!if $(USB_ENABLE) == TRUE\r
- MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r
- MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf\r
- MdeModulePkg/Bus/Pci/XhciDxe/XhciDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf\r
- MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
-\r
-!endif\r
-\r
- #\r
- # SMBIOS\r
- #\r
- MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r
- $(PLATFORM_PACKAGE)/SmBiosMiscDxe/SmBiosMiscDxe.inf\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmbiosMemory.inf\r
- #\r
- # CPU/FW Microde\r
- #\r
- Vlv2SocBinPkg/Microcode/MicrocodeUpdates.inf {\r
- <BuildOptions>\r
- *_*_*_GENFW_FLAGS = -a 0x800 -p 0xFF\r
- }\r
-\r
-\r
-\r
-!if $(NETWORK_ENABLE) == TRUE\r
- !if $(NETWORK_ISCSI_ENABLE) == TRUE\r
- NetworkPkg/IScsiDxe/IScsiDxe.inf\r
- !endif\r
- !if $(NETWORK_VLAN_ENABLE) == TRUE\r
- MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf\r
- !endif\r
- !if $(CSM_ENABLE) == TRUE\r
- IntelFrameworkModulePkg/Csm/BiosThunk/Snp16Dxe/Snp16Dxe.inf\r
- !endif\r
-!endif\r
-\r
-!if $(NETWORK_ENABLE) == TRUE\r
- #\r
- # UEFI network modules\r
- #\r
- MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf\r
- MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf\r
-\r
- MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf\r
- MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf\r
- MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf\r
- MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf\r
- MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf\r
- NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf\r
- NetworkPkg/TcpDxe/TcpDxe.inf\r
- MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf\r
- !if $(NETWORK_IP6_ENABLE) == TRUE\r
- NetworkPkg/Ip6Dxe/Ip6Dxe.inf\r
- NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf\r
- NetworkPkg/Udp6Dxe/Udp6Dxe.inf\r
- NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf\r
- !endif\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE) || $(MICOCODE_CAPSULE_ENABLE)\r
- MdeModulePkg/Universal/EsrtFmpDxe/EsrtFmpDxe.inf\r
- MdeModulePkg/Application/CapsuleApp/CapsuleApp.inf\r
-!endif\r
-\r
-!if $(CAPSULE_ENABLE)\r
- !include Vlv2TbltDevicePkg/FmpMinnowMaxSystem.dsc\r
- !include Vlv2TbltDevicePkg/FmpGreenSampleDevice.dsc\r
- !include Vlv2TbltDevicePkg/FmpBlueSampleDevice.dsc\r
- !include Vlv2TbltDevicePkg/FmpRedSampleDevice.dsc\r
-!endif\r
-\r
-!if $(MICOCODE_CAPSULE_ENABLE)\r
- IntelSiliconPkg/Feature/Capsule/MicrocodeUpdateDxe/MicrocodeUpdateDxe.inf {\r
- <LibraryClasses>\r
- DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf\r
- PcdLib|MdePkg/Library/DxePcdLib/DxePcdLib.inf\r
- SerialPortLib|$(PLATFORM_PACKAGE)/Library/SerialPortLib/SerialPortLib.inf\r
- }\r
-!endif\r
-\r
-[BuildOptions]\r
-#\r
-# Define Build Options both for EDK and EDKII drivers.\r
-#\r
-\r
-#\r
-# Define token for different Platform\r
-#\r
-!if $(MINNOW2_FSP_BUILD) == TRUE\r
- DEFINE MINNOW2_FSP_OPTION = /DMINNOW2_FSP_BUILD\r
-!else\r
- DEFINE MINNOW2_FSP_OPTION =\r
-!endif\r
-\r
-!if $(ENBDT_PF_BUILD) == TRUE\r
- DEFINE ENBDT_PF_ENABLE = /DENBDT_PF_ENABLE=1\r
-!else\r
- DEFINE ENBDT_PF_ENABLE = /DENBDT_PF_ENABLE=0\r
-!endif\r
-\r
-\r
-!if $(CLKGEN_CONFIG_EXTRA_ENABLE) == TRUE\r
- DEFINE CLKGEN_CONFIG_EXTRA_BUILD_OPTION = /DCLKGEN_CONFIG_EXTRA=1\r
-!else\r
- DEFINE CLKGEN_CONFIG_EXTRA_BUILD_OPTION =\r
-!endif\r
-\r
-\r
-\r
-!if $(PCIESC_ENABLE) == TRUE\r
- DEFINE PCIESC_SUPPORT_BUILD_OPTION = /DPCIESC_SUPPORT=1\r
-!else\r
- DEFINE PCIESC_SUPPORT_BUILD_OPTION =\r
-!endif\r
-!if $(SATA_ENABLE) == TRUE\r
- DEFINE SATA_SUPPORT_BUILD_OPTION = /DSATA_SUPPORT=1\r
-!else\r
- DEFINE SATA_SUPPORT_BUILD_OPTION =\r
-!endif\r
-!if $(ENBDT_S3_SUPPORT) == TRUE\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS = /DNOCS_S3_SUPPORT\r
-!else\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS =\r
-!endif\r
-\r
-!if $(X64_CONFIG) == TRUE\r
- DEFINE X64_BUILD_ENABLE = /DX64_BUILD_ENABLE=1\r
-!else\r
- DEFINE X64_BUILD_ENABLE =\r
-!endif\r
-\r
-!if $(FTPM_ENABLE) == TRUE\r
- DEFINE DSC_FTPM_BUILD_OPTIONS = /DFTPM_ENABLE\r
-!else\r
- DEFINE DSC_FTPM_BUILD_OPTIONS =\r
-!endif\r
-!if $(TPM_ENABLED) == TRUE\r
- DEFINE DSC_TPM_BUILD_OPTIONS = /DTPM_ENABLED\r
-!else\r
- DEFINE DSC_TPM_BUILD_OPTIONS =\r
-!endif\r
-\r
-\r
- DEFINE EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS = $(MINNOW2_FSP_OPTION) $(MINNOW2_BUILD_OPTION) $(ENBDT_PF_ENABLE) $(EXTERNAL_VGA_BUILD_OPTION) $(PCIE_ENUM_WA_BUILD_OPTION) $(X0_WA_ENABLE_BUILD_OPTION) $(A0_WA_ENABLE_BUILD_OPTION) $(MICROCODE_FREE_BUILD_OPTIONS) $(SIMICS_BUILD_OPTIONS) $(HYBRID_BUILD_OPTIONS) $(COMPACT_BUILD_OPTIONS) $(VP_BUILD_OPTIONS) $(SYSCTL_ID_BUILD_OPTION) $(CLKGEN_CONFIG_EXTRA_BUILD_OPTION) $(SYSCTL_X0_CONVERT_BOARD_OPTION) $(ENBDT_S3_SUPPORT_OPTIONS) $(SATA_SUPPORT_BUILD_OPTION) $(PCIESC_SUPPORT_BUILD_OPTION) $(DSC_FTPM_BUILD_OPTIONS) $(DSC_FTPM_ERROR_WR_BUILD_OPTIONS) $(DSC_TPM_BUILD_OPTIONS) $(DSC_BYTI_SECURE_BOOT_BUILD_OPTIONS)\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- DEFINE PDB_BUILD_OPTION = /Zi\r
-!endif\r
-\r
-!if $(SOURCE_DEBUG_ENABLE) == TRUE\r
- MSFT:*_*_X64_GENFW_FLAGS = --keepexceptiontable\r
- GCC:*_*_X64_GENFW_FLAGS = --keepexceptiontable\r
- INTEL:*_*_X64_GENFW_FLAGS = --keepexceptiontable\r
-!if $(TARGET) == DEBUG\r
- DEFINE SOURCE_LEVEL_DEBUG_BUILD_OPTIONS = /Od /Oy-\r
-!endif\r
-!else\r
- DEFINE SOURCE_LEVEL_DEBUG_BUILD_OPTIONS =\r
-\r
-!endif\r
-\r
-#\r
-# Force PE/COFF sections to be aligned at 4KB boundaries to support page level\r
-# protection of DXE_RUNTIME_DRIVER modules\r
-#\r
-[BuildOptions.common.EDKII.DXE_RUNTIME_DRIVER]\r
- MSFT:*_*_*_DLINK_FLAGS = /ALIGN:4096\r
- GCC:*_*_*_DLINK_FLAGS = -z common-page-size=0x1000\r
-\r
-#\r
-# Force PE/COFF sections to be aligned at 4KB boundaries to support page level\r
-# protection of DXE_SMM_DRIVER/SMM_CORE modules\r
-#\r
-[BuildOptions.common.EDKII.DXE_SMM_DRIVER, BuildOptions.common.EDKII.SMM_CORE]\r
- MSFT:*_*_*_DLINK_FLAGS = /ALIGN:4096\r
- GCC:*_*_*_DLINK_FLAGS = -z common-page-size=0x1000\r
-\r
-[BuildOptions.Common.EDK]\r
-\r
-#\r
-# Define token for different Platform\r
-#\r
-!if $(ENBDT_PF_BUILD) == TRUE\r
- DEFINE ENBDT_PF_ENABLE = /DENBDT_PF_ENABLE=1\r
-!else\r
- DEFINE ENBDT_PF_ENABLE = /DENBDT_PF_ENABLE=0\r
-!endif\r
-\r
-!if $(PERFORMANCE_ENABLE) == TRUE\r
- RELEASE_*_*_DLINK_FLAGS = /DEBUG\r
-!endif\r
-\r
-!if $(S3_ENABLE) == TRUE\r
- DEFINE DSC_S3_BUILD_OPTIONS = /DEFI_S3_RESUME\r
-!else\r
- DEFINE DSC_S3_BUILD_OPTIONS =\r
-!endif\r
-\r
-!if $(ENBDT_S3_SUPPORT) == TRUE\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS = /DNOCS_S3_SUPPORT\r
-!else\r
- DEFINE ENBDT_S3_SUPPORT_OPTIONS =\r
-!endif\r
-\r
-!if $(X64_CONFIG) == TRUE\r
- DEFINE X64_BUILD_ENABLE = /DX64_BUILD_ENABLE=1\r
-!else\r
- DEFINE X64_BUILD_ENABLE =\r
-!endif\r
-\r
-\r
- DEFINE EDK_GLUE_LIB_DEBUG =\r
- DEFINE DEBUG_BUILD_OPTIONS = /D EFI_DEBUG /D DEBUG_MODE=1 /GL- $(EDK_GLUE_LIB_DEBUG) /DEDKII_GLUE_DebugPrintErrorLevel=(EFI_D_ERROR)\r
- DEFINE EDK_DSC_FEATURE_BUILD_OPTIONS = $(DSC_S3_BUILD_OPTIONS) $(DSC_ACPI_BUILD_OPTIONS) $(DSC_SEC_BUILD_OPTIONS) $(DSC_FTPM_BUILD_OPTIONS) $(DSC_FTPM_ERROR_WR_BUILD_OPTIONS) $(DSC_TPM_BUILD_OPTIONS) $(SOFTSDV_BUILD_OPTIONS) $(SIMICS_BUILD_OPTIONS) $(HYBRID_BUILD_OPTIONS) $(COMPACT_BUILD_OPTIONS) $(VP_BUILD_OPTIONS) $(QT_BUILD_OPTIONS) $(DSC_BYTI_SECURE_BOOT_BUILD_OPTIONS) /D$(PROJECT_SC_CHIPSET)\r
-\r
- DEFINE EDK_DSC_OTHER_BUILD_OPTIONS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS) $(SV_BUILD_OPTIONS) $(INTEL_FASTBOOT_BUILD_OPTION)\r
- DEFINE EDK_DSC_GLOBAL_BUILD_OPTIONS = $(ENBDT_PF_ENABLE) $(EDK_DSC_FEATURE_BUILD_OPTIONS) $(EDK_DSC_OTHER_BUILD_OPTIONS) /D EFI_SPECIFICATION_VERSION=0x00020000 /D PI_SPECIFICATION_VERSION=0x00000009 /D TIANO_RELEASE_VERSION=0x00080006 /D SUPPORT_DEPRECATED_PCI_CFG_PPI /D CSM_SMMENTRY_PORT8DATA8 /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE) /D MAX_VARIABLE_SIZE=0x2000 /D EFI_FIRMWARE_VENDOR="L/"INTEL/"" /D EFI_BUILD_VERSION="L/"EDKII/"" /DEFI_PEI_REPORT_STATUS_CODE_ON $(ENBDT_S3_SUPPORT_OPTIONS)\r
-\r
- *_*_IA32_ASM_FLAGS = /DEFI32 /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h /DNOCS_S3_SUPPORT\r
- DEBUG_*_IA32_CC_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_CC_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_IA32_VFRPP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_VFRPP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_IA32_APP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_APP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_IA32_PP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_IA32_PP_FLAGS = /D EFI32 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- *_*_IA32_ASLPP_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_IA32_ASLCC_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_IA32_ASM16_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h\r
-\r
- *_*_X64_ASM_FLAGS = /DEFIX64 /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h /DNOCS_S3_SUPPORT\r
- DEBUG_*_X64_CC_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_CC_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_X64_VFRPP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_VFRPP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_X64_APP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_APP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- DEBUG_*_X64_PP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS) $(DEBUG_BUILD_OPTIONS)\r
- RELEASE_*_X64_PP_FLAGS = /D EFIX64 $(EDK_DSC_GLOBAL_BUILD_OPTIONS)\r
- *_*_X64_ASLPP_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_X64_ASLCC_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=0x$(PLATFORM_PCIEXPRESS_BASE)\r
- *_*_X64_ASM16_FLAGS = /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h\r
- # *_*_*_BUILD_FLAGS = -s\r
- *_*_*_VFR_FLAGS = -c\r
- *_*_*_BUILD_FLAGS = -c\r
-\r
-[BuildOptions.Common.EDKII]\r
- *_*_IA32_ASM_FLAGS = $(VP_BUILD_OPTIONS) /D EDKII_GLUE_PciExpressBaseAddress=$(PLATFORM_PCIEXPRESS_BASE)h /DNOCS_S3_SUPPORT\r
-\r
- *_*_IA32_CC_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_VFRPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_APP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_PP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_IA32_ASLPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
-\r
- *_*_X64_CC_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS) $(SOURCE_LEVEL_DEBUG_BUILD_OPTIONS)\r
- *_*_X64_VFRPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_X64_APP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_X64_PP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
- *_*_X64_ASLPP_FLAGS = $(EDK_EDKII_DSC_FEATURE_BUILD_OPTIONS)\r
-\r
-\r
-[Components.X64]\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cBus.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cHost.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0xF0000043\r
- }\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cPortA0Pio.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x00000043\r
- }\r
-\r
- $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/I2cMmioDeviceDxe.inf {\r
- <PcdsPatchableInModule>\r
- gEfiMdePkgTokenSpaceGuid.PcdDebugPrintErrorLevel|0x00000043\r
- }\r
-\r
+++ /dev/null
-//\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// \r\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-// \r\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// Boot.vfi\r
-//\r
-// Abstract:\r
-//\r
-// Driver Setup formset.\r
-//\r
-// Revision History:\r
-//\r
-// --*/\r
-\r
-\r
-form formid = BOOT_CONFIGURATION_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_BOOT_CONFIGURATION_TITLE);\r
-\r
-\r
- oneof varid = Setup.FastBoot,\r
- prompt = STRING_TOKEN(STR_FAST_BOOT_PROMPT),\r
- help = STRING_TOKEN(STR_FAST_BOOT_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags= DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.SecureBoot,\r
- prompt = STRING_TOKEN(STR_SECURITY_BOOT_PROMPT),\r
- help = STRING_TOKEN(STR_SECURITY_BOOT_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags= DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
- oneof varid = Setup.QuietBoot,\r
- prompt = STRING_TOKEN(STR_QUIETBOOT_PROMPT),\r
- help = STRING_TOKEN(STR_QUIETBOOT_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
-\r
- oneof varid = Setup.LogBootTime,\r
- prompt = STRING_TOKEN(STR_LOG_BOOT_TIME_PROMPT),\r
- help = STRING_TOKEN(STR_LOG_BOOT_TIME_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = 0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif ideqval Setup.LogBootTime == 0x00;\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_LOG_BOOT_TIME_RECORD),\r
- text = STRING_TOKEN(STR_LOG_BOOT_TIME_VALUE),\r
- flags = 0,\r
- key = 0;\r
- endif;\r
-\r
-endform;\r
-\r
-\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- Configuration.h\r
-\r
-Abstract:\r
-\r
- Driver configuration include file\r
-\r
-Revision History:\r
- ------------------------------------------------------------------------------\r
- Rev Date<MM/DD/YYYY> Name Description\r
- ------------------------------------------------------------------------------\r
-\r
- ------------------------------------------------------------------------------\r
---*/\r
-\r
-#ifndef _CONFIGURATION_H\r
-#define _CONFIGURATION_H\r
-\r
-//\r
-// System Setup Page. Do not have to be sequential but have to be unique\r
-//\r
-#define ROOT_FORM_ID 1\r
-#define ROOT_MAIN_FORM_ID 2\r
-#define CPU_CONFIGURATION_FORM_ID 3\r
-#define CPU_PWR_CONFIGURATION_FORM_ID 4\r
-#define BOOT_CONFIGURATION_FORM_ID 5\r
-#define IGD_FORM_ID 6\r
-#define SECURITY_CONFIGURATION_FORM_ID 7\r
-#define SOUTH_CLUSTER_FORM_ID 8\r
-#define DPTF_FORM_ID 9\r
-#define PLATFORM_INFORMATION_FORM_ID 10\r
-#define DRIVE_CONFIGURATION_ID 11\r
-#define SENSOR_CONFIGURATION_ID 12\r
-#define LPSS_CONFIGURATION_ID 13\r
-#define UNCORE_FORM_ID 14\r
-#define TPM_FORM_ID 15\r
-#define THERMAL_FORM_ID 16\r
-#define PASSWORD_SETTING_ID 17\r
-#define LAN_OPTIONS_FORM_ID 18\r
-#define AZALIA_OPTIONS_FORM_ID 19\r
-#define MISC_OPTIONS_FORM_ID 20\r
-#define USB_OPTIONS_FORM_ID 21\r
-#define PCIE_DEVICE_OPTIONS_FORM_ID 22\r
-#define SYSTEM_COMPONENT_FORM_ID 23\r
-#define DEBUG_CONFIGURATION_FORM_ID 24\r
-#endif // #ifndef _CONFIGURATION_H\r
+++ /dev/null
-//\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// \r\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-// \r\r
-//\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// DebugConfiguration.vfi\r
-//\r
-// Abstract:\r
-//\r
-// Debug Configuration formset.\r
-//\r
-\r
-\r
-// --*/\r
-\r
-form formid = DEBUG_CONFIGURATION_FORM_ID,\r
- title = STRING_TOKEN(STR_DEBUG_CONFIGURATION_TITLE);\r
-\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- subtitle text = STRING_TOKEN(STR_ACPIMEMDBG_STRING);\r
-\r
- //ACPI Memory Debug Switch\r
- oneof varid = Setup.ACPIMemDbg,\r
- prompt = STRING_TOKEN (STR_ACPIMEMDBG_SWTICH),\r
- help = STRING_TOKEN (STR_ACPIMEMDBG_SWTICH_HELP),\r
- option text = STRING_TOKEN (STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- oneof varid = Setup.ExISupport,\r
- prompt = STRING_TOKEN(STR_EXISUPPORT_PROMPT),\r
- help = STRING_TOKEN(STR_EXISUPPORT_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
- subtitle text = STRING_TOKEN(STR_WITT_CONFIGURATION_TITLE);\r
-\r
- oneof varid = Setup.WittEnable,\r
- prompt = STRING_TOKEN(STR_WITT_PROMPT),\r
- help = STRING_TOKEN(STR_WITT_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.UtsEnable,\r
- prompt = STRING_TOKEN(STR_UTS_PROMPT),\r
- help = STRING_TOKEN(STR_UTS_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- //\r
- //Lakemore Settings\r
- //\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- subtitle text = STRING_TOKEN(STR_LM_INFORMATION_TITLE);\r
-\r
- grayoutif ideqval Setup.PunitBIOSConfig == 0x1;\r
- oneof varid = Setup.LmMemSize,\r
- prompt = STRING_TOKEN (STR_LM_MEMORY_PROMPT),\r
- help = STRING_TOKEN (STR_LM_MEMORY_HELP),\r
- option text = STRING_TOKEN (STR_LM_MEMORY_16MB), value = 16384, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_LM_MEMORY_8MB), value = 8192, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_LM_MEMORY_1MB), value = 1024, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_LM_MEMORY_128KB), value = 128, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_LM_MEMORY_0MB), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- oneof varid = Setup.PunitBIOSConfig,\r
- prompt = STRING_TOKEN (STR_PUINT_BIOS_CONFIG_DISPLAY),\r
- help = STRING_TOKEN (STR_PUINT_BIOS_CONFIG_DISPLAY_HELP),\r
- option text = STRING_TOKEN (STR_PUINT_BIOS_PDM), value = 3, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_PUINT_BIOS_PERFORMANCE), value = 2, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_PUINT_BIOS_POWERSAVE), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_PUINT_BIOS_RESERVED), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif NOT ideqval Setup.PunitBIOSConfig == 0x3;\r
- oneof varid = Setup.PDMConfig,\r
- prompt = STRING_TOKEN (STR_PDM_OUTPUT_CONFIG_SWTICH),\r
- help = STRING_TOKEN (STR_PDM_OUTPUT_CONFIG_SWTICH_HELP),\r
- option text = STRING_TOKEN (STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_PDM_OUTPUT_MEM), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_PDM_OUTPUT_IO), value = 2, flags = RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- oneof varid = Setup.ENDBG2,\r
- prompt = STRING_TOKEN (STR_ENABLE_DBG2),\r
- help = STRING_TOKEN (STR_ENABLE_DBG2_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- oneof varid = Setup.DisableCodec262,\r
- prompt = STRING_TOKEN(STR_CODEC262_DISABLED_PROMPT),\r
- help = STRING_TOKEN(STR_CODEC262_DISABLED_HELP),\r
- option text = STRING_TOKEN(STR_YES), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_NO), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
-endform;\r
+++ /dev/null
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// InventoryStrings.uni\r
-// \r
-// Abstract:\r
-// \r
-// String definitions for Inventory file.\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-#langdef fr-FR "Francais"\r
-\r
-#string STR_SOC_STRING #language en-US "VLV SOC"\r
-#string STR_SOC_VALUE #language en-US "N/A"\r
-#string STR_MRC_VERSION_STRING #language en-US "MRC Version"\r
-#string STR_MRC_VERSION_VALUE #language en-US "N/A"\r
-#string STR_PUNIT_FW_STRING #language en-US "PUNIT FW Patch"\r
-#string STR_PUNIT_FW_VALUE #language en-US "N/A"\r
-#string STR_ULPMC_FW_STRING #language en-US "ULPMC FW"\r
-#string STR_ULPMC_FW_VALUE #language en-US "N/A"\r
-#string STR_KSC_FW_STRING #language en-US "KSC FW"\r
-#string STR_KSC_FW_VALUE #language en-US "N/A"\r
-#string STR_SEC_FW_STRING #language en-US "TXE FW"\r
-#string STR_SEC_FW_VALUE #language en-US "N/A"\r
-#string STR_GOP_STRING #language en-US "GOP"\r
-#string STR_GOP_VALUE #language en-US "N/A"\r
-#string STR_PMC_FW_STRING #language en-US "PMC FW Patch"\r
-#string STR_PMC_FW_VALUE #language en-US "N/A"\r
-\r
+++ /dev/null
-//\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// \r\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-// \r\r
-//\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// Main.vfi\r
-//\r
-// Abstract:\r
-//\r
-// Driver Setup formset.\r
-//\r
-// Revision History:\r
-//\r
-// --*/\r
-\r
-form formid = ROOT_MAIN_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_MAIN_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_BIOS_INFORMATION_TITLE);\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_IFWI_VERSION_STRING),\r
- text = STRING_TOKEN(STR_IFWI_VERSION_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_BIOS_VERSION_STRING),\r
- text = STRING_TOKEN(STR_BIOS_VERSION_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_BIOS_VENDOR_STRING),\r
- text = STRING_TOKEN(STR_BIOS_VENDOR_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_CORE_VERSION_STRING),\r
- text = STRING_TOKEN(STR_CORE_VERSION_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_BIOS_BUILD_TIME_STRING),\r
- text = STRING_TOKEN(STR_BIOS_BUILD_TIME_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_PROCESSOR_INFO_STRING);\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_VERSION_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_VERSION_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_SKU_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_SKU_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_SPEED_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_SPEED_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_ID_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_ID_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_MICROCODE_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_MICROCODE_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_CORE_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_CORE_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_EM64T_CAPABILITY_STRING),\r
- text = STRING_TOKEN(STR_EM64T_CAPABILITY_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- goto PLATFORM_INFORMATION_FORM_ID,\r
- prompt = STRING_TOKEN(STR_PLATFORM_INFORMATION_TITLE),\r
- help = STRING_TOKEN(STR_PLATFORM_INFORMATION_HELP);\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- //\r
- // Date and Time section\r
- //\r
- date year varid = Date.Year, // Note that it is a member of NULL, so the RTC will be the system resource to retrieve and save from\r
- prompt = STRING_TOKEN(STR_DATE_PROMPT),\r
- help = STRING_TOKEN(STR_DATE_YEAR_HELP),\r
- minimum = 2003,\r
- maximum = 2100,\r
- step = 1,\r
- default = 2003,\r
-\r
- month varid = Date.Month, // Note that it is a member of NULL, so the RTC will be the system resource to retrieve and save from\r
- prompt = STRING_TOKEN(STR_DATE_PROMPT),\r
- help = STRING_TOKEN(STR_DATE_MONTH_HELP),\r
- minimum = 1,\r
- maximum = 12,\r
- step = 1,\r
- default = 1,\r
-\r
- day varid = Date.Day, // Note that it is a member of NULL, so the RTC will be the system resource to retrieve and save from\r
- prompt = STRING_TOKEN(STR_DATE_PROMPT),\r
- help = STRING_TOKEN(STR_DATE_DAY_HELP),\r
- minimum = 1,\r
- maximum = 31,\r
- step = 0x1,\r
- default = 1,\r
-\r
- // If the day is 31 AND months is any of the following 2, 4, 6, 9, 11\r
- inconsistentif prompt = STRING_TOKEN(STR_ERROR_POPUP),\r
- ideqval Date.Day == 31\r
- AND\r
- ideqvallist Date.Month == 2 4 6 9 11\r
- endif\r
-\r
- // If the day is 30 AND month is 2\r
- inconsistentif prompt = STRING_TOKEN(STR_ERROR_POPUP),\r
- ideqval Date.Day == 30\r
- AND\r
- ideqval Date.Month == 2\r
- endif\r
-\r
- // If the day is 29 AND month is 2 AND it year is NOT a leapyear\r
- inconsistentif prompt = STRING_TOKEN(STR_ERROR_POPUP),\r
- ideqval Date.Day == 0x29\r
- AND\r
- ideqval Date.Month == 2\r
- AND\r
- NOT\r
- ideqvallist Date.Year == 2004 2008 2012 2016 2020 2024 2028 2032 2036 2040 2044 2048 2052 2056 2060 2064 2068 2072 2076 2080 2084 2088 2092 2096\r
- endif\r
-\r
- enddate;\r
-\r
- time hour varid = Time.Hours, // Note that it is a member of NULL, so the RTC will be the system resource to retrieve and save from\r
- prompt = STRING_TOKEN(STR_TIME_PROMPT),\r
- help = STRING_TOKEN(STR_TIME_HOUR_HELP),\r
- minimum = 0,\r
- maximum = 23,\r
- step = 1,\r
- default = 0,\r
-\r
- minute varid = Time.Minutes, // Note that it is a member of NULL, so the RTC will be the system resource to retrieve and save from\r
- prompt = STRING_TOKEN(STR_TIME_PROMPT),\r
- help = STRING_TOKEN(STR_TIME_MINUTE_HELP),\r
- minimum = 0,\r
- maximum = 59,\r
- step = 1,\r
- default = 0,\r
-\r
- second varid = Time.Seconds, // Note that it is a member of NULL, so the RTC will be the system resource to retrieve and save from\r
- prompt = STRING_TOKEN(STR_TIME_PROMPT),\r
- help = STRING_TOKEN(STR_TIME_SECOND_HELP),\r
- minimum = 0,\r
- maximum = 59,\r
- step = 1,\r
- default = 0,\r
- endtime;\r
-\r
-endform;\r
-\r
-form formid = PLATFORM_INFORMATION_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_PLATFORM_INFORMATION_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_PLATFORM_FIRMWARE_STRING);\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_SOC_STRING),\r
- text = STRING_TOKEN(STR_SOC_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_MRC_VERSION_STRING),\r
- text = STRING_TOKEN(STR_MRC_VERSION_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PUNIT_FW_STRING),\r
- text = STRING_TOKEN(STR_PUNIT_FW_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PMC_FW_STRING),\r
- text = STRING_TOKEN(STR_PMC_FW_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_KSC_FW_STRING),\r
- text = STRING_TOKEN(STR_KSC_FW_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_SEC_VERSION_STRING),\r
- text = STRING_TOKEN(STR_SEC_VERSION_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- suppressif ideqval Setup.GOPEnable == 0;\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_GOP_STRING),\r
- text = STRING_TOKEN(STR_GOP_VALUE),\r
- flags = 0,\r
- key = 0;\r
- endif;\r
-\r
- suppressif ideqval Setup.GOPEnable == 1;\r
- text\r
- help = STRING_TOKEN(STR_CHIP_IGD_VBIOS_REV_HELP),\r
- text = STRING_TOKEN(STR_CHIP_IGD_VBIOS_REV_NAME),\r
- text = STRING_TOKEN(STR_CHIP_IGD_VBIOS_REV_VALUE),\r
- flags = 0,\r
- key = 0;\r
- endif;\r
-\r
- text\r
- help = STRING_TOKEN(STR_CPU_FLAVOR_HELP),\r
- text = STRING_TOKEN(STR_CPU_FLAVOR_NAME),\r
- text = STRING_TOKEN(STR_CPU_FLAVOR_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_BOARD_ID_HELP),\r
- text = STRING_TOKEN(STR_BOARD_ID_NAME),\r
- text = STRING_TOKEN(STR_BOARD_ID_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_FAB_ID_HELP),\r
- text = STRING_TOKEN(STR_FAB_ID_STRING),\r
- text = STRING_TOKEN(STR_FAB_ID_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_MEMORY_INFORMATION_STRING);\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_TOTAL_MEMORY_SIZE_PROMPT),\r
- text = STRING_TOKEN(STR_TOTAL_MEMORY_SIZE_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_SYSTEM_MEMORY_SPEED_STRING),\r
- text = STRING_TOKEN(STR_SYSTEM_MEMORY_SPEED_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_L1_DATA_CACHE_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_L1_DATA_CACHE_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_L1_INSTR_CACHE_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_L1_INSTR_CACHE_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_L2_CACHE_STRING),\r
- text = STRING_TOKEN(STR_PROCESSOR_L2_CACHE_VALUE),\r
- flags = 0,\r
- key = 0;\r
-\r
-endform;\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
-**/\r
-\r
-#include "PlatformSetupDxe.h"\r
-#include "Guid/SetupVariable.h"\r
-#include <Protocol/FormBrowserEx2.h>\r
-\r
-\r
-#define EFI_CALLBACK_INFO_SIGNATURE SIGNATURE_32 ('C', 'l', 'b', 'k')\r
-#define EFI_CALLBACK_INFO_FROM_THIS(a) CR (a, EFI_CALLBACK_INFO, ConfigAccess, EFI_CALLBACK_INFO_SIGNATURE)\r
-\r
-typedef struct {\r
- UINTN Signature;\r
- EFI_HANDLE DriverHandle;\r
- EFI_HII_HANDLE RegisteredHandle;\r
- SYSTEM_CONFIGURATION FakeNvData;\r
- SYSTEM_CONFIGURATION BackupNvData;\r
- EFI_HII_CONFIG_ROUTING_PROTOCOL *HiiConfigRouting;\r
- EFI_HII_CONFIG_ACCESS_PROTOCOL ConfigAccess;\r
-} EFI_CALLBACK_INFO;\r
-\r
-#pragma pack(1)\r
-\r
-//\r
-// HII specific Vendor Device Path definition.\r
-//\r
-typedef struct {\r
- VENDOR_DEVICE_PATH VendorDevicePath;\r
- EFI_DEVICE_PATH_PROTOCOL End;\r
-} HII_VENDOR_DEVICE_PATH;\r
-\r
-#pragma pack()\r
-\r
-//\r
-// uni string and Vfr Binary data.\r
-//\r
-extern UINT8 VfrBin[];\r
-extern UINT8 PlatformSetupDxeStrings[];\r
-\r
-EFI_HANDLE mImageHandle;\r
-\r
-//\r
-// module global data\r
-//\r
-#define EFI_NORMAL_SETUP_GUID \\r
- { 0xec87d643, 0xeba4, 0x4bb5, 0xa1, 0xe5, 0x3f, 0x3e, 0x36, 0xb2, 0xd, 0xa9 }\r
-\r
-EFI_GUID mNormalSetupGuid = EFI_NORMAL_SETUP_GUID;\r
-\r
-EFI_GUID mSystemConfigGuid = SYSTEM_CONFIGURATION_GUID;\r
-CHAR16 mVariableName[] = L"Setup";\r
-CHAR16 mSetupName[] = L"Setup";\r
-EFI_CALLBACK_INFO *mCallbackInfo;\r
-BOOLEAN GlobalReset=FALSE;\r
-\r
-HII_VENDOR_DEVICE_PATH mHiiVendorDevicePath = {\r
- {\r
- {\r
- HARDWARE_DEVICE_PATH,\r
- HW_VENDOR_DP,\r
- {\r
- (UINT8) (sizeof (VENDOR_DEVICE_PATH)),\r
- (UINT8) ((sizeof (VENDOR_DEVICE_PATH)) >> 8)\r
- }\r
- },\r
- EFI_CALLER_ID_GUID\r
- },\r
- {\r
- END_DEVICE_PATH_TYPE,\r
- END_ENTIRE_DEVICE_PATH_SUBTYPE,\r
- {\r
- (UINT8) (END_DEVICE_PATH_LENGTH),\r
- (UINT8) ((END_DEVICE_PATH_LENGTH) >> 8)\r
- }\r
- }\r
-};\r
-\r
-/**\r
- This function allows a caller to extract the current configuration for one\r
- or more named elements from the target driver.\r
-\r
- @param This Points to the EFI_HII_CONFIG_ACCESS_PROTOCOL.\r
- @param Request A null-terminated Unicode string in <ConfigRequest> format.\r
- @param Progress On return, points to a character in the Request string.\r
- Points to the string's null terminator if request was successful.\r
- Points to the most recent '&' before the first failing name/value\r
- pair (or the beginning of the string if the failure is in the\r
- first name/value pair) if the request was not successful.\r
- @param Results A null-terminated Unicode string in <ConfigAltResp> format which\r
- has all values filled in for the names in the Request string.\r
- String to be allocated by the called function.\r
-\r
- @retval EFI_SUCCESS The Results is filled with the requested values.\r
- @retval EFI_OUT_OF_RESOURCES Not enough memory to store the results.\r
- @retval EFI_INVALID_PARAMETER Request is NULL, illegal syntax, or unknown name.\r
- @retval EFI_NOT_FOUND Routing data doesn't match any storage in this driver.\r
-\r
-**/\r
-\r
-VOID\r
-CheckSystemConfigLoad(SYSTEM_CONFIGURATION *SystemConfigPtr);\r
-\r
-VOID\r
-CheckSystemConfigSave(SYSTEM_CONFIGURATION *SystemConfigPtr);\r
-\r
-VOID\r
-ConfirmSecureBootTest();\r
-\r
-VOID\r
-LoadLpssDefaultValues (\r
- IN EFI_CALLBACK_INFO *Private\r
- )\r
-{\r
- //\r
- // Load LPSS and SCC default configurations for Android\r
- //\r
- Private->FakeNvData.LpsseMMCEnabled = FALSE;\r
- Private->FakeNvData.LpssSdioEnabled = TRUE;\r
- Private->FakeNvData.LpssSdcardEnabled = TRUE;\r
- Private->FakeNvData.LpssSdCardSDR25Enabled = FALSE;\r
- Private->FakeNvData.LpssSdCardDDR50Enabled = TRUE;\r
- Private->FakeNvData.LpssMipiHsi = FALSE;\r
- Private->FakeNvData.LpsseMMC45Enabled = TRUE;\r
- Private->FakeNvData.LpsseMMC45DDR50Enabled = TRUE;\r
- Private->FakeNvData.LpsseMMC45HS200Enabled = FALSE;\r
- Private->FakeNvData.LpsseMMC45RetuneTimerValue = 8;\r
- Private->FakeNvData.eMMCBootMode = 1; // Auto Detect\r
-\r
- Private->FakeNvData.GOPEnable = TRUE;\r
- Private->FakeNvData.SecureBoot = TRUE;\r
- Private->FakeNvData.UsbAutoMode = TRUE;\r
- Private->FakeNvData.UsbXhciSupport = TRUE;\r
- Private->FakeNvData.PchUsb30Mode = TRUE;\r
- Private->FakeNvData.LegacyUSBBooting = FALSE;\r
- Private->FakeNvData.PchUsb20 = FALSE;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SystemConfigExtractConfig (\r
- IN CONST EFI_HII_CONFIG_ACCESS_PROTOCOL *This,\r
- IN CONST EFI_STRING Request,\r
- OUT EFI_STRING *Progress,\r
- OUT EFI_STRING *Results\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_CALLBACK_INFO *Private;\r
- EFI_HII_CONFIG_ROUTING_PROTOCOL *HiiConfigRouting;\r
- EFI_STRING ConfigRequestHdr;\r
- EFI_STRING ConfigRequest;\r
- BOOLEAN AllocatedRequest;\r
- UINTN Size;\r
- UINTN BufferSize;\r
- VOID *SystemConfigPtr;\r
-\r
-\r
- if (Progress == NULL || Results == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- *Progress = Request;\r
- if ((Request != NULL) && !HiiIsConfigHdrMatch (Request, &mSystemConfigGuid, mVariableName)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- ConfigRequestHdr = NULL;\r
- ConfigRequest = NULL;\r
- Size = 0;\r
- AllocatedRequest = FALSE;\r
-\r
- Private = EFI_CALLBACK_INFO_FROM_THIS (This);\r
-\r
- SetupInfo();\r
-\r
- HiiConfigRouting = Private->HiiConfigRouting;\r
- ConfigRequest = Request;\r
- if ((Request == NULL) || (StrStr (Request, L"OFFSET") == NULL)) {\r
- //\r
- // Request has no request element, construct full request string.\r
- // Allocate and fill a buffer large enough to hold the <ConfigHdr> template\r
- // followed by "&OFFSET=0&WIDTH=WWWWWWWWWWWWWWWW" followed by a Null-terminator\r
- //\r
- ConfigRequestHdr = HiiConstructConfigHdr (&mSystemConfigGuid, mVariableName, Private->DriverHandle);\r
- Size = (StrLen (ConfigRequestHdr) + 32 + 1) * sizeof (CHAR16);\r
- ConfigRequest = AllocateZeroPool (Size);\r
- ASSERT (ConfigRequest != NULL);\r
- AllocatedRequest = TRUE;\r
- BufferSize = sizeof (SYSTEM_CONFIGURATION);\r
- UnicodeSPrint (ConfigRequest, Size, L"%s&OFFSET=0&WIDTH=%016LX", ConfigRequestHdr, (UINT64)BufferSize);\r
- FreePool (ConfigRequestHdr);\r
- }\r
- SystemConfigPtr = GetVariable(mSetupName, &mNormalSetupGuid);\r
-\r
-\r
- if (SystemConfigPtr == NULL) {\r
- ZeroMem(&Private->FakeNvData, sizeof(SYSTEM_CONFIGURATION));\r
- ZeroMem(&Private->BackupNvData, sizeof(SYSTEM_CONFIGURATION));\r
- } else {\r
- CheckSystemConfigLoad(SystemConfigPtr);\r
- CopyMem(&Private->FakeNvData, SystemConfigPtr, sizeof(SYSTEM_CONFIGURATION));\r
- CopyMem(&Private->BackupNvData, SystemConfigPtr, sizeof(SYSTEM_CONFIGURATION));\r
- FreePool(SystemConfigPtr);\r
- }\r
-\r
- //\r
- // Convert buffer data to <ConfigResp> by helper function BlockToConfig()\r
- //\r
- Status = HiiConfigRouting->BlockToConfig (\r
- HiiConfigRouting,\r
- ConfigRequest,\r
- (UINT8 *) &Private->FakeNvData,\r
- sizeof (SYSTEM_CONFIGURATION),\r
- Results,\r
- Progress\r
- );\r
-\r
- //\r
- // Free the allocated config request string.\r
- //\r
- if (AllocatedRequest) {\r
- FreePool (ConfigRequest);\r
- ConfigRequest = NULL;\r
- }\r
-\r
- //\r
- // Set Progress string to the original request string.\r
- //\r
- if (Request == NULL) {\r
- *Progress = NULL;\r
- } else if (StrStr (Request, L"OFFSET") == NULL) {\r
- *Progress = Request + StrLen (Request);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- This function processes the results of changes in configuration.\r
-\r
- @param This Points to the EFI_HII_CONFIG_ACCESS_PROTOCOL.\r
- @param Configuration A null-terminated Unicode string in <ConfigRequest> format.\r
- @param Progress A pointer to a string filled in with the offset of the most\r
- recent '&' before the first failing name/value pair (or the\r
- beginning of the string if the failure is in the first\r
- name/value pair) or the terminating NULL if all was successful.\r
-\r
- @retval EFI_SUCCESS The Results is processed successfully.\r
- @retval EFI_INVALID_PARAMETER Configuration is NULL.\r
- @retval EFI_NOT_FOUND Routing data doesn't match any storage in this driver.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SystemConfigRouteConfig (\r
- IN CONST EFI_HII_CONFIG_ACCESS_PROTOCOL *This,\r
- IN CONST EFI_STRING Configuration,\r
- OUT EFI_STRING *Progress\r
- )\r
-{\r
- EFI_CALLBACK_INFO *Private;\r
- SYSTEM_CONFIGURATION *FakeNvData;\r
-\r
- if (Configuration == NULL || Progress == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- *Progress = Configuration;\r
-\r
- if (!HiiIsConfigHdrMatch (Configuration, &mSystemConfigGuid, mVariableName)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- *Progress = Configuration + StrLen (Configuration);\r
- Private = EFI_CALLBACK_INFO_FROM_THIS (This);\r
- FakeNvData = &Private->FakeNvData;\r
- if (!HiiGetBrowserData (&mSystemConfigGuid, mVariableName, sizeof (SYSTEM_CONFIGURATION), (UINT8 *) FakeNvData)) {\r
- //\r
- // FakeNvData can't be got from SetupBrowser, which doesn't need to be set.\r
- //\r
- return EFI_SUCCESS;\r
- }\r
-\r
- if (Private->FakeNvData.ReservedO != Private->BackupNvData.ReservedO) {\r
- Private->BackupNvData.ReservedO = Private->FakeNvData.ReservedO;\r
- LoadLpssDefaultValues (Private);\r
-\r
- //\r
- // Pass changed uncommitted data back to Form Browser\r
- //\r
- HiiSetBrowserData (&mSystemConfigGuid, mVariableName, sizeof (SYSTEM_CONFIGURATION), (UINT8 *) FakeNvData, NULL);\r
- }\r
-\r
- gRT->SetVariable(\r
- mSetupName,\r
- &mNormalSetupGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- sizeof(SYSTEM_CONFIGURATION),\r
- &Private->FakeNvData\r
- );\r
-\r
- CheckSystemConfigSave(&Private->FakeNvData);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- This is the function that is called to provide results data to the driver. This data\r
- consists of a unique key which is used to identify what data is either being passed back\r
- or being asked for.\r
-\r
- @param This Points to the EFI_HII_CONFIG_ACCESS_PROTOCOL.\r
- @param Action A null-terminated Unicode string in <ConfigRequest> format.\r
- @param KeyValue A unique Goto OpCode callback value which record user's selection.\r
- 0x100 <= KeyValue <0x500 : user select a controller item in the first page;\r
- KeyValue == 0x1234 : user select 'Refresh' in first page, or user select 'Go to Previous Menu' in second page\r
- KeyValue == 0x1235 : user select 'Pci device filter' in first page\r
- KeyValue == 0x1500 : user select 'order ... priority' item in second page\r
- KeyValue == 0x1800 : user select 'commint changes' in third page\r
- KeyValue == 0x2000 : user select 'Go to Previous Menu' in third page\r
- @param Type The type of value for the question.\r
- @param Value A pointer to the data being sent to the original exporting driver.\r
- @param ActionRequest On return, points to the action requested by the callback function.\r
-\r
- @retval EFI_SUCCESS Always returned.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SystemConfigCallback (\r
- IN CONST EFI_HII_CONFIG_ACCESS_PROTOCOL *This,\r
- IN EFI_BROWSER_ACTION Action,\r
- IN EFI_QUESTION_ID KeyValue,\r
- IN UINT8 Type,\r
- IN EFI_IFR_TYPE_VALUE *Value,\r
- OUT EFI_BROWSER_ACTION_REQUEST *ActionRequest\r
- )\r
-{\r
- EFI_CALLBACK_INFO *Private;\r
- SYSTEM_CONFIGURATION *FakeNvData;\r
- SYSTEM_CONFIGURATION *SetupData;\r
- UINTN SizeOfNvStore;\r
- EFI_INPUT_KEY Key;\r
- CHAR16 *StringBuffer1;\r
- CHAR16 *StringBuffer2;\r
- CHAR16 *StringBuffer3;\r
- EFI_STATUS Status;\r
- UINTN DataSize;\r
- UINT8 OsSelection;\r
- EDKII_FORM_BROWSER_EXTENSION2_PROTOCOL *FormBrowserEx2;\r
-\r
- StringBuffer1 = AllocateZeroPool (200 * sizeof (CHAR16));\r
- ASSERT (StringBuffer1 != NULL);\r
- StringBuffer2 = AllocateZeroPool (200 * sizeof (CHAR16));\r
- ASSERT (StringBuffer2 != NULL);\r
- StringBuffer3 = AllocateZeroPool (200 * sizeof (CHAR16));\r
- ASSERT (StringBuffer3 != NULL);\r
-\r
- switch (Action) {\r
- case EFI_BROWSER_ACTION_CHANGING:\r
- {\r
- if (KeyValue == 0x1235) {\r
- StrCpy (StringBuffer1, L"Will you disable PTT ? ");\r
- StrCpy (StringBuffer2, L"Enter (YES) / Esc (NO)");\r
-\r
- //\r
- // Popup a menu to notice user\r
- //\r
- do {\r
- CreatePopUp (EFI_LIGHTGRAY | EFI_BACKGROUND_BLUE, &Key, StringBuffer1, StringBuffer2, NULL);\r
- } while ((Key.ScanCode != SCAN_ESC) && (Key.UnicodeChar != CHAR_CARRIAGE_RETURN));\r
-\r
- //\r
- // If the user hits the YES Response key,\r
- //\r
- if (Key.UnicodeChar == CHAR_CARRIAGE_RETURN) {\r
-\r
- }\r
- } else if (KeyValue == 0x1236) {\r
- StrCpy (StringBuffer1, L"Will you revoke trust ? ");\r
- StrCpy (StringBuffer2, L"Enter (YES) / Esc (NO)");\r
-\r
- //\r
- // Popup a menu to notice user\r
- //\r
- do {\r
- CreatePopUp (EFI_LIGHTGRAY | EFI_BACKGROUND_BLUE, &Key, StringBuffer1, StringBuffer2, NULL);\r
- } while ((Key.ScanCode != SCAN_ESC) && (Key.UnicodeChar != CHAR_CARRIAGE_RETURN));\r
-\r
- //\r
- // If the user hits the YES Response key,\r
- //\r
- if (Key.UnicodeChar == CHAR_CARRIAGE_RETURN) {\r
-\r
- }\r
- } else if (KeyValue == 0x1239) {\r
- if (Value->u8 == 0x00) {\r
- StrCpy (StringBuffer1, L"WARNING: SOC may be damaged due to high temperature");\r
- StrCpy (StringBuffer2, L"when DPTF is disabled and IGD turbo is enabled.");\r
- StrCpy (StringBuffer3, L"Press Enter/ESC to continue...");\r
-\r
- //\r
- // Popup a menu to notice user\r
- //\r
- do {\r
- CreatePopUp (EFI_LIGHTGRAY | EFI_BACKGROUND_BLUE, &Key, StringBuffer1, StringBuffer2, StringBuffer3, NULL);\r
- } while ((Key.ScanCode != SCAN_ESC) && (Key.UnicodeChar != CHAR_CARRIAGE_RETURN));\r
- }\r
- } else if (KeyValue == 0x1240) { // secure erase feature of eMMC\r
- //\r
- // Popup a menu to notice user\r
- //\r
- StrCpy (StringBuffer1, L"WARNING: All your data on the eMMC will be lost");\r
- StrCpy (StringBuffer2, L"Do you really want to enable secure erase on eMMC?");\r
- StrCpy (StringBuffer3, L" Enter (YES) / Esc (NO) ");\r
-\r
- do {\r
- CreatePopUp (EFI_LIGHTGRAY | EFI_BACKGROUND_BLUE, &Key, StringBuffer1, StringBuffer2, StringBuffer3,NULL);\r
- } while ((Key.ScanCode != SCAN_ESC) && (Key.UnicodeChar != CHAR_CARRIAGE_RETURN));\r
-\r
- //\r
- // If the user hits the ESC Response key,\r
- //\r
- if (Key.ScanCode == SCAN_ESC) {\r
- Private = EFI_CALLBACK_INFO_FROM_THIS (This);\r
- FakeNvData = &Private->FakeNvData;\r
-\r
- Status = HiiGetBrowserData (\r
- &mSystemConfigGuid,\r
- mVariableName,\r
- sizeof (SYSTEM_CONFIGURATION),\r
- (UINT8 *) FakeNvData\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- FakeNvData->SecureErase = 0;\r
- HiiSetBrowserData (\r
- &mSystemConfigGuid,\r
- mVariableName,\r
- sizeof (SYSTEM_CONFIGURATION),\r
- (UINT8 *) FakeNvData,\r
- NULL\r
- );\r
- }\r
- break;\r
- }\r
-\r
- //\r
- // If the user hits the YES Response key\r
- //\r
- if (Key.UnicodeChar == CHAR_CARRIAGE_RETURN) {\r
- //\r
- // Save change\r
- //\r
- Private = EFI_CALLBACK_INFO_FROM_THIS (This);\r
- FakeNvData = &Private->FakeNvData;\r
-\r
- Status = HiiGetBrowserData (\r
- &mSystemConfigGuid,\r
- mVariableName,\r
- sizeof (SYSTEM_CONFIGURATION),\r
- (UINT8 *) FakeNvData\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = gRT->SetVariable (\r
- L"Setup",\r
- &mNormalSetupGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- sizeof(SYSTEM_CONFIGURATION),\r
- &Private->FakeNvData\r
- );\r
- }\r
-\r
- //\r
- // Reset system\r
- //\r
- gRT->ResetSystem(\r
- EfiResetCold,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
-\r
- }\r
-\r
-\r
- }\r
- else if (KeyValue == 0xF001) {\r
- //\r
- // Popup a menu to notice user\r
- //\r
- StrCpy (StringBuffer1, L"Do you want to Commit Changes and Exit?");\r
- StrCpy (StringBuffer2, L" Enter (YES) / Esc (NO) ");\r
-\r
- do {\r
- CreatePopUp (EFI_LIGHTGRAY | EFI_BACKGROUND_BLUE, &Key, StringBuffer1, StringBuffer2, NULL);\r
- } while ((Key.ScanCode != SCAN_ESC) && (Key.UnicodeChar != CHAR_CARRIAGE_RETURN));\r
-\r
- //\r
- // If the user hits the YES Response key\r
- //\r
- if (Key.UnicodeChar == CHAR_CARRIAGE_RETURN) {\r
- //\r
- // Save change\r
- //\r
- Private = EFI_CALLBACK_INFO_FROM_THIS (This);\r
- FakeNvData = &Private->FakeNvData;\r
-\r
- Status = HiiGetBrowserData (\r
- &mSystemConfigGuid,\r
- mVariableName,\r
- sizeof (SYSTEM_CONFIGURATION),\r
- (UINT8 *) FakeNvData\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- Status = gRT->SetVariable (\r
- L"Setup",\r
- &mNormalSetupGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- sizeof(SYSTEM_CONFIGURATION),\r
- &Private->FakeNvData\r
- );\r
- }\r
-\r
- //\r
- // Update Secure Boot configuration changes\r
- //\r
- CheckSystemConfigSave(FakeNvData);\r
-\r
- //\r
- // Reset system\r
- //\r
- if (GlobalReset == TRUE) {\r
- //\r
- // Issue full reset\r
- //\r
- IoWrite8 (\r
- (UINTN) 0XCF9,\r
- (UINT8) 0x02\r
- );\r
-\r
- IoWrite8 (\r
- (UINTN) 0xCF9,\r
- (UINT8) 0x0E\r
- );\r
- } else {\r
- gRT->ResetSystem(\r
- EfiResetCold,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
- }\r
- }\r
- } else if (KeyValue == 0xF002) {\r
- //\r
- // Popup a menu to notice user\r
- //\r
- StrCpy (StringBuffer1, L"Do you want to Discard Changes and Exit?");\r
- StrCpy (StringBuffer2, L" Enter (YES) / Esc (NO) ");\r
-\r
- do {\r
- CreatePopUp (EFI_LIGHTGRAY | EFI_BACKGROUND_BLUE, &Key, StringBuffer1, StringBuffer2, NULL);\r
- } while ((Key.ScanCode != SCAN_ESC) && (Key.UnicodeChar != CHAR_CARRIAGE_RETURN));\r
-\r
- //\r
- // If the user hits the YES Response key\r
- //\r
- if (Key.UnicodeChar == CHAR_CARRIAGE_RETURN) {\r
- //\r
- // Reset system\r
- //\r
- gRT->ResetSystem(EfiResetCold, EFI_SUCCESS, 0, NULL);\r
- }\r
- } else if (KeyValue == 0xF003) {\r
- //\r
- // Popup a menu to notice user\r
- //\r
- StrCpy (StringBuffer1, L"Do you want to load setup defaults and Exit?");\r
- StrCpy (StringBuffer2, L" Enter (YES) / Esc (NO) ");\r
-\r
- do {\r
- CreatePopUp (EFI_LIGHTGRAY | EFI_BACKGROUND_BLUE, &Key, StringBuffer1, StringBuffer2, NULL);\r
- } while ((Key.ScanCode != SCAN_ESC) && (Key.UnicodeChar != CHAR_CARRIAGE_RETURN));\r
-\r
- //\r
- // If the user hits the YES Response key\r
- //\r
- if (Key.UnicodeChar == CHAR_CARRIAGE_RETURN) {\r
-\r
- Status = gBS->LocateProtocol (&gEdkiiFormBrowserEx2ProtocolGuid, NULL, (VOID **) &FormBrowserEx2);\r
- FormBrowserEx2->ExecuteAction(BROWSER_ACTION_DEFAULT, EFI_HII_DEFAULT_CLASS_STANDARD);\r
-\r
- FakeNvData = AllocateZeroPool (sizeof(SYSTEM_CONFIGURATION));\r
-\r
- if (FakeNvData == NULL) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- \r
- Status = HiiGetBrowserData (\r
- &mSystemConfigGuid,\r
- mVariableName,\r
- sizeof (SYSTEM_CONFIGURATION),\r
- (UINT8 *) FakeNvData\r
- );\r
- \r
- if (!EFI_ERROR (Status)) {\r
- Status = gRT->SetVariable (\r
- L"Setup",\r
- &mNormalSetupGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- sizeof(SYSTEM_CONFIGURATION),\r
- FakeNvData\r
- );\r
- }\r
-\r
- FreePool (FakeNvData);\r
-\r
- DataSize = sizeof(OsSelection);\r
- Status = gRT->GetVariable(\r
- L"OsSelection",\r
- &gOsSelectionVariableGuid,\r
- NULL,\r
- &DataSize,\r
- &OsSelection\r
- );\r
-\r
- if (EFI_ERROR(Status) || (OsSelection != FakeNvData->ReservedO)) {\r
- OsSelection = FakeNvData->ReservedO;\r
- Status = gRT->SetVariable (\r
- L"OsSelection",\r
- &gOsSelectionVariableGuid,\r
- EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS | EFI_VARIABLE_NON_VOLATILE,\r
- sizeof(OsSelection),\r
- &OsSelection\r
- );\r
- }\r
-\r
- //\r
- // Reset system\r
- //\r
- gRT->ResetSystem(\r
- EfiResetCold,\r
- EFI_SUCCESS,\r
- 0,\r
- NULL\r
- );\r
- }\r
- } else if ((KeyValue == 0x123A) || (KeyValue == 0x123B) || (KeyValue == 0x123C)) {\r
- StrCpy (StringBuffer1, L"WARNING: Enable or disable USB Controllers will ");\r
- StrCpy (StringBuffer2, L"make global reset to restart system.");\r
- StrCpy (StringBuffer3, L"Press Enter/ESC to continue...");\r
- //\r
- // Popup a menu to notice user\r
- //\r
- do {\r
- CreatePopUp (EFI_LIGHTGRAY | EFI_BACKGROUND_BLUE, &Key, StringBuffer1, StringBuffer2, StringBuffer3, NULL);\r
- } while ((Key.ScanCode != SCAN_ESC) && (Key.UnicodeChar != CHAR_CARRIAGE_RETURN));\r
-\r
- FakeNvData = AllocateZeroPool (sizeof(SYSTEM_CONFIGURATION));\r
- Status = HiiGetBrowserData (\r
- &mSystemConfigGuid,\r
- mVariableName,\r
- sizeof (SYSTEM_CONFIGURATION),\r
- (UINT8 *) FakeNvData\r
- );\r
- //\r
- // Get variable data\r
- //\r
- SizeOfNvStore = sizeof(SYSTEM_CONFIGURATION);\r
- SetupData = AllocateZeroPool (sizeof(SYSTEM_CONFIGURATION));\r
- Status = gRT->GetVariable(\r
- L"Setup",\r
- &mNormalSetupGuid,\r
- NULL,\r
- &SizeOfNvStore,\r
- SetupData\r
- );\r
- if ((SetupData->UsbAutoMode != FakeNvData->UsbAutoMode) ||\r
- (SetupData->UsbXhciSupport != FakeNvData->UsbXhciSupport) ||\r
- (SetupData->PchUsb20 != FakeNvData->PchUsb20)) {\r
- GlobalReset = TRUE;\r
- } else {\r
- GlobalReset = FALSE;\r
- }\r
-\r
- }\r
- }\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
-\r
- FreePool (StringBuffer1);\r
- FreePool (StringBuffer2);\r
- FreePool (StringBuffer3);\r
-\r
- //\r
- // Workaround for Load Default for "DPTF Enable"\r
- //\r
- if (Action == EFI_BROWSER_ACTION_DEFAULT_STANDARD) {\r
- if (KeyValue == 0x1239) {\r
- return EFI_NOT_FOUND;\r
- }\r
- }\r
-\r
- if (Action == EFI_BROWSER_ACTION_FORM_CLOSE) {\r
- //\r
- // Do nothing for UEFI OPEN/CLOSE Action\r
- //\r
- return EFI_SUCCESS;\r
- }\r
-\r
- Private = EFI_CALLBACK_INFO_FROM_THIS (This);\r
- FakeNvData = &Private->FakeNvData;\r
- if (!HiiGetBrowserData (&mSystemConfigGuid, mVariableName, sizeof (SYSTEM_CONFIGURATION), (UINT8 *) FakeNvData)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- if ((Action == EFI_BROWSER_ACTION_FORM_OPEN) && (Private->FakeNvData.ReservedO != Private->BackupNvData.ReservedO)) {\r
- Private->BackupNvData.ReservedO = Private->FakeNvData.ReservedO;\r
- LoadLpssDefaultValues (Private);\r
- }\r
-\r
- //\r
- // When user selected the secure erase, set it to disable\r
- //\r
- if((KeyValue == 0x1240) && (Action == EFI_BROWSER_ACTION_CHANGED)) {\r
- FakeNvData->SecureErase = 0;\r
- }\r
-\r
- if ((Action == EFI_BROWSER_ACTION_FORM_OPEN) || (Action == EFI_BROWSER_ACTION_CHANGED)) {\r
- //\r
- // If function 0 is disabled, function 1 ~ 7 also required to be disabled.\r
- //\r
- if (Private->FakeNvData.LpssDma0Enabled == 0) {\r
- Private->FakeNvData.LpssHsuart0Enabled = 0;\r
- Private->FakeNvData.LpssHsuart1Enabled = 0;\r
- Private->FakeNvData.LpssPwm0Enabled = 0;\r
- Private->FakeNvData.LpssPwm1Enabled = 0;\r
- Private->FakeNvData.LpssSpiEnabled = 0;\r
- }\r
-\r
-\r
- //\r
- // If function 0 is disabled, function 1 ~ 7 also required to be disabled.\r
- //\r
- if (Private->FakeNvData.LpssDma1Enabled == 0) {\r
- Private->FakeNvData.LpssI2C0Enabled = 0;\r
- Private->FakeNvData.LpssI2C1Enabled = 0;\r
- Private->FakeNvData.LpssI2C2Enabled = 0;\r
- Private->FakeNvData.LpssI2C3Enabled = 0;\r
- Private->FakeNvData.LpssI2C4Enabled = 0;\r
- Private->FakeNvData.LpssI2C5Enabled = 0;\r
- Private->FakeNvData.LpssI2C6Enabled = 0;\r
- }\r
- }\r
-\r
-\r
- //\r
- // Pass changed uncommitted data back to Form Browser\r
- //\r
- HiiSetBrowserData (&mSystemConfigGuid, mVariableName, sizeof (SYSTEM_CONFIGURATION), (UINT8 *) FakeNvData, NULL);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- The driver Entry Point. The function will export a disk device class formset and\r
- its callback function to hii database.\r
-\r
- @param ImageHandle The firmware allocated handle for the EFI image.\r
- @param SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point is executed successfully.\r
- @retval other Some error occurs when executing this entry point.\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformSetupDxeInit (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_FORM_BROWSER2_PROTOCOL *FormBrowser2;\r
-\r
- mImageHandle = ImageHandle;\r
-\r
- //\r
- // There should only be one Form Configuration protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiFormBrowser2ProtocolGuid,\r
- NULL,\r
- (VOID **) &FormBrowser2\r
- );\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
- }\r
-\r
- mCallbackInfo = AllocateZeroPool (sizeof (EFI_CALLBACK_INFO));\r
- if (mCallbackInfo == NULL) {\r
- return EFI_BAD_BUFFER_SIZE;\r
- }\r
-\r
- mCallbackInfo->Signature = EFI_CALLBACK_INFO_SIGNATURE;\r
- mCallbackInfo->ConfigAccess.ExtractConfig = SystemConfigExtractConfig;\r
- mCallbackInfo->ConfigAccess.RouteConfig = SystemConfigRouteConfig;\r
- mCallbackInfo->ConfigAccess.Callback = SystemConfigCallback;\r
-\r
- //\r
- // Install Device Path Protocol and Config Access protocol to driver handle\r
- // Install Platform Driver Override Protocol to driver handle\r
- //\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &mCallbackInfo->DriverHandle,\r
- &gEfiDevicePathProtocolGuid,\r
- &mHiiVendorDevicePath,\r
- &gEfiHiiConfigAccessProtocolGuid,\r
- &mCallbackInfo->ConfigAccess,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Finish;\r
- }\r
-\r
- //\r
- // Publish our HII data\r
- //\r
- mCallbackInfo->RegisteredHandle = HiiAddPackages (\r
- &mSystemConfigGuid,\r
- mCallbackInfo->DriverHandle,\r
- VfrBin,\r
- PlatformSetupDxeStrings,\r
- NULL\r
- );\r
- if (mCallbackInfo->RegisteredHandle == NULL) {\r
- Status = EFI_OUT_OF_RESOURCES;\r
- goto Finish;\r
- }\r
-\r
- mHiiHandle = mCallbackInfo->RegisteredHandle;\r
-\r
- //\r
- // Locate ConfigRouting protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiHiiConfigRoutingProtocolGuid,\r
- NULL,\r
- (VOID **) &mCallbackInfo->HiiConfigRouting\r
- );\r
- if (EFI_ERROR (Status)) {\r
- goto Finish;\r
- }\r
-\r
- //\r
- // Clear all the globle variable\r
- //\r
- return EFI_SUCCESS;\r
-\r
-Finish:\r
- if (mCallbackInfo->DriverHandle != NULL) {\r
- gBS->UninstallMultipleProtocolInterfaces (\r
- mCallbackInfo->DriverHandle,\r
- &gEfiDevicePathProtocolGuid,\r
- &mHiiVendorDevicePath,\r
- &gEfiHiiConfigAccessProtocolGuid,\r
- &mCallbackInfo->ConfigAccess,\r
- NULL\r
- );\r
- }\r
-\r
- if (mCallbackInfo->RegisteredHandle != NULL) {\r
- HiiRemovePackages (mCallbackInfo->RegisteredHandle);\r
- }\r
-\r
- if (mCallbackInfo != NULL) {\r
- FreePool (mCallbackInfo);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Unload its installed protocol.\r
-\r
- @param[in] ImageHandle Handle that identifies the image to be unloaded.\r
-\r
- @retval EFI_SUCCESS The image has been unloaded.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-PlatformSetupDxeUnload (\r
- IN EFI_HANDLE ImageHandle\r
- )\r
-{\r
- if (mCallbackInfo != NULL) {\r
- if (mCallbackInfo->DriverHandle != NULL) {\r
- gBS->UninstallMultipleProtocolInterfaces (\r
- mCallbackInfo->DriverHandle,\r
- &gEfiDevicePathProtocolGuid,\r
- &mHiiVendorDevicePath,\r
- &gEfiHiiConfigAccessProtocolGuid,\r
- &mCallbackInfo->ConfigAccess,\r
- NULL\r
- );\r
- }\r
-\r
- if (mCallbackInfo->RegisteredHandle != NULL) {\r
- HiiRemovePackages (mCallbackInfo->RegisteredHandle);\r
- }\r
-\r
- FreePool (mCallbackInfo);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-**/\r
-\r
-#ifndef _PLAT_OVER_MNGR_H_\r
-#define _PLAT_OVER_MNGR_H_\r
-\r
-#include <FrameworkDxe.h>\r
-\r
-#include <Protocol/HiiConfigAccess.h>\r
-#include <Protocol/HiiConfigRouting.h>\r
-#include <Protocol/HiiDatabase.h>\r
-#include <Protocol/FormBrowser2.h>\r
-#include <Protocol/LoadedImage.h>\r
-#include <Protocol/FirmwareVolume2.h>\r
-#include <Protocol/PciIo.h>\r
-#include <Protocol/BusSpecificDriverOverride.h>\r
-#include <Protocol/ComponentName2.h>\r
-#include <Protocol/ComponentName.h>\r
-#include <Protocol/DriverBinding.h>\r
-#include <Protocol/DevicePathToText.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/PlatformDriverOverride.h>\r
-#include <Protocol/DataHub.h>\r
-#include <Guid/MdeModuleHii.h>\r
-#include <Guid/VariableFormat.h>\r
-#include <Guid/DataHubRecords.h>\r
-\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <Library/PrintLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/DxeServicesTableLib.h>\r
-#include <Library/HiiLib.h>\r
-#include <Library/BiosIdLib.h>\r
-#include <Library/CpuIA32.h>\r
-#include <Library/HobLib.h>\r
-#include <Guid/PlatformInfo.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-#include "Guid/SetupVariable.h"\r
-#include "Guid/OsSelection.h"\r
-\r
-#include <CpuType.h>\r
-#include <Guid/PlatformCpuInfo.h>\r
-#include <Protocol/SimpleTextIn.h>\r
-#include <Protocol/FrameworkFormBrowser.h>\r
-extern EFI_HII_HANDLE mHiiHandle;\r
-\r
-UINT32\r
-ConvertBase10ToRaw (\r
- IN EFI_EXP_BASE10_DATA *Data);\r
-\r
-UINT32\r
-ConvertBase2ToRaw (\r
- IN EFI_EXP_BASE2_DATA *Data);\r
-\r
-EFI_STATUS\r
-GetStringFromToken (\r
- IN EFI_GUID *ProducerGuid,\r
- IN STRING_REF Token,\r
- OUT CHAR16 **String\r
- );\r
-\r
-VOID\r
-SwapEntries (\r
- IN CHAR8 *Data\r
- );\r
-\r
-VOID\r
-AsciiToUnicode (\r
- IN CHAR8 *AsciiString,\r
- IN CHAR16 *UnicodeString\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-SetupInfo (\r
- );\r
-\r
-\r
-extern EFI_HANDLE mImageHandle;\r
-\r
-#endif\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 2014 - 2018, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-# This driver produces UEFI PLATFORM_DRIVER_OVERRIDE_PROTOCOL if this protocol doesn't exist.\r
-# It doesn't install again if this protocol exists.\r
-# It only implements one interface GetDriver of PLATFORM_DRIVER_OVERRIDE_PROTOCOL protocol\r
-# and doesn't support other two interfaces GetDriverPath, DriverLoaded.\r
-#\r
-# This driver also offers an UI interface in device manager to let user configure\r
-# platform override protocol to override the default algorithm for matching\r
-# drivers to controllers.\r
-#\r
-# The main flow:\r
-# 1. It dynamicly locate all controller device path.\r
-# 2. It dynamicly locate all drivers which support binding protocol.\r
-# 3. It export and dynamicly update two menu to let user select the\r
-# mapping between drivers to controllers.\r
-# 4. It save all the mapping info in NV variables for the following boot,\r
-# which will be consumed by GetDriver API of the produced the platform override protocol.\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformSetupDxe\r
- FILE_GUID = C1A69A12-8653-4fde-A215-48FCD95288C3\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PlatformSetupDxeInit\r
- UNLOAD_IMAGE = PlatformSetupDxeUnload\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64 EBC\r
-#\r
-\r
-[Sources]\r
- VfrStrings.uni\r
- FwVersionStrings.uni\r
- Vfr.vfr\r
- Main.vfi\r
- Boot.vfi\r
- PlatformSetupDxe.c\r
- SetupInfoRecords.c\r
- PlatformSetupDxe.h\r
- Security.vfi\r
- SouthClusterConfig.vfi\r
- Thermal.vfi\r
- SetupFunctions.c\r
- UnCore.vfi\r
- SystemComponent.vfi\r
- DebugConfig.vfi\r
- UqiList.uni\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec #for PchAccess.h\r
- SecurityPkg/SecurityPkg.dec\r
-\r
-[LibraryClasses]\r
- BaseLib\r
- DebugLib\r
- UefiLib\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- HiiLib\r
- BaseMemoryLib\r
- MemoryAllocationLib\r
- DevicePathLib\r
- DxeServicesTableLib\r
- UefiRuntimeServicesTableLib\r
- PrintLib\r
- BiosIdLib\r
- CpuIA32Lib\r
- IoLib\r
-\r
-[Guids]\r
- ## This GUID C Name is not required for build since it is from UefiLib and not directly used by this module source.\r
- ## gEfiGlobalVariableGuid ## SOMETIMES_CONSUMED ## Variable:L"PlatformLang" this variable specifies the platform supported language string (RFC 4646 format)\r
- ## gEfiGlobalVariableGuid ## SOMETIMES_CONSUMED ## Variable:L"Lang" this variable specifies the platform supported language string (ISO 639-2 format)\r
- ##\r
- # There could be more than one variables, from PlatDriOver, PlatDriOver1, PlatDriOver2,...\r
- #\r
- # gEfiCallerIdGuid ## Private ## Variable:L"PlatDriOver"\r
- gEfiIfrTianoGuid ## CONSUMES ## Guid\r
- gEfiProcessorSubClassGuid\r
- gEfiMiscSubClassGuid\r
- gEfiCacheSubClassGuid\r
- gEfiMemorySubClassGuid\r
- gEfiPlatformInfoGuid\r
- gEfiNormalSetupGuid\r
- gEfiSecureBootEnableDisableGuid\r
- gOsSelectionVariableGuid\r
- gEfiGlobalVariableGuid\r
-\r
-[Protocols]\r
- gEfiComponentName2ProtocolGuid ## SOMETIMES_CONSUMED (Get Driver Name if ComponentName2Protocol exists)\r
- gEfiComponentNameProtocolGuid ## SOMETIMES_CONSUMED (Get Driver Name if ComponentNameProtocol exists and ComponentName2Protocol doesn't exist)\r
- gEfiFirmwareVolume2ProtocolGuid ## SOMETIMES_CONSUMED (Get Driver Name from EFI UI section if ComponentName2Protocol and ComponentNameProtocol don't exist)\r
- gEfiPciIoProtocolGuid ## SOMETIMES_CONSUMED (Find the PCI device if PciIo protocol is installed)\r
- gEfiPciRootBridgeIoProtocolGuid\r
- gEfiBusSpecificDriverOverrideProtocolGuid ## SOMETIMES_CONSUMED (Check whether the PCI device contains one or more efi drivers in its option rom by this protocol)\r
-\r
- gEfiDriverBindingProtocolGuid ## SOMETIMES_CONSUMED\r
- gEfiLoadedImageProtocolGuid ## SOMETIMES_CONSUMED\r
- gEfiLoadedImageDevicePathProtocolGuid ## SOMETIMES_CONSUMED (Show the drivers in the second page that support DriverBindingProtocol, LoadedImageProtocol and LoadedImageDevicePathProtocol)\r
- gEfiDevicePathProtocolGuid ## SOMETIMES_CONSUMED (Show the controller device in the first page that support DevicePathProtocol)\r
-\r
- gEfiFormBrowser2ProtocolGuid ## CONSUMED\r
- gEfiHiiConfigRoutingProtocolGuid ## CONSUMED\r
- gEfiHiiConfigAccessProtocolGuid ## PRODUCED\r
- gEfiDevicePathToTextProtocolGuid ## CONSUMED\r
- gEdkiiFormBrowserEx2ProtocolGuid\r
-\r
- gEfiDataHubProtocolGuid\r
- gEfiLegacyBiosProtocolGuid\r
- gEfiSimpleNetworkProtocolGuid\r
-\r
- gEfiDiskInfoProtocolGuid ## CONSUMED\r
- gEfiMpServiceProtocolGuid\r
- gDxePchPlatformPolicyProtocolGuid\r
- gEfiCpuIo2ProtocolGuid\r
- gEfiTdtOperationProtocolGuid\r
- gEfiSmbiosProtocolGuid ## PROTOCOL CONSUMES\r
-\r
-[Pcd.common]\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
-\r
-[Depex]\r
- gEfiFormBrowser2ProtocolGuid AND gEfiHiiConfigRoutingProtocolGuid\r
+++ /dev/null
-//\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// \r\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-// \r\r
-//\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// Security.vfi\r
-//\r
-// Abstract:\r
-//\r
-// Driver Setup formset.\r
-//\r
-// --*/\r
-\r
-//\r
-// Security Configuration Form\r
-//\r
-\r
-\r
-form formid = SECURITY_CONFIGURATION_FORM_ID,\r
- title = STRING_TOKEN(STR_SECURITY_CONFIGURATION_TITLE);\r
-\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- //\r
- //TPM related\r
- //\r
- subtitle text = STRING_TOKEN(STR_TPM_CONFIGURATION_PROMPT);\r
-grayoutif ideqval Setup.ETpm== 0x1;\r
- oneof varid = Setup.fTPM,\r
- prompt = STRING_TOKEN(STR_PTT_PROMPT),\r
- help = STRING_TOKEN(STR_PTT_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value= 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-endif;\r
-\r
-grayoutif ideqval Setup.fTPM == 0x1;\r
- oneof varid = Setup.ETpm,\r
- prompt = STRING_TOKEN(STR_TPM_PROMPT),\r
- help = STRING_TOKEN(STR_TPM_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value= 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-endif;\r
-\r
-suppressif ideqval Setup.fTPM == 0;\r
- oneof varid = Setup.MeasuredBootEnable,\r
- prompt = STRING_TOKEN(STR_MEASURED_BOOT_ENABLE_PROMPT),\r
- help = STRING_TOKEN(STR_MEASURED_BOOT_ENABLE_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-endif;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_PASSWORD_CONFIGURATION_SUBTITLE);\r
-\r
- password varid = Setup.AdminPassword,\r
- prompt = STRING_TOKEN(STR_ADMIN_PASSWORD),\r
- help = STRING_TOKEN(STR_ADMIN_PASSWORD_HELP),\r
- flags = 0,\r
- minsize = 0,\r
- maxsize = PASSWORD_MAX_SIZE,\r
- encoding = 1,\r
- endpassword;\r
-\r
- password varid = Setup.UserPassword,\r
- prompt = STRING_TOKEN(STR_USER_PASSWORD),\r
- help = STRING_TOKEN(STR_USER_PASSWORD_HELP),\r
- flags = 0,\r
- minsize = 0,\r
- maxsize = PASSWORD_MAX_SIZE,\r
- encoding = 1,\r
- endpassword;\r
-suppressif TRUE;\r
- password varid = Setup.AdminPassword,\r
- prompt = STRING_TOKEN(STR_CHANGE_ADMIN_PASSWORD),\r
- help = STRING_TOKEN(STR_CHANGE_ADMIN_PASSWORD_HELP),\r
- flags = 0,\r
- minsize = 0,\r
- maxsize = PASSWORD_MAX_SIZE,\r
- encoding = 1,\r
- endpassword;\r
-\r
- password varid = Setup.UserPassword,\r
- prompt = STRING_TOKEN(STR_CHANGE_USER_PASSWORD),\r
- help = STRING_TOKEN(STR_CHANGE_USER_PASSWORD_HELP),\r
- flags = 0,\r
- minsize = 0,\r
- maxsize = PASSWORD_MAX_SIZE,\r
- encoding = 1,\r
- endpassword;\r
-endif;\r
-\r
-endform;\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- SetupFunctions.c\r
-\r
-Abstract:\r
-\r
-Revision History\r
-\r
---*/\r
-\r
-#include "PlatformSetupDxe.h"\r
-\r
-VOID\r
-AsciiToUnicode (\r
- IN CHAR8 *AsciiString,\r
- IN CHAR16 *UnicodeString\r
- )\r
-{\r
- UINT8 Index;\r
-\r
- Index = 0;\r
- while (AsciiString[Index] != 0) {\r
- UnicodeString[Index] = (CHAR16)AsciiString[Index];\r
- Index++;\r
- }\r
-}\r
-\r
-VOID\r
-SwapEntries (\r
- IN CHAR8 *Data\r
- )\r
-{\r
- UINT16 Index;\r
- CHAR8 Temp8;\r
-\r
- Index = 0;\r
- while (Data[Index] != 0 && Data[Index+1] != 0) {\r
- Temp8 = Data[Index];\r
- Data[Index] = Data[Index+1];\r
- Data[Index+1] = Temp8;\r
- Index +=2;\r
- }\r
-\r
- return;\r
-}\r
-\r
-UINT32\r
-ConvertBase10ToRaw (\r
- IN EFI_EXP_BASE10_DATA *Data)\r
-{\r
- UINTN Index;\r
- UINT32 RawData;\r
-\r
- RawData = Data->Value;\r
- for (Index = 0; Index < (UINTN) Data->Exponent; Index++) {\r
- RawData *= 10;\r
- }\r
-\r
- return RawData;\r
-}\r
-\r
-UINT32\r
-ConvertBase2ToRaw (\r
- IN EFI_EXP_BASE2_DATA *Data)\r
-{\r
- UINTN Index;\r
- UINT32 RawData;\r
-\r
- RawData = Data->Value;\r
- for (Index = 0; Index < (UINTN) Data->Exponent; Index++) {\r
- RawData <<= 1;\r
- }\r
-\r
- return RawData;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- SetupInfoRecords.c\r
-\r
-Abstract:\r
-\r
- This is the filter driver to retrieve data hub entries.\r
-\r
-Revision History:\r
---*/\r
-\r
-#include "PlatformSetupDxe.h"\r
-#include <Protocol/LegacyBios.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include <Protocol/SimpleNetwork.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/DiskInfo.h>\r
-#include <Protocol/IdeControllerInit.h>\r
-#include <Protocol/MpService.h>\r
-#include <Protocol/PchPlatformPolicy.h>\r
-#include <Protocol/CpuIo2.h>\r
-#include <Protocol/Smbios.h>\r
-#include <IndustryStandard/SmBios.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/I2CLib.h>\r
-#include <Guid/GlobalVariable.h>\r
-\r
-#include "Valleyview.h"\r
-#include "VlvAccess.h"\r
-#include "PchAccess.h"\r
-#include "SetupMode.h"\r
-#include "PchCommonDefinitions.h"\r
-#include <PlatformBaseAddresses.h>\r
-\r
-\r
-typedef struct {\r
- UINT8 ID;\r
- CHAR8 String[16];\r
-} VLV_REV;\r
-\r
-typedef struct {\r
- UINT8 RevId;\r
- CHAR8 String[16];\r
-} SB_REV;\r
-\r
-//\r
-// Silicon Steppings\r
-//\r
-SB_REV SBRevisionTable[] = {\r
- {V_PCH_LPC_RID_0, "(A0 Stepping)"},\r
- {V_PCH_LPC_RID_1, "(A0 Stepping)"},\r
- {V_PCH_LPC_RID_2, "(A1 Stepping)"},\r
- {V_PCH_LPC_RID_3, "(A1 Stepping)"},\r
- {V_PCH_LPC_RID_4, "(B0 Stepping)"},\r
- {V_PCH_LPC_RID_5, "(B0 Stepping)"},\r
- {V_PCH_LPC_RID_6, "(B1 Stepping)"},\r
- {V_PCH_LPC_RID_7, "(B1 Stepping)"},\r
- {V_PCH_LPC_RID_8, "(B2 Stepping)"},\r
- {V_PCH_LPC_RID_9, "(B2 Stepping)"},\r
- {V_PCH_LPC_RID_A, "(B3 Stepping)"},\r
- {V_PCH_LPC_RID_B, "(B3 Stepping)"},\r
- {V_PCH_LPC_RID_C, "(C0 Stepping)"},\r
- {V_PCH_LPC_RID_D, "(C0 Stepping)"}\r
-};\r
-\r
-#define LEFT_JUSTIFY 0x01\r
-#define PREFIX_SIGN 0x02\r
-#define PREFIX_BLANK 0x04\r
-#define COMMA_TYPE 0x08\r
-#define LONG_TYPE 0x10\r
-#define PREFIX_ZERO 0x20\r
-\r
-#define ICH_REG_REV 0x08\r
-#define MSR_IA32_PLATFORM_ID 0x17\r
-\r
-\r
-BOOLEAN mSetupInfoDone = FALSE;\r
-UINT8 mUseProductKey = 0;\r
-EFI_EXP_BASE10_DATA mProcessorFrequency;\r
-EFI_EXP_BASE10_DATA mProcessorFsbFrequency;\r
-\r
-EFI_GUID mProcessorProducerGuid;\r
-EFI_HII_HANDLE mHiiHandle;\r
-EFI_PLATFORM_CPU_INFO mPlatformCpuInfo;\r
-SYSTEM_CONFIGURATION mSystemConfiguration;\r
-EFI_PLATFORM_INFO_HOB *mPlatformInfo;\r
-\r
-\r
-#define memset SetMem\r
-\r
-UINT16 mMemorySpeed = 0xffff;\r
-EFI_PHYSICAL_ADDRESS mMemorySizeChannelASlot0 = 0;\r
-UINT16 mMemorySpeedChannelASlot0 = 0xffff;\r
-EFI_PHYSICAL_ADDRESS mMemorySizeChannelASlot1 = 0;\r
-UINT16 mMemorySpeedChannelASlot1 = 0xffff;\r
-EFI_PHYSICAL_ADDRESS mMemorySizeChannelBSlot0 = 0;\r
-UINT16 mMemorySpeedChannelBSlot0 = 0xffff;\r
-EFI_PHYSICAL_ADDRESS mMemorySizeChannelBSlot1 = 0;\r
-UINT16 mMemorySpeedChannelBSlot1 = 0xffff;\r
-EFI_PHYSICAL_ADDRESS mMemorySizeChannelCSlot0 = 0;\r
-UINT16 mMemorySpeedChannelCSlot0 = 0xffff;\r
-EFI_PHYSICAL_ADDRESS mMemorySizeChannelCSlot1 = 0;\r
-UINT16 mMemorySpeedChannelCSlot1 = 0xffff;\r
-UINTN mMemoryMode = 0xff;\r
-\r
-#define CHARACTER_NUMBER_FOR_VALUE 30\r
- typedef struct {\r
- EFI_STRING_TOKEN MemoryDeviceLocator;\r
- EFI_STRING_TOKEN MemoryBankLocator;\r
- EFI_STRING_TOKEN MemoryManufacturer;\r
- EFI_STRING_TOKEN MemorySerialNumber;\r
- EFI_STRING_TOKEN MemoryAssetTag;\r
- EFI_STRING_TOKEN MemoryPartNumber;\r
- EFI_INTER_LINK_DATA MemoryArrayLink;\r
- EFI_INTER_LINK_DATA MemorySubArrayLink;\r
- UINT16 MemoryTotalWidth;\r
- UINT16 MemoryDataWidth;\r
- UINT64 MemoryDeviceSize;\r
- EFI_MEMORY_FORM_FACTOR MemoryFormFactor;\r
- UINT8 MemoryDeviceSet;\r
- EFI_MEMORY_ARRAY_TYPE MemoryType;\r
- EFI_MEMORY_TYPE_DETAIL MemoryTypeDetail;\r
- UINT16 MemorySpeed;\r
- EFI_MEMORY_STATE MemoryState;\r
-} EFI_MEMORY_ARRAY_LINK;\r
-\r
-\r
-typedef struct {\r
- EFI_PHYSICAL_ADDRESS MemoryArrayStartAddress;\r
- EFI_PHYSICAL_ADDRESS MemoryArrayEndAddress;\r
- EFI_INTER_LINK_DATA PhysicalMemoryArrayLink;\r
- UINT16 MemoryArrayPartitionWidth;\r
-} EFI_MEMORY_ARRAY_START_ADDRESS;\r
-\r
-\r
-typedef enum {\r
- PCH_SATA_MODE_IDE = 0,\r
- PCH_SATA_MODE_AHCI,\r
- PCH_SATA_MODE_RAID,\r
- PCH_SATA_MODE_MAX\r
-} PCH_SATA_MODE;\r
-\r
-/**\r
- Acquire the string associated with the Index from smbios structure and return it.\r
- The caller is responsible for free the string buffer.\r
-\r
- @param OptionalStrStart The start position to search the string\r
- @param Index The index of the string to extract\r
- @param String The string that is extracted\r
-\r
- @retval EFI_SUCCESS The function returns EFI_SUCCESS always.\r
-\r
-**/\r
-EFI_STATUS\r
-GetOptionalStringByIndex (\r
- IN CHAR8 *OptionalStrStart,\r
- IN UINT8 Index,\r
- OUT CHAR16 **String\r
- )\r
-{\r
- UINTN StrSize;\r
-\r
- if (Index == 0) {\r
- *String = AllocateZeroPool (sizeof (CHAR16));\r
- return EFI_SUCCESS;\r
- }\r
-\r
- StrSize = 0;\r
- do {\r
- Index--;\r
- OptionalStrStart += StrSize;\r
- StrSize = AsciiStrSize (OptionalStrStart);\r
- } while (OptionalStrStart[StrSize] != 0 && Index != 0);\r
-\r
- if ((Index != 0) || (StrSize == 1)) {\r
- //\r
- // Meet the end of strings set but Index is non-zero, or\r
- // Find an empty string\r
- //\r
- return EFI_NOT_FOUND;\r
- } else {\r
- *String = AllocatePool (StrSize * sizeof (CHAR16));\r
- AsciiStrToUnicodeStr (OptionalStrStart, *String);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- VSPrint worker function that prints a Value as a decimal number in Buffer\r
-\r
- @param Buffer Location to place ascii decimal number string of Value.\r
- @param Value Decimal value to convert to a string in Buffer.\r
- @param Flags Flags to use in printing decimal string, see file header for details.\r
- @param Width Width of hex value.\r
-\r
- Number of characters printed.\r
-\r
-**/\r
-UINTN\r
-EfiValueToString (\r
- IN OUT CHAR16 *Buffer,\r
- IN INT64 Value,\r
- IN UINTN Flags,\r
- IN UINTN Width\r
- )\r
-{\r
- CHAR16 TempBuffer[CHARACTER_NUMBER_FOR_VALUE];\r
- CHAR16 *TempStr;\r
- CHAR16 *BufferPtr;\r
- UINTN Count;\r
- UINTN ValueCharNum;\r
- UINTN Remainder;\r
- CHAR16 Prefix;\r
- UINTN Index;\r
- BOOLEAN ValueIsNegative;\r
- UINT64 TempValue;\r
-\r
- TempStr = TempBuffer;\r
- BufferPtr = Buffer;\r
- Count = 0;\r
- ValueCharNum = 0;\r
- ValueIsNegative = FALSE;\r
-\r
- if (Width > CHARACTER_NUMBER_FOR_VALUE - 1) {\r
- Width = CHARACTER_NUMBER_FOR_VALUE - 1;\r
- }\r
-\r
- if (Value < 0) {\r
- Value = -Value;\r
- ValueIsNegative = TRUE;\r
- }\r
-\r
- do {\r
- TempValue = Value;\r
- Value = (INT64)DivU64x32 ((UINT64)Value, 10);\r
- Remainder = (UINTN)((UINT64)TempValue - 10 * Value);\r
- *(TempStr++) = (CHAR16)(Remainder + '0');\r
- ValueCharNum++;\r
- Count++;\r
- if ((Flags & COMMA_TYPE) == COMMA_TYPE) {\r
- if (ValueCharNum % 3 == 0 && Value != 0) {\r
- *(TempStr++) = ',';\r
- Count++;\r
- }\r
- }\r
- } while (Value != 0);\r
-\r
- if (ValueIsNegative) {\r
- *(TempStr++) = '-';\r
- Count++;\r
- }\r
-\r
- if ((Flags & PREFIX_ZERO) && !ValueIsNegative) {\r
- Prefix = '0';\r
- } else {\r
- Prefix = ' ';\r
- }\r
-\r
- Index = Count;\r
- if (!(Flags & LEFT_JUSTIFY)) {\r
- for (; Index < Width; Index++) {\r
- *(TempStr++) = Prefix;\r
- }\r
- }\r
-\r
- //\r
- // Reverse temp string into Buffer.\r
- //\r
- if (Width > 0 && (UINTN) (TempStr - TempBuffer) > Width) {\r
- TempStr = TempBuffer + Width;\r
- }\r
- Index = 0;\r
- while (TempStr != TempBuffer) {\r
- *(BufferPtr++) = *(--TempStr);\r
- Index++;\r
- }\r
-\r
- *BufferPtr = 0;\r
- return Index;\r
-}\r
-\r
-static CHAR16 mHexStr[] = { L'0', L'1', L'2', L'3', L'4', L'5', L'6', L'7',\r
- L'8', L'9', L'A', L'B', L'C', L'D', L'E', L'F' };\r
-\r
-/**\r
- VSPrint worker function that prints a Value as a hex number in Buffer\r
-\r
- @param Buffer Location to place ascii hex string of Value.\r
- @param Value Hex value to convert to a string in Buffer.\r
- @param Flags Flags to use in printing Hex string, see file header for details.\r
- @param Width Width of hex value.\r
-\r
- @retval Number of characters printed.\r
-\r
-**/\r
-UINTN\r
-EfiValueToHexStr (\r
- IN OUT CHAR16 *Buffer,\r
- IN UINT64 Value,\r
- IN UINTN Flags,\r
- IN UINTN Width\r
- )\r
-{\r
- CHAR16 TempBuffer[CHARACTER_NUMBER_FOR_VALUE];\r
- CHAR16 *TempStr;\r
- CHAR16 Prefix;\r
- CHAR16 *BufferPtr;\r
- UINTN Count;\r
- UINTN Index;\r
-\r
- TempStr = TempBuffer;\r
- BufferPtr = Buffer;\r
-\r
- //\r
- // Count starts at one since we will null terminate. Each iteration of the\r
- // loop picks off one nibble. Oh yea TempStr ends up backwards\r
- //\r
- Count = 0;\r
-\r
- if (Width > CHARACTER_NUMBER_FOR_VALUE - 1) {\r
- Width = CHARACTER_NUMBER_FOR_VALUE - 1;\r
- }\r
-\r
- do {\r
- Index = ((UINTN)Value & 0xf);\r
- *(TempStr++) = mHexStr[Index];\r
- Value = RShiftU64 (Value, 4);\r
- Count++;\r
- } while (Value != 0);\r
-\r
- if (Flags & PREFIX_ZERO) {\r
- Prefix = '0';\r
- } else {\r
- Prefix = ' ';\r
- }\r
-\r
- Index = Count;\r
- if (!(Flags & LEFT_JUSTIFY)) {\r
- for (; Index < Width; Index++) {\r
- *(TempStr++) = Prefix;\r
- }\r
- }\r
-\r
- //\r
- // Reverse temp string into Buffer.\r
- //\r
- if (Width > 0 && (UINTN) (TempStr - TempBuffer) > Width) {\r
- TempStr = TempBuffer + Width;\r
- }\r
- Index = 0;\r
- while (TempStr != TempBuffer) {\r
- *(BufferPtr++) = *(--TempStr);\r
- Index++;\r
- }\r
-\r
- *BufferPtr = 0;\r
- return Index;\r
-}\r
-\r
-/*++\r
- Converts MAC address to Unicode string.\r
- The value is 64-bit and the resulting string will be 12\r
- digit hex number in pairs of digits separated by dashes.\r
-\r
- @param String string that will contain the value\r
- @param MacAddr add argument and description to function comment\r
- @param AddrSize add argument and description to function comment\r
-\r
-**/\r
-CHAR16 *\r
-StrMacToString (\r
- OUT CHAR16 *String,\r
- IN EFI_MAC_ADDRESS *MacAddr,\r
- IN UINT32 AddrSize\r
- )\r
-{\r
- UINT32 i;\r
-\r
- for (i = 0; i < AddrSize; i++) {\r
-\r
- EfiValueToHexStr (\r
- &String[2 * i],\r
- MacAddr->Addr[i] & 0xFF,\r
- PREFIX_ZERO,\r
- 2\r
- );\r
- }\r
-\r
- //\r
- // Terminate the string.\r
- //\r
- String[2 * AddrSize] = L'\0';\r
-\r
- return String;\r
-}\r
-\r
-VOID UpdateLatestBootTime() {\r
- UINTN VarSize;\r
- EFI_STATUS Status;\r
- UINT64 TimeValue;\r
- CHAR16 Buffer[40];\r
- if (mSystemConfiguration.LogBootTime != 1) {\r
- return;\r
- }\r
- VarSize = sizeof(TimeValue);\r
- Status = gRT->GetVariable(\r
- BOOT_TIME_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &TimeValue\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return;\r
- }\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%d ms", (UINT32)TimeValue);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_LOG_BOOT_TIME_VALUE), Buffer, NULL);\r
-}\r
-\r
-/**\r
- Get Cache Type for the specified Cache. This function is invoked when there is data records\r
- available in the Data Hub.\r
-\r
- Get Cache Type function arguments:\r
-\r
- @param Instance The instance number of the subclass with the same ProducerName..\r
- @param SubInstance The instance number of the RecordType for the same Instance.\r
- @param CacheType Cache type, see definition of EFI_CACHE_TYPE_DATA.\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-GetCacheType(\r
- IN UINT16 Instance,\r
- IN UINT16 SubInstance,\r
- IN EFI_CACHE_TYPE_DATA* CacheType)\r
-{\r
- EFI_STATUS Status;\r
- EFI_DATA_HUB_PROTOCOL *DataHub;\r
- EFI_DATA_RECORD_HEADER *Record;\r
- UINT64 MonotonicCount;\r
- EFI_CACHE_VARIABLE_RECORD* CacheVariableRecord;\r
- EFI_SUBCLASS_TYPE1_HEADER *DataHeader;\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiDataHubProtocolGuid,\r
- NULL,\r
- (void **)&DataHub\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Get all available data records from data hub\r
- //\r
- MonotonicCount = 0;\r
- Record = NULL;\r
-\r
- do {\r
- Status = DataHub->GetNextRecord (\r
- DataHub,\r
- &MonotonicCount,\r
- NULL,\r
- &Record\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- if (Record->DataRecordClass == EFI_DATA_RECORD_CLASS_DATA) {\r
- DataHeader = (EFI_SUBCLASS_TYPE1_HEADER *)(Record + 1);\r
-\r
- if(CompareGuid(&Record->DataRecordGuid, &gEfiCacheSubClassGuid) &&\r
- (DataHeader->RecordType == CacheTypeRecordType) &&\r
- (DataHeader->Instance == Instance) &&\r
- (DataHeader->SubInstance == SubInstance)) {\r
- CacheVariableRecord = (EFI_CACHE_VARIABLE_RECORD *)(DataHeader + 1);\r
- if(CacheType){\r
- *CacheType = CacheVariableRecord->CacheType;\r
- return EFI_SUCCESS;\r
- }\r
- }\r
- }\r
- }\r
- } while(!EFI_ERROR(Status) && (MonotonicCount != 0));\r
-\r
- return EFI_NOT_FOUND;\r
-}\r
-\r
-/**\r
- Setup data filter function. This function is invoked when there is data records\r
- available in the Data Hub.\r
-\r
-\r
- Standard event notification function arguments:\r
- @param Event The event that is signaled.\r
- @param Context Not used here.\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-VOID\r
-PrepareSetupInformation (\r
- )\r
-{\r
-\r
- EFI_STATUS Status;\r
- EFI_DATA_HUB_PROTOCOL *DataHub;\r
- EFI_DATA_RECORD_HEADER *Record;\r
- UINT8 *SrcData;\r
- EFI_SUBCLASS_TYPE1_HEADER *DataHeader;\r
- CHAR16 *NewString;\r
- CHAR16 *NewString2;\r
- CHAR16 *NewStringToken;\r
- STRING_REF TokenToUpdate;\r
- EFI_PROCESSOR_VERSION_DATA *ProcessorVersion;\r
- UINTN Index;\r
- UINTN DataOutput;\r
-\r
- EFI_PROCESSOR_MICROCODE_REVISION_DATA *CpuUcodeRevisionData;\r
- EFI_MEMORY_ARRAY_START_ADDRESS *MemoryArray;\r
- EFI_MEMORY_ARRAY_LINK *MemoryArrayLink;\r
- UINT64 MonotonicCount;\r
-\r
- CHAR16 Version[100]; //Assuming that strings are < 100 UCHAR\r
- CHAR16 ReleaseDate[100]; //Assuming that strings are < 100 UCHAR\r
- CHAR16 ReleaseTime[100]; //Assuming that strings are < 100 UCHAR\r
-\r
- NewString = AllocateZeroPool (0x100);\r
- NewString2 = AllocateZeroPool (0x100);\r
- SetMem(Version, sizeof(Version), 0);\r
- SetMem(ReleaseDate, sizeof(ReleaseDate), 0);\r
- SetMem(ReleaseTime, sizeof(ReleaseTime), 0);\r
-\r
- //\r
- // Get the Data Hub Protocol. Assume only one instance\r
- //\r
- Status = gBS->LocateProtocol (&gEfiDataHubProtocolGuid, NULL, (void **)&DataHub);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Get all available data records from data hub\r
- //\r
- MonotonicCount = 0;\r
- Record = NULL;\r
-\r
- do {\r
- Status = DataHub->GetNextRecord (DataHub, &MonotonicCount, NULL, &Record);\r
- if (!EFI_ERROR(Status)) {\r
- if (Record->DataRecordClass == EFI_DATA_RECORD_CLASS_DATA) {\r
- DataHeader = (EFI_SUBCLASS_TYPE1_HEADER *)(Record + 1);\r
- SrcData = (UINT8 *)(DataHeader + 1);\r
-\r
- //\r
- // Processor\r
- //\r
- if (CompareGuid(&Record->DataRecordGuid, &gEfiProcessorSubClassGuid)) {\r
- CopyMem (&mProcessorProducerGuid, &Record->ProducerName, sizeof(EFI_GUID));\r
- switch (DataHeader->RecordType) {\r
- case ProcessorCoreFrequencyRecordType:\r
- CopyMem(&mProcessorFrequency, SrcData, sizeof(EFI_EXP_BASE10_DATA));\r
- Index = EfiValueToString (\r
- NewString,\r
- ConvertBase10ToRaw ((EFI_EXP_BASE10_DATA *)SrcData)/1000000000,\r
- PREFIX_ZERO,\r
- 0\r
- );\r
- StrCat (NewString, L".");\r
- EfiValueToString (\r
- NewString + Index + 1,\r
- ((ConvertBase10ToRaw ((EFI_EXP_BASE10_DATA *)SrcData)%1000000000)/10000000),\r
- PREFIX_ZERO,\r
- 0\r
- );\r
- StrCat (NewString, L" GHz");\r
- TokenToUpdate = (STRING_REF)STR_PROCESSOR_SPEED_VALUE;\r
- HiiSetString(mHiiHandle, TokenToUpdate, NewString, NULL);\r
- break;\r
-\r
- case ProcessorVersionRecordType:\r
- ProcessorVersion = (EFI_PROCESSOR_VERSION_DATA *)SrcData;\r
- NewStringToken = HiiGetPackageString(&mProcessorProducerGuid, *ProcessorVersion, NULL);\r
- TokenToUpdate = (STRING_REF)STR_PROCESSOR_VERSION_VALUE;\r
- HiiSetString(mHiiHandle, TokenToUpdate, NewStringToken, NULL);\r
- break;\r
- case CpuUcodeRevisionDataRecordType:\r
- CpuUcodeRevisionData = (EFI_PROCESSOR_MICROCODE_REVISION_DATA *) SrcData;\r
- if (CpuUcodeRevisionData->ProcessorMicrocodeRevisionNumber != 0) {\r
- EfiValueToHexStr (\r
- NewString,\r
- CpuUcodeRevisionData->ProcessorMicrocodeRevisionNumber,\r
- PREFIX_ZERO,\r
- 8\r
- );\r
- TokenToUpdate = (STRING_REF)STR_PROCESSOR_MICROCODE_VALUE;\r
- HiiSetString(mHiiHandle, TokenToUpdate, NewString, NULL);\r
- }\r
- break;\r
- default:\r
- break;\r
- }\r
-\r
- //\r
- // Cache\r
- //\r
- } else if (CompareGuid(&Record->DataRecordGuid, &gEfiCacheSubClassGuid) &&\r
- (DataHeader->RecordType == CacheSizeRecordType)) {\r
- if (DataHeader->SubInstance == EFI_CACHE_L1) {\r
- EFI_CACHE_TYPE_DATA CacheType;\r
- if (EFI_SUCCESS == GetCacheType(DataHeader->Instance, DataHeader->SubInstance,&CacheType)){\r
- if (CacheType == EfiCacheTypeData) {\r
- TokenToUpdate = (STRING_REF)STR_PROCESSOR_L1_DATA_CACHE_VALUE;\r
- } else if (CacheType == EfiCacheTypeInstruction) {\r
- TokenToUpdate = (STRING_REF)STR_PROCESSOR_L1_INSTR_CACHE_VALUE;\r
- } else {\r
- continue;\r
- }\r
- } else {\r
- continue;\r
- }\r
- }\r
- else if (DataHeader->SubInstance == EFI_CACHE_L2) {\r
- TokenToUpdate = (STRING_REF)STR_PROCESSOR_L2_CACHE_VALUE;\r
- } else {\r
- continue;\r
- }\r
- if (ConvertBase2ToRaw((EFI_EXP_BASE2_DATA *)SrcData)) {\r
- DataOutput = ConvertBase2ToRaw((EFI_EXP_BASE2_DATA *)SrcData) >> 10;\r
- EfiValueToString (NewString, DataOutput, PREFIX_ZERO, 0);\r
-\r
- StrCat (NewString, L" KB");\r
- if (DataHeader->SubInstance == EFI_CACHE_L3) {\r
- HiiSetString(mHiiHandle, TokenToUpdate, NewString, NULL);\r
- } else if(DataHeader->SubInstance == EFI_CACHE_L2 && mPlatformCpuInfo.CpuPackage.CoresPerPhysicalPackage > 1){\r
- //\r
- // Show XxL2 string\r
- //\r
- EfiValueToString (\r
- NewString2,\r
- mPlatformCpuInfo.CpuPackage.CoresPerPhysicalPackage,\r
- PREFIX_ZERO,\r
- 0\r
- );\r
- StrCat(NewString2, L"x ");\r
- StrCat(NewString2, NewString);\r
- HiiSetString(mHiiHandle, TokenToUpdate, NewString2, NULL);\r
- } else {\r
- HiiSetString(mHiiHandle, TokenToUpdate, NewString, NULL);\r
- }\r
- }\r
-\r
- //\r
- // Memory\r
- //\r
- } else if (CompareGuid(&Record->DataRecordGuid, &gEfiMemorySubClassGuid)) {\r
- switch (DataHeader->RecordType) {\r
- case EFI_MEMORY_ARRAY_LINK_RECORD_NUMBER:\r
- MemoryArrayLink = (EFI_MEMORY_ARRAY_LINK *)SrcData;\r
-\r
- if (MemoryArrayLink->MemorySpeed > 0) {\r
- //\r
- // Save the lowest speed memory module\r
- //\r
- if (MemoryArrayLink->MemorySpeed < mMemorySpeed) {\r
- mMemorySpeed = MemoryArrayLink->MemorySpeed;\r
- }\r
- switch (DataHeader->SubInstance) {\r
- case 1:\r
- mMemorySpeedChannelASlot0 = MemoryArrayLink->MemorySpeed;\r
- mMemorySizeChannelASlot0 = MemoryArrayLink->MemoryDeviceSize;\r
- break;\r
- case 2:\r
- mMemorySpeedChannelASlot1 = MemoryArrayLink->MemorySpeed;\r
- mMemorySizeChannelASlot1 = MemoryArrayLink->MemoryDeviceSize;\r
- break;\r
- case 3:\r
- mMemorySpeedChannelBSlot0 = MemoryArrayLink->MemorySpeed;\r
- mMemorySizeChannelBSlot0 = MemoryArrayLink->MemoryDeviceSize;\r
- break;\r
- case 4:\r
- mMemorySpeedChannelBSlot1 = MemoryArrayLink->MemorySpeed;\r
- mMemorySizeChannelBSlot1 = MemoryArrayLink->MemoryDeviceSize;\r
- break;\r
- case 5:\r
- mMemorySpeedChannelCSlot0 = MemoryArrayLink->MemorySpeed;\r
- mMemorySizeChannelCSlot0 = MemoryArrayLink->MemoryDeviceSize;\r
- break;\r
- case 6:\r
- mMemorySpeedChannelCSlot1 = MemoryArrayLink->MemorySpeed;\r
- mMemorySizeChannelCSlot1 = MemoryArrayLink->MemoryDeviceSize;\r
- break;\r
- default:\r
- break;\r
- }\r
- }\r
- break;\r
-\r
- case EFI_MEMORY_ARRAY_START_ADDRESS_RECORD_NUMBER:\r
- MemoryArray = (EFI_MEMORY_ARRAY_START_ADDRESS *)SrcData;\r
- if (MemoryArray->MemoryArrayEndAddress - MemoryArray->MemoryArrayStartAddress) {\r
- DataOutput = (UINTN)RShiftU64((MemoryArray->MemoryArrayEndAddress - MemoryArray->MemoryArrayStartAddress + 1), 20);\r
- EfiValueToString (NewString, DataOutput / 1024, PREFIX_ZERO, 0);\r
- if(DataOutput % 1024) {\r
- StrCat (NewString, L".");\r
- DataOutput = ((DataOutput % 1024) * 1000) / 1024;\r
- while(!(DataOutput % 10))\r
- DataOutput = DataOutput / 10;\r
- EfiValueToString (NewString2, DataOutput, PREFIX_ZERO, 0);\r
- StrCat (NewString, NewString2);\r
- }\r
- StrCat (NewString, L" GB");\r
- TokenToUpdate = (STRING_REF)STR_TOTAL_MEMORY_SIZE_VALUE;\r
- HiiSetString(mHiiHandle, TokenToUpdate, NewString, NULL);\r
- }\r
- break;\r
-\r
- default:\r
- break;\r
- }\r
- }\r
- }\r
- }\r
- } while (!EFI_ERROR(Status) && (MonotonicCount != 0));\r
-\r
- Status = GetBiosVersionDateTime (\r
- Version,\r
- ReleaseDate,\r
- ReleaseTime\r
- );\r
-\r
- DEBUG ((EFI_D_ERROR, "GetBiosVersionDateTime :%s %s %s \n", Version, ReleaseDate, ReleaseTime));\r
- if (!EFI_ERROR (Status)) {\r
- UINTN Length = 0;\r
- CHAR16 *BuildDateTime;\r
-\r
- Length = StrLen(ReleaseDate) + StrLen(ReleaseTime);\r
-\r
- BuildDateTime = AllocateZeroPool ((Length+2) * sizeof(CHAR16));\r
- StrCpy (BuildDateTime, ReleaseDate);\r
- StrCat (BuildDateTime, L" ");\r
- StrCat (BuildDateTime, ReleaseTime);\r
-\r
- TokenToUpdate = (STRING_REF)STR_BIOS_VERSION_VALUE;\r
- DEBUG ((EFI_D_ERROR, "update STR_BIOS_VERSION_VALUE\n"));\r
- HiiSetString(mHiiHandle, TokenToUpdate, Version, NULL);\r
-\r
- TokenToUpdate = (STRING_REF)STR_BIOS_BUILD_TIME_VALUE;\r
- DEBUG ((EFI_D_ERROR, "update STR_BIOS_BUILD_TIME_VALUE\n"));\r
- HiiSetString(mHiiHandle, TokenToUpdate, BuildDateTime, NULL);\r
- }\r
-\r
- //\r
- // Calculate and update memory speed display in Main Page\r
- //\r
- //\r
- // Update the overall memory speed\r
- //\r
- if (mMemorySpeed != 0xffff) {\r
- EfiValueToString (NewString, mMemorySpeed, PREFIX_ZERO, 0);\r
- StrCat (NewString, L" MHz");\r
-\r
- TokenToUpdate = (STRING_REF)STR_SYSTEM_MEMORY_SPEED_VALUE;\r
- HiiSetString(mHiiHandle, TokenToUpdate, NewString, NULL);\r
- }\r
-\r
- gBS->FreePool(NewString);\r
- gBS->FreePool(NewString2);\r
-\r
- return;\r
-}\r
-\r
-/**\r
-\r
- Routine Description: update the SETUP info for "Additional Information" which is SMBIOS info.\r
-\r
- @retval EFI_STATUS\r
-\r
-**/\r
-EFI_STATUS\r
-UpdateAdditionalInformation (\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT64 MonotonicCount;\r
- EFI_DATA_HUB_PROTOCOL *DataHub;\r
- EFI_DATA_RECORD_HEADER *Record;\r
- EFI_SUBCLASS_TYPE1_HEADER *DataHeader;\r
- EFI_SMBIOS_PROTOCOL *Smbios;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- EFI_SMBIOS_TABLE_HEADER *SmbiosRecord;\r
- SMBIOS_TABLE_TYPE0 *Type0Record;\r
- UINT8 StrIndex;\r
- CHAR16 *BiosVersion = NULL;\r
- CHAR16 *IfwiVersion = NULL;\r
- UINT16 SearchIndex;\r
- EFI_STRING_ID TokenToUpdate;\r
-#if defined( RVP_SUPPORT ) && RVP_SUPPORT\r
- EFI_MISC_SYSTEM_MANUFACTURER *SystemManufacturer;\r
-#endif\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiDataHubProtocolGuid,\r
- NULL,\r
- (void **)&DataHub\r
- );\r
-\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- MonotonicCount = 0;\r
- Record = NULL;\r
- do {\r
- Status = DataHub->GetNextRecord (\r
- DataHub,\r
- &MonotonicCount,\r
- NULL,\r
- &Record\r
- );\r
- if (Record->DataRecordClass == EFI_DATA_RECORD_CLASS_DATA) {\r
- DataHeader = (EFI_SUBCLASS_TYPE1_HEADER *)(Record + 1);\r
-\r
- if (CompareGuid(&Record->DataRecordGuid, &gEfiMiscSubClassGuid) &&\r
- (DataHeader->RecordType == EFI_MISC_SYSTEM_MANUFACTURER_RECORD_NUMBER)) {\r
-#if defined( RVP_SUPPORT ) && RVP_SUPPORT\r
- //\r
- // System Information\r
- //\r
- SystemManufacturer = (EFI_MISC_SYSTEM_MANUFACTURER *)(DataHeader + 1);\r
-\r
- //\r
- // UUID (System Information)\r
- //\r
- SMBIOSString = EfiLibAllocateZeroPool (0x100);\r
- GuidToString ( &SystemManufacturer->SystemUuid, SMBIOSString, 0x00 );\r
-\r
- TokenToUpdate = (STRING_REF)STR_SYSTEM_UUID_VALUE;\r
- HiiSetString(mHiiHandle, TokenToUpdate, SMBIOSString, NULL);\r
-\r
- gBS->FreePool(SMBIOSString);\r
-#endif\r
- }\r
- }\r
- } while (!EFI_ERROR(Status) && (MonotonicCount != 0));\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmbiosProtocolGuid,\r
- NULL,\r
- (VOID **) &Smbios\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- do {\r
- Status = Smbios->GetNext (\r
- Smbios,\r
- &SmbiosHandle,\r
- NULL,\r
- &SmbiosRecord,\r
- NULL\r
- );\r
- if (SmbiosRecord->Type == EFI_SMBIOS_TYPE_BIOS_INFORMATION) {\r
- Type0Record = (SMBIOS_TABLE_TYPE0 *) SmbiosRecord;\r
- StrIndex = Type0Record->BiosVersion;\r
- GetOptionalStringByIndex ((CHAR8*)((UINT8*)Type0Record + Type0Record->Hdr.Length), StrIndex, &BiosVersion);\r
- TokenToUpdate = STRING_TOKEN (STR_BIOS_VERSION_VALUE);\r
- for (SearchIndex = 0x0; SearchIndex < SMBIOS_STRING_MAX_LENGTH; SearchIndex++) {\r
- if (BiosVersion[SearchIndex] == 0x0020) {\r
- BiosVersion[SearchIndex] = 0x0000;\r
- IfwiVersion = (CHAR16 *)(&BiosVersion[SearchIndex+1]);\r
- break;\r
- } else if (BiosVersion[SearchIndex] == 0x0000) {\r
- break;\r
- }\r
- }\r
- HiiSetString (mHiiHandle, TokenToUpdate, BiosVersion, NULL);\r
-\r
- //\r
- // Check IfwiVersion, to avoid no IFWI version in SMBIOS Type 0 strucntion\r
- //\r
- if(IfwiVersion) {\r
- TokenToUpdate = STRING_TOKEN (STR_IFWI_VERSION_VALUE);\r
- HiiSetString (mHiiHandle, TokenToUpdate, IfwiVersion, NULL);\r
- }\r
- }\r
- } while (!EFI_ERROR(Status));\r
-\r
- UpdateLatestBootTime();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-UpdateCPUInformation ()\r
-{\r
- CHAR16 Buffer[40];\r
- UINT16 FamilyId;\r
- UINT8 Model;\r
- UINT8 SteppingId;\r
- UINT8 ProcessorType;\r
- EFI_STATUS Status;\r
- EFI_MP_SERVICES_PROTOCOL *MpService;\r
- UINTN MaximumNumberOfCPUs;\r
- UINTN NumberOfEnabledCPUs;\r
- UINT32 Buffer32 = 0xFFFFFFFF; // Keep buffer with unknown device\r
-\r
- EfiCpuVersion (&FamilyId, &Model, &SteppingId, &ProcessorType);\r
-\r
- //\r
- //we need raw Model data\r
- //\r
- Model = Model & 0xf;\r
-\r
- //\r
- //Family/Model/Step\r
- //\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%d/%d/%d", FamilyId, Model, SteppingId);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_PROCESSOR_ID_VALUE), Buffer, NULL);\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiMpServiceProtocolGuid,\r
- NULL,\r
- (void **)&MpService\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Determine the number of processors\r
- //\r
- MpService->GetNumberOfProcessors (\r
- MpService,\r
- &MaximumNumberOfCPUs,\r
- &NumberOfEnabledCPUs\r
- );\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%d", MaximumNumberOfCPUs);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_PROCESSOR_CORE_VALUE), Buffer, NULL);\r
- }\r
- //\r
- // Update Mobile / Desktop / Tablet SKU\r
- //\r
- Buffer32 =(UINT32) RShiftU64 (EfiReadMsr (MSR_IA32_PLATFORM_ID), 50) & 0x07;\r
-\r
- switch(Buffer32){\r
- case 0x0:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"(%d) - ISG SKU SOC", Buffer32);\r
- break;\r
- case 0x01:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"(%d) - Mobile SKU SOC", Buffer32);\r
- break;\r
- case 0x02:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"(%d) - Desktop SKU SOC", Buffer32);\r
- break;\r
- case 0x03:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"(%d) - Mobile SKU SOC", Buffer32);\r
- break;\r
- default:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"(%d) - Unknown SKU SOC", Buffer32);\r
- break;\r
- }\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_PROCESSOR_SKU_VALUE), Buffer, NULL);\r
-\r
-}\r
-\r
-\r
-EFI_STATUS\r
-SearchChildHandle(\r
- EFI_HANDLE Father,\r
- EFI_HANDLE *Child\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN HandleIndex;\r
- EFI_GUID **ProtocolGuidArray = NULL;\r
- UINTN ArrayCount;\r
- UINTN ProtocolIndex;\r
- UINTN OpenInfoCount;\r
- UINTN OpenInfoIndex;\r
- EFI_OPEN_PROTOCOL_INFORMATION_ENTRY *OpenInfo = NULL;\r
- UINTN mHandleCount;\r
- EFI_HANDLE *mHandleBuffer= NULL;\r
-\r
- //\r
- // Retrieve the list of all handles from the handle database\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- AllHandles,\r
- NULL,\r
- NULL,\r
- &mHandleCount,\r
- &mHandleBuffer\r
- );\r
-\r
- for (HandleIndex = 0; HandleIndex < mHandleCount; HandleIndex++)\r
- {\r
- //\r
- // Retrieve the list of all the protocols on each handle\r
- //\r
- Status = gBS->ProtocolsPerHandle (\r
- mHandleBuffer[HandleIndex],\r
- &ProtocolGuidArray,\r
- &ArrayCount\r
- );\r
- if (!EFI_ERROR (Status))\r
- {\r
- for (ProtocolIndex = 0; ProtocolIndex < ArrayCount; ProtocolIndex++)\r
- {\r
- Status = gBS->OpenProtocolInformation (\r
- mHandleBuffer[HandleIndex],\r
- ProtocolGuidArray[ProtocolIndex],\r
- &OpenInfo,\r
- &OpenInfoCount\r
- );\r
- if (!EFI_ERROR (Status))\r
- {\r
- for (OpenInfoIndex = 0; OpenInfoIndex < OpenInfoCount; OpenInfoIndex++)\r
- {\r
- if(OpenInfo[OpenInfoIndex].AgentHandle == Father)\r
- {\r
- if ((OpenInfo[OpenInfoIndex].Attributes & EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER) == EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER)\r
- {\r
- *Child = mHandleBuffer[HandleIndex];\r
- Status = EFI_SUCCESS;\r
- goto TryReturn;\r
- }\r
- }\r
- }\r
- Status = EFI_NOT_FOUND;\r
- }\r
- }\r
- if(OpenInfo != NULL)\r
- {\r
- FreePool(OpenInfo);\r
- OpenInfo = NULL;\r
- }\r
- }\r
- FreePool (ProtocolGuidArray);\r
- ProtocolGuidArray = NULL;\r
- }\r
-TryReturn:\r
- if(OpenInfo != NULL)\r
- {\r
- FreePool (OpenInfo);\r
- OpenInfo = NULL;\r
- }\r
- if(ProtocolGuidArray != NULL)\r
- {\r
- FreePool(ProtocolGuidArray);\r
- ProtocolGuidArray = NULL;\r
- }\r
- if(mHandleBuffer != NULL)\r
- {\r
- FreePool (mHandleBuffer);\r
- mHandleBuffer = NULL;\r
- }\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-JudgeHandleIsPCIDevice(\r
- EFI_HANDLE Handle,\r
- UINT8 Device,\r
- UINT8 Funs\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH *DPath;\r
-\r
- Status = gBS->HandleProtocol (\r
- Handle,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &DPath\r
- );\r
- if(!EFI_ERROR(Status))\r
- {\r
- while(!IsDevicePathEnd(DPath))\r
- {\r
- if((DPath->Type == HARDWARE_DEVICE_PATH) && (DPath->SubType == HW_PCI_DP))\r
- {\r
- PCI_DEVICE_PATH *PCIPath;\r
-\r
- PCIPath = (PCI_DEVICE_PATH*) DPath;\r
- DPath = NextDevicePathNode(DPath);\r
- if(IsDevicePathEnd(DPath) && (PCIPath->Device == Device) && (PCIPath->Function == Funs))\r
- {\r
- return EFI_SUCCESS;\r
- }\r
- }\r
- else\r
- {\r
- DPath = NextDevicePathNode(DPath);\r
- }\r
- }\r
- }\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_STATUS\r
-GetDriverName(\r
- EFI_HANDLE Handle,\r
- CHAR16 *Name\r
- )\r
-{\r
- EFI_DRIVER_BINDING_PROTOCOL *BindHandle = NULL;\r
- EFI_STATUS Status;\r
- UINT32 Version;\r
- UINT16 *Ptr;\r
- Status = gBS->OpenProtocol(\r
- Handle,\r
- &gEfiDriverBindingProtocolGuid,\r
- (VOID**)&BindHandle,\r
- NULL,\r
- NULL,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
-\r
- if (EFI_ERROR(Status))\r
- {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- Version = BindHandle->Version;\r
- Ptr = (UINT16*)&Version;\r
- UnicodeSPrint(Name, 40, L"%d.%d.%d", Version >> 24 , (Version >>16)& 0x0f ,*(Ptr));\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-GetGOPDriverName(\r
- CHAR16 *Name\r
- )\r
-{\r
- UINTN HandleCount;\r
- EFI_HANDLE *Handles= NULL;\r
- UINTN Index;\r
- EFI_STATUS Status;\r
- EFI_HANDLE Child = 0;\r
-\r
- Status = gBS->LocateHandleBuffer(\r
- ByProtocol,\r
- &gEfiDriverBindingProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &Handles\r
- );\r
- for (Index = 0; Index < HandleCount ; Index++)\r
- {\r
- Status = SearchChildHandle(Handles[Index], &Child);\r
- if(!EFI_ERROR(Status))\r
- {\r
- Status = JudgeHandleIsPCIDevice(\r
- Child,\r
- 0x02,\r
- 0x00\r
- );\r
- if(!EFI_ERROR(Status))\r
- {\r
- return GetDriverName(Handles[Index], Name);\r
- }\r
- }\r
- }\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_STATUS\r
-UpdatePlatformInformation (\r
- )\r
-{\r
- UINT32 MicroCodeVersion;\r
- CHAR16 Buffer[40];\r
- UINT8 IgdVBIOSRevH;\r
- UINT8 IgdVBIOSRevL;\r
- UINT16 EDX;\r
- EFI_IA32_REGISTER_SET RegSet;\r
- EFI_LEGACY_BIOS_PROTOCOL *LegacyBios = NULL;\r
- EFI_STATUS Status;\r
- UINT8 CpuFlavor=0;\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
- UINTN NumHandles;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN Index;\r
- DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy;\r
- UINTN PciD31F0RegBase;\r
- UINT8 count;\r
- UINT8 Data8;\r
- UINT8 PIDData8;\r
-\r
- CHAR16 Name[40];\r
- UINT32 MrcVersion;\r
-\r
- //\r
- // Get the HOB list. If it is not present, then ASSERT.\r
- //\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw != NULL) {\r
- if ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformInfoGuid, GuidHob.Raw)) != NULL) {\r
- mPlatformInfo = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- }\r
- }\r
-\r
- //\r
- //VBIOS version\r
- //\r
- Status = gBS->LocateProtocol(\r
- &gEfiLegacyBiosProtocolGuid,\r
- NULL,\r
- (void **)&LegacyBios\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- RegSet.X.AX = 0x5f01;\r
- Status = LegacyBios->Int86 (LegacyBios, 0x10, &RegSet);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // simulate AMI int15 (ax=5f01) handler\r
- // check NbInt15.asm in AMI code for asm edition\r
- //\r
- EDX = (UINT16)((RegSet.E.EBX >> 16) & 0xffff);\r
- IgdVBIOSRevH = (UINT8)(((EDX & 0x0F00) >> 4) | (EDX & 0x000F));\r
- IgdVBIOSRevL = (UINT8)(((RegSet.X.BX & 0x0F00) >> 4) | (RegSet.X.BX & 0x000F));\r
-\r
- if (IgdVBIOSRevH==0 && IgdVBIOSRevL==0){\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_CHIP_IGD_VBIOS_REV_VALUE), L"N/A", NULL);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%02X%02X", IgdVBIOSRevH,IgdVBIOSRevL);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_CHIP_IGD_VBIOS_REV_VALUE), Buffer, NULL);\r
- }\r
- }\r
-\r
- Status = GetGOPDriverName(Name);\r
-\r
- if (!EFI_ERROR(Status))\r
- {\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_GOP_VALUE), Name, NULL);\r
- }\r
-\r
-\r
- //\r
- // CpuFlavor\r
- // ISG-DC Tablet 000\r
- // VLV-QC Tablet 001\r
- // VLV-QC Desktop 010\r
- // VLV-QC Notebook 011\r
- //\r
- CpuFlavor = RShiftU64 (EfiReadMsr (MSR_IA32_PLATFORM_ID), 50) & 0x07;\r
-\r
- switch(CpuFlavor){\r
- case 0x0:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"VLV-DC Tablet", CpuFlavor);\r
- break;\r
- case 0x01:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"VLV-QC Notebook", CpuFlavor);\r
- break;\r
- case 0x02:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"VLV-QC Desktop", CpuFlavor);\r
- break;\r
- case 0x03:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"VLV-QC Notebook", CpuFlavor);\r
- break;\r
- default:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"Unknown CPU", CpuFlavor);\r
- break;\r
- }\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_CPU_FLAVOR_VALUE), Buffer, NULL);\r
-\r
- if ( NULL != mPlatformInfo) {\r
- //\r
- //BoardId\r
- //\r
- switch(mPlatformInfo->BoardId){\r
- case 0x2:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"BAY LAKE RVP(%02x)", mPlatformInfo->BoardId);\r
- break;\r
-\r
- case 0x4:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"BAY LAKE FFRD(%02x)", mPlatformInfo->BoardId);\r
- break;\r
-\r
- case 0x5:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"BAY ROCK RVP DDR3L (%02x)", mPlatformInfo->BoardId);\r
- break;\r
-\r
- case 0x20:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"BAYLEY BAY (%02x)", mPlatformInfo->BoardId);\r
- break;\r
-\r
- case 0x30:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"BAKER SPORT (%02x)", mPlatformInfo->BoardId);\r
- break;\r
-\r
- case 0x0:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"ALPINE VALLEY (%x)", mPlatformInfo->BoardId);\r
- break;\r
-\r
- case 0x3:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"BAY LAKE FFD8 (%x)", mPlatformInfo->BoardId);\r
- break;\r
-\r
- default:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"Unknown BOARD (%02x)", mPlatformInfo->BoardId);\r
- break;\r
- }\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_BOARD_ID_VALUE), Buffer, NULL);\r
-\r
-\r
- //\r
- // Get Board FAB ID Info from protocol, update into the NVS area.\r
- // bit0~bit3 are for Fab ID, 0x0F means unknow FAB.\r
- //\r
- if(mPlatformInfo->BoardRev == 0x0F) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s", L"Unknown FAB");\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_FAB_ID_VALUE), Buffer, NULL);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%2x", mPlatformInfo->BoardRev);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_FAB_ID_VALUE), Buffer, NULL);\r
- }\r
- }\r
-\r
- //\r
- //Update MRC Version\r
- //\r
- MrcVersion = 0x00000000;\r
- MrcVersion &= 0xffff;\r
- Index = EfiValueToString (Buffer, MrcVersion/100, PREFIX_ZERO, 0);\r
- StrCat (Buffer, L".");\r
- EfiValueToString (Buffer + Index + 1, (MrcVersion%100)/10, PREFIX_ZERO, 0);\r
- EfiValueToString (Buffer + Index + 2, (MrcVersion%100)%10, PREFIX_ZERO, 0);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MRC_VERSION_VALUE), Buffer, NULL);\r
-\r
- //\r
- //Update Soc Version\r
- //\r
-\r
- //\r
- // Retrieve all instances of PCH Platform Policy protocol\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gDxePchPlatformPolicyProtocolGuid,\r
- NULL,\r
- &NumHandles,\r
- &HandleBuffer\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Find the matching PCH Policy protocol\r
- //\r
- for (Index = 0; Index < NumHandles; Index++) {\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gDxePchPlatformPolicyProtocolGuid,\r
- (void **)&PchPlatformPolicy\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- PciD31F0RegBase = MmPciAddress (\r
- 0,\r
- PchPlatformPolicy->BusNumber,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- 0\r
- );\r
-\r
- Data8 = MmioRead8 (PciD31F0RegBase + R_PCH_LPC_RID_CC);\r
- count = ARRAY_SIZE (SBRevisionTable);\r
- for (Index = 0; Index < count; Index++) {\r
- if(Data8 == SBRevisionTable[Index].RevId) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%02x %a", Data8, SBRevisionTable[Index].String);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_SOC_VALUE), Buffer, NULL);\r
- break;\r
- }\r
- }\r
- break;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Microcode Revision\r
- //\r
- EfiWriteMsr (EFI_MSR_IA32_BIOS_SIGN_ID, 0);\r
- EfiCpuid (EFI_CPUID_VERSION_INFO, NULL);\r
- MicroCodeVersion = (UINT32) RShiftU64 (EfiReadMsr (EFI_MSR_IA32_BIOS_SIGN_ID), 32);\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%x", MicroCodeVersion);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_PROCESSOR_MICROCODE_VALUE), Buffer, NULL);\r
-\r
- //\r
- // Punit Version\r
- //\r
- Data8 = 0;\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"0x%x", Data8);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_PUNIT_FW_VALUE), Buffer, NULL);\r
-\r
- //\r
- // PMC Version\r
- //\r
- Data8 = (UINT8)((MmioRead32 (PMC_BASE_ADDRESS + R_PCH_PMC_PRSTS)>>16)&0x00FF);\r
- PIDData8 = (UINT8)((MmioRead32 (PMC_BASE_ADDRESS + R_PCH_PMC_PRSTS)>>24)&0x00FF);\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"0x%X_%X",PIDData8, Data8);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_PMC_FW_VALUE), Buffer, NULL);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
-\r
- Update SATA Drivesize Strings for Setup and Boot order\r
-\r
- @param NewString - pointer to string.\r
- @param DeviceSpeed - speed of drive.\r
-\r
-**/\r
-VOID\r
-GetDeviceSpeedString (\r
- CHAR16 *NewString,\r
- IN UINTN DeviceSpeed\r
- )\r
-{\r
- if (DeviceSpeed == 0x01) {\r
- StrCat (NewString, L"1.5Gb/s");\r
- } else if (DeviceSpeed == 0x02) {\r
- StrCat (NewString, L"3.0Gb/s");\r
- } else if (DeviceSpeed == 0x03) {\r
- StrCat (NewString, L"6.0Gb/s");\r
- } else if (DeviceSpeed == 0x0) {\r
-\r
- }\r
-}\r
-\r
-UINT8\r
-GetChipsetSataPortSpeed (\r
- UINTN PortNum\r
- )\r
-{\r
- UINT32 DeviceSpeed;\r
- UINT8 DeviceConfigStatus;\r
- UINT32 IdeAhciBar;\r
- EFI_PHYSICAL_ADDRESS MemBaseAddress = 0;\r
- UINT8 FunNum;\r
-\r
- DeviceSpeed = 0x01; // generation 1\r
-\r
-\r
- //\r
- // Allocate the AHCI BAR\r
- //\r
- FunNum = PCI_FUNCTION_NUMBER_PCH_SATA;\r
- MemBaseAddress = 0x0ffffffff;\r
- gDS->AllocateMemorySpace (\r
- EfiGcdAllocateMaxAddressSearchBottomUp,\r
- EfiGcdMemoryTypeMemoryMappedIo,\r
- N_PCH_SATA_ABAR_ALIGNMENT, // 2^11: 2K Alignment\r
- V_PCH_SATA_ABAR_LENGTH, // 2K Length\r
- &MemBaseAddress,\r
- mImageHandle,\r
- NULL\r
- );\r
- IdeAhciBar = MmioRead32 (\r
- MmPciAddress (\r
- 0,\r
- 0,\r
- PCI_DEVICE_NUMBER_PCH_SATA,\r
- FunNum,\r
- R_PCH_SATA_ABAR\r
- )\r
- );\r
- IdeAhciBar &= 0xFFFFF800;\r
- DeviceConfigStatus = 0;\r
- if (IdeAhciBar == 0) {\r
- DeviceConfigStatus = 1;\r
- IdeAhciBar = (UINT32)MemBaseAddress;\r
- MmioWrite32 (\r
- MmPciAddress (0, 0, PCI_DEVICE_NUMBER_PCH_SATA, FunNum, R_PCH_SATA_ABAR),\r
- IdeAhciBar\r
- );\r
- MmioOr16 (\r
- MmPciAddress (0, 0, PCI_DEVICE_NUMBER_PCH_SATA, FunNum, R_PCH_SATA_COMMAND),\r
- B_PCH_SATA_COMMAND_MSE\r
- );\r
- }\r
-\r
- if (mSystemConfiguration.SataType == PCH_SATA_MODE_IDE){\r
- //\r
- // Program the "Ports Implemented Register"\r
- //\r
- MmioAndThenOr32 (IdeAhciBar + R_PCH_SATA_AHCI_PI, (UINT32)~(B_PCH_SATA_PORT0_IMPLEMENTED + B_PCH_SATA_PORT1_IMPLEMENTED), (UINT32)(B_PCH_SATA_PORT0_IMPLEMENTED + B_PCH_SATA_PORT1_IMPLEMENTED));\r
- }\r
-\r
- switch (PortNum)\r
- {\r
- case 0:\r
- DeviceSpeed = *(volatile UINT32 *)(UINTN)(IdeAhciBar + R_PCH_SATA_AHCI_P0SSTS);\r
- break;\r
- case 1:\r
- DeviceSpeed = *(volatile UINT32 *)(UINTN)(IdeAhciBar + R_PCH_SATA_AHCI_P1SSTS);\r
- break;\r
- }\r
-\r
- if (MemBaseAddress) {\r
- gDS->FreeMemorySpace (\r
- MemBaseAddress,\r
- V_PCH_SATA_ABAR_LENGTH\r
- );\r
- }\r
-\r
- if (DeviceConfigStatus) {\r
- IdeAhciBar = 0;\r
- MmioWrite32 (\r
- MmPciAddress (0, 0, PCI_DEVICE_NUMBER_PCH_SATA, FunNum, R_PCH_SATA_ABAR),\r
- IdeAhciBar\r
- );\r
- }\r
-\r
- DeviceSpeed = (UINT8)((DeviceSpeed >> 4) & 0x0F);\r
-\r
- return (UINT8)DeviceSpeed;\r
-}\r
-\r
-/**\r
-\r
- IDE data filter function.\r
-\r
-**/\r
-void\r
-IdeDataFilter (void)\r
-{\r
- EFI_STATUS Status;\r
- UINTN HandleCount;\r
- EFI_HANDLE *HandleBuffer;\r
- EFI_DISK_INFO_PROTOCOL *DiskInfo;\r
- EFI_DEVICE_PATH_PROTOCOL *DevicePath, *DevicePathNode;\r
- PCI_DEVICE_PATH *PciDevicePath;\r
- UINTN Index;\r
- UINT8 Index1;\r
- UINT32 BufferSize;\r
- UINT32 DriveSize;\r
- UINT32 IdeChannel;\r
- UINT32 IdeDevice;\r
- EFI_ATA_IDENTIFY_DATA *IdentifyDriveInfo;\r
- CHAR16 *NewString;\r
- CHAR16 SizeString[20];\r
- STRING_REF NameToUpdate;\r
- CHAR8 StringBuffer[0x100];\r
- UINT32 DeviceSpeed;\r
- UINTN PortNumber;\r
-\r
- //\r
- // Assume no line strings is longer than 256 bytes.\r
- //\r
- NewString = AllocateZeroPool (0x100);\r
- PciDevicePath = NULL;\r
-\r
- //\r
- // Fill IDE Infomation\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gEfiDiskInfoProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &HandleBuffer\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
- return;\r
- }\r
-\r
- for (Index = 0; Index < HandleCount; Index++) {\r
-\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID*)&DevicePath\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- DevicePathNode = DevicePath;\r
- while (!IsDevicePathEnd (DevicePathNode) ) {\r
- if ((DevicePathType (DevicePathNode) == HARDWARE_DEVICE_PATH) &&\r
- ( DevicePathSubType (DevicePathNode) == HW_PCI_DP)) {\r
- PciDevicePath = (PCI_DEVICE_PATH *) DevicePathNode;\r
- break;\r
- }\r
- DevicePathNode = NextDevicePathNode (DevicePathNode);\r
- }\r
-\r
- if (PciDevicePath == NULL) {\r
- continue;\r
- }\r
-\r
- //\r
- // Check for onboard IDE\r
- //\r
- if (PciDevicePath->Device== PCI_DEVICE_NUMBER_PCH_SATA) {\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gEfiDiskInfoProtocolGuid,\r
- (void **)&DiskInfo\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- Status = DiskInfo->WhichIde (\r
- DiskInfo,\r
- &IdeChannel,\r
- &IdeDevice\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- IdentifyDriveInfo = AllocatePool (sizeof(EFI_ATA_IDENTIFY_DATA));\r
-\r
- BufferSize = sizeof(EFI_ATA_IDENTIFY_DATA);\r
- Status = DiskInfo->Identify (\r
- DiskInfo,\r
- IdentifyDriveInfo,\r
- &BufferSize\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Onboard SATA Devices\r
- //\r
- if (PciDevicePath->Function == PCI_FUNCTION_NUMBER_PCH_SATA) {\r
- if (IdeChannel == 0 && IdeDevice == 0) {\r
- NameToUpdate = (STRING_REF)STR_SATA0_NAME;\r
- } else if (IdeChannel == 1 && IdeDevice == 0) {\r
- NameToUpdate = (STRING_REF)STR_SATA1_NAME;\r
- } else {\r
- continue;\r
- }\r
- } else {\r
- continue;\r
- }\r
-\r
- ZeroMem(StringBuffer, sizeof(StringBuffer));\r
- CopyMem(\r
- StringBuffer,\r
- (CHAR8 *)&IdentifyDriveInfo->ModelName,\r
- sizeof(IdentifyDriveInfo->ModelName)\r
- );\r
- SwapEntries(StringBuffer);\r
- AsciiToUnicode(StringBuffer, NewString);\r
-\r
- //\r
- // Chap it off after 16 characters\r
- //\r
- NewString[16] = 0;\r
-\r
- //\r
- // For HardDisk append the size. Otherwise display atapi\r
- //\r
- if ((IdentifyDriveInfo->config & 0x8000) == 00) {\r
- //\r
- // 48 bit address feature set is supported, get maximum capacity\r
- //\r
- if ((IdentifyDriveInfo->command_set_supported_83 & 0x0400) == 0) {\r
- DriveSize = (((((IdentifyDriveInfo->user_addressable_sectors_hi << 16) +\r
- IdentifyDriveInfo->user_addressable_sectors_lo) / 1000) * 512) / 1000);\r
- } else {\r
- DriveSize = IdentifyDriveInfo->maximum_lba_for_48bit_addressing[0];\r
- for (Index1 = 1; Index1 < 4; Index1++) {\r
- //\r
- // Lower byte goes first: word[100] is the lowest word, word[103] is highest\r
- //\r
- DriveSize |= LShiftU64(IdentifyDriveInfo->maximum_lba_for_48bit_addressing[Index1], 16 * Index1);\r
- }\r
- DriveSize = (UINT32) DivU64x32(MultU64x32(DivU64x32(DriveSize, 1000), 512), 1000);\r
- }\r
-\r
- StrCat (NewString, L"(");\r
- EfiValueToString (SizeString, DriveSize/1000, PREFIX_BLANK, 0);\r
- StrCat (NewString, SizeString);\r
- StrCat (NewString, L".");\r
- EfiValueToString (SizeString, (DriveSize%1000)/100, PREFIX_BLANK, 0);\r
- StrCat (NewString, SizeString);\r
- StrCat (NewString, L"GB");\r
- } else {\r
- StrCat (NewString, L"(ATAPI");\r
- }\r
-\r
- //\r
- // Update SPEED.\r
- //\r
- PortNumber = (IdeDevice << 1) + IdeChannel;\r
- DeviceSpeed = GetChipsetSataPortSpeed(PortNumber);\r
-\r
- if (DeviceSpeed) {\r
- StrCat (NewString, L"-");\r
- GetDeviceSpeedString( NewString, DeviceSpeed);\r
- }\r
-\r
- StrCat (NewString, L")");\r
-\r
- HiiSetString(mHiiHandle, NameToUpdate, NewString, NULL);\r
-\r
- }\r
- }\r
-\r
- if (HandleBuffer != NULL) {\r
- gBS->FreePool (HandleBuffer);\r
- }\r
-\r
- gBS->FreePool(NewString);\r
-\r
- return;\r
-}\r
-\r
-\r
-VOID\r
-EFIAPI\r
-SetupInfo (void)\r
-{\r
- EFI_STATUS Status;\r
- UINTN VarSize;\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
-\r
- if (mSetupInfoDone) {\r
- return;\r
- }\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- NORMAL_SETUP_NAME,\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
-\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = gRT->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiNormalSetupGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
-\r
- //\r
- // Update HOB variable for PCI resource information\r
- // Get the HOB list. If it is not present, then ASSERT.\r
- //\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw != NULL) {\r
- if ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformInfoGuid, GuidHob.Raw)) != NULL) {\r
- mPlatformInfo = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- }\r
- }\r
-\r
-\r
- PrepareSetupInformation();\r
- UpdateAdditionalInformation ();\r
- UpdatePlatformInformation();\r
- UpdateCPUInformation();\r
- IdeDataFilter();\r
- mSetupInfoDone = TRUE;\r
-\r
- return;\r
-}\r
-\r
-\r
-#define EFI_SECURE_BOOT_MODE_NAME L"SecureBoot"\r
-\r
-VOID\r
-CheckSystemConfigLoad(SYSTEM_CONFIGURATION *SystemConfigPtr)\r
-{\r
- EFI_STATUS Status;\r
- UINT8 SecureBoot;\r
- UINTN DataSize;\r
-\r
-\r
- DataSize = sizeof(SecureBoot);\r
- Status = gRT->GetVariable (\r
- EFI_SECURE_BOOT_MODE_NAME,\r
- &gEfiGlobalVariableGuid,\r
- NULL,\r
- &DataSize,\r
- &SecureBoot\r
- );\r
-\r
- if (EFI_ERROR(Status)) {\r
- SystemConfigPtr->SecureBoot = 0;\r
- } else {\r
- SystemConfigPtr->SecureBoot = SecureBoot;\r
- }\r
-}\r
-\r
-\r
-//\r
-// "SecureBootEnable" variable for the Secure boot feature enable/disable.\r
-//\r
-#define EFI_SECURE_BOOT_ENABLE_NAME L"SecureBootEnable"\r
-extern EFI_GUID gEfiSecureBootEnableDisableGuid;\r
-\r
-\r
-VOID\r
-CheckSystemConfigSave(SYSTEM_CONFIGURATION *SystemConfigPtr)\r
-{\r
- EFI_STATUS Status;\r
- UINT8 SecureBootCfg;\r
- BOOLEAN SecureBootNotFound;\r
- UINTN DataSize;\r
-\r
-\r
- //\r
- // Secure Boot configuration changes\r
- //\r
- DataSize = sizeof(SecureBootCfg);\r
- SecureBootNotFound = FALSE;\r
- Status = gRT->GetVariable (\r
- EFI_SECURE_BOOT_ENABLE_NAME,\r
- &gEfiSecureBootEnableDisableGuid,\r
- NULL,\r
- &DataSize,\r
- &SecureBootCfg\r
- );\r
-\r
- if (EFI_ERROR(Status)) {\r
- SecureBootNotFound = TRUE;\r
- }\r
- if (SecureBootNotFound) {\r
- Status = gRT->GetVariable (\r
- EFI_SECURE_BOOT_ENABLE_NAME,\r
- &gEfiSecureBootEnableDisableGuid,\r
- NULL,\r
- &DataSize,\r
- &SecureBootCfg\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
- }\r
- if ((SecureBootCfg) != SystemConfigPtr->SecureBoot) {\r
- SecureBootCfg = !SecureBootCfg;\r
- Status = gRT->SetVariable (\r
- EFI_SECURE_BOOT_ENABLE_NAME,\r
- &gEfiSecureBootEnableDisableGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- sizeof (UINT8),\r
- &SecureBootCfg\r
- );\r
- }\r
-\r
-}\r
-\r
-VOID\r
-ConfirmSecureBootTest()\r
-{\r
-\r
-}\r
-\r
+++ /dev/null
-// /** @file\r
-//\r
-// Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
-//\r
-\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-//\r
-\r
-//\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// SourthClusterConfig.vfi\r
-//\r
-// Abstract:\r
-//\r
-// Driver Setup formset.\r
-//\r
-//Revision History:\r
-// ------------------------------------------------------------------------------\r
-// Rev Date<MM/DD/YYYY> Name Description\r
-// ------------------------------------------------------------------------------\r
-\r
-// **/\r
-\r
-//\r
-// South Cluster Configuration Form\r
-//\r
-\r
-form formid = SOUTH_CLUSTER_FORM_ID,\r
- title = STRING_TOKEN(STR_SOUTH_CLUSTER_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- //\r
- // Jump to PCIe Configuration Form\r
- //\r
- goto PCIE_DEVICE_OPTIONS_FORM_ID,\r
- prompt = STRING_TOKEN(STR_PCIE_OPTIONS_FORM_TITLE),\r
- help = STRING_TOKEN(STR_PCIE_OPTIONS_FORM_HELP);\r
-\r
- //\r
- // Jump to USB Configuration Form\r
- //\r
- goto USB_OPTIONS_FORM_ID,\r
- prompt = STRING_TOKEN(STR_USB_OPTIONS_FORM_TITLE),\r
- help = STRING_TOKEN(STR_USB_OPTIONS_FORM_HELP);\r
- //\r
- // Jump to Azalia Configuration Form\r
- //\r
- goto AZALIA_OPTIONS_FORM_ID,\r
- prompt = STRING_TOKEN(STR_AZALIA_OPTIONS_FORM_TITLE),\r
- help = STRING_TOKEN(STR_AZALIA_OPTIONS_FORM_HELP);\r
-\r
- //\r
- // Jump to Drive Configuration Form\r
- //\r
- goto DRIVE_CONFIGURATION_ID,\r
- prompt = STRING_TOKEN(STR_IDE_FORM_TITLE),\r
- help = STRING_TOKEN(STR_IDE_FORM_HELP);\r
- //\r
- // Jump to LAN Configuration Form\r
- //\r
-\r
- //\r
- // Jump to LPSS Configuration Form\r
- //\r
- goto LPSS_CONFIGURATION_ID,\r
- prompt = STRING_TOKEN(STR_LPSS_SCC_FORM_TITLE),\r
- help = STRING_TOKEN(STR_LPSS_SCC_FORM_HELP);\r
-\r
- //\r
- // Jump to Misc Configuration Form\r
- //\r
- goto MISC_OPTIONS_FORM_ID,\r
- prompt = STRING_TOKEN(STR_MISC_OPTION_FORM_TITLE),\r
- help = STRING_TOKEN(STR_MISC_OPTION_FORM_HELP);\r
-endform;\r
-\r
-form formid = PCIE_DEVICE_OPTIONS_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_PCIE_OPTIONS_FORM_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- oneof varid = Setup.PcieRootPortSpeed[0],\r
- prompt = STRING_TOKEN (STR_PCIE_SPEED_PROMPT0),\r
- help = STRING_TOKEN (STR_PCIE_SPEED_HELP),\r
- option text = STRING_TOKEN (STR_AUTO), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_GEN1), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_GEN2), value = 2, flags = RESET_REQUIRED;\r
- endoneof;\r
- oneof varid = Setup.PcieRootPortSpeed[1],\r
- prompt = STRING_TOKEN (STR_PCIE_SPEED_PROMPT1),\r
- help = STRING_TOKEN (STR_PCIE_SPEED_HELP),\r
- option text = STRING_TOKEN (STR_AUTO), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_GEN1), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_GEN2), value = 2, flags = RESET_REQUIRED;\r
- endoneof;\r
- oneof varid = Setup.PcieRootPortSpeed[2],\r
- prompt = STRING_TOKEN (STR_PCIE_SPEED_PROMPT2),\r
- help = STRING_TOKEN (STR_PCIE_SPEED_HELP),\r
- option text = STRING_TOKEN (STR_AUTO), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_GEN1), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_GEN2), value = 2, flags = RESET_REQUIRED;\r
- endoneof;\r
- oneof varid = Setup.PcieRootPortSpeed[3],\r
- prompt = STRING_TOKEN (STR_PCIE_SPEED_PROMPT3),\r
- help = STRING_TOKEN (STR_PCIE_SPEED_HELP),\r
- option text = STRING_TOKEN (STR_AUTO), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_GEN1), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_GEN2), value = 2, flags = RESET_REQUIRED;\r
- endoneof;\r
- //\r
- //PCIe Port\r
- //\r
- oneof varid = Setup.IchPciExp[0],\r
- prompt = STRING_TOKEN(STR_ICH_PCIERP1_PROMPT),\r
- help = STRING_TOKEN(STR_ICH_PCIERP_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif ideqval Setup.IchPciExp[0] == 0x0;\r
- oneof varid = Setup.IchPciExp[1],\r
- prompt = STRING_TOKEN(STR_ICH_PCIERP2_PROMPT),\r
- help = STRING_TOKEN(STR_ICH_PCIERP_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags= DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- suppressif NOT ideqval Setup.IchPciExp[0] == 0x0;\r
- text\r
- help = STRING_TOKEN(STR_ICH_PCIERP_HELP),\r
- text = STRING_TOKEN(STR_ICH_PCIERP2_PROMPT),\r
- text = STRING_TOKEN(STR_ICH_PCIERP_DISABLE_HELP),\r
- flags = 0,\r
- key = 0;\r
- endif;\r
-\r
- suppressif ideqval Setup.IchPciExp[0] == 0x0;\r
- oneof varid = Setup.IchPciExp[2],\r
- prompt = STRING_TOKEN(STR_ICH_PCIERP3_PROMPT),\r
- help = STRING_TOKEN(STR_ICH_PCIERP_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- suppressif NOT ideqval Setup.IchPciExp[0] == 0x0;\r
- text\r
- help = STRING_TOKEN(STR_ICH_PCIERP_HELP),\r
- text = STRING_TOKEN(STR_ICH_PCIERP3_PROMPT),\r
- text = STRING_TOKEN(STR_ICH_PCIERP_DISABLE_HELP),\r
- flags = 0,\r
- key = 0;\r
- endif;\r
-\r
- suppressif ideqval Setup.IchPciExp[0] == 0x0;\r
- oneof varid = Setup.IchPciExp[3],\r
- prompt = STRING_TOKEN(STR_ICH_PCIERP4_PROMPT),\r
- help = STRING_TOKEN(STR_ICH_PCIERP_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags= 0 | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- suppressif NOT ideqval Setup.IchPciExp[0] == 0x0;\r
- text\r
- help = STRING_TOKEN(STR_ICH_PCIERP_HELP),\r
- text = STRING_TOKEN(STR_ICH_PCIERP4_PROMPT),\r
- text = STRING_TOKEN(STR_ICH_PCIERP_DISABLE_HELP),\r
- flags = 0,\r
- key = 0;\r
- endif;\r
-\r
-\r
-endform;\r
-\r
-form formid = USB_OPTIONS_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_USB_OPTIONS_FORM_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- oneof varid = Setup.UsbAutoMode,\r
- questionid = 0x123A,\r
- prompt = STRING_TOKEN(STR_USB_AUTO_MODE_PROMPT),\r
- help = STRING_TOKEN(STR_USB_AUTO_MODE_HELP),\r
- flags = INTERACTIVE,\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- //\r
- //XHCI support\r
- //\r
- grayoutif ideqval Setup.UsbAutoMode == 0x1;\r
- grayoutif ideqval Setup.PchUsb20 == 0x1;\r
- oneof varid = Setup.UsbXhciSupport,\r
- questionid = 0x123B,\r
- prompt = STRING_TOKEN(STR_USB_XHCI_SUPPORT_PROMPT),\r
- help = STRING_TOKEN(STR_USB_XHCI_SUPPORT_HELP),\r
- flags = INTERACTIVE,\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif ideqval Setup.UsbXhciSupport == 0x0;\r
- oneof varid = Setup.Hsic0,\r
- prompt = STRING_TOKEN(STR_USB_HSIC_0_PROMPT),\r
- help = STRING_TOKEN(STR_USB_HSIC_0_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- oneof varid = Setup.PchUsb30Mode,\r
- prompt = STRING_TOKEN(STR_PCH_USB30_MODE_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB30_MODE_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.UsbXhciLpmSupport,\r
- prompt = STRING_TOKEN(STR_USB_XHCI_LPM_SUPPORT_PROMPT),\r
- help = STRING_TOKEN(STR_USB_XHCI_LPM_SUPPORT_HELP),\r
-\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
-\r
- endoneof;\r
- endif;\r
- endif;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- oneof varid = Setup.PchUsbOtg,\r
- prompt = STRING_TOKEN(STR_PCH_USB_OTG_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB_OTG_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PCI_MODE_STRING), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.PchUsbVbusOn,\r
- prompt = STRING_TOKEN(STR_PCH_USB_VBUS_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB_VBUS_HELP),\r
- option text = STRING_TOKEN(STR_OFF), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ON), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_AUTO), value = 2, flags = RESET_REQUIRED;\r
- endoneof;\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- //\r
- //EHCI support\r
- //\r
- grayoutif ideqval Setup.UsbAutoMode == 0x1;\r
- grayoutif ideqval Setup.UsbXhciSupport == 0x1;\r
- oneof varid = Setup.PchUsb20,\r
- questionid = 0x123C,\r
- prompt = STRING_TOKEN(STR_PCH_USB21_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB2_HELP),\r
- flags = INTERACTIVE,\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value= 0, flags= DEFAULT | MANUFACTURING |RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.PchUsbRmh,\r
- prompt = STRING_TOKEN(STR_PCH_USBRMH_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USBRMH_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.PchEhciDebug,\r
- prompt = STRING_TOKEN(STR_PCH_USB_EHCIDEBUG_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB_EHCIDEBUG_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif TRUE;\r
- oneof varid = Setup.EhciPllCfgEnable,\r
- prompt = STRING_TOKEN(STR_EHCI_PLL_CFG_PROMPT),\r
- help = STRING_TOKEN(STR_EHCI_PLL_CFG_RTD3_DIS_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
- endif;\r
-\r
- //\r
- // Usb ports per-port disable control enable\r
- //\r
- oneof varid = Setup.PchUsbPerPortCtl,\r
- prompt = STRING_TOKEN(STR_PCH_USB_PER_PORT_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB_PER_PORT_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif ideqval Setup.PchUsbPerPortCtl == 0x0;\r
- oneof varid = Setup.PchUsbPort[0],\r
- prompt = STRING_TOKEN(STR_PCH_USB_PORT0_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB_PORT_DIS_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.PchUsbPort[1],\r
- prompt = STRING_TOKEN(STR_PCH_USB_PORT1_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB_PORT_DIS_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.PchUsbPort[2],\r
- prompt = STRING_TOKEN(STR_PCH_USB_PORT2_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB_PORT_DIS_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.PchUsbPort[3],\r
- prompt = STRING_TOKEN(STR_PCH_USB_PORT3_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_USB_PORT_DIS_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
-\r
- endif;\r
-\r
-endform;\r
-\r
-//\r
-// SATA Controller\r
-//\r
-form formid = DRIVE_CONFIGURATION_ID,\r
-\r
- title = STRING_TOKEN(STR_IDE_FORM_TITLE);\r
-\r
- //\r
- // Title on Drive Configuration Page\r
- //\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_IDE_FORM_TITLE),\r
- text = STRING_TOKEN(STR_NULL_STRING),\r
- flags = 0,\r
- key = 0;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_CHIPSET_SATA_STRING);\r
-\r
- oneof varid = Setup.Sata,\r
- prompt = STRING_TOKEN(STR_SATA_PROMPT),\r
- help = STRING_TOKEN(STR_SATA_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.SataTestMode,\r
- prompt = STRING_TOKEN(STR_SATA_TEST_MODE_PROMPT),\r
- help = STRING_TOKEN(STR_SATA_TEST_MODE_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif ideqval Setup.Sata == 0x00;\r
- oneof varid = Setup.SataType,\r
- prompt = STRING_TOKEN(STR_SATA_TYPE_PROMPT),\r
- help = STRING_TOKEN(STR_SATA_TYPE_HELP1),\r
- option text = STRING_TOKEN(STR_SATA_IDE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_SATA_AHCI), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_SATA0_STRING),\r
- text = STRING_TOKEN(STR_SATA0_NAME),\r
- flags = 0,\r
- key = 0;\r
-\r
- text\r
- help = STRING_TOKEN(STR_NULL_STRING),\r
- text = STRING_TOKEN(STR_SATA1_STRING),\r
- text = STRING_TOKEN(STR_SATA1_NAME),\r
- flags = 0,\r
- key = 0;\r
-\r
- suppressif ideqval Setup.SataType == 0x0;\r
- oneof varid = Setup.Sata0HotPlugCap,\r
- prompt = STRING_TOKEN(STR_SATA0_HOTPLUG_CAP_PROMPT),\r
- help = STRING_TOKEN(STR_SATA_HOTPLUG_CAP_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value= 1, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.Sata1HotPlugCap,\r
- prompt = STRING_TOKEN(STR_SATA1_HOTPLUG_CAP_PROMPT),\r
- help = STRING_TOKEN(STR_SATA_HOTPLUG_CAP_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value= 1, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- endif; //SATA enable\r
-\r
-endform;\r
-\r
-form formid = LPSS_CONFIGURATION_ID,\r
-\r
- title = STRING_TOKEN(STR_LPSS_SCC_FORM_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- oneof varid = Setup.LpssPciModeEnabled,\r
- prompt = STRING_TOKEN(STR_LPSS_PCI_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_PCI_HELP),\r
- option text = STRING_TOKEN(STR_ACPI_MODE), value=0, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PCI_MODE), value=1, flags=0| RESET_REQUIRED;\r
- endoneof;\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_SCC_SETTING_SUBTITLE);\r
- oneof varid = Setup.eMMCBootMode,\r
- prompt = STRING_TOKEN(STR_EMMC_BOOT_PROMPT),\r
- help = STRING_TOKEN(STR_EMMC_BOOT_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_AUTO_DETECT), value=1, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC_BOOT_41), value=2, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC_BOOT_45), value=3, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
-\r
- oneof varid = Setup.SecureErase,\r
- questionid = 0x1240,\r
- prompt = STRING_TOKEN(STR_SECURE_ERASE_PROMPT),\r
- help = STRING_TOKEN(STR_SECURE_ERASE_HELP),\r
- flags = INTERACTIVE,\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags= DEFAULT |MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-grayoutif NOT ideqval Setup.eMMCBootMode == 0x3;\r
- oneof varid = Setup.LpsseMMC45Enabled,\r
- prompt = STRING_TOKEN(STR_SCC_EMMC45_PROMPT),\r
- help = STRING_TOKEN(STR_SCC_EMMC45_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
- oneof varid = Setup.LpsseMMC45DDR50Enabled,\r
- prompt = STRING_TOKEN(STR_SCC_EMMC45_DDR50_PROMPT),\r
- help = STRING_TOKEN(STR_SCC_EMMC45_DDR50_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
- oneof varid = Setup.LpsseMMC45HS200Enabled,\r
- prompt = STRING_TOKEN(STR_SCC_EMMC45_HS200_PROMPT),\r
- help = STRING_TOKEN(STR_SCC_EMMC45_HS200_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=DEFAULT| RESET_REQUIRED;\r
- endoneof;\r
-\r
- grayoutif ideqval Setup.LpsseMMC45DDR50Enabled == 0x1;\r
- oneof varid = Setup.LpsseMMC45RetuneTimerValue,\r
- prompt = STRING_TOKEN(STR_SCC_EMMC45_RE_TUNE_TIMER_VALUE),\r
- help = STRING_TOKEN(STR_SCC_EMMC45_RE_TUNE_TIMER_VALUE_HELP),\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_0), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_1), value =1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_2), value =2, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_3), value =3, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_4), value =4, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_5), value =5, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_6), value =6, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_7), value =7, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_8), value =8, flags = MANUFACTURING| DEFAULT|RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_9), value =9, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_10), value =10, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_11), value =11, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_12), value =12, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_13), value =13, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_14), value =14, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EMMC45_TIMER_15), value =15, flags = RESET_REQUIRED;\r
- endoneof;\r
- endif; // grayoutif ideqval Setup.LpsseMMC45DDR50Enabled == 0x1;\r
- endif; // grayoutif NOT ideqval Setup.eMMCBootMode == 0x1;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- oneof varid = Setup.LpssSdioEnabled,\r
- prompt = STRING_TOKEN(STR_SCC_SDIO_PROMPT),\r
- help = STRING_TOKEN(STR_SCC_SDIO_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.LpssSdcardEnabled,\r
- prompt = STRING_TOKEN(STR_SCC_SDCARD_PROMPT),\r
- help = STRING_TOKEN(STR_SCC_SDCARD_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= DEFAULT|MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
-grayoutif NOT ideqval Setup.LpssSdcardEnabled == 0x1;\r
- grayoutif ideqval Setup.LpssSdCardDDR50Enabled == 0x1;\r
- oneof varid = Setup.LpssSdCardSDR25Enabled,\r
- prompt = STRING_TOKEN(STR_SCC_SD_SDR25_PROMPT),\r
- help = STRING_TOKEN(STR_SCC_SD_SDR25_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
- endif; // grayoutif ideqval Setup.LpsseMMC45DDR50Enabled == 0x1;\r
-\r
- grayoutif ideqval Setup.LpssSdCardSDR25Enabled == 0x1;\r
- oneof varid = Setup.LpssSdCardDDR50Enabled,\r
- prompt = STRING_TOKEN(STR_SCC_SD_DDR50_PROMPT),\r
- help = STRING_TOKEN(STR_SCC_SD_DDR50_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
- endif; // grayoutif ideqval Setup.LpssSdCardSDR25Enabled == 0x1;\r
-\r
- oneof varid = Setup.SdCardRemovable,\r
- prompt = STRING_TOKEN(STR_SCC_SDCARD_REMOVABILITY),\r
- help = STRING_TOKEN(STR_SCC_SDCARD_REMOVABILITY_HELP),\r
- option text = STRING_TOKEN(STR_SCC_SDCARD_NON_REMOVABLE), value=0, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_SCC_SDCARD_REMOVABLE), value=1, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
-endif; // grayoutif NOT ideqval Setup.LpssSdcardEnabled == 0x1;\r
-\r
-\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_LPSS1_SETTING_SUBTITLE);\r
-\r
- oneof varid = Setup.LpssDma0Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_DMA1_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_DMA1_HELP),\r
- flags = INTERACTIVE,\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- grayoutif ideqval Setup.LpssDma0Enabled == 0x00;\r
- oneof varid = Setup.LpssHsuart0Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_HSUART1_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_HSUART1_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags= MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= 0 | DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- //Add control flow\r
- grayoutif ideqval Setup.LpssHsuart0Enabled == 0x00;\r
- oneof varid = Setup.LpssHsuart0FlowControlEnabled,\r
- prompt = STRING_TOKEN(STR_LPSS_HSUART1_FLOWCONTROL_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_HSUART1_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- grayoutif ideqval Setup.LpssDma0Enabled == 0x00;\r
- oneof varid = Setup.LpssHsuart1Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_HSUART2_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_HSUART2_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= 0 | DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- //Add control flow\r
- grayoutif ideqval Setup.LpssHsuart1Enabled == 0x00;\r
- oneof varid = Setup.LpssHsuart1FlowControlEnabled,\r
- prompt = STRING_TOKEN(STR_LPSS_HSUART2_FLOWCONTROL_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_HSUART1_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
-\r
- grayoutif ideqval Setup.LpssDma0Enabled == 0x00;\r
- oneof varid = Setup.LpssPwm0Enabled,\r
- prompt = STRING_TOKEN(STR_PWM1_PROMPT),\r
- help = STRING_TOKEN(STR_PWM1_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= 0 | DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- grayoutif ideqval Setup.LpssDma0Enabled == 0x00;\r
- oneof varid = Setup.LpssPwm1Enabled,\r
- prompt = STRING_TOKEN(STR_PWM2_PROMPT),\r
- help = STRING_TOKEN(STR_PWM2_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= 0 | DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- grayoutif ideqval Setup.LpssDma0Enabled == 0x00;\r
- oneof varid = Setup.LpssSpiEnabled,\r
- prompt = STRING_TOKEN(STR_LPSS_SPI_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_SPI_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= 0 |DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_LPSS2_SETTING_SUBTITLE);\r
-\r
- oneof varid = Setup.LpssDma1Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_DMA2_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_DMA2_HELP),\r
- flags = INTERACTIVE,\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
-/*\r
- grayoutif ideqval Setup.LpssDma1Enabled == 0x00;\r
- oneof varid = Setup.LpssI2C0Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_I2C1_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_I2C1_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |DEFAULT |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
-\r
- grayoutif ideqval Setup.LpssDma1Enabled == 0x00;\r
- oneof varid = Setup.LpssI2C1Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_I2C2_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_I2C2_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- grayoutif ideqval Setup.LpssDma1Enabled == 0x00;\r
- oneof varid = Setup.LpssI2C2Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_I2C3_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_I2C3_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- grayoutif ideqval Setup.LpssDma1Enabled == 0x00;\r
- oneof varid = Setup.LpssI2C3Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_I2C4_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_I2C4_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- grayoutif ideqval Setup.LpssDma1Enabled == 0x00;\r
- oneof varid = Setup.LpssI2C4Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_I2C5_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_I2C5_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-*/\r
- grayoutif ideqval Setup.LpssDma1Enabled == 0x00;\r
- oneof varid = Setup.LpssI2C5Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_I2C6_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_I2C6_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= DEFAULT |MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- grayoutif ideqval Setup.LpssDma1Enabled == 0x00;\r
- oneof varid = Setup.LpssI2C6Enabled,\r
- prompt = STRING_TOKEN(STR_LPSS_I2C7_PROMPT),\r
- help = STRING_TOKEN(STR_LPSS_I2C7_HELP_ENBDT_DEV_LIST),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=0 |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags= DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_I2C_DEVICE_SETTING_SUBTITLE);\r
-\r
- oneof varid = Setup.I2CTouchAd,\r
- prompt = STRING_TOKEN(STR_I2C_TOUCH_PROMPT),\r
- help = STRING_TOKEN(STR_I2C_TOUCH_HELP),\r
- option text = STRING_TOKEN(STR_AUTO), value=0, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_I2C_FVP), value=0x4B, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_I2C_FFRD), value=0x4A, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- oneof varid = Setup.SAR1,\r
- prompt = STRING_TOKEN(STR_SAR_SENSOR_PROMPT),\r
- help = STRING_TOKEN(STR_SAR_SENSOR_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-endform;\r
-\r
-\r
-//\r
-//LAN Controller\r
-//\r
-form formid = LAN_OPTIONS_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_LAN_OPTIONS_FORM_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_LAN_OPTIONS_FORM_TITLE);\r
-\r
- oneof varid = Setup.Lan,\r
- prompt = STRING_TOKEN(STR_PCH_LAN_CONTROLLER),\r
- help = STRING_TOKEN(STR_PCH_LAN_CONTROLLER_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif ideqval Setup.Lan == 0;\r
- oneof varid = Setup.WakeOnLanS5,\r
- prompt = STRING_TOKEN(STR_PCH_LAN_WOL_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_LAN_WOL_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.SlpLanLowDc,\r
- prompt = STRING_TOKEN(STR_PCH_SLP_LAN_LOW_DC_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_SLP_LAN_LOW_DC_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.BootNetwork,\r
- prompt = STRING_TOKEN(STR_PCH_PXEROM_CONTROL),\r
- help = STRING_TOKEN(STR_PCH_PXEROM_CONTROL_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING |RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
-endform;\r
-\r
-//\r
-// Azalia Configuration\r
-//\r
-form formid = AZALIA_OPTIONS_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_AZALIA_OPTIONS_FORM_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_AZALIA_OPTIONS_FORM_TITLE);\r
- oneof varid = Setup.Lpe,\r
- prompt = STRING_TOKEN(STR_LPE_PROMPT),\r
- help = STRING_TOKEN(STR_LPE_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_LPE_PCI_MODE), value=1, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_LPE_ACPI_MODE), value=2, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
- grayoutif NOT ideqval Setup.Lpe == 0x2;\r
- oneof varid = Setup.LpeAudioReportedByDSDT,\r
- prompt = STRING_TOKEN(STR_LPE_REPORTED_BY_DSDT_PROMPT),\r
- help = STRING_TOKEN(STR_LPE_REPORTED_BY_DSDT_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- suppressif ideqval Setup.AzaliaDs == 0x1;\r
- oneof varid = Setup.PchAzalia,\r
- prompt = STRING_TOKEN(STR_PCH_AZALIA_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_AZALIA_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = 0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- suppressif ideqval Setup.AzaliaDs == 0x0;\r
- text\r
- help = STRING_TOKEN(STR_PCH_AZALIA_DS_SUPPORT),\r
- text = STRING_TOKEN(STR_PCH_AZALIA_PROMPT),\r
- text = STRING_TOKEN(STR_ENABLE),\r
- flags = 0,\r
- key = 0;\r
- endif;\r
-\r
- suppressif ideqval Setup.PchAzalia == 0x0;\r
- oneof varid = Setup.AzaliaVCiEnable,\r
- prompt = STRING_TOKEN(STR_AZALIA_VC_PROMPT),\r
- help = STRING_TOKEN(STR_AZALIA_VC_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- suppressif ideqval Setup.PchAzalia == 0x0;\r
- oneof varid = Setup.AzaliaDs,\r
- prompt = STRING_TOKEN(STR_AZALIA_DS_PROMPT),\r
- help = STRING_TOKEN(STR_AZALIA_DS_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- suppressif ideqval Setup.PchAzalia == 0x0;\r
- oneof varid = Setup.AzaliaPme,\r
- prompt = STRING_TOKEN(STR_AZALIA_PME_PROMPT),\r
- help = STRING_TOKEN(STR_AZALIA_PME_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.HdmiCodec,\r
- prompt = STRING_TOKEN(STR_HDMI_CODEC_PROMPT),\r
- help = STRING_TOKEN(STR_HDMI_CODEC_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
-endform;\r
-\r
-//\r
-// Misc Configuration\r
-//\r
-form formid = MISC_OPTIONS_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_MISC_OPTION_FORM_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_MISC_OPTION_FORM_TITLE);\r
- //\r
- // HPET Disable/Enable\r
- //\r
- oneof varid = Setup.Hpet,\r
- prompt = STRING_TOKEN(STR_HPET_PROMPT),\r
- help = STRING_TOKEN(STR_HPET_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0x00, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=0x01, flags=DEFAULT | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.StateAfterG3,\r
- prompt = STRING_TOKEN(STR_STATE_AFTER_G3),\r
- help = STRING_TOKEN(STR_STATE_AFTER_G3_HELP),\r
- option text = STRING_TOKEN(STR_S0_AFTER_G3_STRING), value = 0, flags = DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_S5_AFTER_G3_STRING), value = 1, flags = MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.EnableClockSpreadSpec,\r
- prompt = STRING_TOKEN(STR_CLOCK_SPREAD_SPEC_ENABLE),\r
- help = STRING_TOKEN(STR_CLOCK_SPREAD_SPEC_ENABLE_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
- oneof varid = Setup.UartInterface,\r
- prompt = STRING_TOKEN(STR_PCH_UART_SELECT),\r
- help = STRING_TOKEN(STR_PCH_UART_SELECT_HELP),\r
- option text = STRING_TOKEN(STR_UART_SELECT_PCU), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_UART_SELECT_SIO), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif ideqval Setup.LpssHsuart0Enabled == 1 OR ideqval Setup.UartInterface == 1;\r
- oneof varid = Setup.PcuUart1,\r
- prompt = STRING_TOKEN(STR_PCU_UART_A),\r
- help = STRING_TOKEN(STR_PCU_UART_A_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- oneof varid = Setup.SpiRwProtect,\r
- prompt = STRING_TOKEN(STR_PCH_SPI_WP_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_SPI_WP_HELP),\r
- option text = STRING_TOKEN(STR_PCH_SPI_WP_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PCH_SPI_WP_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.MmioSize,\r
- prompt = STRING_TOKEN(STR_MMIO_PROMPT),\r
- help = STRING_TOKEN(STR_MMIO_HELP),\r
- option text = STRING_TOKEN(STR_MMIO_0_75G_STRING), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_MMIO_1G_STRING), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_MMIO_1_25G_STRING), value = 2, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_MMIO_1_5G_STRING), value = 3, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_MMIO_2G_STRING), value = 4, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.PcieDynamicGating,\r
- prompt = STRING_TOKEN(STR_PCIEDYNCLK_PROMPT),\r
- help = STRING_TOKEN(STR_PCIEDYNCLK_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.GpioWakeCapability,\r
- prompt = STRING_TOKEN(STR_GPIO_WAKE_CAPABILITY_ENABLE),\r
- help = STRING_TOKEN(STR_GPIO_WAKE_CAPABILITY_ENABLE_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = DEFAULT | MANUFACTURING |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.RtcBattery,\r
- prompt = STRING_TOKEN(STR_RTC_BATTERY),\r
- help = STRING_TOKEN(STR_RTC_BATTERY_HELP),\r
- option text = STRING_TOKEN(STR_RTC_BATTERY_NOT_PRESENT), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_RTC_BATTERY_PRESENT), value = 1, flags = DEFAULT | MANUFACTURING |RESET_REQUIRED;\r
- endoneof;\r
-\r
-endform;\r
-\r
+++ /dev/null
-//\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// \r\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-// \r\r
-//\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// SystemComponent.vfr\r
-//\r
-// Abstract:\r
-//\r
-// Driver Setup formset.\r
-//\r
-// Revision History:\r
-// ------------------------------------------------------------------------------\r
-// Rev Date<MM/DD/YYYY> Name Description\r
-// ------------------------------------------------------------------------------\r
-\r
-// --*/\r
-\r
-form formid = SYSTEM_COMPONENT_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_SYSTEM_COMPONENT_TITLE);\r
-/*\r
- oneof varid = Setup.CRIDSettings,\r
- prompt = STRING_TOKEN(STR_CRID_PROMPT),\r
- help = STRING_TOKEN(STR_CRID_SETTING_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = MANUFACTURING | DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_CRID_0_STRING), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_CRID_1_STRING), value = 2, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_CRID_2_STRING), value = 3, flags = RESET_REQUIRED;\r
- endoneof;\r
-*/\r
-\r
- subtitle text = STRING_TOKEN(STR_PNP_CONFIGURATION_TITLE);\r
- oneof varid = Setup.PnpSettings,\r
- prompt = STRING_TOKEN(STR_PNP_SETTING_PROMPT),\r
- help = STRING_TOKEN(STR_PNP_SETTING_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
-#if (PNP_DEBUG == 1)\r
- option text = STRING_TOKEN(STR_PNP_POWER_STRING), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PNP_PERFORMANCE_STRING), value = 2, flags = RESET_REQUIRED;\r
-#endif\r
- option text = STRING_TOKEN(STR_PNP_POWER_PERFORMANCE_STRING), value = 3, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PNP_POWER_PERFORMANCE_STRING_A0), value = 4, flags = 0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PNP_POWER_PERFORMANCE_STRING_B0), value = 5, flags = 0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.CfioPnpSettings,\r
- prompt = STRING_TOKEN(STR_CFIO_PNP_SETTING_PROMPT),\r
- help = STRING_TOKEN(STR_CFIO_PNP_SETTING_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = MANUFACTURING | DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = 0 | RESET_REQUIRED;\r
- endoneof;\r
- oneof varid = Setup.TristateLpc,\r
- prompt = STRING_TOKEN(STR_TRISTATE_LPC_PROMPT),\r
- help = STRING_TOKEN(STR_TRISTATE_LPC_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = MANUFACTURING | DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = 0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
-\r
-\r
-\r
-\r
- oneof varid = Setup.PchFSAOn,\r
- prompt = STRING_TOKEN(STR_PCH_FSA_PROMPT),\r
- help = STRING_TOKEN(STR_PCH_FSA_HELP),\r
- option text = STRING_TOKEN(STR_OFF), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ON), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
-\r
-endform;\r
+++ /dev/null
-//\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// \r\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-// \r\r
-//\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// DPTF.vfr\r
-//\r
-// Abstract:\r
-//\r
-// Driver Setup formset.\r
-//\r
-// Revision History:\r
-// ------------------------------------------------------------------------------\r
-// Rev Date<MM/DD/YYYY> Name Description\r
-// ------------------------------------------------------------------------------\r
-\r
-// --*/\r
-\r
-form formid = THERMAL_FORM_ID,\r
-\r
- title = STRING_TOKEN(STR_THERMAL_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_THERMAL_CONFIGURATION);\r
- oneof varid = Setup.CriticalThermalTripPoint,\r
- prompt = STRING_TOKEN(STR_ACPI_CRITICAL_THERMAL_TRIP_POINT),\r
- help = STRING_TOKEN(STR_ACPI_CRITICAL_THERMAL_TRIP_POINT_HELP),\r
- option text = STRING_TOKEN (STR_85_C), value = 85, flags=0 | RESET_REQUIRED; \r
- option text = STRING_TOKEN (STR_87_C), value = 87, flags=0 | RESET_REQUIRED; \r
- option text = STRING_TOKEN (STR_90_C), value = 90, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_105_C), value = 105, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_110_C), value = 110, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_200_C), value = 200, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof; \r
- oneof varid = Setup.PassiveThermalTripPoint,\r
- prompt = STRING_TOKEN (STR_ACPI_PASSIVE_THERMAL_TRIP_POINT),\r
- help = STRING_TOKEN (STR_ACPI_PASSIVE_THERMAL_TRIP_POINT_HELP),\r
- option text = STRING_TOKEN (STR_85_C), value = 85, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_87_C), value = 87, flags=0 | RESET_REQUIRED; \r
- option text = STRING_TOKEN (STR_90_C), value = 90, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_100_C), value = 100, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_105_C), value = 105, flags=0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN (STR_180_C), value = 180, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif TRUE;\r
- numeric varid = Setup.PassiveTc1Value,\r
- prompt = STRING_TOKEN (STR_ACPI_PASSIVE_TC1_VALUE),\r
- help = STRING_TOKEN (STR_ACPI_PASSIVE_TC1_VALUE_HELP),\r
- flags = 0 | RESET_REQUIRED,\r
- minimum = 1,\r
- maximum = 16,\r
- step = 1,\r
- default = 1,\r
- endnumeric;\r
-\r
- numeric varid = Setup.PassiveTc2Value,\r
- prompt = STRING_TOKEN (STR_ACPI_PASSIVE_TC2_VALUE),\r
- help = STRING_TOKEN (STR_ACPI_PASSIVE_TC2_VALUE_HELP),\r
- flags = 0 | RESET_REQUIRED,\r
- minimum = 1,\r
- maximum = 16,\r
- step = 1,\r
- default = 5,\r
- endnumeric;\r
-\r
- numeric varid = Setup.PassiveTspValue,\r
- prompt = STRING_TOKEN (STR_ACPI_PASSIVE_TSP_VALUE),\r
- help = STRING_TOKEN (STR_ACPI_PASSIVE_TSP_VALUE_HELP),\r
- flags = 0 | RESET_REQUIRED,\r
- minimum = 2,\r
- maximum = 50,\r
- step = 2,\r
- default = 50,\r
- endnumeric;\r
- endif;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- oneof varid = Setup.DisableActiveTripPoints,\r
- prompt = STRING_TOKEN(STR_DATP_PROMPT),\r
- help = STRING_TOKEN(STR_DATP_HELP),\r
- option text = STRING_TOKEN(STR_DISABLED), value = 0, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLED), value = 1, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- suppressif TRUE; \r
- oneof varid = Setup.EnableDigitalThermalSensor,\r
- prompt = STRING_TOKEN(STR_DTS_PROMPT),\r
- help = STRING_TOKEN(STR_DTS_PROMPT_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = MANUFACTURING |RESET_REQUIRED |DEFAULT;\r
- endoneof;\r
- endif;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
-\r
-\r
-endform;\r
+++ /dev/null
-//\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// \r\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-// \r\r
-//\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// UncoreConfiguration.vfi\r
-//\r
-// Abstract:\r
-//\r
-// Driver Setup formset.\r
-//\r
-\r
-\r
-// --*/\r
-\r
-form formid = UNCORE_FORM_ID,\r
- title = STRING_TOKEN(STR_UNCORE_CONFIGURATION_TITLE);\r
-\r
- subtitle text = STRING_TOKEN(STR_GOP_TITLE);\r
-\r
- oneof varid = Setup.GOPEnable,\r
- prompt = STRING_TOKEN(STR_GOP_VBIOS_SWITCH),\r
- help = STRING_TOKEN(STR_GOP_VBIOS_SWITCH_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value =1, flags = MANUFACTURING | DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.GOPBrightnessLevel,\r
- prompt = STRING_TOKEN(STR_GOP_BRIGHTNESS_LEVEL),\r
- help = STRING_TOKEN(STR_GOP_BRIGHTNESS_LEVEL_HELP),\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_20), value =2, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_40), value =3, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_60), value =4, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_80), value =5, flags = MANUFACTURING| DEFAULT| RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_100), value =6, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_120), value =7, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_140), value =8, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_160), value =9, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_180), value =10, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_200), value =11, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_220), value =12, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_240), value =13, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_GOP_BRIGHT_255), value =14, flags = RESET_REQUIRED;\r
- endoneof;\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- subtitle text = STRING_TOKEN(STR_IGD_TITLE);\r
-\r
- suppressif ideqval Setup.PrimaryVideoAdaptor == 0x2;\r
- oneof varid = Setup.Igd,\r
- prompt = STRING_TOKEN (STR_IGD_PROMPT),\r
- help = STRING_TOKEN (STR_IGD_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
- oneof varid = Setup.PrimaryVideoAdaptor,\r
- prompt = STRING_TOKEN(STR_PRIMARY_DISPLAY),\r
- help = STRING_TOKEN(STR_PRIMARY_DISPLAY_HELP),\r
- option text = STRING_TOKEN(STR_AUTOMATIC), value = 3, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_IGD_STRING), value = 0, flags = DEFAULT |MANUFACTURING |RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PCI_STRING), value = 2, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
- oneof varid = Setup.PavpMode,\r
- prompt = STRING_TOKEN(STR_PAVC_PROMPT),\r
- help = STRING_TOKEN(STR_PAVC_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PAVP_LITE_MODE), value = 1, flags = MANUFACTURING | DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PAVP_SERPENT_MODE), value = 2, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
- oneof varid = Setup.GTTSize,\r
- prompt = STRING_TOKEN(STR_GTT_SIZE),\r
- help = STRING_TOKEN(STR_GTT_SIZE_HELP),\r
- option text = STRING_TOKEN(GTT_SIZE_1MB), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(GTT_SIZE_2MB), value = 2, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.IgdApertureSize,\r
- prompt = STRING_TOKEN(STR_APERTURE_SIZE),\r
- help = STRING_TOKEN(STR_APERTURE_SIZE_HELP),\r
- option text = STRING_TOKEN(APERTURE_SIZE_128MB), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(APERTURE_SIZE_256MB), value = 2, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(APERTURE_SIZE_512MB), value = 3, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.IgdDvmt50PreAlloc,\r
- prompt = STRING_TOKEN(STR_DVMT50_PRE_ALLOC),\r
- help = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_HELP),\r
-// option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_32M), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_64M), value = 2, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_96M), value = 3, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_128M), value = 4, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_160M), value = 5, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_192M), value = 6, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_224M), value = 7, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_256M), value = 8, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_288M), value = 9, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_320M), value = 10, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_352M), value = 11, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_384M), value = 12, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_416M), value = 13, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_448M), value = 14, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_480M), value = 15, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_PRE_ALLOC_512M), value = 16, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.IgdDvmt50TotalAlloc,\r
- prompt = STRING_TOKEN(STR_DVMT50_DVMT ),\r
- help = STRING_TOKEN(STR_DVMT50_DVMT_HELP),\r
- option text = STRING_TOKEN(STR_DVMT50_ALLOC_128), value = 1, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_ALLOC_256), value = 2, flags = DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DVMT50_ALLOC_MAX), value = 3, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- //\r
- //Igd Thermal\r
- //\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
-\r
- subtitle text = STRING_TOKEN(STR_IGD_LCD_CONTROL);\r
-\r
- oneof varid = Setup.LidStatus,\r
- prompt = STRING_TOKEN(STR_FORCE_LID_STATUS_PROMPT),\r
- help = STRING_TOKEN(STR_FORCE_LID_STATUS_ENBDT_HELP),\r
- option text = STRING_TOKEN(STR_LID_STATUS__OFF_PROMPT), value = 0, flags = 0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_LID_STATUS__ON_PROMPT), value = 1, flags = 0 | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_LID_STATUS__AUTO_PROMPT), value = 2, flags = MANUFACTURING| DEFAULT| RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.IgdLcdIBia,\r
- prompt = STRING_TOKEN(STR_VIDEO_LCD_IBIA),\r
- help = STRING_TOKEN(STR_VIDEO_LCD_IBIAHLP),\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IBIAA), value = 0, flags =MANUFACTURING| DEFAULT| RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IBIAD), value = 1, flags = 0| RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IBIAL1), value = 2, flags = 0| RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IBIAL2), value = 3, flags = 0| RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IBIAL3), value = 4, flags = 0| RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IBIAL4), value = 5, flags = 0| RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IBIAL5), value = 6, flags = 0| RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.AlsEnable,\r
- prompt = STRING_TOKEN (STR_ACPI_ALS_ENABLE),\r
- help = STRING_TOKEN (STR_ACPI_ALS_ENABLE_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value=0, flags=DEFAULT | MANUFACTURING | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ENABLE), value=1, flags=0 | RESET_REQUIRED;\r
- endoneof;\r
-\r
-\r
- oneof varid = Setup.IgdFlatPanel,\r
- prompt = STRING_TOKEN(STR_IGD_FLAT_PANEL_PROMPT),\r
- help = STRING_TOKEN(STR_IGD_FLAT_PANEL_HELP),\r
- option text = STRING_TOKEN(STR_AUTOMATIC), value=0x00, flags=DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_640X480), value=0x01, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_800X600), value=0x02, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_1024X768), value=0x03, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_1280X1024), value=0x04, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_1366X768), value=0x05, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_1680X1050), value=0x06, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_1920X1200), value=0x07, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_1280X800), value=0x08, flags=RESET_REQUIRED;\r
- endoneof;\r
-\r
- oneof varid = Setup.BootDisplayDevice,\r
- prompt = STRING_TOKEN(STR_BOOT_DISPLAY_DEVICE_PROMPT),\r
- help = STRING_TOKEN(STR_BOOT_DISPLAY_DEVICE_HELP),\r
- option text = STRING_TOKEN(STR_AUTOMATIC), value=0x00, flags=DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VGAPORT), value=0x01, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_HDMIPORTB), value=0x02, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DPPORTB), value=0x03, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DPPORTC), value=0x04, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_EDPPORTC), value=0x05, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DSIPORTA), value=0x06, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DSIPORTC), value=0x07, flags=RESET_REQUIRED;\r
-\r
- endoneof;\r
- //\r
- //Pannel Scaling\r
- //\r
- oneof varid = Setup.PanelScaling,\r
- prompt = STRING_TOKEN(STR_PANNEL_SCALING_PROMPT),\r
- help = STRING_TOKEN(STR_PANNEL_SCALING_HELP),\r
- option text = STRING_TOKEN(STR_AUTOMATIC), value=0x00, flags=DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PANNEL_SCALING_STRETCH), value=0x01, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_PANNEL_SCALING_CENTER), value=0x02, flags=RESET_REQUIRED;\r
- endoneof;\r
-\r
- //\r
- //GMCH BLC Control\r
- //\r
- oneof varid = Setup.IgdLcdIGmchBlc,\r
- prompt = STRING_TOKEN(STR_VIDEO_LCD_IGMCHBLC_PROMPT),\r
- help = STRING_TOKEN(STR_VIDEO_LCD_IGMCHBLC_HELP),\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IGMCHBLC1), value=0x00, flags=DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IGMCHBLC2), value=0x01, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IGMCHBLC3), value=0x02, flags=RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_VIDEO_LCD_IGMCHBLC4), value=0x03, flags=RESET_REQUIRED;\r
- endoneof;\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- //\r
- //ISP Configuration\r
- //\r
- subtitle text = STRING_TOKEN(STR_ISP_CONFIGURATION_TITLE);\r
-\r
- oneof varid = Setup.ISPEn,\r
- prompt = STRING_TOKEN(STR_ISP_ENABLED),\r
- help = STRING_TOKEN(STR_ISP_ENABLED_HELP),\r
- option text = STRING_TOKEN(STR_ENABLE), value = 1, flags = DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- endoneof;\r
-\r
- grayoutif ideqval Setup.ISPEn == 0;\r
- oneof varid = Setup.ISPDevSel,\r
- prompt = STRING_TOKEN (STR_ISP_PCICONFIGURATION_TITLE),\r
- help = STRING_TOKEN (STR_ISP_PCICONFIGURATION_HELP),\r
- option text = STRING_TOKEN(STR_DISABLE), value = 0, flags = RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ISP_PCICONFIG_B0D2F0_TITLE), value = 1, flags = MANUFACTURING | DEFAULT | RESET_REQUIRED;\r
- option text = STRING_TOKEN(STR_ISP_PCICONFIG_B0D3F0_TITLE), value = 2, flags = RESET_REQUIRED;\r
- endoneof;\r
- endif;\r
-\r
-endform;\r
+++ /dev/null
-// /** @file\r
-//\r
-// Copyright (c) 2013 - 2016 Intel Corporation. All rights reserved\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// UqiList.uni\r
-//\r
-// Abstract:\r
-//\r
-// UQI (Universal Question Identifier) allocation for setup options.\r
-//\r
-// This file should define UQIs in the following range only: [0x0000...0x7FFF]\r
-//\r
-// **/\r
-\r
-/=#\r
-\r
-//----------------------------------------------------------------------------\r
-//\r
-// Purpose: The translations in this file are intended to be globally\r
-// consistent. All products should use the same translation for the\r
-// same functional question.\r
-//\r
-// Usage:\r
-//\r
-// 1. DO NOT OVERRIDE THIS FILE!\r
-// The translations in this file should be globally consistent across\r
-// all of our products.\r
-//\r
-// 2. Never delete tokens from this file\r
-//\r
-// 3. When adding a new question:\r
-//\r
-// * Always do a thorough check of the tokens below to determine if\r
-// a question is already represented. This is important, because\r
-// we want to generate scripts based on these tokens which will\r
-// work on our entire product line.\r
-//\r
-// * Always choose the first available new token number for your\r
-// new token. Do not worry about "grouping" your questions\r
-// together. That goal will only make it more difficult to manage\r
-// the token numbering. Always add your new token to the correct\r
-// place to preserve numerical ordering. This makes it easy to\r
-// determine which token should be used next.\r
-//\r
-//----------------------------------------------------------------------------\r
-\r
-#langdef uqi "uqi"\r
-\r
-//\r
-// Keep in numerical order to prevent token reuse\r
-//\r
-#string STR_FAST_BOOT_PROMPT #language uqi "\x0001"\r
-#string STR_MEMORY_CHECK_SETUP #language uqi "\x0002"\r
-#string STR_NUM_AUTO_BOOT #language uqi "\x0003"\r
-#string STR_LOAD_OPTION_FORCE_RECON #language uqi "\x0004"\r
-#string STR_ONE_OF_PROMPT #language uqi "\x0005"\r
-#string STR_CHECK_BOX_PROMPT #language uqi "\x0006"\r
-#string STR_TEST_OPCODE #language uqi "\x0007"\r
-#string STR_TEST_OPCODE2 #language uqi "\x0008"\r
-#string STR_ERROR_POPUP #language uqi "\x0009"\r
-#string STR_NUMERIC_READONLY_PROMPT #language uqi "\x000A"\r
-#string STR_NUMERIC_MANUAL_PROMPT #language uqi "\x000B"\r
-#string STR_TALL_HEX_PROMPT #language uqi "\x000C"\r
-#string STR_NAME_VALUE_VAR_NAME0 #language uqi "\x000D"\r
-#string STR_NAME_VALUE_VAR_NAME1 #language uqi "\x000E"\r
-#string STR_NUMERIC_STEP_PROMPT #language uqi "\x000F"\r
-#string STR_DEFAULT_VALUE_FROM_ACCESS_PROMPT #language uqi "\x0010"\r
-#string STR_DEFAULT_VALUE_FROM_CALLBACK_PROMPT #language uqi "\x0011"\r
-#string STR_SERIAL_PORT #language uqi "\x0012"\r
-#string STR_SERIAL_PORT_STATUS #language uqi "\x0013"\r
-#string STR_SERIAL_PORT_IO_ADDRESS #language uqi "\x0014"\r
-#string STR_SERIAL_PORT_IRQ #language uqi "\x0015"\r
-#string STR_TEXT_REFRESH_GUID_COUNT #language uqi "\x0016"\r
-#string STR_IP4_CONFIGURE #language uqi "\x0017"\r
-#string STR_IP4_ENABLE_DHCP #language uqi "\x0018"\r
-#string STR_ISCSI_DEVICE_ENABLE #language uqi "\x0019"\r
-#string STR_ISCSI_ENABLE_DHCP #language uqi "\x001A"\r
-#string STR_ISCSI_ENABLE_DHCP_ON_TARGET #language uqi "\x001B"\r
-#string STR_ISCSI_TARGET_PORT #language uqi "\x001C"\r
-#string STR_CHAP_TYPE_PROMPT #language uqi "\x001D"\r
-#string STR_VLAN_VID_PROMPT #language uqi "\x001E"\r
-#string STR_VLAN_PRIORITY_PROMPT #language uqi "\x001F"\r
-#string STR_PCI_DEVICE_FILTER_PROMPT #language uqi "\x0020"\r
-#string STR_IP6_DAD_TRANSMIT_COUNT #language uqi "\x0021"\r
-#string STR_POLICY_TYPE_PROMPT #language uqi "\x0022"\r
-#string STR_ISCSI_MODE_PROMPT #language uqi "\x0023"\r
-#string STR_IP_MODE_PROMPT #language uqi "\x0024"\r
-#string STR_ISCSI_CONFIG_RETRY #language uqi "\x0025"\r
-#string STR_ISCSI_CONFIG_TIMEOUT #language uqi "\x0026"\r
-#string STR_AUTHEN_TYPE_PROMPT #language uqi "\x0027"\r
-#string STR_NULL #language uqi "\x0028"\r
-#string STR_HIDE_TPM_PROMPT #language uqi "\x0029"\r
-#string STR_TPM_OPERATION #language uqi "\x002A"\r
-#string STR_MOR_PROMPT #language uqi "\x002B"\r
-#string STR_SECURE_BOOT_PROMPT #language uqi "\x002C"\r
-#string STR_USB_SUPPORT #language uqi "\x002D"\r
-#string STR_USB_LEGACY_SUPPORT #language uqi "\x002E"\r
-#string STR_USB_XHCI_SUPPORT #language uqi "\x002F"\r
-#string STR_USB_BIOS_XHCI_HANDOFF #language uqi "\x0030"\r
-#string STR_USB_BIOS_EHCI_HANDOFF #language uqi "\x0031"\r
-#string STR_USB_6064 #language uqi "\x0032"\r
-#string STR_USB_HOTPLUG_FDD #language uqi "\x0033"\r
-#string STR_USB_HOTPLUG_HDD #language uqi "\x0034"\r
-#string STR_USB_HOTPLUG_CDROM #language uqi "\x0035"\r
-#string STR_USB_CONTROL_TIME_OUT #language uqi "\x0036"\r
-#string STR_USB_MASS_RESET_DELAY #language uqi "\x0037"\r
-#string STR_USB_POWERGOOD_DELAY #language uqi "\x0038"\r
-#string STR_USB_DELAY_NUM_VALUE #language uqi "\x0039"\r
-#string STR_USB_MASS_DEVICE1 #language uqi "\x003A"\r
-#string STR_USB_MASS_DEVICE2 #language uqi "\x003B"\r
-#string STR_USB_MASS_DEVICE3 #language uqi "\x003C"\r
-#string STR_USB_MASS_DEVICE4 #language uqi "\x003D"\r
-#string STR_USB_MASS_DEVICE5 #language uqi "\x003E"\r
-#string STR_USB_MASS_DEVICE6 #language uqi "\x003F"\r
-#string STR_USB_MASS_DEVICE7 #language uqi "\x0040"\r
-#string STR_USB_MASS_DEVICE8 #language uqi "\x0041"\r
-#string STR_USB_MASS_DEVICE9 #language uqi "\x0042"\r
-#string STR_USB_MASS_DEVICE10 #language uqi "\x0043"\r
-#string STR_USB_MASS_DEVICE11 #language uqi "\x0044"\r
-#string STR_USB_MASS_DEVICE12 #language uqi "\x0045"\r
-#string STR_USB_MASS_DEVICE13 #language uqi "\x0046"\r
-#string STR_USB_MASS_DEVICE14 #language uqi "\x0047"\r
-#string STR_USB_MASS_DEVICE15 #language uqi "\x0048"\r
-#string STR_USB_MASS_DEVICE16 #language uqi "\x0049"\r
-#string STR_SECURITY_BOOT_PROMPT #language uqi "\x004A"\r
-#string STR_QUIETBOOT_PROMPT #language uqi "\x004B"\r
-#string STR_LOG_BOOT_TIME_PROMPT #language uqi "\x004C"\r
-#string STR_EXECUTE_DISABLE_BIT_PROMPT #language uqi "\x004D"\r
-#string STR_LIMIT_CPUID_MAX_PROMPT #language uqi "\x004E"\r
-#string STR_PROC_HOT_ENABLE #language uqi "\x004F"\r
-#string STR_VTX2_PROMPT #language uqi "\x0050"\r
-#string STR_CORE_FRE_MULTIP_SELECT_PROMPT #language uqi "\x0051"\r
-#string STR_TM1_PROMPT #language uqi "\x0052"\r
-#string STR_TM2_PROMPT #language uqi "\x0053"\r
-#string STR_DTS_PROMPT #language uqi "\x0054"\r
-#string STR_ACTIVE_PROCESSOR_CORES_PROMPT #language uqi "\x0055"\r
-#string STR_CPU_IST_PROMPT #language uqi "\x0056"\r
-#string STR_BOOT_P_STATE #language uqi "\x0057"\r
-#string STR_PROCESSOR_TURBO_MODE #language uqi "\x0058"\r
-#string STR_CSTATE_PROMPT #language uqi "\x0059"\r
-#string STR_CXE_PROMPT #language uqi "\x005A"\r
-#string STR_HARDC4E_PROMPT #language uqi "\x005B"\r
-#string STR_MAX_C_STATE_SUPPORT_PROMPT #language uqi "\x005C"\r
-#string STR_PPM_C4_EXIT_PROMPT #language uqi "\x005D"\r
-#string STR_CX_POPDOWN_PROMPT #language uqi "\x005E"\r
-#string STR_CX_POPUP_PROMPT #language uqi "\x005F"\r
-#string STR_SEC_SETTING_PROMPT #language uqi "\x0060"\r
-#string STR_SEC_FLASH_UPDATE_PROMPT #language uqi "\x0061"\r
-#string STR_SEC_FIRMWARE_UPDATE_PROMPT #language uqi "\x0062"\r
-#string STR_FIRMWARE_TPM_PROMPT #language uqi "\x0063"\r
-#string STR_TPM_PROMPT #language uqi "\x0064"\r
-#string STR_TDT_CONFIG_PROMPT #language uqi "\x0065"\r
-#string STR_TDT_RECOVERY_PROMPT #language uqi "\x0066"\r
-#string STR_TDT_SUSPEND_PROMPT #language uqi "\x0067"\r
-#string STR_ICH_PCIERP1_PROMPT #language uqi "\x0068"\r
-#string STR_ICH_PCIERP2_PROMPT #language uqi "\x0069"\r
-#string STR_ICH_PCIERP3_PROMPT #language uqi "\x006A"\r
-#string STR_ICH_PCIERP4_PROMPT #language uqi "\x006B"\r
-#string STR_USB_DEBUG_PROMPT #language uqi "\x006C"\r
-#string STR_USB_XHCI_SUPPORT_PROMPT #language uqi "\x006D"\r
-#string STR_PCH_USB21_PROMPT #language uqi "\x006E"\r
-#string STR_PCH_USB30_MODE_PROMPT #language uqi "\x006F"\r
-#string STR_PCH_USB30_STREAMS #language uqi "\x0070"\r
-#string STR_PCH_USB_PER_PORT_PROMPT #language uqi "\x0071"\r
-#string STR_PCH_USB_PORT0_PROMPT #language uqi "\x0072"\r
-#string STR_PCH_USB_PORT1_PROMPT #language uqi "\x0073"\r
-#string STR_PCH_USB_PORT2_PROMPT #language uqi "\x0074"\r
-#string STR_PCH_USB_PORT3_PROMPT #language uqi "\x0075"\r
-#string STR_PCH_USBRMH_PROMPT #language uqi "\x0076"\r
-#string STR_SATA_PROMPT #language uqi "\x0077"\r
-#string STR_SATA_TYPE_PROMPT #language uqi "\x0078"\r
-#string STR_SATA0_HOTPLUG_CAP_PROMPT #language uqi "\x0079"\r
-#string STR_SATA1_HOTPLUG_CAP_PROMPT #language uqi "\x007A"\r
-#string STR_LPSS_EMMC_PROMPT #language uqi "\x007B"\r
-#string STR_LPSS_SDIO_PROMPT #language uqi "\x007C"\r
-#string STR_LPSS_SDCARD_PROMPT #language uqi "\x007D"\r
-#string STR_LPSS_DMA_PROMPT #language uqi "\x007E"\r
-#string STR_LPSS_I2C1_PROMPT #language uqi "\x007F"\r
-#string STR_LPSS_I2C2_PROMPT #language uqi "\x0080"\r
-#string STR_LPSS_PCM_PROMPT #language uqi "\x0081"\r
-#string STR_LPSS_I2S_PROMPT #language uqi "\x0082"\r
-#string STR_LPSS_HSUART1_PROMPT #language uqi "\x0083"\r
-#string STR_LPSS_HSUART2_PROMPT #language uqi "\x0084"\r
-#string STR_LPSS_SPI_PROMPT #language uqi "\x0085"\r
-#string STR_PCH_LAN_CONTROLLER #language uqi "\x0086"\r
-#string STR_PCH_LAN_WOL_PROMPT #language uqi "\x0087"\r
-#string STR_PCH_SLP_LAN_LOW_DC_PROMPT #language uqi "\x0088"\r
-#string STR_PCH_PXEROM_CONTROL #language uqi "\x0089"\r
-#string STR_LPE_PROMPT #language uqi "\x008A"\r
-#string STR_PCH_AZALIA_PROMPT #language uqi "\x008B"\r
-#string STR_AZALIA_VC_PROMPT #language uqi "\x008C"\r
-#string STR_AZALIA_DS_PROMPT #language uqi "\x008D"\r
-#string STR_AZALIA_PME_PROMPT #language uqi "\x008E"\r
-#string STR_HDMI_CODEC_PROMPT #language uqi "\x008F"\r
-#string STR_HPET_PROMPT #language uqi "\x0090"\r
-#string STR_HPET_BOOTTIME_PROMPT #language uqi "\x0091"\r
-#string STR_STATE_AFTER_G3 #language uqi "\x0092"\r
-#string STR_PCH_UART_SELECT #language uqi "\x0093"\r
-#string STR_PCU_UART_A #language uqi "\x0094"\r
-#string STR_PCU_UART_B #language uqi "\x0095"\r
-#string STR_ACPI_CRITICAL_THERMAL_TRIP_POINT #language uqi "\x0096"\r
-#string STR_ACPI_PASSIVE_THERMAL_TRIP_POINT #language uqi "\x0097"\r
-#string STR_ACPI_PASSIVE_TC1_VALUE #language uqi "\x0098"\r
-#string STR_ACPI_PASSIVE_TC2_VALUE #language uqi "\x0099"\r
-#string STR_ACPI_PASSIVE_TSP_VALUE #language uqi "\x009A"\r
-#string STR_DPTF_PROMPT #language uqi "\x009B"\r
-#string STR_LPM_PROMPT #language uqi "\x009C"\r
-#string STR_CTDP_PROMPT #language uqi "\x009D"\r
-#string STR_MEMORY_PROMPT #language uqi "\x009E"\r
-#string STR_DPTF_ACTIVE_TRIP_POINT_PROMPT #language uqi "\x009F"\r
-#string STR_DPTF_PASSIVE_TRIP_POINT_PROMPT #language uqi "\x00A0"\r
-#string STR_SKIN_SENSOR_PROMPT #language uqi "\x00A1"\r
-#string STR_PCH_PROMPT #language uqi "\x00A2"\r
-#string STR_PRIMARY_DISPLAY #language uqi "\x00A3"\r
-#string STR_VIDEO_RS2_PROMPT #language uqi "\x00A4"\r
-#string STR_DVMT40_PRE_ALLOC #language uqi "\x00A5"\r
-#string STR_GFX_BOOST_PROMPT #language uqi "\x00A6"\r
-#string STR_IGD_THERMAL_PROMPT #language uqi "\x00A7"\r
-#string STR_SPREAD_SPECTRUM_CLOCK_PROMPT #language uqi "\x00A8"\r
-#string STR_VIDEO_LCD_IBIA #language uqi "\x00A9"\r
-#string STR_ACPI_ALS_ENABLE #language uqi "\x00AA"\r
-#string STR_IGD_FLAT_PANEL_PROMPT #language uqi "\x00AB"\r
-#string STR_BOOT_DISPLAY_DEVICE_PROMPT #language uqi "\x00AC"\r
-#string STR_PANNEL_SCALING_PROMPT #language uqi "\x00AD"\r
-#string STR_VIDEO_LCD_IGMCHBLC_PROMPT #language uqi "\x00AE"\r
-#string STR_MEMORY_SCRAMBLER_PROMPT #language uqi "\x00AF"\r
-#string STR_CSTATE_C4 #language uqi "\x00B0"\r
-#string STR_CSTATE_C6 #language uqi "\x00B1"\r
-#string STR_SEC_EOP_PROMPT #language uqi "\x00B2"\r
-#string STR_PCH_USB_PORT4_PROMPT #language uqi "\x00B3"\r
-#string STR_PCH_USB_PORT5_PROMPT #language uqi "\x00B4"\r
-#string STR_PCH_USB_PORT6_PROMPT #language uqi "\x00B5"\r
-#string STR_PCH_USB_PORT7_PROMPT #language uqi "\x00B6"\r
-#string STR_HDMI_CODEC_PORTB_PROMPT #language uqi "\x00B7"\r
-#string STR_HDMI_CODEC_PORTC_PROMPT #language uqi "\x00B8"\r
-#string STR_HDMI_CODEC_PORTD_PROMPT #language uqi "\x00B9"\r
-#string STR_CONVERT_BOARD_SELECT #language uqi "\x00BA"\r
-#string STR_DPTF_CLPM_PROMPT #language uqi "\x00BB"\r
-#string STR_PROCESSOR_DPTF_PROMPT #language uqi "\x00BC"\r
-#string STR_DPTF_SYSTHERM0_PROMPT #language uqi "\x00BD"\r
-#string STR_DPTF_SYSTHERM1_PROMPT #language uqi "\x00BE"\r
-#string STR_DPTF_SYSTHERM2_PROMPT #language uqi "\x00BF"\r
-#string STR_DPTF_SYSTHERM3_PROMPT #language uqi "\x00C0"\r
-#string STR_DPTF_CHARGER_PROMPT #language uqi "\x00C1"\r
-#string STR_DPTF_DISPLAY_PROMPT #language uqi "\x00C2"\r
-#string STR_DPTF_SOC_PROMPT #language uqi "\x00C3"\r
-#string STR_GOP_VBIOS_SWITCH #language uqi "\x00C4"\r
-#string STR_PAVC_PROMPT #language uqi "\x00C5"\r
-#string STR_GTT_SIZE #language uqi "\x00C6"\r
-#string STR_APERTURE_SIZE #language uqi "\x00C7"\r
-#string STR_DVMT50_PRE_ALLOC #language uqi "\x00C8"\r
-#string STR_FORCE_LID_STATUS_PROMPT #language uqi "\x00C9"\r
-#string STR_TREE_DEVICE_PROMPT #language uqi "\x00CA"\r
-#string STR_TPM2_REVOKE_TRUST_PROMPT #language uqi "\x00CB"\r
-#string STR_PCH_USB_OTG_PROMPT #language uqi "\x00CC"\r
-#string STR_LPSS_PCI_PROMPT #language uqi "\x00CD"\r
-#string STR_SCC_EMMC_PROMPT #language uqi "\x00CE"\r
-#string STR_SCC_SDIO_PROMPT #language uqi "\x00CF"\r
-#string STR_SCC_SDCARD_PROMPT #language uqi "\x00D0"\r
-#string STR_MIPI_HSI_PROMPT #language uqi "\x00D1"\r
-#string STR_LPSS_DMA1_PROMPT #language uqi "\x00D2"\r
-#string STR_LPSS_DMA2_PROMPT #language uqi "\x00D3"\r
-#string STR_LPSS_I2C3_PROMPT #language uqi "\x00D4"\r
-#string STR_LPSS_I2C4_PROMPT #language uqi "\x00D5"\r
-#string STR_LPSS_I2C5_PROMPT #language uqi "\x00D6"\r
-#string STR_LPSS_I2C6_PROMPT #language uqi "\x00D7"\r
-#string STR_LPSS_I2C7_PROMPT #language uqi "\x00D8"\r
-#string STR_PWM1_PROMPT #language uqi "\x00D9"\r
-#string STR_PWM2_PROMPT #language uqi "\x00DA"\r
-#string STR_LPSS_LPE_PROMPT #language uqi "\x00DB"\r
-#string STR_PMIC_ACPI_OBJECT_PROMPT #language uqi "\x00DC"\r
-#string STR_S0IX_PROMPT #language uqi "\x00DD"\r
-#string STR_DPTF_CRITICAL_TEMP #language uqi "\x00DE"\r
-#string STR_DPTF_PASSIVE_TEMP #language uqi "\x00DF"\r
-#string STR_DPTF_SDBG #language uqi "\x00E0"\r
-#string STR_DPTF_CLPO #language uqi "\x00E1"\r
-#string STR_DPTF_CLPO_START_PINDEX #language uqi "\x00E2"\r
-#string STR_DPTF_CLPO_STEP_SIZE #language uqi "\x00E3"\r
-#string STR_DPTF_CLPO_PWR_CTRL #language uqi "\x00E4"\r
-#string STR_DPTF_CLPO_PERF_CTRL #language uqi "\x00E5"\r
-#string STR_DPTF_DPPM #language uqi "\x00E6"\r
-#string STR_ISP_ENABLED #language uqi "\x00E7"\r
-#string STR_ISP_PCICONFIGURATION_TITLE #language uqi "\x00E8"\r
-#string STR_IGD_PROMPT #language uqi "\x00E9"\r
-#string STR_PNP_SETTING_PROMPT #language uqi "\x00EA"\r
-#string STR_DPTF_SYSTHERM4_PROMPT #language uqi "\x00EB"\r
-#string STR_ACPIMEMDBG_SWTICH #language uqi "\x00EC"\r
-#string STR_SECURE_BOOT #language uqi "\x00ED"\r
-#string STR_SECURE_BOOT_MODE #language uqi "\x00EE"\r
-#string STR_PCIE_SPEED_PROMPT0 #language uqi "\x00EF"\r
-#string STR_PCIE_SPEED_PROMPT1 #language uqi "\x00F0"\r
-#string STR_PCIE_SPEED_PROMPT2 #language uqi "\x00F1"\r
-#string STR_PCIE_SPEED_PROMPT3 #language uqi "\x00F2"\r
-#string STR_SATA_TEST_MODE_PROMPT #language uqi "\x00F3"\r
-#string STR_CLOCK_SPREAD_SPEC_ENABLE #language uqi "\x00F4"\r
-#string STR_BATTERY_ACPI_OBJECT_PROMPT #language uqi "\x00F5"\r
-#string STR_MFGMODE #language uqi "\x00F6"\r
-#string STR_PCH_USB_VBUS_PROMPT #language uqi "\x00F7"\r
-#string STR_PCH_USB_EHCIDEBUG_PROMPT #language uqi "\x00F8"\r
-#string STR_CRID_PROMPT #language uqi "\x00F9"\r
-#string STR_GOP_BRIGHTNESS_LEVEL #language uqi "\x00FA"\r
-#string STR_ULPMC_FW_LOCK_PROMPT #language uqi "\x00FC"\r
-#string STR_SECURE_BOOT_MODE_PROMPT #language uqi "\x00FD"\r
-#string STR_DELETE_PK #language uqi "\x00FE"\r
-#string STR_I2C_TOUCH_PROMPT #language uqi "\x00FF"\r
-#string STR_PCH_SPI_WP_PROMPT #language uqi "\x0100"\r
-#string STR_PMWEIGHTS_PROMPT #language uqi "\x0101"\r
-#string STR_FORM_BOOT_CHG_TITLE #language uqi "\x0102"\r
-#string STR_FORM_DRV_CHG_TITLE #language uqi "\x0103"\r
-#string STR_TALL_MANUAL_PROMPT #language uqi "\x0104"\r
-#string STR_NUMERIC_PROMPT #language uqi "\x0105"\r
-#string STR_NUMERIC_PROMPT1 #language uqi "\x0106"\r
-#string STR_ACTIVE_CORE_COUNT_PROMPT #language uqi "\x0107"\r
-#string STR_PBA_CONFIG_PROMPT #language uqi "\x0108"\r
-#string STR_IGD_TURBO_PROMPT #language uqi "\x0109"\r
-#string STR_IGD_TURBO_HELP #language uqi "\x010A"\r
-#string STR_EHCI_PLL_CFG_PROMPT #language uqi "\x010B"\r
-#string STR_EHCI_PLL_CFG_RTD3_DIS_HELP #language uqi "\x010C"\r
-#string STR_LM_MEMORY_PROMPT #language uqi "\x010D"\r
-#string STR_PDM_OUTPUT_CONFIG_SWTICH #language uqi "\x010E"\r
-#string STR_PUINT_BIOS_CONFIG_DISPLAY #language uqi "\x010F"\r
-#string STR_SCC_SDIO_MODE_PROMPT #language uqi "\x0110"\r
-#string STR_ISCT_CONFIGURATION #language uqi "\x0111"\r
-#string STR_ISCT_NOTIFICATION_CONTROL_PROMPT #language uqi "\x0112"\r
-#string STR_ISCT_WLAN_CONTROL_PROMPT #language uqi "\x0113"\r
-#string STR_ISCT_WWAN_CONTROL_PROMPT #language uqi "\x0114"\r
-#string STR_EXISUPPORT_PROMPT #language uqi "\x0115"\r
-#string STR_PCH_FSA_PROMPT #language uqi "\x0116"\r
-#string STR_PCH_FSA_HELP #language uqi "\x0117"\r
-#string STR_USB_AUTO_MODE_PROMPT #language uqi "\x0118"\r
-#string STR_SCC_EMMC45_PROMPT #language uqi "\x0119"\r
-#string STR_SCC_EMMC45_HELP #language uqi "\x011A"\r
-#string STR_SCC_EMMC45_DDR50_PROMPT #language uqi "\x011B"\r
-#string STR_SCC_EMMC45_DDR50_HELP #language uqi "\x011C"\r
-#string STR_SCC_EMMC45_HS200_PROMPT #language uqi "\x011D"\r
-#string STR_SCC_EMMC45_HS200_HELP #language uqi "\x011E"\r
-#string STR_SCC_EMMC45_RE_TUNE_TIMER_VALUE #language uqi "\x011F"\r
-#string STR_SCC_EMMC45_RE_TUNE_TIMER_VALUE_HELP #language uqi "\x0120"\r
-#string STR_CFIO_PNP_SETTING_PROMPT #language uqi "\x0121"\r
-#string STR_CFIO_PNP_SETTING_HELP #language uqi "\x0122"\r
-#string STR_EMMC_BOOT_PROMPT #language uqi "\x0123"\r
-#string STR_EMMC_BOOT_HELP #language uqi "\x0124"\r
-#string STR_WITT_PROMPT #language uqi "\x0125"\r
-#string STR_SECURE_BOOT_TEST_PROMPT #language uqi "\x0126"\r
-#string STR_TRISTATE_LPC_PROMPT #language uqi "\x0127"\r
-#string STR_DOP_CG_PROMPT #language uqi "\x0128"\r
-#string STR_PSS_ENABLE_PROMPT #language uqi "\x0129"\r
-#string STR_PSS_ENABLE_HELP #language uqi "\x012A"\r
-#string STR_ISCT_SLEEP_DURATION_FORMAT #language uqi "\x012B"\r
-#string STR_ISCT_RF_KILL_SUPPORT #language uqi "\x012C"\r
-#string STR_SECURE_BOOT_UPP_PROMPT #language uqi "\x012D"\r
-#string STR_MEASURED_BOOT_ENABLE_PROMPT #language uqi "\x012E"\r
-#string STR_MEASURED_BOOT_ENABLE_HELP #language uqi "\x012F"\r
-#string STR_PTT_PROMPT #language uqi "\x0130"\r
-#string STR_CHECK_SHA256_HASH_MASTER_BOOT_CODES #language uqi "\x0131"\r
-#string STR_USB_XHCI_LPM_SUPPORT_PROMPT #language uqi "\x0132"\r
-\r
-#string STR_VIRTUAL_KB_PROMPT #language uqi "\x0135"\r
-#string STR_VIRTUAL_KB_HELP #language uqi "\x0136"\r
-#string STR_TREE_OPERATION #language uqi "\x0137"\r
-#string STR_SLP_S0IX_N_PROMPT #language uqi "\x0138"\r
-#string STR_SLP_S0IX_N_HELP #language uqi "\x0139"\r
-#string STR_DPTF_AMBIENTTRIPPOINTCHANGE_PROMPT #language uqi "\x013A"\r
-#string STR_DPTF_THERM0_PCAT_PROMPT #language uqi "\x013B"\r
-#string STR_DPTF_THERM1_PCAT_PROMPT #language uqi "\x013C"\r
-#string STR_DPTF_THERM2_PCAT_PROMPT #language uqi "\x013D"\r
-#string STR_MMIO_PROMPT #language uqi "\x013E"\r
-#string STR_UTS_PROMPT #language uqi "\x013F"\r
-#string STR_UTS_HELP #language uqi "\x0140"\r
-#string STR_WLAN_NGFF_CARD #language uqi "\x0141"\r
-#string STR_WLAN_UHPAM_CARD #language uqi "\x0142"\r
-#string STR_ENABLE_DBG2 #language uqi "\x0143"\r
-#string STR_DPTF_ALLOWHIGHERPERFORMANCE_PROMPT #language uqi "\x0144"\r
-#string STR_DATP_PROMPT #language uqi "\x0145"\r
-#string STR_DPTF_OFFLINING #language uqi "\x0146"\r
-#string STR_SAR_SENSOR_PROMPT #language uqi "\x0147"\r
-#string STR_DPTF_BRAND_STRING #language uqi "\x0148"\r
-#string STR_CODEC262_DISABLED_PROMPT #language uqi "\x0149"\r
-#string STR_CODEC262_DISABLED_HELP #language uqi "\x014A"\r
-\r
-//SD CARD SDR25 and DDR50\r
-#string STR_SCC_SD_SDR25_PROMPT #language uqi "\x014B"\r
-#string STR_SCC_SD_SDR25_HELP #language uqi "\x014C"\r
-#string STR_SCC_SD_DDR50_PROMPT #language uqi "\x014D"\r
-#string STR_SCC_SD_DDR50_HELP #language uqi "\x014E"\r
-#string STR_SB_PROFILE_PROMPT #language uqi "\x014F"\r
-#string STR_SECURE_BOOT_PRO_KEY_PROMPT #language uqi "\x0150"\r
-\r
-#string STR_OS_SELETION_PROMPT #language uqi "\x0151"\r
-#string STR_OS_SELETION_HELP #language uqi "\x0152"\r
-#string STR_WINDOWS #language uqi "\x0153"\r
-#string STR_ANDROID #language uqi "\x0154"\r
-#string STR_AESNI_PROMPT #language uqi "\x0155"\r
-\r
-#string STR_LPSS_I2C1_HELP_ENBDT_DEV_LIST #language uqi "\x0156"\r
-#string STR_LPSS_I2C2_HELP_ENBDT_DEV_LIST #language uqi "\x0157"\r
-#string STR_LPSS_I2C3_HELP_ENBDT_DEV_LIST #language uqi "\x0158"\r
-#string STR_LPSS_I2C4_HELP_ENBDT_DEV_LIST #language uqi "\x0159"\r
-#string STR_LPSS_I2C5_HELP_ENBDT_DEV_LIST #language uqi "\x015A"\r
-#string STR_LPSS_I2C6_HELP_ENBDT_DEV_LIST #language uqi "\x015B"\r
-#string STR_LPSS_I2C7_HELP_ENBDT_DEV_LIST #language uqi "\x015C"\r
-#string STR_LPSS_HSUART1_HELP_ENBDT_DEV_LIST #language uqi "\x015D"\r
-#string STR_LPSS_HSUART2_HELP_ENBDT_DEV_LIST #language uqi "\x015E"\r
-\r
-#string STR_SECURE_ERASE_PROMPT #language uqi "\x015F"\r
-#string STR_SEC_FIRMWARE_WRITE_PROMPT #language uqi "\x0160"\r
-\r
-#string STR_BOOT_DISPLAY_MIPIDSI_PROMPT #language uqi "\x0161"\r
-#string STR_SEC_FIRMWARE_TOGGLE_PROMPT #language uqi "\x0162"\r
-#string STR_PCIEDYNCLK_PROMPT #language uqi "\x0163"\r
-#string STR_PAVP_LITE_MODE #language uqi "\x0164"\r
-#string STR_PAVP_SERPENT_MODE #language uqi "\x0165"\r
-#string STR_SCC_SDCARD_FORWIN_PROMPT #language uqi "\x0166"\r
-#string STR_DROIDBOOT_PROMPT #language uqi "\x0167"\r
-#string STR_ANDROIDBOOT_PROMPT #language uqi "\x0168"\r
-\r
-#string STR_CRITICAL_BATTERY_LIMIT_PROMPT #language uqi "\x0169"\r
-#string STR_CRITICAL_BATTERY_LIMIT_HELP #language uqi "\x016A"\r
-#string STR_CRITICAL_BATTERY_LIMIT_FEATURE_PROMPT #language uqi "\x016B"\r
-#string STR_CRITICAL_BATTERY_LIMIT_FEATURE_HELP #language uqi "\x016C"\r
-#string STR_WINDOWS7 #language uqi "\x016D"\r
-#string STR_LPSSDEVHIDE_PROMPT #language uqi "\x016E"\r
-#string STR_EM1_IAAPPSRUN_PROMPT #language uqi "\x016F"\r
-#string STR_EM1_IAAPPSCAP_PROMPT #language uqi "\x0170"\r
-#string STR_EM1_CAP_OR_VOLTAGE_PROMPT #language uqi "\x0171"\r
-#string STR_EM1_BOOT_ON_INVALID_BAT_PROMPT #language uqi "\x0172"\r
-\r
-#string STR_USB_HSIC_0_PROMPT #language uqi "\x0173"\r
-#string STR_USB_HSIC_0_HELP #language uqi "\x0174"\r
-#string STR_LEGACYUSBBOOTING_PROMPT #language uqi "\x0175"\r
-#string STR_STR_LEGACYUSBBOOTING_HELP #language uqi "\x0176"\r
-#string STR_LWINDOWS7 #language uqi "\x0177"\r
-#string STR_WEC7 #language uqi "\x0178"\r
-#string STR_LINUX #language uqi "\x0179"\r
-#string STR_WARNING_POPUP #language uqi "\x017A"\r
-#string STR_LPSS_HSUART1_FLOWCONTROL_PROMPT #language uqi "\x017B"\r
-#string STR_LPSS_HSUART2_FLOWCONTROL_PROMPT #language uqi "\x017C"\r
-#string STR_SCC_SDCARD_REMOVABILITY #language uqi "\x017D"\r
-#string STR_SCC_SDCARD_REMOVABLE #language uqi "\x017E"\r
-#string STR_SCC_SDCARD_NON_REMOVABLE #language uqi "\x017F"\r
-#string STR_SCC_SDCARD_REMOVABILITY_HELP #language uqi "\x0180"\r
-#string STR_RTC_BATTERY #language uqi "\x0181"\r
-#string STR_RTC_BATTERY_NOT_PRESENT #language uqi "\x0182"\r
-#string STR_RTC_BATTERY_PRESENT #language uqi "\x0183"\r
-#string STR_RTC_BATTERY_HELP #language uqi "\x0184"\r
-#string STR_LPE_REPORTED_BY_DSDT_PROMPT #language uqi "\x0185"\r
-#string STR_LPE_REPORTED_BY_DSDT_HELP #language uqi "\x0186"\r
-\r
+++ /dev/null
-//\r
-//\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// \r\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-// \r\r
-//\r
-//\r
-#include "Configuration.h"\r
-#include "PlatformSetupDxeStrDefs.h"\r
-#include "Guid/SetupVariable.h"\r
-\r
-formset\r
- guid = SYSTEM_CONFIGURATION_GUID,\r
- title = STRING_TOKEN(STR_SYSTEM_SETUP_TITLE),\r
- help = STRING_TOKEN(STR_SYSTEM_SETUP_HELP),\r
- class = 1,\r
- subclass = 0,\r
-\r
-\r
- varstore SYSTEM_CONFIGURATION, name = Setup, guid = SYSTEM_CONFIGURATION_GUID;\r
- form formid = ROOT_FORM_ID,\r
- title = STRING_TOKEN(STR_SYSTEM_SETUP_TITLE);\r
-\r
- //\r
- // Jump to 2)Main Form\r
- //\r
- goto ROOT_MAIN_FORM_ID,\r
- prompt = STRING_TOKEN(STR_MAIN_TITLE),\r
- help = STRING_TOKEN(STR_MAIN_HELP);\r
-\r
- //\r
- // Jump to 3)Uncore Configuration Form\r
- //\r
- goto UNCORE_FORM_ID,\r
- prompt = STRING_TOKEN(STR_UNCORE_CONFIGURATION_TITLE),\r
- help = STRING_TOKEN(STR_UNCORE_CONFIGURATION_HELP);\r
-\r
- //\r
- // Jump to 4)South Cluster Configuration Form\r
- //\r
- goto SOUTH_CLUSTER_FORM_ID,\r
- prompt = STRING_TOKEN(STR_SOUTH_CLUSTER_TITLE),\r
- help = STRING_TOKEN(STR_SOUTH_CLUSTER_HELP);\r
-\r
- // Jump to 5)Boot Form\r
- //\r
- goto BOOT_CONFIGURATION_FORM_ID,\r
- prompt = STRING_TOKEN(STR_BOOT_CONFIGURATION_TITLE),\r
- help = STRING_TOKEN(STR_BOOT_CONFIGURATION_HELP);\r
-\r
- //\r
- // Jump to 6)Security Configuration Form\r
- //\r
- goto SECURITY_CONFIGURATION_FORM_ID,\r
- prompt = STRING_TOKEN(STR_SECURITY_CONFIGURATION_TITLE),\r
- help = STRING_TOKEN(STR_SECURITY_CONFIGURATION_HELP);\r
-\r
- //\r
- // Jump to 7)Thermal Form\r
- //\r
- goto THERMAL_FORM_ID,\r
- prompt = STRING_TOKEN(STR_THERMAL_TITLE),\r
- help = STRING_TOKEN(STR_THERMAL_HELP);\r
-\r
- //\r
- // Jump to 8) System Component Form\r
- goto SYSTEM_COMPONENT_FORM_ID,\r
- prompt = STRING_TOKEN(STR_SYSTEM_COMPONENT_TITLE),\r
- help = STRING_TOKEN(STR_SYSTEM_COMPONENT_HELP);\r
-\r
- //\r
- // Jump to 10)Debug Configuration Form\r
- //\r
-#if (BYTI_PF_ENABLE == 0)\r
- goto DEBUG_CONFIGURATION_FORM_ID,\r
- prompt = STRING_TOKEN(STR_DEBUG_CONFIGURATION_TITLE),\r
- help = STRING_TOKEN(STR_DEBUG_CONFIGURATION_HELP);\r
-#endif\r
-\r
- subtitle text = STRING_TOKEN(STR_NULL_STRING);\r
- //\r
- // Commit change and exit\r
- //\r
- text\r
- help = STRING_TOKEN(STR_COMMIT_CHANGE_AND_EXIT_HELP),\r
- text = STRING_TOKEN(STR_COMMIT_CHANGE_AND_EXIT_PROMPT),\r
- text = STRING_TOKEN(STR_COMMIT_CHANGE_AND_EXIT_PROMPT),\r
- flags = INTERACTIVE,\r
- key = 0xF001;\r
-\r
- //\r
- // Discard change and exit\r
- //\r
- text\r
- help = STRING_TOKEN(STR_DISCARD_CHANGE_AND_EXIT_HELP),\r
- text = STRING_TOKEN(STR_DISCARD_CHANGE_AND_EXIT_PROMPT),\r
- text = STRING_TOKEN(STR_DISCARD_CHANGE_AND_EXIT_PROMPT),\r
- flags = INTERACTIVE,\r
- key = 0xF002;\r
-\r
- //\r
- // Load default and exit\r
- //\r
- text\r
- help = STRING_TOKEN(STR_LOAD_DEFAULT_AND_EXIT_HELP),\r
- text = STRING_TOKEN(STR_LOAD_DEFAULT_AND_EXIT_PROMPT),\r
- text = STRING_TOKEN(STR_LOAD_DEFAULT_AND_EXIT_PROMPT),\r
- flags = INTERACTIVE,\r
- key = 0xF003;\r
- endform;\r
-\r
- #include "Main.vfi"\r
- #include "UnCore.vfi"\r
- #include "SouthClusterConfig.vfi"\r
- #include "Boot.vfi"\r
- #include "Security.vfi"\r
- #include "Thermal.vfi"\r
- #include "SystemComponent.vfi"\r
- #include "DebugConfig.vfi"\r
-endformset;\r
+++ /dev/null
-// /** @file\r
-// Copyright (c) 2004 - 2016, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-//\r
-// Module Name:\r
-//\r
-// Strings.vfr\r
-//\r
-// Abstract:\r
-//\r
-// String definitions for Platform Setup formset.\r
-//\r
-// Revision History:\r
-//\r
-// **/\r
-\r
-//\r
-// NOTE: for SETUP engine spacing, the following character spaces denote how much room in each section you have.\r
-// In the Help Text section " " -this is 23 spaces wide.\r
-// In the Far left panel " " -this is 37 spaces wide.\r
-// In the middle section " " -this is 37 spaces wide.\r
-//\r
-/=#\r
-\r
-#langdef en-US "English"\r
-#langdef fr-FR "Français"\r
-\r
-// STR_LANG_NAME is dummy for font extrace tool. Without this,\r
-// some characters for language selection menu will not be displayed\r
-// correctly.\r
-#string STR_LANG_NAME #language fr-FR "Français"\r
-#string STR_LANG_NAME #language en-US "English"\r
-\r
-//Root form\r
-#string STR_SYSTEM_SETUP_TITLE #language en-US "System Setup"\r
-#string STR_SYSTEM_SETUP_HELP #language en-US "Press <Enter> to select the System Configuration Setup options."\r
-\r
-#string STR_MAIN_TITLE #language en-US "Main"\r
-#string STR_MAIN_HELP #language en-US ""\r
-\r
-#string STR_CPU_CONFIGURATION_TITLE #language en-US "CPU Configuration"\r
-#string STR_CPU_CONFIGURATION_HELP #language en-US ""\r
-\r
-#string STR_CPU_POWERMNG_TITLE #language en-US "CPU Power Management"\r
-#string STR_CPU_POWERMNG_HELP #language en-US ""\r
-\r
-#string STR_BOOT_CONFIGURATION_TITLE #language en-US "Boot"\r
-#string STR_BOOT_CONFIGURATION_HELP #language en-US ""\r
-\r
-#string STR_IGD_TITLE #language en-US "IGD Configuration"\r
-#string STR_IGD_HELP #language en-US ""\r
-\r
-#string STR_MEMORY_CONFIGURATION_TITLE #language en-US "Memory Configuration"\r
-#string STR_MEMORY_CONFIGURATION_HELP #language en-US ""\r
-\r
-#string STR_ISP_ENABLED #language en-US "ISP Enable/Disable"\r
-#string STR_ISP_ENABLED_HELP #language en-US "Enable/Disable ISP PCI Device Selection."\r
-\r
-#string STR_ISP_CONFIGURATION_TITLE #language en-US "ISP PCI Device Configuration"\r
-#string STR_ISP_PCICONFIGURATION_TITLE #language en-US "ISP PCI Device Selection"\r
-#string STR_ISP_PCICONFIGURATION_HELP #language en-US "Default ISP is PCI B0D2F0 for Window Boot. Linux Boot to select B0D3F0"\r
-#string STR_ISP_PCICONFIG_B0D2F0_TITLE #language en-US "ISP PCI Device as B0D2F0"\r
-#string STR_ISP_PCICONFIG_B0D3F0_TITLE #language en-US "ISP PCI Device as B0D3F0"\r
-\r
-#string STR_SECURITY_CONFIGURATION_TITLE #language en-US "Security Configuration"\r
-#string STR_SECURITY_CONFIGURATION_HELP #language en-US ""\r
-\r
-#string STR_SOUTH_CLUSTER_TITLE #language en-US "South Cluster Configuration"\r
-#string STR_SOUTH_CLUSTER_HELP #language en-US ""\r
-\r
-#string STR_UNCORE_CONFIGURATION_TITLE #language en-US "Uncore Configuration"\r
-#string STR_UNCORE_CONFIGURATION_HELP #language en-US ""\r
-\r
-#string STR_DPTF_CONFIGURATION_TITLE #language en-US "DPTF"\r
-#string STR_DPTF_CONFIGURATION_HELP #language en-US ""\r
-\r
-#string STR_THERMAL_TITLE #language en-US "Thermal"\r
-#string STR_THERMAL_HELP #language en-US ""\r
-\r
-#string STR_SYSTEM_COMPONENT_TITLE #language en-US "System Component"\r
-#string STR_SYSTEM_COMPONENT_HELP #language en-US ""\r
-\r
-#string STR_DEBUG_CONFIGURATION_TITLE #language en-US "Debug Configuration"\r
-#string STR_DEBUG_CONFIGURATION_HELP #language en-US ""\r
-\r
-//\r
-// Main form definition\r
-//\r
-#string STR_DATE_PROMPT #language en-US "System Date"\r
-\r
-\r
-#string STR_DATE_YEAR_HELP #language en-US "Displays and changes the System Date from the Real-Time Clock. Format is Month/Day/Year. "\r
-#string STR_DATE_MONTH_HELP #language en-US "Displays and changes the System Date from the Real-Time Clock. Format is Month/Day/Year. "\r
-#string STR_DATE_DAY_HELP #language en-US "Displays and changes the System Date from the Real-Time Clock. Format is Month/Day/Year. "\r
-#string STR_ERROR_POPUP #language en-US "Try Again"\r
-#string STR_BIOS_INFORMATION_TITLE #language en-US "Bios Information"\r
-\r
-#string STR_NULL_STRING #language en-US ""\r
-#string STR_NULL_STRING #language fr-FR ""\r
-\r
-#string STR_BIOS_VENDOR_STRING #language en-US "BIOS Vendor"\r
-#string STR_BIOS_VENDOR_STRING #language fr-FR "Verdor du BIOS"\r
-\r
-#string STR_BIOS_VENDOR_VALUE #language en-US "Intel Corporation"\r
-#string STR_BIOS_VENDOR_VALUE #language fr-FR ""\r
-\r
-#string STR_BIOS_VERSION_STRING #language en-US "BIOS Version"\r
-#string STR_BIOS_VERSION_STRING #language fr-FR "Version du BIOS"\r
-\r
-#string STR_BIOS_VERSION_VALUE #language en-US ""\r
-#string STR_BIOS_VERSION_VALUE #language fr-FR ""\r
-\r
-#string STR_IFWI_VERSION_STRING #language en-US "IFWI Version"\r
-#string STR_IFWI_VERSION_STRING #language fr-FR "Version du IFWI"\r
-\r
-#string STR_IFWI_VERSION_VALUE #language en-US ""\r
-#string STR_IFWI_VERSION_VALUE #language fr-FR ""\r
-\r
-#string STR_BIOS_BUILD_TIME_STRING #language en-US "Build Time"\r
-#string STR_BIOS_BUILD_TIME_VALUE #language en-US "NA"\r
-\r
-#string STR_CORE_VERSION_STRING #language en-US "Core Version"\r
-#string STR_CORE_VERSION_VALUE #language en-US "UEFI 2.40"\r
-\r
-#string STR_SEC_VERSION_STRING #language en-US "TXE FW Version"\r
-#string STR_SEC_VERSION_VALUE #language en-US ""\r
-\r
-#string STR_SEC_CAPABILITY_STRING #language en-US "TXE FW Capabilities"\r
-#string STR_SEC_CAPABILITY_VALUE #language en-US ""\r
-\r
-#string STR_SEC_FEATURE_STRING #language en-US "TXE FW Features"\r
-#string STR_SEC_FEATURE_VALUE #language en-US ""\r
-\r
-#string STR_SEC_OEMTAG_STRING #language en-US "TXE FW OEM Tag"\r
-#string STR_SEC_OEMTAG_VALUE #language en-US ""\r
-\r
-#string STR_SEC_FILE_SYSTEM_INTEGRITY_VALUE_STRING #language en-US "TXE File System Integrity Value"\r
-#string STR_SEC_FILE_SYSTEM_INTEGRITY_VALUE #language en-US ""\r
-\r
-#string STR_SEC_TEMP_DISABLE_HELP #language en-US "TXE Temporary Disable"\r
-#string STR_SEC_TEMP_DISABLE_STRING #language en-US "TXE Firmware Mode"\r
-#string STR_SEC_TEMP_DISABLE_PROMPT #language en-US "TXE Temporary Disable"\r
-\r
-#string STR_SEC_LOCAL_FW_UPDATE_HELP #language en-US "TXE Disable/Enable TXE Local Fw Update"\r
-#string STR_SEC_LOCAL_FW_UPDATE_STRING #language en-US "TXE Local Fw Update"\r
-#string STR_SEC_LOCAL_FW_UPDATE_PROMPT #language en-US "TXE Temporary Disable"\r
-\r
-#string STR_SEC_FIRMWARE_WRITE_PROMPT #language en-US "TXE Firmware R/W Mode"\r
-#string STR_SEC_FIRMWARE_WRITE_VALUE #language en-US ""\r
-\r
-#string STR_SEC_FIRMWARE_TOGGLE_PROMPT #language en-US "TXE Firmware R/W Toggle"\r
-#string STR_SEC_FIRMWARE_TOGGLE_HELP #language en-US "Use to Toggle between R/W and R/O"\r
-#string STR_SEC_FIRMWARE_TOGGLE_NO #language en-US "No"\r
-#string STR_SEC_FIRMWARE_TOGGLE_YES #language en-US "Yes"\r
-\r
-#string STR_SEC_HMRFPO_HELP #language en-US "TXE HMRFPO Disable"\r
-#string STR_SEC_HMRFPO_STRING #language en-US "TXE HMRFPO "\r
-#string STR_SEC_HMRFPO_PROMPT #language en-US "TXE HMRFPO Disable"\r
-\r
-#string STR_SEC_EOP_HELP #language en-US "Send EOP Message Befor Enter OS"\r
-#string STR_SEC_EOP_PROMPT #language en-US "TXE EOP Message"\r
-\r
-#string STR_PLATFORM_INFORMATION_TITLE #language en-US "Platform Information"\r
-#string STR_PLATFORM_INFORMATION_HELP #language en-US "Display platform information"\r
-\r
-#string STR_PROCESSOR_INFO_STRING #language en-US "Processor Information"\r
-#string STR_PROCESSOR_VERSION_STRING #language en-US "Processor Type"\r
-#string STR_PROCESSOR_VERSION_VALUE #language en-US "N/A"\r
-#string STR__STRING #language en-US " "\r
-#string STR__VALUE #language en-US ""\r
-#string STR_PROCESSOR_SPEED_STRING #language en-US "Processor Speed"\r
-#string STR_PROCESSOR_SPEED_VALUE #language en-US ""\r
-#string STR_PROCESSOR_MICROCODE_STRING #language en-US "Microcode Revision"\r
-#string STR_PROCESSOR_MICROCODE_VALUE #language en-US "Not loaded"\r
-#string STR_PROCESSOR_CORE_STRING #language en-US "Number of Cores"\r
-#string STR_PROCESSOR_CORE_VALUE #language en-US "1"\r
-#string STR_EM64T_CAPABILITY_STRING #language en-US "Intel(r) 64 Architecture Capable"\r
-#string STR_EM64T_CAPABILITY_VALUE #language en-US "Support"\r
-\r
-#string STR_PLATFORM_FIRMWARE_STRING #language en-US "Platform firmware Information"\r
-\r
-#string STR_MFGMODE #language en-US "Manufacture Mode"\r
-#string STR_MFGMODE_HELP #language en-US "Manufacture Mode Status"\r
-\r
-\r
-\r
-#string STR_MEMORY_INFORMATION_STRING #language en-US "Memory Information"\r
-#string STR_TOTAL_MEMORY_SIZE_PROMPT #language en-US "Total Memory"\r
-#string STR_TOTAL_MEMORY_SIZE_VALUE #language en-US ""\r
-#string STR_MEMORY_SPEED_PROMPT #language en-US "DIMM Frequency"\r
-#string STR_MEMORY_SPEED_PROMPT_VALUE #language en-US ""\r
-#string STR_PROCESSOR_L1_DATA_CACHE_STRING #language en-US "L1 Data Cache"\r
-#string STR_PROCESSOR_L1_DATA_CACHE_VALUE #language en-US "N/A"\r
-#string STR_PROCESSOR_L1_INSTR_CACHE_STRING #language en-US "L1 Instruction Cache"\r
-#string STR_PROCESSOR_L1_INSTR_CACHE_VALUE #language en-US "N/A"\r
-#string STR_PROCESSOR_L2_CACHE_STRING #language en-US "L2 Cache RAM"\r
-#string STR_PROCESSOR_L2_CACHE_VALUE #language en-US "NO"\r
-#string STR_SYSTEM_MEMORY_SPEED_STRING #language en-US "Memory Speed"\r
-#string STR_SYSTEM_MEMORY_SPEED_VALUE #language en-US ""\r
-\r
-#string STR_CHIP_IGD_VBIOS_REV_HELP #language en-US "IGD VBIOS Version"\r
-#string STR_CHIP_IGD_VBIOS_REV_NAME #language en-US "IGD VBIOS Version"\r
-#string STR_CHIP_IGD_VBIOS_REV_VALUE #language en-US "N/A"\r
-\r
-#string STR_CPU_FLAVOR_HELP #language en-US "CPU Flavor"\r
-#string STR_CPU_FLAVOR_NAME #language en-US "CPU Flavor"\r
-#string STR_CPU_FLAVOR_VALUE #language en-US "N/A"\r
-\r
-#string STR_BOARD_INFORMATION_STRING #language en-US "Board Information"\r
-#string STR_BOARD_ID_HELP #language en-US "Displays the Board ID."\r
-#string STR_BOARD_ID_NAME #language en-US "Board ID"\r
-#string STR_BOARD_ID_VALUE #language en-US "N/A"\r
-\r
-//\r
-// CPU INFORMATION\r
-//\r
-#string STR_CPU_FORM_SUBTITLE #language en-US "Processor Information"\r
-\r
-#string STR_PROCESSOR_VERSION_HELP #language en-US "Displays the Processor Type."\r
-#string STR_PROCESSOR_VERSION_STRING #language en-US "Type"\r
-#string STR_PROCESSOR_VERSION_VALUE #language en-US "N/A"\r
-\r
-#string STR_PROCESSOR_SKU_HELP #language en-US "Displays the Processor SKU Type."\r
-#string STR_PROCESSOR_SKU_STRING #language en-US "SKU Type"\r
-#string STR_PROCESSOR_SKU_VALUE #language en-US "N/A"\r
-\r
-#string STR_PROCESSOR_SPEED_STRING #language en-US "Speed"\r
-#string STR_PROCESSOR_SPEED_VALUE #language en-US "N/A"\r
-#string STR_PROCESSOR_SPEED_HELP #language en-US "Displays the Processor Speed."\r
-\r
-#string STR_PROCESSOR_ID_STRING #language en-US "Family/Model/Step"\r
-#string STR_PROCESSOR_ID_VALUE #language en-US "N/A"\r
-#string STR_PROCESSOR_ID_HELP #language en-US "Family/Model/Step of Processor"\r
-\r
-#string STR_PROCESSOR_STEPPING_STRING #language en-US "Stepping"\r
-#string STR_PROCESSOR_STEPPING_VALUE #language en-US "Unknown"\r
-#string STR_PROCESSOR_STEPPING_HELP #language en-US "Displays the Processor Stepping."\r
-\r
-\r
-#string STR_FAB_ID_HELP #language en-US "Displays the Fab ID"\r
-#string STR_FAB_ID_STRING #language en-US "Fab ID"\r
-#string STR_FAB_ID_VALUE #language en-US "N/A"\r
-\r
-#string STR_TIME_PROMPT #language en-US "System Time"\r
-#string STR_TIME_HOUR_HELP #language en-US "Displays and changes the System Time from the Real-Time Clock. Clock is displayed in 24-hour format. "\r
-#string STR_TIME_MINUTE_HELP #language en-US "Displays and changes the System Time from the Real-Time Clock. Clock is displayed in 24-hour format. 9"\r
-#string STR_TIME_SECOND_HELP #language en-US "Displays and changes the System Time from the Real-Time Clock. Clock is displayed in 24-hour format. "\r
-\r
-//\r
-// Boot form definition\r
-//\r
-#string STR_FAST_BOOT_PROMPT #language en-US "Fast Boot"\r
-#string STR_FAST_BOOT_HELP #language en-US "Enable or Disable FastBoot features. \n Most probes are skipped to reduce time cost during boot."\r
-#string STR_SECURITY_BOOT_PROMPT #language en-US "UEFI Security Boot"\r
-#string STR_SECURITY_BOOT_HELP #language en-US "Disable/Enable UEFI Security boot feature"\r
-#string STR_LOG_BOOT_TIME_PROMPT #language en-US "BootTime Log"\r
-#string STR_LOG_BOOT_TIME_HELP #language en-US "BootTime for OS Booting"\r
-#string STR_LOG_BOOT_TIME_RECORD #language en-US " Latest BootTime"\r
-#string STR_LOG_BOOT_TIME_VALUE #language en-US "No Record"\r
-#string STR_QUIETBOOT_PROMPT #language en-US "Silent Boot"\r
-#string STR_QUIETBOOT_HELP #language en-US "Disable console output and show logo if it is enabled."\r
-#string STR_LEGACYUSBBOOTING_PROMPT #language en-US "Legacy USB Booting"\r
-#string STR_STR_LEGACYUSBBOOTING_HELP #language en-US "Enable or Disable Legacy USB Booting features."\r
-#string STR_DROIDBOOT_PROMPT #language en-US "Droid Boot"\r
-#string STR_DROIDBOOT_HELP #language en-US "Go to Droidboot to flash Android Image"\r
-#string STR_ANDROIDBOOT_PROMPT #language en-US "Android Boot"\r
-#string STR_ANDROIDBOOT_HELP #language en-US "Boot android OS"\r
-\r
-// Enable or Disable or Automatic\r
-#string STR_ENABLE #language en-US "Enable"\r
-#string STR_ENABLE #language fr-FR "Activé"\r
-\r
-#string STR_DISABLE #language en-US "Disable"\r
-#string STR_DISABLE #language fr-FR "Désactivé"\r
-\r
-#string STR_PCI_MODE #language en-US "PCI Mode"\r
-#string STR_ACPI_MODE #language en-US "ACPI Mode"\r
-\r
-#string STR_ENABLED #language en-US "Enabled"\r
-#string STR_ENABLED #language fr-FR "Activé"\r
-\r
-#string STR_DISABLED #language en-US "Disabled"\r
-#string STR_DISABLED #language fr-FR "Désactivé"\r
-#string STR_AUTOMATIC #language en-US "Auto"\r
-#string STR_AUTOMATIC #language fr-FR "Auto"\r
-\r
-#string STR_ON #language en-US "ON"\r
-#string STR_OFF #language en-US "OFF"\r
-\r
-#string STR_YES #language en-US "YES"\r
-#string STR_NO #language en-US "NO"\r
-\r
-//\r
-//CPU Features Configuration\r
-//\r
-#string STR_ACTIVE_CORE_COUNT_PROMPT #language en-US "Active Processor Cores"\r
-#string STR_ACTIVE_CORE_COUNT_PROMPT_HELP #language en-US "Number of cores to enable in each processor package."\r
-\r
-#string STR_AESNI_PROMPT #language en-US "AESNI Feature"\r
-#string STR_AESNI_PROMPT_HELP #language en-US "Enable/Disable AESNI ."\r
-\r
-#string STR_EXECUTE_DISABLE_BIT_PROMPT #language en-US "Execute Disable Bit"\r
-#string STR_EXECUTE_DISABLE_BIT_HELP #language en-US "Execute Disable Bit prevent certain classes of malicious buffer overflow attacks when combined with a supporting OS"\r
-\r
-#string STR_LIMIT_CPUID_MAX_PROMPT #language en-US "Limit CPUID Maximum"\r
-#string STR_LIMIT_CPUID_MAX_HELP #language en-US "Disabled for Windows XP"\r
-\r
-#string STR_CORE_FRE_MULTIP_SELECT_PROMPT #language en-US "Core Frequency Multiplier select"\r
-#string STR_CORE_FRE_MULTIP_SELECT_HELP #language en-US "for Debug only"\r
-\r
-#string STR_VTX2_PROMPT #language en-US "VTX-2"\r
-#string STR_VTX2_HELP #language en-US "To enable or disable the VTX-2 Mode support"\r
-\r
-#string STR_PROC_HOT_ENABLE #language en-US "Bi-directional PROCHOT#"\r
-#string STR_PROC_HOT_ENABLE_HELP #language en-US "When a processor thermal sensor trips (either core), the PROCHOT# will be driven.\nIf bi-direction is enabled, external agents can drive PROCHOT# to throttle the processor."\r
-#string STR_TM1_PROMPT #language en-US "TM1 "\r
-#string STR_TM1_PROMPT_HELP #language en-US "Enable/Disable TM1"\r
-#string STR_TM2_PROMPT #language en-US "TM2 "\r
-#string STR_TM2_PROMPT_HELP #language en-US "Enable/Disable TM2"\r
-#string STR_DTS_PROMPT #language en-US "DTS "\r
-#string STR_DTS_PROMPT_HELP #language en-US "Enabled/Disable Digital Thermal Sensor"\r
-#string STR_ACTIVE_PROCESSOR_CORES_PROMPT #language en-US "Active Processor Cores"\r
-#string STR_ACTIVE_PROCESSOR_CORES_HELP #language en-US "Number of cores to enable in each processor package"\r
-#string STR_PROCESSOR_HT_MODE #language en-US "Intel(r) Hyper-Threading Technology"\r
-#string STR_PROCESSOR_HT_MODE_HELP #language en-US "When disabled, only one thread per active core will be available."\r
-#string STR_CAPABILITY_NOT_SUPPORT #language en-US "Not Supported"\r
-\r
-#string STR_ALL #language en-US "ALL"\r
-#string STR_1 #language en-US "1"\r
-\r
-//\r
-//CPU Power Option\r
-//\r
-#string STR_SYSTEM_POWER_OPTIONS #language en-US "System Power Options"\r
-#string STR_BOOT_P_STATE #language en-US "Boot performance mode"\r
-#string STR_BOOT_P_STATE_HELP #language en-US "Select the performance state that the BIOS will set before OS handoff."\r
-#string STR_BOOT_P_STATE_MAX #language en-US "Max Performance"\r
-#string STR_BOOT_P_STATE_MIN #language en-US "Max Battery"\r
-#string STR_BOOT_P_STATE_FLEX #language en-US "Flexible Ratio(Override)"\r
-#string STR_CPU_IST_PROMPT #language en-US "Intel(R) SpeedStep(tm)"\r
-#string STR_CPU_IST_HELP #language en-US "Allows more than two frequency ranges to be supported."\r
-#string STR_CSTATE_PROMPT #language en-US "C-States"\r
-#string STR_CSTATE_PROMPT_HELP #language en-US "Enable/Disable C States"\r
-#string STR_CXE_PROMPT #language en-US " Enhanced C-states"\r
-#string STR_CXE_PROMPT_HELP #language en-US "Enable/Disable C1E, C2E and C4E. When enabled, CPU will switch to minimum speed when all cores enter C-State."\r
-#string STR_HARDC4E_PROMPT #language en-US "Hard C4E"\r
-#string STR_HARDC4E_PROMPT_HELP #language en-US "Enable/Disable Hard C4E"\r
-#string STR_PROCESSOR_TURBO_MODE #language en-US "Intel(r) Turbo Boost Technology"\r
-#string STR_PROCESSOR_TURBO_MODE_HELP #language en-US "Enable to automatically allow processor cores to run faster than the base operating frequency if it's operating below power, current, and temperature specification limits. Turbo will be disabled under auto mode if SoC is B0 Stepping"\r
-#string STR_MAX_C_STATE_SUPPORT_PROMPT #language en-US " Max C State"\r
-#string STR_MAX_C_STATE_SUPPORT_HELP #language en-US "This option controls the Max C State that the processor will support."\r
-#string STR_CSTATE_C7 #language en-US "C7"\r
-#string STR_CSTATE_C6 #language en-US "C6"\r
-#string STR_CSTATE_C4 #language en-US "C4"\r
-#string STR_CSTATE_C1 #language en-US "C1"\r
-#string STR_CX_POPDOWN_PROMPT #language en-US "C-state POPDOWN"\r
-#string STR_CX_POPDOWN_PROMPT_HELP #language en-US "Disabling the option, prevents automatic return to a previous C3 or C4 states"\r
-#string STR_CX_POPUP_PROMPT #language en-US "C-state POPUP"\r
-#string STR_CX_POPUP_PROMPT_HELP #language en-US "On enabled, SB observes bus master request, will take system from a C3/C4 state to a C2 state and auto enables bus masters."\r
-#string STR_PPM_C4_EXIT_PROMPT #language en-US "C4 Exit Timing"\r
-#string STR_PPM_C4_EXIT_HELP #language en-US "This option controls a programmable time for the CPU voltage to stabilize when exiting from a C4 state."\r
-#string STR_PPM_DEFAULT_C4_EXIT #language en-US "Default"\r
-#string STR_PPM_FAST_C4_EXIT #language en-US "Fast"\r
-#string STR_PPM_SLOW_C4_EXIT #language en-US "Slow"\r
-#string STR_PPM_FORCE_SLOW_C4_EXIT #language en-US "Force Slow"\r
-\r
-\r
-//\r
-// IGD Configuration form\r
-//\r
-#string STR_IGD_LCD_CONTROL #language en-US "IGD - LCD Control"\r
-#string STR_BOOT_DISPLAY_DEVICE_PROMPT #language en-US "IGD Boot Type"\r
-#string STR_BOOT_DISPLAY_DEVICE_HELP #language en-US "Select preference for Integrated Graphics Device (IGD) display interface used when system boots."\r
-#string STR_EDP #language en-US "eDP"\r
-#string STR_HDMI #language en-US "HDMI"\r
-#string STR_MIPI2DSI #language en-US "MIPI-DSI"\r
-#string STR_VGAPORT #language en-US "VGA Port"\r
-#string STR_HDMIPORTB #language en-US "HDMI"\r
-#string STR_DPPORTB #language en-US "DP Port B"\r
-#string STR_DPPORTC #language en-US "DP Port C"\r
-#string STR_EDPPORTC #language en-US "eDP"\r
-#string STR_DSIPORTA #language en-US "DSI PORT A"\r
-#string STR_DSIPORTC #language en-US "DSI PORT C"\r
-\r
-#string STR_IGD_FLAT_PANEL_PROMPT #language en-US "LCD Panel Type"\r
-#string STR_IGD_FLAT_PANEL_HELP #language en-US "Select the LCD panel used by Internal Graphics Device by selecting the appropriate setup item."\r
-#string STR_640X480 #language en-US "640 x 480"\r
-#string STR_800X600 #language en-US "800 x 600"\r
-#string STR_1024X768 #language en-US "1024 x 768"\r
-#string STR_1280X1024 #language en-US "1280 x 1024"\r
-#string STR_1366X768 #language en-US "1366 x 768"\r
-#string STR_1680X1050 #language en-US "1680 x 1050"\r
-#string STR_1920X1200 #language en-US "1920 x 1200"\r
-#string STR_1280X800 #language en-US "1280 x 800"\r
-\r
-#string STR_IGD_LCD_CONTROL #language en-US "IGD - LCD Control"\r
-#string STR_IGD_FIXED_GRAPHICS_MEMORY_SIZE #language en-US "IGD Fixed Graphics Memory"\r
-#string STR_128MB #language en-US "128 MB"\r
-#string STR_256MB #language en-US "256 MB"\r
-\r
-#string STR_IGD_THERMAL_PROMPT #language en-US "IGD Thermal"\r
-#string STR_IGD_THERMAL_HELP #language en-US "Check to enable thermal monitoring on IGD."\r
-\r
-#string STR_GFX_BOOST_PROMPT #language en-US "GFX Boost"\r
-#string STR_GFX_BOOST_HELP #language en-US "Enable/Disable GFX boost"\r
-\r
-#string STR_SPREAD_SPECTRUM_CLOCK_PROMPT #language en-US "Spread Spectrum clock"\r
-#string STR_SPREAD_SPECTRUM_CLOCK_HELP #language en-US "Enable/Disable Spread Spectrum clock"\r
-\r
-#string STR_FORCE_LID_STATUS_PROMPT #language en-US "Force Lid Status"\r
-#string STR_LID_STATUS__AUTO_PROMPT #language en-US "Auto"\r
-#string STR_LID_STATUS__ON_PROMPT #language en-US "ON"\r
-#string STR_LID_STATUS__OFF_PROMPT #language en-US "OFF"\r
-#string STR_FORCE_LID_STATUS_TABLET_HELP #language en-US "For test: force to set lid status as on or off"\r
-#string STR_FORCE_LID_STATUS_ENBDT_HELP #language en-US "For AUTO: BIOS updates LID Status as per Virtual LID Switch. For ON/OFF: BIOS force to set lid status as ON or OFF"\r
-\r
-#string STR_PANNEL_SCALING_PROMPT #language en-US "Panel Scaling"\r
-#string STR_PANNEL_SCALING_HELP #language en-US "Select the LCD panel scaling option used by Internal Graphics Device."\r
-#string STR_PANNEL_SCALING_STRETCH #language en-US "Centering"\r
-#string STR_PANNEL_SCALING_CENTER #language en-US "Stretching"\r
-\r
-#string STR_VIDEO_LCD_IGMCHBLC_PROMPT #language en-US "GMCH BLC Control"\r
-#string STR_VIDEO_LCD_IGMCHBLC_HELP #language en-US "Back Light Control Setting"\r
-#string STR_VIDEO_LCD_IGMCHBLC1 #language en-US "PWM-Inverted"\r
-#string STR_VIDEO_LCD_IGMCHBLC2 #language en-US "GMBus-Inverted"\r
-#string STR_VIDEO_LCD_IGMCHBLC3 #language en-US "PWM-Normal"\r
-#string STR_VIDEO_LCD_IGMCHBLC4 #language en-US "GMBus-Normal"\r
-\r
-\r
-#string STR_VIDEO_LCD_IBIA #language en-US "BIA"\r
-#string STR_VIDEO_LCD_IBIAA #language en-US "Auto"\r
-#string STR_VIDEO_LCD_IBIAD #language en-US "Disabled"\r
-#string STR_VIDEO_LCD_IBIAL1 #language en-US "Level 1"\r
-#string STR_VIDEO_LCD_IBIAL2 #language en-US "Level 2"\r
-#string STR_VIDEO_LCD_IBIAL3 #language en-US "Level 3"\r
-#string STR_VIDEO_LCD_IBIAL4 #language en-US "Level 4"\r
-#string STR_VIDEO_LCD_IBIAL5 #language en-US "Level 5"\r
-#string STR_VIDEO_LCD_IBIAHLP #language en-US ">>Auto: GMCH Use VBIOS Default; >>Level n: Enabled with Selected Aggressiveness Level."\r
-\r
-#string STR_PRIMARY_DISPLAY #language en-US "Primary Display"\r
-#string STR_PRIMARY_DISPLAY_HELP #language en-US "Select which of IGD/PCI Graphics device should be Primary Display"\r
-#string STR_IGD_STRING #language en-US "IGD"\r
-#string STR_PCI_STRING #language en-US "PCIe"\r
-\r
-#string STR_VIDEO_RS2_PROMPT #language en-US "RC6(Render Standby)"\r
-#string STR_VIDEO_RS2_HELP #language en-US "Check to enable render standby support, RC6 should be enabled if S0ix is enabled.\n\nThis item will be read only if S0ix is enabled"\r
-\r
-#string STR_PAVC_PROMPT #language en-US "PAVC"\r
-#string STR_PAVC_HELP #language en-US "Enable/Disable Protected Audio Video Control"\r
-#string STR_PAVP_LITE_MODE #language en-US "LITE Mode"\r
-#string STR_PAVP_SERPENT_MODE #language en-US "SERPENT Mode"\r
-#string STR_DVMT40_TITLE #language en-US "DVMT4.0 Graphic memory setting"\r
-#string STR_DVMT40_PRE_ALLOC #language en-US "DVMT Pre-Allocated"\r
-#string STR_DVMT40_PRE_ALLOC_1M #language en-US "1M"\r
-#string STR_DVMT40_PRE_ALLOC_8M #language en-US "8M"\r
-#string STR_DVMT40_PRE_ALLOC_HELP #language en-US "Select DVMT 4.0 Pre-Allocated (UMA) Graphics Memory size used by the Internal Graphics Device."\r
-#string STR_LOCK_ECO_PROMPT #language en-US "ECO Lock"\r
-#string STR_LOCK_ECO_HELP #language en-US "Enable/Disable ECO Lock"\r
-#string STR_DOP_CG_PROMPT #language en-US "DOP CG"\r
-#string STR_DOP_CG__HELP #language en-US "Enable/Disable DOP Clock Gating"\r
-\r
-//\r
-// DVMT5.0 Graphics Memory\r
-//\r
-#string STR_DVMT50_TITLE #language en-US "DVMT5.0 Graphic memory setting"\r
-#string STR_DVMT50_PRE_ALLOC #language en-US "DVMT Pre-Allocated"\r
-#string STR_DVMT50_PRE_ALLOC_0M #language en-US "0M"\r
-#string STR_DVMT50_PRE_ALLOC_32M #language en-US "32M"\r
-#string STR_DVMT50_PRE_ALLOC_64M #language en-US "64M"\r
-#string STR_DVMT50_PRE_ALLOC_96M #language en-US "96M"\r
-#string STR_DVMT50_PRE_ALLOC_128M #language en-US "128M"\r
-#string STR_DVMT50_PRE_ALLOC_160M #language en-US "160M"\r
-#string STR_DVMT50_PRE_ALLOC_192M #language en-US "192M"\r
-#string STR_DVMT50_PRE_ALLOC_224M #language en-US "224M"\r
-#string STR_DVMT50_PRE_ALLOC_256M #language en-US "256M"\r
-#string STR_DVMT50_PRE_ALLOC_288M #language en-US "288M"\r
-#string STR_DVMT50_PRE_ALLOC_320M #language en-US "320M"\r
-#string STR_DVMT50_PRE_ALLOC_352M #language en-US "352M"\r
-#string STR_DVMT50_PRE_ALLOC_384M #language en-US "384M"\r
-#string STR_DVMT50_PRE_ALLOC_416M #language en-US "416M"\r
-#string STR_DVMT50_PRE_ALLOC_448M #language en-US "448M"\r
-#string STR_DVMT50_PRE_ALLOC_480M #language en-US "480M"\r
-#string STR_DVMT50_PRE_ALLOC_512M #language en-US "512M"\r
-\r
-#string STR_DVMT50_PRE_ALLOC_HELP #language en-US "Select DVMT 5.0 Pre-Allocated (Fixed) Graphics Memory size used by the Internal Graphics Device"\r
-#string STR_DVMT50_DVMT #language en-US "DVMT Total Gfx Mem"\r
-#string STR_DVMT50_DVMT_HELP #language en-US "Select DVMT5.0 Total Graphic Memory size used by the Internal Graphics Device"\r
-#string STR_DVMT50_ALLOC_128 #language en-US "128M"\r
-#string STR_DVMT50_ALLOC_256 #language en-US "256M"\r
-#string STR_DVMT50_ALLOC_MAX #language en-US "MAX"\r
-#string STR_GTT_SIZE #language en-US "GTT Size"\r
-#string STR_GTT_SIZE_HELP #language en-US "Select the GTT Size "\r
-#string GTT_SIZE_1MB #language en-US "1MB"\r
-#string GTT_SIZE_2MB #language en-US "2MB"\r
-#string STR_APERTURE_SIZE #language en-US "Aperture Size"\r
-#string STR_APERTURE_SIZE_HELP #language en-US "Select the Aperture Size"\r
-#string APERTURE_SIZE_128MB #language en-US "128MB"\r
-#string APERTURE_SIZE_256MB #language en-US "256MB"\r
-#string APERTURE_SIZE_512MB #language en-US "512MB"\r
-\r
-#string STR_IGD_PROMPT #language en-US "Integrated Graphics Device"\r
-#string STR_IGD_HELP #language en-US "Enable : Enable Integrated Graphics Device (IGD) when selected as the Primary Video Adaptor. Disable: Alwarys disable IGD"\r
-\r
-#string STR_ACPI_ALS_ENABLE #language en-US "ALS Support"\r
-#string STR_ACPI_ALS_ENABLE_HELP #language en-US "Valid only for ACPI."\r
-\r
-#string STR_SEC_CONFIGURATION_SUBTITLE #language en-US "TXE Configuration"\r
-\r
-#string STR_SEC_SETTING_PROMPT #language en-US "TXE"\r
-#string STR_SEC_SETTING_HELP #language en-US ""\r
-\r
-#string STR_TPM_CONFIGURATION_PROMPT #language en-US "TPM Configuration"\r
-\r
-#string STR_FIRMWARE_TPM_PROMPT #language en-US "fTPM"\r
-#string STR_FIRMWARE_TPM_HELP #language en-US "Enable/Disable fTPM"\r
-\r
-#string STR_PTT_PROMPT #language en-US "PTT"\r
-#string STR_PTT_HELP #language en-US "Enable/Disable PTT"\r
-\r
-#string STR_TPM_PROMPT #language en-US "Discrete TPM"\r
-#string STR_TPM_HELP #language en-US "Enable/Disable TPM"\r
-\r
-#string STR_MEASURED_BOOT_ENABLE_PROMPT #language en-US "Measured Boot"\r
-#string STR_MEASURED_BOOT_ENABLE_HELP #language en-US "Enable/Disable Measured Boot"\r
-\r
-#string STR_SEC_FLASH_UPDATE_PROMPT #language en-US "TXE HMRFPO "\r
-#string STR_SEC_FLASH_UPDATE_HELP #language en-US ""\r
-\r
-#string STR_SEC_FIRMWARE_UPDATE_PROMPT #language en-US "TXE Firmware Update"\r
-#string STR_SEC_FIRMWARE_UPDATE_HELP #language en-US ""\r
-#string STR_SEC_UNCONFIGURATION_PROMPT #language en-US "TXE Unconfiguration Perform"\r
-#string STR_SEC_UNCONFIGURATION_HELP #language en-US "Revert TXE settings to factory defaults"\r
-#string STR_PTT_SUBTITLE #language en-US "Platform Trust Technology"\r
-#string STR_PTT_DISABLE_PROMPT #language en-US "PTT Disable"\r
-#string STR_PTT_DISABLE_HELP #language en-US "Disable PTT "\r
-\r
-#string STR_REVOKE_TRUST_PROMPT #language en-US "Revoke Trust"\r
-#string STR_REVOKE_TRUST_HELP #language en-US "Enable/Disable Revoke Trust"\r
-\r
-#string STR_PASSWORD_CONFIGURATION_SUBTITLE #language en-US "Password Setting"\r
-#string STR_PASSWORD_CONFIGURATION_HELP #language en-US "Password Setting"\r
-\r
-#string STR_TDT_TITLE #language en-US "Intel(R) Anti-Theft Technology Configuration"\r
-\r
-#string STR_TDT_CONFIG_PROMPT #language en-US "Intel(R) ATAM"\r
-#string STR_TDT_CONFIG_HELP #language en-US "Enable/Disable BIOS AT Code from Running."\r
-\r
-#string STR_PBA_CONFIG_PROMPT #language en-US "Intel(R) AT Platform PBA"\r
-#string STR_PBA_CONFIG_HELP #language en-US "Enable/Disable BIOS AT Code from Running."\r
-\r
-#string STR_TDT_RECOVERY_PROMPT #language en-US "AT Recovery"\r
-#string STR_TDT_RECOVERY_HELP #language en-US "Set the number of times AT Recovery attempts will be allowed"\r
-\r
-#string STR_TDT_SUSPEND_PROMPT #language en-US "Intel(R) AT Suspend Mode"\r
-#string STR_TDT_SUSPEND_HELP #language en-US "Request that platform enter AT Suspend Mode - Only Available when AT Enrolled"\r
-\r
-#string STR_ADMIN_PASSWORD #language en-US "Setup Administrator Password"\r
-#string STR_ADMIN_PASSWORD_HELP #language en-US "Set Setup Administrator Password"\r
-#string STR_USER_PASSWORD #language en-US "User Password"\r
-#string STR_USER_PASSWORD_HELP #language en-US "Set User Password"\r
-#string STR_CHANGE_ADMIN_PASSWORD #language en-US "Change Supervisor Password"\r
-#string STR_CHANGE_ADMIN_PASSWORD_HELP #language en-US "Change Setup Administrator Password"\r
-#string STR_CHANGE_USER_PASSWORD #language en-US "Change User Password"\r
-#string STR_CHANGE_USER_PASSWORD_HELP #language en-US "Change User Password"\r
-#string STR_SB_TITLE #language en-US "Secure Boot Configuration"\r
-#string STR_CHECK_SHA256_HASH_MASTER_BOOT_CODES #language en-US "Check SHA256 Hash of Master Boot Codes"\r
-#string STR_CHECK_SHA256_HASH_MASTER_BOOT_CODES_HELP #language en-US "Enable/Disable the checking of SHA256 hash of Master Boot Codes"\r
-//\r
-//South Cluster Configuration\r
-//\r
-#string STR_HPET_PROMPT #language en-US "High Precision Timer"\r
-#string STR_HPET_HELP #language en-US "Enable or Disable the High Precision Event Timer."\r
-#string STR_HPET_BOOTTIME_PROMPT #language en-US "Boot Time with HPET Timer"\r
-#string STR_HPET_BOOTTIME_HELP #language en-US "Boot time calculation with High Precision Event Timer enabled."\r
-\r
-#string STR_HPET_SUBTITLE #language en-US "High Precision Event Timer Configuration"\r
-\r
-#string STR_USB_CONFIG_SUBTITLE #language en-US "USB Configuration"\r
-#string STR_USB_DEBUG_PROMPT #language en-US "USB Debug"\r
-#string STR_USB_DEBUG_HELP #language en-US "Enable or Disable USB debug feature"\r
-#string STR_USB_XHCI_SUPPORT_PROMPT #language en-US "XHCI Controller"\r
-#string STR_USB_XHCI_SUPPORT_HELP #language en-US "Enable/Disable XHCI Controller "\r
-\r
-#string STR_USB_HSIC_0_PROMPT #language en-US " HSIC #0"\r
-#string STR_USB_HSIC_0_HELP #language en-US "Enable/Disable HSIC #0. Enabling HSIC #0 will also enable USB4640 USB HUB with an useless card reader and impact responsiveness."\r
-\r
-#string STR_USB_XHCI_LPM_SUPPORT_PROMPT #language en-US "USB2 Link Power Management"\r
-#string STR_USB_XHCI_LPM_SUPPORT_HELP #language en-US "Enable/Disable USB2 Link Power Management "\r
-\r
-#string STR_USB_AUTO_MODE_PROMPT #language en-US "USB Controller Auto Mode"\r
-#string STR_USB_AUTO_MODE_HELP #language en-US "If enabled, EHCI is enabled as default for A0. For A1 and later, XHCI is enabled as default."\r
-\r
-#string STR_PCH_USB30_MODE_PROMPT #language en-US "XHCI Mode"\r
-#string STR_PCH_USB30_MODE_HELP #language en-US "Mode of operation of xHCI controller."\r
-#string STR_PCH_USB30_STREAMS #language en-US "XHCI Streams"\r
-#string STR_PCH_USB30_STREAMS_HELP #language en-US "Enable/Disable XHCI Streams"\r
-//\r
-// USB Devices\r
-//\r
-#string STR_USB_OPTIONS_FORM_TITLE #language en-US "USB Configuration"\r
-#string STR_USB_OPTIONS_FORM_HELP #language en-US "USB Configuration Settings"\r
-\r
-#string STR_PCH_USB21_PROMPT #language en-US "EHCI Controller"\r
-#string STR_PCH_USB2_HELP #language en-US "Control the USB EHCI (USB 2.0) functions."\r
-#string STR_PCH_USB_PER_PORT_PROMPT #language en-US "USB Per-Port Control"\r
-#string STR_PCH_USB_PER_PORT_HELP #language en-US "Control each of the USB ports (0~3) enable/disable"\r
-#string STR_PCH_USB_PORT0_PROMPT #language en-US "USB Port #0"\r
-#string STR_PCH_USB_PORT1_PROMPT #language en-US "USB Port #1"\r
-#string STR_PCH_USB_PORT2_PROMPT #language en-US "USB Port #2"\r
-#string STR_PCH_USB_PORT3_PROMPT #language en-US "USB Port #3"\r
-#string STR_PCH_USB_PORT4_PROMPT #language en-US "USB Port #4"\r
-#string STR_PCH_USB_PORT5_PROMPT #language en-US "USB Port #5"\r
-#string STR_PCH_USB_PORT6_PROMPT #language en-US "USB Port #6"\r
-#string STR_PCH_USB_PORT7_PROMPT #language en-US "USB Port #7"\r
-#string STR_PCH_USB_PORT_DIS_HELP #language en-US "Enable/Disable USB port"\r
-#string STR_PCH_USBRMH_PROMPT #language en-US "USB RMH Mode"\r
-#string STR_PCH_USBRMH_HELP #language en-US "Enable/Disable PCH USB Rate Matching Hubs mode"\r
-#string STR_PCH_USB_EHCIDEBUG_PROMPT #language en-US "USB EHCI debug"\r
-#string STR_PCH_USB_EHCIDEBUG_HELP #language en-US "Enable/Disable PCH EHCI debug capability"\r
-\r
-#string STR_PCH_USB_OTG_PROMPT #language en-US "USB OTG Support"\r
-#string STR_PCH_USB_OTG_HELP #language en-US "Enable/Disable USB OTG Support"\r
-#string STR_PCH_USB_VBUS_PROMPT #language en-US "USB VBUS"\r
-#string STR_PCH_USB_VBUS_HELP #language en-US "VBUS should be ON in HOST mode. It should be OFF in OTG device mode. VBUS is forced to Auto mode for FFRD-PR1 since FSA mux will control it."\r
-#string STR_PCH_FSA_PROMPT #language en-US "FSA ON"\r
-#string STR_PCH_FSA_HELP #language en-US "FSA should be ON for PR1"\r
-\r
-#string STR_PCI_MODE_STRING #language en-US "PCI Mode"\r
-#string STR_ACPI_MODE_STRING #language en-US "ACPI Mode"\r
-\r
-#string STR_SMARTAUTO_STRING #language en-US "Smart Auto"\r
-\r
-#string STR_DEVICE_SUBTITLE #language en-US "Onboard Devices"\r
-\r
-#string STR_LAN_PROMPT #language en-US "LAN"\r
-#string STR_LAN_HELP #language en-US "Enables or Disables the Onboard LAN Controller."\r
-\r
-//\r
-// GbE\r
-//\r
-#string STR_LAN_OPTIONS_FORM_TITLE #language en-US "LAN Configuration"\r
-#string STR_LAN_OPTIONS_FORM_HELP #language en-US "LAN Configuration Settings"\r
-\r
-#string STR_PCH_LAN_CONTROLLER #language en-US "LAN Controller"\r
-#string STR_PCH_LAN_CONTROLLER_HELP #language en-US "Enable/Disable onboard NIC"\r
-#string STR_PCH_LAN_WOL_PROMPT #language en-US " Wake on LAN Enable"\r
-#string STR_PCH_LAN_WOL_HELP #language en-US "Enable/Disable integrated LAN to wake the system"\r
-#string STR_PCH_SLP_LAN_LOW_DC_PROMPT #language en-US " SLP_LAN# Low on DC Power"\r
-#string STR_PCH_SLP_LAN_LOW_DC_HELP #language en-US "Enable/Disable SLP_LAN# Low on DC Power"\r
-\r
-#string STR_PCH_PXEROM_CONTROL #language en-US "PXE ROM"\r
-#string STR_PCH_PXEROM_CONTROL_HELP #language en-US "Enable/Disable PXE Option ROM execution for onboard LAN"\r
-\r
-//\r
-// Azalia\r
-//\r
-#string STR_AZALIA_OPTIONS_FORM_TITLE #language en-US "Audio Configuration"\r
-#string STR_AZALIA_OPTIONS_FORM_HELP #language en-US "Audio Configuration Settings"\r
-\r
-#string STR_PCH_AZALIA_PROMPT #language en-US "Audio Controller"\r
-#string STR_PCH_AZALIA_HELP #language en-US "Control Detection of the Azalia device.\n\nDisabled = Azalia will be unconditionally disabled\n\nEnabled = Azalia will be unconditionally Enabled\n\nAuto = Azalia will be enabled if present, disabled otherwise"\r
-#string STR_PCH_AZALIA_DS_SUPPORT #language en-US "Always enable Azalia while Azalia Docking Support is enabled"\r
-\r
-#string STR_AZALIA_VC_PROMPT #language en-US " Azalia VCi Enable"\r
-#string STR_AZALIA_VC_HELP #language en-US "Enable/Disable Virtual Channel 1 of Audio Controller"\r
-#string STR_AZALIA_DS_PROMPT #language en-US " Azalia Docking Support Enable"\r
-#string STR_AZALIA_DS_HELP #language en-US "Enable/Disable Azalia Docking Support of Audio Controller"\r
-#string STR_AZALIA_PME_PROMPT #language en-US " Azalia PME Enable"\r
-#string STR_AZALIA_PME_HELP #language en-US "Enable/Disable Power Management capability of Audio Controller"\r
-#string STR_HDMI_CODEC_PROMPT #language en-US " Azalia HDMI Codec"\r
-#string STR_HDMI_CODEC_HELP #language en-US "Enable/Disable internal HDMI codec for Azalia"\r
-\r
-#string STR_HDMI_CODEC_PORTB_PROMPT #language en-US " Azalia HDMI codec Port B"\r
-#string STR_HDMI_CODEC_PORTC_PROMPT #language en-US " Azalia HDMI codec Port C"\r
-#string STR_HDMI_CODEC_PORTD_PROMPT #language en-US " Azalia HDMI codec Port D"\r
-#string STR_HDMI_CODEC_PORT_HELP #language en-US "Enable/Disable internal HDMI codec Port for Azalia"\r
-//\r
-// Misc.\r
-//\r
-#string STR_MISC_OPTION_FORM_TITLE #language en-US "Miscellaneous Configuration"\r
-#string STR_MISC_OPTION_FORM_HELP #language en-US "Enable/Disable Misc. Features"\r
-\r
-#string STR_HPET_PROMPT #language en-US "High Precision Timer"\r
-#string STR_HPET_HELP #language en-US "Enable or Disable the High Precision Event Timer"\r
-#string STR_HPET_BOOTTIME_PROMPT #language en-US "Boot Time with HPET Timer"\r
-#string STR_HPET_BOOTTIME_HELP #language en-US "Boot time calculation with High Precision Event Timer enabled"\r
-\r
-\r
-#string STR_CLOCK_SPREAD_SPEC_ENABLE #language en-US "Clock Spread Spectrum"\r
-#string STR_CLOCK_SPREAD_SPEC_ENABLE_HELP #language en-US "Enable Clock Chip's Spread Spectrum feature"\r
-\r
-\r
-#string STR_STATE_AFTER_G3 #language en-US "State After G3"\r
-#string STR_STATE_AFTER_G3_HELP #language en-US "Specify what state to go to when power is re-applied after a power failure (G3 state)"\r
-#string STR_S0_AFTER_G3_STRING #language en-US "S0 State"\r
-#string STR_S5_AFTER_G3_STRING #language en-US "S5 State"\r
-\r
-#string STR_PCH_UART_SELECT #language en-US "UART Interface Selection"\r
-#string STR_PCH_UART_SELECT_HELP #language en-US "Select which UART interface to use"\r
-#string STR_UART_SELECT_PCU #language en-US "Internal UART"\r
-#string STR_UART_SELECT_SIO #language en-US "SuperIO UART"\r
-\r
-#string STR_PCU_UART_A #language en-US "PCU UART COM 1"\r
-#string STR_PCU_UART_A_HELP #language en-US "Enable/Disable Onboard PCU UART COM 1"\r
-#string STR_PCU_UART_B #language en-US "PCU UART COM 2"\r
-#string STR_PCU_UART_B_HELP #language en-US "Enable/Disable Onboard PCU UART COM 2"\r
-\r
-#string STR_AUDIO_PROMPT #language en-US "Audio"\r
-#string STR_AUDIO_HELP #language en-US "Enables or Disables Onboard Audio."\r
-\r
-#string STR_LPE_PROMPT #language en-US "LPE"\r
-#string STR_LPE_HELP #language en-US "Enables or Disables Onboard LPE Sub-System."\r
-\r
-#string STR_GPIO_WAKE_CAPABILITY_ENABLE #language en-US "GPIO Wake Capability"\r
-#string STR_GPIO_WAKE_CAPABILITY_ENABLE_HELP #language en-US "Enable or Disable GPIO Wake Capability"\r
-\r
-#string STR_RTC_BATTERY #language en-US "RTC Battery Presence"\r
-#string STR_RTC_BATTERY_PRESENT #language en-US "Present"\r
-#string STR_RTC_BATTERY_NOT_PRESENT #language en-US "Not Present"\r
-#string STR_RTC_BATTERY_HELP #language en-US "RTC Battery is Present or Not Present"\r
-\r
-#string STR_LPE_REPORTED_BY_DSDT_PROMPT #language en-US "LPE Audio Reported By DSDT"\r
-#string STR_LPE_REPORTED_BY_DSDT_HELP #language en-US "Recommended solution is to keep option disabled and expose LPE Audio device with an EFI application that updates the SSDT"\r
-\r
-//\r
-// PCI Express\r
-//\r
-#string STR_PCIE_OPTIONS_FORM_TITLE #language en-US "PCI Express Configuration"\r
-#string STR_PCIE_OPTIONS_FORM_HELP #language en-US "PCI Express Configuration Settings"\r
-#string STR_ICH_PCIERP1_PROMPT #language en-US "PCI Express Root Port 1"\r
-#string STR_ICH_PCIERP2_PROMPT #language en-US "PCI Express Root Port 2"\r
-#string STR_ICH_PCIERP3_PROMPT #language en-US "PCI Express Root Port 3"\r
-#string STR_ICH_PCIERP4_PROMPT #language en-US "PCI Express Root Port 4"\r
-#string STR_ICH_PCIERP_HELP #language en-US "Control the PCI Express Root Port."\r
-#string STR_ICH_PCIERP_DISABLE_HELP #language en-US "This Root Port is disabled because Root Port 1 is disabled."\r
-#string STR_PCIEDYNCLK_PROMPT #language en-US "PCI Express Dynamic Clock Gating"\r
-#string STR_PCIEDYNCLK_HELP #language en-US "Enable/Disable PCIE Dynamic Clock Gating"\r
-\r
-#string STR_IDE_FORM_TITLE #language en-US "SATA Drives"\r
-#string STR_IDE_FORM_HELP #language en-US "Press <Enter> to select the SATA Device Configuration Setup options."\r
-\r
-#string STR_DISCRETE_SATA_STRING #language en-US "Discrete-SATA Controller Configuration"\r
-#string STR_CHIPSET_SATA_STRING #language en-US "Chipset-SATA Controller Configuration"\r
-\r
-#string STR_SATA_PROMPT #language en-US " Chipset SATA"\r
-#string STR_SATA_HELP #language en-US "Enables or Disables the Chipset SATA Controller. The Chipset SATA controller supports the 2 black internal SATA ports (up to 3Gb/s supported per port)."\r
-\r
-#string STR_SATA_TYPE_PROMPT #language en-US " Chipset SATA Mode"\r
-#string STR_SATA_TYPE_PROMPT #language fr-FR " Configurer SATA comme"\r
-\r
-#string STR_SATA_TYPE_HELP #language en-US "This will configure SATA into the corresponding types."\r
-#string STR_SATA_TYPE_HELP #language fr-FR "Configure SATA selon les types correspondants."\r
-#string STR_SATA_TYPE_HELP1 #language en-US "IDE: Compatibility mode disables AHCI support. AHCI: Supports advanced SATA features such as Native Command Queuing. \nWarning: OS may not boot if this setting is changed after OS install."\r
-\r
-#string STR_SATA_IDE #language en-US "IDE"\r
-#string STR_SATA_AHCI #language en-US "AHCI"\r
-\r
-#string STR_SATA0_STRING #language en-US " SATA Port 0"\r
-#string STR_SATA0_STRING #language fr-FR " Port SATA 0"\r
-\r
-#string STR_SATA0_NAME #language en-US "[Not Installed]"\r
-#string STR_SATA0_NAME #language fr-FR "[Absent]"\r
-\r
-#string STR_MSATA_STRING #language en-US " mSATA Port"\r
-\r
-#string STR_SATA1_STRING #language en-US " SATA Port 1"\r
-#string STR_SATA1_STRING #language fr-FR " Port SATA 1"\r
-\r
-#string STR_SATA1_NAME #language en-US "[Not Installed]"\r
-#string STR_SATA1_NAME #language fr-FR "[Absent]"\r
-\r
-#string STR_SATA0_HOTPLUG_CAP_PROMPT #language en-US " SATA Port 0 Hot Plug Capability"\r
-#string STR_SATA1_HOTPLUG_CAP_PROMPT #language en-US " SATA Port 1 Hot Plug Capability"\r
-#string STR_SATA_HOTPLUG_CAP_HELP #language en-US "If enabled, SATA port will be reported as Hot Plug capable."\r
-\r
-#string STR_SENSOR_FORM_TITLE #language en-US "Sensor setting"\r
-#string STR_SENSOR_FORM_HELP #language en-US "Press <Enter> to select the Sensor Configuration Setup options."\r
-\r
-//\r
-//Sensor Settings\r
-//\r
-#string STR_SENSOR_SUBTITLE #language en-US "Sensor Modules Setting"\r
-#string STR_ACCELEROMETER_PROMPT #language en-US "Accelerometer"\r
-#string STR_ACCELEROMETER_HELP #language en-US "This will configure disable/enable Accelerometer."\r
-#string STR_GYROMETER_PROMPT #language en-US "Gyrometer"\r
-#string STR_GYROMETER_HELP #language en-US "This will configure disable/enable Gyrometer."\r
-#string STR_BAROMETER_PROMPT #language en-US "Barometer"\r
-#string STR_BAROMETER_HELP #language en-US "This will configure disable/enable Barometer."\r
-#string STR_PROXIMITY_SENSOR_PROMPT #language en-US "Proximity Sensor"\r
-#string STR_PROXIMITY_SENSOR_HELP #language en-US "This will configure disable/enable Proximity Sensor."\r
-#string STR_COMPASS_PROMPT #language en-US "Compass"\r
-#string STR_COMPASS_HELP #language en-US "This will configure disable/enable Compass."\r
-#string STR_NFS_PROMPT #language en-US "NFS"\r
-#string STR_NFS_HELP #language en-US "This will configure disable/enable NFS."\r
-\r
-#string STR_LPSS_SCC_FORM_TITLE #language en-US "LPSS & SCC Configuration"\r
-#string STR_LPSS_SCC_FORM_HELP #language en-US ""\r
-\r
-#string STR_LPSS_PCI_PROMPT #language en-US "LPSS & SCC Devices Mode"\r
-#string STR_LPSS_PCI_HELP #language en-US "Enable/Disable LPSS & SCC Devices Mode"\r
-\r
-#string STR_SCC_SETTING_SUBTITLE #language en-US "SCC Configuration"\r
-#string STR_SCC_EMMC_PROMPT #language en-US "SCC eMMC Support"\r
-#string STR_SCC_EMMC_HELP #language en-US "Enable/Disable SCC eMMC Support"\r
-#string STR_SCC_SDIO_PROMPT #language en-US "SCC SDIO Support "\r
-#string STR_SCC_SDIO_HELP #language en-US "Enable/Disable SCC SDIO Support"\r
-#string STR_SCC_SDCARD_PROMPT #language en-US "SCC SD Card Support"\r
-#string STR_SCC_SDCARD_HELP #language en-US "Enable/Disable SCC SD Card Support"\r
-#string STR_SCC_SDCARD_FORWIN_PROMPT #language en-US "SCC SD Card for Windows"\r
-#string STR_SCC_SDCARD_FORWIN_HELP #language en-US "Enable/Disable SCC SD Card for Windows"\r
-#string STR_SCC_SDIO_MODE_PROMPT #language en-US "SCC SDIO Mode for WIFI"\r
-#string STR_SCC_SDIO_MODE_HELP #language en-US "Select SDIO mode for WIFI, only for A0/A1 stepping."\r
-#string STR_SCC_SDCARD_REMOVABILITY #language en-US "ACPI Reporting MMC/SD Media As"\r
-#string STR_SCC_SDCARD_REMOVABLE #language en-US "Removable"\r
-#string STR_SCC_SDCARD_NON_REMOVABLE #language en-US "Non-Removable"\r
-#string STR_SCC_SDCARD_REMOVABILITY_HELP #language en-US "ACPI Reporting MMC/SD Media to Win 8 as non-Removable."\r
-\r
-#string STR_SDIO_DEFAULT_MODE #language en-US "Default"\r
-#string STR_SDIO_DDR50_MODE #language en-US "DDR50"\r
-\r
-#string STR_LPSS1_SETTING_SUBTITLE #language en-US "LPSS 1 Configuration"\r
-#string STR_LPSS2_SETTING_SUBTITLE #language en-US "LPSS 2 Configuration"\r
-#string STR_LPSS_DMA1_PROMPT #language en-US "LPSS DMA #1 Support"\r
-#string STR_LPSS_DMA1_HELP #language en-US "Enable/Disable LPSS DMA #1 Support"\r
-#string STR_LPSS_DMA2_PROMPT #language en-US "LPSS DMA #2 Support"\r
-#string STR_LPSS_DMA2_HELP #language en-US "Enable/Disable LPSS DMA #2 Support"\r
-#string STR_LPSS_I2C1_PROMPT #language en-US "LPSS I2C #1 Support"\r
-#string STR_LPSS_I2C1_HELP #language en-US "Enable/Disable LPSS I2C #1 Support"\r
-#string STR_LPSS_I2C2_PROMPT #language en-US "LPSS I2C #2 Support"\r
-#string STR_LPSS_I2C2_HELP #language en-US "Enable/Disable LPSS I2C #2 Support"\r
-#string STR_LPSS_I2C3_PROMPT #language en-US "LPSS I2C #3 Support"\r
-#string STR_LPSS_I2C3_HELP #language en-US "Enable/Disable LPSS I2C #3 Support"\r
-#string STR_LPSS_I2C4_PROMPT #language en-US "LPSS I2C #4 Support"\r
-#string STR_LPSS_I2C4_HELP #language en-US "Enable/Disable LPSS I2C #4 Support"\r
-#string STR_LPSS_I2C5_PROMPT #language en-US "LPSS I2C #5 Support"\r
-#string STR_LPSS_I2C5_HELP #language en-US "Enable/Disable LPSS I2C #5 Support"\r
-#string STR_LPSS_I2C6_PROMPT #language en-US "Low Speed Expansion I2C (#5)"\r
-#string STR_LPSS_I2C6_HELP #language en-US "Enable/Disable Low Speed Expansion I2C (#5);I2C Controller PCI device Dev24: Func6; Schematic names it I2C5, ACPI table names it I2C6"\r
-#string STR_LPSS_I2C7_PROMPT #language en-US "High Speed Expansion I2C (#6)"\r
-#string STR_LPSS_I2C7_HELP #language en-US "Enable/Disable High Speed Expansion I2C (#6);I2C Controller PCI device Dev24: Func7; Schematic names it I2C6, ACPI table names it I2C7"\r
-#string STR_LPSS_I2S_PROMPT #language en-US "LPSS I2S Support"\r
-#string STR_LPSS_I2S_HELP #language en-US "Enable/Disable LPSS I2S Support"\r
-#string STR_LPSS_HSUART1_PROMPT #language en-US "LPSS HSUART #1 Support"\r
-#string STR_LPSS_HSUART1_FLOWCONTROL_PROMPT #language en-US "LPSS HSUART #1 FlowCtrl"\r
-#string STR_LPSS_HSUART2_FLOWCONTROL_PROMPT #language en-US "LPSS HSUART #2 FlowCtrl"\r
-#string STR_LPSS_HSUART1_HELP #language en-US "Enable/Disable LPSS HSUART #1 Support"\r
-#string STR_LPSS_HSUART2_PROMPT #language en-US "LPSS HSUART #2 Support"\r
-#string STR_LPSS_HSUART2_HELP #language en-US "Enable/Disable LPSS HSUART #2 Support"\r
-#string STR_LPSS_SPI_PROMPT #language en-US "LPSS SPI Support"\r
-#string STR_LPSS_SPI_HELP #language en-US "Enable/Disable LPSS SPI Support"\r
-\r
-#string STR_LPSS_I2C1_HELP_ENBDT_DEV_LIST #language en-US "Disable/Enable LPSS I2C #1 Support\n\n "\r
-#string STR_LPSS_I2C2_HELP_ENBDT_DEV_LIST #language en-US "Disable/Enable LPSS I2C #2 Support\n\n "\r
-#string STR_LPSS_I2C3_HELP_ENBDT_DEV_LIST #language en-US "Disable/Enable LPSS I2C #3 Support\n\n "\r
-#string STR_LPSS_I2C4_HELP_ENBDT_DEV_LIST #language en-US "Disable/Enable LPSS I2C #4 Support\n\n "\r
-#string STR_LPSS_I2C5_HELP_ENBDT_DEV_LIST #language en-US "Disable/Enable LPSS I2C #5 Support\n\n "\r
-#string STR_LPSS_I2C6_HELP_ENBDT_DEV_LIST #language en-US "Enable/Disable Low Speed Expansion I2C (#5);I2C Controller PCI device Dev24: Func6; Schematic names it I2C5, ACPI table names it I2C6\n\n "\r
-#string STR_LPSS_I2C7_HELP_ENBDT_DEV_LIST #language en-US "Enable/Disable High Speed Expansion I2C (#6);I2C Controller PCI device Dev24: Func7; Schematic names it I2C6, ACPI table names it I2C7\n\n "\r
-#string STR_LPSS_HSUART1_HELP_ENBDT_DEV_LIST #language en-US "Disable/Enable LPSS High Speed UART #1\n\nEnabled(RX/TX/RTS/CTS)\nW\O FlowCtrl(RX/TX+GPIOx2)\nDisabled(GPIOx4)"\r
-#string STR_LPSS_HSUART2_HELP_ENBDT_DEV_LIST #language en-US "Disable/Enable LPSS High Speed UART #2\n\nEnabled(RX/TX/RTS/CTS)\nW\O FlowCtrl(RX/TX+GPIOx2)\nDisabled(GPIOx4)"\r
-\r
-#string STR_I2C_DEVICE_SETTING_SUBTITLE #language en-US "I2C Devics Configuration"\r
-#string STR_I2C_TOUCH_PROMPT #language en-US "I2C Touch Devic Address"\r
-#string STR_I2C_TOUCH_HELP #language en-US "I2C Touch Address Select:\n RVP/iCDK(0x4B)\n FFRD(0x4A)"\r
-#string STR_I2C_FFRD #language en-US "0x4A"\r
-#string STR_I2C_FVP #language en-US "0x4B"\r
-\r
-\r
-#string STR_PWM1_PROMPT #language en-US "LPSS PWM #1 Support"\r
-#string STR_PWM1_HELP #language en-US "Enable/DisableLPSS PWM #1 Support"\r
-#string STR_PWM2_PROMPT #language en-US "LPSS PWM #2 Support"\r
-#string STR_PWM2_HELP #language en-US Enable/Disable"LPSS PWM #2 Support"\r
-#string STR_MIPI_HSI_PROMPT #language en-US "MIPI HSI Support"\r
-#string STR_MIPI_HSI_HELP #language en-US "Enable/Disable MIPI HSI Support \n Note: Official BIOS cannot support MIPI display directly even you select enable here. MIPI VBT is specific to different panel, user need replace VBT manually."\r
-#string STR_LPE_PROMPT #language en-US "LPE Audio Support"\r
-#string STR_LPE_HELP #language en-US "Enable/Disable LPE Audio Support"\r
-#string STR_LPE_PCI_MODE #language en-US "LPE Audio PCI mode"\r
-#string STR_LPE_ACPI_MODE #language en-US "LPE Audio ACPI mode"\r
-\r
-//\r
-// ISCT Configuration\r
-//\r
-#string STR_ISCT_FORM_TITLE #language en-US "ISCT Configuration"\r
-#string STR_ISCT_FORM_HELP #language en-US "ISCT / AOAC Configuration Settings"\r
-\r
-#string STR_ISCT_CONFIGURATION #language en-US "ISCT Configuration"\r
-#string STR_ISCT_CONFIGURATION_HELP #language en-US "Enable/Disable ISCT Feature"\r
-\r
-#string STR_ISCT_NOTIFICATION_CONTROL_PROMPT #language en-US "ISCT Notification Control"\r
-#string STR_ISCT_NOTIFICATION_CONTROL_HELP #language en-US "Enable/Disable ISCT Notification Control"\r
-#string STR_ISCT_WLAN_CONTROL_PROMPT #language en-US "ISCT WLAN Power Control"\r
-#string STR_ISCT_WLAN_CONTROL_HELP #language en-US "Enable/Disable ISCT WLAN Power Control"\r
-#string STR_ISCT_WWAN_CONTROL_PROMPT #language en-US "ISCT WWAN Power Control"\r
-#string STR_ISCT_WWAN_CONTROL_HELP #language en-US "Enable/Disable ISCT WWAN Power Control"\r
-\r
-#string STR_ISCT_SLEEP_DURATION_FORMAT #language en-US "ISCT Sleep Duration Value Format"\r
-#string STR_ISCT_SLEEP_DURATION_FORMAT_HELP #language en-US "ISCT Sleep Duration is only in Seconds Format, Actual time format is not supported"\r
-\r
-#string STR_ISCT_RF_KILL_SUPPORT #language en-US "ISCT RF Kill Support"\r
-#string STR_ISCT_RF_KILL_SUPPORT_HELP #language en-US "ISCT RF Kill (Radio On/Off) is based on Soft switch, No physical switch available"\r
-\r
-#string STR_SECONDS #language en-US "Seconds"\r
-#string STR_ACTUAL_TIME #language en-US "Actual Time"\r
-\r
-#string STR_RF_KILL_SOFT #language en-US "Soft Switch"\r
-#string STR_RF_KILL_PHYSICAL #language en-US "Physical Switch"\r
-\r
-#string STR_WLAN_PRESENCE_FORM_TITLE #language en-US "WLAN Card Presence"\r
-#string STR_WLAN_NGFF_CARD #language en-US "NGFF Card Inserted"\r
-#string STR_WLAN_NGFF_HELP #language en-US "Set 'YES' If NGFF Card is Inserted"\r
-#string STR_WLAN_UHPAM_CARD #language en-US "UHPAM Card Inserted"\r
-#string STR_WLAN_UHPAM_HELP #language en-US "Set 'YES' If UHPAM Card is Inserted"\r
-\r
-//\r
-// THERMAL INFORMATION\r
-//\r
-\r
-//\r
-// S0iX supported or not\r
-//\r
-#string STR_S0IX_PROMPT #language en-US "S0ix"\r
-#string STR_S0IX_HELP #language en-US "Set platform to configure S0ix supported or not"\r
-\r
-#string STR_THERMAL_CONFIGURATION #language en-US "Processor Participant"\r
-#string STR_THERMAL_CONFIGURATION_HELP #language en-US "Thermal Configuration Parameters"\r
-\r
-\r
-#string STR_ACPI_PASSIVE_THERMAL_TRIP_POINT #language en-US "Passive Trip Point"\r
-#string STR_ACPI_PASSIVE_THERMAL_TRIP_POINT_HELP #language en-US "This value controls the temperature of the ACPI Passive Trip Point - the point in which the OS will begin throttling the processor."\r
-#string STR_ACPI_CRITICAL_THERMAL_TRIP_POINT #language en-US "Critical Trip Point"\r
-#string STR_ACPI_CRITICAL_THERMAL_TRIP_POINT_HELP #language en-US "This value controls the temperature of the ACPI Critical Trip Point - the point in which the OS will shut the system off."\r
-#string STR_15_C #language en-US "15 C"\r
-#string STR_23_C #language en-US "23 C"\r
-#string STR_31_C #language en-US "31 C"\r
-#string STR_39_C #language en-US "39 C"\r
-#string STR_47_C #language en-US "47 C"\r
-#string STR_55_C #language en-US "55 C"\r
-#string STR_63_C #language en-US "63 C"\r
-#string STR_71_C #language en-US "71 C"\r
-#string STR_79_C #language en-US "79 C"\r
-#string STR_85_C #language en-US "85 C"\r
-#string STR_87_C #language en-US "87 C"\r
-#string STR_90_C #language en-US "90 C"\r
-#string STR_95_C #language en-US "95 C"\r
-#string STR_100_C #language en-US "100 C"\r
-#string STR_103_C #language en-US "103 C"\r
-#string STR_105_C #language en-US "105 C"\r
-#string STR_110_C #language en-US "110 C"\r
-#string STR_111_C #language en-US "111 C"\r
-#string STR_119_C #language en-US "119 C"\r
-#string STR_180_C #language en-US "180 C"\r
-#string STR_200_C #language en-US "200 C"\r
-#string STR_POR #language en-US "POR"\r
-#string STR_0LEN #language en-US ""\r
-\r
-#string STR_ACPI_PASSIVE_TC1_VALUE #language en-US " Passive TC1 Value"\r
-#string STR_ACPI_PASSIVE_TC1_VALUE_HELP #language en-US "This value sets the TC1 value for the ACPI Passive Cooling Formula. Range 1 - 16"\r
-#string STR_ACPI_PASSIVE_TC2_VALUE #language en-US " Passive TC2 Value"\r
-#string STR_ACPI_PASSIVE_TC2_VALUE_HELP #language en-US "This value value sets the TC2 value for the ACPI Passive Cooling Formula. Range 1 - 16"\r
-#string STR_ACPI_PASSIVE_TSP_VALUE #language en-US " Passive TSP Value"\r
-#string STR_ACPI_PASSIVE_TSP_VALUE_HELP #language en-US "This item sets the TSP value for the ACPI Passive Cooling Formula. It represents in tenths of a second how often the OS will read the temperature when passive cooling is enabled. Range 2 - 32"\r
-\r
-#string STR_DPTF_CONFIGURATION #language en-US "DPTF Configuration"\r
-\r
-#string STR_DATP_PROMPT #language en-US "Active Trip Points"\r
-#string STR_DATP_HELP #language en-US "Disable Active Trip Points"\r
-\r
-\r
-//\r
-// DPTF Form\r
-//\r
-#string STR_DPTF_PROMPT #language en-US "DPTF"\r
-#string STR_DPTF_HELP #language en-US "Enable/Disable DPTF"\r
-#string STR_ACTIVE_PROMPT #language en-US "Active"\r
-#string STR_ACTIVE_HELP #language en-US ""\r
-#string STR_CTDP_PROMPT #language en-US "CTDP"\r
-#string STR_CTDP_HELP #language en-US ""\r
-#string STR_COOLING_MODE_PROMPT #language en-US "Cooling Mode"\r
-#string STR_COOLING_MODE_HELP #language en-US ""\r
-#string STR_CRITICAL_PROMPT #language en-US "Critical"\r
-#string STR_CRITICAL_HELP #language en-US ""\r
-\r
-#string STR_DPTF_CLPM_PROMPT #language en-US "CLPM"\r
-\r
-#string STR_DPTF_CLPM_HELP #language en-US "Current Low Power Mode"\r
-\r
-#string STR_DPTF_LPM_APP #language en-US "Application specific"\r
-\r
-#string STR_DPTF_LPM_OS #language en-US "OS level"\r
-\r
-#string STR_DPTF_SYSTHERM0_PROMPT #language en-US "T1 Sensor" // Skin Temperature Sensor 0\r
-#string STR_DPTF_SYSTHERM0_HELP #language en-US "Enable/Disable T1 skin sensor"\r
-#string STR_DPTF_THERM0_PCAT_PROMPT #language en-US "CPU Sensors"\r
-#string STR_DPTF_THERM0_PCAT_HELP #language en-US "Enable/Disable CPU Temperature Sensors"\r
-\r
-#string STR_DPTF_SYSTHERM1_PROMPT #language en-US "Display Board Sensor" //System Thermal Sensor 1\r
-#string STR_DPTF_SYSTHERM1_HELP #language en-US "Enable/Disable Display Board skin Sensor"\r
-#string STR_DPTF_THERM1_PCAT_PROMPT #language en-US "Ambient Sensors"\r
-#string STR_DPTF_THERM1_PCAT_HELP #language en-US "Enable/Disable Ambient Temperature Sensors"\r
-\r
-#string STR_DPTF_SYSTHERM2_PROMPT #language en-US "SOC Board Sensor" //System Thermal Sensor 2\r
-#string STR_DPTF_SYSTHERM2_HELP #language en-US "Enable/Disable SOC Board skin Sensor"\r
-#string STR_DPTF_THERM2_PCAT_PROMPT #language en-US "DDR Sensors"\r
-#string STR_DPTF_THERM2_PCAT_HELP #language en-US "Enable/Disable DDR Temperature Sensors"\r
-\r
-#string STR_DPTF_SYSTHERM3_PROMPT #language en-US "Charger Board Sensor" //System Thermal Sensor 3\r
-#string STR_DPTF_SYSTHERM3_HELP #language en-US "Enable/Disable ULPMC Skin Temperature Sensor"\r
-#string STR_DPTF_SYSTHERM4_PROMPT #language en-US "Ambient Temperature"\r
-#string STR_DPTF_SYSTHERM4_HELP #language en-US "Enable/Disable Ambient Temperature"\r
-#string STR_DPTF_AMBIENTTRIPPOINTCHANGE_PROMPT #language en-US "Ambient based Trip Point Change"\r
-#string STR_DPTF_AMBIENTTRIPPOINTCHANGE_HELP #language en-US "This controls the Action part of the Ambient participant. When disabled, trip points would not be changed when Ambient participant notifies the FW of a new ambient temperature via _ATI."\r
-#string STR_DPTF_ALLOWHIGHERPERFORMANCE_PROMPT #language en-US "Allow higher performance on AC/USB"\r
-#string STR_DPTF_ALLOWHIGHERPERFORMANCE_HELP #language en-US "On AC/USB power source allow for higher performance and relax tablet skin temperature to higher limits. Warning: Note users may feel warm tablet skin."\r
-#string STR_DPTF_CHARGER_PROMPT #language en-US "Charger Participant"\r
-#string STR_DPTF_CHARGER_HELP #language en-US "Enable/Disable Charger Participant Device"\r
-#string STR_DPTF_DISPLAY_PROMPT #language en-US "Display Participant"\r
-#string STR_DPTF_DISPLAY_HELP #language en-US "Enable/Disable Display Participant Device"\r
-#string STR_DPTF_SOC_PROMPT #language en-US "Power Participant"\r
-#string STR_DPTF_SOC_HELP #language en-US "Enable/Disable Power Participant Device"\r
-#string STR_PROCESSOR_DPTF_PROMPT #language en-US "DPTF Processor"\r
-#string STR_PROCESSOR_DPTF_HELP #language en-US "Enable/Disable Processor Participant Device"\r
-\r
-#string STR_PASSIVE_PROMPT #language en-US "Passive"\r
-#string STR_PASSIVE_HELP #language en-US ""\r
-\r
-#string STR_DPTF_GENERIC_PARTICIPANT #language en-US "DPTF Generic Sensor Participant"\r
-#string STR_DPTF_CRITICAL_TEMP #language en-US "Critical"\r
-#string STR_DPTF_PASSIVE_TEMP #language en-US "Passive"\r
-#string STR_DPTF_CRITICAL_TEMP_HELP #language en-US "Critical Temperature"\r
-#string STR_DPTF_PASSIVE_TEMP_HELP #language en-US "Passive Temperature"\r
-#string STR_DPTF_25_C #language en-US "25 C"\r
-#string STR_DPTF_30_C #language en-US "30 C"\r
-#string STR_DPTF_35_C #language en-US "35 C"\r
-#string STR_DPTF_40_C #language en-US "40 C"\r
-#string STR_DPTF_45_C #language en-US "45 C"\r
-#string STR_DPTF_50_C #language en-US "50 C"\r
-#string STR_DPTF_55_C #language en-US "55 C"\r
-#string STR_DPTF_60_C #language en-US "60 C"\r
-#string STR_DPTF_65_C #language en-US "65 C"\r
-#string STR_DPTF_70_C #language en-US "70 C"\r
-#string STR_DPTF_75_C #language en-US "75 C"\r
-#string STR_DPTF_80_C #language en-US "80 C"\r
-#string STR_DPTF_85_C #language en-US "85 C"\r
-#string STR_DPTF_90_C #language en-US "90 C"\r
-#string STR_DPTF_95_C #language en-US "95 C"\r
-#string STR_DPTF_100_C #language en-US "100 C"\r
-#string STR_DPTF_105_C #language en-US "105 C"\r
-#string STR_DPTF_110_C #language en-US "110 C"\r
-#string STR_DPTF_115_C #language en-US "115 C"\r
-#string STR_DPTF_120_C #language en-US "120 C"\r
-#string STR_DPTF_125_C #language en-US "125 C"\r
-#string STR_DPTF_52_C #language en-US "52 C"\r
-#string STR_DPTF_61_C #language en-US "61 C"\r
-#string STR_DPTF_64_C #language en-US "64 C"\r
-#string STR_DPTF_43_C #language en-US "43 C"\r
-#string STR_DPTF_57_C #language en-US "57 C"\r
-#string STR_DPTF_62_C #language en-US "62 C"\r
-#string STR_DPTF_78_C #language en-US "78 C"\r
-#string STR_DPTF_81_C #language en-US "81 C"\r
-\r
-#string STR_DPTF_GENERIC0_PART_PCAT #language en-US "CPU Sensor Participants"\r
-#string STR_DPTF_GENERIC1_PART_PCAT #language en-US "Ambient Sensor Participants"\r
-#string STR_DPTF_GENERIC2_PART_PCAT #language en-US "DDR Sensor Participants"\r
-#string STR_DPTF_GENERIC0_PARTICIPANT #language en-US "DPTF T1 Sensor Participant"\r
-#string STR_DPTF_GENERIC1_PARTICIPANT #language en-US "DPTF Display Board Sensor Participant"\r
-#string STR_DPTF_GENERIC2_PARTICIPANT #language en-US "DPTF SOC Board Sensor Participant"\r
-#string STR_DPTF_SDP #language en-US "Scenario Design Power"\r
-\r
-#string STR_DPTF_BRAND_STRING #language en-US "Brand String"\r
-#string STR_DPTF_BRAND_STRING_HELP #language en-US "Brand string for the processor, example Nxxx or Jxxx"\r
-\r
-#string STR_DPTF_N3510 #language en-US "N3510/20"\r
-#string STR_DPTF_N2910 #language en-US "N2910/20"\r
-#string STR_DPTF_N2810 #language en-US "N2810/15/20"\r
-#string STR_DPTF_N2805 #language en-US "N2805/06"\r
-#string STR_DPTF_J2850 #language en-US "J2850/2900"\r
-#string STR_DPTF_J1850 #language en-US "J1850/1900"\r
-#string STR_DPTF_J1750 #language en-US "J1750/1800"\r
-\r
-#string STR_DPTF_GENERIC3_PARTICIPANT #language en-US "DPTF Charger Board Sensor Participant"\r
-#string STR_DPTF_GENERIC4_PARTICIPANT #language en-US "DPTF Generic Sensor4 Participant"\r
-#string STR_DPTF_CRITICAL_TEMP #language en-US "Critical"\r
-#string STR_DPTF_PASSIVE_TEMP #language en-US "Passive"\r
-#string STR_DPTF_CRITICAL_TEMP_HELP #language en-US "Critical Temperature"\r
-#string STR_DPTF_PASSIVE_TEMP_HELP #language en-US "Passive Temperature"\r
-#string STR_DPTF_CLPM #language en-US "CLPM"\r
-#string STR_DPTF_CLPM_HELP #language en-US "Current Low Power Mode"\r
-#string STR_DPTF_LPM_APP #language en-US "Application specific"\r
-#string STR_DPTF_LPM_OS #language en-US "OS level"\r
-#string STR_DPTF_SDBG #language en-US "Super Debug"\r
-#string STR_DPTF_SDBG_HELP #language en-US "Super debug is for validation purpose"\r
-#string STR_DPTF_OFFLINING #language en-US "Processor Offlining"\r
-#string STR_DPTF_OFFLINING_HELP #language en-US "Enable or disable processor offlining, passive policy only"\r
-#string STR_DPTF_CLPO #language en-US "Current Logical Processor Offlining"\r
-#string STR_DPTF_CLPO_HELP #language en-US "Controls LPO Control preferences. Used only by Passive policy"\r
-#string STR_DPTF_CLPO_START_PINDEX #language en-US "Start P-State"\r
-#string STR_DPTF_CLPO_START_PINDEX_HELP #language en-US "Instructs the policy when to initiate Active Core control if enabled"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX0 #language en-US "P0"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX1 #language en-US "P1"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX2 #language en-US "P2"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX3 #language en-US "P3"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX4 #language en-US "P4"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX5 #language en-US "P5"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX6 #language en-US "P6"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX7 #language en-US "P7"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX8 #language en-US "P8"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX9 #language en-US "P9"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX10 #language en-US "P10"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX11 #language en-US "P11"\r
-#string STR_DPTF_CLPO_PSTATE_INDEX12 #language en-US "P12"\r
-#string STR_DPTF_CLPO_STEP_SIZE #language en-US "Step size"\r
-#string STR_DPTF_CLPO_STEP_SIZE_HELP #language en-US "Instructs the policy to take away logical processors in the specified percentage steps."\r
-#string STR_DPTF_CLPO_STEP_SIZE_VALUE_25 #language en-US "25%"\r
-#string STR_DPTF_CLPO_STEP_SIZE_VALUE_50 #language en-US "50%"\r
-#string STR_DPTF_CLPO_STEP_SIZE_VALUE_75 #language en-US "75%"\r
-#string STR_DPTF_CLPO_PWR_CTRL #language en-US "Power Control Setting"\r
-#string STR_DPTF_CLPO_PWR_CTRL_HELP #language en-US "Instructs the policy whether to use Core offliing if Active core control is enabled to be used in P0 or when power control is applied"\r
-#string STR_DPTF_CLPO_PERF_CTRL #language en-US "Performance Control Setting"\r
-#string STR_DPTF_CLPO_PERF_CTRL_HELP #language en-US "Instructs the policy whether to use Core offliing if Active core control is enabled to be used in P1 or when performance control is applied"\r
-#string STR_DPTF_SMT_OFFFLINING #language en-US "SMT Offlining"\r
-#string STR_DPTF_CORE_OFFFLINING #language en-US "Core Offlining"\r
-#string STR_DPTF_DPPM #language en-US "DPPM"\r
-#string STR_DPTF_DPPM_HELP #language en-US "Controls DPPM policies"\r
-\r
-#string STR_DYNAMIC_PLATFORM_THER_FRAME_PROMPT #language en-US "Dynamic Platform&Thermal Framework"\r
-#string STR_DYNAMIC_PLATFORM_THER_FRAME_HELP #language en-US ""\r
-#string STR_DYNAMIC_PLATFORM_THER_FRAME_PROMPT #language en-US "Dynamic Platform&Thermal Framework"\r
-#string STR_DYNAMIC_PLATFORM_THER_FRAME_HELP #language en-US ""\r
-\r
-#string STR_DPTF_PASSIVE_TRIP_POINT_PROMPT #language en-US " Passive Trip Point"\r
-#string STR_DPTF_PASSIVE_TRIP_POINT_HELP #language en-US ""\r
-#string STR_DPTF_ACTIVE_TRIP_POINT_PROMPT #language en-US " Active Trip Point"\r
-#string STR_DPTF_ACTIVE_TRIP_POINT_HELP #language en-US ""\r
-#string STR_DPTF_CRITICAL_TRIP_POINT_PROMPT #language en-US " Critical Trip Point"\r
-#string STR_DPTF_CRITICAL_TRIP_POINT_HELP #language en-US ""\r
-#string STR_DPTF_HOT_TRIP_POINT_PROMPT #language en-US " Hot Trip Point"\r
-#string STR_DPTF_HOT_TRIP_POINT_HELP #language en-US ""\r
-#string STR_NEW #language en-US "New"\r
-#string STR_LEGACY #language en-US "Legacy"\r
-#string STR_CPU #language en-US "CPU"\r
-#string STR_SA #language en-US "SA"\r
-\r
-//\r
-//Memory\r
-//\r
-#string STR_MEMORY_SCRAMBLER_PROMPT #language en-US "Memory Scrambler"\r
-#string STR_MEMORY_SCRAMBLER_HELP #language en-US "Enable/Disable Memory Scrambler support."\r
-\r
-#string STR_GOP_TITLE #language en-US "GOP Configuration"\r
-#string STR_GOP_VBIOS_SWITCH #language en-US "GOP Driver"\r
-#string STR_GOP_BRIGHTNESS_LEVEL #language en-US "GOP Brightness Level"\r
-#string STR_GOP_BRIGHTNESS_LEVEL_HELP #language en-US "Set GOP Brightness Level; Value ranges from 0-255"\r
-#string STR_GOP_VBIOS_SWITCH_HELP #language en-US "Enable GOP Driver will unload VBIOS; Disable it will load VBIOS"\r
-#string STR_GOP_BRIGHT_0 #language en-US "0"\r
-#string STR_GOP_BRIGHT_20 #language en-US "20"\r
-#string STR_GOP_BRIGHT_40 #language en-US "40"\r
-#string STR_GOP_BRIGHT_60 #language en-US "60"\r
-#string STR_GOP_BRIGHT_80 #language en-US "80"\r
-#string STR_GOP_BRIGHT_100 #language en-US "100"\r
-#string STR_GOP_BRIGHT_120 #language en-US "120"\r
-#string STR_GOP_BRIGHT_140 #language en-US "140"\r
-#string STR_GOP_BRIGHT_160 #language en-US "160"\r
-#string STR_GOP_BRIGHT_180 #language en-US "180"\r
-#string STR_GOP_BRIGHT_200 #language en-US "200"\r
-#string STR_GOP_BRIGHT_220 #language en-US "220"\r
-#string STR_GOP_BRIGHT_240 #language en-US "240"\r
-#string STR_GOP_BRIGHT_255 #language en-US "255"\r
-\r
-\r
-//\r
-//System Components\r
-//\r
-#string STR_PMIC_CONFIGURATION_TITLE #language en-US "PMIC Configuration"\r
-#string STR_PMIC_ACPI_OBJECT_PROMPT #language en-US "PMIC ACPI OBJECT"\r
-#string STR_PMIC_ACPI_OBJECT_HELP #language en-US "Enable/Disable PMIC ACPI Device."\r
-\r
-#string STR_PNP_CONFIGURATION_TITLE #language en-US "System Power and Performance(PnP) Configuration"\r
-#string STR_PNP_SETTING_PROMPT #language en-US "SoC PnP Setting"\r
-#string STR_PNP_SETTING_HELP #language en-US "Select SoC PnP setting mode. Auto detect mode will load the SoC PnP table against stepping."\r
-#string STR_PNP_POWER_STRING #language en-US "Performance"\r
-#string STR_PNP_PERFORMANCE_STRING #language en-US "Power"\r
-#string STR_PNP_POWER_PERFORMANCE_STRING #language en-US "Auto Detect"\r
-#string STR_PNP_POWER_PERFORMANCE_STRING_A0 #language en-US "Ax Stepping"\r
-#string STR_PNP_POWER_PERFORMANCE_STRING_B0 #language en-US "Bx Stepping"\r
-\r
-#string STR_CFIO_PNP_SETTING_PROMPT #language en-US "CFIO/GPIO PnP Setting"\r
-#string STR_CFIO_PNP_SETTING_HELP #language en-US "Enable/Disable CFIO/GPIO PnP setting mode. When enabled, CFIO/GPIO unused pins will be in tri-state for power saving."\r
-\r
-#string STR_TRISTATE_LPC_PROMPT #language en-US "LPC PnP Setting"\r
-#string STR_TRISTATE_LPC_HELP #language en-US "Enable/Disable LPC PnP Setting. When enabled, the Lpc will diable clock and be placed in tri-state for power saveing when Bios hands over control to OS. If there is device connected to LPC bus, this setting should not be enabled."\r
-\r
-#string STR_SLP_S0IX_N_PROMPT #language en-US "Asset SLP_S0IX_N in S0ix"\r
-#string STR_SLP_S0IX_N_HELP #language en-US "Auto/Enable/Disable Asset SLP_S0IX_N in S0ix. In Auto mode, PMC will assert SLP_S0IX_N ONLY for PR1.4 and beyond, RVP plus Rohm B3 or Dialog C0 or Maxim. In Enable mode, PMC will assert the SLP_S0IX_N to save power regardless the board type."\r
-\r
-#string STR_CRID_SETTING_HELP #language en-US "Select the Revision ID reflected in PCI config space"\r
-#string STR_CRID_PROMPT #language en-US "CRID Setting"\r
-#string STR_CRID_0_STRING #language en-US "CRID_0"\r
-#string STR_CRID_1_STRING #language en-US "CRID_1"\r
-#string STR_CRID_2_STRING #language en-US "CRID_2"\r
-\r
-#string STR_PCIE_SPEED_PROMPT0 #language en-US "PCIe 0 Speed"\r
-#string STR_PCIE_SPEED_PROMPT1 #language en-US "PCIe 1 Speed"\r
-#string STR_PCIE_SPEED_PROMPT2 #language en-US "PCIe 2 Speed"\r
-#string STR_PCIE_SPEED_PROMPT3 #language en-US "PCIe 3 Speed"\r
-#string STR_SATA_TEST_MODE_PROMPT #language en-US "SATA Test Mode"\r
-#string STR_PCIE_SPEED_HELP #language en-US "Configure PCIe Speed"\r
-#string STR_AUTO #language en-US "Auto"\r
-#string STR_GEN1 #language en-US "Gen1"\r
-#string STR_GEN2 #language en-US "Gen2"\r
-#string STR_SATA_TEST_MODE_HELP #language en-US "Test Mode Enable/Disable"\r
-\r
-#string STR_SECURE_BOOT_MODE_HELP #language en-US "Secure Boot Mode - Custom & Standard"\r
-#string STR_SECURE_BOOT #language en-US "SecureBoot"\r
-#string STR_CLEAR_ALL_KEYS #language en-US "Clear all Keys"\r
-#string STR_CLEAR_ALL_KEYS_HELP #language en-US "Clears PK, KEK, DB and DBx. Clearing Keys should be done in Custom Mode"\r
-#string STR_LOAD_DEFAULTS_KEYS #language en-US "Load UEFI Secure Boot Defaults and Exit"\r
-#string STR_LOAD_DEFAULTS_KEYS_HELP #language en-US "Loads PK,KEK, DBx and DB. Should be done in Custom Mode"\r
-#string STR_SECURE_BOOT_UPP_PROMPT #language en-US "User Physical Present"\r
-#string STR_SECURE_BOOT_UPP_HELP #language en-US "User is Physical Present User"\r
-#string STR_SECURE_BOOT_MODE_PROMPT #language en-US "UEFI Secure Boot Mode"\r
-#string STR_SECURE_BOOT_MODE_HELP #language en-US "Set UEFI Secure Boot Mode to STANDARD mode or CUSTOM mode, this change is effect after save. And after reset, the mode will return to STANDARD mode"\r
-#string STR_SB_STANDARD_MODE #language en-US "STANDARD"\r
-#string STR_SB_CUSTOM_MODE #language en-US "CUSTOM"\r
-#string STR_SECURE_BOOT_PRO_KEY_PROMPT #language en-US "UEFI Secure Boot Key"\r
-#string STR_SECURE_BOOT_PRO_KEY_HELP #language en-US "Set the UEFI Secure Boot Key to Development Key or Production Key, Change Key should be done in Custom Mode"\r
-#string STR_DEV_KEY #language en-US "Development Key"\r
-#string STR_PRO_KEY #language en-US "Production Key"\r
-\r
-// ACPI Memory Debug\r
-//\r
-#string STR_ACPIMEMDBG_STRING #language en-US "ACPI Memory Debug Switch"\r
-#string STR_ACPIMEMDBG_SWTICH #language en-US "ACPI Memory Debug"\r
-#string STR_ACPIMEMDBG_SWTICH_HELP #language en-US "Enable or Disable ACPI Memory Debug"\r
-\r
-#string STR_EXISUPPORT_PROMPT #language en-US "ExI"\r
-#string STR_EXISUPPORT_HELP #language en-US "Enabled/Disabled ExI"\r
-\r
-#string STR_PMWEIGHTS_PROMPT #language en-US "PM Weights"\r
-#string STR_PMWEIGHTS_HELP #language en-US "Enabled/Disabled PM Weights"\r
-\r
-#string STR_LPSSDEVHIDE_PROMPT #language en-US "Unsupported LPSS Device"\r
-#string STR_LPSSDEVHIDE_HELP #language en-US "Hide unsupported LPSS devices when in ACPI Mode"\r
-#string STR_HIDE #language en-US "Hide"\r
-#string STR_UNHIDE #language en-US "UnHide"\r
-\r
-#string STR_BATTERY_CONFIGURATION_TITLE #language en-US "Battery Charging Configuration"\r
-#string STR_BATTERY_ACPI_OBJECT_PROMPT #language en-US "Battery solution"\r
-#string STR_BATTERY_ACPI_OBJECT_HELP #language en-US "If it does not match, battery will not work properly."\r
-#string STR_NON_ULPMC #language en-US "Non ULPMC solution"\r
-#string STR_ULPMC #language en-US "ULPMC solution"\r
-\r
-#string STR_CRITICAL_BATTERY_LIMIT_PROMPT #language en-US "Critical Battery Limit"\r
-#string STR_CRITICAL_BATTERY_LIMIT_HELP #language en-US "Limit in percentage below which the system is not allowed to boot.\r
-\r
-#string STR_CRITICAL_BATTERY_LIMIT_FEATURE_PROMPT #language en-US "Critical Battery Limit Feature"\r
-#string STR_CRITICAL_BATTERY_LIMIT_FEATURE_HELP #language en-US "Enable or Disable Critical Battery Limit Feature."\r
-\r
-#string STR_ULPMC_FW_LOCK_PROMPT #language en-US "ULPMC Firmware Lock"\r
-#string STR_ULPMC_FW_LOCK_HELP #language en-US "Enable or Disable Lock ULPMC Firmware Update."\r
-#string STR_WITT_CONFIGURATION_TITLE #language en-US "WITT Configuration"\r
-#string STR_WITT_PROMPT #language en-US "Enable WITT"\r
-#string STR_WITT_HELP #language en-US "Enable or Disable WITT"\r
-#string STR_UTS_PROMPT #language en-US "Enable UTS(Uart Test Suite)"\r
-#string STR_UTS_HELP #language en-US "Enable or Disable Uart Test suite"\r
-#string STR_PCH_SPI_WP_PROMPT #language en-US "BIOS Read/Write Protection"\r
-#string STR_PCH_SPI_WP_HELP #language en-US "Enable or Disable BIOS SPI region read/write protect."\r
-#string STR_PCH_SPI_WP_DISABLE #language en-US "Disable"\r
-#string STR_PCH_SPI_WP_ENABLE #language en-US "Enable"\r
-#string STR_IGD_TURBO_PROMPT #language en-US "IGD Turbo"\r
-#string STR_IGD_TURBO_HELP #language en-US "Select the IGD Turbo feature, if Auto selected, IGD Turbo will only be enabled when SOC stepping is B0 or above."\r
-#string STR_EHCI_PLL_CFG_PROMPT #language en-US "EHCI PLL Configure"\r
-#string STR_EHCI_PLL_CFG_RTD3_DIS_HELP #language en-US "Enable/Disable EHCI PLL Configure For RTD3"\r
-\r
-// Codec ALC-262 disabled\r
-#string STR_CODEC262_DISABLED_PROMPT #language en-US "Disable Codec ALC-262"\r
-#string STR_CODEC262_DISABLED_HELP #language en-US "Enable/Disable Codec ALC-262."\r
-\r
-// SAR Sensor\r
-#string STR_SAR_SENSOR_PROMPT #language en-US "SAR Sensor"\r
-#string STR_SAR_SENSOR_HELP #language en-US "Enable or Disable SAR sensor"\r
-\r
-//Lakemore\r
-//\r
-#string STR_LM_INFORMATION_TITLE #language en-US "Lakemore Configuration:"\r
-#string STR_LM_MEMORY_HELP #language en-US "Specify the amount of main memory to be reserved for Lakemore. The memory will be allocated right after MRC initialization and its location will be stored into the Lakemore STOREMEMBAR registers."\r
-#string STR_LM_MEMORY_PROMPT #language en-US "Memory Allocation Size"\r
-#string STR_LM_MEMORY_16MB #language en-US "16000 KiB"\r
-#string STR_LM_MEMORY_8MB #language en-US "8000 KiB"\r
-#string STR_LM_MEMORY_1MB #language en-US "1000 KiB"\r
-#string STR_LM_MEMORY_128KB #language en-US "128 KiB"\r
-#string STR_LM_MEMORY_0MB #language en-US "0 KiB"\r
-\r
-#string STR_PUINT_BIOS_CONFIG_DISPLAY #language en-US "PDM/Dfx Setting"\r
-#string STR_PUINT_BIOS_CONFIG_DISPLAY_HELP #language en-US "PDM On: Enable PDM and keep Dfx powered.\n\nPerf Mode: Disable PDM and keep Dfx powered. Allows more VISA signals to be used for HW debug.\n\nPower Save: Disable PDM, turn off Dfx power and Visa clocks.\n\nNOTE: If previous setting was POWERSAVE, then cold boot will be needed for Dfx to come back up."\r
-#string STR_PUINT_BIOS_PDM #language en-US "PDM On"\r
-#string STR_PUINT_BIOS_PERFORMANCE #language en-US "Perf Mode"\r
-#string STR_PUINT_BIOS_POWERSAVE #language en-US "Power Save"\r
-#string STR_PUINT_BIOS_RESERVED #language en-US "Debug Reserved"\r
-\r
-#string STR_PDM_OUTPUT_CONFIG_SWTICH #language en-US "PDM Msg Output"\r
-#string STR_PDM_OUTPUT_CONFIG_SWTICH_HELP #language en-US "Configure VISA and Lakemore for PDM with the given output.\n\nIf MainMem is selected then be sure to allocate memory for the output msgs in the above setting."\r
-#string STR_PDM_OUTPUT_MEM #language en-US "Main Memory"\r
-#string STR_PDM_OUTPUT_IO #language en-US "IO - TBD"\r
-\r
-#string STR_ENABLE_DBG2 #language en-US "Enable DBG2 Table"\r
-#string STR_ENABLE_DBG2_HELP #language en-US "Enable/Disable DBG2 ACPI Table for Windbg"\r
-\r
-//eMMC\r
-//\r
-#string STR_SCC_EMMC_PROMPT #language en-US "SCC eMMC 4.41 Support"\r
-#string STR_SCC_EMMC_HELP #language en-US "Enable/Disable SCC eMMC 4.41 Support"\r
-\r
-#string STR_SCC_EMMC45_PROMPT #language en-US "SCC eMMC45 Support"\r
-#string STR_SCC_EMMC45_HELP #language en-US "Enable/Disable SCC eMMC 4.5 Support"\r
-#string STR_SCC_EMMC45_DDR50_PROMPT #language en-US "DDR50 Capability Support"\r
-#string STR_SCC_EMMC45_DDR50_HELP #language en-US "Enable/Disable SCC eMMC 4.5 DDR 50 support"\r
-#string STR_SCC_EMMC45_HS200_PROMPT #language en-US "HS200 Capability Support"\r
-#string STR_SCC_EMMC45_HS200_HELP #language en-US "Enable/Disable SCC eMMC 4.5 HS 200 support"\r
-#string STR_SCC_EMMC45_RE_TUNE_TIMER_VALUE #language en-US "Re Tune Timer Value"\r
-#string STR_SCC_EMMC45_RE_TUNE_TIMER_VALUE_HELP #language en-US "Set the re tune timer value"\r
-\r
-#string STR_SCC_EMMC45_SETTING_SUBTITLE #language en-US "SCC eMMC 4.5 Configuration"\r
-#string STR_EMMC45_TIMER_0 #language en-US "0"\r
-#string STR_EMMC45_TIMER_1 #language en-US "1"\r
-#string STR_EMMC45_TIMER_2 #language en-US "2"\r
-#string STR_EMMC45_TIMER_3 #language en-US "3"\r
-#string STR_EMMC45_TIMER_4 #language en-US "4"\r
-#string STR_EMMC45_TIMER_5 #language en-US "5"\r
-#string STR_EMMC45_TIMER_6 #language en-US "6"\r
-#string STR_EMMC45_TIMER_7 #language en-US "7"\r
-#string STR_EMMC45_TIMER_8 #language en-US "8"\r
-#string STR_EMMC45_TIMER_9 #language en-US "9"\r
-#string STR_EMMC45_TIMER_10 #language en-US "10"\r
-#string STR_EMMC45_TIMER_11 #language en-US "11"\r
-#string STR_EMMC45_TIMER_12 #language en-US "12"\r
-#string STR_EMMC45_TIMER_13 #language en-US "13"\r
-#string STR_EMMC45_TIMER_14 #language en-US "14"\r
-#string STR_EMMC45_TIMER_15 #language en-US "15"\r
-\r
-#string STR_EMMC_BOOT_PROMPT #language en-US "SCC eMMC Boot Controller"\r
-#string STR_EMMC_BOOT_HELP #language en-US "Disable/Select eMMC Boot mode; Auto Detect mode can switch the eMMC controller against the stepping"\r
-#string STR_AUTO_DETECT #language en-US "Auto Detect"\r
-#string STR_EMMC_BOOT_41 #language en-US "eMMC 4.41"\r
-#string STR_EMMC_BOOT_45 #language en-US "eMMC 4.5"\r
-\r
-// SD card DDR50 and SD25\r
-#string STR_SCC_SD_SDR25_PROMPT #language en-US "SDR25 Capability Support for SDCard"\r
-#string STR_SCC_SD_SDR25_HELP #language en-US "Disable/Enable SDR25 Capability in SD Card controller;\r
-#string STR_SCC_SD_DDR50_PROMPT #language en-US "DDR50 Capability Support for SDCard"\r
-#string STR_SCC_SD_DDR50_HELP #language en-US "Disable/Enable DDR50 Capability in SD Card controller;\r
-\r
-#string STR_SECURE_ERASE_PROMPT #language en-US "eMMC Secure Erase"\r
-#string STR_SECURE_ERASE_HELP #language en-US "Disable/Enable eMMC Secure Erase. When enabled, all the data on eMMC will be erased."\r
-\r
-\r
-//\r
-//Exit Option\r
-//\r
-#string STR_COMMIT_CHANGE_AND_EXIT_PROMPT #language en-US "Commit Changes and Exit"\r
-#string STR_COMMIT_CHANGE_AND_EXIT_HELP #language en-US "Save the setup changes and exit"\r
-\r
-#string STR_DISCARD_CHANGE_AND_EXIT_PROMPT #language en-US "Discard Changes and Exit"\r
-#string STR_DISCARD_CHANGE_AND_EXIT_HELP #language en-US "Discard the setup changes and exit"\r
-\r
-#string STR_LOAD_DEFAULT_AND_EXIT_PROMPT #language en-US "Load Defaults and Exit"\r
-#string STR_LOAD_DEFAULT_AND_EXIT_HELP #language en-US "Load the setup defaults and Exit"\r
-\r
-#string STR_PSS_ENABLE_PROMPT #language en-US "PSS Storage"\r
-#string STR_PSS_ENABLE_HELP #language en-US "Disable/Enable PSS-based secure boot"\r
-#string STR_PSS_CONFIGURATION_TITLE #language en-US "PSS Settings"\r
-\r
-//\r
-//Virtual Keyboard Option\r
-//\r
-#string STR_VIRTUAL_KB_TITLE #language en-US "Virtual Keyboard Configuration"\r
-#string STR_VIRTUAL_KB_PROMPT #language en-US "Virtual Keyboard Support"\r
-#string STR_VIRTUAL_KB_HELP #language en-US "Enable/Disable Virtual Keyboard"\r
-\r
-//\r
-// MMIO Option\r
-//\r
-#string STR_MMIO_PROMPT #language en-US "PCI MMIO Size"\r
-#string STR_MMIO_0_75G_STRING #language en-US "0.75GB"\r
-#string STR_MMIO_1G_STRING #language en-US "1GB"\r
-#string STR_MMIO_1_25G_STRING #language en-US "1.25GB"\r
-#string STR_MMIO_1_5G_STRING #language en-US "1.5GB"\r
-#string STR_MMIO_2G_STRING #language en-US "2GB"\r
-#string STR_MMIO_HELP #language en-US "Setup PCI MMIO Size 0.75G, 1G, 1.25G, 1.5G, 2GB Size"\r
-\r
-//\r
-// OS Selection Option\r
-//\r
-#string STR_OS_SELETION_PROMPT #language en-US "OS Selection"\r
-#string STR_OS_SELETION_HELP #language en-US "OS Selection"\r
-#string STR_WINDOWS #language en-US "Windows 8.X"\r
-#string STR_ANDROID #language en-US "Android"\r
-#string STR_WINDOWS7 #language en-US "Windows 7 UEFI 64bit"\r
-#string STR_LWINDOWS7 #language en-US "Win7 32/64 Legacy"\r
-#string STR_WEC7 #language en-US "WEC7"\r
-#string STR_LINUX #language en-US "Linux"\r
-#string STR_BOOT_DISPLAY_MIPIDSI_PROMPT #language en-US "MIPI DSI"\r
-#string STR_BOOT_DISPLAY_MIPIDSI_HELP #language en-US "Disable/enable MIPI DSI."\r
-\r
-\r
-//\r
-// EM-1 Selection Option\r
-//\r
-#string STR_EM1_IAAPPSRUN_PROMPT #language en-US "IA_APPS_RUN"\r
-#string STR_EM1_IAAPPSRUN_HELP #language en-US "Voltage in mV"\r
-#string STR_EM1_IAAPPSCAP_PROMPT #language en-US "IA_APPS_CAP"\r
-#string STR_EM1_IAAPPSCAP_HELP #language en-US "Percentage"\r
-#string STR_EM1_CAP_OR_VOLTAGE_PROMPT #language en-US "USE IA_APPS_RUN or CAP"\r
-#string STR_EM1_CAP_OR_VOLTAGE_HELP #language en-US "Use Voltage or Capacity to decide boot flow"\r
-#string STR_EM1_BOOT_ON_INVALID_BAT_PROMPT #language en-US "Boot on invalid battery"\r
-#string STR_EM1_BOOT_ON_INVALID_BAT_HELP #language en-US "Allow to boot from invalid battery"\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- Platform.c\r
-\r
-Abstract:\r
-\r
- This is a generic template for a child of the IchSmm driver.\r
-\r
-\r
---*/\r
-\r
-#include "SmmPlatform.h"\r
-#include <Protocol/CpuIo2.h>\r
-\r
-\r
-//\r
-// Local variables\r
-//\r
-typedef struct {\r
- UINT8 Device;\r
- UINT8 Function;\r
-} EFI_PCI_BUS_MASTER;\r
-\r
-EFI_PCI_BUS_MASTER mPciBm[] = {\r
- { PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_1 },\r
- { PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_2 },\r
- { PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_3 },\r
- { PCI_DEVICE_NUMBER_PCH_PCIE_ROOT_PORTS, PCI_FUNCTION_NUMBER_PCH_PCIE_ROOT_PORT_4 },\r
- { PCI_DEVICE_NUMBER_PCH_USB, PCI_FUNCTION_NUMBER_PCH_EHCI }\r
-};\r
-\r
-\r
-UINT16 mAcpiBaseAddr;\r
-SYSTEM_CONFIGURATION mSystemConfiguration;\r
-EFI_SMM_VARIABLE_PROTOCOL *mSmmVariable;\r
-EFI_GLOBAL_NVS_AREA_PROTOCOL *mGlobalNvsAreaPtr;\r
-\r
-UINT16 mPM1_SaveState16;\r
-UINT32 mGPE_SaveState32;\r
-\r
-BOOLEAN mSetSmmVariableProtocolSmiAllowed = TRUE;\r
-\r
-\r
-//\r
-// Variables. Need to initialize this from Setup\r
-//\r
-BOOLEAN mWakeOnLanS5Variable;\r
-BOOLEAN mWakeOnRtcVariable;\r
-UINT8 mWakeupDay;\r
-UINT8 mWakeupHour;\r
-UINT8 mWakeupMinute;\r
-UINT8 mWakeupSecond;\r
-\r
-//\r
-// Use an enum. 0 is Stay Off, 1 is Last State, 2 is Stay On\r
-//\r
-UINT8 mAcLossVariable;\r
-\r
-\r
-static\r
-UINT8 mTco1Sources[] = {\r
- IchnNmi\r
-};\r
-\r
-UINTN\r
-DevicePathSize (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath\r
- );\r
-\r
-VOID\r
-S4S5ProgClock();\r
-\r
-EFI_STATUS\r
-InitRuntimeScriptTable (\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-VOID\r
-S5SleepWakeOnRtcCallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SX_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-\r
-VOID\r
-EnableS5WakeOnRtc();\r
-\r
-UINT8\r
-HexToBcd(\r
- UINT8 HexValue\r
- );\r
-\r
-UINT8\r
-BcdToHex(\r
- IN UINT8 BcdValue\r
- );\r
-\r
-\r
-VOID\r
-CpuSmmSxWorkAround(\r
- );\r
-\r
-/**\r
- Initializes the SMM Handler Driver\r
-\r
- @param ImageHandle\r
- @param SystemTable\r
-\r
- @retval None\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-InitializePlatformSmm (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT8 Index;\r
- EFI_HANDLE Handle;\r
- EFI_SMM_POWER_BUTTON_DISPATCH_CONTEXT PowerButtonContext;\r
- EFI_SMM_POWER_BUTTON_DISPATCH_PROTOCOL *PowerButtonDispatch;\r
- EFI_SMM_ICHN_DISPATCH_CONTEXT IchnContext;\r
- EFI_SMM_ICHN_DISPATCH_PROTOCOL *IchnDispatch;\r
- EFI_SMM_SX_DISPATCH_PROTOCOL *SxDispatch;\r
- EFI_SMM_SX_DISPATCH_CONTEXT EntryDispatchContext;\r
- EFI_SMM_SW_DISPATCH_PROTOCOL *SwDispatch;\r
- EFI_SMM_SW_DISPATCH_CONTEXT SwContext;\r
- UINTN VarSize;\r
- EFI_BOOT_MODE BootMode;\r
-\r
- Handle = NULL;\r
-\r
- //\r
- // Locate the Global NVS Protocol.\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiGlobalNvsAreaProtocolGuid,\r
- NULL,\r
- (void **)&mGlobalNvsAreaPtr\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
-\r
- //\r
- // Get the ACPI Base Address\r
- //\r
-\r
- mAcpiBaseAddr = PchLpcPciCfg16( R_PCH_LPC_ACPI_BASE ) & B_PCH_LPC_ACPI_BASE_BAR;\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = SystemTable->RuntimeServices->GetVariable(\r
- L"Setup",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- if (EFI_ERROR (Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = SystemTable->RuntimeServices->GetVariable(\r
- L"SetupRecovery",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- } \r
- if (!EFI_ERROR(Status)) {\r
- mAcLossVariable = mSystemConfiguration.StateAfterG3;\r
-\r
- //\r
- // If LAN is disabled, WOL function should be disabled too.\r
- //\r
- if (mSystemConfiguration.Lan == 0x01){\r
- mWakeOnLanS5Variable = mSystemConfiguration.WakeOnLanS5;\r
- } else {\r
- mWakeOnLanS5Variable = FALSE;\r
- }\r
-\r
- mWakeOnRtcVariable = mSystemConfiguration.WakeOnRtcS5;\r
- }\r
-\r
- BootMode = GetBootModeHob ();\r
-\r
- //\r
- // Get the Power Button protocol\r
- //\r
- Status = gBS->LocateProtocol(\r
- &gEfiSmmPowerButtonDispatchProtocolGuid,\r
- NULL,\r
- (void **)&PowerButtonDispatch\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- if (BootMode != BOOT_ON_FLASH_UPDATE) {\r
- //\r
- // Register for the power button event\r
- //\r
- PowerButtonContext.Phase = PowerButtonEntry;\r
- Status = PowerButtonDispatch->Register(\r
- PowerButtonDispatch,\r
- PowerButtonCallback,\r
- &PowerButtonContext,\r
- &Handle\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
- }\r
- //\r
- // Get the Sx dispatch protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmSxDispatchProtocolGuid,\r
- NULL,\r
- (void **)&SxDispatch\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Register entry phase call back function\r
- //\r
- EntryDispatchContext.Type = SxS3;\r
- EntryDispatchContext.Phase = SxEntry;\r
-\r
- Status = SxDispatch->Register (\r
- SxDispatch,\r
- (EFI_SMM_SX_DISPATCH)SxSleepEntryCallBack,\r
- &EntryDispatchContext,\r
- &Handle\r
- );\r
-\r
-\r
- EntryDispatchContext.Type = SxS4;\r
-\r
- Status = SxDispatch->Register (\r
- SxDispatch,\r
- S4S5CallBack,\r
- &EntryDispatchContext,\r
- &Handle\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
-\r
- EntryDispatchContext.Type = SxS5;\r
-\r
- Status = SxDispatch->Register (\r
- SxDispatch,\r
- S4S5CallBack,\r
- &EntryDispatchContext,\r
- &Handle\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- Status = SxDispatch->Register (\r
- SxDispatch,\r
- S5SleepAcLossCallBack,\r
- &EntryDispatchContext,\r
- &Handle\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Get the Sw dispatch protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmSwDispatchProtocolGuid,\r
- NULL,\r
- (void **)&SwDispatch\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Register ACPI enable handler\r
- //\r
- SwContext.SwSmiInputValue = ACPI_ENABLE;\r
- Status = SwDispatch->Register (\r
- SwDispatch,\r
- EnableAcpiCallback,\r
- &SwContext,\r
- &Handle\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Register ACPI disable handler\r
- //\r
- SwContext.SwSmiInputValue = ACPI_DISABLE;\r
- Status = SwDispatch->Register (\r
- SwDispatch,\r
- DisableAcpiCallback,\r
- &SwContext,\r
- &Handle\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
-\r
- //\r
- // Register for SmmReadyToBootCallback\r
- //\r
- SwContext.SwSmiInputValue = SMI_SET_SMMVARIABLE_PROTOCOL;\r
- Status = SwDispatch->Register(\r
- SwDispatch,\r
- SmmReadyToBootCallback,\r
- &SwContext,\r
- &Handle\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Get the ICHn protocol\r
- //\r
- Status = gBS->LocateProtocol(\r
- &gEfiSmmIchnDispatchProtocolGuid,\r
- NULL,\r
- (void **)&IchnDispatch\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // Register for the events that may happen that we do not care.\r
- // This is true for SMI related to TCO since TCO is enabled by BIOS WP\r
- //\r
- for (Index = 0; Index < sizeof(mTco1Sources)/sizeof(UINT8); Index++) {\r
- IchnContext.Type = mTco1Sources[Index];\r
- Status = IchnDispatch->Register(\r
- IchnDispatch,\r
- (EFI_SMM_ICHN_DISPATCH)DummyTco1Callback,\r
- &IchnContext,\r
- &Handle\r
- );\r
- ASSERT_EFI_ERROR( Status );\r
- }\r
-\r
- //\r
- // Lock TCO_EN bit.\r
- //\r
- IoWrite16( mAcpiBaseAddr + R_PCH_TCO_CNT, IoRead16( mAcpiBaseAddr + R_PCH_TCO_CNT ) | B_PCH_TCO_CNT_LOCK );\r
-\r
- //\r
- // Set to power on from G3 dependent on WOL instead of AC Loss variable in order to support WOL from G3 feature.\r
- //\r
- //\r
- // Set wake from G3 dependent on AC Loss variable and Wake On LAN variable.\r
- // This is because no matter how, if WOL enabled or AC Loss variable not disabled, the board needs to wake from G3 to program the LAN WOL settings.\r
- // This needs to be done after LAN enable/disable so that the PWR_FLR state clear not impacted the WOL from G3 feature.\r
- //\r
- if (mAcLossVariable != 0x00) {\r
- SetAfterG3On (TRUE);\r
- } else {\r
- SetAfterG3On (FALSE);\r
- }\r
-\r
-\r
-\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-EFIAPI\r
-SmmReadyToBootCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- if (mSetSmmVariableProtocolSmiAllowed)\r
- {\r
- //\r
- // It is okay to use gBS->LocateProtocol here because\r
- // we are still in trusted execution.\r
- //\r
- Status = gBS->LocateProtocol(\r
- &gEfiSmmVariableProtocolGuid,\r
- NULL,\r
- (void **)&mSmmVariable\r
- );\r
-\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // mSetSmmVariableProtocolSmiAllowed will prevent this function from\r
- // being executed more than 1 time.\r
- //\r
- mSetSmmVariableProtocolSmiAllowed = FALSE;\r
- }\r
-\r
-}\r
-\r
-/**\r
-\r
- @param DispatchHandle The handle of this callback, obtained when registering\r
- @param DispatchContext The predefined context which contained sleep type and phase\r
-\r
-\r
- @retval EFI_SUCCESS Operation successfully performed\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI \r
-SxSleepEntryCallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SX_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
- EFI_STATUS Status;\r
-\r
- Status = SaveRuntimeScriptTable ();\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- //\r
- // Workaround for S3 wake hang if C State is enabled\r
- //\r
- CpuSmmSxWorkAround();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-CpuSmmSxWorkAround(\r
- )\r
-{\r
- UINT64 MsrValue;\r
-\r
- MsrValue = AsmReadMsr64 (0xE2);\r
-\r
- if (MsrValue & BIT15) {\r
- return;\r
- }\r
-\r
- if (MsrValue & BIT10) {\r
- MsrValue &= ~BIT10;\r
- AsmWriteMsr64 (0xE2, MsrValue);\r
- }\r
-}\r
-\r
-VOID\r
-ClearP2PBusMaster(\r
- )\r
-{\r
- UINT8 Command;\r
- UINT8 Index;\r
-\r
- for (Index = 0; Index < sizeof(mPciBm)/sizeof(EFI_PCI_BUS_MASTER); Index++) {\r
- Command = MmioRead8 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- mPciBm[Index].Device,\r
- mPciBm[Index].Function,\r
- PCI_COMMAND_OFFSET\r
- )\r
- );\r
- Command &= ~EFI_PCI_COMMAND_BUS_MASTER;\r
- MmioWrite8 (\r
- MmPciAddress (0,\r
- DEFAULT_PCI_BUS_NUMBER_PCH,\r
- mPciBm[Index].Device,\r
- mPciBm[Index].Function,\r
- PCI_COMMAND_OFFSET\r
- ),\r
- Command\r
- );\r
- }\r
-}\r
-\r
-/**\r
-\r
- Set the AC Loss to turn on or off.\r
-\r
-**/\r
-VOID\r
-SetAfterG3On (\r
- BOOLEAN Enable\r
- )\r
-{\r
- UINT8 PmCon1;\r
-\r
- //\r
- // ICH handling portion\r
- //\r
- PmCon1 = MmioRead8 ( PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1 );\r
- PmCon1 &= ~B_PCH_PMC_GEN_PMCON_AFTERG3_EN;\r
- if (Enable) {\r
- PmCon1 |= B_PCH_PMC_GEN_PMCON_AFTERG3_EN;\r
- }\r
- MmioWrite8 (PMC_BASE_ADDRESS + R_PCH_PMC_GEN_PMCON_1, PmCon1);\r
-\r
-}\r
-\r
-/**\r
- When a power button event happens, it shuts off the machine\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-PowerButtonCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_POWER_BUTTON_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
- //\r
- // Check what the state to return to after AC Loss. If Last State, then\r
- // set it to Off.\r
- //\r
- UINT16 data16;\r
-\r
- if (mWakeOnRtcVariable) {\r
- EnableS5WakeOnRtc();\r
- }\r
-\r
- if (mAcLossVariable == 1) {\r
- SetAfterG3On (TRUE);\r
- }\r
-\r
- ClearP2PBusMaster();\r
-\r
- //\r
- // Program clock chip\r
- //\r
- S4S5ProgClock();\r
-\r
-\r
- data16 = (UINT16)(IoRead16(mAcpiBaseAddr + R_PCH_ACPI_GPE0a_EN));\r
- data16 &= B_PCH_ACPI_GPE0a_EN_PCI_EXP;\r
-\r
-\r
- //\r
- // Clear Sleep SMI Status\r
- //\r
- IoWrite16 (mAcpiBaseAddr + R_PCH_SMI_STS,\r
- (UINT16)(IoRead16 (mAcpiBaseAddr + R_PCH_SMI_STS) | B_PCH_SMI_STS_ON_SLP_EN));\r
- //\r
- // Clear Sleep Type Enable\r
- //\r
- IoWrite16 (mAcpiBaseAddr + R_PCH_SMI_EN,\r
- (UINT16)(IoRead16 (mAcpiBaseAddr + R_PCH_SMI_EN) & (~B_PCH_SMI_EN_ON_SLP_EN)));\r
-\r
- //\r
- // Clear Power Button Status\r
- //\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_STS, B_PCH_ACPI_PM1_STS_PWRBTN);\r
-\r
- //\r
- // Shut it off now!\r
- //\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_CNT, V_PCH_ACPI_PM1_CNT_S5);\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_CNT, B_PCH_ACPI_PM1_CNT_SLP_EN | V_PCH_ACPI_PM1_CNT_S5);\r
-\r
- //\r
- // Should not return\r
- //\r
- CpuDeadLoop();\r
-}\r
-\r
-\r
-/**\r
- @param DispatchHandle - The handle of this callback, obtained when registering\r
-\r
- @param DispatchContext - The predefined context which contained sleep type and phase\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-S5SleepAcLossCallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SX_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
- //\r
- // Check what the state to return to after AC Loss. If Last State, then\r
- // set it to Off.\r
- //\r
- if (mAcLossVariable == 1) {\r
- SetAfterG3On (TRUE);\r
- }\r
-}\r
-\r
-/**\r
-\r
- @param DispatchHandle The handle of this callback, obtained when registering\r
- @param DispatchContext The predefined context which contained sleep type and phase\r
-\r
- @retval Clears the Save State bit in the clock.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-S4S5CallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SX_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
-\r
- UINT32 Data32;\r
-\r
- //\r
- // Enable/Disable USB Charging\r
- //\r
- if (mSystemConfiguration.UsbCharging == 0x01) {\r
- Data32 = IoRead32 (GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_LVL);\r
- Data32 |= BIT8;\r
- IoWrite32(GPIO_BASE_ADDRESS + R_PCH_GPIO_SC_LVL, Data32);\r
- }\r
-\r
-}\r
-\r
-\r
-VOID\r
-S4S5ProgClock()\r
-{\r
-}\r
-\r
-/**\r
- SMI handler to enable ACPI mode\r
-\r
- Dispatched on reads from APM port with value 0xA0\r
-\r
- Disables the SW SMI Timer.\r
- ACPI events are disabled and ACPI event status is cleared.\r
- SCI mode is then enabled.\r
-\r
- Disable SW SMI Timer\r
-\r
- Clear all ACPI event status and disable all ACPI events\r
- Disable PM sources except power button\r
- Clear status bits\r
-\r
- Disable GPE0 sources\r
- Clear status bits\r
-\r
- Disable GPE1 sources\r
- Clear status bits\r
-\r
- Guarantee day-of-month alarm is invalid (ACPI 5.0 Section 4.8.2.4 "Real Time Clock Alarm")\r
-\r
- Enable SCI\r
-\r
- @param DispatchHandle - EFI Handle\r
- @param DispatchContext - Pointer to the EFI_SMM_SW_DISPATCH_CONTEXT\r
-\r
- @retval Nothing\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-EnableAcpiCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
- UINT32 SmiEn;\r
- UINT16 Pm1Cnt;\r
- UINT16 wordValue;\r
- UINT32 RegData32;\r
-\r
- //\r
- // Disable SW SMI Timer\r
- //\r
- SmiEn = IoRead32(mAcpiBaseAddr + R_PCH_SMI_EN);\r
- SmiEn &= ~B_PCH_SMI_STS_SWSMI_TMR;\r
- IoWrite32(mAcpiBaseAddr + R_PCH_SMI_EN, SmiEn);\r
-\r
- wordValue = IoRead16(mAcpiBaseAddr + R_PCH_ACPI_PM1_STS);\r
- if(wordValue & B_PCH_ACPI_PM1_STS_WAK) {\r
- IoWrite32((mAcpiBaseAddr + R_PCH_ACPI_GPE0a_EN), 0x0000);\r
- IoWrite32((mAcpiBaseAddr + R_PCH_ACPI_GPE0a_STS), 0xffffffff);\r
- }\r
- else {\r
- mPM1_SaveState16 = IoRead16(mAcpiBaseAddr + R_PCH_ACPI_PM1_EN);\r
-\r
- //\r
- // Disable PM sources except power button\r
- //\r
- // power button is enabled only for PCAT. Disabled it on Tablet platform\r
- //\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_EN, B_PCH_ACPI_PM1_EN_PWRBTN);\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_STS, 0xffff);\r
-\r
- mGPE_SaveState32 = IoRead16(mAcpiBaseAddr + R_PCH_ACPI_GPE0a_EN);\r
- IoWrite32(mAcpiBaseAddr + R_PCH_ACPI_GPE0a_EN, 0x0000);\r
- IoWrite32(mAcpiBaseAddr + R_PCH_ACPI_GPE0a_STS, 0xffffffff);\r
-\r
- }\r
-\r
- //\r
- // Guarantee day-of-month alarm is invalid (ACPI 5.0 Section 4.8.2.4 "Real Time Clock Alarm")\r
- // Clear Status D reg VM bit, Date of month Alarm to make Data in CMOS RAM is no longer Valid\r
- //\r
- IoWrite8 (PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_D);\r
- IoWrite8 (PCAT_RTC_DATA_REGISTER, 0x0);\r
-\r
-\r
- RegData32 = IoRead32(ACPI_BASE_ADDRESS + R_PCH_ALT_GP_SMI_EN);\r
- RegData32 &= ~(BIT7);\r
- IoWrite32((ACPI_BASE_ADDRESS + R_PCH_ALT_GP_SMI_EN), RegData32);\r
-\r
-\r
- //\r
- // Enable SCI\r
- //\r
- Pm1Cnt = IoRead16(mAcpiBaseAddr + R_PCH_ACPI_PM1_CNT);\r
- Pm1Cnt |= B_PCH_ACPI_PM1_CNT_SCI_EN;\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_CNT, Pm1Cnt);\r
-\r
-\r
-}\r
-\r
-/**\r
- SMI handler to disable ACPI mode\r
-\r
- Dispatched on reads from APM port with value 0xA1\r
-\r
- ACPI events are disabled and ACPI event status is cleared.\r
- SCI mode is then disabled.\r
- Clear all ACPI event status and disable all ACPI events\r
- Disable PM sources except power button\r
- Clear status bits\r
- Disable GPE0 sources\r
- Clear status bits\r
- Disable GPE1 sources\r
- Clear status bits\r
- Disable SCI\r
-\r
- @param DispatchHandle - EFI Handle\r
- @param DispatchContext - Pointer to the EFI_SMM_SW_DISPATCH_CONTEXT\r
-\r
- @retval Nothing\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-DisableAcpiCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
- UINT16 Pm1Cnt;\r
-\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_STS, 0xffff);\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_EN, mPM1_SaveState16);\r
-\r
- IoWrite32(mAcpiBaseAddr + R_PCH_ACPI_GPE0a_STS, 0xffffffff);\r
- IoWrite32(mAcpiBaseAddr + R_PCH_ACPI_GPE0a_EN, mGPE_SaveState32);\r
-\r
- //\r
- // Disable SCI\r
- //\r
- Pm1Cnt = IoRead16(mAcpiBaseAddr + R_PCH_ACPI_PM1_CNT);\r
- Pm1Cnt &= ~B_PCH_ACPI_PM1_CNT_SCI_EN;\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_CNT, Pm1Cnt);\r
-\r
-}\r
-\r
-/**\r
- When an unknown event happen.\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-DummyTco1Callback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_ICHN_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
-}\r
-\r
-UINTN\r
-DevicePathSize (\r
- IN EFI_DEVICE_PATH_PROTOCOL *DevicePath\r
- )\r
-{\r
- EFI_DEVICE_PATH_PROTOCOL *Start;\r
-\r
- if (DevicePath == NULL) {\r
- return 0;\r
- }\r
-\r
- //\r
- // Search for the end of the device path structure\r
- //\r
- Start = DevicePath;\r
- while (!IsDevicePathEnd (DevicePath)) {\r
- DevicePath = NextDevicePathNode (DevicePath);\r
- }\r
-\r
- //\r
- // Compute the size and add back in the size of the end device path structure\r
- //\r
- return ((UINTN)DevicePath - (UINTN)Start) + sizeof(EFI_DEVICE_PATH_PROTOCOL);\r
-}\r
-\r
-/**\r
-\r
- @param DispatchHandle The handle of this callback, obtained when registering\r
- @param DispatchContext The predefined context which contained sleep type and phase\r
-\r
-**/\r
-VOID\r
-S5SleepWakeOnRtcCallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SX_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
- EnableS5WakeOnRtc();\r
-}\r
-\r
-/**\r
-\r
- @retval 1. Check Alarm interrupt is not set.\r
- 2. Clear Alarm interrupt.\r
- 2. Set RTC wake up date and time.\r
- 2. Enable RTC wake up alarm.\r
- 3. Enable ICH PM1 EN Bit 10(RTC_EN)\r
-\r
-**/\r
-VOID\r
-EnableS5WakeOnRtc()\r
-{\r
- UINT8 CmosData;\r
- UINTN i;\r
- EFI_STATUS Status;\r
- UINTN VarSize;\r
-\r
- //\r
- // make sure EFI_SMM_VARIABLE_PROTOCOL is available\r
- //\r
- if (!mSmmVariable) {\r
- return;\r
- }\r
-\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
-\r
- //\r
- // read the variable into the buffer\r
- //\r
- Status = mSmmVariable->SmmGetVariable(\r
- L"Setup",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- if (EFI_ERROR(Status) || VarSize != sizeof(SYSTEM_CONFIGURATION)) {\r
- //The setup variable is corrupted\r
- VarSize = sizeof(SYSTEM_CONFIGURATION);\r
- Status = mSmmVariable->SmmGetVariable(\r
- L"SetupRecovery",\r
- &gEfiSetupVariableGuid,\r
- NULL,\r
- &VarSize,\r
- &mSystemConfiguration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- }\r
-\r
- if (!mSystemConfiguration.WakeOnRtcS5) {\r
- return;\r
- }\r
- mWakeupDay = HexToBcd((UINT8)mSystemConfiguration.RTCWakeupDate);\r
- mWakeupHour = HexToBcd((UINT8)mSystemConfiguration.RTCWakeupTimeHour);\r
- mWakeupMinute = HexToBcd((UINT8)mSystemConfiguration.RTCWakeupTimeMinute);\r
- mWakeupSecond = HexToBcd((UINT8)mSystemConfiguration.RTCWakeupTimeSecond);\r
-\r
- //\r
- // Check RTC alarm interrupt is enabled. If enabled, someone already\r
- // grabbed RTC alarm. Just return.\r
- //\r
- IoWrite8(PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_B);\r
- if(IoRead8(PCAT_RTC_DATA_REGISTER) & B_RTC_ALARM_INT_ENABLE){\r
- return;\r
- }\r
-\r
- //\r
- // Set Date\r
- //\r
- IoWrite8(PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_D);\r
- CmosData = IoRead8(PCAT_RTC_DATA_REGISTER);\r
- CmosData &= ~(B_RTC_DATE_ALARM_MASK);\r
- CmosData |= mWakeupDay ;\r
- for(i = 0 ; i < 0xffff ; i++){\r
- IoWrite8(PCAT_RTC_DATA_REGISTER, CmosData);\r
- SmmStall(1);\r
- if(((CmosData = IoRead8(PCAT_RTC_DATA_REGISTER)) & B_RTC_DATE_ALARM_MASK)\r
- == mWakeupDay){\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Set Second\r
- //\r
- IoWrite8(PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_SECOND_ALARM);\r
- for(i = 0 ; i < 0xffff ; i++){\r
- IoWrite8(PCAT_RTC_DATA_REGISTER, mWakeupSecond);\r
- SmmStall(1);\r
- if(IoRead8(PCAT_RTC_DATA_REGISTER) == mWakeupSecond){\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Set Minute\r
- //\r
- IoWrite8(PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_MINUTE_ALARM);\r
- for(i = 0 ; i < 0xffff ; i++){\r
- IoWrite8(PCAT_RTC_DATA_REGISTER, mWakeupMinute);\r
- SmmStall(1);\r
- if(IoRead8(PCAT_RTC_DATA_REGISTER) == mWakeupMinute){\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Set Hour\r
- //\r
- IoWrite8(PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_HOUR_ALARM);\r
- for(i = 0 ; i < 0xffff ; i++){\r
- IoWrite8(PCAT_RTC_DATA_REGISTER, mWakeupHour);\r
- SmmStall(1);\r
- if(IoRead8(PCAT_RTC_DATA_REGISTER) == mWakeupHour){\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Wait for UIP to arm RTC alarm\r
- //\r
- IoWrite8(PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_A);\r
- while (IoRead8(PCAT_RTC_DATA_REGISTER) & 0x80);\r
-\r
- //\r
- // Read RTC register 0C to clear pending RTC interrupts\r
- //\r
- IoWrite8(PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_C);\r
- IoRead8(PCAT_RTC_DATA_REGISTER);\r
-\r
- //\r
- // Enable RTC Alarm Interrupt\r
- //\r
- IoWrite8(PCAT_RTC_ADDRESS_REGISTER, RTC_ADDRESS_REGISTER_B);\r
- IoWrite8(PCAT_RTC_DATA_REGISTER, IoRead8(PCAT_RTC_DATA_REGISTER) | B_RTC_ALARM_INT_ENABLE);\r
-\r
- //\r
- // Clear ICH RTC Status\r
- //\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_STS, B_PCH_ACPI_PM1_STS_RTC);\r
-\r
- //\r
- // Enable ICH RTC event\r
- //\r
- IoWrite16(mAcpiBaseAddr + R_PCH_ACPI_PM1_EN,\r
- (UINT16)(IoRead16(mAcpiBaseAddr + R_PCH_ACPI_PM1_EN) | B_PCH_ACPI_PM1_EN_RTC));\r
-}\r
-\r
-UINT8\r
-HexToBcd(\r
- IN UINT8 HexValue\r
- )\r
-{\r
- UINTN HighByte;\r
- UINTN LowByte;\r
-\r
- HighByte = (UINTN)HexValue / 10;\r
- LowByte = (UINTN)HexValue % 10;\r
-\r
- return ((UINT8)(LowByte + (HighByte << 4)));\r
-}\r
-\r
-UINT8\r
-BcdToHex(\r
- IN UINT8 BcdValue\r
- )\r
-{\r
- UINTN HighByte;\r
- UINTN LowByte;\r
-\r
- HighByte = (UINTN)((BcdValue >> 4) * 10);\r
- LowByte = (UINTN)(BcdValue & 0x0F);\r
-\r
- return ((UINT8)(LowByte + HighByte));\r
-}\r
-\r
+++ /dev/null
-#\r
-#\r
-# Copyright (c) 1999 - 2018, Intel Corporation. All rights reserved\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-# Module Name:\r
-#\r
-# Platform.inf\r
-#\r
-# Abstract:\r
-#\r
-# Component description file for SMM Platform handler module\r
-#\r
-#--*/\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PlatformSmm\r
- FILE_GUID = 99C20A37-042A-46e2-80F4-E4027FDBC86F\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = InitializePlatformSmm\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- S3Save.c\r
- Platform.c\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- DebugLib\r
- IoLib\r
- BaseLib\r
- BaseMemoryLib\r
- DevicePathLib\r
- HobLib\r
- S3BootScriptLib\r
- StallSmmLib\r
- PchPlatformLib\r
-\r
-[Guids]\r
- gEfiSetupVariableGuid\r
- gDmiDataGuid\r
- gEfiAcpiVariableCompatiblityGuid\r
- gEfiPciLanInfoGuid\r
- gEfiPciLanInfoGuid\r
-\r
-[FeaturePcd]\r
- gEfiMdeModulePkgTokenSpaceGuid.PcdDxeIplSwitchToLongMode\r
-\r
-[Protocols]\r
- gEfiSmmBase2ProtocolGuid\r
- gEfiSmmIchnDispatchProtocolGuid\r
- gEfiGlobalNvsAreaProtocolGuid\r
- gEfiSmmSwDispatchProtocolGuid\r
- gEfiSmmPowerButtonDispatchProtocolGuid\r
- gEfiSmmSxDispatchProtocolGuid\r
- gEfiSmmVariableProtocolGuid\r
- gEfiCpuIo2ProtocolGuid\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- MdeModulePkg/MdeModulePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- IntelFrameworkModulePkg/IntelFrameworkModulePkg.dec\r
-\r
-[Pcd.common]\r
- gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress\r
-\r
-[Depex]\r
- gEfiSmmBase2ProtocolGuid AND\r
- gEfiSmmAccess2ProtocolGuid AND\r
- gEfiSmmPowerButtonDispatchProtocolGuid AND\r
- gEfiSmmSxDispatchProtocolGuid AND\r
- gEfiSmmIchnDispatchProtocolGuid AND\r
- gEfiSmmSwDispatchProtocolGuid AND\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid AND\r
- gEfiGlobalNvsAreaProtocolGuid\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- IchS3Save.c\r
-\r
-Abstract:\r
-\r
- SMM S3 handler Driver implementation file\r
-\r
-Revision History\r
-\r
-**/\r
-#include "SmmPlatform.h"\r
-\r
-extern UINT16 mAcpiBaseAddr;\r
-EFI_PHYSICAL_ADDRESS mRuntimeScriptTableBase;\r
-\r
-EFI_STATUS\r
-InitRuntimeScriptTable (\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINT32 VarAttrib;\r
- UINTN VarSize;\r
- ACPI_VARIABLE_SET_COMPATIBILITY *AcpiVariableBase;\r
-\r
- //\r
- // Allocate runtime ACPI script table space. We need it to save some\r
- // settings done by CSM, which runs after normal script table closed\r
- //\r
- Status = gBS->AllocatePages (\r
- AllocateAnyPages,\r
- EfiACPIReclaimMemory,\r
- 1,\r
- &mRuntimeScriptTableBase\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return EFI_OUT_OF_RESOURCES ;\r
- }\r
-\r
- //\r
- // Save runtime script table base into global ACPI variable\r
- //\r
- VarAttrib = EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS\r
- | EFI_VARIABLE_NON_VOLATILE;\r
- VarSize = sizeof (UINTN);\r
- Status = SystemTable->RuntimeServices->GetVariable (\r
- ACPI_GLOBAL_VARIABLE,\r
- &gEfiAcpiVariableCompatiblityGuid,\r
- &VarAttrib,\r
- &VarSize,\r
- &AcpiVariableBase\r
- );\r
- if (EFI_ERROR(Status)) {\r
- return Status;\r
- }\r
-\r
- AcpiVariableBase->RuntimeScriptTableBase = mRuntimeScriptTableBase;\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-SaveRuntimeScriptTable (\r
- VOID\r
- )\r
-{\r
- SMM_PCI_IO_ADDRESS PciAddress;\r
- UINT32 Data32;\r
- UINT16 Data16;\r
- UINT8 Data8;\r
- UINT8 Mask;\r
- UINTN Index;\r
- UINTN Offset;\r
- UINT8 RegTable[] = {\r
-\r
- //\r
- //Bus , Dev, Func, DMI\r
- //\r
- 0x00 , 0x00, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x00 , 0x08, 0x00, 0x00, 0x30, 0x00, 0x00, 0xa0,\r
-\r
- //\r
- //Bus , Dev, Func, LPC device\r
- //\r
- 0x00 , 0x1F, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x00 , 0x08, 0x00, 0x07, 0x00, 0x00, 0x90, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, PCIE device\r
- //\r
- 0x00 , 0x1C, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0xC0 , 0x83, 0x30, 0x00, 0x00, 0x00, 0x00, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, PCIE device\r
- //\r
- 0x00 , 0x1C, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x03 , 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, SATA device\r
- //\r
- 0x00 , 0x13, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0xf4 , 0xab, 0x27, 0x10, 0xf1, 0x1d, 0x00, 0x40,\r
-\r
- //\r
- //Bus , Dev, Func, EHCI device\r
- //\r
- 0x00 , 0x1D, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x10 , 0x88, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80,\r
-\r
- //\r
- //Bus , Dev, Func, SMBUS device\r
- //\r
- 0x00 , 0x1f, 0x03,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x10 , 0x89, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, SMBUS device\r
- //\r
- 0x00 , 0x1f, 0x03,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x02 , 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, VGA bus1\r
- //\r
- 0x01 , 0x00, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x58 , 0x81, 0x18, 0x01, 0xb0, 0x00, 0x00, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, VGA bus1\r
- //\r
- 0x01 , 0x00, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x02 , 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, VGA bus1 function 1\r
- //\r
- 0x01 , 0x00, 0x01,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x51 , 0x80, 0x80, 0x01, 0x00, 0x00, 0x00, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, VGA bus1 function 1\r
- //\r
- 0x01 , 0x00, 0x01,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x02 , 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, IGD bus0 function 0\r
- //\r
- 0x00 , 0x02, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x42 , 0x81, 0x00, 0x00, 0x00, 0x00, 0x20, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, USB bus0 function 0\r
- //\r
- 0x00 , 0x16, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x32 , 0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\r
-\r
- //\r
- //Bus , Dev, Func, HD Audio bus0 function 0\r
- //\r
- 0x00 , 0x1B, 0x00,\r
-\r
- //\r
- //00-1F, 20-3F, 40-5F, 60-7F, 80-9F, A0-BF, C0-DF, E0-FF\r
- //\r
- 0x00 , 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00,\r
-\r
- //\r
- //0xFF indicates the end of the table\r
- //\r
- 0xFF\r
- };\r
-\r
- //\r
- // These registers have to set in byte order\r
- //\r
- UINT8 ExtReg[] = { 0x9E, 0x9D }; // SMRAM settings\r
-\r
-\r
-\r
- //\r
- // Save PCI-Host bridge settings (0, 0, 0). 0x90, 94 and 9c are changed by CSM\r
- // and vital to S3 resume. That's why we put save code here\r
- //\r
- PciAddress.Bus = 0;\r
- PciAddress.Device = 0;\r
- PciAddress.Function = 0;\r
- PciAddress.ExtendedRegister = 0;\r
-\r
- for (Index = 0; Index < 2; Index++) {\r
- //\r
- // Read SRAM setting from Pci(0, 0, 0)\r
- //\r
- PciAddress.Register = ExtReg[Index];\r
- Data8 = MmioRead8 (\r
- MmPciAddress (0,\r
- PciAddress.Bus,\r
- PciAddress.Device,\r
- PciAddress.Function,\r
- PciAddress.Register\r
- )\r
- );\r
-\r
- //\r
- // Save latest settings to runtime script table\r
- //\r
- S3BootScriptSavePciCfgWrite(\r
- S3BootScriptWidthUint8,\r
- *(UINT64*)&PciAddress,\r
- 1,\r
- &Data8\r
- );\r
- }\r
-\r
-\r
- //\r
- // Save PCI-Host bridge settings (0, 0, 0). 0x90, 94 and 9c are changed by CSM\r
- // and vital to S3 resume. That's why we put save code here\r
- //\r
- Index = 0;\r
- while (RegTable[Index] != 0xFF) {\r
-\r
- PciAddress.Bus = RegTable[Index++];\r
- PciAddress.Device = RegTable[Index++];\r
- PciAddress.Function = RegTable[Index++];\r
- PciAddress.Register = 0;\r
- PciAddress.ExtendedRegister = 0;\r
-\r
- Data16 = MmioRead16 (\r
- MmPciAddress (0,\r
- PciAddress.Bus,\r
- PciAddress.Device,\r
- PciAddress.Function,\r
- PciAddress.Register\r
- )\r
- );\r
-\r
- if (Data16 == 0xFFFF) {\r
- Index+=8;\r
- continue;\r
- }\r
-\r
- for (Offset = 0, Mask = 0x01; Offset < 256; Offset+=4, Mask<<=1) {\r
-\r
- if (Mask == 0x00) {\r
- Mask = 0x01;\r
- }\r
-\r
- if (RegTable[Index + Offset/32] & Mask ) {\r
-\r
- PciAddress.Register = (UINT8)Offset;\r
- Data32 = MmioRead32 (MmPciAddress (0, PciAddress.Bus, PciAddress.Device, PciAddress.Function, PciAddress.Register));\r
-\r
- //\r
- // Save latest settings to runtime script table\r
- //\r
- S3BootScriptSavePciCfgWrite (\r
- S3BootScriptWidthUint32,\r
- *(UINT64*)&PciAddress,\r
- 1,\r
- &Data32\r
- );\r
- }\r
- }\r
-\r
- Index += 8;\r
-\r
- }\r
-\r
-\r
- //\r
- // Save I/O ports to S3 script table\r
- //\r
-\r
- //\r
- // Selftest KBC\r
- //\r
- Data8 = 0xAA;\r
- S3BootScriptSaveIoWrite (\r
- S3BootScriptWidthUint8,\r
- 0x64,\r
- (UINTN)1,\r
- &Data8\r
- );\r
-\r
- Data32 = IoRead32(mAcpiBaseAddr + R_PCH_SMI_EN);\r
-\r
- S3BootScriptSaveIoWrite (\r
- S3BootScriptWidthUint32,\r
- (mAcpiBaseAddr + R_PCH_SMI_EN),\r
- 1,\r
- &Data32\r
- );\r
-\r
- //\r
- // Save B_ICH_TCO_CNT_LOCK so it will be done on S3 resume path.\r
- //\r
- Data16 = IoRead16(mAcpiBaseAddr + R_PCH_TCO_CNT);\r
-\r
- S3BootScriptSaveIoWrite (\r
- S3BootScriptWidthUint16,\r
- mAcpiBaseAddr + R_PCH_TCO_CNT,\r
- 1,\r
- &Data16\r
- );\r
-\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- SmmPlatform.h\r
-\r
-Abstract:\r
-\r
- Header file for\r
-\r
-++*/\r
-\r
-#ifndef _PLATFORM_H\r
-#define _PLATFORM_H\r
-\r
-#include <PiSmm.h>\r
-\r
-\r
-\r
-#include <Protocol/SmmBase.h>\r
-#include <Protocol/FirmwareVolume.h>\r
-#include <Protocol/SmmPowerButtonDispatch.h>\r
-#include <Protocol/SmmSxDispatch.h>\r
-#include <Protocol/SmmSwDispatch.h>\r
-#include <Protocol/SmmSwDispatch2.h>\r
-#include <Protocol/SmmIchnDispatch.h>\r
-#include <Protocol/SmmAccess.h>\r
-#include <Protocol/SmmVariable.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include <Protocol/LoadedImage.h>\r
-#include "Protocol/GlobalNvsArea.h"\r
-#include <Guid/AcpiVariableCompatibility.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Guid/EfiVpdData.h>\r
-#include <Guid/PciLanInfo.h>\r
-#include <IndustryStandard/Pci22.h>\r
-\r
-#include "PchAccess.h"\r
-#include "PlatformBaseAddresses.h"\r
-\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/S3BootScriptLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/HobLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/PchPlatformLib.h>\r
-#include <Library/StallSmmLib.h>\r
-\r
-\r
-\r
-typedef struct {\r
- UINT8 Register;\r
- UINT8 Function;\r
- UINT8 Device;\r
- UINT8 Bus;\r
- UINT32 ExtendedRegister;\r
-} SMM_PCI_IO_ADDRESS;\r
-\r
-typedef struct {\r
- CHAR8 BoardAaNumber[7];\r
- UINTN BoardFabNumber;\r
-} BOARD_AA_NUMBER_DECODE;\r
-\r
-//\r
-// BugBug -- Need to get these two values from acpi.h, but right now, they are\r
-// declared in platform-specific variants of this file, so no easy\r
-// way to pick-up the include file and work across platforms.\r
-// Need these definitions to go into a file like common\acpi.h.\r
-//\r
-#define ACPI_ENABLE 0xA0\r
-#define ACPI_DISABLE 0xA1\r
-\r
-#define APM_12_FUNCS 0x50\r
-#define SMI_SET_SMMVARIABLE_PROTOCOL 0x51 // this is used in Cpu\Pentium\Smm\Base\SmmBase.c\r
-\r
-#define SMI_CMD_GET_MSEG_STATUS 0x70\r
-#define SMI_CMD_UPDATE_MSEG_SIZE 0x71\r
-#define SMI_CMD_LOAD_STM 0x72\r
-#define SMI_CMD_UNLOAD_STM 0x73\r
-#define SMI_CMD_GET_SMRAM_RANGES 0x74\r
-\r
-\r
-#define PCAT_RTC_ADDRESS_REGISTER 0x74\r
-#define PCAT_RTC_DATA_REGISTER 0x75\r
-\r
-#define RTC_ADDRESS_SECOND 0x00\r
-#define RTC_ADDRESS_SECOND_ALARM 0x01\r
-#define RTC_ADDRESS_MINUTE 0x02\r
-#define RTC_ADDRESS_MINUTE_ALARM 0x03\r
-#define RTC_ADDRESS_HOUR 0x04\r
-#define RTC_ADDRESS_HOUR_ALARM 0x05\r
-\r
-#define RTC_ADDRESS_REGISTER_A 0x0A\r
-#define RTC_ADDRESS_REGISTER_B 0x0B\r
-#define RTC_ADDRESS_REGISTER_C 0x0C\r
-#define RTC_ADDRESS_REGISTER_D 0x0D\r
-\r
-#define B_RTC_ALARM_INT_ENABLE 0x20\r
-#define B_RTC_ALARM_INT_STATUS 0x20\r
-\r
-#define B_RTC_DATE_ALARM_MASK 0x3F\r
-\r
-#define PCAT_CMOS_2_ADDRESS_REGISTER 0x72\r
-#define PCAT_CMOS_2_DATA_REGISTER 0x73\r
-\r
-#define EC_C_PORT 0x66\r
-#define SMC_SMI_DISABLE 0xBC\r
-#define SMC_ENABLE_ACPI_MODE 0xAA // Enable ACPI mode\r
-\r
-#define IO_MISC 156\r
-\r
-\r
-#define MAXIMUM_NUMBER_OF_PSTATES 12\r
-#define ICH_SMM_DATA_PORT 0xB3\r
-\r
-#define EFI_IA32_PMG_CST_CONFIG 0x000000E2\r
-#define B_EFI_CST_CONTROL_LOCK BIT15\r
-#define B_EFI_IO_MWAIT_REDIRECTION_ENABLE BIT10\r
-#define EFI_IA32_PMG_IO_CAPTURE_ADDR 0x000000E4\r
-\r
-extern EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *mPciRootBridgeIo;\r
-\r
-//\r
-// Callback function prototypes\r
-//\r
-VOID\r
-EFIAPI\r
-PowerButtonCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_POWER_BUTTON_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-VOID\r
-S5SleepWakeOnLanCallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SX_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-S5SleepAcLossCallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SX_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-\r
-VOID\r
-EFIAPI \r
-S4S5CallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SX_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-VOID\r
-EFIAPI \r
-EnableAcpiCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-DisableAcpiCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-VOID\r
-EFIAPI\r
-SmmReadyToBootCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-VOID\r
-DummyTco1Callback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_ICHN_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-\r
-VOID\r
-PerrSerrCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_ICHN_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-VOID\r
-RiCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_ICHN_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-\r
-VOID\r
-SetAfterG3On (\r
- BOOLEAN Enable\r
- );\r
-\r
-VOID\r
-TurnOffVregUsb (\r
- );\r
-\r
-VOID\r
-PStateSupportCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-VOID\r
-PStateTransitionCallback (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-EFI_STATUS\r
-EFIAPI \r
-SxSleepEntryCallBack (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SX_DISPATCH_CONTEXT *DispatchContext\r
- );\r
-\r
-EFI_STATUS\r
-SaveRuntimeScriptTable (\r
- VOID\r
- );\r
-\r
-\r
-#endif\r
-\r
+++ /dev/null
-/** @file\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
-\r
- SmmScriptSave.c\r
-\r
-Abstract:\r
-\r
- ScriptTableSave module at run time\r
-\r
---*/\r
-\r
-#include "SmmScriptSave.h"\r
-\r
-//\r
-// internal functions\r
-//\r
-\r
-EFI_STATUS\r
-BootScriptIoWrite (\r
- IN EFI_SMM_SCRIPT_TABLE *ScriptTable,\r
- IN VA_LIST Marker\r
- );\r
-\r
-EFI_STATUS\r
-BootScriptPciCfgWrite (\r
- IN EFI_SMM_SCRIPT_TABLE *ScriptTable,\r
- IN VA_LIST Marker\r
- );\r
-\r
-VOID\r
-SmmCopyMem (\r
- IN UINT8 *Destination,\r
- IN UINT8 *Source,\r
- IN UINTN ByteCount\r
- );\r
-\r
-//\r
-// Function implementations\r
-//\r
-EFI_STATUS\r
-SmmBootScriptWrite (\r
- IN OUT EFI_SMM_SCRIPT_TABLE *ScriptTable,\r
- IN UINTN Type,\r
- IN UINT16 OpCode,\r
- ...\r
- )\r
-{\r
- EFI_STATUS Status;\r
- VA_LIST Marker;\r
-\r
- if (ScriptTable == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Build script according to opcode\r
- //\r
- switch ( OpCode ) {\r
-\r
- case EFI_BOOT_SCRIPT_IO_WRITE_OPCODE:\r
- VA_START(Marker, OpCode);\r
- Status = BootScriptIoWrite (ScriptTable, Marker);\r
- VA_END(Marker);\r
- break;\r
-\r
- case EFI_BOOT_SCRIPT_PCI_CONFIG_WRITE_OPCODE:\r
- VA_START(Marker, OpCode);\r
- Status = BootScriptPciCfgWrite(ScriptTable, Marker);\r
- VA_END(Marker);\r
- break;\r
-\r
- default:\r
- Status = EFI_SUCCESS;\r
- break;\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-SmmBootScriptCreateTable (\r
- IN OUT EFI_SMM_SCRIPT_TABLE *ScriptTable,\r
- IN UINTN Type\r
- )\r
-{\r
- BOOT_SCRIPT_POINTERS Script;\r
- UINT8 *Buffer;\r
-\r
- if (ScriptTable == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Buffer = (UINT8*) ((UINTN)(*ScriptTable));\r
-\r
- //\r
- // Fill Table Header\r
- //\r
- Script.Raw = Buffer;\r
- Script.TableInfo->OpCode = EFI_BOOT_SCRIPT_TABLE_OPCODE;\r
- Script.TableInfo->Length = sizeof(EFI_BOOT_SCRIPT_TABLE_HEADER);\r
- Script.TableInfo->TableLength = sizeof(EFI_BOOT_SCRIPT_TABLE_HEADER);\r
-\r
- //\r
- // Update current table pointer\r
- //\r
- *ScriptTable = *ScriptTable + sizeof(EFI_BOOT_SCRIPT_TABLE_HEADER);\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-SmmBootScriptCloseTable (\r
- IN EFI_SMM_SCRIPT_TABLE ScriptTableBase,\r
- IN EFI_SMM_SCRIPT_TABLE ScriptTablePtr,\r
- IN UINTN Type\r
- )\r
-{\r
- BOOT_SCRIPT_POINTERS Script;\r
-\r
- //\r
- // Add final "termination" node to script table\r
- //\r
- Script.Raw = (UINT8*) ((UINTN)ScriptTablePtr);\r
- Script.Terminate->OpCode = EFI_BOOT_SCRIPT_TERMINATE_OPCODE;\r
- Script.Terminate->Length = sizeof (EFI_BOOT_SCRIPT_TERMINATE);\r
- ScriptTablePtr += sizeof (EFI_BOOT_SCRIPT_TERMINATE);\r
-\r
-\r
- //\r
- // Update Table Header\r
- //\r
- Script.Raw = (UINT8*) ((UINTN)ScriptTableBase);\r
- Script.TableInfo->OpCode = EFI_BOOT_SCRIPT_TABLE_OPCODE;\r
- Script.TableInfo->Length = sizeof (EFI_BOOT_SCRIPT_TABLE_HEADER);\r
- Script.TableInfo->TableLength = (UINT32)(ScriptTablePtr - ScriptTableBase);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-BootScriptIoWrite (\r
- IN EFI_SMM_SCRIPT_TABLE *ScriptTable,\r
- IN VA_LIST Marker\r
- )\r
-{\r
- BOOT_SCRIPT_POINTERS Script;\r
- EFI_BOOT_SCRIPT_WIDTH Width;\r
- UINTN Address;\r
- UINTN Count;\r
- UINT8 *Buffer;\r
- UINTN NodeLength;\r
- UINT8 WidthInByte;\r
-\r
- Width = VA_ARG(Marker, EFI_BOOT_SCRIPT_WIDTH);\r
- Address = VA_ARG(Marker, UINTN);\r
- Count = VA_ARG(Marker, UINTN);\r
- Buffer = VA_ARG(Marker, UINT8*);\r
-\r
- WidthInByte = (UINT8)(0x01 << (Width & 0x03));\r
- Script.Raw = (UINT8*) ((UINTN)(*ScriptTable));\r
- NodeLength = sizeof (EFI_BOOT_SCRIPT_IO_WRITE) + (WidthInByte * Count);\r
-\r
- //\r
- // Build script data\r
- //\r
- Script.IoWrite->OpCode = EFI_BOOT_SCRIPT_IO_WRITE_OPCODE;\r
- Script.IoWrite->Length = (UINT8)(NodeLength);\r
- Script.IoWrite->Width = Width;\r
- Script.IoWrite->Address = Address;\r
- Script.IoWrite->Count = (UINT32)Count;\r
- SmmCopyMem (\r
- (UINT8*)(Script.Raw + sizeof (EFI_BOOT_SCRIPT_IO_WRITE)),\r
- Buffer,\r
- WidthInByte * Count\r
- );\r
-\r
- //\r
- // Update Script table pointer\r
- //\r
- *ScriptTable = *ScriptTable + NodeLength;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-EFI_STATUS\r
-BootScriptPciCfgWrite (\r
- IN EFI_SMM_SCRIPT_TABLE *ScriptTable,\r
- IN VA_LIST Marker\r
- )\r
-{\r
- BOOT_SCRIPT_POINTERS Script;\r
- EFI_BOOT_SCRIPT_WIDTH Width;\r
- UINT64 Address;\r
- UINTN Count;\r
- UINT8 *Buffer;\r
- UINTN NodeLength;\r
- UINT8 WidthInByte;\r
-\r
- Width = VA_ARG(Marker, EFI_BOOT_SCRIPT_WIDTH);\r
- Address = VA_ARG(Marker, UINT64);\r
- Count = VA_ARG(Marker, UINTN);\r
- Buffer = VA_ARG(Marker, UINT8*);\r
-\r
- WidthInByte = (UINT8)(0x01 << (Width & 0x03));\r
- Script.Raw = (UINT8*) ((UINTN)(*ScriptTable));\r
- NodeLength = sizeof (EFI_BOOT_SCRIPT_PCI_CONFIG_WRITE) + (WidthInByte * Count);\r
-\r
- //\r
- // Build script data\r
- //\r
- Script.PciWrite->OpCode = EFI_BOOT_SCRIPT_PCI_CONFIG_WRITE_OPCODE;\r
- Script.PciWrite->Length = (UINT8)(NodeLength);\r
- Script.PciWrite->Width = Width;\r
- Script.PciWrite->Address = Address;\r
- Script.PciWrite->Count = (UINT32)Count;\r
- SmmCopyMem (\r
- (UINT8*)(Script.Raw + sizeof (EFI_BOOT_SCRIPT_PCI_CONFIG_WRITE)),\r
- Buffer,\r
- WidthInByte * Count\r
- );\r
-\r
- //\r
- // Update Script table pointer\r
- //\r
- *ScriptTable = *ScriptTable + NodeLength;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-VOID\r
-SmmCopyMem (\r
- IN UINT8 *Destination,\r
- IN UINT8 *Source,\r
- IN UINTN ByteCount\r
- )\r
-{\r
- UINTN Index;\r
-\r
- for (Index = 0; Index < ByteCount; Index++, Destination++, Source++) {\r
- *Destination = *Source;\r
- }\r
-}\r
+++ /dev/null
-/*++\r
-\r
- Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- SmmScriptSave.h\r
-\r
-Abstract:\r
-\r
- This is an implementation of the BootScript at run time.\r
-\r
---*/\r
-\r
-#ifndef _RUNTIME_SCRIPT_SAVE_H\r
-#define _RUNTIME_SCRIPT_SAVE_H\r
-\r
-#include "Efi.h"\r
-#include "EfiBootScript.h"\r
-\r
-\r
-typedef EFI_PHYSICAL_ADDRESS EFI_SMM_SCRIPT_TABLE;\r
-\r
-EFI_STATUS\r
-SmmBootScriptCreateTable (\r
- IN OUT EFI_SMM_SCRIPT_TABLE *ScriptTable,\r
- IN UINTN Type\r
- );\r
-\r
-EFI_STATUS\r
-SmmBootScriptWrite (\r
- IN OUT EFI_SMM_SCRIPT_TABLE *ScriptTable,\r
- IN UINTN Type,\r
- IN UINT16 OpCode,\r
- ...\r
- );\r
-\r
-EFI_STATUS\r
-SmmBootScriptCloseTable (\r
- IN EFI_SMM_SCRIPT_TABLE ScriptTableBase,\r
- IN EFI_SMM_SCRIPT_TABLE ScriptTablePtr,\r
- IN UINTN Type\r
- );\r
-\r
-#endif\r
+++ /dev/null
-/** \r
- Copyright (c) 2009 - 2019, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
-\r
- PpmPolicy.c\r
-\r
-Abstract:\r
-\r
- This file is a wrapper for Intel PPM Platform Policy driver.\r
- Get Setup Value to initilize Intel PPM DXE Platform Policy.\r
-\r
---*/\r
-#include "PpmPolicy.h"\r
-#include <Protocol/MpService.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/CpuIA32.h>\r
-\r
-#include <PchRegs.h>\r
-#include <Library/PchPlatformLib.h>\r
-\r
-#define EFI_CPUID_FAMILY 0x0F00\r
-#define EFI_CPUID_MODEL 0x00F0\r
-#define EFI_CPUID_STEPPING 0x000F\r
-\r
-EFI_STATUS \r
-EFIAPI\r
-PpmPolicyEntry(\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
-)\r
-{\r
- EFI_BOOT_SERVICES *pBS;\r
- EFI_MP_SERVICES_PROTOCOL *MpService;\r
- EFI_CPUID_REGISTER Cpuid01 = { 0, 0, 0, 0};\r
- EFI_HANDLE Handle;\r
- EFI_STATUS Status;\r
- UINTN CpuCount;\r
- UINTN CpuEnabledCount;\r
- UINT8 CPUMobileFeature;\r
-\r
- PCH_STEPPING Stepping;\r
-\r
- pBS = SystemTable->BootServices;\r
-\r
- //\r
- // Set PPM policy structure to known value\r
- //\r
- pBS->SetMem (&mDxePlatformPpmPolicy, sizeof(PPM_PLATFORM_POLICY_PROTOCOL), 0);\r
-\r
- //\r
- // Find the MpService Protocol\r
- //\r
- Status = pBS->LocateProtocol (&gEfiMpServiceProtocolGuid,\r
- NULL,\r
- (void **)&MpService\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Get processor count from MP service.\r
- //\r
- Status = MpService->GetNumberOfProcessors (MpService, &CpuCount, &CpuEnabledCount);\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Store the CPUID for use by SETUP items.\r
- //\r
- AsmCpuid (EFI_CPUID_VERSION_INFO, &Cpuid01.RegEax, &Cpuid01.RegEbx, &Cpuid01.RegEcx, &Cpuid01.RegEdx);\r
-\r
- mDxePlatformPpmPolicy.Revision = PPM_PLATFORM_POLICY_PROTOCOL_REVISION_4;\r
-\r
- //Read CPU Mobile feature from PLATFORM_ID_MSR MSR(0x17) NOTFB_I_AM_NOT_MOBILE_FUSE_CLIAMC00H Bit 28\r
- //Bit Description: { Disables Mobile features 0 = I am NOT a mobile part 1 = I am a mobile part (default)"}\r
- CPUMobileFeature = ((RShiftU64 (AsmReadMsr64(EFI_MSR_IA32_PLATFORM_ID), 28)) & 0x1);\r
-\r
- if (!EFI_ERROR(Status)) {\r
- if (CPUMobileFeature == 1){//CPU mobile feature\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableGv = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableCx = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableCxe = ICH_DEVICE_DISABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableTm = ICH_DEVICE_ENABLE;\r
- //MaxC7\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableC7 = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableC6 = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableC4 = ICH_DEVICE_ENABLE;\r
- \r
- \r
- }else{//CPU desktop feature\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableGv = ICH_DEVICE_DISABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableCx = ICH_DEVICE_DISABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableCxe = ICH_DEVICE_DISABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableTm = ICH_DEVICE_DISABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableC4 = ICH_DEVICE_DISABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableC6 = ICH_DEVICE_DISABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableC7 = ICH_DEVICE_DISABLE;\r
- }\r
-\r
-\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableProcHot = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.TStatesEnable = ICH_DEVICE_ENABLE;\r
-\r
- \r
- Stepping = PchStepping();\r
- if (Stepping < PchB3) {\r
- // If SoC is B0~B2 Stepping, disable the Turbo\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableTurboMode= ICH_DEVICE_DISABLE;\r
- } else {\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableTurboMode= ICH_DEVICE_ENABLE;\r
- }\r
- \r
- mDxePlatformPpmPolicy.FunctionEnables.EnableTm = ICH_DEVICE_ENABLE;\r
-\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableCMP = ICH_DEVICE_ENABLE;\r
-\r
- } else {\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableGv = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableCx = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableCxe = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableTm = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableProcHot = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableCMP = ICH_DEVICE_DISABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.TStatesEnable = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableTurboMode= ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableC4 = ICH_DEVICE_ENABLE;\r
- mDxePlatformPpmPolicy.FunctionEnables.EnableC6 = ICH_DEVICE_ENABLE;\r
- }\r
-\r
-\r
-\r
- mDxePlatformPpmPolicy.S3RestoreMsrSwSmiNumber = S3_RESTORE_MSR_SW_SMI;\r
-\r
- Handle = NULL;\r
- Status = pBS->InstallMultipleProtocolInterfaces (\r
- &Handle,\r
- &gPpmPlatformPolicyProtocolGuid,\r
- &mDxePlatformPpmPolicy,\r
- NULL\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** \r
- Copyright (c) 2009 - 2013, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-Module Name:\r
-\r
- PpmPolicy.h\r
-\r
-Abstract:\r
-\r
- Header file for the PpmPolicyInitDxe Driver.\r
-\r
---*/\r
-#include <PiDxe.h>\r
-//\r
-// Driver Produced Protocol Prototypes\r
-//\r
-#include <Protocol/PpmPlatformPolicy.h>\r
-\r
-PPM_PLATFORM_POLICY_PROTOCOL mDxePlatformPpmPolicy;\r
-\r
-// Function Definition\r
-#define ICH_DEVICE_ENABLE 1\r
-#define ICH_DEVICE_DISABLE 0\r
-\r
-#define POWER_STATE_SWITCH_SMI 43\r
-#define ENABLE_C_STATE_IO_REDIRECTION_SMI 70\r
-#define DISABLE_C_STATE_IO_REDIRECTION_SMI 71\r
-#define ENABLE_SMI_C_STATE_COORDINATION_SMI 72\r
-#define DISABLE_SMI_C_STATE_COORDINATION_SMI 73\r
-#define ENABLE_P_STATE_HARDWARE_COORDINATION_SMI 74\r
-#define DISABLE_P_STATE_HARDWARE_COORDINATION_SMI 75\r
-#define S3_RESTORE_MSR_SW_SMI 48\r
-#define ENABLE_C6_RESIDENCY_SMI 76\r
+++ /dev/null
-#/*++\r
-#\r
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-# \r
-#\r
-# Module Name:\r
-#\r
-# PpmPolicy.inf\r
-#\r
-# Abstract:\r
-#\r
-# Implement platform power management policy\r
-#\r
-#--*/\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = PpmPolicy\r
- FILE_GUID = 2EE72E7C-FB9E-4318-B888-33A315C7A91D\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = PpmPolicyEntry\r
-\r
-[Sources]\r
- PpmPolicy.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2SocBinPkg/Vlv2SocBinPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- DebugLib\r
- BaseLib\r
- PchPlatformLib\r
- UefiDriverEntryPoint\r
-\r
-[Protocols]\r
- gEfiMpServiceProtocolGuid\r
- gPpmPlatformPolicyProtocolGuid\r
-\r
-[Guids]\r
- gEfiSetupVariableGuid\r
-\r
-[Depex]\r
- gEfiMpServiceProtocolGuid\r
+++ /dev/null
-# **EDK II firmware for Minnowboard Max/Turbot which is based on Intel Valleyview2 SoC (Byatrail platform)**\r
-\r
-----------\r
-# Windows Pre-requisites\r
-\r
-* GIT client: Available from https://git-scm.com/downloads\r
-\r
-* Microsoft Visual Studio.\r
- - Visual Studio 2015 recommended and is used in the examples below. Visual Studio 2013 is also supported.\r
-\r
-* WINDDK\r
- - Download Microsoft Windows Driver Development Kit 3790.1830 and install it to C:\WINDDK\3790.1830.\r
-\r
-* Python 3\r
- - https://www.python.org/downloads/\r
-\r
-* Install iASL\r
- - Install the iasl compiler by downloading iasl-win-20160527.zip from the following\r
- location: "https://acpica.org/downloads/" and place the unzipped\r
- content ("iasl.exe") into the directory "C:\ASL" on your local hard drive\r
- (create the folder "C:\ASL" if it does not exist).\r
-\r
-* Install the NASM* assembly language compiler\r
- - Download NASM* 2.12.02 binaries from\r
- http://www.nasm.us/pub/nasm/releasebuilds/2.12.02/win64/nasm-2.12.02-win64.zip and place the\r
- unzipped content ("nasm.exe") into the directory "C:\NASM" on your local hard drive\r
- (create the folder "C:\NASM" if it does not exist). Add the path "C:\NASM\" to system environment variable **NASM_PREFIX**.\r
-\r
-* Install Openssl\r
- - Download a pre-compiled Openssl Windows binary from\r
- https://wiki.openssl.org/index.php/Binaries. Search for a Windows binary in the list\r
- of "Third Party OpenSSL Related Binary Distributions". Go to the third party site to\r
- download the latest version. Download and extract to C:\Openssl, add the path of openssl.exe\r
- ("C:\openssl") to system environment variable **OPENSSL_PATH**.\r
-\r
-# Download and Build MinnowMax using Windows/Visual Studio\r
-\r
-Run the script below from an empty directory. The script clones the EDK II\r
-repository from GitHub and downloads and unzips the binary support files for the\r
-MinnowBoard MAX. It then sets up the environment for EDK II builds and builds\r
-the MinnowBoard MAX firmware and generates UEFI Capsules that can be used to\r
-update the MinnowBoard MAX firmware and three sample devices.\r
-\r
-```\r
-git clone --recurse-submodules https://github.com/tianocore/edk2.git\r
-\r
-powershell "& {[Net.ServicePointManager]::SecurityProtocol = [Net.SecurityProtocolType]::Tls12; Invoke-WebRequest -Uri "https://indy.fulgan.com/SSL/openssl-1.0.2r-x64_86-win64.zip -OutFile openssl-1.0.2r-x64_86-win64.zip"}"\r
-powershell Expand-Archive openssl-1.0.2r-x64_86-win64.zip\r
-\r
-powershell "& {[Net.ServicePointManager]::SecurityProtocol = [Net.SecurityProtocolType]::Tls12; Invoke-WebRequest -Uri "https://firmware.intel.com/sites/default/files/MinnowBoardMax-Development190216.zip -OutFile MinnowBoardMax-Development190216.zip"}"\r
-powershell Expand-Archive MinnowBoardMax-Development190216.zip\r
-sleep 1\r
-rename MinnowBoardMax-Development190216 Vlv2Binaries\r
-cd Vlv2Binaries\r
-powershell Expand-Archive Vlv2SocBinPkg.zip .\r
-sleep 1\r
-cd ..\r
-\r
-powershell "& {[Net.ServicePointManager]::SecurityProtocol = [Net.SecurityProtocolType]::Tls12; Invoke-WebRequest -Uri "https://www.nasm.us/pub/nasm/releasebuilds/2.13.03/win64/nasm-2.13.03-win64.zip -OutFile nasm-2.13.03-win64.zip"}"\r
-powershell Expand-Archive nasm-2.13.03-win64.zip .\r
-\r
-mkdir Conf\r
-\r
-set WORKSPACE=%CD%\r
-set EDK_TOOLS_PATH=%WORKSPACE%\edk2\BaseTools\r
-set EDK_TOOLS_BIN=%EDK_TOOLS_PATH%\BinWrappers\WindowsLike\r
-set PACKAGES_PATH=%WORKSPACE%\edk2;%WORKSPACE%\Vlv2Binaries\r
-path=%path%;%EDK_TOOLS_PATH%\Bin\Win32;%WORKSPACE%\openssl-1.0.2r-x64_86-win64\r
-set NASM_PREFIX=%WORKSPACE%\nasm-2.13.03\\r
-\r
-cd %WORKSPACE%\edk2\r
-\r
-call edkSetup.bat Rebuild\r
-\r
-cd Vlv2TbltDevicePkg\r
-\r
-Build_IFWI.bat /m /y MNW2 Debug\r
-```\r
-\r
-Once all the code and tools are downloaded and installed, only the following\r
-commands are required to setup the environment. Run these from the same\r
-directory used to install the source and binaries.\r
-\r
-```\r
-set WORKSPACE=%CD%\r
-set EDK_TOOLS_PATH=%WORKSPACE%\edk2\BaseTools\r
-set EDK_TOOLS_BIN=%EDK_TOOLS_PATH%\BinWrappers\WindowsLike\r
-set PACKAGES_PATH=%WORKSPACE%\edk2;%WORKSPACE%\Vlv2Binaries\r
-path=%path%;%EDK_TOOLS_PATH%\Bin\Win32;%WORKSPACE%\openssl-1.0.2r-x64_86-win64\r
-set NASM_PREFIX=%WORKSPACE%\nasm-2.13.03\\r
-\r
-cd %WORKSPACE%\edk2\r
-\r
-call edkSetup.bat Rebuild\r
-```\r
-\r
-Once the environment is setup, the MinnowBoard MAX firmware and capsules can be\r
-rebuilt using the following commands.\r
-\r
-* Build Debug Image\r
-\r
-```\r
-cd Vlv2TbltDevicePkg\r
-Build_IFWI.bat /m /y MNW2 Debug\r
-```\r
-\r
-* Build Release Image\r
-\r
-```\r
-cd Vlv2TbltDevicePkg\r
-Build_IFWI.bat /m /y MNW2 Release\r
-```\r
-\r
-The generated firmware image is the newest `.bin` file in `edk2/Vlv2TbltDevicePkg/Stitch`.\r
-The file is in the form `MNW2MAX1.X64.0084.D01.<DATE>.bin`.\r
-\r
-The CapsuleApp and generated UEFI Capsules are in `Build/Vlv2TbltDevicePkg/Capsules`\r
-\r
-# Linux Pre-requisites\r
-\r
-* The tool GenBiosId has a dependency on libc.so.6. Make sure it is installed.\r
- Here are a few example installation commands:\r
-\r
- sudo dnf install libc.so.6\r
-\r
- apt-get install libc:i386\r
-\r
-# Download and Build MinnowMax using Linux/GCC\r
-\r
-Run the script below from an empty directory. The script clones the EDK II\r
-repository from GitHub and downloads and unzips the binary support files for the\r
-MinnowBoard MAX. It then sets up the environment for EDK II builds and builds\r
-the MinnowBoard MAX firmware and generates UEFI Capsules that can be used to\r
-update the MinnowBoard MAX firmware and three sample devices.\r
-\r
-```\r
-git clone --recurse-submodules https://github.com/tianocore/edk2.git\r
-\r
-mkdir Vlv2Binaries\r
-cd Vlv2Binaries\r
-wget https://firmware.intel.com/sites/default/files/MinnowBoardMax-Development190216.zip\r
-unzip MinnowBoardMax-Development190216.zip\r
-unzip Vlv2SocBinPkg.zip\r
-\r
-cd ..\r
-mkdir Conf\r
-\r
-export WORKSPACE=$PWD/edk2\r
-export PACKAGES_PATH=$PWD/Vlv2Binaries\r
-export EDK_TOOLS_PATH=$WORKSPACE/BaseTools\r
-\r
-cd edk2\r
-cd Vlv2TbltDevicePkg\r
-. Build_IFWI.sh MNW2 Debug\r
-```\r
-\r
-Once all the code is downloaded and installed, only the following commands are\r
-required to setup the environment. Run these from the same directory used to\r
-install the source and binaries.\r
-\r
-```\r
-export WORKSPACE=$PWD/edk2\r
-export PACKAGES_PATH=$PWD/Vlv2Binaries\r
-export EDK_TOOLS_PATH=$WORKSPACE/BaseTools\r
-\r
-cd edk2\r
-cd Vlv2TbltDevicePkg\r
-```\r
-\r
-Once the environment is setup, the MinnowBoard MAX firmware and capsules can be\r
-rebuilt using the following commands.\r
-\r
-\r
-* Build Debug Image\r
-\r
-```\r
-cd Vlv2TbltDevicePkg\r
-./Build_IFWI.sh MNW2 Debug\r
-```\r
-\r
-* Build Release Image\r
-\r
-```\r
-cd Vlv2TbltDevicePkg\r
-./Build_IFWI.sh MNW2 Release\r
-```\r
-\r
-The generated firmware image is the `MNW2MAX_X64_D_0084_01_GCC.bin` file in\r
-`edk2\Vlv2TbltDevicePkg\Stitch`\r
-\r
-The CapsuleApp and generated UEFI Capsules are in `Build\Vlv2TbltDevicePkg\Capsules`\r
-\r
-# Use DediProg to update FLASH image on a MinnowBoard MAX Target\r
-\r
-# Update MinnowBoard MAX Firmware from UEFI Capsules\r
-\r
-* Copy the `Build/Vlv2TbltDevicePkg/Capsules` directory to a USB FLASH drive\r
-* Connect USB FLASH Drive to MinnowBoard MAX\r
-* Boot MinnowBoard MAX to the Boot Manager\r
-* Boot the `EFI Internal Shell` boot option\r
-* Mount the USB FLASH Drive (usually `FS1`)\r
-* Use `cd` command to go to `Capsules/TestCert` directory\r
-* Run the following command to apply all four capsules\r
-\r
-```\r
-CapsuleApp.efi Red.cap Green.cap Blue.cap MinnowMax.cap\r
-```\r
-\r
-* The MinnowBoard MAX should reboot and the four capsules are applied in the\r
- order listed. The progress bar matches the color name of the capsule.\r
- MinnowMax.cap uses the color purple. Once all capsules are processed, the\r
- MinnowBoard MAX should reboot again using the new firmware images.\r
-\r
-# Generate and Test a UX BitMap Capsule\r
-\r
-* Use bitmap editor to generate a BMP file. Recommend resolution of 600 wide\r
- by 100 tell and either 24 or 32 bits per pixel.\r
-* Save BMP file to USB FLASH drive\r
-* Use CapsuleApp.efi to convert BMP file to a UX Capsule\r
-\r
-```\r
-CapsuleApp.efi -G MyImage.bmp -O MyImage.cap\r
-```\r
-\r
-* When updating firmware using capsules, add UX capsule to the list of capsules\r
- passed into CapsuleApp.efi.\r
-\r
-```\r
-CapsuleApp.efi MyImage.cap Red.cap Green.cap Blue.cap MinnowMax.cap\r
-```\r
-\r
-* When the capsules are processed the UX bitmap image should be displayed at the\r
- bottom of the screen.\r
+++ /dev/null
-/** \r
- Copyright (c) 2009 - 2013, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- SaveMemoryConfig.c\r
-\r
-Abstract:\r
- This is the driver that locates the MemoryConfigurationData HOB, if it\r
- exists, and saves the data to nvRAM.\r
-\r
- \r
-\r
---*/\r
-\r
-#include "SaveMemoryConfig.h"\r
-\r
-CHAR16 EfiMemoryConfigVariable[] = L"MemoryConfig";\r
-\r
-\r
-EFI_STATUS\r
-EFIAPI\r
-SaveMemoryConfigEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
-\r
- Routine Description:\r
- This is the standard EFI driver point that detects whether there is a\r
- MemoryConfigurationData HOB and, if so, saves its data to nvRAM.\r
-\r
- Arguments:\r
- ImageHandle - Handle for the image of this driver\r
- SystemTable - Pointer to the EFI System Table\r
-\r
- Returns:\r
- EFI_SUCCESS - if the data is successfully saved or there was no data\r
- EFI_NOT_FOUND - if the HOB list could not be located.\r
- EFI_UNLOAD_IMAGE - It is not success\r
-\r
---*/\r
-{\r
- EFI_STATUS Status=EFI_SUCCESS;\r
- VOID *MemHobData;\r
- VOID *VariableData;\r
- UINTN BufferSize;\r
- BOOLEAN MfgMode;\r
- EFI_PLATFORM_SETUP_ID *BootModeBuffer;\r
- EFI_PLATFORM_INFO_HOB *PlatformInfoHobPtr;\r
- MEM_INFO_PROTOCOL *MemInfoProtocol;\r
- EFI_HANDLE Handle;\r
- UINT8 Channel, Slot;\r
- VOID *GuidHob;\r
-\r
- VariableData = NULL;\r
- MfgMode = FALSE;\r
- Handle = NULL;\r
- BootModeBuffer = NULL;\r
- MemHobData = NULL;\r
- PlatformInfoHobPtr = NULL;\r
- BufferSize = 0;\r
-\r
- //\r
- // Get Platform Info HOB\r
- //\r
- GuidHob = GetFirstGuidHob (&gEfiPlatformInfoGuid);\r
- if (GuidHob == NULL) {\r
- Status = EFI_NOT_FOUND;\r
- }\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- PlatformInfoHobPtr = GET_GUID_HOB_DATA (GuidHob);\r
-\r
- //\r
- // Get the BootMode guid hob\r
- //\r
- GuidHob = GetFirstGuidHob (&gEfiPlatformBootModeGuid);\r
- if (GuidHob == NULL) {\r
- Status = EFI_NOT_FOUND;\r
- }\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- BootModeBuffer = GET_GUID_HOB_DATA (GuidHob);\r
-\r
-\r
- //\r
- // Check whether in Manufacturing Mode\r
- //\r
- if (BootModeBuffer) {\r
- if ( !CompareMem ( //EfiCompareMem\r
- &BootModeBuffer->SetupName,\r
- MANUFACTURE_SETUP_NAME,\r
- StrSize (MANUFACTURE_SETUP_NAME) //EfiStrSize\r
- ) ) {\r
- MfgMode = TRUE;\r
- }\r
- }\r
-\r
- if (MfgMode) {\r
- //\r
- // Don't save Memory Configuration in Manufacturing Mode. Clear memory configuration.\r
- //\r
- Status = gRT->SetVariable (\r
- EfiMemoryConfigVariable,\r
- &gEfiVlv2VariableGuid,\r
- EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS,\r
- 0,\r
- NULL\r
- ); \r
- } else {\r
-\r
- MemInfoProtocol = (MEM_INFO_PROTOCOL*)AllocateZeroPool(sizeof(MEM_INFO_PROTOCOL));\r
- if (PlatformInfoHobPtr != NULL) {\r
- MemInfoProtocol->MemInfoData.memSize = 0;\r
- for (Channel = 0; Channel < CH_NUM; Channel ++){\r
- for (Slot = 0; Slot < DIMM_NUM; Slot ++){ \r
- MemInfoProtocol->MemInfoData.dimmSize[Slot + (Channel * DIMM_NUM)] = PlatformInfoHobPtr->MemData.DimmSize[Slot + (Channel * DIMM_NUM)];\r
- }\r
- }\r
- MemInfoProtocol->MemInfoData.memSize = PlatformInfoHobPtr->MemData.MemSize; \r
- MemInfoProtocol->MemInfoData.EccSupport = PlatformInfoHobPtr->MemData.EccSupport;\r
- MemInfoProtocol->MemInfoData.ddrFreq = PlatformInfoHobPtr->MemData.DdrFreq;\r
- MemInfoProtocol->MemInfoData.ddrType = PlatformInfoHobPtr->MemData.DdrType;\r
- if (MemInfoProtocol->MemInfoData.memSize == 0){\r
- //\r
- // We hardcode if MRC didn't fill these info in\r
- //\r
- MemInfoProtocol->MemInfoData.memSize = 0x800; //per 1MB \r
- MemInfoProtocol->MemInfoData.dimmSize[0] = 0x800;\r
- MemInfoProtocol->MemInfoData.dimmSize[1] = 0; \r
- MemInfoProtocol->MemInfoData.EccSupport = FALSE;\r
- MemInfoProtocol->MemInfoData.ddrType = 5; //DDRType_LPDDR3\r
- }\r
-\r
- Status = gBS->InstallMultipleProtocolInterfaces (\r
- &Handle,\r
- &gMemInfoProtocolGuid,\r
- MemInfoProtocol,\r
- NULL\r
- );\r
- }\r
-\r
- Status = EFI_SUCCESS;\r
- if (BOOT_WITH_MINIMAL_CONFIGURATION != GetBootModeHob()){\r
- //\r
- // Get the Memory Config guid hob\r
- //\r
- GuidHob = GetFirstGuidHob (&gEfiMemoryConfigDataGuid);\r
- if (GuidHob == NULL) {\r
- Status = EFI_NOT_FOUND;\r
- }\r
- ASSERT_EFI_ERROR (Status);\r
- \r
- MemHobData = GET_GUID_HOB_DATA (GuidHob);\r
- BufferSize = GET_GUID_HOB_DATA_SIZE (GuidHob);\r
-\r
- Status = gRT->GetVariable (\r
- EfiMemoryConfigVariable,\r
- &gEfiVlv2VariableGuid,\r
- NULL,\r
- &BufferSize,\r
- VariableData\r
- );\r
- if (EFI_ERROR(Status) && (MemHobData != NULL)) { \r
- Status = gRT->SetVariable (\r
- EfiMemoryConfigVariable,\r
- &gEfiVlv2VariableGuid,\r
- (EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS),\r
- BufferSize,\r
- MemHobData\r
- );\r
- } \r
- }\r
-\r
- } // if-else MfgMode\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-/** \r
- Copyright (c) 2009 - 2013, Intel Corporation. All rights reserved.<BR>\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-Module Name:\r
-\r
- SaveMemoryConfig.h\r
-\r
-Abstract:\r
-\r
- Header file for Save Previous Memory Configuration Driver.\r
-\r
- \r
-\r
---*/\r
-\r
-\r
-#ifndef _SAVE_MEMORY_CONFIG_DRIVER_H\r
-#define _SAVE_MEMORY_CONFIG_DRIVER_H\r
-\r
-#include "Protocol/SetupMode.h"\r
-#include "Guid/PlatformInfo.h"\r
-#include "Library/HobLib.h"\r
-#include "Library/DebugLib.h"\r
-#include "Library/UefiBootServicesTableLib.h"\r
-#include "Library/BaseMemoryLib.h"\r
-#include "PlatformBootMode.h"\r
-#include "Library/BaseLib.h"\r
-#include "Library/UefiRuntimeServicesTableLib.h"\r
-#include "Guid/GlobalVariable.h"\r
-#include "Library/UefiLib.h"\r
-#include "Guid/HobList.h"\r
-#include "Guid/MemoryConfigData.h"\r
-#include "Protocol/MemInfo.h"\r
-#include "Library/MemoryAllocationLib.h"\r
-#include <Guid/Vlv2Variable.h>\r
-\r
-//\r
-// Prototypes\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-SaveMemoryConfigEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-/*++\r
- \r
- Routine Description:\r
- This is the standard EFI driver point that detects whether there is a\r
- MemoryConfigurationData HOB and, if so, saves its data to nvRAM.\r
-\r
- Arguments:\r
- ImageHandle - Handle for the image of this driver\r
- SystemTable - Pointer to the EFI System Table\r
-\r
- Returns:\r
- EFI_SUCCESS - if the data is successfully saved or there was no data\r
- EFI_NOT_FOUND - if the HOB list could not be located.\r
- EFI_UNLOAD_IMAGE - It is not success\r
- \r
---*/\r
-;\r
-\r
-#endif\r
+++ /dev/null
-#/*++\r
-#\r
-# Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved\r
-# \r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-# \r
-#\r
-#\r
-#\r
-# Module Name:\r
-#\r
-# SaveMemoryConfig.inf\r
-#\r
-# Abstract:\r
-#\r
-#\r
---*/\r
-\r
-[defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SaveMemoryConfig\r
- FILE_GUID = E0ECBEC9-B193-4351-A488-36A655F22F9F\r
- MODULE_TYPE = DXE_DRIVER\r
- VERSION_STRING = 1.0\r
- ENTRY_POINT = SaveMemoryConfigEntryPoint\r
-\r
-[sources.common]\r
- SaveMemoryConfig.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- Vlv2TbltDevicePkg/PlatformPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- HobLib\r
- DebugLib\r
- UefiRuntimeServicesTableLib\r
- UefiLib\r
- BaseLib\r
-\r
-[Protocols]\r
- gMemInfoProtocolGuid\r
-\r
-[Guids]\r
- gEfiMemoryConfigDataGuid\r
- gEfiPlatformInfoGuid\r
- gEfiPlatformBootModeGuid\r
- gEfiVlv2VariableGuid\r
- #gEfiHobListGuid\r
- #gEfiPlatformInfoGuid\r
- #gEfiPlatformBootModeGuid\r
- #gEfiGlobalVariableGuid\r
- #gEfiMemoryConfigDataGuid\r
-\r
-[Depex]\r
- gEfiVariableArchProtocolGuid AND\r
- gEfiVariableWriteArchProtocolGuid\r
+++ /dev/null
-/**@file\r
- Common header file shared by all source files.\r
-\r
- This file includes package header files, library classes and protocol, PPI & GUID definitions.\r
-\r
- Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-**/\r
-\r
-#ifndef __COMMON_HEADER_H_\r
-#define __COMMON_HEADER_H_\r
-\r
-\r
-\r
-#include <FrameworkDxe.h>\r
-#include <IndustryStandard/SmBios.h>\r
-#include <Protocol/Smbios.h>\r
-\r
-#include <Guid/DataHubRecords.h>\r
-#include <Guid/MdeModuleHii.h>\r
-\r
-#include <Library/DebugLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/DevicePathLib.h>\r
-#include <Library/HiiLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/MemoryAllocationLib.h>\r
-#include <Library/PcdLib.h>\r
-#include <Library/UefiLib.h>\r
-#include <PchRegs.h>\r
-#include <Library/PchPlatformLib.h>\r
-#include <Library/PrintLib.h>\r
-\r
-#endif\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscBaseBoardManufacturer.uni\r
-// \r
-// Abstract:\r
-// \r
-// Base board information\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_BASE_BOARD_MANUFACTURER #language en-US "Circuitco"\r
-#string STR_MISC_BASE_BOARD_PRODUCT_NAME #language en-US "TABLET"\r
-#string STR_MISC_BASE_BOARD_PRODUCT_NAME_FFD8 #language en-US "BYT-T FFD8"\r
-#string STR_MISC_BASE_BOARD_PRODUCT_NAME1 #language en-US "MinnowBoard MAX"\r
-#string STR_MISC_BASE_BOARD_VERSION #language en-US "REV A"\r
-#string STR_MISC_BASE_BOARD_VERSION_FFD8 #language en-US "PR0"\r
-#string STR_MISC_BASE_BOARD_SERIAL_NUMBER #language en-US "To be filled by O.E.M"\r
-#string STR_MISC_BASE_BOARD_ASSET_TAG #language en-US "To be filled by O.E.M"\r
-#string STR_MISC_BASE_BOARD_CHASSIS_LOCATION #language en-US "To be filled by O.E.M"\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscBaseBoardManufacturerData.c\r
-\r
-Abstract:\r
-\r
- Static data of Base board manufacturer information.\r
- Base board manufacturer information is Misc. subclass type 4 and SMBIOS type 2.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_BASE_BOARD_MANUFACTURER_DATA, MiscBaseBoardManufacturer)\r
-= {\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_MANUFACTURER),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_PRODUCT_NAME),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_VERSION),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_SERIAL_NUMBER),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_ASSET_TAG),\r
- STRING_TOKEN(STR_MISC_BASE_BOARD_CHASSIS_LOCATION),\r
- { // BaseBoardFeatureFlags\r
- 1, // Motherboard\r
- 0, // RequiresDaughterCard\r
- 0, // Removable\r
- 1, // Replaceable,\r
- 0, // HotSwappable\r
- 0, // Reserved\r
- },\r
- EfiBaseBoardTypeUnknown, // BaseBoardType\r
- { // BaseBoardChassisLink\r
- EFI_MISC_SUBCLASS_GUID, // ProducerName\r
- 1, // Instance\r
- 1, // SubInstance\r
- },\r
- 0, // BaseBoardNumberLinks\r
- { // LinkN\r
- EFI_MISC_SUBCLASS_GUID, // ProducerName\r
- 1, // Instance\r
- 1, // SubInstance\r
- },\r
-};\r
+++ /dev/null
-/*++
-
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>
-
- SPDX-License-Identifier: BSD-2-Clause-Patent
-
-
-
-Module Name:
-
- MiscBaseBoardManufacturerFunction.c
-
-Abstract:
-
- BaseBoard manufacturer information boot time changes.
- SMBIOS type 2.
-
---*/
-
-
-#include "CommonHeader.h"
-#include "MiscSubclassDriver.h"
-#include <Library/NetLib.h>
-#include "Library/DebugLib.h"
-#include <Uefi/UefiBaseType.h>
-#include <Guid/PlatformInfo.h>
-
-
-extern EFI_PLATFORM_INFO_HOB *mPlatformInfo;
-
-/**
- This function makes boot time changes to the contents of the
- MiscBaseBoardManufacturer (Type 2).
-
- @param RecordData Pointer to copy of RecordData from the Data Table.
-
- @retval EFI_SUCCESS All parameters were valid.
- @retval EFI_UNSUPPORTED Unexpected RecordType value.
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.
-
-**/
-MISC_SMBIOS_TABLE_FUNCTION(MiscBaseBoardManufacturer)
-{
- CHAR8 *OptionalStrStart;
- UINTN ManuStrLen;
- UINTN ProductStrLen;
- UINTN VerStrLen;
- UINTN AssertTagStrLen;
- UINTN SerialNumStrLen;
- UINTN ChassisStrLen;
- EFI_STATUS Status;
- EFI_STRING Manufacturer;
- EFI_STRING Product;
- EFI_STRING Version;
- EFI_STRING SerialNumber;
- EFI_STRING AssertTag;
- EFI_STRING Chassis;
- STRING_REF TokenToGet;
- EFI_SMBIOS_HANDLE SmbiosHandle;
- SMBIOS_TABLE_TYPE2 *SmbiosRecord;
- EFI_MISC_BASE_BOARD_MANUFACTURER *ForType2InputData;
-
- CHAR16 *MacStr;
- EFI_HANDLE *Handles;
- UINTN BufferSize;
- CHAR16 Buffer[40];
-
- ForType2InputData = (EFI_MISC_BASE_BOARD_MANUFACTURER *)RecordData;
-
- //
- // First check for invalid parameters.
- //
- if (RecordData == NULL || mPlatformInfo == NULL) {
- return EFI_INVALID_PARAMETER;
- }
-
- if (BOARD_ID_MINNOW2_TURBOT == mPlatformInfo->BoardId) {
- UnicodeSPrint (Buffer, sizeof (Buffer),L"ADI");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_BASE_BOARD_MANUFACTURER), Buffer, NULL);
- }
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_MANUFACTURER);
- Manufacturer = SmbiosMiscGetString (TokenToGet);
- ManuStrLen = StrLen(Manufacturer);
- if (ManuStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
-
- if (BOARD_ID_MINNOW2_TURBOT == mPlatformInfo->BoardId) {
- UnicodeSPrint (Buffer, sizeof (Buffer),L"MinnowBoard Turbot");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_BASE_BOARD_PRODUCT_NAME1), Buffer, NULL);
- }
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_PRODUCT_NAME1);
- Product = SmbiosMiscGetString (TokenToGet);
- ProductStrLen = StrLen(Product);
- if (ProductStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_VERSION);
- Version = SmbiosMiscGetString (TokenToGet);
- VerStrLen = StrLen(Version);
- if (VerStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
-
- //
- //Get handle infomation
- //
- BufferSize = 0;
- Handles = NULL;
- Status = gBS->LocateHandle (
- ByProtocol,
- &gEfiSimpleNetworkProtocolGuid,
- NULL,
- &BufferSize,
- Handles
- );
-
- if (Status == EFI_BUFFER_TOO_SMALL) {
- Handles = AllocateZeroPool(BufferSize);
- if (Handles == NULL) {
- return (EFI_OUT_OF_RESOURCES);
- }
- Status = gBS->LocateHandle(
- ByProtocol,
- &gEfiSimpleNetworkProtocolGuid,
- NULL,
- &BufferSize,
- Handles
- );
- }
-
- //
- //Get the MAC string
- //
- Status = NetLibGetMacString (
- *Handles,
- NULL,
- &MacStr
- );
- if (EFI_ERROR (Status)) {
- return Status;
- }
- SerialNumber = MacStr;
- SerialNumStrLen = StrLen(SerialNumber);
- if (SerialNumStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
- DEBUG ((EFI_D_ERROR, "MAC Address: %S\n", MacStr));
-
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_ASSET_TAG);
- AssertTag = SmbiosMiscGetString (TokenToGet);
- AssertTagStrLen = StrLen(AssertTag);
- if (AssertTagStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
-
- TokenToGet = STRING_TOKEN (STR_MISC_BASE_BOARD_CHASSIS_LOCATION);
- Chassis = SmbiosMiscGetString (TokenToGet);
- ChassisStrLen = StrLen(Chassis);
- if (ChassisStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
-
-
- //
- // Two zeros following the last string.
- //
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE2) + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1 + ChassisStrLen +1 + 1);
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE2) + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1 + ChassisStrLen +1 + 1);
-
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_BASEBOARD_INFORMATION;
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE2);
-
- //
- // Make handle chosen by smbios protocol.add automatically.
- //
- SmbiosRecord->Hdr.Handle = 0;
-
- //
- // Manu will be the 1st optional string following the formatted structure.
- //
- SmbiosRecord->Manufacturer = 1;
-
- //
- // ProductName will be the 2st optional string following the formatted structure.
- //
- SmbiosRecord->ProductName = 2;
-
- //
- // Version will be the 3rd optional string following the formatted structure.
- //
- SmbiosRecord->Version = 3;
-
- //
- // SerialNumber will be the 4th optional string following the formatted structure.
- //
- SmbiosRecord->SerialNumber = 4;
-
- //
- // AssertTag will be the 5th optional string following the formatted structure.
- //
- SmbiosRecord->AssetTag = 5;
-
- //
- // LocationInChassis will be the 6th optional string following the formatted structure.
- //
- SmbiosRecord->LocationInChassis = 6;
- SmbiosRecord->FeatureFlag = (*(BASE_BOARD_FEATURE_FLAGS*)&(ForType2InputData->BaseBoardFeatureFlags));
- SmbiosRecord->ChassisHandle = 0;
- SmbiosRecord->BoardType = (UINT8)ForType2InputData->BaseBoardType;
- SmbiosRecord->NumberOfContainedObjectHandles = 0;
-
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);
-
- //
- // Since we fill NumberOfContainedObjectHandles = 0 for simple, just after this filed to fill string
- //
- UnicodeStrToAsciiStr(Manufacturer, OptionalStrStart);
- UnicodeStrToAsciiStr(Product, OptionalStrStart + ManuStrLen + 1);
- UnicodeStrToAsciiStr(Version, OptionalStrStart + ManuStrLen + 1 + ProductStrLen + 1);
- UnicodeStrToAsciiStr(SerialNumber, OptionalStrStart + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1);
- UnicodeStrToAsciiStr(AssertTag, OptionalStrStart + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1);
- UnicodeStrToAsciiStr(Chassis, OptionalStrStart + ManuStrLen + 1 + ProductStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1);
-
- //
- // Now we have got the full smbios record, call smbios protocol to add this record.
- //
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;
- Status = Smbios-> Add(
- Smbios,
- NULL,
- &SmbiosHandle,
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord
- );
-
- FreePool(SmbiosRecord);
- return Status;
-}
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscBiosVendor.uni\r
-// \r
-// Abstract:\r
-// \r
-// BIOS vendor information.\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_BIOS_VENDOR #language en-US "Intel Corp."\r
-#string STR_MISC_BIOS_VERSION #language en-US "Valleyview A0 BIOS"\r
-#string STR_MISC_BIOS_RELEASE_DATE #language en-US "08/06/2012"\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscBiosVendorData.c\r
-\r
-Abstract:\r
-\r
- Static data of BIOS vendor information.\r
- BIOS vendor information is Misc. subclass type 2 and SMBIOS type 0.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_BIOS_VENDOR_DATA, MiscBiosVendor)\r
-= {\r
- STRING_TOKEN(STR_MISC_BIOS_VENDOR), // BiosVendor\r
- STRING_TOKEN(STR_MISC_BIOS_VERSION), // BiosVersion\r
- STRING_TOKEN(STR_MISC_BIOS_RELEASE_DATE), // BiosReleaseDate\r
- 0xF000, // BiosStartingAddress\r
- { // BiosPhysicalDeviceSize\r
- 1, // Value\r
- 21 , // Exponent\r
- },\r
- { // BiosCharacteristics1\r
- 0, // Reserved1 :2\r
- 0, // Unknown :1\r
- 0, // BiosCharacteristicsNotSupported :1\r
- 0, // IsaIsSupported :1\r
- 0, // McaIsSupported :1\r
- 0, // EisaIsSupported :1\r
- 1, // PciIsSupported :1\r
- 0, // PcmciaIsSupported :1\r
- 0, // PlugAndPlayIsSupported :1\r
- 0, // ApmIsSupported :1\r
- 1, // BiosIsUpgradable :1\r
- 1, // BiosShadowingAllowed :1\r
- 0, // VlVesaIsSupported :1\r
- 0, // EscdSupportIsAvailable :1\r
- 1, // BootFromCdIsSupported :1\r
- 1, // SelectableBootIsSupported :1\r
- 0, // RomBiosIsSocketed :1\r
- 0, // BootFromPcmciaIsSupported :1\r
- 1, // EDDSpecificationIsSupported :1\r
- 0, // JapaneseNecFloppyIsSupported :1\r
- 0, // JapaneseToshibaFloppyIsSupported :1\r
- 0, // Floppy525_360IsSupported :1\r
- 0, // Floppy525_12IsSupported :1\r
- 0, // Floppy35_720IsSupported :1\r
- 0, // Floppy35_288IsSupported :1\r
- 0, // PrintScreenIsSupported :1\r
- 1, // Keyboard8042IsSupported :1\r
- 1, // SerialIsSupported :1\r
- 1, // PrinterIsSupported :1\r
- 1, // CgaMonoIsSupported :1\r
- 0, // NecPc98 :1\r
-\r
-//\r
-//BIOS Characteristics Extension Byte 1\r
-//\r
- 1, // AcpiIsSupported :1\r
- 1, // UsbLegacyIsSupported :1\r
- 0, // AgpIsSupported :1\r
- 0, // I20BootIsSupported :1\r
- 0, // Ls120BootIsSupported :1\r
- 1, // AtapiZipDriveBootIsSupported :1\r
- 0, // Boot1394IsSupported :1\r
- 0, // SmartBatteryIsSupported :1\r
-\r
-//\r
-//BIOS Characteristics Extension Byte 2\r
-//\r
- 1, // BiosBootSpecIsSupported :1\r
- 1, // FunctionKeyNetworkBootIsSupported :1\r
- 0x1 // Reserved :19 Bit 2 is SMBiosIsTargContDistEnabled\r
- },\r
- { // BiosCharacteristics2\r
- 0x0001,// BiosReserved :16 Bit 0 is BIOS Splash Screen\r
- 0, // SystemReserved :16\r
- 0 // Reserved :32\r
- },\r
- 0xFF, // BiosMajorRelease;\r
- 0xFF, // BiosMinorRelease;\r
- 0xFF, // BiosEmbeddedFirmwareMajorRelease;\r
- 0xFF, // BiosEmbeddedFirmwareMinorRelease;\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscBiosVendorFunction.c\r
-\r
-Abstract:\r
-\r
- BIOS vendor information boot time changes.\r
- Misc. subclass type 2.\r
- SMBIOS type 0.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-#include <Library/BiosIdLib.h>\r
-#include <Library/SpiFlash.H>\r
-\r
-EFI_SPI_PROTOCOL *mSpiProtocol = NULL;\r
-\r
-\r
-/**\r
- This function read the data from Spi Rom.\r
-\r
- @param BaseAddress The starting address of the read.\r
- @param Byte The pointer to the destination buffer.\r
- @param Length The number of bytes.\r
- @param SpiRegionType Spi Region Type.\r
-\r
- @retval Status\r
-\r
-**/\r
-EFI_STATUS\r
-FlashRead (\r
- IN UINTN BaseAddress,\r
- IN UINT8 *Byte,\r
- IN UINTN Length,\r
- IN SPI_REGION_TYPE SpiRegionType\r
- )\r
-{\r
- EFI_STATUS Status = EFI_SUCCESS;\r
- UINT32 SectorSize;\r
- UINT32 SpiAddress;\r
- UINT8 Buffer[SECTOR_SIZE_4KB];\r
-\r
- SpiAddress = (UINT32)(UINTN)(BaseAddress);\r
- SectorSize = SECTOR_SIZE_4KB;\r
-\r
- Status = mSpiProtocol->Execute (\r
- mSpiProtocol,\r
- SPI_READ,\r
- SPI_WREN,\r
- TRUE,\r
- TRUE,\r
- FALSE,\r
- (UINT32) SpiAddress,\r
- SectorSize,\r
- Buffer,\r
- SpiRegionType\r
- );\r
-\r
- if (EFI_ERROR (Status)) {\r
-#ifdef _SHOW_LOG_\r
- Print(L"Read SPI ROM Failed [%08x]\n", SpiAddress);\r
-#endif\r
- return Status;\r
- }\r
-\r
- CopyMem (Byte, (void *)Buffer, Length);\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- This function returns the value & exponent to Base2 for a given\r
- Hex value. This is used to calculate the BiosPhysicalDeviceSize.\r
-\r
- @param Value The hex value which is to be converted into value-exponent form\r
- @param Exponent The exponent out of the conversion\r
-\r
- @retval EFI_SUCCESS All parameters were valid and *Value & *Exponent have been set.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-EFI_STATUS\r
-GetValueExponentBase2(\r
- IN OUT UINTN *Value,\r
- OUT UINTN *Exponent\r
- )\r
-{\r
- if ((Value == NULL) || (Exponent == NULL)) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- while ((*Value % 2) == 0) {\r
- *Value=*Value/2;\r
- (*Exponent)++;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Field Filling Function. Transform an EFI_EXP_BASE2_DATA to a byte, with '64k'\r
- as the unit.\r
-\r
- @param Base2Data Pointer to Base2_Data\r
-\r
- @retval EFI_SUCCESS Transform successfully.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-UINT16\r
-Base2ToByteWith64KUnit (\r
- IN EFI_EXP_BASE2_DATA *Base2Data\r
- )\r
-{\r
- UINT16 Value;\r
- UINT16 Exponent;\r
-\r
- Value = Base2Data->Value;\r
- Exponent = Base2Data->Exponent;\r
- Exponent -= 16;\r
- Value <<= Exponent;\r
-\r
- return Value;\r
-}\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscBiosVendor (Type 0).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscBiosVendor)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN VendorStrLen;\r
- UINTN VerStrLen;\r
- UINTN DateStrLen;\r
- CHAR16 *Version;\r
- CHAR16 *ReleaseDate;\r
- CHAR16 BiosVersion[100]; //Assuming that strings are < 100 UCHAR\r
- CHAR16 BiosReleaseDate[100]; //Assuming that strings are < 100 UCHAR\r
- CHAR16 BiosReleaseTime[100]; //Assuming that strings are < 100 UCHAR\r
- EFI_STATUS Status;\r
- EFI_STRING Char16String;\r
- STRING_REF TokenToGet;\r
- STRING_REF TokenToUpdate;\r
- SMBIOS_TABLE_TYPE0 *SmbiosRecord;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- EFI_MISC_BIOS_VENDOR *ForType0InputData;\r
- BIOS_ID_IMAGE BiosIdImage;\r
- UINT16 UVerStr[32];\r
- UINTN LoopIndex;\r
- UINTN CopyIndex;\r
- MANIFEST_OEM_DATA *IFWIVerStruct;\r
- UINT8 *Data8 = NULL;\r
- UINT16 SpaceVer[2]={0x0020,0x0000};\r
- UINT16 BIOSVersionTemp[100];\r
-\r
- ForType0InputData = (EFI_MISC_BIOS_VENDOR *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- GetBiosId (&BiosIdImage);\r
-\r
- //\r
- // Add VLV2 BIOS Version and Release data\r
- //\r
- SetMem(BiosVersion, sizeof(BiosVersion), 0);\r
- SetMem(BiosReleaseDate, sizeof(BiosReleaseDate), 0);\r
- SetMem(BiosReleaseTime, sizeof(BiosReleaseTime), 0);\r
- Status = GetBiosVersionDateTime (BiosVersion, BiosReleaseDate, BiosReleaseTime);\r
- DEBUG ((EFI_D_ERROR, "GetBiosVersionDateTime :%s %s %s \n", BiosVersion, BiosReleaseDate, BiosReleaseTime));\r
- if (StrLen (BiosVersion) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_BIOS_VERSION);\r
- HiiSetString (mHiiHandle, TokenToUpdate, BiosVersion, NULL);\r
- }\r
-\r
- if (StrLen(BiosReleaseDate) > 0) {\r
- TokenToUpdate = STRING_TOKEN (STR_MISC_BIOS_RELEASE_DATE);\r
- HiiSetString (mHiiHandle, TokenToUpdate, BiosReleaseDate, NULL);\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BIOS_VENDOR);\r
- Char16String = SmbiosMiscGetString (TokenToGet);\r
- VendorStrLen = StrLen(Char16String);\r
- if (VendorStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BIOS_VERSION);\r
- Version = SmbiosMiscGetString (TokenToGet);\r
-\r
- ZeroMem (UVerStr, 2*32);\r
- ZeroMem (BIOSVersionTemp, 2*100);\r
- StrCat (BIOSVersionTemp,Version);\r
- Data8 = AllocatePool (SECTOR_SIZE_4KB);\r
- ZeroMem (Data8, SECTOR_SIZE_4KB);\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiSpiProtocolGuid,\r
- NULL,\r
- (VOID **)&mSpiProtocol\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- //\r
- // Get data form SPI ROM.\r
- //\r
- Status = FlashRead (\r
- MEM_IFWIVER_START,\r
- Data8,\r
- SECTOR_SIZE_4KB,\r
- EnumSpiRegionAll\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- for(LoopIndex = 0; LoopIndex <= SECTOR_SIZE_4KB; LoopIndex++) {\r
- IFWIVerStruct = (MANIFEST_OEM_DATA *)(Data8 + LoopIndex);\r
- if(IFWIVerStruct->Signature == SIGNATURE_32('$','F','U','D')) {\r
- DEBUG ((EFI_D_ERROR, "the IFWI Length is:%d\n", IFWIVerStruct->IFWIVersionLen));\r
- if(IFWIVerStruct->IFWIVersionLen < 32) {\r
- for(CopyIndex = 0; CopyIndex < IFWIVerStruct->IFWIVersionLen; CopyIndex++) {\r
- UVerStr[CopyIndex] = (UINT16)IFWIVerStruct->IFWIVersion[CopyIndex];\r
- }\r
- UVerStr[CopyIndex] = 0x0000;\r
- DEBUG ((EFI_D_ERROR, "The IFWI Version is :%s,the IFWI Length is:%d\n", UVerStr,IFWIVerStruct->IFWIVersionLen));\r
- StrCat(BIOSVersionTemp,SpaceVer);\r
- StrCat(BIOSVersionTemp,UVerStr);\r
- DEBUG ((EFI_D_ERROR, "The BIOS and IFWI Version is :%s\n", BIOSVersionTemp));\r
- }\r
- break;\r
- }\r
- }\r
- }\r
- }\r
- FreePool(Data8);\r
-\r
- VerStrLen = StrLen(BIOSVersionTemp);\r
- if (VerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BIOS_RELEASE_DATE);\r
- ReleaseDate = SmbiosMiscGetString (TokenToGet);\r
- DateStrLen = StrLen(ReleaseDate);\r
- if (DateStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE0) + VendorStrLen + 1 + VerStrLen + 1 + DateStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE0) + VendorStrLen + 1 + VerStrLen + 1 + DateStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_BIOS_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE0);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- //\r
- // Vendor will be the 1st optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Vendor = 1;\r
-\r
- //\r
- // Version will be the 2nd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->BiosVersion = 2;\r
- SmbiosRecord->BiosSegment = (UINT16)ForType0InputData->BiosStartingAddress;\r
-\r
- //\r
- // ReleaseDate will be the 3rd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->BiosReleaseDate = 3;\r
-\r
- //\r
- // Tiger has no PCD value to indicate BIOS Size, just fill 0 for simply.\r
- //\r
- SmbiosRecord->BiosSize = 0;\r
- SmbiosRecord->BiosCharacteristics = *(MISC_BIOS_CHARACTERISTICS*)(&ForType0InputData->BiosCharacteristics1);\r
-\r
- //\r
- // CharacterExtensionBytes also store in ForType0InputData->BiosCharacteristics1 later two bytes to save size.\r
- //\r
- SmbiosRecord->BIOSCharacteristicsExtensionBytes[0] = *((UINT8 *) &ForType0InputData->BiosCharacteristics1 + 4);\r
- SmbiosRecord->BIOSCharacteristicsExtensionBytes[1] = *((UINT8 *) &ForType0InputData->BiosCharacteristics1 + 5);\r
-\r
- SmbiosRecord->SystemBiosMajorRelease = ForType0InputData->BiosMajorRelease;\r
- SmbiosRecord->SystemBiosMinorRelease = ForType0InputData->BiosMinorRelease;\r
- SmbiosRecord->EmbeddedControllerFirmwareMajorRelease = ForType0InputData->BiosEmbeddedFirmwareMajorRelease;\r
- SmbiosRecord->EmbeddedControllerFirmwareMinorRelease = ForType0InputData->BiosEmbeddedFirmwareMinorRelease;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(Char16String, OptionalStrStart);\r
- UnicodeStrToAsciiStr(BIOSVersionTemp, OptionalStrStart + VendorStrLen + 1);\r
- UnicodeStrToAsciiStr(ReleaseDate, OptionalStrStart + VendorStrLen + 1 + VerStrLen + 1);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
-\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscBootInformationData.c\r
-\r
-Abstract:\r
-\r
- Static data of Boot information.\r
- Boot information is Misc. subclass type 26 and SMBIOS type 32.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_BOOT_INFORMATION_STATUS_DATA, BootInformationStatus)\r
-= {\r
- EfiBootInformationStatusNoError, // BootInformationStatus\r
- 0 // BootInformationData\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscBootInformationFunction.c\r
-\r
-Abstract:\r
-\r
- boot information boot time changes.\r
- SMBIOS type 32.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscBootInformation (Type 32).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-\r
-MISC_SMBIOS_TABLE_FUNCTION(BootInformationStatus)\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE32 *SmbiosRecord;\r
- EFI_MISC_BOOT_INFORMATION_STATUS* ForType32InputData;\r
-\r
- ForType32InputData = (EFI_MISC_BOOT_INFORMATION_STATUS *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE32) + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE32) + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_BOOT_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE32);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->BootStatus = (UINT8)ForType32InputData->BootInformationStatus;\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscChassisManufacturer.uni\r
-// \r
-// Abstract:\r
-// \r
-// Chassis information\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_CHASSIS_MANUFACTURER #language en-US "Circuitco"\r
-#string STR_MISC_CHASSIS_VERSION #language en-US " "\r
-#string STR_MISC_CHASSIS_SERIAL_NUMBER #language en-US " "\r
-#string STR_MISC_CHASSIS_ASSET_TAG #language en-US " "\r
-#string STR_MISC_CHASSIS_SKU_NUMBER #language en-US " "\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscChassisManufacturerData.c\r
-\r
-Abstract:\r
-\r
- Static data is Chassis Manufacturer information.\r
- Chassis Manufacturer information is Misc. subclass type 5 and SMBIOS type 3.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Chassis Manufacturer data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_CHASSIS_MANUFACTURER_DATA, MiscChassisManufacturer)\r
-= {\r
- STRING_TOKEN(STR_MISC_CHASSIS_MANUFACTURER), // ChassisManufactrurer\r
- STRING_TOKEN(STR_MISC_CHASSIS_VERSION), // ChassisVersion\r
- STRING_TOKEN(STR_MISC_CHASSIS_SERIAL_NUMBER), // ChassisSerialNumber\r
- STRING_TOKEN(STR_MISC_CHASSIS_ASSET_TAG), // ChassisAssetTag\r
- { // ChassisTypeStatus\r
- EfiMiscChassisTypeUnknown, // ChassisType\r
- 0, // ChassisLockPresent\r
- 0 // Reserved\r
- },\r
- EfiChassisStateSafe, // ChassisBootupState\r
- EfiChassisStateSafe, // ChassisPowerSupplyState\r
- EfiChassisStateOther, // ChassisThermalState\r
- EfiChassisSecurityStatusOther, // ChassisSecurityState\r
- 0, // ChassisOemDefined\r
- 0, // ChassisHeight\r
- 0, // ChassisNumberPowerCords\r
- 0, // ChassisElementCount\r
- 0, // ChassisElementRecordLength\r
- { // ChassisElements\r
- {0, 0, 0}, // ChassisElementType\r
- 0, // ChassisElementStructure\r
- EfiBaseBoardTypeUnknown, // ChassisBaseBoard\r
- 0, // ChassisElementMinimum\r
- 0 // ChassisElementMaximum\r
- },\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscChassisManufacturerFunction.c\r
-\r
-Abstract:\r
-\r
- Chassis manufacturer information boot time changes.\r
- SMBIOS type 3.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "MiscSubclassDriver.h"\r
-#include <Guid/PlatformInfo.h>\r
-\r
-\r
-extern EFI_PLATFORM_INFO_HOB *mPlatformInfo;\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscChassisManufacturer (Type 3).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscChassisManufacturer)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN ManuStrLen;\r
- UINTN VerStrLen;\r
- UINTN AssertTagStrLen;\r
- UINTN SerialNumStrLen;\r
- EFI_STATUS Status;\r
- EFI_STRING Manufacturer;\r
- EFI_STRING Version;\r
- EFI_STRING SerialNumber;\r
- EFI_STRING AssertTag;\r
- STRING_REF TokenToGet;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE3 *SmbiosRecord;\r
- EFI_MISC_CHASSIS_MANUFACTURER *ForType3InputData;\r
- CHAR16 Buffer[40];\r
-\r
- ForType3InputData = (EFI_MISC_CHASSIS_MANUFACTURER *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL || mPlatformInfo == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- if (BOARD_ID_MINNOW2_TURBOT == mPlatformInfo->BoardId) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer),L"ADI");\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_CHASSIS_MANUFACTURER), Buffer, NULL);\r
- } \r
- TokenToGet = STRING_TOKEN (STR_MISC_CHASSIS_MANUFACTURER);\r
- Manufacturer = SmbiosMiscGetString (TokenToGet);\r
- ManuStrLen = StrLen(Manufacturer);\r
- if (ManuStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_CHASSIS_VERSION);\r
- Version = SmbiosMiscGetString (TokenToGet);\r
- VerStrLen = StrLen(Version);\r
- if (VerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_CHASSIS_SERIAL_NUMBER);\r
- SerialNumber = SmbiosMiscGetString (TokenToGet);\r
- SerialNumStrLen = StrLen(SerialNumber);\r
- if (SerialNumStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_CHASSIS_ASSET_TAG);\r
- AssertTag = SmbiosMiscGetString (TokenToGet);\r
- AssertTagStrLen = StrLen(AssertTag);\r
- if (AssertTagStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE3) + ManuStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE3) + ManuStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + AssertTagStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_ENCLOSURE;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE3);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- //\r
- // Manu will be the 1st optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Manufacturer = 1;\r
- SmbiosRecord->Type = (UINT8)ForType3InputData->ChassisType.ChassisType;\r
-\r
- //\r
- // Version will be the 2nd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Version = 2;\r
-\r
- //\r
- // SerialNumber will be the 3rd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->SerialNumber = 3;\r
-\r
- //\r
- // AssertTag will be the 4th optional string following the formatted structure.\r
- //\r
- SmbiosRecord->AssetTag = 4;\r
- SmbiosRecord->BootupState = (UINT8)ForType3InputData->ChassisBootupState;\r
- SmbiosRecord->PowerSupplyState = (UINT8)ForType3InputData->ChassisPowerSupplyState;\r
- SmbiosRecord->ThermalState = (UINT8)ForType3InputData->ChassisThermalState;\r
- SmbiosRecord->SecurityStatus = (UINT8)ForType3InputData->ChassisSecurityState;\r
- CopyMem (SmbiosRecord->OemDefined,(UINT8*)&ForType3InputData->ChassisOemDefined, 4);\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(Manufacturer, OptionalStrStart);\r
- UnicodeStrToAsciiStr(Version, OptionalStrStart + ManuStrLen + 1);\r
- UnicodeStrToAsciiStr(SerialNumber, OptionalStrStart + ManuStrLen + 1 + VerStrLen + 1);\r
- UnicodeStrToAsciiStr(AssertTag, OptionalStrStart + ManuStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
-\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscMemoryDevice.uni\r
-// \r
-// Abstract:\r
-// \r
-// Memory Device \r
-// Misc. subclass type 17.\r
-// SMBIOS type 17.\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_MEM_DEV_LOCATOR_0 #language en-US "MODULE 0"\r
-#string STR_MISC_MEM_DEV_LOCATOR_1 #language en-US "MODULE 1"\r
-#string STR_MISC_MEM_DEV_LOCATOR0 #language en-US "DIMM 0"\r
-#string STR_MISC_MEM_DEV_LOCATOR1 #language en-US "DIMM 1"\r
-#string STR_MISC_MEM_BANK_LOCATOR0 #language en-US "BANK 0"\r
-#string STR_MISC_MEM_BANK_LOCATOR1 #language en-US "BANK 1"\r
-#string STR_MISC_MEM_MANUFACTURER #language en-US "Micron"\r
-#string STR_MISC_MEM_SERIAL_NO #language en-US " "\r
-#string STR_MISC_MEM_ASSET_TAG #language en-US " "\r
-#string STR_MISC_MEM_PART_NUMBER #language en-US " "\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscMemoryDeviceData.c\r
-\r
-Abstract:\r
-\r
- Memory Device\r
- Misc. subclass type 17.\r
- SMBIOS type 17.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "MiscSubclassDriver.h"\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MEMORY_ARRAY_LINK_DATA, MiscMemoryDevice) = {\r
- STRING_TOKEN (STR_MISC_MEM_DEV_LOCATOR0), // Memory Device locator\r
- STRING_TOKEN (STR_MISC_MEM_BANK_LOCATOR0), // Memory Bank Locator\r
- STRING_TOKEN (STR_MISC_MEM_MANUFACTURER), // Memory manufacturer\r
- STRING_TOKEN (STR_MISC_MEM_SERIAL_NO), // Memory serial Number\r
- STRING_TOKEN (STR_MISC_MEM_ASSET_TAG), // Memory Asset Tag\r
- STRING_TOKEN (STR_MISC_MEM_PART_NUMBER), // Memory Part Number\r
- 0, // Memory Array Link\r
- 0, // Memory SubArray link\r
- 0, // UINT16 MemoryTotalWidth\r
- 0, // UINT16 MemoryDatawidth\r
- 0, // Memory Device Size\r
- EfiMemoryFormFactorDip, // Memory Form Factor\r
- 2, // UINT8 Memory Device type\r
- EfiMemoryTypeDram, // Memory Type\r
- 0, // Memory Type Detail\r
- 0, // Memory Speed\r
- 0 // Memory State\r
-\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscMemoryDeviceFunction.c\r
-\r
-Abstract:\r
-\r
- Memory Device\r
- Misc. subclass type 17.\r
- SMBIOS type 17.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "MiscSubclassDriver.h"\r
-#include <Protocol/DataHub.h>\r
-#include <Guid/DataHubRecords.h>\r
-#include <Protocol/MemInfo.h>\r
-\r
-\r
-#define FREQ_800 0x00\r
-#define FREQ_1066 0x01\r
-#define FREQ_1333 0x02\r
-#define FREQ_1600 0x03\r
-\r
-#define MAX_SOCKETS 2\r
-#define EfiMemoryTypeDdr3 0x18\r
-\r
-enum {\r
- DDRType_DDR3 = 0,\r
- DDRType_DDR3L = 1,\r
- DDRType_DDR3U = 2,\r
- DDRType_DDR3All = 3,\r
- DDRType_LPDDR2 = 4,\r
- DDRType_LPDDR3 = 5,\r
- DDRType_DDR4 = 6\r
-};\r
-\r
-\r
-typedef struct {\r
- EFI_PHYSICAL_ADDRESS MemoryArrayStartAddress;\r
- EFI_PHYSICAL_ADDRESS MemoryArrayEndAddress;\r
- EFI_INTER_LINK_DATA PhysicalMemoryArrayLink;\r
- UINT16 MemoryArrayPartitionWidth;\r
-} EFI_MEMORY_ARRAY_START_ADDRESS;\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscBiosVendor (Type 0).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-VOID\r
-GetType16Hndl (\r
- IN EFI_SMBIOS_PROTOCOL *Smbios,\r
- OUT EFI_SMBIOS_HANDLE *Handle\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_TYPE RecordType;\r
- EFI_SMBIOS_TABLE_HEADER *Buffer;\r
-\r
- *Handle = 0;\r
- RecordType = EFI_SMBIOS_TYPE_PHYSICAL_MEMORY_ARRAY;\r
-\r
- Status = Smbios->GetNext (\r
- Smbios,\r
- Handle,\r
- &RecordType,\r
- &Buffer,\r
- NULL\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- return;\r
- }\r
- *Handle = 0xFFFF;\r
-}\r
-\r
-MISC_SMBIOS_TABLE_FUNCTION( MiscMemoryDevice )\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN MemDeviceStrLen;\r
- UINTN MemBankLocatorStrLen;\r
- UINTN MemManufacturerStrLen;\r
- UINTN MemSerialNumberStrLen;\r
- UINTN MemAssetTagStrLen;\r
- UINTN MemPartNumberStrLen;\r
- CHAR16 *MemDevice;\r
- CHAR16 *MemBankLocator;\r
- CHAR16 *MemManufacturer;\r
- CHAR16 *MemSerialNumber;\r
- CHAR16 *MemAssetTag;\r
- CHAR16 *MemPartNumber;\r
- EFI_STATUS Status;\r
- STRING_REF TokenToGet;\r
- SMBIOS_TABLE_TYPE17 *SmbiosRecord;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- EFI_MEMORY_ARRAY_LINK_DATA *ForType17InputData;\r
- UINT16 DdrFreq=0;\r
- UINT16 Type16Handle=0;\r
- MEM_INFO_PROTOCOL *MemInfoHob;\r
- UINT8 MemoryType;\r
-\r
- UINT8 Dimm;\r
- UINT8 NumSlots;\r
- STRING_REF DevLocator[] = {\r
- STRING_TOKEN(STR_MISC_MEM_DEV_LOCATOR0), STRING_TOKEN(STR_MISC_MEM_DEV_LOCATOR1)\r
- };\r
- STRING_REF BankLocator[] = {\r
- STRING_TOKEN(STR_MISC_MEM_BANK_LOCATOR0), STRING_TOKEN(STR_MISC_MEM_BANK_LOCATOR1)\r
- };\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
- ForType17InputData = (EFI_MEMORY_ARRAY_LINK_DATA *)RecordData;\r
-\r
- //\r
- // Get Memory size parameters for each rank from the chipset registers\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gMemInfoProtocolGuid,\r
- NULL,\r
- (void **)&MemInfoHob\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- NumSlots = (UINT8)(MAX_SOCKETS);\r
-\r
- //\r
- // Memory Freq\r
- //\r
- switch (MemInfoHob->MemInfoData.ddrFreq){\r
- case FREQ_800:\r
- DdrFreq = 800;\r
- break;\r
- case FREQ_1066:\r
- DdrFreq = 1066;\r
- break;\r
- case FREQ_1333:\r
- DdrFreq = 1333;\r
- break;\r
- case FREQ_1600:\r
- DdrFreq = 1600;\r
- break;\r
- default:\r
- DdrFreq = 0;\r
- break;\r
- }\r
-\r
- //\r
- // Memory Type\r
- //\r
- switch (MemInfoHob->MemInfoData.ddrType) {\r
- case DDRType_LPDDR2:\r
- MemoryType = EfiMemoryTypeDdr2;\r
- break;\r
- case DDRType_DDR3:\r
- case DDRType_DDR3L:\r
- case DDRType_DDR3U:\r
- case DDRType_LPDDR3:\r
- MemoryType = EfiMemoryTypeDdr3;\r
- break;\r
- default:\r
- MemoryType = EfiMemoryTypeUnknown;\r
- break;\r
- }\r
-\r
- for (Dimm = 0; Dimm < NumSlots; Dimm++) {\r
- //\r
- // Memory Device Locator\r
- //\r
- TokenToGet = DevLocator[Dimm];\r
- MemDevice = SmbiosMiscGetString (TokenToGet);\r
- MemDeviceStrLen = StrLen(MemDevice);\r
- if (MemDeviceStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = DevLocator[Dimm];\r
- MemDevice = SmbiosMiscGetString (TokenToGet);\r
- MemDeviceStrLen = StrLen(MemDevice);\r
- if (MemDeviceStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Memory Bank Locator\r
- //\r
- TokenToGet = BankLocator[Dimm];\r
- MemBankLocator = SmbiosMiscGetString (TokenToGet);\r
- MemBankLocatorStrLen = StrLen(MemBankLocator);\r
- if (MemBankLocatorStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Memory Manufacturer\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_MEM_MANUFACTURER);\r
- MemManufacturer = SmbiosMiscGetString (TokenToGet);\r
- MemManufacturerStrLen = StrLen(MemManufacturer);\r
- if (MemManufacturerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Memory Serial Number\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_MEM_SERIAL_NO);\r
- MemSerialNumber = SmbiosMiscGetString (TokenToGet);\r
- MemSerialNumberStrLen = StrLen(MemSerialNumber);\r
- if (MemSerialNumberStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Memory Asset Tag Number\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_MEM_ASSET_TAG);\r
- MemAssetTag = SmbiosMiscGetString (TokenToGet);\r
- MemAssetTagStrLen = StrLen(MemAssetTag);\r
- if (MemAssetTagStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Memory Part Number\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_MEM_PART_NUMBER);\r
- MemPartNumber = SmbiosMiscGetString (TokenToGet);\r
- MemPartNumberStrLen = StrLen(MemPartNumber);\r
- if (MemPartNumberStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE17) + MemDeviceStrLen + 1 + MemBankLocatorStrLen + 1 + MemManufacturerStrLen + 1 + MemSerialNumberStrLen + 1 + MemAssetTagStrLen+1 + MemPartNumberStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE17) + MemDeviceStrLen + 1 + MemBankLocatorStrLen + 1 + MemManufacturerStrLen + 1 + MemSerialNumberStrLen + 1 + MemAssetTagStrLen+1 + MemPartNumberStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_MEMORY_DEVICE;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE17);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- //\r
- // Memory Array Handle will be the 3rd optional string following the formatted structure.\r
- //\r
- GetType16Hndl( Smbios, &Type16Handle);\r
- SmbiosRecord->MemoryArrayHandle = Type16Handle;\r
-\r
- //\r
- // Memory Size\r
- //\r
- if ((MemInfoHob->MemInfoData.dimmSize[Dimm])!=0){\r
- SmbiosRecord->TotalWidth = 32;\r
- SmbiosRecord->DataWidth = 32;\r
- SmbiosRecord->Size = MemInfoHob->MemInfoData.dimmSize[Dimm];\r
- SmbiosRecord->Speed = DdrFreq;\r
- SmbiosRecord->ConfiguredMemoryClockSpeed = DdrFreq;\r
- SmbiosRecord->FormFactor = EfiMemoryFormFactorDimm;\r
- }\r
-\r
- SmbiosRecord->DeviceSet =(UINT8) ForType17InputData->MemoryDeviceSet;\r
- SmbiosRecord->DeviceLocator= 1;\r
- SmbiosRecord->BankLocator = 2;\r
-\r
-\r
- SmbiosRecord->Manufacturer = 3;\r
- SmbiosRecord->SerialNumber= 4;\r
- SmbiosRecord->AssetTag= 5;\r
- SmbiosRecord->PartNumber= 6;\r
- SmbiosRecord->Attributes = (UINT8) ForType17InputData->MemoryState;\r
- SmbiosRecord->MemoryType = MemoryType;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(MemDevice, OptionalStrStart);\r
- UnicodeStrToAsciiStr(MemBankLocator, OptionalStrStart + MemDeviceStrLen + 1);\r
- UnicodeStrToAsciiStr(MemManufacturer, OptionalStrStart + MemDeviceStrLen + 1 + MemBankLocatorStrLen + 1);\r
- UnicodeStrToAsciiStr(MemSerialNumber, OptionalStrStart + MemDeviceStrLen + 1 + MemBankLocatorStrLen + 1 + MemManufacturerStrLen + 1);\r
- UnicodeStrToAsciiStr(MemAssetTag, OptionalStrStart + MemDeviceStrLen + 1 + MemBankLocatorStrLen + 1 + MemManufacturerStrLen + 1 + MemSerialNumberStrLen + 1);\r
- UnicodeStrToAsciiStr(MemPartNumber, OptionalStrStart + MemDeviceStrLen + 1 + MemBankLocatorStrLen + 1 + MemManufacturerStrLen + 1 + MemSerialNumberStrLen + 1+ MemAssetTagStrLen+1 );\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- }\r
- return Status;\r
-}\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscNumberOfInstallableLanguagesData.c\r
-\r
-Abstract:\r
-\r
- Static data of the Number of installable languages information.\r
- Number of installable languages information is Misc. subclass type 11 and SMBIOS type 13.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_NUMBER_OF_INSTALLABLE_LANGUAGES_DATA, NumberOfInstallableLanguages)\r
-= {\r
- 1, // NumberOfInstallableLanguages\r
- { // LanguageFlags\r
- 1, // AbbreviatedLanguageFormat\r
- 0 // Reserved\r
- },\r
- STRING_TOKEN(STR_MISC_SYSTEM_LANGUAGE_EN_US) // CurrentLanguageNumber\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2019, Intel Corporation. All rights reserved.<BR>\r
-\r
-\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-\r
-\r
-\r
-\r
-Module Name:\r
-\r
- MiscNumberOfInstallableLanguagesFunction.c\r
-\r
-Abstract:\r
-\r
- This driver parses the mSmbiosMiscDataTable structure and reports\r
- any generated data.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-/**\r
- Check whether the language is supported for given HII handle\r
-\r
- @param HiiHandle The HII package list handle.\r
- @param Offset The offest of current lanague in the supported languages.\r
- @param CurrentLang The language code.\r
-\r
- @retval TRUE Supported.\r
- @retval FALSE Not Supported.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-CurrentLanguageMatch (\r
- IN EFI_HII_HANDLE HiiHandle,\r
- OUT UINT16 *Offset,\r
- OUT CHAR8 *CurrentLang\r
- )\r
-{\r
- CHAR8 *DefaultLang;\r
- CHAR8 *BestLanguage;\r
- CHAR8 *Languages;\r
- CHAR8 *MatchLang;\r
- CHAR8 *EndMatchLang;\r
- UINTN CompareLength;\r
-\r
- Languages = HiiGetSupportedLanguages (HiiHandle);\r
- if (Languages == NULL) {\r
- return;\r
- }\r
-\r
- CurrentLang = GetEfiGlobalVariable (L"PlatformLang");\r
- DefaultLang = (CHAR8 *) PcdGetPtr (PcdUefiVariableDefaultPlatformLang);\r
- BestLanguage = GetBestLanguage (\r
- Languages,\r
- FALSE,\r
- (CurrentLang != NULL) ? CurrentLang : "",\r
- DefaultLang,\r
- NULL\r
- );\r
- if (BestLanguage != NULL) {\r
- //\r
- // Find the best matching RFC 4646 language, compute the offset.\r
- //\r
- CompareLength = AsciiStrLen (BestLanguage);\r
- for (MatchLang = Languages, (*Offset) = 0; *MatchLang != '\0'; (*Offset)++) {\r
- //\r
- // Seek to the end of current match language.\r
- //\r
- for (EndMatchLang = MatchLang; *EndMatchLang != '\0' && *EndMatchLang != ';'; EndMatchLang++);\r
-\r
- if ((EndMatchLang == MatchLang + CompareLength) && AsciiStrnCmp(MatchLang, BestLanguage, CompareLength) == 0) {\r
- //\r
- // Find the current best Language in the supported languages\r
- //\r
- break;\r
- }\r
- //\r
- // best language match be in the supported language.\r
- //\r
- ASSERT (*EndMatchLang == ';');\r
- MatchLang = EndMatchLang + 1;\r
- }\r
- FreePool (BestLanguage);\r
- }\r
-\r
- FreePool (Languages);\r
- if (CurrentLang != NULL) {\r
- FreePool (CurrentLang);\r
- }\r
- return ;\r
-}\r
-\r
-\r
-/**\r
- Get next language from language code list (with separator ';').\r
-\r
- @param LangCode Input: point to first language in the list. On\r
- Otput: point to next language in the list, or\r
- NULL if no more language in the list.\r
- @param Lang The first language in the list.\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-GetNextLanguage (\r
- IN OUT CHAR8 **LangCode,\r
- OUT CHAR8 *Lang\r
- )\r
-{\r
- UINTN Index;\r
- CHAR8 *StringPtr;\r
-\r
- ASSERT (LangCode != NULL);\r
- ASSERT (*LangCode != NULL);\r
- ASSERT (Lang != NULL);\r
-\r
- Index = 0;\r
- StringPtr = *LangCode;\r
- while (StringPtr[Index] != 0 && StringPtr[Index] != ';') {\r
- Index++;\r
- }\r
-\r
- CopyMem (Lang, StringPtr, Index);\r
- Lang[Index] = 0;\r
-\r
- if (StringPtr[Index] == ';') {\r
- Index++;\r
- }\r
- *LangCode = StringPtr + Index;\r
-}\r
-\r
-/**\r
- This function returns the number of supported languages on HiiHandle.\r
-\r
- @param HiiHandle The HII package list handle.\r
-\r
- @retval The number of supported languages.\r
-\r
-**/\r
-UINT16\r
-EFIAPI\r
-GetSupportedLanguageNumber (\r
- IN EFI_HII_HANDLE HiiHandle\r
- )\r
-{\r
- CHAR8 *Lang;\r
- CHAR8 *Languages;\r
- CHAR8 *LanguageString;\r
- UINT16 LangNumber;\r
-\r
- Languages = HiiGetSupportedLanguages (HiiHandle);\r
- if (Languages == NULL) {\r
- return 0;\r
- }\r
-\r
- LangNumber = 0;\r
- Lang = AllocatePool (AsciiStrSize (Languages));\r
- if (Lang != NULL) {\r
- LanguageString = Languages;\r
- while (*LanguageString != 0) {\r
- GetNextLanguage (&LanguageString, Lang);\r
- LangNumber++;\r
- }\r
- FreePool (Lang);\r
- }\r
- FreePool (Languages);\r
- return LangNumber;\r
-}\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscNumberOfInstallableLanguages (Type 13).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(NumberOfInstallableLanguages)\r
-{\r
- UINTN LangStrLen;\r
- CHAR8 CurrentLang[SMBIOS_STRING_MAX_LENGTH + 1];\r
- CHAR8 *OptionalStrStart;\r
- UINT16 Offset;\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE13 *SmbiosRecord;\r
- EFI_MISC_NUMBER_OF_INSTALLABLE_LANGUAGES *ForType13InputData;\r
-\r
- ForType13InputData = (EFI_MISC_NUMBER_OF_INSTALLABLE_LANGUAGES *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- ForType13InputData->NumberOfInstallableLanguages = GetSupportedLanguageNumber (mHiiHandle);\r
-\r
- //\r
- // Try to check if current langcode matches with the langcodes in installed languages\r
- //\r
- ZeroMem(CurrentLang, SMBIOS_STRING_MAX_LENGTH + 1);\r
- CurrentLanguageMatch (mHiiHandle, &Offset, CurrentLang);\r
- LangStrLen = AsciiStrLen(CurrentLang);\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE13) + LangStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE13) + LangStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_BIOS_LANGUAGE_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE13);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- SmbiosRecord->InstallableLanguages = (UINT8)ForType13InputData->NumberOfInstallableLanguages;\r
- SmbiosRecord->Flags = (UINT8)ForType13InputData->LanguageFlags.AbbreviatedLanguageFormat;\r
- SmbiosRecord->CurrentLanguages = 1;\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- AsciiStrCpy(OptionalStrStart, CurrentLang);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscOemSring.uni\r
-// \r
-// Abstract:\r
-// \r
-// Language Information\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-#string STR_INTEL_ETK_VER #language en-US "ETK_VER_02.01"\r
-#string STR_INTEL_ETK_VER_FOR_ROEM #language en-US "ETK_VER_02.00"\r
-#string STR_MISC_OEM_EN_US #language en-US "English (US)"\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscOemStringData.c\r
-\r
-Abstract:\r
-\r
- Static data of OEM String information.\r
- OEM String information is Misc. subclass type 9 and SMBIOS type 11.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_OEM_STRING, MiscOemString) = {\r
- STRING_TOKEN(STR_INTEL_ETK_VER)\r
-};\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_OEM_STRING_DATA, OemString)\r
-= { STRING_TOKEN(STR_MISC_OEM_EN_US) };\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- MiscOemStringFunction.c\r
-\r
-Abstract:\r
-\r
- boot information boot time changes.\r
- SMBIOS type 11.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscOemString (Type 11).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(OemString)\r
-{\r
- UINTN OemStrLen;\r
- CHAR8 *OptionalStrStart;\r
- EFI_STATUS Status;\r
- EFI_STRING OemStr;\r
- STRING_REF TokenToGet;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE11 *SmbiosRecord;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_OEM_EN_US);\r
- OemStr = SmbiosMiscGetString (TokenToGet);\r
- OemStrLen = StrLen(OemStr);\r
- if (OemStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE11) + OemStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE11) + OemStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_OEM_STRINGS;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE11);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->StringCount = 1;\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(OemStr, OptionalStrStart);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscOemType0x90.uni\r
-// \r
-// Abstract:\r
-// \r
-// Firmware Version Information \r
-// SMBIOS type 0x90.\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_SEC_VERSION #language en-US "NA"\r
-#string STR_MISC_UCODE_VERSION #language en-US "NA"\r
-#string STR_MISC_GOP_VERSION #language en-US "NA"\r
-#string STR_MISC_PROCESSOR_STEPPING #language en-US "NA"\r
-\r
- \r
- \r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved.\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- MiscOemType0x90Data.c\r
-\r
-Abstract:\r
-\r
- This file contains the Misc Oem Data (SMBIOS data type 0x90)\r
-\r
---*/\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Oem data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_OEM_TYPE_0x90, MiscOemType0x90) = {\r
-\r
-STRING_TOKEN (STR_MISC_SEC_VERSION),\r
-STRING_TOKEN (STR_MISC_UCODE_VERSION),\r
-STRING_TOKEN (STR_MISC_GOP_VERSION),\r
-STRING_TOKEN (STR_MISC_PROCESSOR_STEPPING),\r
-\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved.\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- MiscOemType0x88Function.c\r
-\r
-Abstract:\r
-\r
- The function that processes the Smbios data type 0x88 before they\r
- are submitted to Data Hub\r
-\r
---*/\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-#include <Library/PrintLib.h>\r
-#include <Library/CpuIA32.h>\r
-#include <Protocol/DxeSmmReadyToLock.h>\r
-\r
-\r
-VOID\r
-GetCPUStepping ( )\r
-{\r
- CHAR16 Buffer[40];\r
-\r
- UINT16 FamilyId;\r
- UINT8 Model;\r
- UINT8 SteppingId;\r
- UINT8 ProcessorType;\r
-\r
-\r
- EfiCpuVersion (&FamilyId, &Model, &SteppingId, &ProcessorType);\r
-\r
- //\r
- //we need raw Model data\r
- //\r
- Model = Model & 0xf;\r
-\r
- //\r
- //Family/Model/Step\r
- //\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%d/%d/%d", FamilyId, Model, SteppingId);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_PROCESSOR_STEPPING), Buffer, NULL);\r
-\r
-}\r
-\r
-EFI_STATUS\r
-SearchChildHandle(\r
- EFI_HANDLE Father,\r
- EFI_HANDLE *Child\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN HandleIndex;\r
- EFI_GUID **ProtocolGuidArray = NULL;\r
- UINTN ArrayCount;\r
- UINTN ProtocolIndex;\r
- UINTN OpenInfoCount;\r
- UINTN OpenInfoIndex;\r
- EFI_OPEN_PROTOCOL_INFORMATION_ENTRY *OpenInfo = NULL;\r
- UINTN mHandleCount;\r
- EFI_HANDLE *mHandleBuffer= NULL;\r
-\r
- //\r
- // Retrieve the list of all handles from the handle database\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- AllHandles,\r
- NULL,\r
- NULL,\r
- &mHandleCount,\r
- &mHandleBuffer\r
- );\r
-\r
- for (HandleIndex = 0; HandleIndex < mHandleCount; HandleIndex++) {\r
- //\r
- // Retrieve the list of all the protocols on each handle\r
- //\r
- Status = gBS->ProtocolsPerHandle (\r
- mHandleBuffer[HandleIndex],\r
- &ProtocolGuidArray,\r
- &ArrayCount\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- for (ProtocolIndex = 0; ProtocolIndex < ArrayCount; ProtocolIndex++) {\r
- Status = gBS->OpenProtocolInformation (\r
- mHandleBuffer[HandleIndex],\r
- ProtocolGuidArray[ProtocolIndex],\r
- &OpenInfo,\r
- &OpenInfoCount\r
- );\r
-\r
- if (!EFI_ERROR (Status)) {\r
- for (OpenInfoIndex = 0; OpenInfoIndex < OpenInfoCount; OpenInfoIndex++) {\r
- if(OpenInfo[OpenInfoIndex].AgentHandle == Father) {\r
- if ((OpenInfo[OpenInfoIndex].Attributes & EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER) == EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER) {\r
- *Child = mHandleBuffer[HandleIndex];\r
- Status = EFI_SUCCESS;\r
- goto TryReturn;\r
- }\r
- }\r
- }\r
- Status = EFI_NOT_FOUND;\r
- }\r
- }\r
- if(OpenInfo != NULL) {\r
- FreePool(OpenInfo);\r
- OpenInfo = NULL;\r
- }\r
- }\r
- if(ProtocolGuidArray != NULL) {\r
- FreePool (ProtocolGuidArray);\r
- ProtocolGuidArray = NULL;\r
- }\r
- }\r
-TryReturn:\r
- if(OpenInfo != NULL) {\r
- FreePool (OpenInfo);\r
- OpenInfo = NULL;\r
- }\r
- if(ProtocolGuidArray != NULL) {\r
- FreePool(ProtocolGuidArray);\r
- ProtocolGuidArray = NULL;\r
- }\r
- if(mHandleBuffer != NULL) {\r
- FreePool (mHandleBuffer);\r
- mHandleBuffer = NULL;\r
- }\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-JudgeHandleIsPCIDevice(\r
- EFI_HANDLE Handle,\r
- UINT8 Device,\r
- UINT8 Funs\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH *DPath;\r
-\r
- Status = gBS->HandleProtocol (\r
- Handle,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &DPath\r
- );\r
- if(!EFI_ERROR(Status)) {\r
- while(!IsDevicePathEnd(DPath)) {\r
- if((DPath->Type == HARDWARE_DEVICE_PATH) && (DPath->SubType == HW_PCI_DP)) {\r
- PCI_DEVICE_PATH *PCIPath;\r
- PCIPath = (PCI_DEVICE_PATH*) DPath;\r
- DPath = NextDevicePathNode(DPath);\r
-\r
- if(IsDevicePathEnd(DPath) && (PCIPath->Device == Device) && (PCIPath->Function == Funs)) {\r
- return EFI_SUCCESS;\r
- }\r
- } else {\r
- DPath = NextDevicePathNode(DPath);\r
- }\r
- }\r
- }\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_STATUS\r
-GetDriverName(\r
- EFI_HANDLE Handle\r
-)\r
-{\r
- EFI_DRIVER_BINDING_PROTOCOL *BindHandle = NULL;\r
- EFI_STATUS Status;\r
- UINT32 Version;\r
- UINT16 *Ptr;\r
- CHAR16 Buffer[40];\r
- STRING_REF TokenToUpdate;\r
- Status = gBS->OpenProtocol(\r
- Handle,\r
- &gEfiDriverBindingProtocolGuid,\r
- (VOID**)&BindHandle,\r
- NULL,\r
- NULL,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
-\r
- if (EFI_ERROR(Status)) {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- Version = BindHandle->Version;\r
- Ptr = (UINT16*)&Version;\r
- UnicodeSPrint(Buffer, sizeof (Buffer), L"%d.%d.%d", Version >> 24 , (Version >>16)& 0x0f ,*(Ptr));\r
-\r
- TokenToUpdate = (STRING_REF)STR_MISC_GOP_VERSION;\r
- HiiSetString(mHiiHandle, TokenToUpdate, Buffer, NULL);\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-GetGOPDriverName()\r
-{\r
- UINTN HandleCount;\r
- EFI_HANDLE *Handles= NULL;\r
- UINTN Index;\r
- EFI_STATUS Status;\r
- EFI_HANDLE Child = 0;\r
-\r
- Status = gBS->LocateHandleBuffer(\r
- ByProtocol,\r
- &gEfiDriverBindingProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &Handles\r
- );\r
-\r
- for (Index = 0; Index < HandleCount ; Index++) {\r
- Status = SearchChildHandle(Handles[Index], &Child);\r
- if(!EFI_ERROR(Status)) {\r
- Status = JudgeHandleIsPCIDevice(Child, 0x02, 0x00);\r
- if(!EFI_ERROR(Status)) {\r
- return GetDriverName(Handles[Index]);\r
- }\r
- }\r
- }\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-VOID\r
-GetUcodeVersion()\r
-{\r
- UINT32 MicroCodeVersion;\r
- CHAR16 Buffer[40];\r
-\r
- //\r
- // Microcode Revision\r
- //\r
- EfiWriteMsr (EFI_MSR_IA32_BIOS_SIGN_ID, 0);\r
- EfiCpuid (EFI_CPUID_VERSION_INFO, NULL);\r
- MicroCodeVersion = (UINT32) RShiftU64 (EfiReadMsr (EFI_MSR_IA32_BIOS_SIGN_ID), 32);\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%x", MicroCodeVersion);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_UCODE_VERSION), Buffer, NULL);\r
-}\r
-\r
-/**\r
- Publish the smbios OEM type 0x90.\r
-\r
- @param Event - Event whose notification function is being invoked (gEfiDxeSmmReadyToLockProtocolGuid).\r
- @param Context - Pointer to the notification functions context, which is implementation dependent.\r
-\r
- @retval None\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-AddSmbiosT0x90Callback (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN SECVerStrLen = 0;\r
- UINTN uCodeVerStrLen = 0;\r
- UINTN GOPStrLen = 0;\r
- UINTN SteppingStrLen = 0;\r
- SMBIOS_TABLE_TYPE90 *SmbiosRecord;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- CHAR16 *SECVer;\r
- CHAR16 *uCodeVer;\r
- CHAR16 *GOPVer;\r
- CHAR16 *Stepping;\r
- STRING_REF TokenToGet;\r
- CHAR8 *OptionalStrStart;\r
- EFI_SMBIOS_PROTOCOL *SmbiosProtocol;\r
-\r
- DEBUG ((EFI_D_INFO, "Executing SMBIOS T0x90 callback.\n"));\r
-\r
- gBS->CloseEvent (Event); // Unload this event.\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (Context == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmbiosProtocolGuid,\r
- NULL,\r
- (VOID *) &SmbiosProtocol\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- GetUcodeVersion();\r
- GetGOPDriverName();\r
- GetCPUStepping();\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_SEC_VERSION);\r
- SECVer = SmbiosMiscGetString (TokenToGet);\r
- SECVerStrLen = StrLen(SECVer);\r
- if (SECVerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_UCODE_VERSION);\r
- uCodeVer = SmbiosMiscGetString (TokenToGet);\r
- uCodeVerStrLen = StrLen(uCodeVer);\r
- if (uCodeVerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_GOP_VERSION);\r
- GOPVer = SmbiosMiscGetString (TokenToGet);\r
- GOPStrLen = StrLen(GOPVer);\r
- if (GOPStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_PROCESSOR_STEPPING);\r
- Stepping = SmbiosMiscGetString (TokenToGet);\r
- SteppingStrLen = StrLen(Stepping);\r
-\r
-\r
- if (SteppingStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE90) + SECVerStrLen + 1 + uCodeVerStrLen + 1 + GOPStrLen + 1 + SteppingStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE90) + SECVerStrLen + 1 + uCodeVerStrLen + 1 + GOPStrLen + 1 + SteppingStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_FIRMWARE_VERSION_INFO;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE90);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- //\r
- // SEC VERSION will be the 1st optional string following the formatted structure.\r
- //\r
- SmbiosRecord->SECVersion = 0;\r
-\r
- //\r
- // Microcode VERSION will be the 2nd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->uCodeVersion = 2;\r
-\r
- //\r
- // GOP VERSION will be the 3rd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->GOPVersion = 3;\r
-\r
- //\r
- // CPU Stepping will be the 4th optional string following the formatted structure.\r
- //\r
- SmbiosRecord->CpuStepping = 4;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(SECVer, OptionalStrStart);\r
- UnicodeStrToAsciiStr(uCodeVer, OptionalStrStart + SECVerStrLen + 1);\r
- UnicodeStrToAsciiStr(GOPVer, OptionalStrStart + SECVerStrLen + 1 + uCodeVerStrLen + 1);\r
- UnicodeStrToAsciiStr(Stepping, OptionalStrStart + SECVerStrLen + 1 + uCodeVerStrLen + 1 + GOPStrLen + 1);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = SmbiosProtocol-> Add(\r
- SmbiosProtocol,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
-\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscOemType0x90 (Type 0x90).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscOemType0x90)\r
-{\r
- EFI_STATUS Status;\r
- static BOOLEAN CallbackIsInstalledT0x90 = FALSE;\r
- VOID *AddSmbiosT0x90CallbackNotifyReg;\r
- EFI_EVENT AddSmbiosT0x90CallbackEvent;\r
-\r
- //\r
- // This callback will create a OEM Type 0x90 record.\r
- //\r
- if (CallbackIsInstalledT0x90 == FALSE) {\r
- CallbackIsInstalledT0x90 = TRUE; // Prevent more than 1 callback.\r
- DEBUG ((EFI_D_INFO, "Create Smbios T0x90 callback.\n"));\r
-\r
- //\r
- // gEfiDxeSmmReadyToLockProtocolGuid is ready\r
- //\r
- Status = gBS->CreateEvent (\r
- EVT_NOTIFY_SIGNAL,\r
- TPL_CALLBACK,\r
- (EFI_EVENT_NOTIFY)AddSmbiosT0x90Callback,\r
- RecordData,\r
- &AddSmbiosT0x90CallbackEvent\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
- if (EFI_ERROR (Status)) {\r
- return Status;\r
-\r
- }\r
-\r
- Status = gBS->RegisterProtocolNotify (\r
- &gEfiDxeSmmReadyToLockProtocolGuid,\r
- AddSmbiosT0x90CallbackEvent,\r
- &AddSmbiosT0x90CallbackNotifyReg\r
- );\r
-\r
- return Status;\r
- }\r
-\r
- return EFI_SUCCESS;\r
-\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscOemType0x94.uni\r
-// \r
-// Abstract:\r
-// \r
-// Firmware Version Information \r
-// SMBIOS type 0x94.\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_PMIC_VERSION #language en-US "NA"\r
-#string STR_MISC_TOUCH_VERSION #language en-US "NA"\r
-#string STR_MISC_PROCESSOR_MICROCODE_VALUE #language en-US "NA"\r
-#string STR_MISC_ULPMC_FW_VALUE #language en-US "NA"\r
-#string STR_MISC_PUNIT_FW_VALUE #language en-US "NA"\r
-#string STR_MISC_PMC_FW_VALUE #language en-US "NA" \r
-#string STR_MISC_SOC_VALUE #language en-US "NA"\r
-#string STR_MISC_MRC_VERSION_VALUE #language en-US "NA" \r
-#string STR_MISC_BOARD_ID_VALUE #language en-US "NA"\r
-#string STR_MISC_FAB_ID_VALUE #language en-US "NA" \r
-#string STR_MISC_CPU_FLAVOR_VALUE #language en-US "NA" \r
-#string STR_MISC_SECURE_BOOT #language en-US "NA" \r
-#string STR_MISC_BOOT_MODE #language en-US "NA"\r
-#string STR_MISC_SPEED_STEP #language en-US "NA" \r
-#string STR_MISC_CPU_TURBO #language en-US "NA" \r
-#string STR_MISC_CSTATE #language en-US "NA" \r
-#string STR_MISC_GFX_TURBO #language en-US "NA" \r
-#string STR_MISC_S0IX_VALUE #language en-US "NA"\r
-#string STR_MISC_RC6_VALUE #language en-US "NA"\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved.\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- MiscOemType0x94Data.c\r
-\r
-Abstract:\r
-\r
- This file contains the Misc version Data (SMBIOS data type 0x94)\r
-\r
---*/\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Oem data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_OEM_TYPE_0x94, MiscOemType0x94) = {\r
-\r
-STRING_TOKEN (STR_MISC_GOP_VERSION),\r
-STRING_TOKEN (STR_MISC_SEC_VERSION),\r
-STRING_TOKEN (STR_MISC_MRC_VERSION_VALUE),\r
-STRING_TOKEN (STR_MISC_UCODE_VERSION),\r
-STRING_TOKEN (STR_MISC_PUNIT_FW_VALUE),\r
-STRING_TOKEN (STR_MISC_PMC_FW_VALUE),\r
-STRING_TOKEN (STR_MISC_ULPMC_FW_VALUE),\r
-STRING_TOKEN (STR_MISC_SOC_VALUE),\r
-STRING_TOKEN (STR_MISC_BOARD_ID_VALUE),\r
-STRING_TOKEN (STR_MISC_FAB_ID_VALUE),\r
-STRING_TOKEN (STR_MISC_CPU_FLAVOR_VALUE),\r
-STRING_TOKEN (STR_MISC_BIOS_VERSION),\r
-STRING_TOKEN (STR_MISC_PMIC_VERSION),\r
-STRING_TOKEN (STR_MISC_TOUCH_VERSION),\r
-STRING_TOKEN (STR_MISC_SECURE_BOOT),\r
-STRING_TOKEN (STR_MISC_BOOT_MODE),\r
-STRING_TOKEN (STR_MISC_SPEED_STEP),\r
-STRING_TOKEN (STR_MISC_CPU_TURBO),\r
-STRING_TOKEN (STR_MISC_CSTATE),\r
-STRING_TOKEN (STR_MISC_GFX_TURBO),\r
-STRING_TOKEN (STR_MISC_S0IX_VALUE),\r
-STRING_TOKEN (STR_MISC_RC6_VALUE),\r
-\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved.\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-\r
-Module Name:\r
-\r
- MiscOemType0x94Function.c\r
-\r
-Abstract:\r
-\r
- The function that processes the Smbios data type 0x94.\r
-\r
---*/\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-#include <Protocol/DataHub.h>\r
-#include <Library/HiiLib.h>\r
-#include <Protocol/CpuIo2.h>\r
-#include <Library/PrintLib.h>\r
-#include <Protocol/PciRootBridgeIo.h>\r
-#include <Protocol/SimpleNetwork.h>\r
-#include <Protocol/DevicePath.h>\r
-#include <Protocol/DiskInfo.h>\r
-#include <Protocol/IdeControllerInit.h>\r
-#include <Protocol/MpService.h>\r
-#include <Protocol/PchPlatformPolicy.h>\r
-#include <Protocol/CpuIo2.h>\r
-#include <Protocol/I2cBus.h>\r
-\r
-#include <Library/IoLib.h>\r
-#include <Library/I2CLib.h>\r
-#include <Library/CpuIA32.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Guid/PlatformInfo.h>\r
-#include <Guid/SetupVariable.h>\r
-#include <Guid/Vlv2Variable.h>\r
-\r
-#include "Valleyview.h"\r
-#include "VlvAccess.h"\r
-#include "PchAccess.h"\r
-#include "SetupMode.h"\r
-#include "PchCommonDefinitions.h"\r
-#include <PlatformBaseAddresses.h>\r
-\r
-typedef struct {\r
- UINT8 RevId;\r
- CHAR8 String[16];\r
-} SB_REV;\r
-\r
-//\r
-// Silicon Steppings\r
-//\r
-SB_REV SBRevisionTable[] = {\r
- {V_PCH_LPC_RID_0, "(A0 Stepping)"},\r
- {V_PCH_LPC_RID_1, "(A0 Stepping)"},\r
- {V_PCH_LPC_RID_2, "(A1 Stepping)"},\r
- {V_PCH_LPC_RID_3, "(A1 Stepping)"},\r
- {V_PCH_LPC_RID_4, "(B0 Stepping)"},\r
- {V_PCH_LPC_RID_5, "(B0 Stepping)"},\r
- {V_PCH_LPC_RID_6, "(B1 Stepping)"},\r
- {V_PCH_LPC_RID_7, "(B1 Stepping)"},\r
- {V_PCH_LPC_RID_8, "(B2 Stepping)"},\r
- {V_PCH_LPC_RID_9, "(B2 Stepping)"},\r
- {V_PCH_LPC_RID_A, "(B3 Stepping)"},\r
- {V_PCH_LPC_RID_B, "(B3 Stepping)"}\r
-};\r
-\r
-#define LEFT_JUSTIFY 0x01\r
-#define PREFIX_SIGN 0x02\r
-#define PREFIX_BLANK 0x04\r
-#define COMMA_TYPE 0x08\r
-#define LONG_TYPE 0x10\r
-#define PREFIX_ZERO 0x20\r
-\r
-#define ICH_REG_REV 0x08\r
-#define MSR_IA32_PLATFORM_ID 0x17\r
-#define CHARACTER_NUMBER_FOR_VALUE 30\r
-\r
-\r
-UINT8 ReadBuffer[20]; //Version report length\r
-UINT8 WriteBuffer[22] = {0x40,0x01,0x14,0x00,0x06,0x51,0x02,0x07,0,0,0,0,0,0,0,0,0,0,0,0,0,0}; //Version request\r
-\r
-/**\r
-\r
- VSPrint worker function that prints a Value as a decimal number in Buffer\r
-\r
- @param Buffer Location to place ascii decimal number string of Value.\r
- @param Value Decimal value to convert to a string in Buffer.\r
- @param Flags Flags to use in printing decimal string, see file header for details.\r
- @param Width Width of hex value.\r
-\r
- @retval Number of characters printed.\r
-\r
-**/\r
-UINTN\r
-EfiValueToString (\r
- IN OUT CHAR16 *Buffer,\r
- IN INT64 Value,\r
- IN UINTN Flags,\r
- IN UINTN Width\r
- )\r
-{\r
- CHAR16 TempBuffer[CHARACTER_NUMBER_FOR_VALUE];\r
- CHAR16 *TempStr;\r
- CHAR16 *BufferPtr;\r
- UINTN Count;\r
- UINTN ValueCharNum;\r
- UINTN Remainder;\r
- CHAR16 Prefix;\r
- UINTN Index;\r
- BOOLEAN ValueIsNegative;\r
- UINT64 TempValue;\r
-\r
- TempStr = TempBuffer;\r
- BufferPtr = Buffer;\r
- Count = 0;\r
- ValueCharNum = 0;\r
- ValueIsNegative = FALSE;\r
-\r
- if (Width > CHARACTER_NUMBER_FOR_VALUE - 1) {\r
- Width = CHARACTER_NUMBER_FOR_VALUE - 1;\r
- }\r
-\r
- if (Value < 0) {\r
- Value = -Value;\r
- ValueIsNegative = TRUE;\r
- }\r
-\r
- do {\r
- TempValue = Value;\r
- Value = (INT64)DivU64x32 ((UINT64)Value, 10);\r
- Remainder = (UINTN)((UINT64)TempValue - 10 * Value);\r
- *(TempStr++) = (CHAR16)(Remainder + '0');\r
- ValueCharNum++;\r
- Count++;\r
- if ((Flags & COMMA_TYPE) == COMMA_TYPE) {\r
- if (ValueCharNum % 3 == 0 && Value != 0) {\r
- *(TempStr++) = ',';\r
- Count++;\r
- }\r
- }\r
- } while (Value != 0);\r
-\r
- if (ValueIsNegative) {\r
- *(TempStr++) = '-';\r
- Count++;\r
- }\r
-\r
- if ((Flags & PREFIX_ZERO) && !ValueIsNegative) {\r
- Prefix = '0';\r
- } else {\r
- Prefix = ' ';\r
- }\r
-\r
- Index = Count;\r
- if (!(Flags & LEFT_JUSTIFY)) {\r
- for (; Index < Width; Index++) {\r
- *(TempStr++) = Prefix;\r
- }\r
- }\r
-\r
- //\r
- // Reverse temp string into Buffer.\r
- //\r
- if (Width > 0 && (UINTN) (TempStr - TempBuffer) > Width) {\r
- TempStr = TempBuffer + Width;\r
- }\r
- Index = 0;\r
- while (TempStr != TempBuffer) {\r
- *(BufferPtr++) = *(--TempStr);\r
- Index++;\r
- }\r
-\r
- *BufferPtr = 0;\r
- return Index;\r
-}\r
-\r
-static CHAR16 mHexStr[] = { L'0', L'1', L'2', L'3', L'4', L'5', L'6', L'7',\r
- L'8', L'9', L'A', L'B', L'C', L'D', L'E', L'F' };\r
-/**\r
- VSPrint worker function that prints a Value as a hex number in Buffer\r
-\r
- @param Buffer Location to place ascii hex string of Value.\r
- @param Value Hex value to convert to a string in Buffer.\r
- @param Flags Flags to use in printing Hex string, see file header for details.\r
- @param Width Width of hex value.\r
-\r
- @retval Number of characters printed.\r
-\r
-**/\r
-UINTN\r
-EfiValueToHexStr (\r
- IN OUT CHAR16 *Buffer,\r
- IN UINT64 Value,\r
- IN UINTN Flags,\r
- IN UINTN Width\r
- )\r
-{\r
- CHAR16 TempBuffer[CHARACTER_NUMBER_FOR_VALUE];\r
- CHAR16 *TempStr;\r
- CHAR16 Prefix;\r
- CHAR16 *BufferPtr;\r
- UINTN Count;\r
- UINTN Index;\r
-\r
- TempStr = TempBuffer;\r
- BufferPtr = Buffer;\r
-\r
- //\r
- // Count starts at one since we will null terminate. Each iteration of the\r
- // loop picks off one nibble. Oh yea TempStr ends up backwards\r
- //\r
- Count = 0;\r
-\r
- if (Width > CHARACTER_NUMBER_FOR_VALUE - 1) {\r
- Width = CHARACTER_NUMBER_FOR_VALUE - 1;\r
- }\r
-\r
- do {\r
- Index = ((UINTN)Value & 0xf);\r
- *(TempStr++) = mHexStr[Index];\r
- Value = RShiftU64 (Value, 4);\r
- Count++;\r
- } while (Value != 0);\r
-\r
- if (Flags & PREFIX_ZERO) {\r
- Prefix = '0';\r
- } else {\r
- Prefix = ' ';\r
- }\r
-\r
- Index = Count;\r
- if (!(Flags & LEFT_JUSTIFY)) {\r
- for (; Index < Width; Index++) {\r
- *(TempStr++) = Prefix;\r
- }\r
- }\r
-\r
- //\r
- // Reverse temp string into Buffer.\r
- //\r
- if (Width > 0 && (UINTN) (TempStr - TempBuffer) > Width) {\r
- TempStr = TempBuffer + Width;\r
- }\r
- Index = 0;\r
- while (TempStr != TempBuffer) {\r
- *(BufferPtr++) = *(--TempStr);\r
- Index++;\r
- }\r
-\r
- *BufferPtr = 0;\r
- return Index;\r
-}\r
-\r
-/**\r
- Converts MAC address to Unicode string.\r
- The value is 64-bit and the resulting string will be 12\r
- digit hex number in pairs of digits separated by dashes.\r
-\r
- @param String - string that will contain the value\r
- @param Val - value to convert\r
-\r
-**/\r
-CHAR16 *\r
-StrMacToString (\r
- OUT CHAR16 *String,\r
- IN EFI_MAC_ADDRESS *MacAddr,\r
- IN UINT32 AddrSize\r
- )\r
-{\r
- UINT32 i;\r
-\r
- for (i = 0; i < AddrSize; i++) {\r
-\r
- EfiValueToHexStr (\r
- &String[2 * i],\r
- MacAddr->Addr[i] & 0xFF,\r
- PREFIX_ZERO,\r
- 2\r
- );\r
- }\r
-\r
- //\r
- // Terminate the string.\r
- //\r
- String[2 * AddrSize] = L'\0';\r
-\r
- return String;\r
-}\r
-\r
-\r
-\r
-EFI_STATUS\r
-TJudgeHandleIsPCIDevice(\r
- EFI_HANDLE Handle,\r
- UINT8 Device,\r
- UINT8 Funs\r
-)\r
-{\r
- EFI_STATUS Status;\r
- EFI_DEVICE_PATH *DPath;\r
- EFI_DEVICE_PATH *DevicePath;\r
-\r
- Status = gBS->HandleProtocol (\r
- Handle,\r
- &gEfiDevicePathProtocolGuid,\r
- (VOID **) &DPath\r
- );\r
- if(!EFI_ERROR(Status))\r
- {\r
- DevicePath = DPath;\r
- while(!IsDevicePathEnd(DPath))\r
- {\r
- if((DPath->Type == HARDWARE_DEVICE_PATH) && (DPath->SubType == HW_PCI_DP))\r
- {\r
- PCI_DEVICE_PATH *PCIPath;\r
-\r
- PCIPath = (PCI_DEVICE_PATH*) DPath;\r
- DPath = NextDevicePathNode(DPath);\r
- if(IsDevicePathEnd(DPath) && (PCIPath->Device == Device) && (PCIPath->Function == Funs))\r
- {\r
- return EFI_SUCCESS;\r
- }\r
- }\r
- else\r
- {\r
- DPath = NextDevicePathNode(DPath);\r
- }\r
- }\r
- }\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_STATUS\r
-TSearchChildHandle(\r
- EFI_HANDLE Father,\r
- EFI_HANDLE *Child\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN HandleIndex;\r
- EFI_GUID **ProtocolGuidArray = NULL;\r
- UINTN ArrayCount;\r
- UINTN ProtocolIndex;\r
- UINTN OpenInfoCount;\r
- UINTN OpenInfoIndex;\r
- EFI_OPEN_PROTOCOL_INFORMATION_ENTRY *OpenInfo = NULL;\r
- UINTN mHandleCount;\r
- EFI_HANDLE *mHandleBuffer= NULL;\r
-\r
- //\r
- // Retrieve the list of all handles from the handle database\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- AllHandles,\r
- NULL,\r
- NULL,\r
- &mHandleCount,\r
- &mHandleBuffer\r
- );\r
-\r
- for (HandleIndex = 0; HandleIndex < mHandleCount; HandleIndex++)\r
- {\r
- //\r
- // Retrieve the list of all the protocols on each handle\r
- //\r
- Status = gBS->ProtocolsPerHandle (\r
- mHandleBuffer[HandleIndex],\r
- &ProtocolGuidArray,\r
- &ArrayCount\r
- );\r
- if (!EFI_ERROR (Status))\r
- {\r
- for (ProtocolIndex = 0; ProtocolIndex < ArrayCount; ProtocolIndex++)\r
- {\r
- Status = gBS->OpenProtocolInformation (\r
- mHandleBuffer[HandleIndex],\r
- ProtocolGuidArray[ProtocolIndex],\r
- &OpenInfo,\r
- &OpenInfoCount\r
- );\r
- if (!EFI_ERROR (Status))\r
- {\r
- for (OpenInfoIndex = 0; OpenInfoIndex < OpenInfoCount; OpenInfoIndex++)\r
- {\r
- if(OpenInfo[OpenInfoIndex].AgentHandle == Father)\r
- {\r
- if ((OpenInfo[OpenInfoIndex].Attributes & EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER) == EFI_OPEN_PROTOCOL_BY_CHILD_CONTROLLER)\r
- {\r
- *Child = mHandleBuffer[HandleIndex];\r
- Status = EFI_SUCCESS;\r
- goto TryReturn;\r
- }\r
- }\r
- }\r
- Status = EFI_NOT_FOUND;\r
- }\r
- }\r
- if(OpenInfo != NULL)\r
- {\r
- FreePool(OpenInfo);\r
- OpenInfo = NULL;\r
- }\r
- }\r
- FreePool (ProtocolGuidArray);\r
- ProtocolGuidArray = NULL;\r
- }\r
-TryReturn:\r
- if(OpenInfo != NULL)\r
- {\r
- FreePool (OpenInfo);\r
- OpenInfo = NULL;\r
- }\r
- if(ProtocolGuidArray != NULL)\r
- {\r
- FreePool(ProtocolGuidArray);\r
- ProtocolGuidArray = NULL;\r
- }\r
- if(mHandleBuffer != NULL)\r
- {\r
- FreePool (mHandleBuffer);\r
- mHandleBuffer = NULL;\r
- }\r
- return Status;\r
-}\r
-\r
-EFI_STATUS\r
-TGetDriverName(\r
- EFI_HANDLE Handle,\r
- CHAR16 *Name\r
-)\r
-{\r
- EFI_DRIVER_BINDING_PROTOCOL *BindHandle = NULL;\r
- EFI_STATUS Status;\r
- UINT32 Version;\r
- UINT16 *Ptr;\r
- Status = gBS->OpenProtocol(\r
- Handle,\r
- &gEfiDriverBindingProtocolGuid,\r
- (VOID**)&BindHandle,\r
- NULL,\r
- NULL,\r
- EFI_OPEN_PROTOCOL_GET_PROTOCOL\r
- );\r
-\r
- if (EFI_ERROR(Status))\r
- {\r
- return EFI_NOT_FOUND;\r
- }\r
-\r
- Version = BindHandle->Version;\r
- Ptr = (UINT16*)&Version;\r
- UnicodeSPrint(Name, 40, L"%d.%d.%d", Version >> 24 , (Version >>16)& 0x0f ,*(Ptr));\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-TGetGOPDriverName(\r
- CHAR16 *Name\r
-)\r
-{\r
- UINTN HandleCount;\r
- EFI_HANDLE *Handles= NULL;\r
- UINTN Index;\r
- EFI_STATUS Status;\r
- EFI_HANDLE Child = 0;\r
-\r
- Status = gBS->LocateHandleBuffer(\r
- ByProtocol,\r
- &gEfiDriverBindingProtocolGuid,\r
- NULL,\r
- &HandleCount,\r
- &Handles\r
- );\r
- for (Index = 0; Index < HandleCount ; Index++)\r
- {\r
- Status = TSearchChildHandle(Handles[Index], &Child);\r
- if(!EFI_ERROR(Status))\r
- {\r
- Status = TJudgeHandleIsPCIDevice(Child, 0x02, 0x00);\r
- if(!EFI_ERROR(Status))\r
- {\r
- return TGetDriverName(Handles[Index], Name);\r
- }\r
- }\r
- }\r
- return EFI_UNSUPPORTED;\r
-}\r
-\r
-EFI_STATUS\r
-TGetTouchFirmwareVersion(\r
- )\r
-{\r
- EFI_STATUS rc=EFI_SUCCESS;\r
- UINTN TouchVer = 0;\r
- UINTN Size = sizeof(UINTN);\r
-\r
-\r
- CHAR16 Buffer[40];\r
-\r
- rc = gRT->GetVariable(\r
- L"TouchVer",\r
- &gEfiVlv2VariableGuid,\r
- NULL,\r
- &Size,\r
- &TouchVer\r
- );\r
- if(!EFI_ERROR(rc)){\r
- UnicodeSPrint(Buffer, sizeof(Buffer), L"%02x.%02x", (TouchVer&0xFFFF)>>8,TouchVer&0xFF);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_TOUCH_VERSION), Buffer, NULL);\r
- }\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-EFI_STATUS\r
-UpdatePlatformInformation (\r
- )\r
-{\r
- UINT32 MicroCodeVersion;\r
- CHAR16 Buffer[40];\r
- UINT8 IgdVBIOSRevH;\r
- UINT8 IgdVBIOSRevL;\r
- UINT16 EDX;\r
- EFI_IA32_REGISTER_SET RegSet;\r
- EFI_LEGACY_BIOS_PROTOCOL *LegacyBios = NULL;\r
- EFI_STATUS Status;\r
- UINT8 CpuFlavor=0;\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
- EFI_PLATFORM_INFO_HOB *mPlatformInfo=NULL;\r
- UINTN NumHandles;\r
- EFI_HANDLE *HandleBuffer;\r
- UINTN Index;\r
- DXE_PCH_PLATFORM_POLICY_PROTOCOL *PchPlatformPolicy;\r
- UINTN PciD31F0RegBase;\r
- UINT8 count;\r
- UINT8 Data8;\r
- UINT8 Data8_1;\r
-\r
- CHAR16 Name[40];\r
- UINT32 MrcVersion;\r
-\r
- UINT8 KscFwRevH =0;\r
- UINT8 KscFwRevL =0;\r
-\r
- //\r
- // Get the HOB list. If it is not present, then ASSERT.\r
- //\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw != NULL) {\r
- if ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformInfoGuid, GuidHob.Raw)) != NULL) {\r
- mPlatformInfo = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- }\r
- }\r
-\r
- //\r
- //VBIOS version\r
- //\r
- Status = gBS->LocateProtocol(\r
- &gEfiLegacyBiosProtocolGuid,\r
- NULL,\r
- (VOID **)&LegacyBios\r
- );\r
-\r
- RegSet.X.AX = 0x5f01;\r
- Status = LegacyBios->Int86 (LegacyBios, 0x10, &RegSet);\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- //\r
- // simulate AMI int15 (ax=5f01) handler\r
- // check NbInt15.asm in AMI code for asm edition\r
- //\r
- EDX = (UINT16)((RegSet.E.EBX >> 16) & 0xffff);\r
- IgdVBIOSRevH = (UINT8)(((EDX & 0x0F00) >> 4) | (EDX & 0x000F));\r
- IgdVBIOSRevL = (UINT8)(((RegSet.X.BX & 0x0F00) >> 4) | (RegSet.X.BX & 0x000F));\r
-\r
- if (IgdVBIOSRevH==0 && IgdVBIOSRevL==0) {\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_CHIP_IGD_VBIOS_REV_VALUE), L"N/A", NULL);\r
- } else {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%02X%02X", IgdVBIOSRevH,IgdVBIOSRevL);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_CHIP_IGD_VBIOS_REV_VALUE), Buffer, NULL);\r
- }\r
-\r
- Status = TGetGOPDriverName(Name);\r
-\r
- if(!EFI_ERROR(Status))\r
- {\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_GOP_VERSION), Name, NULL);\r
- }\r
-\r
- //\r
- //CpuFlavor\r
- //\r
- //VLV\r
- //VLV-DC Tablet 000\r
- //VLV-QC Notebook 001\r
- //VLV-QC Desktop 010\r
- //\r
- //CPU flavor\r
- //\r
- CpuFlavor = RShiftU64 (EfiReadMsr (MSR_IA32_PLATFORM_ID), 50) & 0x07;\r
-\r
- switch(CpuFlavor){\r
- case 0x0:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"VLV-DC Tablet", CpuFlavor);\r
- break;\r
- case 0x01:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"VLV-QC Notebook", CpuFlavor);\r
- break;\r
- case 0x02:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"VLV-QC Desktop", CpuFlavor);\r
- break;\r
- case 0x03:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"VLV-QC Notebook", CpuFlavor);\r
- break;\r
- default:\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%s (%01x)", L"Unknown CPU", CpuFlavor);\r
- break;\r
- }\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_CPU_FLAVOR_VALUE), Buffer, NULL);\r
-\r
- if ( NULL != mPlatformInfo) {\r
- //\r
- // Board Id\r
- //\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%x", mPlatformInfo->BoardId);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_BOARD_ID_VALUE), Buffer, NULL);\r
-\r
- //\r
- // FAB ID\r
- //\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%x", mPlatformInfo->BoardRev);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_FAB_ID_VALUE), Buffer, NULL);\r
- }\r
-\r
- //\r
- //Update MRC Version\r
- //\r
- MrcVersion = MmioRead32 (MmPciAddress (0, 0, 0, 0, 0xF0));\r
- MrcVersion &= 0xffff;\r
- Index = EfiValueToString (Buffer, MrcVersion/100, PREFIX_ZERO, 0);\r
- StrCat (Buffer, L".");\r
- EfiValueToString (Buffer + Index + 1, (MrcVersion%100)/10, PREFIX_ZERO, 0);\r
- EfiValueToString (Buffer + Index + 2, (MrcVersion%100)%10, PREFIX_ZERO, 0);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_MRC_VERSION_VALUE), Buffer, NULL);\r
-\r
- //\r
- //Update Soc Version\r
- //\r
-\r
- //\r
- // Retrieve all instances of PCH Platform Policy protocol\r
- //\r
- Status = gBS->LocateHandleBuffer (\r
- ByProtocol,\r
- &gDxePchPlatformPolicyProtocolGuid,\r
- NULL,\r
- &NumHandles,\r
- &HandleBuffer\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Find the matching PCH Policy protocol\r
- //\r
- for (Index = 0; Index < NumHandles; Index++) {\r
- Status = gBS->HandleProtocol (\r
- HandleBuffer[Index],\r
- &gDxePchPlatformPolicyProtocolGuid,\r
- (VOID **) &PchPlatformPolicy\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- PciD31F0RegBase = MmPciAddress (\r
- 0,\r
- PchPlatformPolicy->BusNumber,\r
- PCI_DEVICE_NUMBER_PCH_LPC,\r
- PCI_FUNCTION_NUMBER_PCH_LPC,\r
- 0\r
- );\r
-\r
- Data8 = MmioRead8 (PciD31F0RegBase + R_PCH_LPC_RID_CC);\r
- count = ARRAY_SIZE (SBRevisionTable);\r
- for (Index = 0; Index < count; Index++) {\r
- if(Data8 == SBRevisionTable[Index].RevId) {\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%02x %a", Data8, SBRevisionTable[Index].String);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SOC_VALUE), Buffer, NULL);\r
- break;\r
- }\r
- }\r
- break;\r
- }\r
- }\r
- }\r
-\r
- //\r
- // Microcode Revision\r
- //\r
- EfiWriteMsr (EFI_MSR_IA32_BIOS_SIGN_ID, 0);\r
- EfiCpuid (EFI_CPUID_VERSION_INFO, NULL);\r
- MicroCodeVersion = (UINT32) RShiftU64 (EfiReadMsr (EFI_MSR_IA32_BIOS_SIGN_ID), 32);\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"%x", MicroCodeVersion);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_PROCESSOR_MICROCODE_VALUE), Buffer, NULL);\r
-\r
-\r
- //\r
- //Secure boot\r
- //\r
- Data8 = SystemConfiguration.SecureBoot;\r
- UnicodeSPrint (Buffer, sizeof(Buffer), L"%x", Data8);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_SECURE_BOOT), Buffer, NULL);\r
-\r
- //\r
- //Bootmode\r
- //\r
- BootMode = GetBootModeHob();\r
- UnicodeSPrint (Buffer, sizeof(Buffer), L"%x", BootMode);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_BOOT_MODE), Buffer, NULL);\r
-\r
- //\r
- //SpeedStep\r
- //\r
- Data8 = 1;\r
- UnicodeSPrint (Buffer, sizeof(Buffer), L"%x", Data8);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_SPEED_STEP), Buffer, NULL);\r
-\r
- //\r
- //CPU Turbo\r
- //\r
- Data8 = 2;\r
- UnicodeSPrint (Buffer, sizeof(Buffer), L"%x", Data8);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_CPU_TURBO), Buffer, NULL);\r
-\r
- //\r
- //CState\r
- //\r
- Data8 = 3;\r
- UnicodeSPrint (Buffer, sizeof(Buffer), L"%x", Data8);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_CSTATE), Buffer, NULL);\r
-\r
- //\r
- //GFX Turbo\r
- //\r
- Data8 = SystemConfiguration.IgdTurboEnabled;\r
- UnicodeSPrint (Buffer, sizeof(Buffer), L"%x", Data8);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_GFX_TURBO), Buffer, NULL);\r
-\r
- Data8 = 0;\r
- UnicodeSPrint (Buffer, sizeof(Buffer), L"%x", Data8);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_S0IX_VALUE), Buffer, NULL);\r
-\r
- //\r
- //RC6\r
- //\r
- Data8 = 0; \r
- UnicodeSPrint (Buffer, sizeof(Buffer), L"%x", Data8);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_RC6_VALUE), Buffer, NULL);\r
-\r
- //\r
- // Punit Version\r
- //\r
- Data8 = 0;\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"0x%x", Data8);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_PUNIT_FW_VALUE), Buffer, NULL);\r
-\r
- //\r
- // PMC Version\r
- //\r
- Data8 = (UINT8)((MmioRead32 (PMC_BASE_ADDRESS + R_PCH_PMC_PRSTS)>>16)&0x00FF);\r
- Data8_1 = (UINT8)((MmioRead32 (PMC_BASE_ADDRESS + R_PCH_PMC_PRSTS)>>24)&0x00FF);\r
- UnicodeSPrint (Buffer, sizeof (Buffer), L"0x%X_%X", Data8_1, Data8);\r
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_PMC_FW_VALUE), Buffer, NULL);\r
-\r
- //\r
- //PMIC Version\r
- //\r
- Status = ByteReadI2C(PMICI2cBus, PMICI2cAdd, PMICVendorOffset, 1, &Data8);\r
- if(!EFI_ERROR(Status)){\r
- Status = ByteReadI2C(PMICI2cBus, PMICI2cAdd, PMICRevOffset, 1, &Data8_1);\r
- if(!EFI_ERROR(Status)){\r
- UnicodeSPrint(Buffer, sizeof(Buffer), L"%02x.%02x", Data8, Data8_1);\r
- HiiSetString(mHiiHandle, STRING_TOKEN(STR_MISC_PMIC_VERSION), Buffer, NULL);\r
- }\r
- }\r
-\r
- TGetTouchFirmwareVersion();\r
-\r
- return EFI_SUCCESS;\r
-}\r
-\r
-\r
-/**\r
- Smbios OEM type 0x94 callback.\r
-\r
- @param Event Event whose notification function is being invoked.\r
- @param Context Pointer to the notification functions context, which is implementation dependent.\r
-\r
- @retval None\r
-\r
-**/\r
-VOID\r
-AddSmbiosT0x94Callback (\r
- IN EFI_EVENT Event,\r
- IN VOID *Context\r
- )\r
-{\r
- EFI_STATUS Status;\r
- UINTN SECVerStrLen = 0;\r
- UINTN uCodeVerStrLen = 0;\r
- UINTN GOPStrLen = 0;\r
- UINTN MRCVersionStrLen = 0;\r
- UINTN PMCVersionStrLen = 0;\r
- UINTN ULPMCVersionStrLen = 0;\r
- UINTN PUNITVersionStrLen = 0;\r
- UINTN SOCVersionStrLen = 0;\r
- UINTN BOARDVersionStrLen = 0;\r
- UINTN FABVersionStrLen = 0;\r
- UINTN CPUFLAVORStrLen = 0;\r
- UINTN BIOSVersionStrLen = 0;\r
- UINTN PMICVersionStrLen = 0;\r
- UINTN TOUCHVersionStrLen = 0;\r
- UINTN SecureBootModeLen = 0;\r
- UINTN BootModeLen = 0;\r
- UINTN SpeedStepModeLen = 0;\r
- UINTN MaxCStateLen = 0;\r
- UINTN CpuTurboLen = 0;\r
- UINTN GfxTurboLen = 0;\r
- UINTN IdleReserveLen = 0;\r
- UINTN RC6Len = 0;\r
-\r
- SMBIOS_TABLE_TYPE94 *SmbiosRecord;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- EFI_MISC_OEM_TYPE_0x94 *ForType94InputData;\r
- CHAR16 *SECVer;\r
- CHAR16 *uCodeVer;\r
- CHAR16 *GOPVer;\r
- CHAR16 *MrcVer;\r
- CHAR16 *PmcVer;\r
- CHAR16 *UlpmcVer;\r
- CHAR16 *PunitVer;\r
- CHAR16 *SocVer;\r
- CHAR16 *BoardVer;\r
- CHAR16 *FabVer;\r
- CHAR16 *CpuFlavor;\r
- CHAR16 *BiosVer;\r
- CHAR16 *PmicVer;\r
- CHAR16 *TouchVer = L"15.16";\r
- CHAR16 *SecureBootMode;\r
- CHAR16 *BootMode;\r
- CHAR16 *SpeedStepMode;\r
- CHAR16 *MaxCState;\r
- CHAR16 *CpuTurbo;\r
- CHAR16 *GfxTurbo;\r
- CHAR16 *IdleReserve;\r
- CHAR16 *RC6;\r
-\r
- UINTN RecordLen = 0;\r
- UINTN StrIdx = 0;\r
-\r
-\r
- STRING_REF TokenToGet;\r
- CHAR8 *OptionalStrStart;\r
- EFI_SMBIOS_PROTOCOL *SmbiosProtocol;\r
-\r
- ForType94InputData = (EFI_MISC_OEM_TYPE_0x94 *)Context;\r
-\r
- DEBUG ((EFI_D_INFO, "Executing SMBIOS T0x94 callback.\n"));\r
-\r
- gBS->CloseEvent (Event); // Unload this event.\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (Context == NULL) {\r
- return;\r
- }\r
-\r
- UpdatePlatformInformation();\r
-\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmbiosProtocolGuid,\r
- NULL,\r
- (VOID **) &SmbiosProtocol\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_SEC_VERSION);\r
- SECVer = SmbiosMiscGetString (TokenToGet);\r
- SECVerStrLen = StrLen(SECVer);\r
- if (SECVerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_UCODE_VERSION);\r
- uCodeVer = SmbiosMiscGetString (TokenToGet);\r
- uCodeVerStrLen = StrLen(uCodeVer);\r
- if (uCodeVerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_GOP_VERSION);\r
- GOPVer = SmbiosMiscGetString (TokenToGet);\r
- GOPStrLen = StrLen(GOPVer);\r
- if (GOPStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_MRC_VERSION_VALUE);\r
- MrcVer = SmbiosMiscGetString (TokenToGet);\r
- MRCVersionStrLen = StrLen(MrcVer);\r
- if (MRCVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_PMC_FW_VALUE);\r
- PmcVer = SmbiosMiscGetString (TokenToGet);\r
- PMCVersionStrLen = StrLen(PmcVer);\r
- if (PMCVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_ULPMC_FW_VALUE);\r
- UlpmcVer = SmbiosMiscGetString (TokenToGet);\r
- ULPMCVersionStrLen = StrLen(UlpmcVer);\r
- if (ULPMCVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_PUNIT_FW_VALUE);\r
- PunitVer = SmbiosMiscGetString (TokenToGet);\r
- PUNITVersionStrLen = StrLen(PunitVer);\r
- if (PUNITVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_SOC_VALUE);\r
- SocVer = SmbiosMiscGetString (TokenToGet);\r
- SOCVersionStrLen = StrLen(SocVer);\r
- if (SOCVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BOARD_ID_VALUE);\r
- BoardVer = SmbiosMiscGetString (TokenToGet);\r
- BOARDVersionStrLen = StrLen(BoardVer);\r
- if (BOARDVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_FAB_ID_VALUE);\r
- FabVer = SmbiosMiscGetString (TokenToGet);\r
- FABVersionStrLen = StrLen(FabVer);\r
- if (FABVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_CPU_FLAVOR_VALUE);\r
- CpuFlavor = SmbiosMiscGetString (TokenToGet);\r
- CPUFLAVORStrLen = StrLen(CpuFlavor);\r
- if (CPUFLAVORStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BIOS_VERSION);\r
- BiosVer = SmbiosMiscGetString (TokenToGet);\r
- BIOSVersionStrLen = StrLen(BiosVer);\r
- if (BIOSVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_PMIC_VERSION);\r
- PmicVer = SmbiosMiscGetString (TokenToGet);\r
- PMICVersionStrLen = StrLen(PmicVer);\r
- if (PMICVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_TOUCH_VERSION);\r
- TouchVer = SmbiosMiscGetString (TokenToGet);\r
- TOUCHVersionStrLen = StrLen(TouchVer);\r
- if (TOUCHVersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_SECURE_BOOT);\r
- SecureBootMode = SmbiosMiscGetString(TokenToGet);\r
- SecureBootModeLen = StrLen(SecureBootMode);\r
- if (SecureBootModeLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_BOOT_MODE);\r
- BootMode = SmbiosMiscGetString(TokenToGet);\r
- BootModeLen = StrLen(BootMode);\r
- if (BootModeLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_SPEED_STEP);\r
- SpeedStepMode = SmbiosMiscGetString(TokenToGet);\r
- SpeedStepModeLen = StrLen(SpeedStepMode);\r
- if (SpeedStepModeLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_CPU_TURBO);\r
- CpuTurbo = SmbiosMiscGetString(TokenToGet);\r
- CpuTurboLen = StrLen(CpuTurbo);\r
- if (CpuTurboLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_CSTATE);\r
- MaxCState = SmbiosMiscGetString(TokenToGet);\r
- MaxCStateLen = StrLen(MaxCState);\r
- if (MaxCStateLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_GFX_TURBO);\r
- GfxTurbo = SmbiosMiscGetString(TokenToGet);\r
- GfxTurboLen = StrLen(GfxTurbo);\r
- if (GfxTurboLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_S0IX_VALUE);\r
- IdleReserve = SmbiosMiscGetString(TokenToGet);\r
- IdleReserveLen = StrLen(IdleReserve);\r
- if (S0ixLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_RC6_VALUE);\r
- RC6 = SmbiosMiscGetString(TokenToGet);\r
- RC6Len = StrLen(RC6);\r
- if (RC6Len > SMBIOS_STRING_MAX_LENGTH) {\r
- return;\r
- }\r
-\r
- RecordLen = sizeof (SMBIOS_TABLE_TYPE94) + SECVerStrLen + 1 + uCodeVerStrLen + 1 + GOPStrLen + 1 + PMCVersionStrLen + 1 + \\r
- TOUCHVersionStrLen + 1 + PMICVersionStrLen + 1 + BIOSVersionStrLen + 1 + CPUFLAVORStrLen + 1 + \\r
- BOARDVersionStrLen + 1 + FABVersionStrLen + 1 + PUNITVersionStrLen+ 1 + ULPMCVersionStrLen + 1 + \\r
- MRCVersionStrLen + 1 + SOCVersionStrLen + 1 + SecureBootModeLen + 1 + BootModeLen + 1 + \\r
- SpeedStepModeLen + 1 + CpuTurboLen + 1 + MaxCStateLen + 1 + GfxTurboLen + 1 + + RC6Len + 1 + 1;\r
-\r
- SmbiosRecord = AllocatePool(RecordLen);\r
-\r
- ZeroMem(SmbiosRecord, RecordLen);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_MISC_VERSION_INFO;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE94);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- SmbiosRecord->GopVersion = 1;\r
-\r
- SmbiosRecord->SECVersion = 2;\r
-\r
- SmbiosRecord->MRCVersion = 3;\r
-\r
- SmbiosRecord->uCodeVersion = 4;\r
-\r
- SmbiosRecord->PUnitVersion = 5;\r
-\r
- SmbiosRecord->PMCVersion = 6;\r
-\r
- SmbiosRecord->ULPMCVersion = 7;\r
-\r
- SmbiosRecord->SoCVersion = 8;\r
-\r
- SmbiosRecord->BoardVersion = 9;\r
-\r
- SmbiosRecord->FabVersion = 10;\r
-\r
- SmbiosRecord->CPUFlavor = 11;\r
-\r
- SmbiosRecord->BiosVersion = 12;\r
-\r
- SmbiosRecord->PmicVersion = 13;\r
-\r
- SmbiosRecord->TouchVersion = 14;\r
-\r
- SmbiosRecord->SecureBoot = 15;\r
-\r
- SmbiosRecord->BootMode = 16;\r
-\r
- SmbiosRecord->SpeedStepMode= 17;\r
-\r
- SmbiosRecord->CPUTurboMode = 18;\r
-\r
- SmbiosRecord->MaxCState = 19;\r
-\r
- SmbiosRecord->GfxTurbo = 20;\r
- SmbiosRecord->IdleReserve = 21;\r
-\r
- SmbiosRecord->RC6 = 22;\r
-\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(GOPVer, OptionalStrStart);\r
- StrIdx += GOPStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(SECVer, OptionalStrStart + StrIdx);\r
- StrIdx += SECVerStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(MrcVer, OptionalStrStart + StrIdx);\r
- StrIdx += MRCVersionStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(uCodeVer, OptionalStrStart + StrIdx);\r
- StrIdx += uCodeVerStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(PunitVer, OptionalStrStart + StrIdx);\r
- StrIdx += PUNITVersionStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(PmcVer, OptionalStrStart + StrIdx);\r
- StrIdx += PMCVersionStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(UlpmcVer, OptionalStrStart + StrIdx);\r
- StrIdx += ULPMCVersionStrLen + 1;\r
-\r
-\r
- UnicodeStrToAsciiStr(SocVer, OptionalStrStart + StrIdx);\r
- StrIdx += SOCVersionStrLen +1;\r
-\r
- UnicodeStrToAsciiStr(BoardVer, OptionalStrStart + StrIdx);\r
- StrIdx += BOARDVersionStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(FabVer, OptionalStrStart + StrIdx);\r
- StrIdx += FABVersionStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(CpuFlavor, OptionalStrStart + StrIdx);\r
- StrIdx += CPUFLAVORStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(BiosVer, OptionalStrStart + StrIdx);\r
- StrIdx += BIOSVersionStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(PmicVer, OptionalStrStart + StrIdx);\r
- StrIdx += PMICVersionStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(TouchVer, OptionalStrStart + StrIdx);\r
- StrIdx += TOUCHVersionStrLen + 1;\r
-\r
- UnicodeStrToAsciiStr(SecureBootMode, OptionalStrStart + StrIdx);\r
- StrIdx += SecureBootModeLen + 1;\r
-\r
- UnicodeStrToAsciiStr(BootMode, OptionalStrStart + StrIdx);\r
- StrIdx += BootModeLen + 1;\r
-\r
- UnicodeStrToAsciiStr(SpeedStepMode, OptionalStrStart + StrIdx);\r
- StrIdx += SpeedStepModeLen + 1;\r
-\r
- UnicodeStrToAsciiStr(CpuTurbo, OptionalStrStart + StrIdx);\r
- StrIdx += CpuTurboLen + 1;\r
-\r
- UnicodeStrToAsciiStr(MaxCState, OptionalStrStart + StrIdx);\r
- StrIdx += MaxCStateLen + 1;\r
-\r
- UnicodeStrToAsciiStr(GfxTurbo, OptionalStrStart + StrIdx);\r
- StrIdx += GfxTurboLen + 1;\r
-\r
- UnicodeStrToAsciiStr(IdleReserve, OptionalStrStart + StrIdx);\r
- StrIdx += S0ixLen + 1;\r
-\r
- UnicodeStrToAsciiStr(RC6, OptionalStrStart + StrIdx);\r
- StrIdx += RC6Len + 1;\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = SmbiosProtocol-> Add (\r
- SmbiosProtocol,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
-\r
- FreePool(SmbiosRecord);\r
- return;\r
-}\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscOemType0x94 (Type 0x94).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscOemType0x94)\r
-{\r
- EFI_STATUS Status;\r
- EFI_EVENT AddSmbiosT0x94CallbackEvent;\r
-\r
- Status = EfiCreateEventReadyToBootEx (\r
- TPL_CALLBACK,\r
- AddSmbiosT0x94Callback,\r
- RecordData,\r
- &AddSmbiosT0x94CallbackEvent\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
- return Status;\r
-\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscOnboardDevice.uni\r
-// \r
-// Abstract:\r
-// \r
-// Onboard device information\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_ONBOARD_DEVICE_VIDEO #language en-US "Intel(R) ValleyView2 HD Graphics"\r
-#string STR_MISC_ONBOARD_DEVICE_AUDIO #language en-US "Intel(R) HD Audio Device"\r
-#string STR_MISC_ONBOARD_DEVICE_NETWORK #language en-US ""\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscOnboardDeviceData.c\r
-\r
-Abstract:\r
-\r
- Static data of Onboard device information .\r
- The onboard device information is Misc. subclass type 8 and SMBIOS type 10.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_ONBOARD_DEVICE_DATA, MiscOnboardDeviceVideo) = {\r
- STRING_TOKEN(STR_MISC_ONBOARD_DEVICE_VIDEO), // OnBoardDeviceDescription\r
- { // OnBoardDeviceStatus\r
- EfiOnBoardDeviceTypeVideo, // DeviceType\r
- 1, // DeviceEnabled\r
- 0 // Reserved\r
- },\r
- 0 // OnBoardDevicePath\r
-};\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_ONBOARD_DEVICE_DATA, MiscOnboardDeviceAudio) = {\r
- STRING_TOKEN(STR_MISC_ONBOARD_DEVICE_AUDIO), // OnBoardDeviceDescription\r
- { // OnBoardDeviceStatus\r
- EfiOnBoardDeviceTypeSound, // DeviceType\r
- 1, // DeviceEnabled\r
- 0 // Reserved\r
- },\r
- 0 // OnBoardDevicePath\r
-};\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscOnboardDeviceFunction.c\r
-\r
-Abstract:\r
-\r
- Create the device path for the Onboard device.\r
- The Onboard device information is Misc. subclass type 8 and SMBIOS type 10.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-\r
-/**\r
- This is a macro defined function, in fact, the function is\r
- MiscOnboardDeviceFunction (RecordType, RecordLen, RecordData, LogRecordData)\r
- This function makes boot time changes to the contents of the\r
- MiscOnboardDevice structure.\r
-\r
- @param MiscOnboardDevice The string which is used to create the function\r
- The Arguments in fact:\r
- @param RecordType Type of record to be processed from the Data\r
- Table. mMiscSubclassDataTable[].RecordType\r
- @param RecordLen Size of static RecordData from the Data Table.\r
- mMiscSubclassDataTable[].RecordLen\r
- @param RecordData Pointer to RecordData, which will be written to\r
- the Data Hub\r
- @param LogRecordData TRUE to log RecordData to Data Hub. FALSE when\r
- there is no more data to log.\r
-\r
- @retval EFI_SUCCESS *RecordData and *LogRecordData have been set.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER One of the following parameter conditions was\r
- true: RecordLen was zero. RecordData was NULL.\r
- LogRecordData was NULL.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION (\r
- MiscOnboardDevice\r
- )\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINT8 StatusAndType;\r
- UINTN DescriptionStrLen;\r
- EFI_STRING DeviceDescription;\r
- STRING_REF TokenToGet;\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE10 *SmbiosRecord;\r
- EFI_MISC_ONBOARD_DEVICE *ForType10InputData;\r
-\r
- ForType10InputData = (EFI_MISC_ONBOARD_DEVICE *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenToGet = 0;\r
- switch (ForType10InputData->OnBoardDeviceDescription) {\r
- case STR_MISC_ONBOARD_DEVICE_VIDEO:\r
- TokenToGet = STRING_TOKEN (STR_MISC_ONBOARD_DEVICE_VIDEO);\r
- break;\r
- case STR_MISC_ONBOARD_DEVICE_AUDIO:\r
- TokenToGet = STRING_TOKEN (STR_MISC_ONBOARD_DEVICE_AUDIO);\r
- break;\r
- default:\r
- break;\r
- }\r
-\r
- DeviceDescription = SmbiosMiscGetString (TokenToGet);\r
- DescriptionStrLen = StrLen(DeviceDescription);\r
- if (DescriptionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE10) + DescriptionStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE10) + DescriptionStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_ONBOARD_DEVICE_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE10);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- //\r
- // Status & Type: Bit 7 Devicen Status, Bits 6:0 Type of Device\r
- //\r
- StatusAndType = (UINT8) ForType10InputData->OnBoardDeviceStatus.DeviceType;\r
- if (ForType10InputData->OnBoardDeviceStatus.DeviceEnabled != 0) {\r
- StatusAndType |= 0x80;\r
- } else {\r
- StatusAndType &= 0x7F;\r
- }\r
-\r
- SmbiosRecord->Device[0].DeviceType = StatusAndType;\r
- SmbiosRecord->Device[0].DescriptionString = 1;\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(DeviceDescription, OptionalStrStart);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscPhysicalArray.uni\r
-// \r
-// Abstract:\r
-// \r
-// BIOS Physical Memory \r
-// SMBIOS type 16.\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-#langdef en-US "English"\r
- \r
- \r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscPhysicalArrayData.c\r
-\r
-Abstract:\r
-\r
- BIOS Physical Array static data.\r
- SMBIOS type 16.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-\r
-//\r
-// Static (possibly build generated) Physical Memory Array Dat.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MEMORY_ARRAY_LOCATION_DATA, MiscPhysicalMemoryArray) =\r
-{\r
- EfiMemoryArrayLocationSystemBoard, // Memory location\r
- EfiMemoryArrayUseSystemMemory, // Memory array use\r
- EfiMemoryErrorCorrectionNone, // Memory error correction\r
- 0, // Maximum Memory Capacity\r
- 0x01 // Number of Devices\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscPhysicalArrayFunction.c\r
-\r
-Abstract:\r
-\r
- BIOS system Physical Array boot time changes.\r
- SMBIOS type 16.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscPhysicalArrayFunction (Type 16).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscPhysicalMemoryArray)\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE16 *SmbiosRecord;\r
- EFI_MEMORY_ARRAY_LOCATION_DATA *ForType16InputData;\r
- UINT32 TopOfMemory = 8 * 1024 * 1024;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- ForType16InputData = (EFI_MEMORY_ARRAY_LOCATION_DATA *)RecordData;\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE16) + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE16) + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_PHYSICAL_MEMORY_ARRAY;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE16);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- //\r
- // ReleaseDate will be the 3rd optional string following the formatted structure.\r
- //\r
- SmbiosRecord->Location = *(UINT8 *) &ForType16InputData ->MemoryArrayLocation;\r
- SmbiosRecord->Use = *(UINT8 *) &ForType16InputData ->MemoryArrayUse;\r
- SmbiosRecord->MemoryErrorCorrection = *(UINT8 *) &ForType16InputData->MemoryErrorCorrection;\r
-\r
- //\r
- // System does not provide the error information structure\r
- //\r
- SmbiosRecord->MemoryErrorInformationHandle = 0xFFFE;\r
-\r
- //\r
- // Maximum memory capacity\r
- //\r
- SmbiosRecord-> MaximumCapacity = TopOfMemory;\r
- SmbiosRecord-> NumberOfMemoryDevices= 0x02;\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscPortInternalConnectorDesignator.uni\r
-// \r
-// Abstract:\r
-// \r
-// Port internal connector information\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_PORT_INTERNAL_IDE1 #language en-US "J4J1"\r
-#string STR_MISC_PORT_EXTERNAL_IDE1 #language en-US "SATA_CON1"\r
-#string STR_MISC_PORT_INTERNAL_IDE2 #language en-US "J4E3"\r
-#string STR_MISC_PORT_EXTERNAL_IDE2 #language en-US "SATA_CON2"\r
-#string STR_MISC_PORT_INTERNAL_ATX_POWER #language en-US "J3J1"\r
-#string STR_MISC_PORT_EXTERNAL_ATX_POWER #language en-US "ATX_PWR"\r
-#string STR_MISC_PORT_INTERNAL_BTX_POWER #language en-US "BTX_PWR"\r
-#string STR_MISC_PORT_EXTERNAL_BTX_POWER #language en-US ""\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscPortInternalConnectorDesignatorData.c\r
-\r
-Abstract:\r
-\r
- Static data of Port internal connector designator information.\r
- Port internal connector designator information is Misc. subclass type 6 and\r
- SMBIOS type 8.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Port connector designations\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR_DATA, MiscPortIde1) = {\r
- STRING_TOKEN(STR_MISC_PORT_INTERNAL_IDE1),\r
- STRING_TOKEN(STR_MISC_PORT_EXTERNAL_IDE1),\r
- EfiPortConnectorTypeOnboardIde,\r
- EfiPortConnectorTypeNone,\r
- EfiPortTypeOther,\r
- 0\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR_DATA, MiscPortIde2) = {\r
- STRING_TOKEN(STR_MISC_PORT_INTERNAL_IDE2),\r
- STRING_TOKEN(STR_MISC_PORT_EXTERNAL_IDE2),\r
- EfiPortConnectorTypeOnboardIde,\r
- EfiPortConnectorTypeNone,\r
- EfiPortTypeOther,\r
- 0\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR_DATA, MiscPortAtxPower) = {\r
- STRING_TOKEN(STR_MISC_PORT_INTERNAL_ATX_POWER),\r
- STRING_TOKEN(STR_MISC_PORT_EXTERNAL_ATX_POWER),\r
- EfiPortConnectorTypeOther,\r
- EfiPortConnectorTypeNone,\r
- EfiPortTypeOther,\r
- 0\r
-};\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscPortInternalConnectorDesignatorFunction.c\r
-\r
-Abstract:\r
-\r
- Create the device path for the Port internal connector designator.\r
- Port internal connector designator information is Misc. subclass type 6\r
- and SMBIOS type 8.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-/**\r
- This is a macro defined function, in fact, the function is\r
- MiscPortInternalConnectorDesignatorFunction (RecordType, RecordLen, RecordData, LogRecordData)\r
- This function makes boot time changes to the contents of the\r
- MiscPortConnectorInformation.\r
-\r
- @param MiscPortInternalConnectorDesignator The string which is used to create\r
- the function\r
- The Arguments in fact:\r
- @param RecordType Type of record to be processed from\r
- the Data Table.\r
- mMiscSubclassDataTable[].RecordType\r
- @param RecordLen Size of static RecordData from the\r
- Data Table.\r
- mMiscSubclassDataTable[].RecordLen\r
- @param RecordData Pointer to RecordData, which will be\r
- written to the Data Hub\r
- @param LogRecordData TRUE to log RecordData to Data Hub.\r
- FALSE when there is no more data to\r
- log.\r
-\r
- @retval EFI_SUCCESS *RecordData and *LogRecordData have\r
- been set.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER One of the following parameter\r
- conditions was true: RecordLen was\r
- zero. RecordData was NULL.\r
- LogRecordData was NULL.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION (\r
- MiscPortInternalConnectorDesignator\r
- )\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN InternalRefStrLen;\r
- UINTN ExternalRefStrLen;\r
- EFI_STRING InternalRef;\r
- EFI_STRING ExternalRef;\r
- STRING_REF TokenForInternal;\r
- STRING_REF TokenForExternal;\r
- EFI_STATUS Status;\r
- SMBIOS_TABLE_TYPE8 *SmbiosRecord;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR *ForType8InputData;\r
-\r
- ForType8InputData = (EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenForInternal = 0;\r
- TokenForExternal = 0;\r
-\r
- switch (ForType8InputData->PortInternalConnectorDesignator) {\r
-\r
- case STR_MISC_PORT_INTERNAL_IDE1:\r
- TokenForInternal = STRING_TOKEN (STR_MISC_PORT_INTERNAL_IDE1);\r
- TokenForExternal = STRING_TOKEN(STR_MISC_PORT_EXTERNAL_IDE1);\r
- break;\r
- case STR_MISC_PORT_INTERNAL_IDE2:\r
- TokenForInternal = STRING_TOKEN (STR_MISC_PORT_INTERNAL_IDE2);\r
- TokenForExternal = STRING_TOKEN(STR_MISC_PORT_EXTERNAL_IDE2);\r
- break;\r
- case STR_MISC_PORT_INTERNAL_ATX_POWER:\r
- TokenForInternal = STRING_TOKEN (STR_MISC_PORT_INTERNAL_ATX_POWER);\r
- TokenForExternal = STRING_TOKEN(STR_MISC_PORT_EXTERNAL_ATX_POWER);\r
- break;\r
- default:\r
- break;\r
- }\r
-\r
- InternalRef = SmbiosMiscGetString (TokenForInternal);\r
- InternalRefStrLen = StrLen(InternalRef);\r
- if (InternalRefStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- ExternalRef = SmbiosMiscGetString (TokenForExternal);\r
- ExternalRefStrLen = StrLen(ExternalRef);\r
- if (ExternalRefStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE8) + InternalRefStrLen + 1 + ExternalRefStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE8) + InternalRefStrLen + 1 + ExternalRefStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_PORT_CONNECTOR_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE8);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->InternalReferenceDesignator = 1;\r
- SmbiosRecord->InternalConnectorType = (UINT8)ForType8InputData->PortInternalConnectorType;\r
- SmbiosRecord->ExternalReferenceDesignator = 2;\r
- SmbiosRecord->ExternalConnectorType = (UINT8)ForType8InputData->PortExternalConnectorType;\r
- SmbiosRecord->PortType = (UINT8)ForType8InputData->PortType;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(InternalRef, OptionalStrStart);\r
- UnicodeStrToAsciiStr(ExternalRef, OptionalStrStart + InternalRefStrLen + 1);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscProcessorCache.uni\r
-// \r
-// Abstract:\r
-// \r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-#langdef en-US "English"\r
-\r
-#string STR_SOCKET_DESIGNATION #language en-US "0x01"
\ No newline at end of file
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscBiosProcessorCache.c\r
-\r
-Abstract:\r
-\r
- Processor cache static data.\r
- Misc. subclass type 7.\r
- SMBIOS type 7.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Processor cache data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_CACHE_VARIABLE_RECORD, MiscProcessorCache) = {\r
-0\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscProcessorCacheFunction.c\r
-\r
-Abstract:\r
-\r
- BIOS processor cache details.\r
- Misc. subclass type 7.\r
- SMBIOS type 7.\r
-\r
---*/\r
-#include "CommonHeader.h"\r
-#include "MiscSubclassDriver.h"\r
-#include <Protocol/DataHub.h>\r
-#include <Guid/DataHubRecords.h>\r
-\r
-UINT32\r
-ConvertBase2ToRaw (\r
- IN EFI_EXP_BASE2_DATA *Data)\r
-{\r
- UINTN Index;\r
- UINT32 RawData;\r
-\r
- RawData = Data->Value;\r
- for (Index = 0; Index < (UINTN) Data->Exponent; Index++) {\r
- RawData <<= 1;\r
- }\r
-\r
- return RawData;\r
-}\r
-\r
-\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscProcessorCache)\r
-{\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE7 *SmbiosRecordL1;\r
- SMBIOS_TABLE_TYPE7 *SmbiosRecordL2;\r
-\r
- EFI_CACHE_SRAM_TYPE_DATA CacheSramType;\r
- CHAR16 *SocketDesignation;\r
- CHAR8 *OptionalStrStart;\r
- UINTN SocketStrLen;\r
- STRING_REF TokenToGet;\r
- EFI_DATA_HUB_PROTOCOL *DataHub;\r
- UINT64 MonotonicCount;\r
- EFI_DATA_RECORD_HEADER *Record;\r
- EFI_SUBCLASS_TYPE1_HEADER *DataHeader;\r
- UINT8 *SrcData;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Memory Device LOcator\r
- //\r
- DEBUG ((EFI_D_ERROR, "type 7\n"));\r
-\r
- TokenToGet = STRING_TOKEN (STR_SOCKET_DESIGNATION);\r
- SocketDesignation = SmbiosMiscGetString (TokenToGet);\r
- SocketStrLen = StrLen(SocketDesignation);\r
- if (SocketStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- SmbiosRecordL1 = AllocatePool(sizeof (SMBIOS_TABLE_TYPE7) + 7 + 1 + 1);\r
- ASSERT (SmbiosRecordL1 != NULL);\r
- ZeroMem(SmbiosRecordL1, sizeof (SMBIOS_TABLE_TYPE7) + 7 + 1 + 1);\r
-\r
- SmbiosRecordL2 = AllocatePool(sizeof (SMBIOS_TABLE_TYPE7) + 7 + 1 + 1);\r
- ASSERT (SmbiosRecordL2 != NULL);\r
- ZeroMem(SmbiosRecordL2, sizeof (SMBIOS_TABLE_TYPE7) + 7 + 1 + 1);\r
-\r
- //\r
- // Get the Data Hub Protocol. Assume only one instance\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiDataHubProtocolGuid,\r
- NULL,\r
- (VOID **)&DataHub\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- MonotonicCount = 0;\r
- Record = NULL;\r
-\r
- do {\r
- Status = DataHub->GetNextRecord (\r
- DataHub,\r
- &MonotonicCount,\r
- NULL,\r
- &Record\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- if (Record->DataRecordClass == EFI_DATA_RECORD_CLASS_DATA) {\r
- DataHeader = (EFI_SUBCLASS_TYPE1_HEADER *)(Record + 1);\r
- SrcData = (UINT8 *)(DataHeader + 1);\r
- if (CompareGuid(&Record->DataRecordGuid, &gEfiCacheSubClassGuid) && (DataHeader->RecordType == CacheSizeRecordType)) {\r
- if (DataHeader->SubInstance == EFI_CACHE_L1) {\r
- SmbiosRecordL1->InstalledSize += (UINT16) (ConvertBase2ToRaw((EFI_EXP_BASE2_DATA *)SrcData) >> 10);\r
- SmbiosRecordL1->MaximumCacheSize = SmbiosRecordL1->InstalledSize;\r
- }\r
- else if (DataHeader->SubInstance == EFI_CACHE_L2) {\r
- SmbiosRecordL2->InstalledSize += (UINT16) (ConvertBase2ToRaw((EFI_EXP_BASE2_DATA *)SrcData) >> 10);\r
- SmbiosRecordL2->MaximumCacheSize = SmbiosRecordL2->InstalledSize;\r
- } else {\r
- continue;\r
- }\r
- }\r
- }\r
- }\r
- } while (!EFI_ERROR(Status) && (MonotonicCount != 0));\r
-\r
- //\r
- //Filling SMBIOS type 7 information for different cache levels.\r
- //\r
-\r
- SmbiosRecordL1->Hdr.Type = EFI_SMBIOS_TYPE_CACHE_INFORMATION;\r
- SmbiosRecordL1->Hdr.Length = (UINT8) sizeof (SMBIOS_TABLE_TYPE7);\r
- SmbiosRecordL1->Hdr.Handle = 0;\r
-\r
- SmbiosRecordL1->Associativity = CacheAssociativity8Way;\r
- SmbiosRecordL1->SystemCacheType = CacheTypeUnknown;\r
- SmbiosRecordL1->SocketDesignation = 0x01;\r
- SmbiosRecordL1->CacheSpeed = 0;\r
- SmbiosRecordL1->CacheConfiguration = 0x0180;\r
- ZeroMem (&CacheSramType, sizeof (EFI_CACHE_SRAM_TYPE_DATA));\r
- CacheSramType.Synchronous = 1;\r
- CopyMem(&SmbiosRecordL1->SupportedSRAMType, &CacheSramType, 2);\r
- CopyMem(&SmbiosRecordL1->CurrentSRAMType, &CacheSramType, 2);\r
- SmbiosRecordL1->ErrorCorrectionType = EfiCacheErrorSingleBit;\r
-\r
-\r
- SmbiosRecordL2->Hdr.Type = EFI_SMBIOS_TYPE_CACHE_INFORMATION;\r
- SmbiosRecordL2->Hdr.Length = (UINT8) sizeof (SMBIOS_TABLE_TYPE7);\r
- SmbiosRecordL2->Hdr.Handle = 0;\r
-\r
- SmbiosRecordL2->Associativity = CacheAssociativity16Way;\r
- SmbiosRecordL2->SystemCacheType = CacheTypeInstruction;\r
- SmbiosRecordL2->SocketDesignation = 0x01;\r
- SmbiosRecordL2->CacheSpeed = 0;\r
- SmbiosRecordL2->CacheConfiguration = 0x0281;\r
- ZeroMem (&CacheSramType, sizeof (EFI_CACHE_SRAM_TYPE_DATA));\r
- CacheSramType.Synchronous = 1;\r
- CopyMem(&SmbiosRecordL2->SupportedSRAMType, &CacheSramType, 2);\r
- CopyMem(&SmbiosRecordL2->CurrentSRAMType, &CacheSramType, 2);\r
- SmbiosRecordL2->ErrorCorrectionType = EfiCacheErrorSingleBit;\r
-\r
-\r
-\r
- //\r
- //Adding SMBIOS type 7 records to SMBIOS table.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecordL1 + 1);\r
- UnicodeStrToAsciiStr(SocketDesignation, OptionalStrStart);\r
-\r
- Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecordL1\r
- );\r
-\r
- //\r
- //VLV2 incorporates two SLM modules (quad cores) in the SoC. 2 cores share BIU/L2 cache\r
- //\r
- SmbiosRecordL2->InstalledSize = (SmbiosRecordL2->InstalledSize)/2;\r
- SmbiosRecordL2->MaximumCacheSize = SmbiosRecordL2->InstalledSize;\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecordL2 + 1);\r
- UnicodeStrToAsciiStr(SocketDesignation, OptionalStrStart);\r
-\r
- Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecordL2\r
- );\r
-\r
- return EFI_SUCCESS;\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscProcessorInformation.uni\r
-// \r
-// Abstract:\r
-// \r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_SOCKET_NAME #language en-US "VLV"\r
-#string STR_MISC_PROCESSOR_MAUFACTURER #language en-US "Intel"\r
-#string STR_MISC_PROCESSOR_VERSION #language en-US "Baytrail A0" \r
-#string STR_MISC_PROCESSOR_SERIAL_NUMBER #language en-US " " \r
-#string STR_MISC_ASSERT_TAG_DATA #language en-US " "\r
-#string STR_MISC_PART_NUMBER #language en-US " "\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscOnboardDeviceData.c\r
-\r
-Abstract:\r
-\r
- This driver parses the mMiscSubclassDataTable structure and reports\r
- any generated data to smbios.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-/*\r
- EFI_PROCESSOR_CORE_FREQUENCY_LIST_DATA ProcessorCoreFrequencyList;\r
- EFI_PROCESSOR_FSB_FREQUENCY_LIST_DATA ProcessorFsbFrequencyList;\r
- EFI_PROCESSOR_SERIAL_NUMBER_DATA ProcessorSerialNumber;\r
- EFI_PROCESSOR_CORE_FREQUENCY_DATA ProcessorCoreFrequency;\r
- EFI_PROCESSOR_FSB_FREQUENCY_DATA ProcessorFsbFrequency;\r
- EFI_PROCESSOR_MAX_CORE_FREQUENCY_DATA ProcessorMaxCoreFrequency;\r
- EFI_PROCESSOR_MAX_FSB_FREQUENCY_DATA ProcessorMaxFsbFrequency;\r
- EFI_PROCESSOR_VERSION_DATA ProcessorVersion;\r
- EFI_PROCESSOR_MANUFACTURER_DATA ProcessorManufacturer;\r
- EFI_PROCESSOR_ID_DATA ProcessorId;\r
- EFI_PROCESSOR_TYPE_DATA ProcessorType;\r
- EFI_PROCESSOR_FAMILY_DATA ProcessorFamily;\r
- EFI_PROCESSOR_VOLTAGE_DATA ProcessorVoltage;\r
- EFI_PROCESSOR_APIC_BASE_ADDRESS_DATA ProcessorApicBase;\r
- EFI_PROCESSOR_APIC_ID_DATA ProcessorApicId;\r
- EFI_PROCESSOR_APIC_VERSION_NUMBER_DATA ProcessorApicVersionNumber;\r
- EFI_PROCESSOR_MICROCODE_REVISION_DATA CpuUcodeRevisionData;\r
- EFI_PROCESSOR_STATUS_DATA ProcessorStatus;\r
- EFI_PROCESSOR_SOCKET_TYPE_DATA ProcessorSocketType;\r
- EFI_PROCESSOR_SOCKET_NAME_DATA ProcessorSocketName;\r
- EFI_PROCESSOR_ASSET_TAG_DATA ProcessorAssetTag;\r
- EFI_PROCESSOR_HEALTH_STATUS ProcessorHealthStatus;\r
- EFI_PROCESSOR_PACKAGE_NUMBER_DATA ProcessorPackageNumber;\r
-} EFI_CPU_VARIABLE_RECORD;\r
-*/\r
-\r
-\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_CPU_DATA_RECORD, MiscProcessorInformation) = {\r
-\r
-0,\r
- /*\r
- STRING_TOKEN (STR_MISC_SOCKET_NAME), // Processor Socket Name\r
- STRING_TOKEN (STR_MISC_PROCESSOR_MAUFACTURER), // Processor Manufacturer\r
- STRING_TOKEN (STR_MISC_PROCESSOR_VERSION), // Processor Version Information\r
- STRING_TOKEN (STR_MISC_PROCESSOR_SERIAL_NUMBER), // Serial Number\r
- STRING_TOKEN (STR_MISC_ASSERT_TAG_DATA), // Processor Assert TAg Data\r
- STRING_TOKEN (STR_MISC_PART_NUMBER) // Processor Part Numbe\r
-*/\r
-};\r
-\r
-\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2006 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscProcessorInformationFunction.c\r
-\r
-Abstract:\r
-\r
- Onboard processor information boot time changes.\r
- SMBIOS type 4.\r
-\r
---*/\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-#include <Protocol/MpService.h>\r
-#include <Protocol/DataHub.h>\r
-#include <Guid/DataHubRecords.h>\r
-#include <Library/CpuIA32.h>\r
-\r
-#define EfiProcessorFamilyIntelAtomProcessor 0x2B\r
-\r
-EFI_GUID mProcessorProducerGuid;\r
-\r
-\r
-/**\r
- Get cache SMBIOS record handle.\r
-\r
- @param Smbios Pointer to SMBIOS protocol instance.\r
- @param CacheLevel Level of cache, starting from one.\r
- @param Handle Returned record handle.\r
-\r
-**/\r
-\r
-VOID\r
-GetCacheHandle (\r
- IN EFI_SMBIOS_PROTOCOL *Smbios,\r
- IN UINT8 CacheLevel,\r
- OUT EFI_SMBIOS_HANDLE *Handle\r
- )\r
-{\r
- UINT16 CacheConfig;\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_TYPE RecordType;\r
- EFI_SMBIOS_TABLE_HEADER *Buffer;\r
-\r
- *Handle = 0;\r
- RecordType = EFI_SMBIOS_TYPE_CACHE_INFORMATION;\r
-\r
- do {\r
- Status = Smbios->GetNext (\r
- Smbios,\r
- Handle,\r
- &RecordType,\r
- &Buffer,\r
- NULL\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- CacheConfig = *(UINT16*)((UINT8*)Buffer + 5);\r
- if ((CacheConfig & 0x7) == (CacheLevel -1) ) {\r
- return;\r
- }\r
- }\r
- } while (!EFI_ERROR(Status));\r
-\r
- *Handle = 0xFFFF;\r
-}\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscProcessorInformation (Type 4).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-UINT32\r
-ConvertBase10ToRaw (\r
- IN EFI_EXP_BASE10_DATA *Data)\r
-{\r
- UINTN Index;\r
- UINT32 RawData;\r
-\r
- RawData = Data->Value;\r
- for (Index = 0; Index < (UINTN) Data->Exponent; Index++) {\r
- RawData *= 10;\r
- }\r
-\r
- return RawData;\r
-}\r
-\r
-#define BSEL_CR_OVERCLOCK_CONTROL 0xCD\r
-#define FUSE_BSEL_MASK 0x03\r
-\r
-\r
-\r
-UINT16 miFSBFrequencyTable[4] = {\r
- 83, // 83.3MHz\r
- 100, // 100MHz\r
- 133, // 133MHz\r
- 117 // 116.7MHz\r
-};\r
-\r
-/**\r
- Determine the processor core frequency\r
-\r
- @param None\r
-\r
- @retval Processor core frequency multiplied by 3\r
-\r
-\r
-**/\r
-UINT16\r
-DetermineiFsbFromMsr (\r
- VOID\r
- )\r
-{\r
- //\r
- // Determine the processor core frequency\r
- //\r
- UINT64 Temp;\r
- Temp = (EfiReadMsr (BSEL_CR_OVERCLOCK_CONTROL)) & FUSE_BSEL_MASK;\r
- return miFSBFrequencyTable[(UINT32)(Temp)];\r
-\r
-}\r
-\r
-MISC_SMBIOS_TABLE_FUNCTION (MiscProcessorInformation)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- EFI_STRING SerialNumber;\r
- CHAR16 *Version=NULL;\r
- CHAR16 *Manufacturer=NULL;\r
- CHAR16 *Socket=NULL;\r
- CHAR16 *AssetTag=NULL;\r
- CHAR16 *PartNumber=NULL;\r
- UINTN SerialNumberStrLen=0;\r
- UINTN VersionStrLen=0;\r
- UINTN ManufacturerStrLen=0;\r
- UINTN SocketStrLen=0;\r
- UINTN AssetTagStrLen=0;\r
- UINTN PartNumberStrLen=0;\r
- UINTN ProcessorVoltage=0xAE;\r
- UINT32 Eax01;\r
- UINT32 Ebx01;\r
- UINT32 Ecx01;\r
- UINT32 Edx01;\r
- STRING_REF TokenToGet;\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE4 *SmbiosRecord;\r
- EFI_CPU_DATA_RECORD *ForType4InputData;\r
- UINT16 L1CacheHandle=0;\r
- UINT16 L2CacheHandle=0;\r
- UINT16 L3CacheHandle=0;\r
- UINTN NumberOfEnabledProcessors=0 ;\r
- UINTN NumberOfProcessors=0;\r
- UINT64 Frequency = 0;\r
- EFI_MP_SERVICES_PROTOCOL *MpService;\r
- EFI_DATA_HUB_PROTOCOL *DataHub;\r
- UINT64 MonotonicCount;\r
- EFI_DATA_RECORD_HEADER *Record;\r
- EFI_SUBCLASS_TYPE1_HEADER *DataHeader;\r
- UINT8 *SrcData;\r
- EFI_PROCESSOR_VERSION_DATA *ProcessorVersion;\r
- CHAR16 *NewStringToken;\r
- STRING_REF TokenToUpdate;\r
- PROCESSOR_ID_DATA *ProcessorId = NULL;\r
-\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- ForType4InputData = (EFI_CPU_DATA_RECORD *)RecordData;\r
-\r
- ProcessorId = AllocateZeroPool(sizeof(PROCESSOR_ID_DATA));\r
- if (ProcessorId == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- //\r
- // Get the Data Hub Protocol. Assume only one instance\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiDataHubProtocolGuid,\r
- NULL,\r
- (VOID **)&DataHub\r
- );\r
- ASSERT_EFI_ERROR(Status);\r
-\r
- MonotonicCount = 0;\r
- Record = NULL;\r
-\r
- do {\r
- Status = DataHub->GetNextRecord (\r
- DataHub,\r
- &MonotonicCount,\r
- NULL,\r
- &Record\r
- );\r
- if (!EFI_ERROR(Status)) {\r
- if (Record->DataRecordClass == EFI_DATA_RECORD_CLASS_DATA) {\r
-\r
- DataHeader = (EFI_SUBCLASS_TYPE1_HEADER *)(Record + 1);\r
- SrcData = (UINT8 *)(DataHeader + 1);\r
-\r
- //\r
- // Processor\r
- //\r
- if (CompareGuid(&Record->DataRecordGuid, &gEfiProcessorSubClassGuid)) {\r
- CopyMem (&mProcessorProducerGuid, &Record->ProducerName, sizeof(EFI_GUID));\r
- switch (DataHeader->RecordType) {\r
- case ProcessorVoltageRecordType:\r
- ProcessorVoltage = (((EFI_EXP_BASE10_DATA *)SrcData)->Value)/100 + 0x80;\r
- break;\r
- case ProcessorCoreFrequencyRecordType:\r
- DEBUG ((EFI_D_ERROR, "ProcessorCoreFrequencyRecordType SrcData1 =%d\n", ConvertBase10ToRaw((EFI_EXP_BASE10_DATA *)SrcData)/1000000));\r
- Frequency = (ConvertBase10ToRaw((EFI_EXP_BASE10_DATA *)SrcData)/1000000);\r
- break;\r
- case ProcessorVersionRecordType:\r
- ProcessorVersion = (EFI_PROCESSOR_VERSION_DATA *)SrcData;\r
- NewStringToken = HiiGetPackageString(&mProcessorProducerGuid, *ProcessorVersion, NULL);\r
- TokenToUpdate = (STRING_REF)STR_MISC_PROCESSOR_VERSION;\r
- HiiSetString(mHiiHandle, TokenToUpdate, NewStringToken, NULL);\r
- break;\r
- default:\r
- break;\r
- }\r
- }\r
- }\r
- }\r
- } while (!EFI_ERROR(Status) && (MonotonicCount != 0));\r
-\r
- //\r
- // Token to get for Socket Name\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_SOCKET_NAME);\r
- Socket = SmbiosMiscGetString (TokenToGet);\r
- SocketStrLen = StrLen(Socket);\r
- if (SocketStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Token to get for Processor Manufacturer\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_PROCESSOR_MAUFACTURER);\r
- Manufacturer = SmbiosMiscGetString (TokenToGet);\r
- ManufacturerStrLen = StrLen(Manufacturer);\r
- if (ManufacturerStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Token to get for Processor Version\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_PROCESSOR_VERSION);\r
- Version = SmbiosMiscGetString (TokenToGet);\r
- VersionStrLen = StrLen(Version);\r
- if (VersionStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Token to get for Serial Number\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_PROCESSOR_SERIAL_NUMBER);\r
- SerialNumber = SmbiosMiscGetString (TokenToGet);\r
- SerialNumberStrLen = StrLen(SerialNumber);\r
- if (SerialNumberStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Token to get for Assert Tag Information\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_ASSERT_TAG_DATA);\r
- AssetTag = SmbiosMiscGetString (TokenToGet);\r
- AssetTagStrLen = StrLen(AssetTag);\r
- if (AssetTagStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Token to get for part number Information\r
- //\r
- TokenToGet = STRING_TOKEN (STR_MISC_PART_NUMBER);\r
- PartNumber = SmbiosMiscGetString (TokenToGet);\r
- PartNumberStrLen = StrLen(PartNumber);\r
- if (PartNumberStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocateZeroPool(sizeof (SMBIOS_TABLE_TYPE4) + AssetTagStrLen + 1 + SocketStrLen + 1+ ManufacturerStrLen +1 + VersionStrLen+ 1+ SerialNumberStrLen + 1 + PartNumberStrLen+ 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_PROCESSOR_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE4);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- SmbiosRecord-> Socket= 1;\r
- SmbiosRecord -> ProcessorManufacture = 2;\r
- SmbiosRecord -> ProcessorVersion = 3;\r
- SmbiosRecord ->SerialNumber =4;\r
-\r
- SmbiosRecord-> AssetTag= 5;\r
- SmbiosRecord-> PartNumber= 6;\r
-\r
- //\r
- // Processor Type\r
- //\r
- ForType4InputData-> VariableRecord.ProcessorType= EfiCentralProcessor;\r
- SmbiosRecord -> ProcessorType = ForType4InputData-> VariableRecord.ProcessorType;\r
-\r
- //\r
- // Processor Family\r
- //\r
- ForType4InputData-> VariableRecord.ProcessorFamily= EfiProcessorFamilyIntelAtomProcessor; //0x2B;;\r
- SmbiosRecord -> ProcessorFamily = ForType4InputData-> VariableRecord.ProcessorFamily;\r
- SmbiosRecord -> ExternalClock = DetermineiFsbFromMsr();\r
-\r
- //\r
- // Processor ID\r
- //\r
- AsmCpuid(0x001, &Eax01, &Ebx01, &Ecx01, &Edx01);\r
- ProcessorId->Signature = *(PROCESSOR_SIGNATURE *)&Eax01;\r
- ProcessorId->FeatureFlags = *(PROCESSOR_FEATURE_FLAGS *)&Edx01;\r
- SmbiosRecord -> ProcessorId = *(PROCESSOR_ID_DATA *)ProcessorId;\r
-\r
- //\r
- // Processor Voltage\r
- //\r
- ForType4InputData-> VariableRecord.ProcessorVoltage= *(EFI_PROCESSOR_VOLTAGE_DATA *)&ProcessorVoltage;\r
- SmbiosRecord -> Voltage = *(PROCESSOR_VOLTAGE *) &(ForType4InputData-> VariableRecord.ProcessorVoltage);\r
-\r
- //\r
- // Status\r
- //\r
- ForType4InputData-> VariableRecord.ProcessorHealthStatus= 0x41;//0x41;\r
- SmbiosRecord -> Status = ForType4InputData-> VariableRecord.ProcessorHealthStatus;\r
-\r
- //\r
- // Processor Upgrade\r
- //\r
- SmbiosRecord -> ProcessorUpgrade = 0x008;\r
-\r
- //\r
- // Processor Family 2\r
- //\r
- SmbiosRecord -> ProcessorFamily2 = ForType4InputData-> VariableRecord.ProcessorFamily;\r
-\r
- //\r
- // Processor speed\r
- //\r
- SmbiosRecord-> CurrentSpeed = *(UINT16*) & Frequency;\r
- SmbiosRecord-> MaxSpeed = *(UINT16*) & Frequency;\r
-\r
- //\r
- // Processor Characteristics\r
- //\r
- AsmCpuid(0x8000000, NULL, NULL, NULL, &Edx01);\r
- Edx01= Edx01 >> 28;\r
- Edx01 &= 0x01;\r
- SmbiosRecord-> ProcessorCharacteristics= (UINT16)Edx01;\r
-\r
- //\r
- // Processor Core Count and Enabled core count\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiMpServiceProtocolGuid,\r
- NULL,\r
- (void **)&MpService\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Determine the number of processors\r
- //\r
- MpService->GetNumberOfProcessors (\r
- MpService,\r
- &NumberOfProcessors,\r
- &NumberOfEnabledProcessors\r
- );\r
- }\r
- SmbiosRecord-> CoreCount= (UINT8)NumberOfProcessors;\r
- SmbiosRecord-> EnabledCoreCount= (UINT8)NumberOfEnabledProcessors;\r
- SmbiosRecord-> ThreadCount= (UINT8)NumberOfEnabledProcessors;\r
- SmbiosRecord-> ProcessorCharacteristics = 0x2; // Unknown\r
-\r
- //\r
- // Processor Cache Handle\r
- //\r
- GetCacheHandle( Smbios,1, &L1CacheHandle);\r
- GetCacheHandle( Smbios,2, &L2CacheHandle);\r
- GetCacheHandle( Smbios,3, &L3CacheHandle);\r
-\r
- //\r
- // Updating Cache Handle Information\r
- //\r
- SmbiosRecord->L1CacheHandle = L1CacheHandle;\r
- SmbiosRecord->L2CacheHandle = L2CacheHandle;\r
- SmbiosRecord->L3CacheHandle = L3CacheHandle;\r
-\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(Socket, OptionalStrStart);\r
- UnicodeStrToAsciiStr(Manufacturer, OptionalStrStart + SocketStrLen + 1);\r
- UnicodeStrToAsciiStr(Version, OptionalStrStart + SocketStrLen + 1 + ManufacturerStrLen+ 1);\r
- UnicodeStrToAsciiStr(SerialNumber, OptionalStrStart + SocketStrLen + 1 + VersionStrLen + 1 + ManufacturerStrLen + 1);\r
- UnicodeStrToAsciiStr(AssetTag, OptionalStrStart + SerialNumberStrLen + 1 + VersionStrLen + 1 + ManufacturerStrLen + 1 + SocketStrLen + 1);\r
- UnicodeStrToAsciiStr(PartNumber, OptionalStrStart + SerialNumberStrLen + 1 + VersionStrLen + 1 + ManufacturerStrLen + 1 + SocketStrLen + 1 + AssetTagStrLen + 1 );\r
-\r
- //\r
- // Now we have got the full Smbios record, call Smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- if (EFI_ERROR (Status)) return Status;\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscResetCapabilitiesData.c\r
-\r
-Abstract:\r
-\r
- Static data of Reset Capabilities information.\r
- Reset Capabilities information is Misc. subclass type 17 and SMBIOS type 23.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_RESET_CAPABILITIES, MiscResetCapabilities)\r
-= {\r
- { // ResetCapabilities\r
- 0, // Status\r
- 0, // BootOption\r
- 0, // BootOptionOnLimit\r
- 0, // WatchdogTimerPresent\r
- 0 // Reserved\r
- },\r
- 0xFFFF, // ResetCount\r
- 0xFFFF, // ResetLimit\r
- 0xFFFF, // ResetTimerInterval\r
- 0xFFFF // ResetTimeout\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- MiscResetCapabilitiesFunction.c\r
-\r
-Abstract:\r
-\r
- ResetCapabilities.\r
- SMBIOS type 23.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscOemString (Type 11).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscResetCapabilities)\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE23 *SmbiosRecord;\r
- EFI_MISC_RESET_CAPABILITIES *ForType23InputData;\r
-\r
- ForType23InputData = (EFI_MISC_RESET_CAPABILITIES *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE23) + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE23) + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_RESET;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE23);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->Capabilities = *(UINT8*)&(ForType23InputData->ResetCapabilities);\r
- SmbiosRecord->ResetCount = (UINT16)ForType23InputData->ResetCount;\r
- SmbiosRecord->ResetLimit = (UINT16)ForType23InputData->ResetLimit;\r
- SmbiosRecord->TimerInterval = (UINT16)ForType23InputData->ResetTimerInterval;\r
- SmbiosRecord->Timeout = (UINT16)ForType23InputData->ResetTimeout;\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscSubclassDriver.h\r
-\r
-Abstract:\r
-\r
- Header file for MiscSubclass Driver.\r
-\r
-\r
-**/\r
-\r
-#ifndef _MISC_SUBCLASS_DRIVER_H\r
-#define _MISC_SUBCLASS_DRIVER_H\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-extern UINT8 MiscSubclassStrings[];\r
-\r
-\r
-#define T14_FVI_STRING "Driver/firmware version"\r
-#define EFI_SMBIOS_TYPE_FIRMWARE_VERSION_INFO 0x90\r
-#define EFI_SMBIOS_TYPE_MISC_VERSION_INFO 0x94\r
-#define TOUCH_ACPI_ID "I2C05\\SFFFF\\400K"\r
-#define TOUCH_RESET_GPIO_MMIO 0xFED0C508\r
-#define EFI_SMBIOS_TYPE_SEC_INFO 0x83\r
-#define IntelIdentifer 0x6F725076\r
-\r
-//\r
-// Data table entry update function.\r
-//\r
-typedef EFI_STATUS (EFIAPI EFI_MISC_SMBIOS_DATA_FUNCTION) (\r
- IN VOID *RecordData,\r
- IN EFI_SMBIOS_PROTOCOL *Smbios\r
- );\r
-\r
-//\r
-// Data table entry definition.\r
-//\r
-typedef struct {\r
- //\r
- // intermediat input data for SMBIOS record\r
- //\r
- VOID *RecordData;\r
- EFI_MISC_SMBIOS_DATA_FUNCTION *Function;\r
-} EFI_MISC_SMBIOS_DATA_TABLE;\r
-\r
-//\r
-// Data Table extern definitions.\r
-//\r
-#define MISC_SMBIOS_TABLE_EXTERNS(NAME1, NAME2, NAME3) \\r
-extern NAME1 NAME2 ## Data; \\r
-extern EFI_MISC_SMBIOS_DATA_FUNCTION NAME3 ## Function\r
-\r
-\r
-//\r
-// Data Table entries\r
-//\r
-#define MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(NAME1, NAME2) \\r
-{ \\r
- & NAME1 ## Data, \\r
- & NAME2 ## Function \\r
-}\r
-\r
-//\r
-// Global definition macros.\r
-//\r
-#define MISC_SMBIOS_TABLE_DATA(NAME1, NAME2) \\r
- NAME1 NAME2 ## Data\r
-\r
-#define MISC_SMBIOS_TABLE_FUNCTION(NAME2) \\r
- EFI_STATUS EFIAPI NAME2 ## Function( \\r
- IN VOID *RecordData, \\r
- IN EFI_SMBIOS_PROTOCOL *Smbios \\r
- )\r
-\r
-#pragma pack(1)\r
-\r
-//\r
-// This is definition for SMBIOS Oem data type 0x90\r
-//\r
-typedef struct {\r
- STRING_REF SECVersion;\r
- STRING_REF uCodeVersion;\r
- STRING_REF GOPVersion;\r
- STRING_REF CpuStepping;\r
-} EFI_MISC_OEM_TYPE_0x90;\r
-\r
-//\r
-// This is definition for SMBIOS Oem data type 0x90\r
-//\r
-typedef struct {\r
- SMBIOS_STRUCTURE Hdr;\r
- SMBIOS_TABLE_STRING SECVersion;\r
- SMBIOS_TABLE_STRING uCodeVersion;\r
- SMBIOS_TABLE_STRING GOPVersion;\r
- SMBIOS_TABLE_STRING CpuStepping;\r
-} SMBIOS_TABLE_TYPE90;\r
-\r
-typedef struct {\r
- STRING_REF GopVersion;\r
- STRING_REF UCodeVersion;\r
- STRING_REF MRCVersion;\r
- STRING_REF SECVersion;\r
- STRING_REF ULPMCVersion;\r
- STRING_REF PMCVersion;\r
- STRING_REF PUnitVersion;\r
- STRING_REF SoCVersion;\r
- STRING_REF BoardVersion;\r
- STRING_REF FabVersion;\r
- STRING_REF CPUFlavor;\r
- STRING_REF BiosVersion;\r
- STRING_REF PmicVersion;\r
- STRING_REF TouchVersion;\r
- STRING_REF SecureBoot;\r
- STRING_REF BootMode;\r
- STRING_REF SpeedStepMode;\r
- STRING_REF CPUTurboMode;\r
- STRING_REF MaxCState;\r
- STRING_REF GfxTurbo;\r
- STRING_REF IdleReserve;\r
- STRING_REF RC6;\r
-}EFI_MISC_OEM_TYPE_0x94;\r
-\r
-typedef struct {\r
- SMBIOS_STRUCTURE Hdr;\r
- SMBIOS_TABLE_STRING GopVersion;\r
- SMBIOS_TABLE_STRING uCodeVersion;\r
- SMBIOS_TABLE_STRING MRCVersion;\r
- SMBIOS_TABLE_STRING SECVersion;\r
- SMBIOS_TABLE_STRING ULPMCVersion;\r
- SMBIOS_TABLE_STRING PMCVersion;\r
- SMBIOS_TABLE_STRING PUnitVersion;\r
- SMBIOS_TABLE_STRING SoCVersion;\r
- SMBIOS_TABLE_STRING BoardVersion;\r
- SMBIOS_TABLE_STRING FabVersion;\r
- SMBIOS_TABLE_STRING CPUFlavor;\r
- SMBIOS_TABLE_STRING BiosVersion;\r
- SMBIOS_TABLE_STRING PmicVersion;\r
- SMBIOS_TABLE_STRING TouchVersion;\r
- SMBIOS_TABLE_STRING SecureBoot;\r
- SMBIOS_TABLE_STRING BootMode;\r
- SMBIOS_TABLE_STRING SpeedStepMode;\r
- SMBIOS_TABLE_STRING CPUTurboMode;\r
- SMBIOS_TABLE_STRING MaxCState;\r
- SMBIOS_TABLE_STRING GfxTurbo;\r
- SMBIOS_TABLE_STRING IdleReserve;\r
- SMBIOS_TABLE_STRING RC6;\r
-}SMBIOS_TABLE_TYPE94;\r
-\r
-#pragma pack()\r
-//\r
-// Data Table Array\r
-//\r
-extern EFI_MISC_SMBIOS_DATA_TABLE mMiscSubclassDataTable[];\r
-\r
-//\r
-// Data Table Array Entries\r
-//\r
-extern UINTN mMiscSubclassDataTableEntries;\r
-extern EFI_HII_HANDLE mHiiHandle;\r
-\r
-//\r
-// Prototypes\r
-//\r
-EFI_STATUS\r
-EFIAPI\r
-MiscSubclassDriverEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- );\r
-\r
-EFI_STRING\r
-EFIAPI\r
-SmbiosMiscGetString (\r
- IN EFI_STRING_ID StringId\r
- );\r
-\r
-#endif\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscSubclassDriver.uni\r
-// \r
-// Abstract:\r
-// \r
-// Misc Subclass information.\r
-// \r
-// Revision History: \r
-// \r
-// --*/\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_SUBCLASS_DRIVER_TITLE #language en-US "Not used"\r
-\r
-#include "MiscBaseBoardManufacturer.uni"\r
-#include "MiscBiosVendor.uni"\r
-#include "MiscChassisManufacturer.uni"\r
-#include "MiscOemString.uni"\r
-#include "MiscOnboardDevice.uni"\r
-#include "MiscPortInternalConnectorDesignator.uni"\r
-#include "MiscSystemLanguageString.uni"\r
-#include "MiscSystemManufacturer.uni"\r
-#include "MiscSystemOptionString.uni"\r
-#include "MiscSystemSlotDesignation.uni"\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscSubclassDriverDataTable.c\r
-\r
-Abstract:\r
-\r
- Create the mMiscSubclassDataTable structure, and it is used to report\r
- any generate data to the DataHub.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// External definitions referenced by Data Table entries.\r
-//\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_BIOS_VENDOR_DATA, MiscBiosVendor, MiscBiosVendor);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_MANUFACTURER_DATA, MiscSystemManufacturer, MiscSystemManufacturer);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_BASE_BOARD_MANUFACTURER_DATA, MiscBaseBoardManufacturer, MiscBaseBoardManufacturer);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_CHASSIS_MANUFACTURER_DATA, MiscChassisManufacturer, MiscChassisManufacturer);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_CACHE_VARIABLE_RECORD, MiscProcessorCache, MiscProcessorCache); //type 7\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_CPU_DATA_RECORD, MiscProcessorInformation, MiscProcessorInformation); //type 4\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MEMORY_ARRAY_LOCATION_DATA, MiscPhysicalMemoryArray,MiscPhysicalMemoryArray);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MEMORY_ARRAY_LINK_DATA, MiscMemoryDevice, MiscMemoryDevice);\r
-\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR_DATA, MiscPortIde1, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR_DATA, MiscPortIde2, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_PORT_INTERNAL_CONNECTOR_DESIGNATOR_DATA, MiscPortAtxPower, MiscPortInternalConnectorDesignator);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx16Slot1, MiscSystemSlotDesignation);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx16Slot2, MiscSystemSlotDesignation);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx4, MiscSystemSlotDesignation);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx1Slot1, MiscSystemSlotDesignation);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx1Slot2, MiscSystemSlotDesignation);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx1Slot3, MiscSystemSlotDesignation);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCI1, MiscSystemSlotDesignation);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCI2, MiscSystemSlotDesignation);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCI3, MiscSystemSlotDesignation);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_ONBOARD_DEVICE_DATA, MiscOnboardDeviceVideo, MiscOnboardDevice);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_ONBOARD_DEVICE_DATA, MiscOnboardDeviceNetwork, MiscOnboardDevice);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_ONBOARD_DEVICE_DATA, MiscOnboardDeviceAudio, MiscOnboardDevice);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_NUMBER_OF_INSTALLABLE_LANGUAGES_DATA, NumberOfInstallableLanguages, NumberOfInstallableLanguages);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_SYSTEM_LANGUAGE_STRING_DATA, SystemLanguageString, SystemLanguageString);\r
-MISC_SMBIOS_TABLE_EXTERNS(EFI_MISC_BOOT_INFORMATION_STATUS_DATA, BootInformationStatus, BootInformationStatus);\r
-\r
-//\r
-// Data Table.\r
-//\r
-EFI_MISC_SMBIOS_DATA_TABLE mMiscSubclassDataTable[] = {\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscBiosVendor, MiscBiosVendor),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemManufacturer, MiscSystemManufacturer),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscBaseBoardManufacturer, MiscBaseBoardManufacturer),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscChassisManufacturer, MiscChassisManufacturer),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscProcessorCache, MiscProcessorCache), //type 7\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscProcessorInformation, MiscProcessorInformation), //type 4\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPhysicalMemoryArray, MiscPhysicalMemoryArray), //Type 16\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscMemoryDevice, MiscMemoryDevice), //Type 17\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortIde1, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortIde2, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscPortAtxPower, MiscPortInternalConnectorDesignator),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlotPCIEx16Slot1, MiscSystemSlotDesignation),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlotPCIEx16Slot2, MiscSystemSlotDesignation),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlotPCIEx4, MiscSystemSlotDesignation),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlotPCIEx1Slot1, MiscSystemSlotDesignation),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlotPCIEx1Slot2, MiscSystemSlotDesignation),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlotPCIEx1Slot3, MiscSystemSlotDesignation),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlotPCI1, MiscSystemSlotDesignation),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlotPCI2, MiscSystemSlotDesignation),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscSystemSlotPCI3, MiscSystemSlotDesignation),\r
-#if defined( ALWAYS_DISABLE_ONBOARD_VIDEO ) && \\r
- ( ALWAYS_DISABLE_ONBOARD_VIDEO != 0 )\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscOnboardDeviceNetwork, MiscOnboardDevice),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscOnboardDeviceAudio, MiscOnboardDevice),\r
-#else\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscOnboardDeviceVideo, MiscOnboardDevice),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(MiscOnboardDeviceAudio, MiscOnboardDevice),\r
-#endif\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(SystemLanguageString, SystemLanguageString),\r
- MISC_SMBIOS_TABLE_ENTRY_DATA_AND_FUNCTION(BootInformationStatus, BootInformationStatus),\r
-};\r
-\r
-//\r
-// Number of Data Table entries.\r
-//\r
-UINTN mMiscSubclassDataTableEntries =\r
- (sizeof mMiscSubclassDataTable) / sizeof(EFI_MISC_SMBIOS_DATA_TABLE);\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscSubclassDriverEntryPoint.c\r
-\r
-Abstract:\r
-\r
- This driver parses the mMiscSubclassDataTable structure and reports\r
- any generated data to the DataHub.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-#include "MiscSubclassDriver.h"\r
-#include <Protocol/HiiString.h>\r
-#include <Guid/PlatformInfo.h>\r
-\r
-\r
-EFI_HII_HANDLE mHiiHandle;\r
-EFI_HII_STRING_PROTOCOL *mHiiString;\r
-EFI_PLATFORM_INFO_HOB *mPlatformInfo=NULL;\r
-\r
-EFI_STRING\r
-EFIAPI\r
-SmbiosMiscGetString (\r
- IN EFI_STRING_ID StringId\r
- ){\r
-\r
- EFI_STATUS Status;\r
- UINTN StringSize;\r
- CHAR16 TempString;\r
- EFI_STRING String;\r
- String = NULL;\r
-\r
- //\r
- // Retrieve the size of the string in the string package for the BestLanguage\r
- //\r
- StringSize = 0;\r
- Status = mHiiString->GetString (\r
- mHiiString,\r
- "en-US",\r
- mHiiHandle,\r
- StringId,\r
- &TempString,\r
- &StringSize,\r
- NULL\r
- );\r
- //\r
- // If GetString() returns EFI_SUCCESS for a zero size,\r
- // then there are no supported languages registered for HiiHandle. If GetString()\r
- // returns an error other than EFI_BUFFER_TOO_SMALL, then HiiHandle is not present\r
- // in the HII Database\r
- //\r
- if (Status != EFI_BUFFER_TOO_SMALL) {\r
- goto Error;\r
- }\r
-\r
- //\r
- // Allocate a buffer for the return string\r
- //\r
- String = AllocateZeroPool (StringSize);\r
- if (String == NULL) {\r
- goto Error;\r
- }\r
-\r
- //\r
- // Retrieve the string from the string package\r
- //\r
- Status = mHiiString->GetString (\r
- mHiiString,\r
- "en-US",\r
- mHiiHandle,\r
- StringId,\r
- String,\r
- &StringSize,\r
- NULL\r
- );\r
- if (EFI_ERROR (Status)) {\r
- //\r
- // Free the buffer and return NULL if the supported languages can not be retrieved.\r
- //\r
- FreePool (String);\r
- String = NULL;\r
- }\r
-Error:\r
-\r
- return String;\r
-}\r
-\r
-/**\r
- Standard EFI driver point. This driver parses the mMiscSubclassDataTable\r
- structure and reports any generated data to the DataHub.\r
-\r
- @param ImageHandle - Handle for the image of this driver\r
- @param SystemTable - Pointer to the EFI System Table\r
-\r
- @retval EFI_SUCCESS - The data was successfully reported to the Data Hub.\r
- @retval EFI_DEVICE_ERROR - Can not locate any protocols\r
-\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-MiscSubclassDriverEntryPoint (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- UINTN Index;\r
- EFI_STATUS EfiStatus;\r
- EFI_SMBIOS_PROTOCOL *Smbios;\r
- EFI_PEI_HOB_POINTERS GuidHob;\r
-\r
-\r
-\r
- GuidHob.Raw = GetHobList ();\r
- if (GuidHob.Raw != NULL) {\r
- if ((GuidHob.Raw = GetNextGuidHob (&gEfiPlatformInfoGuid, GuidHob.Raw)) != NULL) {\r
- mPlatformInfo = GET_GUID_HOB_DATA (GuidHob.Guid);\r
- }\r
- }\r
- \r
- DEBUG ((EFI_D_ERROR, "PlatformInfoHob->BoardId [0x%x]\n", mPlatformInfo->BoardId));\r
- \r
- //\r
- // Retrieve the pointer to the UEFI HII String Protocol\r
- //\r
- EfiStatus = gBS->LocateProtocol (\r
- &gEfiHiiStringProtocolGuid,\r
- NULL,\r
- (VOID **) &mHiiString\r
- );\r
- ASSERT_EFI_ERROR (EfiStatus);\r
-\r
- EfiStatus = gBS->LocateProtocol(\r
- &gEfiSmbiosProtocolGuid,\r
- NULL,\r
- (VOID**)&Smbios\r
- );\r
-\r
- if (EFI_ERROR(EfiStatus)) {\r
- DEBUG((EFI_D_ERROR, "Could not locate SMBIOS protocol. %r\n", EfiStatus));\r
- return EfiStatus;\r
- }\r
-\r
- mHiiHandle = HiiAddPackages (\r
- &gEfiCallerIdGuid,\r
- NULL,\r
- MiscSubclassStrings,\r
- NULL\r
- );\r
- ASSERT (mHiiHandle != NULL);\r
-\r
- for (Index = 0; Index < mMiscSubclassDataTableEntries; ++Index) {\r
- //\r
- // If the entry have a function pointer, just log the data.\r
- //\r
- if (mMiscSubclassDataTable[Index].Function != NULL) {\r
- EfiStatus = (*mMiscSubclassDataTable[Index].Function)(\r
- mMiscSubclassDataTable[Index].RecordData,\r
- Smbios\r
- );\r
-\r
- if (EFI_ERROR(EfiStatus)) {\r
- DEBUG((EFI_D_ERROR, "Misc smbios store error. Index=%d, ReturnStatus=%r\n", Index, EfiStatus));\r
- return EfiStatus;\r
- }\r
- }\r
- }\r
-\r
- return EfiStatus;\r
-}\r
-\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscSystemLanguageString.uni\r
-// \r
-// Abstract:\r
-// \r
-// System language information\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_SYSTEM_LANGUAGE_EN_US #language en-US "enUS"\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscSystemLanguageStringData.c\r
-\r
-Abstract:\r
-\r
- Static data of System language string information.\r
- System language string information is Misc. subclass type 12 and SMBIOS type 13.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_LANGUAGE_STRING_DATA, SystemLanguageString)\r
-= {\r
- 0,\r
- STRING_TOKEN(STR_MISC_SYSTEM_LANGUAGE_EN_US)\r
-};\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-Module Name:\r
-\r
- MiscResetCapabilitiesFunction.c\r
-\r
-Abstract:\r
-\r
- ResetCapabilities.\r
- SMBIOS type 23.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscOemString (Type 11).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-\r
-MISC_SMBIOS_TABLE_FUNCTION(SystemLanguageString)\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE13 *SmbiosRecord;\r
- UINTN StrLeng;\r
- CHAR8 *OptionalStrStart;\r
- EFI_STRING Str;\r
- STRING_REF TokenToGet;\r
-\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_LANGUAGE_EN_US);\r
- Str = SmbiosMiscGetString (TokenToGet);\r
- StrLeng = StrLen(Str);\r
- if (StrLeng > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE13) + StrLeng + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE13) + StrLeng + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_BIOS_LANGUAGE_INFORMATION;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE13);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->InstallableLanguages = 1;\r
- SmbiosRecord->Flags = 1;\r
- SmbiosRecord->CurrentLanguages = 1;\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(Str, OptionalStrStart);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscSystemManufacturer.uni\r
-// \r
-// Abstract:\r
-// \r
-// System manufacturer information\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_SYSTEM_MANUFACTURER #language en-US "Circuitco"\r
-#string STR_MISC_SYSTEM_PRODUCT_NAME #language en-US "VALLEYVIEW A0 PLATFORM"\r
-#string STR_MISC_SYSTEM_VERSION #language en-US "A0"\r
-#string STR_MISC_SYSTEM_SERIAL_NUMBER #language en-US "To be filled by O.E.M"\r
-#string STR_MISC_SYSTEM_SKU_NUMBER #language en-US "To be filled by O.E.M"\r
-#string STR_MISC_SYSTEM_FAMILY_NAME #language en-US "IA Tablet"\r
-#string STR_MISC_SYSTEM_FAMILY_NAME1 #language en-US "IA Notebook"
\ No newline at end of file
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscSystemManufacturerData.c\r
-\r
-Abstract:\r
-\r
- Static data of System manufacturer information.\r
- System manufacturer information is Misc. subclass type 3 and SMBIOS type 1.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) System Manufacturer data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_MANUFACTURER_DATA, MiscSystemManufacturer)\r
-= {\r
- STRING_TOKEN(STR_MISC_SYSTEM_MANUFACTURER), // SystemManufactrurer\r
- STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), // SystemProductName\r
- STRING_TOKEN(STR_MISC_SYSTEM_VERSION), // SystemVersion\r
- STRING_TOKEN(STR_MISC_SYSTEM_SERIAL_NUMBER), // SystemSerialNumber\r
- { // SystemUuid\r
- //\r
- // Undefined GUID but can be programmed later.\r
- //0xFFFFFFFF, 0xFFFF, 0xFFFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF\r
-\r
- // Undefined GUID that cannot be programmed later.\r
- //0x00000000, 0x0000, 0x0000, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00\r
- // TODO Hard code here for WHCT test.\r
- 0xa5000288, 0x6462, 0x4524, 0x98, 0x6a, 0x9b, 0x77, 0x37, 0xe3, 0x15, 0xcf\r
- //\r
- },\r
- EfiSystemWakeupTypePowerSwitch // SystemWakeupType\r
-};\r
+++ /dev/null
-/*++
-
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>
-
- SPDX-License-Identifier: BSD-2-Clause-Patent
-
-
-
-Module Name:
-
- MiscSystemManufacturerFunction.c
-
-Abstract:
-
- This driver parses the mMiscSubclassDataTable structure and reports
- any generated data.
-
---*/
-
-
-#include "CommonHeader.h"
-#include "MiscSubclassDriver.h"
-#include <Protocol/DxeSmmReadyToLock.h>
-#include <Library/NetLib.h>
-#include "Library/DebugLib.h"
-#include <Uefi/UefiBaseType.h>
-#include <Guid/PlatformInfo.h>
-
-
-extern EFI_PLATFORM_INFO_HOB *mPlatformInfo;
-
-
-/**
-
- Publish the smbios type 1.
-
- @param Event Event whose notification function is being invoked (gEfiDxeSmmReadyToLockProtocolGuid).
- @param Context Pointer to the notification functions context, which is implementation dependent.
-
- @retval None
-
-**/
-EFI_STATUS
-EFIAPI
-AddSmbiosManuCallback (
- IN EFI_EVENT Event,
- IN VOID *Context
- )
-{
-
- CHAR8 *OptionalStrStart;
- UINTN ManuStrLen;
- UINTN VerStrLen;
- UINTN PdNameStrLen;
- UINTN SerialNumStrLen;
- UINTN SkuNumberStrLen;
- UINTN FamilyNameStrLen;
- EFI_STATUS Status;
- EFI_STRING Manufacturer;
- EFI_STRING ProductName;
- EFI_STRING Version;
- EFI_STRING SerialNumber;
- EFI_STRING SkuNumber;
- EFI_STRING FamilyName;
- STRING_REF TokenToGet;
- EFI_SMBIOS_HANDLE SmbiosHandle;
- SMBIOS_TABLE_TYPE1 *SmbiosRecord;
- EFI_MISC_SYSTEM_MANUFACTURER *ForType1InputData;
- EFI_SMBIOS_PROTOCOL *Smbios;
- CHAR16 Buffer[40];
-
- CHAR16 *MacStr;
- EFI_HANDLE *Handles;
- UINTN BufferSize;
- CHAR16 PlatformNameBuffer[40];
-
- ForType1InputData = (EFI_MISC_SYSTEM_MANUFACTURER *)Context;
-
- //
- // First check for invalid parameters.
- //
- if (Context == NULL || mPlatformInfo == NULL) {
- return EFI_INVALID_PARAMETER;
- }
-
- Status = gBS->LocateProtocol (&gEfiSmbiosProtocolGuid, NULL, (VOID *) &Smbios);
- ASSERT_EFI_ERROR (Status);
-
-
- if (BOARD_ID_MINNOW2_TURBOT == mPlatformInfo->BoardId) {
- // Detect the board is Turbot board platform
- UnicodeSPrint (PlatformNameBuffer, sizeof (PlatformNameBuffer),L"%s",L"Minnowboard Turbot ");
- } else {
- UnicodeSPrint (PlatformNameBuffer, sizeof (PlatformNameBuffer),L"%s",L"Minnowboard Max ");
- }
-
- //
- // Silicon Steppings
- //
- switch (PchStepping()) {
- case PchA0:
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s%s", PlatformNameBuffer, L"A0 PLATFORM");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), Buffer, NULL);
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s",L"A0");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_VERSION), Buffer, NULL);
- DEBUG ((EFI_D_ERROR, "A0 Stepping Detected\n"));
- break;
- case PchA1:
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s%s", PlatformNameBuffer, L"A1 PLATFORM");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), Buffer, NULL);
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s",L"A1");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_VERSION), Buffer, NULL);
- DEBUG ((EFI_D_ERROR, "A1 Stepping Detected\n"));
- break;
- case PchB0:
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s%s", PlatformNameBuffer, L"B0 PLATFORM");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), Buffer, NULL);
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s",L"B0");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_VERSION), Buffer, NULL);
- DEBUG ((EFI_D_ERROR, "B0 Stepping Detected\n"));
- break;
- case PchB1:
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s%s", PlatformNameBuffer, L"B1 PLATFORM");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), Buffer, NULL);
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s",L"B1");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_VERSION), Buffer, NULL);
- DEBUG ((EFI_D_ERROR, "B1 Stepping Detected\n"));
- break;
- case PchB2:
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s%s", PlatformNameBuffer, L"B2 PLATFORM");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), Buffer, NULL);
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s",L"B2");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_VERSION), Buffer, NULL);
- DEBUG ((EFI_D_ERROR, "B2 Stepping Detected\n"));
- break;
- case PchB3:
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s%s", PlatformNameBuffer, L"B3 PLATFORM");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), Buffer, NULL);
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s",L"B3");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_VERSION), Buffer, NULL);
- DEBUG ((EFI_D_ERROR, "B3 Stepping Detected\n"));
- break;
- case PchC0:
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s%s", PlatformNameBuffer, L"C0 PLATFORM");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), Buffer, NULL);
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s",L"C0");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_VERSION), Buffer, NULL);
- DEBUG ((EFI_D_ERROR, "C0 Stepping Detected\n"));
- break;
- case PchD0:
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s%s", PlatformNameBuffer, L"D0 PLATFORM");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_PRODUCT_NAME), Buffer, NULL);
- UnicodeSPrint (Buffer, sizeof (Buffer),L"%s",L"D0");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_VERSION), Buffer, NULL);
- DEBUG ((EFI_D_ERROR, "D0 Stepping Detected\n"));
- break;
- default:
- DEBUG ((EFI_D_ERROR, "Unknow Stepping Detected\n"));
- break;
- }
-
- if (BOARD_ID_MINNOW2_TURBOT == mPlatformInfo->BoardId) {
- UnicodeSPrint (Buffer, sizeof (Buffer),L"ADI");
- HiiSetString(mHiiHandle,STRING_TOKEN(STR_MISC_SYSTEM_MANUFACTURER), Buffer, NULL);
- }
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_MANUFACTURER);
- Manufacturer = SmbiosMiscGetString (TokenToGet);
- ManuStrLen = StrLen(Manufacturer);
- if (ManuStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
-
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_PRODUCT_NAME);
- ProductName = SmbiosMiscGetString (TokenToGet);
- PdNameStrLen = StrLen(ProductName);
- if (PdNameStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
-
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_VERSION);
- Version = SmbiosMiscGetString (TokenToGet);
- VerStrLen = StrLen(Version);
- if (VerStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
-
- //
- //Get handle infomation
- //
- BufferSize = 0;
- Handles = NULL;
- Status = gBS->LocateHandle (
- ByProtocol,
- &gEfiSimpleNetworkProtocolGuid,
- NULL,
- &BufferSize,
- Handles
- );
-
- if (Status == EFI_BUFFER_TOO_SMALL) {
- Handles = AllocateZeroPool(BufferSize);
- if (Handles == NULL) {
- return (EFI_OUT_OF_RESOURCES);
- }
- Status = gBS->LocateHandle(
- ByProtocol,
- &gEfiSimpleNetworkProtocolGuid,
- NULL,
- &BufferSize,
- Handles
- );
- }
-
- //
- //Get the MAC string
- //
- Status = NetLibGetMacString (
- *Handles,
- NULL,
- &MacStr
- );
- if (EFI_ERROR (Status)) {
- return Status;
- }
- SerialNumber = MacStr;
- SerialNumStrLen = StrLen(SerialNumber);
- if (SerialNumStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SKU_NUMBER);
- SkuNumber = SmbiosMiscGetString (TokenToGet);
- SkuNumberStrLen = StrLen(SkuNumber);
- if (SkuNumberStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_FAMILY_NAME1);
- FamilyName = SmbiosMiscGetString (TokenToGet);
- FamilyNameStrLen = StrLen(FamilyName);
- if (FamilyNameStrLen > SMBIOS_STRING_MAX_LENGTH) {
- return EFI_UNSUPPORTED;
- }
-
- //
- // Two zeros following the last string.
- //
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE1) + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + SkuNumberStrLen + 1 + FamilyNameStrLen + 1 + 1);
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE1) + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + SkuNumberStrLen + 1 + FamilyNameStrLen + 1 + 1);
-
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_INFORMATION;
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE1);
-
- //
- // Make handle chosen by smbios protocol.add automatically.
- //
- SmbiosRecord->Hdr.Handle = 0;
-
- //
- // Manu will be the 1st optional string following the formatted structure.
- //
- SmbiosRecord->Manufacturer = 1;
-
- //
- // ProductName will be the 2nd optional string following the formatted structure.
- //
- SmbiosRecord->ProductName = 2;
-
- //
- // Version will be the 3rd optional string following the formatted structure.
- //
- SmbiosRecord->Version = 3;
-
- //
- // Version will be the 4th optional string following the formatted structure.
- //
- SmbiosRecord->SerialNumber = 4;
-
- SmbiosRecord->SKUNumber= 5;
- SmbiosRecord->Family= 6;
-
- //
- // Unique UUID
- //
- ForType1InputData->SystemUuid.Data1 = PcdGet32 (PcdProductSerialNumber);
- ForType1InputData->SystemUuid.Data4[0] = PcdGet8 (PcdEmmcManufacturerId);
-
- CopyMem ((UINT8 *) (&SmbiosRecord->Uuid),&ForType1InputData->SystemUuid,16);
-
- SmbiosRecord->WakeUpType = (UINT8)ForType1InputData->SystemWakeupType;
-
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);
- UnicodeStrToAsciiStr(Manufacturer, OptionalStrStart);
- UnicodeStrToAsciiStr(ProductName, OptionalStrStart + ManuStrLen + 1);
- UnicodeStrToAsciiStr(Version, OptionalStrStart + ManuStrLen + 1 + PdNameStrLen + 1);
- UnicodeStrToAsciiStr(SerialNumber, OptionalStrStart + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1);
-
- UnicodeStrToAsciiStr(SkuNumber, OptionalStrStart + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1);
- UnicodeStrToAsciiStr(FamilyName, OptionalStrStart + ManuStrLen + 1 + PdNameStrLen + 1 + VerStrLen + 1 + SerialNumStrLen + 1 + SkuNumberStrLen +1);
-
- //
- // Now we have got the full smbios record, call smbios protocol to add this record.
- //
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;
- Status = Smbios-> Add(
- Smbios,
- NULL,
- &SmbiosHandle,
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord
- );
- FreePool(SmbiosRecord);
- return Status;
-}
-
-/**
- This function makes boot time changes to the contents of the
- MiscSystemManufacturer (Type 1).
-
- @param RecordData Pointer to copy of RecordData from the Data Table.
-
- @retval EFI_SUCCESS All parameters were valid.
- @retval EFI_UNSUPPORTED Unexpected RecordType value.
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.
-
-**/
-MISC_SMBIOS_TABLE_FUNCTION(MiscSystemManufacturer)
-{
- EFI_STATUS Status;
- static BOOLEAN CallbackIsInstalledManu = FALSE;
- VOID *AddSmbiosManuCallbackNotifyReg;
- EFI_EVENT AddSmbiosManuCallbackEvent;
-
-
- if (CallbackIsInstalledManu == FALSE) {
- CallbackIsInstalledManu = TRUE; // Prevent more than 1 callback.
- DEBUG ((EFI_D_INFO, "Create Smbios Manu callback.\n"));
-
- //
- // gEfiDxeSmmReadyToLockProtocolGuid is ready
- //
- Status = gBS->CreateEvent (
- EVT_NOTIFY_SIGNAL,
- TPL_CALLBACK,
- (EFI_EVENT_NOTIFY)AddSmbiosManuCallback,
- RecordData,
- &AddSmbiosManuCallbackEvent
- );
-
- ASSERT_EFI_ERROR (Status);
- if (EFI_ERROR (Status)) {
- return Status;
-
- }
-
- Status = gBS->RegisterProtocolNotify (
- &gEfiDxeSmmReadyToLockProtocolGuid,
- AddSmbiosManuCallbackEvent,
- &AddSmbiosManuCallbackNotifyReg
- );
-
- return Status;
- }
-
- return EFI_SUCCESS;
-
-}
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscSystemOptionString.uni\r
-// \r
-// Abstract:\r
-// \r
-// System option language\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-\r
-#string STR_MISC_SYSTEM_OPTION_EN_US #language en-US "English (US)"\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscSystemOptionStringData.c\r
-\r
-Abstract:\r
-\r
- Static data of System option string.\r
- System option string is Miscellaneous subclass type: 10 and SMBIOS type: 13.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_OPTION_STRING_DATA, SystemOptionString)\r
-= { STRING_TOKEN(STR_MISC_SYSTEM_OPTION_EN_US) };\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscSystemOptionStringFunction.c\r
-\r
-Abstract:\r
-\r
- BIOS system option string boot time changes.\r
- SMBIOS type 12.\r
-\r
---*/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscSystemOptionString (Type 12).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(SystemOptionString)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN OptStrLen;\r
- EFI_STRING OptionString;\r
- EFI_STATUS Status;\r
- STRING_REF TokenToGet;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- SMBIOS_TABLE_TYPE12 *SmbiosRecord;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_OPTION_EN_US);\r
- OptionString = SmbiosMiscGetString (TokenToGet);\r
- OptStrLen = StrLen(OptionString);\r
- if (OptStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE12) + OptStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE12) + OptStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_CONFIGURATION_OPTIONS;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE12);\r
-\r
- //\r
- // Make handle chosen by smbios protocol.add automatically.\r
- //\r
- SmbiosRecord->Hdr.Handle = 0;\r
-\r
- SmbiosRecord->StringCount = 1;\r
- OptionalStrStart = (CHAR8*) (SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(OptionString, OptionalStrStart);\r
-\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
-\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-// *++\r
-//\r
-// Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
-// SPDX-License-Identifier: BSD-2-Clause-Patent\r
-//\r
-// \r
-// Module Name:\r
-//\r
-// MiscSystemSlotDesignation.uni\r
-// \r
-// Abstract:\r
-// \r
-// System slot information\r
-// \r
-// Revision History:\r
-// \r
-// --*/\r
-\r
-\r
-/=#\r
-\r
-#langdef en-US "English"\r
-#string STR_MISC_SYSTEM_SLOT_PCIEX16 #language en-US "PCIE X16 SLOT"\r
-#string STR_MISC_SYSTEM_SLOT_PCIEX16_1 #language en-US "PCIE X16 SLOT 1"\r
-#string STR_MISC_SYSTEM_SLOT_PCIEX16_2 #language en-US "PCIE X16 SLOT 2"\r
-#string STR_MISC_SYSTEM_SLOT_PCIEX4 #language en-US "PCIE X4 SLOT"\r
-#string STR_MISC_SYSTEM_SLOT_PCIEX1_1 #language en-US "PCIE X1 SLOT 1"\r
-#string STR_MISC_SYSTEM_SLOT_PCIEX1_2 #language en-US "PCIE X1 SLOT 2"\r
-#string STR_MISC_SYSTEM_SLOT_PCIEX1_3 #language en-US "PCIE X1 SLOT 3"\r
-#string STR_MISC_SYSTEM_SLOT_PCI1 #language en-US "PCI SLOT 1"\r
-#string STR_MISC_SYSTEM_SLOT_PCI2 #language en-US "PCI SLOT 2"\r
-#string STR_MISC_SYSTEM_SLOT_PCI3 #language en-US "PCI SLOT 3"\r
-\r
-\r
+++ /dev/null
-/** @file\r
-\r
-Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscSystemSlotDesignationData.c\r
-\r
-Abstract:\r
-\r
- Static data of System Slot Designation.\r
- System Slot Designation is Misc. subclass type 7 and SMBIOS type 9.\r
-\r
-\r
-**/\r
-\r
-\r
-#include "CommonHeader.h"\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-\r
-//\r
-// Static (possibly build generated) Bios Vendor data.\r
-//\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx16Slot1) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT_PCIEX16_1), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth16xOrx16, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthShort, // SlotLength\r
- 0x06, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 0, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 0, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- 0 // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx16Slot2) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT_PCIEX16_2), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth16xOrx16, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthShort, // SlotLength\r
- 0x04, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 0, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 0, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- 0 // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx4) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT_PCIEX4), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth4xOrx4, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthShort, // SlotLength\r
- 0x03, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 0, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 0, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- 0 // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx1Slot1) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT_PCIEX1_1), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth1xOrx1, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthShort, // SlotLength\r
- 0x02, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- 0 // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx1Slot2) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT_PCIEX1_2), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth1xOrx1, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthShort, // SlotLength\r
- 0x15, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- 0 // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCIEx1Slot3) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT_PCIEX1_3), // SlotDesignation\r
- EfiSlotTypePciExpress, // SlotType\r
- EfiSlotDataBusWidth1xOrx1, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthShort, // SlotLength\r
- 0x16, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- 0 // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCI1) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT_PCI1), // SlotDesignation\r
- EfiSlotTypePci, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 0x07, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- 0 // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCI2) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT_PCI2), // SlotDesignation\r
- EfiSlotTypePci, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 0x18, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- 0 // SlotDevicePath\r
-};\r
-\r
-MISC_SMBIOS_TABLE_DATA(EFI_MISC_SYSTEM_SLOT_DESIGNATION_DATA, MiscSystemSlotPCI3) = {\r
- STRING_TOKEN(STR_MISC_SYSTEM_SLOT_PCI3), // SlotDesignation\r
- EfiSlotTypePci, // SlotType\r
- EfiSlotDataBusWidth32Bit, // SlotDataBusWidth\r
- EfiSlotUsageAvailable, // SlotUsage\r
- EfiSlotLengthLong , // SlotLength\r
- 0x17, // SlotId\r
- { // SlotCharacteristics\r
- 0, // CharacteristicsUnknown :1;\r
- 0, // Provides50Volts :1;\r
- 1, // Provides33Volts :1;\r
- 0, // SharedSlot :1;\r
- 0, // PcCard16Supported :1;\r
- 0, // CardBusSupported :1;\r
- 0, // ZoomVideoSupported :1;\r
- 0, // ModemRingResumeSupported:1;\r
- 1, // PmeSignalSupported :1;\r
- 0, // HotPlugDevicesSupported :1;\r
- 1, // SmbusSignalSupported :1;\r
- 0 // Reserved :21;\r
- },\r
- 0 // SlotDevicePath\r
-};\r
-\r
+++ /dev/null
-/*++\r
-\r
-Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-\r
-Module Name:\r
-\r
- MiscSystemSlotDesignatorFunction.c\r
-\r
-Abstract:\r
-\r
- BIOS system slot designator information boot time changes.\r
- SMBIOS type 9.\r
-\r
---*/\r
-\r
-#include "MiscSubclassDriver.h"\r
-\r
-/**\r
- This function makes boot time changes to the contents of the\r
- MiscSystemSlotDesignator structure (Type 9).\r
-\r
- @param RecordData Pointer to copy of RecordData from the Data Table.\r
-\r
- @retval EFI_SUCCESS All parameters were valid.\r
- @retval EFI_UNSUPPORTED Unexpected RecordType value.\r
- @retval EFI_INVALID_PARAMETER Invalid parameter was found.\r
-\r
-**/\r
-MISC_SMBIOS_TABLE_FUNCTION(MiscSystemSlotDesignation)\r
-{\r
- CHAR8 *OptionalStrStart;\r
- UINTN SlotDesignationStrLen;\r
- EFI_STATUS Status;\r
- EFI_STRING SlotDesignation;\r
- STRING_REF TokenToGet;\r
- SMBIOS_TABLE_TYPE9 *SmbiosRecord;\r
- EFI_SMBIOS_HANDLE SmbiosHandle;\r
- EFI_MISC_SYSTEM_SLOT_DESIGNATION* ForType9InputData;\r
-\r
- ForType9InputData = (EFI_MISC_SYSTEM_SLOT_DESIGNATION *)RecordData;\r
-\r
- //\r
- // First check for invalid parameters.\r
- //\r
- if (RecordData == NULL) {\r
- return EFI_INVALID_PARAMETER;\r
- }\r
-\r
- TokenToGet = 0;\r
- switch (ForType9InputData->SlotDesignation) {\r
- case STR_MISC_SYSTEM_SLOT_PCIEX16_1:\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SLOT_PCIEX16_1);\r
- break;\r
- case STR_MISC_SYSTEM_SLOT_PCIEX16_2:\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SLOT_PCIEX16_2);\r
- break;\r
- case STR_MISC_SYSTEM_SLOT_PCIEX4:\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SLOT_PCIEX4);\r
- break;\r
- case STR_MISC_SYSTEM_SLOT_PCIEX1_1:\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SLOT_PCIEX1_1);\r
- break;\r
- case STR_MISC_SYSTEM_SLOT_PCIEX1_2:\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SLOT_PCIEX1_2);\r
- break;\r
- case STR_MISC_SYSTEM_SLOT_PCIEX1_3:\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SLOT_PCIEX1_3);\r
- break;\r
- case STR_MISC_SYSTEM_SLOT_PCI1:\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SLOT_PCI1);\r
- break;\r
- case STR_MISC_SYSTEM_SLOT_PCI2:\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SLOT_PCI2);\r
- break;\r
- case STR_MISC_SYSTEM_SLOT_PCI3:\r
- TokenToGet = STRING_TOKEN (STR_MISC_SYSTEM_SLOT_PCI3);\r
- break;\r
- default:\r
- break;\r
- }\r
-\r
- SlotDesignation = SmbiosMiscGetString (TokenToGet);\r
- SlotDesignationStrLen = StrLen(SlotDesignation);\r
- if (SlotDesignationStrLen > SMBIOS_STRING_MAX_LENGTH) {\r
- return EFI_UNSUPPORTED;\r
- }\r
-\r
- //\r
- // Two zeros following the last string.\r
- //\r
- SmbiosRecord = AllocatePool(sizeof (SMBIOS_TABLE_TYPE9) + SlotDesignationStrLen + 1 + 1);\r
- ZeroMem(SmbiosRecord, sizeof (SMBIOS_TABLE_TYPE9) +SlotDesignationStrLen + 1 + 1);\r
-\r
- SmbiosRecord->Hdr.Type = EFI_SMBIOS_TYPE_SYSTEM_SLOTS;\r
- SmbiosRecord->Hdr.Length = sizeof (SMBIOS_TABLE_TYPE9);\r
- SmbiosRecord->Hdr.Handle = 0;\r
- SmbiosRecord->SlotDesignation = 1;\r
- SmbiosRecord->SlotType = (UINT8)ForType9InputData->SlotType;\r
- SmbiosRecord->SlotDataBusWidth = (UINT8)ForType9InputData->SlotDataBusWidth;\r
- SmbiosRecord->CurrentUsage = (UINT8)ForType9InputData->SlotUsage;\r
- SmbiosRecord->SlotLength = (UINT8)ForType9InputData->SlotLength;\r
- SmbiosRecord->SlotID = ForType9InputData->SlotId;\r
-\r
- //\r
- // Slot Characteristics\r
- //\r
- CopyMem ((UINT8 *) &SmbiosRecord->SlotCharacteristics1,(UINT8 *) &ForType9InputData->SlotCharacteristics,2);\r
- OptionalStrStart = (CHAR8 *)(SmbiosRecord + 1);\r
- UnicodeStrToAsciiStr(SlotDesignation, OptionalStrStart);\r
- //\r
- // Now we have got the full smbios record, call smbios protocol to add this record.\r
- //\r
- SmbiosHandle = SMBIOS_HANDLE_PI_RESERVED;\r
- Status = Smbios-> Add(\r
- Smbios,\r
- NULL,\r
- &SmbiosHandle,\r
- (EFI_SMBIOS_TABLE_HEADER *) SmbiosRecord\r
- );\r
- FreePool(SmbiosRecord);\r
- return Status;\r
-}\r
+++ /dev/null
-## @file
-# Component name for module MiscSubclass
-#
-# FIX ME!
-# Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>
-#
-# SPDX-License-Identifier: BSD-2-Clause-Patent
-#
-#
-#
-#
-##
-
-[Defines]
- INF_VERSION = 0x00010005
- BASE_NAME = MiscSubclass
- FILE_GUID = 4EFFB560-B28B-4e57-9DAD-4344E32EA3BA
- MODULE_TYPE = DXE_DRIVER
- VERSION_STRING = 1.0
- ENTRY_POINT = MiscSubclassDriverEntryPoint
-
-#
-# The following information is for reference only and not required by the build tools.
-#
-# VALID_ARCHITECTURES = IA32 X64 EBC
-#
-
-[Sources]
- MiscBaseBoardManufacturer.uni
- MiscBaseBoardManufacturerData.c
- MiscBaseBoardManufacturerFunction.c
- MiscBiosVendor.uni
- MiscBiosVendorData.c
- MiscBiosVendorFunction.c
- MiscBootInformationData.c
- MiscBootInformationFunction.c
- MiscChassisManufacturer.uni
- MiscChassisManufacturerData.c
- MiscChassisManufacturerFunction.c
- MiscNumberOfInstallableLanguagesData.c
- MiscNumberOfInstallableLanguagesFunction.c
- MiscOemString.uni
- MiscOemStringData.c
- MiscOemStringFunction.c
- MiscOnboardDevice.uni
- MiscOnboardDeviceData.c
- MiscOnboardDeviceFunction.c
- MiscPortInternalConnectorDesignator.uni
- MiscPortInternalConnectorDesignatorData.c
- MiscPortInternalConnectorDesignatorFunction.c
- MiscResetCapabilitiesData.c
- MiscResetCapabilitiesFunction.c
- MiscSystemLanguageString.uni
- MiscSystemLanguageStringData.c
- MiscSystemLanguageStringFunction.c
- MiscSystemManufacturer.uni
- MiscSystemManufacturerData.c
- MiscSystemManufacturerFunction.c
- MiscSystemOptionString.uni
- MiscSystemOptionStringData.c
- MiscSystemOptionStringFunction.c
- MiscSystemSlotDesignation.uni
- MiscSystemSlotDesignationData.c
- MiscSystemSlotDesignationFunction.c
- MiscSubclassDriver.h
- MiscSubclassDriver.uni
- MiscSubclassDriverDataTable.c
- MiscSubclassDriverEntryPoint.c
- CommonHeader.h
- MiscOemType0x90Function.c
- MiscOemType0x90Data.c
- MiscOemType0x90.uni
- MiscProcessorInformation.uni
- MiscProcessorInformationData.c
- MiscProcessorInformationFunction.c
- MiscProcessorCache.uni
- MiscProcessorCacheData.c
- MiscProcessorCacheFunction.c
- MiscPhysicalArray.uni
- MiscPhysicalArrayData.c
- MiscPhysicalArrayFunction.c
- MiscMemoryDevice.uni
- MiscMemoryDeviceData.c
- MiscMemoryDeviceFunction.c
-
-[Packages]
- MdeModulePkg/MdeModulePkg.dec
- Vlv2TbltDevicePkg/PlatformPkg.dec
- MdePkg/MdePkg.dec
- IntelFrameworkPkg/IntelFrameworkPkg.dec
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec
-
-[LibraryClasses]
- HiiLib
- DevicePathLib
- UefiBootServicesTableLib
- UefiRuntimeServicesTableLib
- UefiDriverEntryPoint
- BaseMemoryLib
- DebugLib
- BaseLib
- MemoryAllocationLib
- PcdLib
- UefiLib
- BiosIdLib
- PrintLib
- CpuIA32Lib
- PchPlatformLib
- I2cLib
- NetLib
- HobLib
-
-[Guids]
- gEfiProcessorSubClassGuid
- gEfiCacheSubClassGuid
- gEfiNormalSetupGuid
- gEfiPlatformInfoGuid
- gEfiVlv2VariableGuid
-
-[Protocols]
- gEfiSmbiosProtocolGuid # PROTOCOL ALWAYS_CONSUMED
- gEfiDxeSmmReadyToLockProtocolGuid # PROTOCOL ALWAYS_CONSUMED
- gEfiDataHubProtocolGuid
- gEfiMpServiceProtocolGuid
- gMemInfoProtocolGuid
- gEfiTdtOperationProtocolGuid
- gDxePchPlatformPolicyProtocolGuid
- gEfiSpiProtocolGuid
- gEfiSimpleNetworkProtocolGuid
-
-[Pcd]
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareReleaseDateString
- gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVersionString
- gEfiMdePkgTokenSpaceGuid.PcdUefiVariableDefaultPlatformLang
- gEfiVLVTokenSpaceGuid.PcdEmmcManufacturerId
- gEfiVLVTokenSpaceGuid.PcdProductSerialNumber
-
-[Depex]
- gEfiSmbiosProtocolGuid AND gMemInfoProtocolGuid AND gEfiMpServiceProtocolGuid AND gEfiSimpleNetworkProtocolGuid
+++ /dev/null
-/** @file\r
- SMM SwDispatch2 Protocol on SMM SwDispatch Protocol Thunk driver.\r
-\r
- Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <PiDxe.h>\r
-#include <FrameworkSmm.h>\r
-\r
-#include <Protocol/SmmSwDispatch2.h>\r
-#include <Protocol/SmmSwDispatch.h>\r
-#include <Protocol/SmmControl.h>\r
-#include <Protocol/SmmCpu.h>\r
-\r
-#include <Library/UefiBootServicesTableLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/SmmServicesTableLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Library/DebugLib.h>\r
-\r
-typedef struct {\r
- LIST_ENTRY Link;\r
- EFI_HANDLE DispatchHandle;\r
- UINTN SwSmiInputValue;\r
- UINTN DispatchFunction;\r
-} EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT;\r
-\r
-/**\r
- Register a child SMI source dispatch function for the specified software SMI.\r
-\r
- This service registers a function (DispatchFunction) which will be called when the software\r
- SMI source specified by RegisterContext->SwSmiCpuIndex is detected. On return,\r
- DispatchHandle contains a unique handle which may be used later to unregister the function\r
- using UnRegister().\r
-\r
- @param[in] This Pointer to the EFI_SMM_SW_DISPATCH2_PROTOCOL instance.\r
- @param[in] DispatchFunction Function to register for handler when the specified software\r
- SMI is generated.\r
- @param[in, out] RegisterContext Pointer to the dispatch function's context.\r
- The caller fills this context in before calling\r
- the register function to indicate to the register\r
- function which Software SMI input value the\r
- dispatch function should be invoked for.\r
- @param[out] DispatchHandle Handle generated by the dispatcher to track the\r
- function instance.\r
-\r
- @retval EFI_SUCCESS The dispatch function has been successfully\r
- registered and the SMI source has been enabled.\r
- @retval EFI_DEVICE_ERROR The SW driver was unable to enable the SMI source.\r
- @retval EFI_INVALID_PARAMETER RegisterContext is invalid. The SW SMI input value\r
- is not within valid range.\r
- @retval EFI_OUT_OF_RESOURCES There is not enough memory (system or SMM) to manage this\r
- child.\r
- @retval EFI_OUT_OF_RESOURCES A unique software SMI value could not be assigned\r
- for this dispatch.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmmSwDispatch2Register (\r
- IN CONST EFI_SMM_SW_DISPATCH2_PROTOCOL *This,\r
- IN EFI_SMM_HANDLER_ENTRY_POINT2 DispatchFunction,\r
- IN OUT EFI_SMM_SW_REGISTER_CONTEXT *RegisterContext,\r
- OUT EFI_HANDLE *DispatchHandle\r
- );\r
-\r
-/**\r
- Unregister a child SMI source dispatch function for the specified software SMI.\r
-\r
- This service removes the handler associated with DispatchHandle so that it will no longer be\r
- called in response to a software SMI.\r
-\r
- @param[in] This Pointer to the EFI_SMM_SW_DISPATCH2_PROTOCOL instance.\r
- @param[in] DispatchHandle Handle of dispatch function to deregister.\r
-\r
- @retval EFI_SUCCESS The dispatch function has been successfully unregistered.\r
- @retval EFI_INVALID_PARAMETER The DispatchHandle was not valid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmmSwDispatch2UnRegister (\r
- IN CONST EFI_SMM_SW_DISPATCH2_PROTOCOL *This,\r
- IN EFI_HANDLE DispatchHandle\r
- );\r
-\r
-EFI_SMM_SW_DISPATCH2_PROTOCOL gSmmSwDispatch2 = {\r
- SmmSwDispatch2Register,\r
- SmmSwDispatch2UnRegister,\r
- 0 // MaximumSwiValue\r
-};\r
-\r
-EFI_SMM_SW_DISPATCH_PROTOCOL *mSmmSwDispatch;\r
-UINT8 mSmiTriggerRegister;\r
-UINT8 mSmiDataRegister;\r
-\r
-EFI_SMM_CPU_PROTOCOL *mSmmCpuProtocol;\r
-LIST_ENTRY mSmmSwDispatch2ThunkQueue = INITIALIZE_LIST_HEAD_VARIABLE (mSmmSwDispatch2ThunkQueue);\r
-\r
-/**\r
- This function find SmmSwDispatch2Context by SwSmiInputValue.\r
-\r
- @param SwSmiInputValue The SwSmiInputValue to indentify the SmmSwDispatch2 context\r
-\r
- @return SmmSwDispatch2 context\r
-**/\r
-EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT *\r
-FindSmmSwDispatch2ContextBySwSmiInputValue (\r
- IN UINTN SwSmiInputValue\r
- )\r
-{\r
- LIST_ENTRY *Link;\r
- EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT *ThunkContext;\r
-\r
- for (Link = mSmmSwDispatch2ThunkQueue.ForwardLink;\r
- Link != &mSmmSwDispatch2ThunkQueue;\r
- Link = Link->ForwardLink) {\r
- ThunkContext = BASE_CR (\r
- Link,\r
- EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT,\r
- Link\r
- );\r
- if (ThunkContext->SwSmiInputValue == SwSmiInputValue) {\r
- return ThunkContext;\r
- }\r
- }\r
- return NULL;\r
-}\r
-\r
-/**\r
- This function find SmmSwDispatch2Context by DispatchHandle.\r
-\r
- @param DispatchHandle The DispatchHandle to indentify the SmmSwDispatch2Thunk context\r
-\r
- @return SmmSwDispatch2Thunk context\r
-**/\r
-EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT *\r
-FindSmmSwDispatch2ContextByDispatchHandle (\r
- IN EFI_HANDLE DispatchHandle\r
- )\r
-{\r
- LIST_ENTRY *Link;\r
- EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT *ThunkContext;\r
-\r
- for (Link = mSmmSwDispatch2ThunkQueue.ForwardLink;\r
- Link != &mSmmSwDispatch2ThunkQueue;\r
- Link = Link->ForwardLink) {\r
- ThunkContext = BASE_CR (\r
- Link,\r
- EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT,\r
- Link\r
- );\r
- if (ThunkContext->DispatchHandle == DispatchHandle) {\r
- return ThunkContext;\r
- }\r
- }\r
- return NULL;\r
-}\r
-\r
-/**\r
- Framework dispatch function for a Software SMI handler.\r
-\r
- @param DispatchHandle The handle of this dispatch function.\r
- @param DispatchContext The pointer to the dispatch function's context.\r
- The SwSmiInputValue field is filled in\r
- by the software dispatch driver prior to\r
- invoking this dispatch function.\r
- The dispatch function will only be called\r
- for input values for which it is registered.\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-FrameworkDispatchFunction (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
- EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT *ThunkContext;\r
- EFI_SMM_HANDLER_ENTRY_POINT2 DispatchFunction;\r
- EFI_SMM_SW_REGISTER_CONTEXT RegisterContext;\r
- EFI_SMM_SW_CONTEXT SwContext;\r
- UINTN Size;\r
- UINTN Index;\r
- EFI_SMM_SAVE_STATE_IO_INFO IoInfo;\r
- EFI_STATUS Status;\r
-\r
- //\r
- // Search context\r
- //\r
- ThunkContext = FindSmmSwDispatch2ContextBySwSmiInputValue (DispatchContext->SwSmiInputValue);\r
- ASSERT (ThunkContext != NULL);\r
- if (ThunkContext == NULL) {\r
- return ;\r
- }\r
-\r
- //\r
- // Construct new context\r
- //\r
- RegisterContext.SwSmiInputValue = DispatchContext->SwSmiInputValue;\r
- Size = sizeof(SwContext);\r
- SwContext.CommandPort = IoRead8 (mSmiTriggerRegister);\r
- SwContext.DataPort = IoRead8 (mSmiDataRegister);\r
-\r
- //\r
- // Try to find which CPU trigger SWSMI\r
- //\r
- SwContext.SwSmiCpuIndex = 0;\r
- for (Index = 0; Index < gSmst->NumberOfCpus; Index++) {\r
- Status = mSmmCpuProtocol->ReadSaveState (\r
- mSmmCpuProtocol,\r
- sizeof(IoInfo),\r
- EFI_SMM_SAVE_STATE_REGISTER_IO,\r
- Index,\r
- &IoInfo\r
- );\r
- if (EFI_ERROR (Status)) {\r
- continue;\r
- }\r
- if (IoInfo.IoPort == mSmiTriggerRegister) {\r
- //\r
- // Great! Find it.\r
- //\r
- SwContext.SwSmiCpuIndex = Index;\r
- break;\r
- }\r
- }\r
-\r
- //\r
- // Dispatch\r
- //\r
- DispatchFunction = (EFI_SMM_HANDLER_ENTRY_POINT2)ThunkContext->DispatchFunction;\r
- DispatchFunction (\r
- DispatchHandle,\r
- &RegisterContext,\r
- &SwContext,\r
- &Size\r
- );\r
- return ;\r
-}\r
-\r
-/**\r
- Register a child SMI source dispatch function for the specified software SMI.\r
-\r
- This service registers a function (DispatchFunction) which will be called when the software\r
- SMI source specified by RegisterContext->SwSmiCpuIndex is detected. On return,\r
- DispatchHandle contains a unique handle which may be used later to unregister the function\r
- using UnRegister().\r
-\r
- @param[in] This Pointer to the EFI_SMM_SW_DISPATCH2_PROTOCOL instance.\r
- @param[in] DispatchFunction Function to register for handler when the specified software\r
- SMI is generated.\r
- @param[in, out] RegisterContext Pointer to the dispatch function's context.\r
- The caller fills this context in before calling\r
- the register function to indicate to the register\r
- function which Software SMI input value the\r
- dispatch function should be invoked for.\r
- @param[out] DispatchHandle Handle generated by the dispatcher to track the\r
- function instance.\r
-\r
- @retval EFI_SUCCESS The dispatch function has been successfully\r
- registered and the SMI source has been enabled.\r
- @retval EFI_DEVICE_ERROR The SW driver was unable to enable the SMI source.\r
- @retval EFI_INVALID_PARAMETER RegisterContext is invalid. The SW SMI input value\r
- is not within valid range.\r
- @retval EFI_OUT_OF_RESOURCES There is not enough memory (system or SMM) to manage this\r
- child.\r
- @retval EFI_OUT_OF_RESOURCES A unique software SMI value could not be assigned\r
- for this dispatch.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmmSwDispatch2Register (\r
- IN CONST EFI_SMM_SW_DISPATCH2_PROTOCOL *This,\r
- IN EFI_SMM_HANDLER_ENTRY_POINT2 DispatchFunction,\r
- IN OUT EFI_SMM_SW_REGISTER_CONTEXT *RegisterContext,\r
- OUT EFI_HANDLE *DispatchHandle\r
- )\r
-{\r
- EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT *ThunkContext;\r
- EFI_SMM_SW_DISPATCH_CONTEXT DispatchContext;\r
- EFI_STATUS Status;\r
- UINTN Index;\r
-\r
- if (RegisterContext->SwSmiInputValue == (UINTN)-1) {\r
- //\r
- // If SwSmiInputValue is set to (UINTN) -1 then a unique value will be assigned and returned in the structure.\r
- //\r
- Status = EFI_NOT_FOUND;\r
- for (Index = 1; Index < gSmmSwDispatch2.MaximumSwiValue; Index++) {\r
- DispatchContext.SwSmiInputValue = Index;\r
- Status = mSmmSwDispatch->Register (\r
- mSmmSwDispatch,\r
- FrameworkDispatchFunction,\r
- &DispatchContext,\r
- DispatchHandle\r
- );\r
- if (!EFI_ERROR (Status)) {\r
- RegisterContext->SwSmiInputValue = Index;\r
- break;\r
- }\r
- }\r
- if (RegisterContext->SwSmiInputValue == (UINTN)-1) {\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
- } else {\r
- DispatchContext.SwSmiInputValue = RegisterContext->SwSmiInputValue;\r
- Status = mSmmSwDispatch->Register (\r
- mSmmSwDispatch,\r
- FrameworkDispatchFunction,\r
- &DispatchContext,\r
- DispatchHandle\r
- );\r
- }\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Register\r
- //\r
- Status = gSmst->SmmAllocatePool (\r
- EfiRuntimeServicesData,\r
- sizeof(*ThunkContext),\r
- (VOID **)&ThunkContext\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- if (EFI_ERROR (Status)) {\r
- mSmmSwDispatch->UnRegister (mSmmSwDispatch, *DispatchHandle);\r
- return EFI_OUT_OF_RESOURCES;\r
- }\r
-\r
- ThunkContext->SwSmiInputValue = RegisterContext->SwSmiInputValue;\r
- ThunkContext->DispatchFunction = (UINTN)DispatchFunction;\r
- ThunkContext->DispatchHandle = *DispatchHandle;\r
- InsertTailList (&mSmmSwDispatch2ThunkQueue, &ThunkContext->Link);\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Unregister a child SMI source dispatch function for the specified software SMI.\r
-\r
- This service removes the handler associated with DispatchHandle so that it will no longer be\r
- called in response to a software SMI.\r
-\r
- @param[in] This Pointer to the EFI_SMM_SW_DISPATCH2_PROTOCOL instance.\r
- @param[in] DispatchHandle Handle of dispatch function to deregister.\r
-\r
- @retval EFI_SUCCESS The dispatch function has been successfully unregistered.\r
- @retval EFI_INVALID_PARAMETER The DispatchHandle was not valid.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmmSwDispatch2UnRegister (\r
- IN CONST EFI_SMM_SW_DISPATCH2_PROTOCOL *This,\r
- IN EFI_HANDLE DispatchHandle\r
- )\r
-{\r
- EFI_SMM_SW_DISPATCH2_THUNK_CONTEXT *ThunkContext;\r
- EFI_STATUS Status;\r
-\r
- Status = mSmmSwDispatch->UnRegister (mSmmSwDispatch, DispatchHandle);\r
- if (!EFI_ERROR (Status)) {\r
- //\r
- // Unregister\r
- //\r
- ThunkContext = FindSmmSwDispatch2ContextByDispatchHandle (DispatchHandle);\r
- ASSERT (ThunkContext != NULL);\r
- if (ThunkContext != NULL) {\r
- RemoveEntryList (&ThunkContext->Link);\r
- gSmst->SmmFreePool (ThunkContext);\r
- }\r
- }\r
-\r
- return Status;\r
-}\r
-\r
-/**\r
- Entry Point for this thunk driver.\r
-\r
- @param[in] ImageHandle Image handle of this driver.\r
- @param[in] SystemTable A Pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point is executed successfully.\r
- @retval other Some error occurred when executing this entry point.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmmSwDispatch2ThunkMain (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMM_CONTROL_PROTOCOL *SmmControl;\r
- EFI_SMM_CONTROL_REGISTER RegisterInfo;\r
-\r
- //\r
- // Locate Framework SMM SwDispatch Protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmSwDispatchProtocolGuid,\r
- NULL,\r
- (VOID **)&mSmmSwDispatch\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- gSmmSwDispatch2.MaximumSwiValue = mSmmSwDispatch->MaximumSwiValue;\r
- if (gSmmSwDispatch2.MaximumSwiValue == 0x0) {\r
- DEBUG ((EFI_D_ERROR, "BUGBUG: MaximumSwiValue is 0, work-around to make it 0xFF\n"));\r
- gSmmSwDispatch2.MaximumSwiValue = 0xFF;\r
- }\r
-\r
- //\r
- // Locate Framework SMM Control Protocol\r
- //\r
- Status = gBS->LocateProtocol (\r
- &gEfiSmmControlProtocolGuid,\r
- NULL,\r
- (VOID **)&SmmControl\r
- );\r
-\r
- ASSERT_EFI_ERROR (Status);\r
- Status = SmmControl->GetRegisterInfo (\r
- SmmControl,\r
- &RegisterInfo\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- mSmiTriggerRegister = RegisterInfo.SmiTriggerRegister;\r
- mSmiDataRegister = RegisterInfo.SmiDataRegister;\r
-\r
- //\r
- // Locate PI SMM CPU protocol\r
- //\r
- Status = gSmst->SmmLocateProtocol (\r
- &gEfiSmmCpuProtocolGuid,\r
- NULL,\r
- (VOID **)&mSmmCpuProtocol\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Publish PI SMM SwDispatch2 Protocol\r
- //\r
- ImageHandle = NULL;\r
- Status = gSmst->SmmInstallProtocolInterface (\r
- &ImageHandle,\r
- &gEfiSmmSwDispatch2ProtocolGuid,\r
- EFI_NATIVE_INTERFACE,\r
- &gSmmSwDispatch2\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-## @file\r
-# Component description file for SMM SwDispatch2 Protocol on SMM SwDispatch Protocol Thunk driver.\r
-#\r
-# Copyright (c) 2010 - 2014, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmmSwDispatch2OnSmmSwDispatchThunk\r
- FILE_GUID = 1410C6AC-9F4B-495b-9C23-8A5AEB0165E9\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
- ENTRY_POINT = SmmSwDispatch2ThunkMain\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources]\r
- SmmSwDispatch2OnSmmSwDispatchThunk.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- UefiBootServicesTableLib\r
- SmmServicesTableLib\r
- BaseLib\r
- IoLib\r
- DebugLib\r
-\r
-[Protocols]\r
- gEfiSmmControlProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiSmmSwDispatchProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiSmmCpuProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r
- gEfiSmmSwDispatch2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r
-\r
-[Depex]\r
- gEfiSmmSwDispatchProtocolGuid AND\r
- gEfiSmmControlProtocolGuid AND\r
- gEfiSmmCpuProtocolGuid\r
-\r
+++ /dev/null
-/** @file\r
- A helper driver to save information to SMRAM after SMRR is enabled.\r
-\r
- This driver is for ECP platforms.\r
-\r
- Copyright (c) 2010 - 2015, Intel Corporation. All rights reserved.<BR>\r
- \r\r
- SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
- \r\r
-\r
-**/\r
-\r
-#include <PiSmm.h>\r
-#include <Library/DebugLib.h>\r
-#include <Library/UefiDriverEntryPoint.h>\r
-#include <Library/UefiRuntimeServicesTableLib.h>\r
-#include <Library/SmmServicesTableLib.h>\r
-#include <Library/BaseLib.h>\r
-#include <Library/BaseMemoryLib.h>\r
-#include <Library/IoLib.h>\r
-#include <Protocol/SmmSwDispatch.h>\r
-#include <Protocol/SmmReadyToLock.h>\r
-#include <Protocol/SmmControl.h>\r
-#include <Guid/Vlv2DeviceRefCodePkgTokenSpace.h>\r
-\r
-#define SMM_FROM_SMBASE_DRIVER 0x55\r
-#define SMM_FROM_CPU_DRIVER_SAVE_INFO 0x81\r
-\r
-#define EFI_SMRAM_CPU_NVS_HEADER_GUID \\r
- { \\r
- 0x429501d9, 0xe447, 0x40f4, 0x86, 0x7b, 0x75, 0xc9, 0x3a, 0x1d, 0xb5, 0x4e \\r
- }\r
-\r
-UINT8 mSmiDataRegister;\r
-BOOLEAN mLocked = FALSE;\r
-EFI_GUID mSmramCpuNvsHeaderGuid = EFI_SMRAM_CPU_NVS_HEADER_GUID;\r
-\r
-/**\r
- Dispatch function for a Software SMI handler.\r
-\r
- @param DispatchHandle The handle of this dispatch function.\r
- @param DispatchContext The pointer to the dispatch function's context.\r
- The SwSmiInputValue field is filled in\r
- by the software dispatch driver prior to\r
- invoking this dispatch function.\r
- The dispatch function will only be called\r
- for input values for which it is registered.\r
-\r
- @return None\r
-\r
-**/\r
-VOID\r
-EFIAPI\r
-SmramSaveInfoHandler (\r
- IN EFI_HANDLE DispatchHandle,\r
- IN EFI_SMM_SW_DISPATCH_CONTEXT *DispatchContext\r
- )\r
-{\r
- ASSERT (DispatchContext != NULL);\r
- ASSERT (DispatchContext->SwSmiInputValue == SMM_FROM_SMBASE_DRIVER);\r
-\r
- if (!mLocked && IoRead8 (mSmiDataRegister) == SMM_FROM_CPU_DRIVER_SAVE_INFO) {\r
- CopyMem (\r
- (VOID *)(UINTN)(PcdGetEx64 (&gEfiVLVTokenSpaceGuid, PcdCpuLockBoxDataAddress)),\r
- (VOID *)(UINTN)(PcdGetEx64 (&gEfiVLVTokenSpaceGuid, PcdCpuSmramCpuDataAddress)),\r
- (UINTN)(PcdGetEx64 (&gEfiVLVTokenSpaceGuid, PcdCpuLockBoxSize))\r
- );\r
- }\r
-}\r
-\r
-/**\r
- Smm Ready To Lock event notification handler.\r
-\r
- It sets a flag indicating that SMRAM has been locked.\r
-\r
- @param[in] Protocol Points to the protocol's unique identifier.\r
- @param[in] Interface Points to the interface instance.\r
- @param[in] Handle The handle on which the interface was installed.\r
-\r
- @retval EFI_SUCCESS Notification handler runs successfully.\r
- **/\r
-EFI_STATUS\r
-EFIAPI\r
-SmmReadyToLockEventNotify (\r
- IN CONST EFI_GUID *Protocol,\r
- IN VOID *Interface,\r
- IN EFI_HANDLE Handle\r
- )\r
-{\r
- mLocked = TRUE;\r
- return EFI_SUCCESS;\r
-}\r
-\r
-/**\r
- Entry point function of this driver.\r
-\r
- @param[in] ImageHandle The firmware allocated handle for the EFI image.\r
- @param[in] SystemTable A pointer to the EFI System Table.\r
-\r
- @retval EFI_SUCCESS The entry point is executed successfully.\r
- @retval other Some error occurs when executing this entry point.\r
-**/\r
-EFI_STATUS\r
-EFIAPI\r
-SmramSaveInfoHandlerSmmMain (\r
- IN EFI_HANDLE ImageHandle,\r
- IN EFI_SYSTEM_TABLE *SystemTable\r
- )\r
-{\r
- EFI_STATUS Status;\r
- EFI_SMM_SW_DISPATCH_PROTOCOL *SmmSwDispatch;\r
- EFI_SMM_SW_DISPATCH_CONTEXT SmmSwDispatchContext;\r
- EFI_HANDLE DispatchHandle;\r
- EFI_SMM_CONTROL_PROTOCOL *SmmControl;\r
- EFI_SMM_CONTROL_REGISTER SmmControlRegister;\r
- VOID *Registration;\r
-\r
- //\r
- // Get SMI data register\r
- //\r
- Status = SystemTable->BootServices->LocateProtocol (\r
- &gEfiSmmControlProtocolGuid,\r
- NULL,\r
- (VOID **)&SmmControl\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
- Status = SmmControl->GetRegisterInfo (SmmControl, &SmmControlRegister);\r
- ASSERT_EFI_ERROR (Status);\r
- mSmiDataRegister = SmmControlRegister.SmiDataRegister;\r
-\r
- //\r
- // Register software SMI handler\r
- //\r
-\r
- Status = SystemTable->BootServices->LocateProtocol (\r
- &gEfiSmmSwDispatchProtocolGuid,\r
- NULL,\r
- (VOID **)&SmmSwDispatch\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- SmmSwDispatchContext.SwSmiInputValue = SMM_FROM_SMBASE_DRIVER;\r
- Status = SmmSwDispatch->Register (\r
- SmmSwDispatch,\r
- &SmramSaveInfoHandler,\r
- &SmmSwDispatchContext,\r
- &DispatchHandle\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- //\r
- // Register SMM Ready To Lock Protocol notification\r
- //\r
- Status = gSmst->SmmRegisterProtocolNotify (\r
- &gEfiSmmReadyToLockProtocolGuid,\r
- SmmReadyToLockEventNotify,\r
- &Registration\r
- );\r
- ASSERT_EFI_ERROR (Status);\r
-\r
- return Status;\r
-}\r
-\r
+++ /dev/null
-## @file\r
-#\r
-# A helper driver to save information to SMRAM after SMRR is enabled.\r
-#\r
-# Copyright (c) 2010 - 2015, Intel Corporation. All rights reserved.<BR>\r
-# \r\r
-# SPDX-License-Identifier: BSD-2-Clause-Patent\r
-\r
-# \r\r
-#\r
-#\r
-#\r
-##\r
-\r
-[Defines]\r
- INF_VERSION = 0x00010005\r
- BASE_NAME = SmramSaveInfoHandlerSmm\r
- FILE_GUID = 63296C52-01CF-4eea-A47C-782A14DA6894\r
- MODULE_TYPE = DXE_SMM_DRIVER\r
- VERSION_STRING = 1.0\r
- PI_SPECIFICATION_VERSION = 0x0001000A\r
-\r
- ENTRY_POINT = SmramSaveInfoHandlerSmmMain\r
-\r
-#\r
-# The following information is for reference only and not required by the build tools.\r
-#\r
-# VALID_ARCHITECTURES = IA32 X64\r
-#\r
-\r
-[Sources.common]\r
- SmramSaveInfoHandlerSmm.c\r
-\r
-[Packages]\r
- MdePkg/MdePkg.dec\r
- IntelFrameworkPkg/IntelFrameworkPkg.dec\r
- Vlv2DeviceRefCodePkg/Vlv2DeviceRefCodePkg.dec\r
-\r
-[LibraryClasses]\r
- UefiDriverEntryPoint\r
- UefiRuntimeServicesTableLib\r
- SmmServicesTableLib\r
- BaseLib\r
- BaseMemoryLib\r
- IoLib\r
-\r
-[Protocols]\r
- gEfiSmmSwDispatchProtocolGuid ## CONSUMED\r
- gEfiSmmControlProtocolGuid ## CONSUMED\r
- gEfiSmmReadyToLockProtocolGuid ## CONSUMED\r
-\r
-[Pcd.common]\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxDataAddress\r
- gEfiVLVTokenSpaceGuid.PcdCpuSmramCpuDataAddress\r
- gEfiVLVTokenSpaceGuid.PcdCpuLockBoxSize\r
- \r
-[Depex]\r
- gEfiSmmSwDispatchProtocolGuid AND\r
- gEfiSmmControlProtocolGuid\r
-\r
+++ /dev/null
-ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ
\ No newline at end of file
projects / mirror_edk2.git / commitdiff
