]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/powerpc/platforms/pseries/setup.c
UBUNTU: SAUCE: rfi-flush: update H_CPU_* macro names to upstream
[mirror_ubuntu-artful-kernel.git] / arch / powerpc / platforms / pseries / setup.c
CommitLineData
1da177e4 1/*
033ef338 2 * 64-bit pSeries and RS/6000 setup code.
1da177e4
LT
3 *
4 * Copyright (C) 1995 Linus Torvalds
5 * Adapted from 'alpha' version by Gary Thomas
6 * Modified by Cort Dougan (cort@cs.nmt.edu)
7 * Modified by PPC64 Team, IBM Corp
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License
11 * as published by the Free Software Foundation; either version
12 * 2 of the License, or (at your option) any later version.
13 */
14
15/*
16 * bootup setup stuff..
17 */
18
62d60e9f 19#include <linux/cpu.h>
1da177e4
LT
20#include <linux/errno.h>
21#include <linux/sched.h>
22#include <linux/kernel.h>
23#include <linux/mm.h>
24#include <linux/stddef.h>
25#include <linux/unistd.h>
1da177e4 26#include <linux/user.h>
1da177e4
LT
27#include <linux/tty.h>
28#include <linux/major.h>
29#include <linux/interrupt.h>
30#include <linux/reboot.h>
31#include <linux/init.h>
32#include <linux/ioport.h>
33#include <linux/console.h>
34#include <linux/pci.h>
cebb2b15 35#include <linux/utsname.h>
1da177e4 36#include <linux/adb.h>
4b16f8e2 37#include <linux/export.h>
1da177e4
LT
38#include <linux/delay.h>
39#include <linux/irq.h>
40#include <linux/seq_file.h>
41#include <linux/root_dev.h>
1cf3d8b3 42#include <linux/of.h>
705a7b47 43#include <linux/of_pci.h>
1da177e4
LT
44
45#include <asm/mmu.h>
46#include <asm/processor.h>
47#include <asm/io.h>
48#include <asm/pgtable.h>
49#include <asm/prom.h>
50#include <asm/rtas.h>
51#include <asm/pci-bridge.h>
52#include <asm/iommu.h>
53#include <asm/dma.h>
54#include <asm/machdep.h>
55#include <asm/irq.h>
56#include <asm/time.h>
57#include <asm/nvram.h>
180a3362 58#include <asm/pmc.h>
0b05ac6e 59#include <asm/xics.h>
d387899f 60#include <asm/ppc-pci.h>
69a80d3f
PM
61#include <asm/i8259.h>
62#include <asm/udbg.h>
2249ca9d 63#include <asm/smp.h>
577830b0 64#include <asm/firmware.h>
bed59275 65#include <asm/eeh.h>
bf99de36 66#include <asm/reg.h>
212bebb4 67#include <asm/plpar_wrappers.h>
d81d8258 68#include <asm/kexec.h>
38e9d36b 69#include <asm/isa-bridge.h>
1da177e4 70
577830b0 71#include "pseries.h"
a1218720 72
81f14997
RJ
73int CMO_PrPSP = -1;
74int CMO_SecPSP = -1;
e589a440 75unsigned long CMO_PageSize = (ASM_CONST(1) << IOMMU_PAGE_SHIFT_4K);
d617a402 76EXPORT_SYMBOL(CMO_PageSize);
1da177e4 77
1da177e4
LT
78int fwnmi_active; /* TRUE if an FWNMI handler is present */
79
8446196a 80static void pSeries_show_cpuinfo(struct seq_file *m)
1da177e4
LT
81{
82 struct device_node *root;
83 const char *model = "";
84
85 root = of_find_node_by_path("/");
86 if (root)
e2eb6392 87 model = of_get_property(root, "model", NULL);
1da177e4
LT
88 seq_printf(m, "machine\t\t: CHRP %s\n", model);
89 of_node_put(root);
3a4c2601
AK
90 if (radix_enabled())
91 seq_printf(m, "MMU\t\t: Radix\n");
92 else
93 seq_printf(m, "MMU\t\t: Hash\n");
1da177e4
LT
94}
95
96/* Initialize firmware assisted non-maskable interrupts if
97 * the firmware supports this feature.
1da177e4
LT
98 */
99static void __init fwnmi_init(void)
100{
8c4f1f29
ME
101 unsigned long system_reset_addr, machine_check_addr;
102
1da177e4
LT
103 int ibm_nmi_register = rtas_token("ibm,nmi-register");
104 if (ibm_nmi_register == RTAS_UNKNOWN_SERVICE)
105 return;
8c4f1f29
ME
106
107 /* If the kernel's not linked at zero we point the firmware at low
108 * addresses anyway, and use a trampoline to get to the real code. */
109 system_reset_addr = __pa(system_reset_fwnmi) - PHYSICAL_START;
110 machine_check_addr = __pa(machine_check_fwnmi) - PHYSICAL_START;
111
112 if (0 == rtas_call(ibm_nmi_register, 2, 1, NULL, system_reset_addr,
113 machine_check_addr))
1da177e4
LT
114 fwnmi_active = 1;
115}
116
bd0b9ac4 117static void pseries_8259_cascade(struct irq_desc *desc)
b9e5b4e6 118{
ec775d0e 119 struct irq_chip *chip = irq_desc_get_chip(desc);
35a84c2f 120 unsigned int cascade_irq = i8259_irq();
79f26c26 121
ef24ba70 122 if (cascade_irq)
7d12e780 123 generic_handle_irq(cascade_irq);
79f26c26
LB
124
125 chip->irq_eoi(&desc->irq_data);
b9e5b4e6
BH
126}
127
30d6ad25 128static void __init pseries_setup_i8259_cascade(void)
032ace7e
ME
129{
130 struct device_node *np, *old, *found = NULL;
30d6ad25 131 unsigned int cascade;
032ace7e
ME
132 const u32 *addrp;
133 unsigned long intack = 0;
30d6ad25 134 int naddr;
032ace7e 135
30d6ad25 136 for_each_node_by_type(np, "interrupt-controller") {
032ace7e
ME
137 if (of_device_is_compatible(np, "chrp,iic")) {
138 found = np;
139 break;
140 }
30d6ad25
ME
141 }
142
032ace7e 143 if (found == NULL) {
30d6ad25 144 printk(KERN_DEBUG "pic: no ISA interrupt controller\n");
032ace7e
ME
145 return;
146 }
30d6ad25 147
032ace7e 148 cascade = irq_of_parse_and_map(found, 0);
ef24ba70 149 if (!cascade) {
30d6ad25 150 printk(KERN_ERR "pic: failed to map cascade interrupt");
032ace7e
ME
151 return;
152 }
30d6ad25 153 pr_debug("pic: cascade mapped to irq %d\n", cascade);
032ace7e
ME
154
155 for (old = of_node_get(found); old != NULL ; old = np) {
156 np = of_get_parent(old);
157 of_node_put(old);
158 if (np == NULL)
159 break;
160 if (strcmp(np->name, "pci") != 0)
161 continue;
162 addrp = of_get_property(np, "8259-interrupt-acknowledge", NULL);
163 if (addrp == NULL)
164 continue;
165 naddr = of_n_addr_cells(np);
166 intack = addrp[naddr-1];
167 if (naddr > 1)
168 intack |= ((unsigned long)addrp[naddr-2]) << 32;
169 }
170 if (intack)
30d6ad25 171 printk(KERN_DEBUG "pic: PCI 8259 intack at 0x%016lx\n", intack);
032ace7e
ME
172 i8259_init(found, intack);
173 of_node_put(found);
ec775d0e 174 irq_set_chained_handler(cascade, pseries_8259_cascade);
032ace7e
ME
175}
176
e7da5dac 177static void __init pseries_init_irq(void)
032ace7e 178{
0b05ac6e 179 xics_init();
30d6ad25 180 pseries_setup_i8259_cascade();
032ace7e
ME
181}
182
180a3362
ME
183static void pseries_lpar_enable_pmcs(void)
184{
185 unsigned long set, reset;
186
180a3362
ME
187 set = 1UL << 63;
188 reset = 0;
189 plpar_hcall_norets(H_PERFMON, set, reset);
180a3362
ME
190}
191
f5242e5a 192static int pci_dn_reconfig_notifier(struct notifier_block *nb, unsigned long action, void *data)
2eb4afb6 193{
f5242e5a 194 struct of_reconfig_data *rd = data;
ea0f8acf
GS
195 struct device_node *parent, *np = rd->dn;
196 struct pci_dn *pdn;
2eb4afb6
KG
197 int err = NOTIFY_OK;
198
199 switch (action) {
1cf3d8b3 200 case OF_RECONFIG_ATTACH_NODE:
ea0f8acf
GS
201 parent = of_get_parent(np);
202 pdn = parent ? PCI_DN(parent) : NULL;
8cc7581c 203 if (pdn)
d8f66f41 204 pci_add_device_node_info(pdn->phb, np);
ea0f8acf
GS
205
206 of_node_put(parent);
2eb4afb6 207 break;
590c7567 208 case OF_RECONFIG_DETACH_NODE:
ea0f8acf
GS
209 pdn = PCI_DN(np);
210 if (pdn)
211 list_del(&pdn->list);
590c7567 212 break;
2eb4afb6
KG
213 default:
214 err = NOTIFY_DONE;
215 break;
216 }
217 return err;
218}
219
220static struct notifier_block pci_dn_reconfig_nb = {
221 .notifier_call = pci_dn_reconfig_notifier,
222};
223
af442a1b
NA
224struct kmem_cache *dtl_cache;
225
abf917cd 226#ifdef CONFIG_VIRT_CPU_ACCOUNTING_NATIVE
cf9efce0
PM
227/*
228 * Allocate space for the dispatch trace log for all possible cpus
229 * and register the buffers with the hypervisor. This is used for
230 * computing time stolen by the hypervisor.
231 */
232static int alloc_dispatch_logs(void)
233{
234 int cpu, ret;
235 struct paca_struct *pp;
236 struct dtl_entry *dtl;
237
238 if (!firmware_has_feature(FW_FEATURE_SPLPAR))
239 return 0;
240
af442a1b 241 if (!dtl_cache)
127493d5 242 return 0;
127493d5 243
cf9efce0
PM
244 for_each_possible_cpu(cpu) {
245 pp = &paca[cpu];
127493d5 246 dtl = kmem_cache_alloc(dtl_cache, GFP_KERNEL);
cf9efce0
PM
247 if (!dtl) {
248 pr_warn("Failed to allocate dispatch trace log for cpu %d\n",
249 cpu);
250 pr_warn("Stolen time statistics will be unreliable\n");
251 break;
252 }
253
254 pp->dtl_ridx = 0;
255 pp->dispatch_log = dtl;
256 pp->dispatch_log_end = dtl + N_DISPATCH_LOG;
257 pp->dtl_curr = dtl;
258 }
259
260 /* Register the DTL for the current (boot) cpu */
261 dtl = get_paca()->dispatch_log;
262 get_paca()->dtl_ridx = 0;
263 get_paca()->dtl_curr = dtl;
264 get_paca()->lppaca_ptr->dtl_idx = 0;
265
266 /* hypervisor reads buffer length from this field */
7ffcf8ec 267 dtl->enqueue_to_dispatch_time = cpu_to_be32(DISPATCH_LOG_BYTES);
cf9efce0
PM
268 ret = register_dtl(hard_smp_processor_id(), __pa(dtl));
269 if (ret)
711ef84e
AB
270 pr_err("WARNING: DTL registration of cpu %d (hw %d) failed "
271 "with %d\n", smp_processor_id(),
272 hard_smp_processor_id(), ret);
cf9efce0
PM
273 get_paca()->lppaca_ptr->dtl_enable_mask = 2;
274
275 return 0;
276}
abf917cd 277#else /* !CONFIG_VIRT_CPU_ACCOUNTING_NATIVE */
af442a1b
NA
278static inline int alloc_dispatch_logs(void)
279{
280 return 0;
281}
abf917cd 282#endif /* CONFIG_VIRT_CPU_ACCOUNTING_NATIVE */
cf9efce0 283
af442a1b
NA
284static int alloc_dispatch_log_kmem_cache(void)
285{
286 dtl_cache = kmem_cache_create("dtl", DISPATCH_LOG_BYTES,
287 DISPATCH_LOG_BYTES, 0, NULL);
288 if (!dtl_cache) {
289 pr_warn("Failed to create dispatch trace log buffer cache\n");
290 pr_warn("Stolen time statistics will be unreliable\n");
291 return 0;
292 }
293
294 return alloc_dispatch_logs();
295}
8e83e905 296machine_early_initcall(pseries, alloc_dispatch_log_kmem_cache);
af442a1b 297
363edbe2 298static void pseries_lpar_idle(void)
e179816c 299{
d8c6ad31
NP
300 /*
301 * Default handler to go into low thread priority and possibly
027dfac6 302 * low power mode by ceding processor to hypervisor
e179816c 303 */
d8c6ad31
NP
304
305 /* Indicate to hypervisor that we are idle. */
306 get_lppaca()->idle = 1;
307
308 /*
309 * Yield the processor to the hypervisor. We return if
310 * an external interrupt occurs (which are driven prior
311 * to returning here) or if a prod occurs from another
312 * processor. When returning here, external interrupts
313 * are enabled.
314 */
315 cede_processor();
316
317 get_lppaca()->idle = 0;
e179816c
DD
318}
319
fc8effa4
IM
320/*
321 * Enable relocation on during exceptions. This has partition wide scope and
322 * may take a while to complete, if it takes longer than one second we will
323 * just give up rather than wasting any more time on this - if that turns out
324 * to ever be a problem in practice we can move this into a kernel thread to
325 * finish off the process later in boot.
326 */
d3cbff1b 327void pseries_enable_reloc_on_exc(void)
fc8effa4
IM
328{
329 long rc;
330 unsigned int delay, total_delay = 0;
331
332 while (1) {
333 rc = enable_reloc_on_exceptions();
d3cbff1b
BH
334 if (!H_IS_LONG_BUSY(rc)) {
335 if (rc == H_P2) {
336 pr_info("Relocation on exceptions not"
337 " supported\n");
338 } else if (rc != H_SUCCESS) {
339 pr_warn("Unable to enable relocation"
340 " on exceptions: %ld\n", rc);
341 }
342 break;
343 }
fc8effa4
IM
344
345 delay = get_longbusy_msecs(rc);
346 total_delay += delay;
347 if (total_delay > 1000) {
348 pr_warn("Warning: Giving up waiting to enable "
349 "relocation on exceptions (%u msec)!\n",
350 total_delay);
d3cbff1b 351 return;
fc8effa4
IM
352 }
353
354 mdelay(delay);
355 }
356}
d3cbff1b 357EXPORT_SYMBOL(pseries_enable_reloc_on_exc);
fc8effa4 358
d3cbff1b 359void pseries_disable_reloc_on_exc(void)
cedddd81
IM
360{
361 long rc;
362
363 while (1) {
364 rc = disable_reloc_on_exceptions();
365 if (!H_IS_LONG_BUSY(rc))
d3cbff1b 366 break;
cedddd81
IM
367 mdelay(get_longbusy_msecs(rc));
368 }
d3cbff1b
BH
369 if (rc != H_SUCCESS)
370 pr_warning("Warning: Failed to disable relocation on "
371 "exceptions: %ld\n", rc);
cedddd81 372}
d3cbff1b 373EXPORT_SYMBOL(pseries_disable_reloc_on_exc);
cedddd81 374
da665885 375#ifdef CONFIG_KEXEC_CORE
cedddd81
IM
376static void pSeries_machine_kexec(struct kimage *image)
377{
d3cbff1b
BH
378 if (firmware_has_feature(FW_FEATURE_SET_MODE))
379 pseries_disable_reloc_on_exc();
cedddd81
IM
380
381 default_machine_kexec(image);
382}
383#endif
384
e844b1ee 385#ifdef __LITTLE_ENDIAN__
d3cbff1b 386void pseries_big_endian_exceptions(void)
e844b1ee
AB
387{
388 long rc;
389
390 while (1) {
391 rc = enable_big_endian_exceptions();
392 if (!H_IS_LONG_BUSY(rc))
d3cbff1b 393 break;
e844b1ee
AB
394 mdelay(get_longbusy_msecs(rc));
395 }
d3cbff1b
BH
396
397 /*
398 * At this point it is unlikely panic() will get anything
399 * out to the user, since this is called very late in kexec
400 * but at least this will stop us from continuing on further
401 * and creating an even more difficult to debug situation.
402 *
403 * There is a known problem when kdump'ing, if cpus are offline
404 * the above call will fail. Rather than panicking again, keep
405 * going and hope the kdump kernel is also little endian, which
406 * it usually is.
407 */
408 if (rc && !kdump_in_progress())
409 panic("Could not enable big endian exceptions");
e844b1ee
AB
410}
411
d3cbff1b 412void pseries_little_endian_exceptions(void)
e844b1ee
AB
413{
414 long rc;
415
416 while (1) {
417 rc = enable_little_endian_exceptions();
418 if (!H_IS_LONG_BUSY(rc))
d3cbff1b 419 break;
e844b1ee
AB
420 mdelay(get_longbusy_msecs(rc));
421 }
d3cbff1b
BH
422 if (rc) {
423 ppc_md.progress("H_SET_MODE LE exception fail", 0);
424 panic("Could not enable little endian exceptions");
425 }
e844b1ee
AB
426}
427#endif
428
bdc728a8
DA
429static void __init find_and_init_phbs(void)
430{
431 struct device_node *node;
432 struct pci_controller *phb;
433 struct device_node *root = of_find_node_by_path("/");
434
435 for_each_child_of_node(root, node) {
436 if (node->type == NULL || (strcmp(node->type, "pci") != 0 &&
437 strcmp(node->type, "pciex") != 0))
438 continue;
439
440 phb = pcibios_alloc_controller(node);
441 if (!phb)
442 continue;
443 rtas_setup_phb(phb);
444 pci_process_bridge_OF_ranges(phb, node, 0);
445 isa_bridge_find_early(phb);
38ae9ec4 446 phb->controller_ops = pseries_pci_controller_ops;
bdc728a8
DA
447 }
448
449 of_node_put(root);
bdc728a8
DA
450
451 /*
452 * PCI_PROBE_ONLY and PCI_REASSIGN_ALL_BUS can be set via properties
453 * in chosen.
454 */
705a7b47 455 of_pci_check_probe_only();
bdc728a8
DA
456}
457
ad7b3c45
AM
458static void pSeries_setup_rfi_flush(void)
459{
460 unsigned long character, behaviour, rc;
ab39f962 461 enum l1d_flush_type types;
ad7b3c45
AM
462 bool enable;
463
7b441ef9 464 /* Enable by default */
ad7b3c45
AM
465 enable = true;
466
467 rc = plpar_get_cpu_characteristics(&character, &behaviour);
468 if (rc == H_SUCCESS) {
ab39f962 469 types = L1D_FLUSH_NONE;
7b441ef9 470
ed0e9c82 471 if (character & H_CPU_CHAR_L1D_FLUSH_TRIG2)
ab39f962 472 types |= L1D_FLUSH_MTTRIG;
ed0e9c82 473 if (character & H_CPU_CHAR_L1D_FLUSH_ORI30)
ab39f962 474 types |= L1D_FLUSH_ORI;
ad7b3c45 475
7b441ef9
ME
476 /* Use fallback if nothing set in hcall */
477 if (types == L1D_FLUSH_NONE)
478 types = L1D_FLUSH_FALLBACK;
479
ed0e9c82 480 if (!(behaviour & H_CPU_BEHAV_L1D_FLUSH_PR))
ad7b3c45 481 enable = false;
7b441ef9
ME
482 } else {
483 /* Default to fallback if case hcall is not available */
484 types = L1D_FLUSH_FALLBACK;
ad7b3c45
AM
485 }
486
ab39f962 487 setup_rfi_flush(types, enable);
ad7b3c45
AM
488}
489
0ebfff14
BH
490static void __init pSeries_setup_arch(void)
491{
b71d47c1 492 set_arch_panic_timeout(10, ARCH_PANIC_TIMEOUT);
a934904d 493
0ebfff14 494 /* Discover PIC type and setup ppc_md accordingly */
86425bed 495 smp_init_pseries();
e7da5dac 496
0ebfff14 497
1da177e4
LT
498 /* openpic global configuration register (64-bit format). */
499 /* openpic Interrupt Source Unit pointer (64-bit format). */
500 /* python0 facility area (mmio) (64-bit format) REAL address. */
501
502 /* init to some ~sane value until calibrate_delay() runs */
503 loops_per_jiffy = 50000000;
504
1da177e4
LT
505 fwnmi_init();
506
ad7b3c45
AM
507 pSeries_setup_rfi_flush();
508
446957ba 509 /* By default, only probe PCI (can be overridden by rtas_pci) */
673c9756 510 pci_add_flags(PCI_PROBE_ONLY);
3c13be01 511
1da177e4
LT
512 /* Find and initialize PCI host bridges */
513 init_pci_config_tokens();
1da177e4 514 find_and_init_phbs();
1cf3d8b3 515 of_reconfig_notifier_register(&pci_dn_reconfig_nb);
1da177e4 516
1da177e4
LT
517 pSeries_nvram_init();
518
363edbe2 519 if (firmware_has_feature(FW_FEATURE_LPAR)) {
8d15a3e5 520 vpa_init(boot_cpuid);
363edbe2 521 ppc_md.power_save = pseries_lpar_idle;
180a3362 522 ppc_md.enable_pmcs = pseries_lpar_enable_pmcs;
363edbe2
VS
523 } else {
524 /* No special idle routine */
180a3362 525 ppc_md.enable_pmcs = power4_enable_pmcs;
363edbe2 526 }
fc8effa4 527
d82fb31a 528 ppc_md.pcibios_root_bridge_prepare = pseries_root_bridge_prepare;
1da177e4
LT
529}
530
531static int __init pSeries_init_panel(void)
532{
533 /* Manually leave the kernel version on the panel. */
983d8a6d 534#ifdef __BIG_ENDIAN__
1da177e4 535 ppc_md.progress("Linux ppc64\n", 0);
983d8a6d
TB
536#else
537 ppc_md.progress("Linux ppc64le\n", 0);
538#endif
96b644bd 539 ppc_md.progress(init_utsname()->version, 0);
1da177e4
LT
540
541 return 0;
542}
f86d6b9b 543machine_arch_initcall(pseries, pSeries_init_panel);
1da177e4 544
4474ef05 545static int pseries_set_dabr(unsigned long dabr, unsigned long dabrx)
cab0af98 546{
76032de8 547 return plpar_hcall_norets(H_SET_DABR, dabr);
cab0af98
ME
548}
549
4474ef05 550static int pseries_set_xdabr(unsigned long dabr, unsigned long dabrx)
76032de8 551{
4474ef05
MN
552 /* Have to set at least one bit in the DABRX according to PAPR */
553 if (dabrx == 0 && dabr == 0)
554 dabrx = DABRX_USER;
555 /* PAPR says we can only set kernel and user bits */
cd144573 556 dabrx &= DABRX_KERNEL | DABRX_USER;
4474ef05
MN
557
558 return plpar_hcall_norets(H_SET_XDABR, dabr, dabrx);
76032de8 559}
1da177e4 560
bf99de36
MN
561static int pseries_set_dawr(unsigned long dawr, unsigned long dawrx)
562{
563 /* PAPR says we can't set HYP */
564 dawrx &= ~DAWRX_HYP;
565
566 return plapr_set_watchpoint0(dawr, dawrx);
567}
568
e46de429
RJ
569#define CMO_CHARACTERISTICS_TOKEN 44
570#define CMO_MAXLENGTH 1026
571
9ee820fa
BK
572void pSeries_coalesce_init(void)
573{
574 struct hvcall_mpp_x_data mpp_x_data;
575
576 if (firmware_has_feature(FW_FEATURE_CMO) && !h_get_mpp_x(&mpp_x_data))
577 powerpc_firmware_features |= FW_FEATURE_XCMO;
578 else
579 powerpc_firmware_features &= ~FW_FEATURE_XCMO;
580}
581
e46de429
RJ
582/**
583 * fw_cmo_feature_init - FW_FEATURE_CMO is not stored in ibm,hypertas-functions,
584 * handle that here. (Stolen from parse_system_parameter_string)
585 */
e51df2c1 586static void pSeries_cmo_feature_init(void)
e46de429
RJ
587{
588 char *ptr, *key, *value, *end;
589 int call_status;
e589a440 590 int page_order = IOMMU_PAGE_SHIFT_4K;
e46de429
RJ
591
592 pr_debug(" -> fw_cmo_feature_init()\n");
593 spin_lock(&rtas_data_buf_lock);
594 memset(rtas_data_buf, 0, RTAS_DATA_BUF_SIZE);
595 call_status = rtas_call(rtas_token("ibm,get-system-parameter"), 3, 1,
596 NULL,
597 CMO_CHARACTERISTICS_TOKEN,
598 __pa(rtas_data_buf),
599 RTAS_DATA_BUF_SIZE);
600
601 if (call_status != 0) {
602 spin_unlock(&rtas_data_buf_lock);
603 pr_debug("CMO not available\n");
604 pr_debug(" <- fw_cmo_feature_init()\n");
605 return;
606 }
607
608 end = rtas_data_buf + CMO_MAXLENGTH - 2;
609 ptr = rtas_data_buf + 2; /* step over strlen value */
610 key = value = ptr;
611
612 while (*ptr && (ptr <= end)) {
613 /* Separate the key and value by replacing '=' with '\0' and
614 * point the value at the string after the '='
615 */
616 if (ptr[0] == '=') {
617 ptr[0] = '\0';
618 value = ptr + 1;
619 } else if (ptr[0] == '\0' || ptr[0] == ',') {
620 /* Terminate the string containing the key/value pair */
621 ptr[0] = '\0';
622
623 if (key == value) {
624 pr_debug("Malformed key/value pair\n");
625 /* Never found a '=', end processing */
626 break;
627 }
628
81f14997
RJ
629 if (0 == strcmp(key, "CMOPageSize"))
630 page_order = simple_strtol(value, NULL, 10);
631 else if (0 == strcmp(key, "PrPSP"))
632 CMO_PrPSP = simple_strtol(value, NULL, 10);
e46de429 633 else if (0 == strcmp(key, "SecPSP"))
81f14997 634 CMO_SecPSP = simple_strtol(value, NULL, 10);
e46de429
RJ
635 value = key = ptr + 1;
636 }
637 ptr++;
638 }
639
81f14997
RJ
640 /* Page size is returned as the power of 2 of the page size,
641 * convert to the page size in bytes before returning
642 */
643 CMO_PageSize = 1 << page_order;
644 pr_debug("CMO_PageSize = %lu\n", CMO_PageSize);
645
646 if (CMO_PrPSP != -1 || CMO_SecPSP != -1) {
e46de429 647 pr_info("CMO enabled\n");
81f14997
RJ
648 pr_debug("CMO enabled, PrPSP=%d, SecPSP=%d\n", CMO_PrPSP,
649 CMO_SecPSP);
e46de429 650 powerpc_firmware_features |= FW_FEATURE_CMO;
9ee820fa 651 pSeries_coalesce_init();
e46de429 652 } else
81f14997
RJ
653 pr_debug("CMO not enabled, PrPSP=%d, SecPSP=%d\n", CMO_PrPSP,
654 CMO_SecPSP);
e46de429
RJ
655 spin_unlock(&rtas_data_buf_lock);
656 pr_debug(" <- fw_cmo_feature_init()\n");
657}
658
1da177e4
LT
659/*
660 * Early initialization. Relocation is on but do not reference unbolted pages
661 */
f2d57694 662static void __init pseries_init(void)
1da177e4 663{
f2d57694 664 pr_debug(" -> pseries_init()\n");
1da177e4 665
4d2bb3f5 666#ifdef CONFIG_HVC_CONSOLE
57cfb814 667 if (firmware_has_feature(FW_FEATURE_LPAR))
4d2bb3f5
BH
668 hvc_vio_init_early();
669#endif
06c88766 670 if (firmware_has_feature(FW_FEATURE_XDABR))
76032de8 671 ppc_md.set_dabr = pseries_set_xdabr;
06c88766
MN
672 else if (firmware_has_feature(FW_FEATURE_DABR))
673 ppc_md.set_dabr = pseries_set_dabr;
1da177e4 674
bf99de36
MN
675 if (firmware_has_feature(FW_FEATURE_SET_MODE))
676 ppc_md.set_dawr = pseries_set_dawr;
677
e46de429 678 pSeries_cmo_feature_init();
1da177e4
LT
679 iommu_init_early_pSeries();
680
f2d57694 681 pr_debug(" <- pseries_init()\n");
1da177e4
LT
682}
683
9178ba29
AG
684/**
685 * pseries_power_off - tell firmware about how to power off the system.
686 *
687 * This function calls either the power-off rtas token in normal cases
688 * or the ibm,power-off-ups token (if present & requested) in case of
689 * a power failure. If power-off token is used, power on will only be
690 * possible with power button press. If ibm,power-off-ups token is used
691 * it will allow auto poweron after power is restored.
692 */
693static void pseries_power_off(void)
694{
695 int rc;
696 int rtas_poweroff_ups_token = rtas_token("ibm,power-off-ups");
697
698 if (rtas_flash_term_hook)
699 rtas_flash_term_hook(SYS_POWER_OFF);
700
701 if (rtas_poweron_auto == 0 ||
702 rtas_poweroff_ups_token == RTAS_UNKNOWN_SERVICE) {
703 rc = rtas_call(rtas_token("power-off"), 2, 1, NULL, -1, -1);
704 printk(KERN_INFO "RTAS power-off returned %d\n", rc);
705 } else {
706 rc = rtas_call(rtas_poweroff_ups_token, 0, 1, NULL);
707 printk(KERN_INFO "RTAS ibm,power-off-ups returned %d\n", rc);
708 }
709 for (;;);
710}
711
e8222502
BH
712static int __init pSeries_probe(void)
713{
406b0b6a 714 const char *dtype = of_get_property(of_root, "device_type", NULL);
5773bbcd 715
e8222502
BH
716 if (dtype == NULL)
717 return 0;
718 if (strcmp(dtype, "chrp"))
1da177e4
LT
719 return 0;
720
133dda1e
AB
721 /* Cell blades firmware claims to be chrp while it's not. Until this
722 * is fixed, we need to avoid those here.
723 */
406b0b6a
BH
724 if (of_machine_is_compatible("IBM,CPBW-1.0") ||
725 of_machine_is_compatible("IBM,CBEA"))
133dda1e
AB
726 return 0;
727
9178ba29
AG
728 pm_power_off = pseries_power_off;
729
f7ebf352
ME
730 pr_debug("Machine is%s LPAR !\n",
731 (powerpc_firmware_features & FW_FEATURE_LPAR) ? "" : " not");
57cfb814 732
f2d57694
BH
733 pseries_init();
734
1da177e4
LT
735 return 1;
736}
737
4267292b
PM
738static int pSeries_pci_probe_mode(struct pci_bus *bus)
739{
57cfb814 740 if (firmware_has_feature(FW_FEATURE_LPAR))
4267292b
PM
741 return PCI_PROBE_DEVTREE;
742 return PCI_PROBE_NORMAL;
743}
744
38ae9ec4
DA
745struct pci_controller_ops pseries_pci_controller_ops = {
746 .probe_mode = pSeries_pci_probe_mode,
747};
748
e8222502
BH
749define_machine(pseries) {
750 .name = "pSeries",
1da177e4
LT
751 .probe = pSeries_probe,
752 .setup_arch = pSeries_setup_arch,
e7da5dac 753 .init_IRQ = pseries_init_irq,
0dd194d0 754 .show_cpuinfo = pSeries_show_cpuinfo,
1da177e4
LT
755 .log_error = pSeries_log_error,
756 .pcibios_fixup = pSeries_final_fixup,
f4fcbbe9 757 .restart = rtas_restart,
f4fcbbe9 758 .halt = rtas_halt,
773bf9c4
AB
759 .get_boot_time = rtas_get_boot_time,
760 .get_rtc_time = rtas_get_rtc_time,
761 .set_rtc_time = rtas_set_rtc_time,
10f7e7c1 762 .calibrate_decr = generic_calibrate_decr,
6566c6f1 763 .progress = rtas_progress,
1da177e4
LT
764 .system_reset_exception = pSeries_system_reset_exception,
765 .machine_check_exception = pSeries_machine_check_exception,
da665885 766#ifdef CONFIG_KEXEC_CORE
cedddd81 767 .machine_kexec = pSeries_machine_kexec,
d739d2ca 768 .kexec_cpu_down = pseries_kexec_cpu_down,
cedddd81 769#endif
a5d86257
AB
770#ifdef CONFIG_MEMORY_HOTPLUG_SPARSE
771 .memory_block_size = pseries_memory_block_size,
772#endif
1da177e4 773};