]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/kvm/x86.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
MIPS: KVM: Uninit VCPU in vcpu_create error path
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / kvm / x86.c
CommitLineData
043405e1
CO		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * derived from drivers/kvm/kvm_main.c
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
4d5c5d0f
BAY		 7 * Copyright (C) 2008 Qumranet, Inc.
8 * Copyright IBM Corporation, 2008
9611c187 9 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
043405e1
CO		 10 *
11 * Authors:
12 * Avi Kivity <avi@qumranet.com>
13 * Yaniv Kamay <yaniv@qumranet.com>
4d5c5d0f
BAY		 14 * Amit Shah <amit.shah@qumranet.com>
15 * Ben-Ami Yassour <benami@il.ibm.com>
043405e1
CO		 16 *
17 * This work is licensed under the terms of the GNU GPL, version 2. See
18 * the COPYING file in the top-level directory.
19 *
20 */
21
edf88417 22#include <linux/kvm_host.h>
313a3dc7 23#include "irq.h"
1d737c8a 24#include "mmu.h"
7837699f 25#include "i8254.h"
37817f29 26#include "tss.h"
5fdbf976 27#include "kvm_cache_regs.h"
26eef70c 28#include "x86.h"
00b27a3e 29#include "cpuid.h"
c9eab58f 30#include "assigned-dev.h"
474a5bb9 31#include "pmu.h"
e83d5887 32#include "hyperv.h"
313a3dc7 33
18068523 34#include <linux/clocksource.h>
4d5c5d0f 35#include <linux/interrupt.h>
313a3dc7
CO		 36#include <linux/kvm.h>
37#include <linux/fs.h>
38#include <linux/vmalloc.h>
5fb76f9b 39#include <linux/module.h>
0de10343 40#include <linux/mman.h>
2bacc55c 41#include <linux/highmem.h>
19de40a8 42#include <linux/iommu.h>
62c476c7 43#include <linux/intel-iommu.h>
c8076604 44#include <linux/cpufreq.h>
18863bdd 45#include <linux/user-return-notifier.h>
a983fb23 46#include <linux/srcu.h>
5a0e3ad6 47#include <linux/slab.h>
ff9d07a0 48#include <linux/perf_event.h>
7bee342a 49#include <linux/uaccess.h>
af585b92 50#include <linux/hash.h>
a1b60c1c 51#include <linux/pci.h>
16e8d74d
MT		 52#include <linux/timekeeper_internal.h>
53#include <linux/pvclock_gtod.h>
87276880
FW		 54#include <linux/kvm_irqfd.h>
55#include <linux/irqbypass.h>
aec51dc4 56#include <trace/events/kvm.h>
2ed152af 57
229456fc
MT		 58#define CREATE_TRACE_POINTS
59#include "trace.h"
043405e1 60
24f1e32c 61#include <asm/debugreg.h>
d825ed0a 62#include <asm/msr.h>
a5f61300 63#include <asm/desc.h>
890ca9ae 64#include <asm/mce.h>
f89e32e0 65#include <linux/kernel_stat.h>
78f7f1e5 66#include <asm/fpu/internal.h> /* Ugh! */
1d5f066e 67#include <asm/pvclock.h>
217fc9cf 68#include <asm/div64.h>
efc64404 69#include <asm/irq_remapping.h>
043405e1 70
313a3dc7 71#define MAX_IO_MSRS 256
890ca9ae 72#define KVM_MAX_MCE_BANKS 32
5854dbca 73#define KVM_MCE_CAP_SUPPORTED (MCG_CTL_P | MCG_SER_P)
890ca9ae 74
0f65dd70
AK		 75#define emul_to_vcpu(ctxt) \
76 container_of(ctxt, struct kvm_vcpu, arch.emulate_ctxt)
77
50a37eb4
JR		 78/* EFER defaults:
79 * - enable syscall per default because its emulated by KVM
80 * - enable LME and LMA per default on 64 bit KVM
81 */
82#ifdef CONFIG_X86_64
1260edbe
LJ		 83static
84u64 __read_mostly efer_reserved_bits = ~((u64)(EFER_SCE | EFER_LME | EFER_LMA));
50a37eb4 85#else
1260edbe 86static u64 __read_mostly efer_reserved_bits = ~((u64)EFER_SCE);
50a37eb4 87#endif
313a3dc7 88
ba1389b7
AK		 89#define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM
90#define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
417bc304 91
cb142eb7 92static void update_cr8_intercept(struct kvm_vcpu *vcpu);
7460fb4a 93static void process_nmi(struct kvm_vcpu *vcpu);
6addfc42 94static void __kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags);
674eea0f 95
893590c7 96struct kvm_x86_ops *kvm_x86_ops __read_mostly;
5fdbf976 97EXPORT_SYMBOL_GPL(kvm_x86_ops);
97896d04 98
893590c7 99static bool __read_mostly ignore_msrs = 0;
476bc001 100module_param(ignore_msrs, bool, S_IRUGO | S_IWUSR);
ed85c068 101
9ed96e87
MT		 102unsigned int min_timer_period_us = 500;
103module_param(min_timer_period_us, uint, S_IRUGO | S_IWUSR);
104
630994b3
MT		 105static bool __read_mostly kvmclock_periodic_sync = true;
106module_param(kvmclock_periodic_sync, bool, S_IRUGO);
107
893590c7 108bool __read_mostly kvm_has_tsc_control;
92a1f12d 109EXPORT_SYMBOL_GPL(kvm_has_tsc_control);
893590c7 110u32 __read_mostly kvm_max_guest_tsc_khz;
92a1f12d 111EXPORT_SYMBOL_GPL(kvm_max_guest_tsc_khz);
bc9b961b
HZ		 112u8 __read_mostly kvm_tsc_scaling_ratio_frac_bits;
113EXPORT_SYMBOL_GPL(kvm_tsc_scaling_ratio_frac_bits);
114u64 __read_mostly kvm_max_tsc_scaling_ratio;
115EXPORT_SYMBOL_GPL(kvm_max_tsc_scaling_ratio);
ad721883 116static u64 __read_mostly kvm_default_tsc_scaling_ratio;
92a1f12d 117
cc578287 118/* tsc tolerance in parts per million - default to 1/2 of the NTP threshold */
893590c7 119static u32 __read_mostly tsc_tolerance_ppm = 250;
cc578287
ZA		 120module_param(tsc_tolerance_ppm, uint, S_IRUGO | S_IWUSR);
121
d0659d94 122/* lapic timer advance (tscdeadline mode only) in nanoseconds */
893590c7 123unsigned int __read_mostly lapic_timer_advance_ns = 0;
d0659d94
MT		 124module_param(lapic_timer_advance_ns, uint, S_IRUGO | S_IWUSR);
125
893590c7 126static bool __read_mostly backwards_tsc_observed = false;
16a96021 127
18863bdd
AK		 128#define KVM_NR_SHARED_MSRS 16
129
130struct kvm_shared_msrs_global {
131 int nr;
2bf78fa7 132 u32 msrs[KVM_NR_SHARED_MSRS];
18863bdd
AK		 133};
134
135struct kvm_shared_msrs {
136 struct user_return_notifier urn;
137 bool registered;
2bf78fa7
SY		 138 struct kvm_shared_msr_values {
139 u64 host;
140 u64 curr;
141 } values[KVM_NR_SHARED_MSRS];
18863bdd
AK		 142};
143
144static struct kvm_shared_msrs_global __read_mostly shared_msrs_global;
013f6a5d 145static struct kvm_shared_msrs __percpu *shared_msrs;
18863bdd 146
417bc304 147struct kvm_stats_debugfs_item debugfs_entries[] = {
ba1389b7
AK		 148 { "pf_fixed", VCPU_STAT(pf_fixed) },
149 { "pf_guest", VCPU_STAT(pf_guest) },
150 { "tlb_flush", VCPU_STAT(tlb_flush) },
151 { "invlpg", VCPU_STAT(invlpg) },
152 { "exits", VCPU_STAT(exits) },
153 { "io_exits", VCPU_STAT(io_exits) },
154 { "mmio_exits", VCPU_STAT(mmio_exits) },
155 { "signal_exits", VCPU_STAT(signal_exits) },
156 { "irq_window", VCPU_STAT(irq_window_exits) },
f08864b4 157 { "nmi_window", VCPU_STAT(nmi_window_exits) },
ba1389b7 158 { "halt_exits", VCPU_STAT(halt_exits) },
f7819512 159 { "halt_successful_poll", VCPU_STAT(halt_successful_poll) },
62bea5bf 160 { "halt_attempted_poll", VCPU_STAT(halt_attempted_poll) },
ba1389b7 161 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
f11c3a8d 162 { "hypercalls", VCPU_STAT(hypercalls) },
ba1389b7
AK		 163 { "request_irq", VCPU_STAT(request_irq_exits) },
164 { "irq_exits", VCPU_STAT(irq_exits) },
165 { "host_state_reload", VCPU_STAT(host_state_reload) },
166 { "efer_reload", VCPU_STAT(efer_reload) },
167 { "fpu_reload", VCPU_STAT(fpu_reload) },
168 { "insn_emulation", VCPU_STAT(insn_emulation) },
169 { "insn_emulation_fail", VCPU_STAT(insn_emulation_fail) },
fa89a817 170 { "irq_injections", VCPU_STAT(irq_injections) },
c4abb7c9 171 { "nmi_injections", VCPU_STAT(nmi_injections) },
4cee5764
AK		 172 { "mmu_shadow_zapped", VM_STAT(mmu_shadow_zapped) },
173 { "mmu_pte_write", VM_STAT(mmu_pte_write) },
174 { "mmu_pte_updated", VM_STAT(mmu_pte_updated) },
175 { "mmu_pde_zapped", VM_STAT(mmu_pde_zapped) },
176 { "mmu_flooded", VM_STAT(mmu_flooded) },
177 { "mmu_recycled", VM_STAT(mmu_recycled) },
dfc5aa00 178 { "mmu_cache_miss", VM_STAT(mmu_cache_miss) },
4731d4c7 179 { "mmu_unsync", VM_STAT(mmu_unsync) },
0f74a24c 180 { "remote_tlb_flush", VM_STAT(remote_tlb_flush) },
05da4558 181 { "largepages", VM_STAT(lpages) },
417bc304
HB		 182 { NULL }
183};
184
2acf923e
DC		 185u64 __read_mostly host_xcr0;
186
b6785def 187static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt);
d6aa1000 188
af585b92
GN		 189static inline void kvm_async_pf_hash_reset(struct kvm_vcpu *vcpu)
190{
191 int i;
192 for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU); i++)
193 vcpu->arch.apf.gfns[i] = ~0;
194}
195
18863bdd
AK		 196static void kvm_on_user_return(struct user_return_notifier *urn)
197{
198 unsigned slot;
18863bdd
AK		 199 struct kvm_shared_msrs *locals
200 = container_of(urn, struct kvm_shared_msrs, urn);
2bf78fa7 201 struct kvm_shared_msr_values *values;
18863bdd
AK		 202
203 for (slot = 0; slot < shared_msrs_global.nr; ++slot) {
2bf78fa7
SY		 204 values = &locals->values[slot];
205 if (values->host != values->curr) {
206 wrmsrl(shared_msrs_global.msrs[slot], values->host);
207 values->curr = values->host;
18863bdd
AK		 208 }
209 }
210 locals->registered = false;
211 user_return_notifier_unregister(urn);
212}
213
2bf78fa7 214static void shared_msr_update(unsigned slot, u32 msr)
18863bdd 215{
18863bdd 216 u64 value;
013f6a5d
MT		 217 unsigned int cpu = smp_processor_id();
218 struct kvm_shared_msrs *smsr = per_cpu_ptr(shared_msrs, cpu);
18863bdd 219
2bf78fa7
SY		 220 /* only read, and nobody should modify it at this time,
221 * so don't need lock */
222 if (slot >= shared_msrs_global.nr) {
223 printk(KERN_ERR "kvm: invalid MSR slot!");
224 return;
225 }
226 rdmsrl_safe(msr, &value);
227 smsr->values[slot].host = value;
228 smsr->values[slot].curr = value;
229}
230
231void kvm_define_shared_msr(unsigned slot, u32 msr)
232{
0123be42 233 BUG_ON(slot >= KVM_NR_SHARED_MSRS);
c847fe88 234 shared_msrs_global.msrs[slot] = msr;
18863bdd
AK		 235 if (slot >= shared_msrs_global.nr)
236 shared_msrs_global.nr = slot + 1;
18863bdd
AK		 237}
238EXPORT_SYMBOL_GPL(kvm_define_shared_msr);
239
240static void kvm_shared_msr_cpu_online(void)
241{
242 unsigned i;
18863bdd
AK		 243
244 for (i = 0; i < shared_msrs_global.nr; ++i)
2bf78fa7 245 shared_msr_update(i, shared_msrs_global.msrs[i]);
18863bdd
AK		 246}
247
8b3c3104 248int kvm_set_shared_msr(unsigned slot, u64 value, u64 mask)
18863bdd 249{
013f6a5d
MT		 250 unsigned int cpu = smp_processor_id();
251 struct kvm_shared_msrs *smsr = per_cpu_ptr(shared_msrs, cpu);
8b3c3104 252 int err;
18863bdd 253
2bf78fa7 254 if (((value ^ smsr->values[slot].curr) & mask) == 0)
8b3c3104 255 return 0;
2bf78fa7 256 smsr->values[slot].curr = value;
8b3c3104
AH		 257 err = wrmsrl_safe(shared_msrs_global.msrs[slot], value);
258 if (err)
259 return 1;
260
18863bdd
AK		 261 if (!smsr->registered) {
262 smsr->urn.on_user_return = kvm_on_user_return;
263 user_return_notifier_register(&smsr->urn);
264 smsr->registered = true;
265 }
8b3c3104 266 return 0;
18863bdd
AK		 267}
268EXPORT_SYMBOL_GPL(kvm_set_shared_msr);
269
13a34e06 270static void drop_user_return_notifiers(void)
3548bab5 271{
013f6a5d
MT		 272 unsigned int cpu = smp_processor_id();
273 struct kvm_shared_msrs *smsr = per_cpu_ptr(shared_msrs, cpu);
3548bab5
AK		 274
275 if (smsr->registered)
276 kvm_on_user_return(&smsr->urn);
277}
278
6866b83e
CO		 279u64 kvm_get_apic_base(struct kvm_vcpu *vcpu)
280{
8a5a87d9 281 return vcpu->arch.apic_base;
6866b83e
CO		 282}
283EXPORT_SYMBOL_GPL(kvm_get_apic_base);
284
58cb628d
JK		 285int kvm_set_apic_base(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
286{
287 u64 old_state = vcpu->arch.apic_base &
288 (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE);
289 u64 new_state = msr_info->data &
290 (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE);
291 u64 reserved_bits = ((~0ULL) << cpuid_maxphyaddr(vcpu)) |
292 0x2ff | (guest_cpuid_has_x2apic(vcpu) ? 0 : X2APIC_ENABLE);
293
294 if (!msr_info->host_initiated &&
295 ((msr_info->data & reserved_bits) != 0 ||
296 new_state == X2APIC_ENABLE ||
297 (new_state == MSR_IA32_APICBASE_ENABLE &&
298 old_state == (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE)) ||
299 (new_state == (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE) &&
300 old_state == 0)))
301 return 1;
302
303 kvm_lapic_set_base(vcpu, msr_info->data);
304 return 0;
6866b83e
CO		 305}
306EXPORT_SYMBOL_GPL(kvm_set_apic_base);
307
2605fc21 308asmlinkage __visible void kvm_spurious_fault(void)
e3ba45b8
GL		 309{
310 /* Fault while not rebooting. We want the trace. */
311 BUG();
312}
313EXPORT_SYMBOL_GPL(kvm_spurious_fault);
314
3fd28fce
ED		 315#define EXCPT_BENIGN 0
316#define EXCPT_CONTRIBUTORY 1
317#define EXCPT_PF 2
318
319static int exception_class(int vector)
320{
321 switch (vector) {
322 case PF_VECTOR:
323 return EXCPT_PF;
324 case DE_VECTOR:
325 case TS_VECTOR:
326 case NP_VECTOR:
327 case SS_VECTOR:
328 case GP_VECTOR:
329 return EXCPT_CONTRIBUTORY;
330 default:
331 break;
332 }
333 return EXCPT_BENIGN;
334}
335
d6e8c854
NA		 336#define EXCPT_FAULT 0
337#define EXCPT_TRAP 1
338#define EXCPT_ABORT 2
339#define EXCPT_INTERRUPT 3
340
341static int exception_type(int vector)
342{
343 unsigned int mask;
344
345 if (WARN_ON(vector > 31 || vector == NMI_VECTOR))
346 return EXCPT_INTERRUPT;
347
348 mask = 1 << vector;
349
350 /* #DB is trap, as instruction watchpoints are handled elsewhere */
351 if (mask & ((1 << DB_VECTOR) | (1 << BP_VECTOR) | (1 << OF_VECTOR)))
352 return EXCPT_TRAP;
353
354 if (mask & ((1 << DF_VECTOR) | (1 << MC_VECTOR)))
355 return EXCPT_ABORT;
356
357 /* Reserved exceptions will result in fault */
358 return EXCPT_FAULT;
359}
360
3fd28fce 361static void kvm_multiple_exception(struct kvm_vcpu *vcpu,
ce7ddec4
JR		 362 unsigned nr, bool has_error, u32 error_code,
363 bool reinject)
3fd28fce
ED		 364{
365 u32 prev_nr;
366 int class1, class2;
367
3842d135
AK		 368 kvm_make_request(KVM_REQ_EVENT, vcpu);
369
3fd28fce
ED		 370 if (!vcpu->arch.exception.pending) {
371 queue:
3ffb2468
NA		 372 if (has_error && !is_protmode(vcpu))
373 has_error = false;
3fd28fce
ED		 374 vcpu->arch.exception.pending = true;
375 vcpu->arch.exception.has_error_code = has_error;
376 vcpu->arch.exception.nr = nr;
377 vcpu->arch.exception.error_code = error_code;
3f0fd292 378 vcpu->arch.exception.reinject = reinject;
3fd28fce
ED		 379 return;
380 }
381
382 /* to check exception */
383 prev_nr = vcpu->arch.exception.nr;
384 if (prev_nr == DF_VECTOR) {
385 /* triple fault -> shutdown */
a8eeb04a 386 kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu);
3fd28fce
ED		 387 return;
388 }
389 class1 = exception_class(prev_nr);
390 class2 = exception_class(nr);
391 if ((class1 == EXCPT_CONTRIBUTORY && class2 == EXCPT_CONTRIBUTORY)
392 || (class1 == EXCPT_PF && class2 != EXCPT_BENIGN)) {
393 /* generate double fault per SDM Table 5-5 */
394 vcpu->arch.exception.pending = true;
395 vcpu->arch.exception.has_error_code = true;
396 vcpu->arch.exception.nr = DF_VECTOR;
397 vcpu->arch.exception.error_code = 0;
398 } else
399 /* replace previous exception with a new one in a hope
400 that instruction re-execution will regenerate lost
401 exception */
402 goto queue;
403}
404
298101da
AK		 405void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr)
406{
ce7ddec4 407 kvm_multiple_exception(vcpu, nr, false, 0, false);
298101da
AK		 408}
409EXPORT_SYMBOL_GPL(kvm_queue_exception);
410
ce7ddec4
JR		 411void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr)
412{
413 kvm_multiple_exception(vcpu, nr, false, 0, true);
414}
415EXPORT_SYMBOL_GPL(kvm_requeue_exception);
416
db8fcefa 417void kvm_complete_insn_gp(struct kvm_vcpu *vcpu, int err)
c3c91fee 418{
db8fcefa
AP		 419 if (err)
420 kvm_inject_gp(vcpu, 0);
421 else
422 kvm_x86_ops->skip_emulated_instruction(vcpu);
423}
424EXPORT_SYMBOL_GPL(kvm_complete_insn_gp);
8df25a32 425
6389ee94 426void kvm_inject_page_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault)
c3c91fee
AK		 427{
428 ++vcpu->stat.pf_guest;
6389ee94
AK		 429 vcpu->arch.cr2 = fault->address;
430 kvm_queue_exception_e(vcpu, PF_VECTOR, fault->error_code);
c3c91fee 431}
27d6c865 432EXPORT_SYMBOL_GPL(kvm_inject_page_fault);
c3c91fee 433
ef54bcfe 434static bool kvm_propagate_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault)
d4f8cf66 435{
6389ee94
AK		 436 if (mmu_is_nested(vcpu) && !fault->nested_page_fault)
437 vcpu->arch.nested_mmu.inject_page_fault(vcpu, fault);
d4f8cf66 438 else
6389ee94 439 vcpu->arch.mmu.inject_page_fault(vcpu, fault);
ef54bcfe
PB		 440
441 return fault->nested_page_fault;
d4f8cf66
JR		 442}
443
3419ffc8
SY		 444void kvm_inject_nmi(struct kvm_vcpu *vcpu)
445{
7460fb4a
AK		 446 atomic_inc(&vcpu->arch.nmi_queued);
447 kvm_make_request(KVM_REQ_NMI, vcpu);
3419ffc8
SY		 448}
449EXPORT_SYMBOL_GPL(kvm_inject_nmi);
450
298101da
AK		 451void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
452{
ce7ddec4 453 kvm_multiple_exception(vcpu, nr, true, error_code, false);
298101da
AK		 454}
455EXPORT_SYMBOL_GPL(kvm_queue_exception_e);
456
ce7ddec4
JR		 457void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
458{
459 kvm_multiple_exception(vcpu, nr, true, error_code, true);
460}
461EXPORT_SYMBOL_GPL(kvm_requeue_exception_e);
462
0a79b009
AK		 463/*
464 * Checks if cpl <= required_cpl; if true, return true. Otherwise queue
465 * a #GP and return false.
466 */
467bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl)
298101da 468{
0a79b009
AK		 469 if (kvm_x86_ops->get_cpl(vcpu) <= required_cpl)
470 return true;
471 kvm_queue_exception_e(vcpu, GP_VECTOR, 0);
472 return false;
298101da 473}
0a79b009 474EXPORT_SYMBOL_GPL(kvm_require_cpl);
298101da 475
16f8a6f9
NA		 476bool kvm_require_dr(struct kvm_vcpu *vcpu, int dr)
477{
478 if ((dr != 4 && dr != 5) || !kvm_read_cr4_bits(vcpu, X86_CR4_DE))
479 return true;
480
481 kvm_queue_exception(vcpu, UD_VECTOR);
482 return false;
483}
484EXPORT_SYMBOL_GPL(kvm_require_dr);
485
ec92fe44
JR		 486/*
487 * This function will be used to read from the physical memory of the currently
54bf36aa 488 * running guest. The difference to kvm_vcpu_read_guest_page is that this function
ec92fe44
JR		 489 * can read from guest physical or from the guest's guest physical memory.
490 */
491int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu,
492 gfn_t ngfn, void *data, int offset, int len,
493 u32 access)
494{
54987b7a 495 struct x86_exception exception;
ec92fe44
JR		 496 gfn_t real_gfn;
497 gpa_t ngpa;
498
499 ngpa = gfn_to_gpa(ngfn);
54987b7a 500 real_gfn = mmu->translate_gpa(vcpu, ngpa, access, &exception);
ec92fe44
JR		 501 if (real_gfn == UNMAPPED_GVA)
502 return -EFAULT;
503
504 real_gfn = gpa_to_gfn(real_gfn);
505
54bf36aa 506 return kvm_vcpu_read_guest_page(vcpu, real_gfn, data, offset, len);
ec92fe44
JR		 507}
508EXPORT_SYMBOL_GPL(kvm_read_guest_page_mmu);
509
69b0049a 510static int kvm_read_nested_guest_page(struct kvm_vcpu *vcpu, gfn_t gfn,
3d06b8bf
JR		 511 void *data, int offset, int len, u32 access)
512{
513 return kvm_read_guest_page_mmu(vcpu, vcpu->arch.walk_mmu, gfn,
514 data, offset, len, access);
515}
516
a03490ed
CO		 517/*
518 * Load the pae pdptrs. Return true is they are all valid.
519 */
ff03a073 520int load_pdptrs(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, unsigned long cr3)
a03490ed
CO		 521{
522 gfn_t pdpt_gfn = cr3 >> PAGE_SHIFT;
523 unsigned offset = ((cr3 & (PAGE_SIZE-1)) >> 5) << 2;
524 int i;
525 int ret;
ff03a073 526 u64 pdpte[ARRAY_SIZE(mmu->pdptrs)];
a03490ed 527
ff03a073
JR		 528 ret = kvm_read_guest_page_mmu(vcpu, mmu, pdpt_gfn, pdpte,
529 offset * sizeof(u64), sizeof(pdpte),
530 PFERR_USER_MASK|PFERR_WRITE_MASK);
a03490ed
CO		 531 if (ret < 0) {
532 ret = 0;
533 goto out;
534 }
535 for (i = 0; i < ARRAY_SIZE(pdpte); ++i) {
43a3795a 536 if (is_present_gpte(pdpte[i]) &&
a0a64f50
XG		 537 (pdpte[i] &
538 vcpu->arch.mmu.guest_rsvd_check.rsvd_bits_mask[0][2])) {
a03490ed
CO		 539 ret = 0;
540 goto out;
541 }
542 }
543 ret = 1;
544
ff03a073 545 memcpy(mmu->pdptrs, pdpte, sizeof(mmu->pdptrs));
6de4f3ad
AK		 546 __set_bit(VCPU_EXREG_PDPTR,
547 (unsigned long *)&vcpu->arch.regs_avail);
548 __set_bit(VCPU_EXREG_PDPTR,
549 (unsigned long *)&vcpu->arch.regs_dirty);
a03490ed 550out:
a03490ed
CO		 551
552 return ret;
553}
cc4b6871 554EXPORT_SYMBOL_GPL(load_pdptrs);
a03490ed 555
d835dfec
AK		 556static bool pdptrs_changed(struct kvm_vcpu *vcpu)
557{
ff03a073 558 u64 pdpte[ARRAY_SIZE(vcpu->arch.walk_mmu->pdptrs)];
d835dfec 559 bool changed = true;
3d06b8bf
JR		 560 int offset;
561 gfn_t gfn;
d835dfec
AK		 562 int r;
563
564 if (is_long_mode(vcpu) || !is_pae(vcpu))
565 return false;
566
6de4f3ad
AK		 567 if (!test_bit(VCPU_EXREG_PDPTR,
568 (unsigned long *)&vcpu->arch.regs_avail))
569 return true;
570
9f8fe504
AK		 571 gfn = (kvm_read_cr3(vcpu) & ~31u) >> PAGE_SHIFT;
572 offset = (kvm_read_cr3(vcpu) & ~31u) & (PAGE_SIZE - 1);
3d06b8bf
JR		 573 r = kvm_read_nested_guest_page(vcpu, gfn, pdpte, offset, sizeof(pdpte),
574 PFERR_USER_MASK | PFERR_WRITE_MASK);
d835dfec
AK		 575 if (r < 0)
576 goto out;
ff03a073 577 changed = memcmp(pdpte, vcpu->arch.walk_mmu->pdptrs, sizeof(pdpte)) != 0;
d835dfec 578out:
d835dfec
AK		 579
580 return changed;
581}
582
49a9b07e 583int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
a03490ed 584{
aad82703 585 unsigned long old_cr0 = kvm_read_cr0(vcpu);
d81135a5 586 unsigned long update_bits = X86_CR0_PG | X86_CR0_WP;
aad82703 587
f9a48e6a
AK		 588 cr0 |= X86_CR0_ET;
589
ab344828 590#ifdef CONFIG_X86_64
0f12244f
GN		 591 if (cr0 & 0xffffffff00000000UL)
592 return 1;
ab344828
GN		 593#endif
594
595 cr0 &= ~CR0_RESERVED_BITS;
a03490ed 596
0f12244f
GN		 597 if ((cr0 & X86_CR0_NW) && !(cr0 & X86_CR0_CD))
598 return 1;
a03490ed 599
0f12244f
GN		 600 if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE))
601 return 1;
a03490ed
CO		 602
603 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
604#ifdef CONFIG_X86_64
f6801dff 605 if ((vcpu->arch.efer & EFER_LME)) {
a03490ed
CO		 606 int cs_db, cs_l;
607
0f12244f
GN		 608 if (!is_pae(vcpu))
609 return 1;
a03490ed 610 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
0f12244f
GN		 611 if (cs_l)
612 return 1;
a03490ed
CO		 613 } else
614#endif
ff03a073 615 if (is_pae(vcpu) && !load_pdptrs(vcpu, vcpu->arch.walk_mmu,
9f8fe504 616 kvm_read_cr3(vcpu)))
0f12244f 617 return 1;
a03490ed
CO		 618 }
619
ad756a16
MJ		 620 if (!(cr0 & X86_CR0_PG) && kvm_read_cr4_bits(vcpu, X86_CR4_PCIDE))
621 return 1;
622
a03490ed 623 kvm_x86_ops->set_cr0(vcpu, cr0);
a03490ed 624
d170c419 625 if ((cr0 ^ old_cr0) & X86_CR0_PG) {
e5f3f027 626 kvm_clear_async_pf_completion_queue(vcpu);
d170c419
LJ		 627 kvm_async_pf_hash_reset(vcpu);
628 }
e5f3f027 629
aad82703
SY		 630 if ((cr0 ^ old_cr0) & update_bits)
631 kvm_mmu_reset_context(vcpu);
b18d5431 632
879ae188
LE		 633 if (((cr0 ^ old_cr0) & X86_CR0_CD) &&
634 kvm_arch_has_noncoherent_dma(vcpu->kvm) &&
635 !kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_CD_NW_CLEARED))
b18d5431
XG		 636 kvm_zap_gfn_range(vcpu->kvm, 0, ~0ULL);
637
0f12244f
GN		 638 return 0;
639}
2d3ad1f4 640EXPORT_SYMBOL_GPL(kvm_set_cr0);
a03490ed 641
2d3ad1f4 642void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw)
a03490ed 643{
49a9b07e 644 (void)kvm_set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~0x0eul) | (msw & 0x0f));
a03490ed 645}
2d3ad1f4 646EXPORT_SYMBOL_GPL(kvm_lmsw);
a03490ed 647
42bdf991
MT		 648static void kvm_load_guest_xcr0(struct kvm_vcpu *vcpu)
649{
650 if (kvm_read_cr4_bits(vcpu, X86_CR4_OSXSAVE) &&
651 !vcpu->guest_xcr0_loaded) {
652 /* kvm_set_xcr() also depends on this */
653 xsetbv(XCR_XFEATURE_ENABLED_MASK, vcpu->arch.xcr0);
654 vcpu->guest_xcr0_loaded = 1;
655 }
656}
657
658static void kvm_put_guest_xcr0(struct kvm_vcpu *vcpu)
659{
660 if (vcpu->guest_xcr0_loaded) {
661 if (vcpu->arch.xcr0 != host_xcr0)
662 xsetbv(XCR_XFEATURE_ENABLED_MASK, host_xcr0);
663 vcpu->guest_xcr0_loaded = 0;
664 }
665}
666
69b0049a 667static int __kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr)
2acf923e 668{
56c103ec
LJ		 669 u64 xcr0 = xcr;
670 u64 old_xcr0 = vcpu->arch.xcr0;
46c34cb0 671 u64 valid_bits;
2acf923e
DC		 672
673 /* Only support XCR_XFEATURE_ENABLED_MASK(xcr0) now */
674 if (index != XCR_XFEATURE_ENABLED_MASK)
675 return 1;
d91cab78 676 if (!(xcr0 & XFEATURE_MASK_FP))
2acf923e 677 return 1;
d91cab78 678 if ((xcr0 & XFEATURE_MASK_YMM) && !(xcr0 & XFEATURE_MASK_SSE))
2acf923e 679 return 1;
46c34cb0
PB		 680
681 /*
682 * Do not allow the guest to set bits that we do not support
683 * saving. However, xcr0 bit 0 is always set, even if the
684 * emulated CPU does not support XSAVE (see fx_init).
685 */
d91cab78 686 valid_bits = vcpu->arch.guest_supported_xcr0 | XFEATURE_MASK_FP;
46c34cb0 687 if (xcr0 & ~valid_bits)
2acf923e 688 return 1;
46c34cb0 689
d91cab78
DH		 690 if ((!(xcr0 & XFEATURE_MASK_BNDREGS)) !=
691 (!(xcr0 & XFEATURE_MASK_BNDCSR)))
390bd528
LJ		 692 return 1;
693
d91cab78
DH		 694 if (xcr0 & XFEATURE_MASK_AVX512) {
695 if (!(xcr0 & XFEATURE_MASK_YMM))
612263b3 696 return 1;
d91cab78 697 if ((xcr0 & XFEATURE_MASK_AVX512) != XFEATURE_MASK_AVX512)
612263b3
CP		 698 return 1;
699 }
42bdf991 700 kvm_put_guest_xcr0(vcpu);
2acf923e 701 vcpu->arch.xcr0 = xcr0;
56c103ec 702
d91cab78 703 if ((xcr0 ^ old_xcr0) & XFEATURE_MASK_EXTEND)
56c103ec 704 kvm_update_cpuid(vcpu);
2acf923e
DC		 705 return 0;
706}
707
708int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr)
709{
764bcbc5
Z		 710 if (kvm_x86_ops->get_cpl(vcpu) != 0 ||
711 __kvm_set_xcr(vcpu, index, xcr)) {
2acf923e
DC		 712 kvm_inject_gp(vcpu, 0);
713 return 1;
714 }
715 return 0;
716}
717EXPORT_SYMBOL_GPL(kvm_set_xcr);
718
a83b29c6 719int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
a03490ed 720{
fc78f519 721 unsigned long old_cr4 = kvm_read_cr4(vcpu);
0be0226f
XG		 722 unsigned long pdptr_bits = X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PAE |
723 X86_CR4_SMEP | X86_CR4_SMAP;
724
0f12244f
GN		 725 if (cr4 & CR4_RESERVED_BITS)
726 return 1;
a03490ed 727
2acf923e
DC		 728 if (!guest_cpuid_has_xsave(vcpu) && (cr4 & X86_CR4_OSXSAVE))
729 return 1;
730
c68b734f
YW		 731 if (!guest_cpuid_has_smep(vcpu) && (cr4 & X86_CR4_SMEP))
732 return 1;
733
97ec8c06
FW		 734 if (!guest_cpuid_has_smap(vcpu) && (cr4 & X86_CR4_SMAP))
735 return 1;
736
afcbf13f 737 if (!guest_cpuid_has_fsgsbase(vcpu) && (cr4 & X86_CR4_FSGSBASE))
74dc2b4f
YW		 738 return 1;
739
a03490ed 740 if (is_long_mode(vcpu)) {
0f12244f
GN		 741 if (!(cr4 & X86_CR4_PAE))
742 return 1;
a2edf57f
AK		 743 } else if (is_paging(vcpu) && (cr4 & X86_CR4_PAE)
744 && ((cr4 ^ old_cr4) & pdptr_bits)
9f8fe504
AK		 745 && !load_pdptrs(vcpu, vcpu->arch.walk_mmu,
746 kvm_read_cr3(vcpu)))
0f12244f
GN		 747 return 1;
748
ad756a16
MJ		 749 if ((cr4 & X86_CR4_PCIDE) && !(old_cr4 & X86_CR4_PCIDE)) {
750 if (!guest_cpuid_has_pcid(vcpu))
751 return 1;
752
753 /* PCID can not be enabled when cr3[11:0]!=000H or EFER.LMA=0 */
754 if ((kvm_read_cr3(vcpu) & X86_CR3_PCID_MASK) || !is_long_mode(vcpu))
755 return 1;
756 }
757
5e1746d6 758 if (kvm_x86_ops->set_cr4(vcpu, cr4))
0f12244f 759 return 1;
a03490ed 760
ad756a16
MJ		 761 if (((cr4 ^ old_cr4) & pdptr_bits) ||
762 (!(cr4 & X86_CR4_PCIDE) && (old_cr4 & X86_CR4_PCIDE)))
aad82703 763 kvm_mmu_reset_context(vcpu);
0f12244f 764
2acf923e 765 if ((cr4 ^ old_cr4) & X86_CR4_OSXSAVE)
00b27a3e 766 kvm_update_cpuid(vcpu);
2acf923e 767
0f12244f
GN		 768 return 0;
769}
2d3ad1f4 770EXPORT_SYMBOL_GPL(kvm_set_cr4);
a03490ed 771
2390218b 772int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
a03490ed 773{
ac146235 774#ifdef CONFIG_X86_64
9d88fca7 775 cr3 &= ~CR3_PCID_INVD;
ac146235 776#endif
9d88fca7 777
9f8fe504 778 if (cr3 == kvm_read_cr3(vcpu) && !pdptrs_changed(vcpu)) {
0ba73cda 779 kvm_mmu_sync_roots(vcpu);
77c3913b 780 kvm_make_request(KVM_REQ_TLB_FLUSH, vcpu);
0f12244f 781 return 0;
d835dfec
AK		 782 }
783
a03490ed 784 if (is_long_mode(vcpu)) {
d9f89b88
JK		 785 if (cr3 & CR3_L_MODE_RESERVED_BITS)
786 return 1;
787 } else if (is_pae(vcpu) && is_paging(vcpu) &&
788 !load_pdptrs(vcpu, vcpu->arch.walk_mmu, cr3))
346874c9 789 return 1;
a03490ed 790
0f12244f 791 vcpu->arch.cr3 = cr3;
aff48baa 792 __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail);
d8d173da 793 kvm_mmu_new_cr3(vcpu);
0f12244f
GN		 794 return 0;
795}
2d3ad1f4 796EXPORT_SYMBOL_GPL(kvm_set_cr3);
a03490ed 797
eea1cff9 798int kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8)
a03490ed 799{
0f12244f
GN		 800 if (cr8 & CR8_RESERVED_BITS)
801 return 1;
35754c98 802 if (lapic_in_kernel(vcpu))
a03490ed
CO		 803 kvm_lapic_set_tpr(vcpu, cr8);
804 else
ad312c7c 805 vcpu->arch.cr8 = cr8;
0f12244f
GN		 806 return 0;
807}
2d3ad1f4 808EXPORT_SYMBOL_GPL(kvm_set_cr8);
a03490ed 809
2d3ad1f4 810unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu)
a03490ed 811{
35754c98 812 if (lapic_in_kernel(vcpu))
a03490ed
CO		 813 return kvm_lapic_get_cr8(vcpu);
814 else
ad312c7c 815 return vcpu->arch.cr8;
a03490ed 816}
2d3ad1f4 817EXPORT_SYMBOL_GPL(kvm_get_cr8);
a03490ed 818
ae561ede
NA		 819static void kvm_update_dr0123(struct kvm_vcpu *vcpu)
820{
821 int i;
822
823 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
824 for (i = 0; i < KVM_NR_DB_REGS; i++)
825 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
826 vcpu->arch.switch_db_regs |= KVM_DEBUGREG_RELOAD;
827 }
828}
829
73aaf249
JK		 830static void kvm_update_dr6(struct kvm_vcpu *vcpu)
831{
832 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
833 kvm_x86_ops->set_dr6(vcpu, vcpu->arch.dr6);
834}
835
c8639010
JK		 836static void kvm_update_dr7(struct kvm_vcpu *vcpu)
837{
838 unsigned long dr7;
839
840 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
841 dr7 = vcpu->arch.guest_debug_dr7;
842 else
843 dr7 = vcpu->arch.dr7;
844 kvm_x86_ops->set_dr7(vcpu, dr7);
360b948d
PB		 845 vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_BP_ENABLED;
846 if (dr7 & DR7_BP_EN_MASK)
847 vcpu->arch.switch_db_regs |= KVM_DEBUGREG_BP_ENABLED;
c8639010
JK		 848}
849
6f43ed01
NA		 850static u64 kvm_dr6_fixed(struct kvm_vcpu *vcpu)
851{
852 u64 fixed = DR6_FIXED_1;
853
854 if (!guest_cpuid_has_rtm(vcpu))
855 fixed |= DR6_RTM;
856 return fixed;
857}
858
338dbc97 859static int __kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
020df079
GN		 860{
861 switch (dr) {
862 case 0 ... 3:
863 vcpu->arch.db[dr] = val;
864 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
865 vcpu->arch.eff_db[dr] = val;
866 break;
867 case 4:
020df079
GN		 868 /* fall through */
869 case 6:
338dbc97
GN		 870 if (val & 0xffffffff00000000ULL)
871 return -1; /* #GP */
6f43ed01 872 vcpu->arch.dr6 = (val & DR6_VOLATILE) | kvm_dr6_fixed(vcpu);
73aaf249 873 kvm_update_dr6(vcpu);
020df079
GN		 874 break;
875 case 5:
020df079
GN		 876 /* fall through */
877 default: /* 7 */
338dbc97
GN		 878 if (val & 0xffffffff00000000ULL)
879 return -1; /* #GP */
020df079 880 vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1;
c8639010 881 kvm_update_dr7(vcpu);
020df079
GN		 882 break;
883 }
884
885 return 0;
886}
338dbc97
GN		 887
888int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
889{
16f8a6f9 890 if (__kvm_set_dr(vcpu, dr, val)) {
338dbc97 891 kvm_inject_gp(vcpu, 0);
16f8a6f9
NA		 892 return 1;
893 }
894 return 0;
338dbc97 895}
020df079
GN		 896EXPORT_SYMBOL_GPL(kvm_set_dr);
897
16f8a6f9 898int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val)
020df079
GN		 899{
900 switch (dr) {
901 case 0 ... 3:
902 *val = vcpu->arch.db[dr];
903 break;
904 case 4:
020df079
GN		 905 /* fall through */
906 case 6:
73aaf249
JK		 907 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
908 *val = vcpu->arch.dr6;
909 else
910 *val = kvm_x86_ops->get_dr6(vcpu);
020df079
GN		 911 break;
912 case 5:
020df079
GN		 913 /* fall through */
914 default: /* 7 */
915 *val = vcpu->arch.dr7;
916 break;
917 }
338dbc97
GN		 918 return 0;
919}
020df079
GN		 920EXPORT_SYMBOL_GPL(kvm_get_dr);
921
022cd0e8
AK		 922bool kvm_rdpmc(struct kvm_vcpu *vcpu)
923{
924 u32 ecx = kvm_register_read(vcpu, VCPU_REGS_RCX);
925 u64 data;
926 int err;
927
c6702c9d 928 err = kvm_pmu_rdpmc(vcpu, ecx, &data);
022cd0e8
AK		 929 if (err)
930 return err;
931 kvm_register_write(vcpu, VCPU_REGS_RAX, (u32)data);
932 kvm_register_write(vcpu, VCPU_REGS_RDX, data >> 32);
933 return err;
934}
935EXPORT_SYMBOL_GPL(kvm_rdpmc);
936
043405e1
CO		 937/*
938 * List of msr numbers which we expose to userspace through KVM_GET_MSRS
939 * and KVM_SET_MSRS, and KVM_GET_MSR_INDEX_LIST.
940 *
941 * This list is modified at module load time to reflect the
e3267cbb 942 * capabilities of the host cpu. This capabilities test skips MSRs that are
62ef68bb
PB		 943 * kvm-specific. Those are put in emulated_msrs; filtering of emulated_msrs
944 * may depend on host virtualization features rather than host cpu features.
043405e1 945 */
e3267cbb 946
043405e1
CO		 947static u32 msrs_to_save[] = {
948 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
8c06585d 949 MSR_STAR,
043405e1
CO		 950#ifdef CONFIG_X86_64
951 MSR_CSTAR, MSR_KERNEL_GS_BASE, MSR_SYSCALL_MASK, MSR_LSTAR,
952#endif
b3897a49 953 MSR_IA32_TSC, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA,
0dd376e7 954 MSR_IA32_FEATURE_CONTROL, MSR_IA32_BNDCFGS
043405e1
CO		 955};
956
957static unsigned num_msrs_to_save;
958
62ef68bb
PB		 959static u32 emulated_msrs[] = {
960 MSR_KVM_SYSTEM_TIME, MSR_KVM_WALL_CLOCK,
961 MSR_KVM_SYSTEM_TIME_NEW, MSR_KVM_WALL_CLOCK_NEW,
962 HV_X64_MSR_GUEST_OS_ID, HV_X64_MSR_HYPERCALL,
963 HV_X64_MSR_TIME_REF_COUNT, HV_X64_MSR_REFERENCE_TSC,
e7d9513b
AS		 964 HV_X64_MSR_CRASH_P0, HV_X64_MSR_CRASH_P1, HV_X64_MSR_CRASH_P2,
965 HV_X64_MSR_CRASH_P3, HV_X64_MSR_CRASH_P4, HV_X64_MSR_CRASH_CTL,
e516cebb 966 HV_X64_MSR_RESET,
11c4b1ca 967 HV_X64_MSR_VP_INDEX,
9eec50b8 968 HV_X64_MSR_VP_RUNTIME,
62ef68bb
PB		 969 HV_X64_MSR_APIC_ASSIST_PAGE, MSR_KVM_ASYNC_PF_EN, MSR_KVM_STEAL_TIME,
970 MSR_KVM_PV_EOI_EN,
971
ba904635 972 MSR_IA32_TSC_ADJUST,
a3e06bbe 973 MSR_IA32_TSCDEADLINE,
043405e1 974 MSR_IA32_MISC_ENABLE,
908e75f3
AK		 975 MSR_IA32_MCG_STATUS,
976 MSR_IA32_MCG_CTL,
64d60670 977 MSR_IA32_SMBASE,
043405e1
CO		 978};
979
62ef68bb
PB		 980static unsigned num_emulated_msrs;
981
384bb783 982bool kvm_valid_efer(struct kvm_vcpu *vcpu, u64 efer)
15c4a640 983{
b69e8cae 984 if (efer & efer_reserved_bits)
384bb783 985 return false;
15c4a640 986
1b2fd70c
AG		 987 if (efer & EFER_FFXSR) {
988 struct kvm_cpuid_entry2 *feat;
989
990 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
b69e8cae 991 if (!feat || !(feat->edx & bit(X86_FEATURE_FXSR_OPT)))
384bb783 992 return false;
1b2fd70c
AG		 993 }
994
d8017474
AG		 995 if (efer & EFER_SVME) {
996 struct kvm_cpuid_entry2 *feat;
997
998 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
b69e8cae 999 if (!feat || !(feat->ecx & bit(X86_FEATURE_SVM)))
384bb783 1000 return false;
d8017474
AG		 1001 }
1002
384bb783
JK		 1003 return true;
1004}
1005EXPORT_SYMBOL_GPL(kvm_valid_efer);
1006
1007static int set_efer(struct kvm_vcpu *vcpu, u64 efer)
1008{
1009 u64 old_efer = vcpu->arch.efer;
1010
1011 if (!kvm_valid_efer(vcpu, efer))
1012 return 1;
1013
1014 if (is_paging(vcpu)
1015 && (vcpu->arch.efer & EFER_LME) != (efer & EFER_LME))
1016 return 1;
1017
15c4a640 1018 efer &= ~EFER_LMA;
f6801dff 1019 efer |= vcpu->arch.efer & EFER_LMA;
15c4a640 1020
a3d204e2
SY		 1021 kvm_x86_ops->set_efer(vcpu, efer);
1022
aad82703
SY		 1023 /* Update reserved bits */
1024 if ((efer ^ old_efer) & EFER_NX)
1025 kvm_mmu_reset_context(vcpu);
1026
b69e8cae 1027 return 0;
15c4a640
CO		 1028}
1029
f2b4b7dd
JR		 1030void kvm_enable_efer_bits(u64 mask)
1031{
1032 efer_reserved_bits &= ~mask;
1033}
1034EXPORT_SYMBOL_GPL(kvm_enable_efer_bits);
1035
15c4a640
CO		 1036/*
1037 * Writes msr value into into the appropriate "register".
1038 * Returns 0 on success, non-0 otherwise.
1039 * Assumes vcpu_load() was already called.
1040 */
8fe8ab46 1041int kvm_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr)
15c4a640 1042{
854e8bb1
NA		 1043 switch (msr->index) {
1044 case MSR_FS_BASE:
1045 case MSR_GS_BASE:
1046 case MSR_KERNEL_GS_BASE:
1047 case MSR_CSTAR:
1048 case MSR_LSTAR:
1049 if (is_noncanonical_address(msr->data))
1050 return 1;
1051 break;
1052 case MSR_IA32_SYSENTER_EIP:
1053 case MSR_IA32_SYSENTER_ESP:
1054 /*
1055 * IA32_SYSENTER_ESP and IA32_SYSENTER_EIP cause #GP if
1056 * non-canonical address is written on Intel but not on
1057 * AMD (which ignores the top 32-bits, because it does
1058 * not implement 64-bit SYSENTER).
1059 *
1060 * 64-bit code should hence be able to write a non-canonical
1061 * value on AMD. Making the address canonical ensures that
1062 * vmentry does not fail on Intel after writing a non-canonical
1063 * value, and that something deterministic happens if the guest
1064 * invokes 64-bit SYSENTER.
1065 */
1066 msr->data = get_canonical(msr->data);
1067 }
8fe8ab46 1068 return kvm_x86_ops->set_msr(vcpu, msr);
15c4a640 1069}
854e8bb1 1070EXPORT_SYMBOL_GPL(kvm_set_msr);
15c4a640 1071
313a3dc7
CO		 1072/*
1073 * Adapt set_msr() to msr_io()'s calling convention
1074 */
609e36d3
PB		 1075static int do_get_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
1076{
1077 struct msr_data msr;
1078 int r;
1079
1080 msr.index = index;
1081 msr.host_initiated = true;
1082 r = kvm_get_msr(vcpu, &msr);
1083 if (r)
1084 return r;
1085
1086 *data = msr.data;
1087 return 0;
1088}
1089
313a3dc7
CO		 1090static int do_set_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
1091{
8fe8ab46
WA		 1092 struct msr_data msr;
1093
1094 msr.data = *data;
1095 msr.index = index;
1096 msr.host_initiated = true;
1097 return kvm_set_msr(vcpu, &msr);
313a3dc7
CO		 1098}
1099
16e8d74d
MT		 1100#ifdef CONFIG_X86_64
1101struct pvclock_gtod_data {
1102 seqcount_t seq;
1103
1104 struct { /* extract of a clocksource struct */
1105 int vclock_mode;
1106 cycle_t cycle_last;
1107 cycle_t mask;
1108 u32 mult;
1109 u32 shift;
1110 } clock;
1111
cbcf2dd3
TG		 1112 u64 boot_ns;
1113 u64 nsec_base;
16e8d74d
MT		 1114};
1115
1116static struct pvclock_gtod_data pvclock_gtod_data;
1117
1118static void update_pvclock_gtod(struct timekeeper *tk)
1119{
1120 struct pvclock_gtod_data *vdata = &pvclock_gtod_data;
cbcf2dd3
TG		 1121 u64 boot_ns;
1122
876e7881 1123 boot_ns = ktime_to_ns(ktime_add(tk->tkr_mono.base, tk->offs_boot));
16e8d74d
MT		 1124
1125 write_seqcount_begin(&vdata->seq);
1126
1127 /* copy pvclock gtod data */
876e7881
PZ		 1128 vdata->clock.vclock_mode = tk->tkr_mono.clock->archdata.vclock_mode;
1129 vdata->clock.cycle_last = tk->tkr_mono.cycle_last;
1130 vdata->clock.mask = tk->tkr_mono.mask;
1131 vdata->clock.mult = tk->tkr_mono.mult;
1132 vdata->clock.shift = tk->tkr_mono.shift;
16e8d74d 1133
cbcf2dd3 1134 vdata->boot_ns = boot_ns;
876e7881 1135 vdata->nsec_base = tk->tkr_mono.xtime_nsec;
16e8d74d
MT		 1136
1137 write_seqcount_end(&vdata->seq);
1138}
1139#endif
1140
bab5bb39
NK		 1141void kvm_set_pending_timer(struct kvm_vcpu *vcpu)
1142{
1143 /*
1144 * Note: KVM_REQ_PENDING_TIMER is implicitly checked in
1145 * vcpu_enter_guest. This function is only called from
1146 * the physical CPU that is running vcpu.
1147 */
1148 kvm_make_request(KVM_REQ_PENDING_TIMER, vcpu);
1149}
16e8d74d 1150
18068523
GOC		 1151static void kvm_write_wall_clock(struct kvm *kvm, gpa_t wall_clock)
1152{
9ed3c444
AK		 1153 int version;
1154 int r;
50d0a0f9 1155 struct pvclock_wall_clock wc;
923de3cf 1156 struct timespec boot;
18068523
GOC		 1157
1158 if (!wall_clock)
1159 return;
1160
9ed3c444
AK		 1161 r = kvm_read_guest(kvm, wall_clock, &version, sizeof(version));
1162 if (r)
1163 return;
1164
1165 if (version & 1)
1166 ++version; /* first time write, random junk */
1167
1168 ++version;
18068523 1169
18068523
GOC		 1170 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
1171
50d0a0f9
GH		 1172 /*
1173 * The guest calculates current wall clock time by adding
34c238a1 1174 * system time (updated by kvm_guest_time_update below) to the
50d0a0f9
GH		 1175 * wall clock specified here. guest system time equals host
1176 * system time for us, thus we must fill in host boot time here.
1177 */
923de3cf 1178 getboottime(&boot);
50d0a0f9 1179
4b648665
BR		 1180 if (kvm->arch.kvmclock_offset) {
1181 struct timespec ts = ns_to_timespec(kvm->arch.kvmclock_offset);
1182 boot = timespec_sub(boot, ts);
1183 }
50d0a0f9
GH		 1184 wc.sec = boot.tv_sec;
1185 wc.nsec = boot.tv_nsec;
1186 wc.version = version;
18068523
GOC		 1187
1188 kvm_write_guest(kvm, wall_clock, &wc, sizeof(wc));
1189
1190 version++;
1191 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
18068523
GOC		 1192}
1193
50d0a0f9
GH		 1194static uint32_t div_frac(uint32_t dividend, uint32_t divisor)
1195{
1196 uint32_t quotient, remainder;
1197
1198 /* Don't try to replace with do_div(), this one calculates
1199 * "(dividend << 32) / divisor" */
1200 __asm__ ( "divl %4"
1201 : "=a" (quotient), "=d" (remainder)
1202 : "0" (0), "1" (dividend), "r" (divisor) );
1203 return quotient;
1204}
1205
5f4e3f88
ZA		 1206static void kvm_get_time_scale(uint32_t scaled_khz, uint32_t base_khz,
1207 s8 *pshift, u32 *pmultiplier)
50d0a0f9 1208{
5f4e3f88 1209 uint64_t scaled64;
50d0a0f9
GH		 1210 int32_t shift = 0;
1211 uint64_t tps64;
1212 uint32_t tps32;
1213
5f4e3f88
ZA		 1214 tps64 = base_khz * 1000LL;
1215 scaled64 = scaled_khz * 1000LL;
50933623 1216 while (tps64 > scaled64*2 || tps64 & 0xffffffff00000000ULL) {
50d0a0f9
GH		 1217 tps64 >>= 1;
1218 shift--;
1219 }
1220
1221 tps32 = (uint32_t)tps64;
50933623
JK		 1222 while (tps32 <= scaled64 || scaled64 & 0xffffffff00000000ULL) {
1223 if (scaled64 & 0xffffffff00000000ULL || tps32 & 0x80000000)
5f4e3f88
ZA		 1224 scaled64 >>= 1;
1225 else
1226 tps32 <<= 1;
50d0a0f9
GH		 1227 shift++;
1228 }
1229
5f4e3f88
ZA		 1230 *pshift = shift;
1231 *pmultiplier = div_frac(scaled64, tps32);
50d0a0f9 1232
5f4e3f88
ZA		 1233 pr_debug("%s: base_khz %u => %u, shift %d, mul %u\n",
1234 __func__, base_khz, scaled_khz, shift, *pmultiplier);
50d0a0f9
GH		 1235}
1236
d828199e 1237#ifdef CONFIG_X86_64
16e8d74d 1238static atomic_t kvm_guest_has_master_clock = ATOMIC_INIT(0);
d828199e 1239#endif
16e8d74d 1240
c8076604 1241static DEFINE_PER_CPU(unsigned long, cpu_tsc_khz);
69b0049a 1242static unsigned long max_tsc_khz;
c8076604 1243
cc578287 1244static inline u64 nsec_to_cycles(struct kvm_vcpu *vcpu, u64 nsec)
8cfdc000 1245{
cc578287
ZA		 1246 return pvclock_scale_delta(nsec, vcpu->arch.virtual_tsc_mult,
1247 vcpu->arch.virtual_tsc_shift);
8cfdc000
ZA		 1248}
1249
cc578287 1250static u32 adjust_tsc_khz(u32 khz, s32 ppm)
1e993611 1251{
cc578287
ZA		 1252 u64 v = (u64)khz * (1000000 + ppm);
1253 do_div(v, 1000000);
1254 return v;
1e993611
JR		 1255}
1256
381d585c
HZ		 1257static int set_tsc_khz(struct kvm_vcpu *vcpu, u32 user_tsc_khz, bool scale)
1258{
1259 u64 ratio;
1260
1261 /* Guest TSC same frequency as host TSC? */
1262 if (!scale) {
1263 vcpu->arch.tsc_scaling_ratio = kvm_default_tsc_scaling_ratio;
1264 return 0;
1265 }
1266
1267 /* TSC scaling supported? */
1268 if (!kvm_has_tsc_control) {
1269 if (user_tsc_khz > tsc_khz) {
1270 vcpu->arch.tsc_catchup = 1;
1271 vcpu->arch.tsc_always_catchup = 1;
1272 return 0;
1273 } else {
1274 WARN(1, "user requested TSC rate below hardware speed\n");
1275 return -1;
1276 }
1277 }
1278
1279 /* TSC scaling required - calculate ratio */
1280 ratio = mul_u64_u32_div(1ULL << kvm_tsc_scaling_ratio_frac_bits,
1281 user_tsc_khz, tsc_khz);
1282
1283 if (ratio == 0 || ratio >= kvm_max_tsc_scaling_ratio) {
1284 WARN_ONCE(1, "Invalid TSC scaling ratio - virtual-tsc-khz=%u\n",
1285 user_tsc_khz);
1286 return -1;
1287 }
1288
1289 vcpu->arch.tsc_scaling_ratio = ratio;
1290 return 0;
1291}
1292
1293static int kvm_set_tsc_khz(struct kvm_vcpu *vcpu, u32 this_tsc_khz)
759379dd 1294{
cc578287
ZA		 1295 u32 thresh_lo, thresh_hi;
1296 int use_scaling = 0;
217fc9cf 1297
03ba32ca 1298 /* tsc_khz can be zero if TSC calibration fails */
ad721883
HZ		 1299 if (this_tsc_khz == 0) {
1300 /* set tsc_scaling_ratio to a safe value */
1301 vcpu->arch.tsc_scaling_ratio = kvm_default_tsc_scaling_ratio;
381d585c 1302 return -1;
ad721883 1303 }
03ba32ca 1304
c285545f
ZA		 1305 /* Compute a scale to convert nanoseconds in TSC cycles */
1306 kvm_get_time_scale(this_tsc_khz, NSEC_PER_SEC / 1000,
cc578287
ZA		 1307 &vcpu->arch.virtual_tsc_shift,
1308 &vcpu->arch.virtual_tsc_mult);
1309 vcpu->arch.virtual_tsc_khz = this_tsc_khz;
1310
1311 /*
1312 * Compute the variation in TSC rate which is acceptable
1313 * within the range of tolerance and decide if the
1314 * rate being applied is within that bounds of the hardware
1315 * rate. If so, no scaling or compensation need be done.
1316 */
1317 thresh_lo = adjust_tsc_khz(tsc_khz, -tsc_tolerance_ppm);
1318 thresh_hi = adjust_tsc_khz(tsc_khz, tsc_tolerance_ppm);
1319 if (this_tsc_khz < thresh_lo || this_tsc_khz > thresh_hi) {
1320 pr_debug("kvm: requested TSC rate %u falls outside tolerance [%u,%u]\n", this_tsc_khz, thresh_lo, thresh_hi);
1321 use_scaling = 1;
1322 }
381d585c 1323 return set_tsc_khz(vcpu, this_tsc_khz, use_scaling);
c285545f
ZA		 1324}
1325
1326static u64 compute_guest_tsc(struct kvm_vcpu *vcpu, s64 kernel_ns)
1327{
e26101b1 1328 u64 tsc = pvclock_scale_delta(kernel_ns-vcpu->arch.this_tsc_nsec,
cc578287
ZA		 1329 vcpu->arch.virtual_tsc_mult,
1330 vcpu->arch.virtual_tsc_shift);
e26101b1 1331 tsc += vcpu->arch.this_tsc_write;
c285545f
ZA		 1332 return tsc;
1333}
1334
69b0049a 1335static void kvm_track_tsc_matching(struct kvm_vcpu *vcpu)
b48aa97e
MT		 1336{
1337#ifdef CONFIG_X86_64
1338 bool vcpus_matched;
b48aa97e
MT		 1339 struct kvm_arch *ka = &vcpu->kvm->arch;
1340 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1341
1342 vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 ==
1343 atomic_read(&vcpu->kvm->online_vcpus));
1344
7f187922
MT		 1345 /*
1346 * Once the masterclock is enabled, always perform request in
1347 * order to update it.
1348 *
1349 * In order to enable masterclock, the host clocksource must be TSC
1350 * and the vcpus need to have matched TSCs. When that happens,
1351 * perform request to enable masterclock.
1352 */
1353 if (ka->use_master_clock ||
1354 (gtod->clock.vclock_mode == VCLOCK_TSC && vcpus_matched))
b48aa97e
MT		 1355 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
1356
1357 trace_kvm_track_tsc(vcpu->vcpu_id, ka->nr_vcpus_matched_tsc,
1358 atomic_read(&vcpu->kvm->online_vcpus),
1359 ka->use_master_clock, gtod->clock.vclock_mode);
1360#endif
1361}
1362
ba904635
WA		 1363static void update_ia32_tsc_adjust_msr(struct kvm_vcpu *vcpu, s64 offset)
1364{
1365 u64 curr_offset = kvm_x86_ops->read_tsc_offset(vcpu);
1366 vcpu->arch.ia32_tsc_adjust_msr += offset - curr_offset;
1367}
1368
35181e86
HZ		 1369/*
1370 * Multiply tsc by a fixed point number represented by ratio.
1371 *
1372 * The most significant 64-N bits (mult) of ratio represent the
1373 * integral part of the fixed point number; the remaining N bits
1374 * (frac) represent the fractional part, ie. ratio represents a fixed
1375 * point number (mult + frac * 2^(-N)).
1376 *
1377 * N equals to kvm_tsc_scaling_ratio_frac_bits.
1378 */
1379static inline u64 __scale_tsc(u64 ratio, u64 tsc)
1380{
1381 return mul_u64_u64_shr(tsc, ratio, kvm_tsc_scaling_ratio_frac_bits);
1382}
1383
1384u64 kvm_scale_tsc(struct kvm_vcpu *vcpu, u64 tsc)
1385{
1386 u64 _tsc = tsc;
1387 u64 ratio = vcpu->arch.tsc_scaling_ratio;
1388
1389 if (ratio != kvm_default_tsc_scaling_ratio)
1390 _tsc = __scale_tsc(ratio, tsc);
1391
1392 return _tsc;
1393}
1394EXPORT_SYMBOL_GPL(kvm_scale_tsc);
1395
07c1419a
HZ		 1396static u64 kvm_compute_tsc_offset(struct kvm_vcpu *vcpu, u64 target_tsc)
1397{
1398 u64 tsc;
1399
1400 tsc = kvm_scale_tsc(vcpu, rdtsc());
1401
1402 return target_tsc - tsc;
1403}
1404
4ba76538
HZ		 1405u64 kvm_read_l1_tsc(struct kvm_vcpu *vcpu, u64 host_tsc)
1406{
1407 return kvm_x86_ops->read_l1_tsc(vcpu, kvm_scale_tsc(vcpu, host_tsc));
1408}
1409EXPORT_SYMBOL_GPL(kvm_read_l1_tsc);
1410
8fe8ab46 1411void kvm_write_tsc(struct kvm_vcpu *vcpu, struct msr_data *msr)
99e3e30a
ZA		 1412{
1413 struct kvm *kvm = vcpu->kvm;
f38e098f 1414 u64 offset, ns, elapsed;
99e3e30a 1415 unsigned long flags;
02626b6a 1416 s64 usdiff;
b48aa97e 1417 bool matched;
0d3da0d2 1418 bool already_matched;
8fe8ab46 1419 u64 data = msr->data;
99e3e30a 1420
038f8c11 1421 raw_spin_lock_irqsave(&kvm->arch.tsc_write_lock, flags);
07c1419a 1422 offset = kvm_compute_tsc_offset(vcpu, data);
759379dd 1423 ns = get_kernel_ns();
f38e098f 1424 elapsed = ns - kvm->arch.last_tsc_nsec;
5d3cb0f6 1425
03ba32ca 1426 if (vcpu->arch.virtual_tsc_khz) {
8915aa27
MT		 1427 int faulted = 0;
1428
03ba32ca
MT		 1429 /* n.b - signed multiplication and division required */
1430 usdiff = data - kvm->arch.last_tsc_write;
5d3cb0f6 1431#ifdef CONFIG_X86_64
03ba32ca 1432 usdiff = (usdiff * 1000) / vcpu->arch.virtual_tsc_khz;
5d3cb0f6 1433#else
03ba32ca 1434 /* do_div() only does unsigned */
8915aa27
MT		 1435 asm("1: idivl %[divisor]\n"
1436 "2: xor %%edx, %%edx\n"
1437 " movl $0, %[faulted]\n"
1438 "3:\n"
1439 ".section .fixup,\"ax\"\n"
1440 "4: movl $1, %[faulted]\n"
1441 " jmp 3b\n"
1442 ".previous\n"
1443
1444 _ASM_EXTABLE(1b, 4b)
1445
1446 : "=A"(usdiff), [faulted] "=r" (faulted)
1447 : "A"(usdiff * 1000), [divisor] "rm"(vcpu->arch.virtual_tsc_khz));
1448
5d3cb0f6 1449#endif
03ba32ca
MT		 1450 do_div(elapsed, 1000);
1451 usdiff -= elapsed;
1452 if (usdiff < 0)
1453 usdiff = -usdiff;
8915aa27
MT		 1454
1455 /* idivl overflow => difference is larger than USEC_PER_SEC */
1456 if (faulted)
1457 usdiff = USEC_PER_SEC;
03ba32ca
MT		 1458 } else
1459 usdiff = USEC_PER_SEC; /* disable TSC match window below */
f38e098f
ZA		 1460
1461 /*
5d3cb0f6
ZA		 1462 * Special case: TSC write with a small delta (1 second) of virtual
1463 * cycle time against real time is interpreted as an attempt to
1464 * synchronize the CPU.
1465 *
1466 * For a reliable TSC, we can match TSC offsets, and for an unstable
1467 * TSC, we add elapsed time in this computation. We could let the
1468 * compensation code attempt to catch up if we fall behind, but
1469 * it's better to try to match offsets from the beginning.
1470 */
02626b6a 1471 if (usdiff < USEC_PER_SEC &&
5d3cb0f6 1472 vcpu->arch.virtual_tsc_khz == kvm->arch.last_tsc_khz) {
f38e098f 1473 if (!check_tsc_unstable()) {
e26101b1 1474 offset = kvm->arch.cur_tsc_offset;
f38e098f
ZA		 1475 pr_debug("kvm: matched tsc offset for %llu\n", data);
1476 } else {
857e4099 1477 u64 delta = nsec_to_cycles(vcpu, elapsed);
5d3cb0f6 1478 data += delta;
07c1419a 1479 offset = kvm_compute_tsc_offset(vcpu, data);
759379dd 1480 pr_debug("kvm: adjusted tsc offset by %llu\n", delta);
f38e098f 1481 }
b48aa97e 1482 matched = true;
0d3da0d2 1483 already_matched = (vcpu->arch.this_tsc_generation == kvm->arch.cur_tsc_generation);
e26101b1
ZA		 1484 } else {
1485 /*
1486 * We split periods of matched TSC writes into generations.
1487 * For each generation, we track the original measured
1488 * nanosecond time, offset, and write, so if TSCs are in
1489 * sync, we can match exact offset, and if not, we can match
4a969980 1490 * exact software computation in compute_guest_tsc()
e26101b1
ZA		 1491 *
1492 * These values are tracked in kvm->arch.cur_xxx variables.
1493 */
1494 kvm->arch.cur_tsc_generation++;
1495 kvm->arch.cur_tsc_nsec = ns;
1496 kvm->arch.cur_tsc_write = data;
1497 kvm->arch.cur_tsc_offset = offset;
b48aa97e 1498 matched = false;
0d3da0d2 1499 pr_debug("kvm: new tsc generation %llu, clock %llu\n",
e26101b1 1500 kvm->arch.cur_tsc_generation, data);
f38e098f 1501 }
e26101b1
ZA		 1502
1503 /*
1504 * We also track th most recent recorded KHZ, write and time to
1505 * allow the matching interval to be extended at each write.
1506 */
f38e098f
ZA		 1507 kvm->arch.last_tsc_nsec = ns;
1508 kvm->arch.last_tsc_write = data;
5d3cb0f6 1509 kvm->arch.last_tsc_khz = vcpu->arch.virtual_tsc_khz;
99e3e30a 1510
b183aa58 1511 vcpu->arch.last_guest_tsc = data;
e26101b1
ZA		 1512
1513 /* Keep track of which generation this VCPU has synchronized to */
1514 vcpu->arch.this_tsc_generation = kvm->arch.cur_tsc_generation;
1515 vcpu->arch.this_tsc_nsec = kvm->arch.cur_tsc_nsec;
1516 vcpu->arch.this_tsc_write = kvm->arch.cur_tsc_write;
1517
ba904635
WA		 1518 if (guest_cpuid_has_tsc_adjust(vcpu) && !msr->host_initiated)
1519 update_ia32_tsc_adjust_msr(vcpu, offset);
e26101b1
ZA		 1520 kvm_x86_ops->write_tsc_offset(vcpu, offset);
1521 raw_spin_unlock_irqrestore(&kvm->arch.tsc_write_lock, flags);
b48aa97e
MT		 1522
1523 spin_lock(&kvm->arch.pvclock_gtod_sync_lock);
0d3da0d2 1524 if (!matched) {
b48aa97e 1525 kvm->arch.nr_vcpus_matched_tsc = 0;
0d3da0d2
TG		 1526 } else if (!already_matched) {
1527 kvm->arch.nr_vcpus_matched_tsc++;
1528 }
b48aa97e
MT		 1529
1530 kvm_track_tsc_matching(vcpu);
1531 spin_unlock(&kvm->arch.pvclock_gtod_sync_lock);
99e3e30a 1532}
e26101b1 1533
99e3e30a
ZA		 1534EXPORT_SYMBOL_GPL(kvm_write_tsc);
1535
58ea6767
HZ		 1536static inline void adjust_tsc_offset_guest(struct kvm_vcpu *vcpu,
1537 s64 adjustment)
1538{
1539 kvm_x86_ops->adjust_tsc_offset_guest(vcpu, adjustment);
1540}
1541
1542static inline void adjust_tsc_offset_host(struct kvm_vcpu *vcpu, s64 adjustment)
1543{
1544 if (vcpu->arch.tsc_scaling_ratio != kvm_default_tsc_scaling_ratio)
1545 WARN_ON(adjustment < 0);
1546 adjustment = kvm_scale_tsc(vcpu, (u64) adjustment);
1547 kvm_x86_ops->adjust_tsc_offset_guest(vcpu, adjustment);
1548}
1549
d828199e
MT		 1550#ifdef CONFIG_X86_64
1551
1552static cycle_t read_tsc(void)
1553{
03b9730b
AL		 1554 cycle_t ret = (cycle_t)rdtsc_ordered();
1555 u64 last = pvclock_gtod_data.clock.cycle_last;
d828199e
MT		 1556
1557 if (likely(ret >= last))
1558 return ret;
1559
1560 /*
1561 * GCC likes to generate cmov here, but this branch is extremely
1562 * predictable (it's just a funciton of time and the likely is
1563 * very likely) and there's a data dependence, so force GCC
1564 * to generate a branch instead. I don't barrier() because
1565 * we don't actually need a barrier, and if this function
1566 * ever gets inlined it will generate worse code.
1567 */
1568 asm volatile ("");
1569 return last;
1570}
1571
1572static inline u64 vgettsc(cycle_t *cycle_now)
1573{
1574 long v;
1575 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1576
1577 *cycle_now = read_tsc();
1578
1579 v = (*cycle_now - gtod->clock.cycle_last) & gtod->clock.mask;
1580 return v * gtod->clock.mult;
1581}
1582
cbcf2dd3 1583static int do_monotonic_boot(s64 *t, cycle_t *cycle_now)
d828199e 1584{
cbcf2dd3 1585 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
d828199e 1586 unsigned long seq;
d828199e 1587 int mode;
cbcf2dd3 1588 u64 ns;
d828199e 1589
d828199e
MT		 1590 do {
1591 seq = read_seqcount_begin(&gtod->seq);
1592 mode = gtod->clock.vclock_mode;
cbcf2dd3 1593 ns = gtod->nsec_base;
d828199e
MT		 1594 ns += vgettsc(cycle_now);
1595 ns >>= gtod->clock.shift;
cbcf2dd3 1596 ns += gtod->boot_ns;
d828199e 1597 } while (unlikely(read_seqcount_retry(&gtod->seq, seq)));
cbcf2dd3 1598 *t = ns;
d828199e
MT		 1599
1600 return mode;
1601}
1602
1603/* returns true if host is using tsc clocksource */
1604static bool kvm_get_time_and_clockread(s64 *kernel_ns, cycle_t *cycle_now)
1605{
d828199e
MT		 1606 /* checked again under seqlock below */
1607 if (pvclock_gtod_data.clock.vclock_mode != VCLOCK_TSC)
1608 return false;
1609
cbcf2dd3 1610 return do_monotonic_boot(kernel_ns, cycle_now) == VCLOCK_TSC;
d828199e
MT		 1611}
1612#endif
1613
1614/*
1615 *
b48aa97e
MT		 1616 * Assuming a stable TSC across physical CPUS, and a stable TSC
1617 * across virtual CPUs, the following condition is possible.
1618 * Each numbered line represents an event visible to both
d828199e
MT		 1619 * CPUs at the next numbered event.
1620 *
1621 * "timespecX" represents host monotonic time. "tscX" represents
1622 * RDTSC value.
1623 *
1624 * VCPU0 on CPU0 | VCPU1 on CPU1
1625 *
1626 * 1. read timespec0,tsc0
1627 * 2. | timespec1 = timespec0 + N
1628 * | tsc1 = tsc0 + M
1629 * 3. transition to guest | transition to guest
1630 * 4. ret0 = timespec0 + (rdtsc - tsc0) |
1631 * 5. | ret1 = timespec1 + (rdtsc - tsc1)
1632 * | ret1 = timespec0 + N + (rdtsc - (tsc0 + M))
1633 *
1634 * Since ret0 update is visible to VCPU1 at time 5, to obey monotonicity:
1635 *
1636 * - ret0 < ret1
1637 * - timespec0 + (rdtsc - tsc0) < timespec0 + N + (rdtsc - (tsc0 + M))
1638 * ...
1639 * - 0 < N - M => M < N
1640 *
1641 * That is, when timespec0 != timespec1, M < N. Unfortunately that is not
1642 * always the case (the difference between two distinct xtime instances
1643 * might be smaller then the difference between corresponding TSC reads,
1644 * when updating guest vcpus pvclock areas).
1645 *
1646 * To avoid that problem, do not allow visibility of distinct
1647 * system_timestamp/tsc_timestamp values simultaneously: use a master
1648 * copy of host monotonic time values. Update that master copy
1649 * in lockstep.
1650 *
b48aa97e 1651 * Rely on synchronization of host TSCs and guest TSCs for monotonicity.
d828199e
MT		 1652 *
1653 */
1654
1655static void pvclock_update_vm_gtod_copy(struct kvm *kvm)
1656{
1657#ifdef CONFIG_X86_64
1658 struct kvm_arch *ka = &kvm->arch;
1659 int vclock_mode;
b48aa97e
MT		 1660 bool host_tsc_clocksource, vcpus_matched;
1661
1662 vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 ==
1663 atomic_read(&kvm->online_vcpus));
d828199e
MT		 1664
1665 /*
1666 * If the host uses TSC clock, then passthrough TSC as stable
1667 * to the guest.
1668 */
b48aa97e 1669 host_tsc_clocksource = kvm_get_time_and_clockread(
d828199e
MT		 1670 &ka->master_kernel_ns,
1671 &ka->master_cycle_now);
1672
16a96021 1673 ka->use_master_clock = host_tsc_clocksource && vcpus_matched
54750f2c
MT		 1674 && !backwards_tsc_observed
1675 && !ka->boot_vcpu_runs_old_kvmclock;
b48aa97e 1676
d828199e
MT		 1677 if (ka->use_master_clock)
1678 atomic_set(&kvm_guest_has_master_clock, 1);
1679
1680 vclock_mode = pvclock_gtod_data.clock.vclock_mode;
b48aa97e
MT		 1681 trace_kvm_update_master_clock(ka->use_master_clock, vclock_mode,
1682 vcpus_matched);
d828199e
MT		 1683#endif
1684}
1685
2e762ff7
MT		 1686static void kvm_gen_update_masterclock(struct kvm *kvm)
1687{
1688#ifdef CONFIG_X86_64
1689 int i;
1690 struct kvm_vcpu *vcpu;
1691 struct kvm_arch *ka = &kvm->arch;
1692
1693 spin_lock(&ka->pvclock_gtod_sync_lock);
1694 kvm_make_mclock_inprogress_request(kvm);
1695 /* no guest entries from this point */
1696 pvclock_update_vm_gtod_copy(kvm);
1697
1698 kvm_for_each_vcpu(i, vcpu, kvm)
105b21bb 1699 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
2e762ff7
MT		 1700
1701 /* guest entries allowed */
1702 kvm_for_each_vcpu(i, vcpu, kvm)
1703 clear_bit(KVM_REQ_MCLOCK_INPROGRESS, &vcpu->requests);
1704
1705 spin_unlock(&ka->pvclock_gtod_sync_lock);
1706#endif
1707}
1708
34c238a1 1709static int kvm_guest_time_update(struct kvm_vcpu *v)
18068523 1710{
27cca94e 1711 unsigned long flags, this_tsc_khz, tgt_tsc_khz;
18068523 1712 struct kvm_vcpu_arch *vcpu = &v->arch;
d828199e 1713 struct kvm_arch *ka = &v->kvm->arch;
f25e656d 1714 s64 kernel_ns;
d828199e 1715 u64 tsc_timestamp, host_tsc;
0b79459b 1716 struct pvclock_vcpu_time_info guest_hv_clock;
51d59c6b 1717 u8 pvclock_flags;
d828199e
MT		 1718 bool use_master_clock;
1719
1720 kernel_ns = 0;
1721 host_tsc = 0;
18068523 1722
d828199e
MT		 1723 /*
1724 * If the host uses TSC clock, then passthrough TSC as stable
1725 * to the guest.
1726 */
1727 spin_lock(&ka->pvclock_gtod_sync_lock);
1728 use_master_clock = ka->use_master_clock;
1729 if (use_master_clock) {
1730 host_tsc = ka->master_cycle_now;
1731 kernel_ns = ka->master_kernel_ns;
1732 }
1733 spin_unlock(&ka->pvclock_gtod_sync_lock);
c09664bb
MT		 1734
1735 /* Keep irq disabled to prevent changes to the clock */
1736 local_irq_save(flags);
89cbc767 1737 this_tsc_khz = __this_cpu_read(cpu_tsc_khz);
c09664bb
MT		 1738 if (unlikely(this_tsc_khz == 0)) {
1739 local_irq_restore(flags);
1740 kvm_make_request(KVM_REQ_CLOCK_UPDATE, v);
1741 return 1;
1742 }
d828199e 1743 if (!use_master_clock) {
4ea1636b 1744 host_tsc = rdtsc();
d828199e
MT		 1745 kernel_ns = get_kernel_ns();
1746 }
1747
4ba76538 1748 tsc_timestamp = kvm_read_l1_tsc(v, host_tsc);
d828199e 1749
c285545f
ZA		 1750 /*
1751 * We may have to catch up the TSC to match elapsed wall clock
1752 * time for two reasons, even if kvmclock is used.
1753 * 1) CPU could have been running below the maximum TSC rate
1754 * 2) Broken TSC compensation resets the base at each VCPU
1755 * entry to avoid unknown leaps of TSC even when running
1756 * again on the same CPU. This may cause apparent elapsed
1757 * time to disappear, and the guest to stand still or run
1758 * very slowly.
1759 */
1760 if (vcpu->tsc_catchup) {
1761 u64 tsc = compute_guest_tsc(v, kernel_ns);
1762 if (tsc > tsc_timestamp) {
f1e2b260 1763 adjust_tsc_offset_guest(v, tsc - tsc_timestamp);
c285545f
ZA		 1764 tsc_timestamp = tsc;
1765 }
50d0a0f9
GH		 1766 }
1767
18068523
GOC		 1768 local_irq_restore(flags);
1769
0b79459b 1770 if (!vcpu->pv_time_enabled)
c285545f 1771 return 0;
18068523 1772
e48672fa 1773 if (unlikely(vcpu->hw_tsc_khz != this_tsc_khz)) {
27cca94e
HZ		 1774 tgt_tsc_khz = kvm_has_tsc_control ?
1775 vcpu->virtual_tsc_khz : this_tsc_khz;
1776 kvm_get_time_scale(NSEC_PER_SEC / 1000, tgt_tsc_khz,
5f4e3f88
ZA		 1777 &vcpu->hv_clock.tsc_shift,
1778 &vcpu->hv_clock.tsc_to_system_mul);
e48672fa 1779 vcpu->hw_tsc_khz = this_tsc_khz;
8cfdc000
ZA		 1780 }
1781
1782 /* With all the info we got, fill in the values */
1d5f066e 1783 vcpu->hv_clock.tsc_timestamp = tsc_timestamp;
759379dd 1784 vcpu->hv_clock.system_time = kernel_ns + v->kvm->arch.kvmclock_offset;
28e4639a 1785 vcpu->last_guest_tsc = tsc_timestamp;
51d59c6b 1786
09a0c3f1
OH		 1787 if (unlikely(kvm_read_guest_cached(v->kvm, &vcpu->pv_time,
1788 &guest_hv_clock, sizeof(guest_hv_clock))))
1789 return 0;
1790
5dca0d91
RK		 1791 /* This VCPU is paused, but it's legal for a guest to read another
1792 * VCPU's kvmclock, so we really have to follow the specification where
1793 * it says that version is odd if data is being modified, and even after
1794 * it is consistent.
1795 *
1796 * Version field updates must be kept separate. This is because
1797 * kvm_write_guest_cached might use a "rep movs" instruction, and
1798 * writes within a string instruction are weakly ordered. So there
1799 * are three writes overall.
1800 *
1801 * As a small optimization, only write the version field in the first
1802 * and third write. The vcpu->pv_time cache is still valid, because the
1803 * version field is the first in the struct.
18068523 1804 */
5dca0d91
RK		 1805 BUILD_BUG_ON(offsetof(struct pvclock_vcpu_time_info, version) != 0);
1806
1807 vcpu->hv_clock.version = guest_hv_clock.version + 1;
1808 kvm_write_guest_cached(v->kvm, &vcpu->pv_time,
1809 &vcpu->hv_clock,
1810 sizeof(vcpu->hv_clock.version));
1811
1812 smp_wmb();
78c0337a
MT		 1813
1814 /* retain PVCLOCK_GUEST_STOPPED if set in guest copy */
0b79459b 1815 pvclock_flags = (guest_hv_clock.flags & PVCLOCK_GUEST_STOPPED);
78c0337a
MT		 1816
1817 if (vcpu->pvclock_set_guest_stopped_request) {
1818 pvclock_flags |= PVCLOCK_GUEST_STOPPED;
1819 vcpu->pvclock_set_guest_stopped_request = false;
1820 }
1821
d828199e
MT		 1822 /* If the host uses TSC clocksource, then it is stable */
1823 if (use_master_clock)
1824 pvclock_flags |= PVCLOCK_TSC_STABLE_BIT;
1825
78c0337a
MT		 1826 vcpu->hv_clock.flags = pvclock_flags;
1827
ce1a5e60
DM		 1828 trace_kvm_pvclock_update(v->vcpu_id, &vcpu->hv_clock);
1829
0b79459b
AH		 1830 kvm_write_guest_cached(v->kvm, &vcpu->pv_time,
1831 &vcpu->hv_clock,
1832 sizeof(vcpu->hv_clock));
5dca0d91
RK		 1833
1834 smp_wmb();
1835
1836 vcpu->hv_clock.version++;
1837 kvm_write_guest_cached(v->kvm, &vcpu->pv_time,
1838 &vcpu->hv_clock,
1839 sizeof(vcpu->hv_clock.version));
8cfdc000 1840 return 0;
c8076604
GH		 1841}
1842
0061d53d
MT		 1843/*
1844 * kvmclock updates which are isolated to a given vcpu, such as
1845 * vcpu->cpu migration, should not allow system_timestamp from
1846 * the rest of the vcpus to remain static. Otherwise ntp frequency
1847 * correction applies to one vcpu's system_timestamp but not
1848 * the others.
1849 *
1850 * So in those cases, request a kvmclock update for all vcpus.
7e44e449
AJ		 1851 * We need to rate-limit these requests though, as they can
1852 * considerably slow guests that have a large number of vcpus.
1853 * The time for a remote vcpu to update its kvmclock is bound
1854 * by the delay we use to rate-limit the updates.
0061d53d
MT		 1855 */
1856
7e44e449
AJ		 1857#define KVMCLOCK_UPDATE_DELAY msecs_to_jiffies(100)
1858
1859static void kvmclock_update_fn(struct work_struct *work)
0061d53d
MT		 1860{
1861 int i;
7e44e449
AJ		 1862 struct delayed_work *dwork = to_delayed_work(work);
1863 struct kvm_arch *ka = container_of(dwork, struct kvm_arch,
1864 kvmclock_update_work);
1865 struct kvm *kvm = container_of(ka, struct kvm, arch);
0061d53d
MT		 1866 struct kvm_vcpu *vcpu;
1867
1868 kvm_for_each_vcpu(i, vcpu, kvm) {
105b21bb 1869 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
0061d53d
MT		 1870 kvm_vcpu_kick(vcpu);
1871 }
1872}
1873
7e44e449
AJ		 1874static void kvm_gen_kvmclock_update(struct kvm_vcpu *v)
1875{
1876 struct kvm *kvm = v->kvm;
1877
105b21bb 1878 kvm_make_request(KVM_REQ_CLOCK_UPDATE, v);
7e44e449
AJ		 1879 schedule_delayed_work(&kvm->arch.kvmclock_update_work,
1880 KVMCLOCK_UPDATE_DELAY);
1881}
1882
332967a3
AJ		 1883#define KVMCLOCK_SYNC_PERIOD (300 * HZ)
1884
1885static void kvmclock_sync_fn(struct work_struct *work)
1886{
1887 struct delayed_work *dwork = to_delayed_work(work);
1888 struct kvm_arch *ka = container_of(dwork, struct kvm_arch,
1889 kvmclock_sync_work);
1890 struct kvm *kvm = container_of(ka, struct kvm, arch);
1891
630994b3
MT		 1892 if (!kvmclock_periodic_sync)
1893 return;
1894
332967a3
AJ		 1895 schedule_delayed_work(&kvm->arch.kvmclock_update_work, 0);
1896 schedule_delayed_work(&kvm->arch.kvmclock_sync_work,
1897 KVMCLOCK_SYNC_PERIOD);
1898}
1899
890ca9ae 1900static int set_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 data)
15c4a640 1901{
890ca9ae
HY		 1902 u64 mcg_cap = vcpu->arch.mcg_cap;
1903 unsigned bank_num = mcg_cap & 0xff;
1904
15c4a640 1905 switch (msr) {
15c4a640 1906 case MSR_IA32_MCG_STATUS:
890ca9ae 1907 vcpu->arch.mcg_status = data;
15c4a640 1908 break;
c7ac679c 1909 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 1910 if (!(mcg_cap & MCG_CTL_P))
1911 return 1;
1912 if (data != 0 && data != ~(u64)0)
1913 return -1;
1914 vcpu->arch.mcg_ctl = data;
1915 break;
1916 default:
1917 if (msr >= MSR_IA32_MC0_CTL &&
81760dcc 1918 msr < MSR_IA32_MCx_CTL(bank_num)) {
890ca9ae 1919 u32 offset = msr - MSR_IA32_MC0_CTL;
114be429
AP		 1920 /* only 0 or all 1s can be written to IA32_MCi_CTL
1921 * some Linux kernels though clear bit 10 in bank 4 to
1922 * workaround a BIOS/GART TBL issue on AMD K8s, ignore
1923 * this to avoid an uncatched #GP in the guest
1924 */
890ca9ae 1925 if ((offset & 0x3) == 0 &&
114be429 1926 data != 0 && (data | (1 << 10)) != ~(u64)0)
890ca9ae
HY		 1927 return -1;
1928 vcpu->arch.mce_banks[offset] = data;
1929 break;
1930 }
1931 return 1;
1932 }
1933 return 0;
1934}
1935
ffde22ac
ES		 1936static int xen_hvm_config(struct kvm_vcpu *vcpu, u64 data)
1937{
1938 struct kvm *kvm = vcpu->kvm;
1939 int lm = is_long_mode(vcpu);
1940 u8 *blob_addr = lm ? (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_64
1941 : (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_32;
1942 u8 blob_size = lm ? kvm->arch.xen_hvm_config.blob_size_64
1943 : kvm->arch.xen_hvm_config.blob_size_32;
1944 u32 page_num = data & ~PAGE_MASK;
1945 u64 page_addr = data & PAGE_MASK;
1946 u8 *page;
1947 int r;
1948
1949 r = -E2BIG;
1950 if (page_num >= blob_size)
1951 goto out;
1952 r = -ENOMEM;
ff5c2c03
SL		 1953 page = memdup_user(blob_addr + (page_num * PAGE_SIZE), PAGE_SIZE);
1954 if (IS_ERR(page)) {
1955 r = PTR_ERR(page);
ffde22ac 1956 goto out;
ff5c2c03 1957 }
54bf36aa 1958 if (kvm_vcpu_write_guest(vcpu, page_addr, page, PAGE_SIZE))
ffde22ac
ES		 1959 goto out_free;
1960 r = 0;
1961out_free:
1962 kfree(page);
1963out:
1964 return r;
1965}
1966
344d9588
GN		 1967static int kvm_pv_enable_async_pf(struct kvm_vcpu *vcpu, u64 data)
1968{
1969 gpa_t gpa = data & ~0x3f;
1970
4a969980 1971 /* Bits 2:5 are reserved, Should be zero */
6adba527 1972 if (data & 0x3c)
344d9588
GN		 1973 return 1;
1974
1975 vcpu->arch.apf.msr_val = data;
1976
1977 if (!(data & KVM_ASYNC_PF_ENABLED)) {
1978 kvm_clear_async_pf_completion_queue(vcpu);
1979 kvm_async_pf_hash_reset(vcpu);
1980 return 0;
1981 }
1982
8f964525
AH		 1983 if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.apf.data, gpa,
1984 sizeof(u32)))
344d9588
GN		 1985 return 1;
1986
6adba527 1987 vcpu->arch.apf.send_user_only = !(data & KVM_ASYNC_PF_SEND_ALWAYS);
344d9588
GN		 1988 kvm_async_pf_wakeup_all(vcpu);
1989 return 0;
1990}
1991
12f9a48f
GC		 1992static void kvmclock_reset(struct kvm_vcpu *vcpu)
1993{
0b79459b 1994 vcpu->arch.pv_time_enabled = false;
12f9a48f
GC		 1995}
1996
c9aaa895
GC		 1997static void accumulate_steal_time(struct kvm_vcpu *vcpu)
1998{
1999 u64 delta;
2000
2001 if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED))
2002 return;
2003
2004 delta = current->sched_info.run_delay - vcpu->arch.st.last_steal;
2005 vcpu->arch.st.last_steal = current->sched_info.run_delay;
2006 vcpu->arch.st.accum_steal = delta;
2007}
2008
2009static void record_steal_time(struct kvm_vcpu *vcpu)
2010{
7cae2bed
MT		 2011 accumulate_steal_time(vcpu);
2012
c9aaa895
GC		 2013 if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED))
2014 return;
2015
2016 if (unlikely(kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
2017 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time))))
2018 return;
2019
2020 vcpu->arch.st.steal.steal += vcpu->arch.st.accum_steal;
2021 vcpu->arch.st.steal.version += 2;
2022 vcpu->arch.st.accum_steal = 0;
2023
2024 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
2025 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time));
2026}
2027
8fe8ab46 2028int kvm_set_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
15c4a640 2029{
5753785f 2030 bool pr = false;
8fe8ab46
WA		 2031 u32 msr = msr_info->index;
2032 u64 data = msr_info->data;
5753785f 2033
15c4a640 2034 switch (msr) {
2e32b719
BP		 2035 case MSR_AMD64_NB_CFG:
2036 case MSR_IA32_UCODE_REV:
2037 case MSR_IA32_UCODE_WRITE:
2038 case MSR_VM_HSAVE_PA:
2039 case MSR_AMD64_PATCH_LOADER:
2040 case MSR_AMD64_BU_CFG2:
2041 break;
2042
15c4a640 2043 case MSR_EFER:
b69e8cae 2044 return set_efer(vcpu, data);
8f1589d9
AP		 2045 case MSR_K7_HWCR:
2046 data &= ~(u64)0x40; /* ignore flush filter disable */
82494028 2047 data &= ~(u64)0x100; /* ignore ignne emulation enable */
a223c313 2048 data &= ~(u64)0x8; /* ignore TLB cache disable */
22d48b2d 2049 data &= ~(u64)0x40000; /* ignore Mc status write enable */
8f1589d9 2050 if (data != 0) {
a737f256
CD		 2051 vcpu_unimpl(vcpu, "unimplemented HWCR wrmsr: 0x%llx\n",
2052 data);
8f1589d9
AP		 2053 return 1;
2054 }
15c4a640 2055 break;
f7c6d140
AP		 2056 case MSR_FAM10H_MMIO_CONF_BASE:
2057 if (data != 0) {
a737f256
CD		 2058 vcpu_unimpl(vcpu, "unimplemented MMIO_CONF_BASE wrmsr: "
2059 "0x%llx\n", data);
f7c6d140
AP		 2060 return 1;
2061 }
15c4a640 2062 break;
b5e2fec0
AG		 2063 case MSR_IA32_DEBUGCTLMSR:
2064 if (!data) {
2065 /* We support the non-activated case already */
2066 break;
2067 } else if (data & ~(DEBUGCTLMSR_LBR | DEBUGCTLMSR_BTF)) {
2068 /* Values other than LBR and BTF are vendor-specific,
2069 thus reserved and should throw a #GP */
2070 return 1;
2071 }
a737f256
CD		 2072 vcpu_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n",
2073 __func__, data);
b5e2fec0 2074 break;
9ba075a6 2075 case 0x200 ... 0x2ff:
ff53604b 2076 return kvm_mtrr_set_msr(vcpu, msr, data);
15c4a640 2077 case MSR_IA32_APICBASE:
58cb628d 2078 return kvm_set_apic_base(vcpu, msr_info);
0105d1a5
GN		 2079 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
2080 return kvm_x2apic_msr_write(vcpu, msr, data);
a3e06bbe
LJ		 2081 case MSR_IA32_TSCDEADLINE:
2082 kvm_set_lapic_tscdeadline_msr(vcpu, data);
2083 break;
ba904635
WA		 2084 case MSR_IA32_TSC_ADJUST:
2085 if (guest_cpuid_has_tsc_adjust(vcpu)) {
2086 if (!msr_info->host_initiated) {
d913b904 2087 s64 adj = data - vcpu->arch.ia32_tsc_adjust_msr;
d7add054 2088 adjust_tsc_offset_guest(vcpu, adj);
ba904635
WA		 2089 }
2090 vcpu->arch.ia32_tsc_adjust_msr = data;
2091 }
2092 break;
15c4a640 2093 case MSR_IA32_MISC_ENABLE:
ad312c7c 2094 vcpu->arch.ia32_misc_enable_msr = data;
15c4a640 2095 break;
64d60670
PB		 2096 case MSR_IA32_SMBASE:
2097 if (!msr_info->host_initiated)
2098 return 1;
2099 vcpu->arch.smbase = data;
2100 break;
11c6bffa 2101 case MSR_KVM_WALL_CLOCK_NEW:
18068523
GOC		 2102 case MSR_KVM_WALL_CLOCK:
2103 vcpu->kvm->arch.wall_clock = data;
2104 kvm_write_wall_clock(vcpu->kvm, data);
2105 break;
11c6bffa 2106 case MSR_KVM_SYSTEM_TIME_NEW:
18068523 2107 case MSR_KVM_SYSTEM_TIME: {
0b79459b 2108 u64 gpa_offset;
54750f2c
MT		 2109 struct kvm_arch *ka = &vcpu->kvm->arch;
2110
12f9a48f 2111 kvmclock_reset(vcpu);
18068523 2112
54750f2c
MT		 2113 if (vcpu->vcpu_id == 0 && !msr_info->host_initiated) {
2114 bool tmp = (msr == MSR_KVM_SYSTEM_TIME);
2115
2116 if (ka->boot_vcpu_runs_old_kvmclock != tmp)
2117 set_bit(KVM_REQ_MASTERCLOCK_UPDATE,
2118 &vcpu->requests);
2119
2120 ka->boot_vcpu_runs_old_kvmclock = tmp;
2121 }
2122
18068523 2123 vcpu->arch.time = data;
0061d53d 2124 kvm_make_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu);
18068523
GOC		 2125
2126 /* we verify if the enable bit is set... */
2127 if (!(data & 1))
2128 break;
2129
0b79459b 2130 gpa_offset = data & ~(PAGE_MASK | 1);
18068523 2131
0b79459b 2132 if (kvm_gfn_to_hva_cache_init(vcpu->kvm,
8f964525
AH		 2133 &vcpu->arch.pv_time, data & ~1ULL,
2134 sizeof(struct pvclock_vcpu_time_info)))
0b79459b
AH		 2135 vcpu->arch.pv_time_enabled = false;
2136 else
2137 vcpu->arch.pv_time_enabled = true;
32cad84f 2138
18068523
GOC		 2139 break;
2140 }
344d9588
GN		 2141 case MSR_KVM_ASYNC_PF_EN:
2142 if (kvm_pv_enable_async_pf(vcpu, data))
2143 return 1;
2144 break;
c9aaa895
GC		 2145 case MSR_KVM_STEAL_TIME:
2146
2147 if (unlikely(!sched_info_on()))
2148 return 1;
2149
2150 if (data & KVM_STEAL_RESERVED_MASK)
2151 return 1;
2152
2153 if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.st.stime,
8f964525
AH		 2154 data & KVM_STEAL_VALID_BITS,
2155 sizeof(struct kvm_steal_time)))
c9aaa895
GC		 2156 return 1;
2157
2158 vcpu->arch.st.msr_val = data;
2159
2160 if (!(data & KVM_MSR_ENABLED))
2161 break;
2162
c9aaa895
GC		 2163 kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu);
2164
2165 break;
ae7a2a3f
MT		 2166 case MSR_KVM_PV_EOI_EN:
2167 if (kvm_lapic_enable_pv_eoi(vcpu, data))
2168 return 1;
2169 break;
c9aaa895 2170
890ca9ae
HY		 2171 case MSR_IA32_MCG_CTL:
2172 case MSR_IA32_MCG_STATUS:
81760dcc 2173 case MSR_IA32_MC0_CTL ... MSR_IA32_MCx_CTL(KVM_MAX_MCE_BANKS) - 1:
890ca9ae 2174 return set_msr_mce(vcpu, msr, data);
71db6023 2175
6912ac32
WH		 2176 case MSR_K7_PERFCTR0 ... MSR_K7_PERFCTR3:
2177 case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR1:
2178 pr = true; /* fall through */
2179 case MSR_K7_EVNTSEL0 ... MSR_K7_EVNTSEL3:
2180 case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL1:
c6702c9d 2181 if (kvm_pmu_is_valid_msr(vcpu, msr))
afd80d85 2182 return kvm_pmu_set_msr(vcpu, msr_info);
5753785f
GN		 2183
2184 if (pr || data != 0)
a737f256
CD		 2185 vcpu_unimpl(vcpu, "disabled perfctr wrmsr: "
2186 "0x%x data 0x%llx\n", msr, data);
5753785f 2187 break;
84e0cefa
JS		 2188 case MSR_K7_CLK_CTL:
2189 /*
2190 * Ignore all writes to this no longer documented MSR.
2191 * Writes are only relevant for old K7 processors,
2192 * all pre-dating SVM, but a recommended workaround from
4a969980 2193 * AMD for these chips. It is possible to specify the
84e0cefa
JS		 2194 * affected processor models on the command line, hence
2195 * the need to ignore the workaround.
2196 */
2197 break;
55cd8e5a 2198 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
e7d9513b
AS		 2199 case HV_X64_MSR_CRASH_P0 ... HV_X64_MSR_CRASH_P4:
2200 case HV_X64_MSR_CRASH_CTL:
2201 return kvm_hv_set_msr_common(vcpu, msr, data,
2202 msr_info->host_initiated);
91c9c3ed 2203 case MSR_IA32_BBL_CR_CTL3:
2204 /* Drop writes to this legacy MSR -- see rdmsr
2205 * counterpart for further detail.
2206 */
a737f256 2207 vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data %llx\n", msr, data);
91c9c3ed 2208 break;
2b036c6b
BO		 2209 case MSR_AMD64_OSVW_ID_LENGTH:
2210 if (!guest_cpuid_has_osvw(vcpu))
2211 return 1;
2212 vcpu->arch.osvw.length = data;
2213 break;
2214 case MSR_AMD64_OSVW_STATUS:
2215 if (!guest_cpuid_has_osvw(vcpu))
2216 return 1;
2217 vcpu->arch.osvw.status = data;
2218 break;
15c4a640 2219 default:
ffde22ac
ES		 2220 if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))
2221 return xen_hvm_config(vcpu, data);
c6702c9d 2222 if (kvm_pmu_is_valid_msr(vcpu, msr))
afd80d85 2223 return kvm_pmu_set_msr(vcpu, msr_info);
ed85c068 2224 if (!ignore_msrs) {
a737f256
CD		 2225 vcpu_unimpl(vcpu, "unhandled wrmsr: 0x%x data %llx\n",
2226 msr, data);
ed85c068
AP		 2227 return 1;
2228 } else {
a737f256
CD		 2229 vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data %llx\n",
2230 msr, data);
ed85c068
AP		 2231 break;
2232 }
15c4a640
CO		 2233 }
2234 return 0;
2235}
2236EXPORT_SYMBOL_GPL(kvm_set_msr_common);
2237
2238
2239/*
2240 * Reads an msr value (of 'msr_index') into 'pdata'.
2241 * Returns 0 on success, non-0 otherwise.
2242 * Assumes vcpu_load() was already called.
2243 */
609e36d3 2244int kvm_get_msr(struct kvm_vcpu *vcpu, struct msr_data *msr)
15c4a640 2245{
609e36d3 2246 return kvm_x86_ops->get_msr(vcpu, msr);
15c4a640 2247}
ff651cb6 2248EXPORT_SYMBOL_GPL(kvm_get_msr);
15c4a640 2249
890ca9ae 2250static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
15c4a640
CO		 2251{
2252 u64 data;
890ca9ae
HY		 2253 u64 mcg_cap = vcpu->arch.mcg_cap;
2254 unsigned bank_num = mcg_cap & 0xff;
15c4a640
CO		 2255
2256 switch (msr) {
15c4a640
CO		 2257 case MSR_IA32_P5_MC_ADDR:
2258 case MSR_IA32_P5_MC_TYPE:
890ca9ae
HY		 2259 data = 0;
2260 break;
15c4a640 2261 case MSR_IA32_MCG_CAP:
890ca9ae
HY		 2262 data = vcpu->arch.mcg_cap;
2263 break;
c7ac679c 2264 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 2265 if (!(mcg_cap & MCG_CTL_P))
2266 return 1;
2267 data = vcpu->arch.mcg_ctl;
2268 break;
2269 case MSR_IA32_MCG_STATUS:
2270 data = vcpu->arch.mcg_status;
2271 break;
2272 default:
2273 if (msr >= MSR_IA32_MC0_CTL &&
81760dcc 2274 msr < MSR_IA32_MCx_CTL(bank_num)) {
890ca9ae
HY		 2275 u32 offset = msr - MSR_IA32_MC0_CTL;
2276 data = vcpu->arch.mce_banks[offset];
2277 break;
2278 }
2279 return 1;
2280 }
2281 *pdata = data;
2282 return 0;
2283}
2284
609e36d3 2285int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
890ca9ae 2286{
609e36d3 2287 switch (msr_info->index) {
890ca9ae 2288 case MSR_IA32_PLATFORM_ID:
15c4a640 2289 case MSR_IA32_EBL_CR_POWERON:
b5e2fec0
AG		 2290 case MSR_IA32_DEBUGCTLMSR:
2291 case MSR_IA32_LASTBRANCHFROMIP:
2292 case MSR_IA32_LASTBRANCHTOIP:
2293 case MSR_IA32_LASTINTFROMIP:
2294 case MSR_IA32_LASTINTTOIP:
60af2ecd 2295 case MSR_K8_SYSCFG:
3afb1121
PB		 2296 case MSR_K8_TSEG_ADDR:
2297 case MSR_K8_TSEG_MASK:
60af2ecd 2298 case MSR_K7_HWCR:
61a6bd67 2299 case MSR_VM_HSAVE_PA:
1fdbd48c 2300 case MSR_K8_INT_PENDING_MSG:
c323c0e5 2301 case MSR_AMD64_NB_CFG:
f7c6d140 2302 case MSR_FAM10H_MMIO_CONF_BASE:
2e32b719 2303 case MSR_AMD64_BU_CFG2:
609e36d3 2304 msr_info->data = 0;
15c4a640 2305 break;
6912ac32
WH		 2306 case MSR_K7_EVNTSEL0 ... MSR_K7_EVNTSEL3:
2307 case MSR_K7_PERFCTR0 ... MSR_K7_PERFCTR3:
2308 case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR1:
2309 case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL1:
c6702c9d 2310 if (kvm_pmu_is_valid_msr(vcpu, msr_info->index))
609e36d3
PB		 2311 return kvm_pmu_get_msr(vcpu, msr_info->index, &msr_info->data);
2312 msr_info->data = 0;
5753785f 2313 break;
742bc670 2314 case MSR_IA32_UCODE_REV:
609e36d3 2315 msr_info->data = 0x100000000ULL;
742bc670 2316 break;
9ba075a6 2317 case MSR_MTRRcap:
9ba075a6 2318 case 0x200 ... 0x2ff:
ff53604b 2319 return kvm_mtrr_get_msr(vcpu, msr_info->index, &msr_info->data);
15c4a640 2320 case 0xcd: /* fsb frequency */
609e36d3 2321 msr_info->data = 3;
15c4a640 2322 break;
7b914098
JS		 2323 /*
2324 * MSR_EBC_FREQUENCY_ID
2325 * Conservative value valid for even the basic CPU models.
2326 * Models 0,1: 000 in bits 23:21 indicating a bus speed of
2327 * 100MHz, model 2 000 in bits 18:16 indicating 100MHz,
2328 * and 266MHz for model 3, or 4. Set Core Clock
2329 * Frequency to System Bus Frequency Ratio to 1 (bits
2330 * 31:24) even though these are only valid for CPU
2331 * models > 2, however guests may end up dividing or
2332 * multiplying by zero otherwise.
2333 */
2334 case MSR_EBC_FREQUENCY_ID:
609e36d3 2335 msr_info->data = 1 << 24;
7b914098 2336 break;
15c4a640 2337 case MSR_IA32_APICBASE:
609e36d3 2338 msr_info->data = kvm_get_apic_base(vcpu);
15c4a640 2339 break;
0105d1a5 2340 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
609e36d3 2341 return kvm_x2apic_msr_read(vcpu, msr_info->index, &msr_info->data);
0105d1a5 2342 break;
a3e06bbe 2343 case MSR_IA32_TSCDEADLINE:
609e36d3 2344 msr_info->data = kvm_get_lapic_tscdeadline_msr(vcpu);
a3e06bbe 2345 break;
ba904635 2346 case MSR_IA32_TSC_ADJUST:
609e36d3 2347 msr_info->data = (u64)vcpu->arch.ia32_tsc_adjust_msr;
ba904635 2348 break;
15c4a640 2349 case MSR_IA32_MISC_ENABLE:
609e36d3 2350 msr_info->data = vcpu->arch.ia32_misc_enable_msr;
15c4a640 2351 break;
64d60670
PB		 2352 case MSR_IA32_SMBASE:
2353 if (!msr_info->host_initiated)
2354 return 1;
2355 msr_info->data = vcpu->arch.smbase;
15c4a640 2356 break;
847f0ad8
AG		 2357 case MSR_IA32_PERF_STATUS:
2358 /* TSC increment by tick */
609e36d3 2359 msr_info->data = 1000ULL;
847f0ad8 2360 /* CPU multiplier */
b0996ae4 2361 msr_info->data |= (((uint64_t)4ULL) << 40);
847f0ad8 2362 break;
15c4a640 2363 case MSR_EFER:
609e36d3 2364 msr_info->data = vcpu->arch.efer;
15c4a640 2365 break;
18068523 2366 case MSR_KVM_WALL_CLOCK:
11c6bffa 2367 case MSR_KVM_WALL_CLOCK_NEW:
609e36d3 2368 msr_info->data = vcpu->kvm->arch.wall_clock;
18068523
GOC		 2369 break;
2370 case MSR_KVM_SYSTEM_TIME:
11c6bffa 2371 case MSR_KVM_SYSTEM_TIME_NEW:
609e36d3 2372 msr_info->data = vcpu->arch.time;
18068523 2373 break;
344d9588 2374 case MSR_KVM_ASYNC_PF_EN:
609e36d3 2375 msr_info->data = vcpu->arch.apf.msr_val;
344d9588 2376 break;
c9aaa895 2377 case MSR_KVM_STEAL_TIME:
609e36d3 2378 msr_info->data = vcpu->arch.st.msr_val;
c9aaa895 2379 break;
1d92128f 2380 case MSR_KVM_PV_EOI_EN:
609e36d3 2381 msr_info->data = vcpu->arch.pv_eoi.msr_val;
1d92128f 2382 break;
890ca9ae
HY		 2383 case MSR_IA32_P5_MC_ADDR:
2384 case MSR_IA32_P5_MC_TYPE:
2385 case MSR_IA32_MCG_CAP:
2386 case MSR_IA32_MCG_CTL:
2387 case MSR_IA32_MCG_STATUS:
81760dcc 2388 case MSR_IA32_MC0_CTL ... MSR_IA32_MCx_CTL(KVM_MAX_MCE_BANKS) - 1:
609e36d3 2389 return get_msr_mce(vcpu, msr_info->index, &msr_info->data);
84e0cefa
JS		 2390 case MSR_K7_CLK_CTL:
2391 /*
2392 * Provide expected ramp-up count for K7. All other
2393 * are set to zero, indicating minimum divisors for
2394 * every field.
2395 *
2396 * This prevents guest kernels on AMD host with CPU
2397 * type 6, model 8 and higher from exploding due to
2398 * the rdmsr failing.
2399 */
609e36d3 2400 msr_info->data = 0x20000000;
84e0cefa 2401 break;
55cd8e5a 2402 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
e7d9513b
AS		 2403 case HV_X64_MSR_CRASH_P0 ... HV_X64_MSR_CRASH_P4:
2404 case HV_X64_MSR_CRASH_CTL:
e83d5887
AS		 2405 return kvm_hv_get_msr_common(vcpu,
2406 msr_info->index, &msr_info->data);
55cd8e5a 2407 break;
91c9c3ed 2408 case MSR_IA32_BBL_CR_CTL3:
2409 /* This legacy MSR exists but isn't fully documented in current
2410 * silicon. It is however accessed by winxp in very narrow
2411 * scenarios where it sets bit #19, itself documented as
2412 * a "reserved" bit. Best effort attempt to source coherent
2413 * read data here should the balance of the register be
2414 * interpreted by the guest:
2415 *
2416 * L2 cache control register 3: 64GB range, 256KB size,
2417 * enabled, latency 0x1, configured
2418 */
609e36d3 2419 msr_info->data = 0xbe702111;
91c9c3ed 2420 break;
2b036c6b
BO		 2421 case MSR_AMD64_OSVW_ID_LENGTH:
2422 if (!guest_cpuid_has_osvw(vcpu))
2423 return 1;
609e36d3 2424 msr_info->data = vcpu->arch.osvw.length;
2b036c6b
BO		 2425 break;
2426 case MSR_AMD64_OSVW_STATUS:
2427 if (!guest_cpuid_has_osvw(vcpu))
2428 return 1;
609e36d3 2429 msr_info->data = vcpu->arch.osvw.status;
2b036c6b 2430 break;
15c4a640 2431 default:
c6702c9d 2432 if (kvm_pmu_is_valid_msr(vcpu, msr_info->index))
609e36d3 2433 return kvm_pmu_get_msr(vcpu, msr_info->index, &msr_info->data);
ed85c068 2434 if (!ignore_msrs) {
609e36d3 2435 vcpu_unimpl(vcpu, "unhandled rdmsr: 0x%x\n", msr_info->index);
ed85c068
AP		 2436 return 1;
2437 } else {
609e36d3
PB		 2438 vcpu_unimpl(vcpu, "ignored rdmsr: 0x%x\n", msr_info->index);
2439 msr_info->data = 0;
ed85c068
AP		 2440 }
2441 break;
15c4a640 2442 }
15c4a640
CO		 2443 return 0;
2444}
2445EXPORT_SYMBOL_GPL(kvm_get_msr_common);
2446
313a3dc7
CO		 2447/*
2448 * Read or write a bunch of msrs. All parameters are kernel addresses.
2449 *
2450 * @return number of msrs set successfully.
2451 */
2452static int __msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs *msrs,
2453 struct kvm_msr_entry *entries,
2454 int (*do_msr)(struct kvm_vcpu *vcpu,
2455 unsigned index, u64 *data))
2456{
f656ce01 2457 int i, idx;
313a3dc7 2458
f656ce01 2459 idx = srcu_read_lock(&vcpu->kvm->srcu);
313a3dc7
CO		 2460 for (i = 0; i < msrs->nmsrs; ++i)
2461 if (do_msr(vcpu, entries[i].index, &entries[i].data))
2462 break;
f656ce01 2463 srcu_read_unlock(&vcpu->kvm->srcu, idx);
313a3dc7 2464
313a3dc7
CO		 2465 return i;
2466}
2467
2468/*
2469 * Read or write a bunch of msrs. Parameters are user addresses.
2470 *
2471 * @return number of msrs set successfully.
2472 */
2473static int msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs __user *user_msrs,
2474 int (*do_msr)(struct kvm_vcpu *vcpu,
2475 unsigned index, u64 *data),
2476 int writeback)
2477{
2478 struct kvm_msrs msrs;
2479 struct kvm_msr_entry *entries;
2480 int r, n;
2481 unsigned size;
2482
2483 r = -EFAULT;
2484 if (copy_from_user(&msrs, user_msrs, sizeof msrs))
2485 goto out;
2486
2487 r = -E2BIG;
2488 if (msrs.nmsrs >= MAX_IO_MSRS)
2489 goto out;
2490
313a3dc7 2491 size = sizeof(struct kvm_msr_entry) * msrs.nmsrs;
ff5c2c03
SL		 2492 entries = memdup_user(user_msrs->entries, size);
2493 if (IS_ERR(entries)) {
2494 r = PTR_ERR(entries);
313a3dc7 2495 goto out;
ff5c2c03 2496 }
313a3dc7
CO		 2497
2498 r = n = __msr_io(vcpu, &msrs, entries, do_msr);
2499 if (r < 0)
2500 goto out_free;
2501
2502 r = -EFAULT;
2503 if (writeback && copy_to_user(user_msrs->entries, entries, size))
2504 goto out_free;
2505
2506 r = n;
2507
2508out_free:
7a73c028 2509 kfree(entries);
313a3dc7
CO		 2510out:
2511 return r;
2512}
2513
784aa3d7 2514int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext)
018d00d2
ZX		 2515{
2516 int r;
2517
2518 switch (ext) {
2519 case KVM_CAP_IRQCHIP:
2520 case KVM_CAP_HLT:
2521 case KVM_CAP_MMU_SHADOW_CACHE_CONTROL:
018d00d2 2522 case KVM_CAP_SET_TSS_ADDR:
07716717 2523 case KVM_CAP_EXT_CPUID:
9c15bb1d 2524 case KVM_CAP_EXT_EMUL_CPUID:
c8076604 2525 case KVM_CAP_CLOCKSOURCE:
7837699f 2526 case KVM_CAP_PIT:
a28e4f5a 2527 case KVM_CAP_NOP_IO_DELAY:
62d9f0db 2528 case KVM_CAP_MP_STATE:
ed848624 2529 case KVM_CAP_SYNC_MMU:
a355c85c 2530 case KVM_CAP_USER_NMI:
52d939a0 2531 case KVM_CAP_REINJECT_CONTROL:
4925663a 2532 case KVM_CAP_IRQ_INJECT_STATUS:
d34e6b17 2533 case KVM_CAP_IOEVENTFD:
f848a5a8 2534 case KVM_CAP_IOEVENTFD_NO_LENGTH:
c5ff41ce 2535 case KVM_CAP_PIT2:
e9f42757 2536 case KVM_CAP_PIT_STATE2:
b927a3ce 2537 case KVM_CAP_SET_IDENTITY_MAP_ADDR:
ffde22ac 2538 case KVM_CAP_XEN_HVM:
afbcf7ab 2539 case KVM_CAP_ADJUST_CLOCK:
3cfc3092 2540 case KVM_CAP_VCPU_EVENTS:
55cd8e5a 2541 case KVM_CAP_HYPERV:
10388a07 2542 case KVM_CAP_HYPERV_VAPIC:
c25bc163 2543 case KVM_CAP_HYPERV_SPIN:
ab9f4ecb 2544 case KVM_CAP_PCI_SEGMENT:
a1efbe77 2545 case KVM_CAP_DEBUGREGS:
d2be1651 2546 case KVM_CAP_X86_ROBUST_SINGLESTEP:
2d5b5a66 2547 case KVM_CAP_XSAVE:
344d9588 2548 case KVM_CAP_ASYNC_PF:
92a1f12d 2549 case KVM_CAP_GET_TSC_KHZ:
1c0b28c2 2550 case KVM_CAP_KVMCLOCK_CTRL:
4d8b81ab 2551 case KVM_CAP_READONLY_MEM:
5f66b620 2552 case KVM_CAP_HYPERV_TIME:
100943c5 2553 case KVM_CAP_IOAPIC_POLARITY_IGNORED:
defcf51f 2554 case KVM_CAP_TSC_DEADLINE_TIMER:
90de4a18
NA		 2555 case KVM_CAP_ENABLE_CAP_VM:
2556 case KVM_CAP_DISABLE_QUIRKS:
d71ba788 2557 case KVM_CAP_SET_BOOT_CPU_ID:
49df6397 2558 case KVM_CAP_SPLIT_IRQCHIP:
2a5bab10
AW		 2559#ifdef CONFIG_KVM_DEVICE_ASSIGNMENT
2560 case KVM_CAP_ASSIGN_DEV_IRQ:
2561 case KVM_CAP_PCI_2_3:
2562#endif
018d00d2
ZX		 2563 r = 1;
2564 break;
6d396b55
PB		 2565 case KVM_CAP_X86_SMM:
2566 /* SMBASE is usually relocated above 1M on modern chipsets,
2567 * and SMM handlers might indeed rely on 4G segment limits,
2568 * so do not report SMM to be available if real mode is
2569 * emulated via vm86 mode. Still, do not go to great lengths
2570 * to avoid userspace's usage of the feature, because it is a
2571 * fringe case that is not enabled except via specific settings
2572 * of the module parameters.
2573 */
2574 r = kvm_x86_ops->cpu_has_high_real_mode_segbase();
2575 break;
542472b5
LV		 2576 case KVM_CAP_COALESCED_MMIO:
2577 r = KVM_COALESCED_MMIO_PAGE_OFFSET;
2578 break;
774ead3a
AK		 2579 case KVM_CAP_VAPIC:
2580 r = !kvm_x86_ops->cpu_has_accelerated_tpr();
2581 break;
f725230a 2582 case KVM_CAP_NR_VCPUS:
8c3ba334
SL		 2583 r = KVM_SOFT_MAX_VCPUS;
2584 break;
2585 case KVM_CAP_MAX_VCPUS:
f725230a
AK		 2586 r = KVM_MAX_VCPUS;
2587 break;
a988b910 2588 case KVM_CAP_NR_MEMSLOTS:
bbacc0c1 2589 r = KVM_USER_MEM_SLOTS;
a988b910 2590 break;
a68a6a72
MT		 2591 case KVM_CAP_PV_MMU: /* obsolete */
2592 r = 0;
2f333bcb 2593 break;
4cee4b72 2594#ifdef CONFIG_KVM_DEVICE_ASSIGNMENT
62c476c7 2595 case KVM_CAP_IOMMU:
a1b60c1c 2596 r = iommu_present(&pci_bus_type);
62c476c7 2597 break;
4cee4b72 2598#endif
890ca9ae
HY		 2599 case KVM_CAP_MCE:
2600 r = KVM_MAX_MCE_BANKS;
2601 break;
2d5b5a66
SY		 2602 case KVM_CAP_XCRS:
2603 r = cpu_has_xsave;
2604 break;
92a1f12d
JR		 2605 case KVM_CAP_TSC_CONTROL:
2606 r = kvm_has_tsc_control;
2607 break;
018d00d2
ZX		 2608 default:
2609 r = 0;
2610 break;
2611 }
2612 return r;
2613
2614}
2615
043405e1
CO		 2616long kvm_arch_dev_ioctl(struct file *filp,
2617 unsigned int ioctl, unsigned long arg)
2618{
2619 void __user *argp = (void __user *)arg;
2620 long r;
2621
2622 switch (ioctl) {
2623 case KVM_GET_MSR_INDEX_LIST: {
2624 struct kvm_msr_list __user *user_msr_list = argp;
2625 struct kvm_msr_list msr_list;
2626 unsigned n;
2627
2628 r = -EFAULT;
2629 if (copy_from_user(&msr_list, user_msr_list, sizeof msr_list))
2630 goto out;
2631 n = msr_list.nmsrs;
62ef68bb 2632 msr_list.nmsrs = num_msrs_to_save + num_emulated_msrs;
043405e1
CO		 2633 if (copy_to_user(user_msr_list, &msr_list, sizeof msr_list))
2634 goto out;
2635 r = -E2BIG;
e125e7b6 2636 if (n < msr_list.nmsrs)
043405e1
CO		 2637 goto out;
2638 r = -EFAULT;
2639 if (copy_to_user(user_msr_list->indices, &msrs_to_save,
2640 num_msrs_to_save * sizeof(u32)))
2641 goto out;
e125e7b6 2642 if (copy_to_user(user_msr_list->indices + num_msrs_to_save,
043405e1 2643 &emulated_msrs,
62ef68bb 2644 num_emulated_msrs * sizeof(u32)))
043405e1
CO		 2645 goto out;
2646 r = 0;
2647 break;
2648 }
9c15bb1d
BP		 2649 case KVM_GET_SUPPORTED_CPUID:
2650 case KVM_GET_EMULATED_CPUID: {
674eea0f
AK		 2651 struct kvm_cpuid2 __user *cpuid_arg = argp;
2652 struct kvm_cpuid2 cpuid;
2653
2654 r = -EFAULT;
2655 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2656 goto out;
9c15bb1d
BP		 2657
2658 r = kvm_dev_ioctl_get_cpuid(&cpuid, cpuid_arg->entries,
2659 ioctl);
674eea0f
AK		 2660 if (r)
2661 goto out;
2662
2663 r = -EFAULT;
2664 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
2665 goto out;
2666 r = 0;
2667 break;
2668 }
890ca9ae
HY		 2669 case KVM_X86_GET_MCE_CAP_SUPPORTED: {
2670 u64 mce_cap;
2671
2672 mce_cap = KVM_MCE_CAP_SUPPORTED;
2673 r = -EFAULT;
2674 if (copy_to_user(argp, &mce_cap, sizeof mce_cap))
2675 goto out;
2676 r = 0;
2677 break;
2678 }
043405e1
CO		 2679 default:
2680 r = -EINVAL;
2681 }
2682out:
2683 return r;
2684}
2685
f5f48ee1
SY		 2686static void wbinvd_ipi(void *garbage)
2687{
2688 wbinvd();
2689}
2690
2691static bool need_emulate_wbinvd(struct kvm_vcpu *vcpu)
2692{
e0f0bbc5 2693 return kvm_arch_has_noncoherent_dma(vcpu->kvm);
f5f48ee1
SY		 2694}
2695
313a3dc7
CO		 2696void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
2697{
f5f48ee1
SY		 2698 /* Address WBINVD may be executed by guest */
2699 if (need_emulate_wbinvd(vcpu)) {
2700 if (kvm_x86_ops->has_wbinvd_exit())
2701 cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask);
2702 else if (vcpu->cpu != -1 && vcpu->cpu != cpu)
2703 smp_call_function_single(vcpu->cpu,
2704 wbinvd_ipi, NULL, 1);
2705 }
2706
313a3dc7 2707 kvm_x86_ops->vcpu_load(vcpu, cpu);
8f6055cb 2708
0dd6a6ed
ZA		 2709 /* Apply any externally detected TSC adjustments (due to suspend) */
2710 if (unlikely(vcpu->arch.tsc_offset_adjustment)) {
2711 adjust_tsc_offset_host(vcpu, vcpu->arch.tsc_offset_adjustment);
2712 vcpu->arch.tsc_offset_adjustment = 0;
105b21bb 2713 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
0dd6a6ed 2714 }
8f6055cb 2715
48434c20 2716 if (unlikely(vcpu->cpu != cpu) || check_tsc_unstable()) {
6f526ec5 2717 s64 tsc_delta = !vcpu->arch.last_host_tsc ? 0 :
4ea1636b 2718 rdtsc() - vcpu->arch.last_host_tsc;
e48672fa
ZA		 2719 if (tsc_delta < 0)
2720 mark_tsc_unstable("KVM discovered backwards TSC");
c285545f 2721 if (check_tsc_unstable()) {
07c1419a 2722 u64 offset = kvm_compute_tsc_offset(vcpu,
b183aa58
ZA		 2723 vcpu->arch.last_guest_tsc);
2724 kvm_x86_ops->write_tsc_offset(vcpu, offset);
c285545f 2725 vcpu->arch.tsc_catchup = 1;
c285545f 2726 }
d98d07ca
MT		 2727 /*
2728 * On a host with synchronized TSC, there is no need to update
2729 * kvmclock on vcpu->cpu migration
2730 */
2731 if (!vcpu->kvm->arch.use_master_clock || vcpu->cpu == -1)
0061d53d 2732 kvm_make_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu);
c285545f
ZA		 2733 if (vcpu->cpu != cpu)
2734 kvm_migrate_timers(vcpu);
e48672fa 2735 vcpu->cpu = cpu;
6b7d7e76 2736 }
c9aaa895 2737
c9aaa895 2738 kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu);
313a3dc7
CO		 2739}
2740
2741void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu)
2742{
02daab21 2743 kvm_x86_ops->vcpu_put(vcpu);
1c11e713 2744 kvm_put_guest_fpu(vcpu);
4ea1636b 2745 vcpu->arch.last_host_tsc = rdtsc();
313a3dc7
CO		 2746}
2747
313a3dc7
CO		 2748static int kvm_vcpu_ioctl_get_lapic(struct kvm_vcpu *vcpu,
2749 struct kvm_lapic_state *s)
2750{
5a71785d 2751 kvm_x86_ops->sync_pir_to_irr(vcpu);
ad312c7c 2752 memcpy(s->regs, vcpu->arch.apic->regs, sizeof *s);
313a3dc7
CO		 2753
2754 return 0;
2755}
2756
2757static int kvm_vcpu_ioctl_set_lapic(struct kvm_vcpu *vcpu,
2758 struct kvm_lapic_state *s)
2759{
64eb0620 2760 kvm_apic_post_state_restore(vcpu, s);
cb142eb7 2761 update_cr8_intercept(vcpu);
313a3dc7
CO		 2762
2763 return 0;
2764}
2765
f77bc6a4
ZX		 2766static int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu,
2767 struct kvm_interrupt *irq)
2768{
02cdb50f 2769 if (irq->irq >= KVM_NR_INTERRUPTS)
f77bc6a4 2770 return -EINVAL;
1c1a9ce9
SR		 2771
2772 if (!irqchip_in_kernel(vcpu->kvm)) {
2773 kvm_queue_interrupt(vcpu, irq->irq, false);
2774 kvm_make_request(KVM_REQ_EVENT, vcpu);
2775 return 0;
2776 }
2777
2778 /*
2779 * With in-kernel LAPIC, we only use this to inject EXTINT, so
2780 * fail for in-kernel 8259.
2781 */
2782 if (pic_in_kernel(vcpu->kvm))
f77bc6a4 2783 return -ENXIO;
f77bc6a4 2784
1c1a9ce9
SR		 2785 if (vcpu->arch.pending_external_vector != -1)
2786 return -EEXIST;
f77bc6a4 2787
1c1a9ce9 2788 vcpu->arch.pending_external_vector = irq->irq;
f77bc6a4
ZX		 2789 return 0;
2790}
2791
c4abb7c9
JK		 2792static int kvm_vcpu_ioctl_nmi(struct kvm_vcpu *vcpu)
2793{
c4abb7c9 2794 kvm_inject_nmi(vcpu);
c4abb7c9
JK		 2795
2796 return 0;
2797}
2798
f077825a
PB		 2799static int kvm_vcpu_ioctl_smi(struct kvm_vcpu *vcpu)
2800{
64d60670
PB		 2801 kvm_make_request(KVM_REQ_SMI, vcpu);
2802
f077825a
PB		 2803 return 0;
2804}
2805
b209749f
AK		 2806static int vcpu_ioctl_tpr_access_reporting(struct kvm_vcpu *vcpu,
2807 struct kvm_tpr_access_ctl *tac)
2808{
2809 if (tac->flags)
2810 return -EINVAL;
2811 vcpu->arch.tpr_access_reporting = !!tac->enabled;
2812 return 0;
2813}
2814
890ca9ae
HY		 2815static int kvm_vcpu_ioctl_x86_setup_mce(struct kvm_vcpu *vcpu,
2816 u64 mcg_cap)
2817{
2818 int r;
2819 unsigned bank_num = mcg_cap & 0xff, bank;
2820
2821 r = -EINVAL;
a9e38c3e 2822 if (!bank_num || bank_num >= KVM_MAX_MCE_BANKS)
890ca9ae
HY		 2823 goto out;
2824 if (mcg_cap & ~(KVM_MCE_CAP_SUPPORTED | 0xff | 0xff0000))
2825 goto out;
2826 r = 0;
2827 vcpu->arch.mcg_cap = mcg_cap;
2828 /* Init IA32_MCG_CTL to all 1s */
2829 if (mcg_cap & MCG_CTL_P)
2830 vcpu->arch.mcg_ctl = ~(u64)0;
2831 /* Init IA32_MCi_CTL to all 1s */
2832 for (bank = 0; bank < bank_num; bank++)
2833 vcpu->arch.mce_banks[bank*4] = ~(u64)0;
2834out:
2835 return r;
2836}
2837
2838static int kvm_vcpu_ioctl_x86_set_mce(struct kvm_vcpu *vcpu,
2839 struct kvm_x86_mce *mce)
2840{
2841 u64 mcg_cap = vcpu->arch.mcg_cap;
2842 unsigned bank_num = mcg_cap & 0xff;
2843 u64 *banks = vcpu->arch.mce_banks;
2844
2845 if (mce->bank >= bank_num || !(mce->status & MCI_STATUS_VAL))
2846 return -EINVAL;
2847 /*
2848 * if IA32_MCG_CTL is not all 1s, the uncorrected error
2849 * reporting is disabled
2850 */
2851 if ((mce->status & MCI_STATUS_UC) && (mcg_cap & MCG_CTL_P) &&
2852 vcpu->arch.mcg_ctl != ~(u64)0)
2853 return 0;
2854 banks += 4 * mce->bank;
2855 /*
2856 * if IA32_MCi_CTL is not all 1s, the uncorrected error
2857 * reporting is disabled for the bank
2858 */
2859 if ((mce->status & MCI_STATUS_UC) && banks[0] != ~(u64)0)
2860 return 0;
2861 if (mce->status & MCI_STATUS_UC) {
2862 if ((vcpu->arch.mcg_status & MCG_STATUS_MCIP) ||
fc78f519 2863 !kvm_read_cr4_bits(vcpu, X86_CR4_MCE)) {
a8eeb04a 2864 kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu);
890ca9ae
HY		 2865 return 0;
2866 }
2867 if (banks[1] & MCI_STATUS_VAL)
2868 mce->status |= MCI_STATUS_OVER;
2869 banks[2] = mce->addr;
2870 banks[3] = mce->misc;
2871 vcpu->arch.mcg_status = mce->mcg_status;
2872 banks[1] = mce->status;
2873 kvm_queue_exception(vcpu, MC_VECTOR);
2874 } else if (!(banks[1] & MCI_STATUS_VAL)
2875 || !(banks[1] & MCI_STATUS_UC)) {
2876 if (banks[1] & MCI_STATUS_VAL)
2877 mce->status |= MCI_STATUS_OVER;
2878 banks[2] = mce->addr;
2879 banks[3] = mce->misc;
2880 banks[1] = mce->status;
2881 } else
2882 banks[1] |= MCI_STATUS_OVER;
2883 return 0;
2884}
2885
3cfc3092
JK		 2886static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu,
2887 struct kvm_vcpu_events *events)
2888{
7460fb4a 2889 process_nmi(vcpu);
03b82a30
JK		 2890 events->exception.injected =
2891 vcpu->arch.exception.pending &&
2892 !kvm_exception_is_soft(vcpu->arch.exception.nr);
3cfc3092
JK		 2893 events->exception.nr = vcpu->arch.exception.nr;
2894 events->exception.has_error_code = vcpu->arch.exception.has_error_code;
97e69aa6 2895 events->exception.pad = 0;
3cfc3092
JK		 2896 events->exception.error_code = vcpu->arch.exception.error_code;
2897
03b82a30
JK		 2898 events->interrupt.injected =
2899 vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft;
3cfc3092 2900 events->interrupt.nr = vcpu->arch.interrupt.nr;
03b82a30 2901 events->interrupt.soft = 0;
37ccdcbe 2902 events->interrupt.shadow = kvm_x86_ops->get_interrupt_shadow(vcpu);
3cfc3092
JK		 2903
2904 events->nmi.injected = vcpu->arch.nmi_injected;
7460fb4a 2905 events->nmi.pending = vcpu->arch.nmi_pending != 0;
3cfc3092 2906 events->nmi.masked = kvm_x86_ops->get_nmi_mask(vcpu);
97e69aa6 2907 events->nmi.pad = 0;
3cfc3092 2908
66450a21 2909 events->sipi_vector = 0; /* never valid when reporting to user space */
3cfc3092 2910
f077825a
PB		 2911 events->smi.smm = is_smm(vcpu);
2912 events->smi.pending = vcpu->arch.smi_pending;
2913 events->smi.smm_inside_nmi =
2914 !!(vcpu->arch.hflags & HF_SMM_INSIDE_NMI_MASK);
2915 events->smi.latched_init = kvm_lapic_latched_init(vcpu);
2916
dab4b911 2917 events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING
f077825a
PB		 2918 | KVM_VCPUEVENT_VALID_SHADOW
2919 | KVM_VCPUEVENT_VALID_SMM);
97e69aa6 2920 memset(&events->reserved, 0, sizeof(events->reserved));
3cfc3092
JK		 2921}
2922
2923static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu,
2924 struct kvm_vcpu_events *events)
2925{
dab4b911 2926 if (events->flags & ~(KVM_VCPUEVENT_VALID_NMI_PENDING
48005f64 2927 | KVM_VCPUEVENT_VALID_SIPI_VECTOR
f077825a
PB		 2928 | KVM_VCPUEVENT_VALID_SHADOW
2929 | KVM_VCPUEVENT_VALID_SMM))
3cfc3092
JK		 2930 return -EINVAL;
2931
7460fb4a 2932 process_nmi(vcpu);
3cfc3092
JK		 2933 vcpu->arch.exception.pending = events->exception.injected;
2934 vcpu->arch.exception.nr = events->exception.nr;
2935 vcpu->arch.exception.has_error_code = events->exception.has_error_code;
2936 vcpu->arch.exception.error_code = events->exception.error_code;
2937
2938 vcpu->arch.interrupt.pending = events->interrupt.injected;
2939 vcpu->arch.interrupt.nr = events->interrupt.nr;
2940 vcpu->arch.interrupt.soft = events->interrupt.soft;
48005f64
JK		 2941 if (events->flags & KVM_VCPUEVENT_VALID_SHADOW)
2942 kvm_x86_ops->set_interrupt_shadow(vcpu,
2943 events->interrupt.shadow);
3cfc3092
JK		 2944
2945 vcpu->arch.nmi_injected = events->nmi.injected;
dab4b911
JK		 2946 if (events->flags & KVM_VCPUEVENT_VALID_NMI_PENDING)
2947 vcpu->arch.nmi_pending = events->nmi.pending;
3cfc3092
JK		 2948 kvm_x86_ops->set_nmi_mask(vcpu, events->nmi.masked);
2949
66450a21
JK		 2950 if (events->flags & KVM_VCPUEVENT_VALID_SIPI_VECTOR &&
2951 kvm_vcpu_has_lapic(vcpu))
2952 vcpu->arch.apic->sipi_vector = events->sipi_vector;
3cfc3092 2953
f077825a
PB		 2954 if (events->flags & KVM_VCPUEVENT_VALID_SMM) {
2955 if (events->smi.smm)
2956 vcpu->arch.hflags |= HF_SMM_MASK;
2957 else
2958 vcpu->arch.hflags &= ~HF_SMM_MASK;
2959 vcpu->arch.smi_pending = events->smi.pending;
2960 if (events->smi.smm_inside_nmi)
2961 vcpu->arch.hflags |= HF_SMM_INSIDE_NMI_MASK;
2962 else
2963 vcpu->arch.hflags &= ~HF_SMM_INSIDE_NMI_MASK;
2964 if (kvm_vcpu_has_lapic(vcpu)) {
2965 if (events->smi.latched_init)
2966 set_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events);
2967 else
2968 clear_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events);
2969 }
2970 }
2971
3842d135
AK		 2972 kvm_make_request(KVM_REQ_EVENT, vcpu);
2973
3cfc3092
JK		 2974 return 0;
2975}
2976
a1efbe77
JK		 2977static void kvm_vcpu_ioctl_x86_get_debugregs(struct kvm_vcpu *vcpu,
2978 struct kvm_debugregs *dbgregs)
2979{
73aaf249
JK		 2980 unsigned long val;
2981
a1efbe77 2982 memcpy(dbgregs->db, vcpu->arch.db, sizeof(vcpu->arch.db));
16f8a6f9 2983 kvm_get_dr(vcpu, 6, &val);
73aaf249 2984 dbgregs->dr6 = val;
a1efbe77
JK		 2985 dbgregs->dr7 = vcpu->arch.dr7;
2986 dbgregs->flags = 0;
97e69aa6 2987 memset(&dbgregs->reserved, 0, sizeof(dbgregs->reserved));
a1efbe77
JK		 2988}
2989
2990static int kvm_vcpu_ioctl_x86_set_debugregs(struct kvm_vcpu *vcpu,
2991 struct kvm_debugregs *dbgregs)
2992{
2993 if (dbgregs->flags)
2994 return -EINVAL;
2995
a1efbe77 2996 memcpy(vcpu->arch.db, dbgregs->db, sizeof(vcpu->arch.db));
ae561ede 2997 kvm_update_dr0123(vcpu);
a1efbe77 2998 vcpu->arch.dr6 = dbgregs->dr6;
73aaf249 2999 kvm_update_dr6(vcpu);
a1efbe77 3000 vcpu->arch.dr7 = dbgregs->dr7;
9926c9fd 3001 kvm_update_dr7(vcpu);
a1efbe77 3002
a1efbe77
JK		 3003 return 0;
3004}
3005
df1daba7
PB		 3006#define XSTATE_COMPACTION_ENABLED (1ULL << 63)
3007
3008static void fill_xsave(u8 *dest, struct kvm_vcpu *vcpu)
3009{
c47ada30 3010 struct xregs_state *xsave = &vcpu->arch.guest_fpu.state.xsave;
400e4b20 3011 u64 xstate_bv = xsave->header.xfeatures;
df1daba7
PB		 3012 u64 valid;
3013
3014 /*
3015 * Copy legacy XSAVE area, to avoid complications with CPUID
3016 * leaves 0 and 1 in the loop below.
3017 */
3018 memcpy(dest, xsave, XSAVE_HDR_OFFSET);
3019
3020 /* Set XSTATE_BV */
3021 *(u64 *)(dest + XSAVE_HDR_OFFSET) = xstate_bv;
3022
3023 /*
3024 * Copy each region from the possibly compacted offset to the
3025 * non-compacted offset.
3026 */
d91cab78 3027 valid = xstate_bv & ~XFEATURE_MASK_FPSSE;
df1daba7
PB		 3028 while (valid) {
3029 u64 feature = valid & -valid;
3030 int index = fls64(feature) - 1;
3031 void *src = get_xsave_addr(xsave, feature);
3032
3033 if (src) {
3034 u32 size, offset, ecx, edx;
3035 cpuid_count(XSTATE_CPUID, index,
3036 &size, &offset, &ecx, &edx);
3037 memcpy(dest + offset, src, size);
3038 }
3039
3040 valid -= feature;
3041 }
3042}
3043
3044static void load_xsave(struct kvm_vcpu *vcpu, u8 *src)
3045{
c47ada30 3046 struct xregs_state *xsave = &vcpu->arch.guest_fpu.state.xsave;
df1daba7
PB		 3047 u64 xstate_bv = *(u64 *)(src + XSAVE_HDR_OFFSET);
3048 u64 valid;
3049
3050 /*
3051 * Copy legacy XSAVE area, to avoid complications with CPUID
3052 * leaves 0 and 1 in the loop below.
3053 */
3054 memcpy(xsave, src, XSAVE_HDR_OFFSET);
3055
3056 /* Set XSTATE_BV and possibly XCOMP_BV. */
400e4b20 3057 xsave->header.xfeatures = xstate_bv;
df1daba7 3058 if (cpu_has_xsaves)
3a54450b 3059 xsave->header.xcomp_bv = host_xcr0 | XSTATE_COMPACTION_ENABLED;
df1daba7
PB		 3060
3061 /*
3062 * Copy each region from the non-compacted offset to the
3063 * possibly compacted offset.
3064 */
d91cab78 3065 valid = xstate_bv & ~XFEATURE_MASK_FPSSE;
df1daba7
PB		 3066 while (valid) {
3067 u64 feature = valid & -valid;
3068 int index = fls64(feature) - 1;
3069 void *dest = get_xsave_addr(xsave, feature);
3070
3071 if (dest) {
3072 u32 size, offset, ecx, edx;
3073 cpuid_count(XSTATE_CPUID, index,
3074 &size, &offset, &ecx, &edx);
3075 memcpy(dest, src + offset, size);
ee4100da 3076 }
df1daba7
PB		 3077
3078 valid -= feature;
3079 }
3080}
3081
2d5b5a66
SY		 3082static void kvm_vcpu_ioctl_x86_get_xsave(struct kvm_vcpu *vcpu,
3083 struct kvm_xsave *guest_xsave)
3084{
4344ee98 3085 if (cpu_has_xsave) {
df1daba7
PB		 3086 memset(guest_xsave, 0, sizeof(struct kvm_xsave));
3087 fill_xsave((u8 *) guest_xsave->region, vcpu);
4344ee98 3088 } else {
2d5b5a66 3089 memcpy(guest_xsave->region,
7366ed77 3090 &vcpu->arch.guest_fpu.state.fxsave,
c47ada30 3091 sizeof(struct fxregs_state));
2d5b5a66 3092 *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)] =
d91cab78 3093 XFEATURE_MASK_FPSSE;
2d5b5a66
SY		 3094 }
3095}
3096
3097static int kvm_vcpu_ioctl_x86_set_xsave(struct kvm_vcpu *vcpu,
3098 struct kvm_xsave *guest_xsave)
3099{
3100 u64 xstate_bv =
3101 *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)];
3102
d7876f1b
PB		 3103 if (cpu_has_xsave) {
3104 /*
3105 * Here we allow setting states that are not present in
3106 * CPUID leaf 0xD, index 0, EDX:EAX. This is for compatibility
3107 * with old userspace.
3108 */
4ff41732 3109 if (xstate_bv & ~kvm_supported_xcr0())
d7876f1b 3110 return -EINVAL;
df1daba7 3111 load_xsave(vcpu, (u8 *)guest_xsave->region);
d7876f1b 3112 } else {
d91cab78 3113 if (xstate_bv & ~XFEATURE_MASK_FPSSE)
2d5b5a66 3114 return -EINVAL;
7366ed77 3115 memcpy(&vcpu->arch.guest_fpu.state.fxsave,
c47ada30 3116 guest_xsave->region, sizeof(struct fxregs_state));
2d5b5a66
SY		 3117 }
3118 return 0;
3119}
3120
3121static void kvm_vcpu_ioctl_x86_get_xcrs(struct kvm_vcpu *vcpu,
3122 struct kvm_xcrs *guest_xcrs)
3123{
3124 if (!cpu_has_xsave) {
3125 guest_xcrs->nr_xcrs = 0;
3126 return;
3127 }
3128
3129 guest_xcrs->nr_xcrs = 1;
3130 guest_xcrs->flags = 0;
3131 guest_xcrs->xcrs[0].xcr = XCR_XFEATURE_ENABLED_MASK;
3132 guest_xcrs->xcrs[0].value = vcpu->arch.xcr0;
3133}
3134
3135static int kvm_vcpu_ioctl_x86_set_xcrs(struct kvm_vcpu *vcpu,
3136 struct kvm_xcrs *guest_xcrs)
3137{
3138 int i, r = 0;
3139
3140 if (!cpu_has_xsave)
3141 return -EINVAL;
3142
3143 if (guest_xcrs->nr_xcrs > KVM_MAX_XCRS || guest_xcrs->flags)
3144 return -EINVAL;
3145
3146 for (i = 0; i < guest_xcrs->nr_xcrs; i++)
3147 /* Only support XCR0 currently */
c67a04cb 3148 if (guest_xcrs->xcrs[i].xcr == XCR_XFEATURE_ENABLED_MASK) {
2d5b5a66 3149 r = __kvm_set_xcr(vcpu, XCR_XFEATURE_ENABLED_MASK,
c67a04cb 3150 guest_xcrs->xcrs[i].value);
2d5b5a66
SY		 3151 break;
3152 }
3153 if (r)
3154 r = -EINVAL;
3155 return r;
3156}
3157
1c0b28c2
EM		 3158/*
3159 * kvm_set_guest_paused() indicates to the guest kernel that it has been
3160 * stopped by the hypervisor. This function will be called from the host only.
3161 * EINVAL is returned when the host attempts to set the flag for a guest that
3162 * does not support pv clocks.
3163 */
3164static int kvm_set_guest_paused(struct kvm_vcpu *vcpu)
3165{
0b79459b 3166 if (!vcpu->arch.pv_time_enabled)
1c0b28c2 3167 return -EINVAL;
51d59c6b 3168 vcpu->arch.pvclock_set_guest_stopped_request = true;
1c0b28c2
EM		 3169 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
3170 return 0;
3171}
3172
313a3dc7
CO		 3173long kvm_arch_vcpu_ioctl(struct file *filp,
3174 unsigned int ioctl, unsigned long arg)
3175{
3176 struct kvm_vcpu *vcpu = filp->private_data;
3177 void __user *argp = (void __user *)arg;
3178 int r;
d1ac91d8
AK		 3179 union {
3180 struct kvm_lapic_state *lapic;
3181 struct kvm_xsave *xsave;
3182 struct kvm_xcrs *xcrs;
3183 void *buffer;
3184 } u;
3185
3186 u.buffer = NULL;
313a3dc7
CO		 3187 switch (ioctl) {
3188 case KVM_GET_LAPIC: {
2204ae3c
MT		 3189 r = -EINVAL;
3190 if (!vcpu->arch.apic)
3191 goto out;
d1ac91d8 3192 u.lapic = kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
313a3dc7 3193
b772ff36 3194 r = -ENOMEM;
d1ac91d8 3195 if (!u.lapic)
b772ff36 3196 goto out;
d1ac91d8 3197 r = kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic);
313a3dc7
CO		 3198 if (r)
3199 goto out;
3200 r = -EFAULT;
d1ac91d8 3201 if (copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state)))
313a3dc7
CO		 3202 goto out;
3203 r = 0;
3204 break;
3205 }
3206 case KVM_SET_LAPIC: {
2204ae3c
MT		 3207 r = -EINVAL;
3208 if (!vcpu->arch.apic)
3209 goto out;
ff5c2c03 3210 u.lapic = memdup_user(argp, sizeof(*u.lapic));
18595411
GC		 3211 if (IS_ERR(u.lapic))
3212 return PTR_ERR(u.lapic);
ff5c2c03 3213
d1ac91d8 3214 r = kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic);
313a3dc7
CO		 3215 break;
3216 }
f77bc6a4
ZX		 3217 case KVM_INTERRUPT: {
3218 struct kvm_interrupt irq;
3219
3220 r = -EFAULT;
3221 if (copy_from_user(&irq, argp, sizeof irq))
3222 goto out;
3223 r = kvm_vcpu_ioctl_interrupt(vcpu, &irq);
f77bc6a4
ZX		 3224 break;
3225 }
c4abb7c9
JK		 3226 case KVM_NMI: {
3227 r = kvm_vcpu_ioctl_nmi(vcpu);
c4abb7c9
JK		 3228 break;
3229 }
f077825a
PB		 3230 case KVM_SMI: {
3231 r = kvm_vcpu_ioctl_smi(vcpu);
3232 break;
3233 }
313a3dc7
CO		 3234 case KVM_SET_CPUID: {
3235 struct kvm_cpuid __user *cpuid_arg = argp;
3236 struct kvm_cpuid cpuid;
3237
3238 r = -EFAULT;
3239 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3240 goto out;
3241 r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries);
313a3dc7
CO		 3242 break;
3243 }
07716717
DK		 3244 case KVM_SET_CPUID2: {
3245 struct kvm_cpuid2 __user *cpuid_arg = argp;
3246 struct kvm_cpuid2 cpuid;
3247
3248 r = -EFAULT;
3249 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3250 goto out;
3251 r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,
19355475 3252 cpuid_arg->entries);
07716717
DK		 3253 break;
3254 }
3255 case KVM_GET_CPUID2: {
3256 struct kvm_cpuid2 __user *cpuid_arg = argp;
3257 struct kvm_cpuid2 cpuid;
3258
3259 r = -EFAULT;
3260 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3261 goto out;
3262 r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,
19355475 3263 cpuid_arg->entries);
07716717
DK		 3264 if (r)
3265 goto out;
3266 r = -EFAULT;
3267 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
3268 goto out;
3269 r = 0;
3270 break;
3271 }
313a3dc7 3272 case KVM_GET_MSRS:
609e36d3 3273 r = msr_io(vcpu, argp, do_get_msr, 1);
313a3dc7
CO		 3274 break;
3275 case KVM_SET_MSRS:
3276 r = msr_io(vcpu, argp, do_set_msr, 0);
3277 break;
b209749f
AK		 3278 case KVM_TPR_ACCESS_REPORTING: {
3279 struct kvm_tpr_access_ctl tac;
3280
3281 r = -EFAULT;
3282 if (copy_from_user(&tac, argp, sizeof tac))
3283 goto out;
3284 r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac);
3285 if (r)
3286 goto out;
3287 r = -EFAULT;
3288 if (copy_to_user(argp, &tac, sizeof tac))
3289 goto out;
3290 r = 0;
3291 break;
3292 };
b93463aa
AK		 3293 case KVM_SET_VAPIC_ADDR: {
3294 struct kvm_vapic_addr va;
3295
3296 r = -EINVAL;
35754c98 3297 if (!lapic_in_kernel(vcpu))
b93463aa
AK		 3298 goto out;
3299 r = -EFAULT;
3300 if (copy_from_user(&va, argp, sizeof va))
3301 goto out;
fda4e2e8 3302 r = kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr);
b93463aa
AK		 3303 break;
3304 }
890ca9ae
HY		 3305 case KVM_X86_SETUP_MCE: {
3306 u64 mcg_cap;
3307
3308 r = -EFAULT;
3309 if (copy_from_user(&mcg_cap, argp, sizeof mcg_cap))
3310 goto out;
3311 r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap);
3312 break;
3313 }
3314 case KVM_X86_SET_MCE: {
3315 struct kvm_x86_mce mce;
3316
3317 r = -EFAULT;
3318 if (copy_from_user(&mce, argp, sizeof mce))
3319 goto out;
3320 r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce);
3321 break;
3322 }
3cfc3092
JK		 3323 case KVM_GET_VCPU_EVENTS: {
3324 struct kvm_vcpu_events events;
3325
3326 kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events);
3327
3328 r = -EFAULT;
3329 if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events)))
3330 break;
3331 r = 0;
3332 break;
3333 }
3334 case KVM_SET_VCPU_EVENTS: {
3335 struct kvm_vcpu_events events;
3336
3337 r = -EFAULT;
3338 if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events)))
3339 break;
3340
3341 r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events);
3342 break;
3343 }
a1efbe77
JK		 3344 case KVM_GET_DEBUGREGS: {
3345 struct kvm_debugregs dbgregs;
3346
3347 kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs);
3348
3349 r = -EFAULT;
3350 if (copy_to_user(argp, &dbgregs,
3351 sizeof(struct kvm_debugregs)))
3352 break;
3353 r = 0;
3354 break;
3355 }
3356 case KVM_SET_DEBUGREGS: {
3357 struct kvm_debugregs dbgregs;
3358
3359 r = -EFAULT;
3360 if (copy_from_user(&dbgregs, argp,
3361 sizeof(struct kvm_debugregs)))
3362 break;
3363
3364 r = kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs);
3365 break;
3366 }
2d5b5a66 3367 case KVM_GET_XSAVE: {
d1ac91d8 3368 u.xsave = kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL);
2d5b5a66 3369 r = -ENOMEM;
d1ac91d8 3370 if (!u.xsave)
2d5b5a66
SY		 3371 break;
3372
d1ac91d8 3373 kvm_vcpu_ioctl_x86_get_xsave(vcpu, u.xsave);
2d5b5a66
SY		 3374
3375 r = -EFAULT;
d1ac91d8 3376 if (copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave)))
2d5b5a66
SY		 3377 break;
3378 r = 0;
3379 break;
3380 }
3381 case KVM_SET_XSAVE: {
ff5c2c03 3382 u.xsave = memdup_user(argp, sizeof(*u.xsave));
18595411
GC		 3383 if (IS_ERR(u.xsave))
3384 return PTR_ERR(u.xsave);
2d5b5a66 3385
d1ac91d8 3386 r = kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave);
2d5b5a66
SY		 3387 break;
3388 }
3389 case KVM_GET_XCRS: {
d1ac91d8 3390 u.xcrs = kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL);
2d5b5a66 3391 r = -ENOMEM;
d1ac91d8 3392 if (!u.xcrs)
2d5b5a66
SY		 3393 break;
3394
d1ac91d8 3395 kvm_vcpu_ioctl_x86_get_xcrs(vcpu, u.xcrs);
2d5b5a66
SY		 3396
3397 r = -EFAULT;
d1ac91d8 3398 if (copy_to_user(argp, u.xcrs,
2d5b5a66
SY		 3399 sizeof(struct kvm_xcrs)))
3400 break;
3401 r = 0;
3402 break;
3403 }
3404 case KVM_SET_XCRS: {
ff5c2c03 3405 u.xcrs = memdup_user(argp, sizeof(*u.xcrs));
18595411
GC		 3406 if (IS_ERR(u.xcrs))
3407 return PTR_ERR(u.xcrs);
2d5b5a66 3408
d1ac91d8 3409 r = kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs);
2d5b5a66
SY		 3410 break;
3411 }
92a1f12d
JR		 3412 case KVM_SET_TSC_KHZ: {
3413 u32 user_tsc_khz;
3414
3415 r = -EINVAL;
92a1f12d
JR		 3416 user_tsc_khz = (u32)arg;
3417
3418 if (user_tsc_khz >= kvm_max_guest_tsc_khz)
3419 goto out;
3420
cc578287
ZA		 3421 if (user_tsc_khz == 0)
3422 user_tsc_khz = tsc_khz;
3423
381d585c
HZ		 3424 if (!kvm_set_tsc_khz(vcpu, user_tsc_khz))
3425 r = 0;
92a1f12d 3426
92a1f12d
JR		 3427 goto out;
3428 }
3429 case KVM_GET_TSC_KHZ: {
cc578287 3430 r = vcpu->arch.virtual_tsc_khz;
92a1f12d
JR		 3431 goto out;
3432 }
1c0b28c2
EM		 3433 case KVM_KVMCLOCK_CTRL: {
3434 r = kvm_set_guest_paused(vcpu);
3435 goto out;
3436 }
313a3dc7
CO		 3437 default:
3438 r = -EINVAL;
3439 }
3440out:
d1ac91d8 3441 kfree(u.buffer);
313a3dc7
CO		 3442 return r;
3443}
3444
5b1c1493
CO		 3445int kvm_arch_vcpu_fault(struct kvm_vcpu *vcpu, struct vm_fault *vmf)
3446{
3447 return VM_FAULT_SIGBUS;
3448}
3449
1fe779f8
CO		 3450static int kvm_vm_ioctl_set_tss_addr(struct kvm *kvm, unsigned long addr)
3451{
3452 int ret;
3453
3454 if (addr > (unsigned int)(-3 * PAGE_SIZE))
951179ce 3455 return -EINVAL;
1fe779f8
CO		 3456 ret = kvm_x86_ops->set_tss_addr(kvm, addr);
3457 return ret;
3458}
3459
b927a3ce
SY		 3460static int kvm_vm_ioctl_set_identity_map_addr(struct kvm *kvm,
3461 u64 ident_addr)
3462{
3463 kvm->arch.ept_identity_map_addr = ident_addr;
3464 return 0;
3465}
3466
1fe779f8
CO		 3467static int kvm_vm_ioctl_set_nr_mmu_pages(struct kvm *kvm,
3468 u32 kvm_nr_mmu_pages)
3469{
3470 if (kvm_nr_mmu_pages < KVM_MIN_ALLOC_MMU_PAGES)
3471 return -EINVAL;
3472
79fac95e 3473 mutex_lock(&kvm->slots_lock);
1fe779f8
CO		 3474
3475 kvm_mmu_change_mmu_pages(kvm, kvm_nr_mmu_pages);
f05e70ac 3476 kvm->arch.n_requested_mmu_pages = kvm_nr_mmu_pages;
1fe779f8 3477
79fac95e 3478 mutex_unlock(&kvm->slots_lock);
1fe779f8
CO		 3479 return 0;
3480}
3481
3482static int kvm_vm_ioctl_get_nr_mmu_pages(struct kvm *kvm)
3483{
39de71ec 3484 return kvm->arch.n_max_mmu_pages;
1fe779f8
CO		 3485}
3486
1fe779f8
CO		 3487static int kvm_vm_ioctl_get_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
3488{
3489 int r;
3490
3491 r = 0;
3492 switch (chip->chip_id) {
3493 case KVM_IRQCHIP_PIC_MASTER:
3494 memcpy(&chip->chip.pic,
3495 &pic_irqchip(kvm)->pics[0],
3496 sizeof(struct kvm_pic_state));
3497 break;
3498 case KVM_IRQCHIP_PIC_SLAVE:
3499 memcpy(&chip->chip.pic,
3500 &pic_irqchip(kvm)->pics[1],
3501 sizeof(struct kvm_pic_state));
3502 break;
3503 case KVM_IRQCHIP_IOAPIC:
eba0226b 3504 r = kvm_get_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 3505 break;
3506 default:
3507 r = -EINVAL;
3508 break;
3509 }
3510 return r;
3511}
3512
3513static int kvm_vm_ioctl_set_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
3514{
3515 int r;
3516
3517 r = 0;
3518 switch (chip->chip_id) {
3519 case KVM_IRQCHIP_PIC_MASTER:
f4f51050 3520 spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3521 memcpy(&pic_irqchip(kvm)->pics[0],
3522 &chip->chip.pic,
3523 sizeof(struct kvm_pic_state));
f4f51050 3524 spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3525 break;
3526 case KVM_IRQCHIP_PIC_SLAVE:
f4f51050 3527 spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3528 memcpy(&pic_irqchip(kvm)->pics[1],
3529 &chip->chip.pic,
3530 sizeof(struct kvm_pic_state));
f4f51050 3531 spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3532 break;
3533 case KVM_IRQCHIP_IOAPIC:
eba0226b 3534 r = kvm_set_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 3535 break;
3536 default:
3537 r = -EINVAL;
3538 break;
3539 }
3540 kvm_pic_update_irq(pic_irqchip(kvm));
3541 return r;
3542}
3543
e0f63cb9
SY		 3544static int kvm_vm_ioctl_get_pit(struct kvm *kvm, struct kvm_pit_state *ps)
3545{
894a9c55 3546 mutex_lock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9 3547 memcpy(ps, &kvm->arch.vpit->pit_state, sizeof(struct kvm_pit_state));
894a9c55 3548 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2da29bcc 3549 return 0;
e0f63cb9
SY		 3550}
3551
3552static int kvm_vm_ioctl_set_pit(struct kvm *kvm, struct kvm_pit_state *ps)
3553{
894a9c55 3554 mutex_lock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9 3555 memcpy(&kvm->arch.vpit->pit_state, ps, sizeof(struct kvm_pit_state));
e9f42757
BK		 3556 kvm_pit_load_count(kvm, 0, ps->channels[0].count, 0);
3557 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2da29bcc 3558 return 0;
e9f42757
BK		 3559}
3560
3561static int kvm_vm_ioctl_get_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
3562{
e9f42757
BK		 3563 mutex_lock(&kvm->arch.vpit->pit_state.lock);
3564 memcpy(ps->channels, &kvm->arch.vpit->pit_state.channels,
3565 sizeof(ps->channels));
3566 ps->flags = kvm->arch.vpit->pit_state.flags;
3567 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
97e69aa6 3568 memset(&ps->reserved, 0, sizeof(ps->reserved));
2da29bcc 3569 return 0;
e9f42757
BK		 3570}
3571
3572static int kvm_vm_ioctl_set_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
3573{
2da29bcc 3574 int start = 0;
e9f42757
BK		 3575 u32 prev_legacy, cur_legacy;
3576 mutex_lock(&kvm->arch.vpit->pit_state.lock);
3577 prev_legacy = kvm->arch.vpit->pit_state.flags & KVM_PIT_FLAGS_HPET_LEGACY;
3578 cur_legacy = ps->flags & KVM_PIT_FLAGS_HPET_LEGACY;
3579 if (!prev_legacy && cur_legacy)
3580 start = 1;
3581 memcpy(&kvm->arch.vpit->pit_state.channels, &ps->channels,
3582 sizeof(kvm->arch.vpit->pit_state.channels));
3583 kvm->arch.vpit->pit_state.flags = ps->flags;
3584 kvm_pit_load_count(kvm, 0, kvm->arch.vpit->pit_state.channels[0].count, start);
894a9c55 3585 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2da29bcc 3586 return 0;
e0f63cb9
SY		 3587}
3588
52d939a0
MT		 3589static int kvm_vm_ioctl_reinject(struct kvm *kvm,
3590 struct kvm_reinject_control *control)
3591{
3592 if (!kvm->arch.vpit)
3593 return -ENXIO;
894a9c55 3594 mutex_lock(&kvm->arch.vpit->pit_state.lock);
26ef1924 3595 kvm->arch.vpit->pit_state.reinject = control->pit_reinject;
894a9c55 3596 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
52d939a0
MT		 3597 return 0;
3598}
3599
95d4c16c 3600/**
60c34612
TY		 3601 * kvm_vm_ioctl_get_dirty_log - get and clear the log of dirty pages in a slot
3602 * @kvm: kvm instance
3603 * @log: slot id and address to which we copy the log
95d4c16c 3604 *
e108ff2f
PB		 3605 * Steps 1-4 below provide general overview of dirty page logging. See
3606 * kvm_get_dirty_log_protect() function description for additional details.
3607 *
3608 * We call kvm_get_dirty_log_protect() to handle steps 1-3, upon return we
3609 * always flush the TLB (step 4) even if previous step failed and the dirty
3610 * bitmap may be corrupt. Regardless of previous outcome the KVM logging API
3611 * does not preclude user space subsequent dirty log read. Flushing TLB ensures
3612 * writes will be marked dirty for next log read.
95d4c16c 3613 *
60c34612
TY		 3614 * 1. Take a snapshot of the bit and clear it if needed.
3615 * 2. Write protect the corresponding page.
e108ff2f
PB		 3616 * 3. Copy the snapshot to the userspace.
3617 * 4. Flush TLB's if needed.
5bb064dc 3618 */
60c34612 3619int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm, struct kvm_dirty_log *log)
5bb064dc 3620{
60c34612 3621 bool is_dirty = false;
e108ff2f 3622 int r;
5bb064dc 3623
79fac95e 3624 mutex_lock(&kvm->slots_lock);
5bb064dc 3625
88178fd4
KH		 3626 /*
3627 * Flush potentially hardware-cached dirty pages to dirty_bitmap.
3628 */
3629 if (kvm_x86_ops->flush_log_dirty)
3630 kvm_x86_ops->flush_log_dirty(kvm);
3631
e108ff2f 3632 r = kvm_get_dirty_log_protect(kvm, log, &is_dirty);
198c74f4
XG		 3633
3634 /*
3635 * All the TLBs can be flushed out of mmu lock, see the comments in
3636 * kvm_mmu_slot_remove_write_access().
3637 */
e108ff2f 3638 lockdep_assert_held(&kvm->slots_lock);
198c74f4
XG		 3639 if (is_dirty)
3640 kvm_flush_remote_tlbs(kvm);
3641
79fac95e 3642 mutex_unlock(&kvm->slots_lock);
5bb064dc
ZX		 3643 return r;
3644}
3645
aa2fbe6d
YZ		 3646int kvm_vm_ioctl_irq_line(struct kvm *kvm, struct kvm_irq_level *irq_event,
3647 bool line_status)
23d43cf9
CD		 3648{
3649 if (!irqchip_in_kernel(kvm))
3650 return -ENXIO;
3651
3652 irq_event->status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,
aa2fbe6d
YZ		 3653 irq_event->irq, irq_event->level,
3654 line_status);
23d43cf9
CD		 3655 return 0;
3656}
3657
90de4a18
NA		 3658static int kvm_vm_ioctl_enable_cap(struct kvm *kvm,
3659 struct kvm_enable_cap *cap)
3660{
3661 int r;
3662
3663 if (cap->flags)
3664 return -EINVAL;
3665
3666 switch (cap->cap) {
3667 case KVM_CAP_DISABLE_QUIRKS:
3668 kvm->arch.disabled_quirks = cap->args[0];
3669 r = 0;
3670 break;
49df6397
SR		 3671 case KVM_CAP_SPLIT_IRQCHIP: {
3672 mutex_lock(&kvm->lock);
b053b2ae
SR		 3673 r = -EINVAL;
3674 if (cap->args[0] > MAX_NR_RESERVED_IOAPIC_PINS)
3675 goto split_irqchip_unlock;
49df6397
SR		 3676 r = -EEXIST;
3677 if (irqchip_in_kernel(kvm))
3678 goto split_irqchip_unlock;
3679 if (atomic_read(&kvm->online_vcpus))
3680 goto split_irqchip_unlock;
3681 r = kvm_setup_empty_irq_routing(kvm);
3682 if (r)
3683 goto split_irqchip_unlock;
3684 /* Pairs with irqchip_in_kernel. */
3685 smp_wmb();
3686 kvm->arch.irqchip_split = true;
b053b2ae 3687 kvm->arch.nr_reserved_ioapic_pins = cap->args[0];
49df6397
SR		 3688 r = 0;
3689split_irqchip_unlock:
3690 mutex_unlock(&kvm->lock);
3691 break;
3692 }
90de4a18
NA		 3693 default:
3694 r = -EINVAL;
3695 break;
3696 }
3697 return r;
3698}
3699
1fe779f8
CO		 3700long kvm_arch_vm_ioctl(struct file *filp,
3701 unsigned int ioctl, unsigned long arg)
3702{
3703 struct kvm *kvm = filp->private_data;
3704 void __user *argp = (void __user *)arg;
367e1319 3705 int r = -ENOTTY;
f0d66275
DH		 3706 /*
3707 * This union makes it completely explicit to gcc-3.x
3708 * that these two variables' stack usage should be
3709 * combined, not added together.
3710 */
3711 union {
3712 struct kvm_pit_state ps;
e9f42757 3713 struct kvm_pit_state2 ps2;
c5ff41ce 3714 struct kvm_pit_config pit_config;
f0d66275 3715 } u;
1fe779f8
CO		 3716
3717 switch (ioctl) {
3718 case KVM_SET_TSS_ADDR:
3719 r = kvm_vm_ioctl_set_tss_addr(kvm, arg);
1fe779f8 3720 break;
b927a3ce
SY		 3721 case KVM_SET_IDENTITY_MAP_ADDR: {
3722 u64 ident_addr;
3723
3724 r = -EFAULT;
3725 if (copy_from_user(&ident_addr, argp, sizeof ident_addr))
3726 goto out;
3727 r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr);
b927a3ce
SY		 3728 break;
3729 }
1fe779f8
CO		 3730 case KVM_SET_NR_MMU_PAGES:
3731 r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg);
1fe779f8
CO		 3732 break;
3733 case KVM_GET_NR_MMU_PAGES:
3734 r = kvm_vm_ioctl_get_nr_mmu_pages(kvm);
3735 break;
3ddea128
MT		 3736 case KVM_CREATE_IRQCHIP: {
3737 struct kvm_pic *vpic;
3738
3739 mutex_lock(&kvm->lock);
3740 r = -EEXIST;
3741 if (kvm->arch.vpic)
3742 goto create_irqchip_unlock;
3e515705
AK		 3743 r = -EINVAL;
3744 if (atomic_read(&kvm->online_vcpus))
3745 goto create_irqchip_unlock;
1fe779f8 3746 r = -ENOMEM;
3ddea128
MT		 3747 vpic = kvm_create_pic(kvm);
3748 if (vpic) {
1fe779f8
CO		 3749 r = kvm_ioapic_init(kvm);
3750 if (r) {
175504cd 3751 mutex_lock(&kvm->slots_lock);
71ba994c 3752 kvm_destroy_pic(vpic);
175504cd 3753 mutex_unlock(&kvm->slots_lock);
3ddea128 3754 goto create_irqchip_unlock;
1fe779f8
CO		 3755 }
3756 } else
3ddea128 3757 goto create_irqchip_unlock;
399ec807
AK		 3758 r = kvm_setup_default_irq_routing(kvm);
3759 if (r) {
175504cd 3760 mutex_lock(&kvm->slots_lock);
3ddea128 3761 mutex_lock(&kvm->irq_lock);
72bb2fcd 3762 kvm_ioapic_destroy(kvm);
71ba994c 3763 kvm_destroy_pic(vpic);
3ddea128 3764 mutex_unlock(&kvm->irq_lock);
175504cd 3765 mutex_unlock(&kvm->slots_lock);
71ba994c 3766 goto create_irqchip_unlock;
399ec807 3767 }
71ba994c
PB		 3768 /* Write kvm->irq_routing before kvm->arch.vpic. */
3769 smp_wmb();
3770 kvm->arch.vpic = vpic;
3ddea128
MT		 3771 create_irqchip_unlock:
3772 mutex_unlock(&kvm->lock);
1fe779f8 3773 break;
3ddea128 3774 }
7837699f 3775 case KVM_CREATE_PIT:
c5ff41ce
JK		 3776 u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY;
3777 goto create_pit;
3778 case KVM_CREATE_PIT2:
3779 r = -EFAULT;
3780 if (copy_from_user(&u.pit_config, argp,
3781 sizeof(struct kvm_pit_config)))
3782 goto out;
3783 create_pit:
79fac95e 3784 mutex_lock(&kvm->slots_lock);
269e05e4
AK		 3785 r = -EEXIST;
3786 if (kvm->arch.vpit)
3787 goto create_pit_unlock;
7837699f 3788 r = -ENOMEM;
c5ff41ce 3789 kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags);
7837699f
SY		 3790 if (kvm->arch.vpit)
3791 r = 0;
269e05e4 3792 create_pit_unlock:
79fac95e 3793 mutex_unlock(&kvm->slots_lock);
7837699f 3794 break;
1fe779f8
CO		 3795 case KVM_GET_IRQCHIP: {
3796 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
ff5c2c03 3797 struct kvm_irqchip *chip;
1fe779f8 3798
ff5c2c03
SL		 3799 chip = memdup_user(argp, sizeof(*chip));
3800 if (IS_ERR(chip)) {
3801 r = PTR_ERR(chip);
1fe779f8 3802 goto out;
ff5c2c03
SL		 3803 }
3804
1fe779f8 3805 r = -ENXIO;
49df6397 3806 if (!irqchip_in_kernel(kvm) || irqchip_split(kvm))
f0d66275
DH		 3807 goto get_irqchip_out;
3808 r = kvm_vm_ioctl_get_irqchip(kvm, chip);
1fe779f8 3809 if (r)
f0d66275 3810 goto get_irqchip_out;
1fe779f8 3811 r = -EFAULT;
f0d66275
DH		 3812 if (copy_to_user(argp, chip, sizeof *chip))
3813 goto get_irqchip_out;
1fe779f8 3814 r = 0;
f0d66275
DH		 3815 get_irqchip_out:
3816 kfree(chip);
1fe779f8
CO		 3817 break;
3818 }
3819 case KVM_SET_IRQCHIP: {
3820 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
ff5c2c03 3821 struct kvm_irqchip *chip;
1fe779f8 3822
ff5c2c03
SL		 3823 chip = memdup_user(argp, sizeof(*chip));
3824 if (IS_ERR(chip)) {
3825 r = PTR_ERR(chip);
1fe779f8 3826 goto out;
ff5c2c03
SL		 3827 }
3828
1fe779f8 3829 r = -ENXIO;
49df6397 3830 if (!irqchip_in_kernel(kvm) || irqchip_split(kvm))
f0d66275
DH		 3831 goto set_irqchip_out;
3832 r = kvm_vm_ioctl_set_irqchip(kvm, chip);
1fe779f8 3833 if (r)
f0d66275 3834 goto set_irqchip_out;
1fe779f8 3835 r = 0;
f0d66275
DH		 3836 set_irqchip_out:
3837 kfree(chip);
1fe779f8
CO		 3838 break;
3839 }
e0f63cb9 3840 case KVM_GET_PIT: {
e0f63cb9 3841 r = -EFAULT;
f0d66275 3842 if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 3843 goto out;
3844 r = -ENXIO;
3845 if (!kvm->arch.vpit)
3846 goto out;
f0d66275 3847 r = kvm_vm_ioctl_get_pit(kvm, &u.ps);
e0f63cb9
SY		 3848 if (r)
3849 goto out;
3850 r = -EFAULT;
f0d66275 3851 if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 3852 goto out;
3853 r = 0;
3854 break;
3855 }
3856 case KVM_SET_PIT: {
e0f63cb9 3857 r = -EFAULT;
f0d66275 3858 if (copy_from_user(&u.ps, argp, sizeof u.ps))
e0f63cb9
SY		 3859 goto out;
3860 r = -ENXIO;
3861 if (!kvm->arch.vpit)
3862 goto out;
f0d66275 3863 r = kvm_vm_ioctl_set_pit(kvm, &u.ps);
e0f63cb9
SY		 3864 break;
3865 }
e9f42757
BK		 3866 case KVM_GET_PIT2: {
3867 r = -ENXIO;
3868 if (!kvm->arch.vpit)
3869 goto out;
3870 r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2);
3871 if (r)
3872 goto out;
3873 r = -EFAULT;
3874 if (copy_to_user(argp, &u.ps2, sizeof(u.ps2)))
3875 goto out;
3876 r = 0;
3877 break;
3878 }
3879 case KVM_SET_PIT2: {
3880 r = -EFAULT;
3881 if (copy_from_user(&u.ps2, argp, sizeof(u.ps2)))
3882 goto out;
3883 r = -ENXIO;
3884 if (!kvm->arch.vpit)
3885 goto out;
3886 r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2);
e9f42757
BK		 3887 break;
3888 }
52d939a0
MT		 3889 case KVM_REINJECT_CONTROL: {
3890 struct kvm_reinject_control control;
3891 r = -EFAULT;
3892 if (copy_from_user(&control, argp, sizeof(control)))
3893 goto out;
3894 r = kvm_vm_ioctl_reinject(kvm, &control);
52d939a0
MT		 3895 break;
3896 }
d71ba788
PB		 3897 case KVM_SET_BOOT_CPU_ID:
3898 r = 0;
3899 mutex_lock(&kvm->lock);
3900 if (atomic_read(&kvm->online_vcpus) != 0)
3901 r = -EBUSY;
3902 else
3903 kvm->arch.bsp_vcpu_id = arg;
3904 mutex_unlock(&kvm->lock);
3905 break;
ffde22ac
ES		 3906 case KVM_XEN_HVM_CONFIG: {
3907 r = -EFAULT;
3908 if (copy_from_user(&kvm->arch.xen_hvm_config, argp,
3909 sizeof(struct kvm_xen_hvm_config)))
3910 goto out;
3911 r = -EINVAL;
3912 if (kvm->arch.xen_hvm_config.flags)
3913 goto out;
3914 r = 0;
3915 break;
3916 }
afbcf7ab 3917 case KVM_SET_CLOCK: {
afbcf7ab
GC		 3918 struct kvm_clock_data user_ns;
3919 u64 now_ns;
3920 s64 delta;
3921
3922 r = -EFAULT;
3923 if (copy_from_user(&user_ns, argp, sizeof(user_ns)))
3924 goto out;
3925
3926 r = -EINVAL;
3927 if (user_ns.flags)
3928 goto out;
3929
3930 r = 0;
395c6b0a 3931 local_irq_disable();
759379dd 3932 now_ns = get_kernel_ns();
afbcf7ab 3933 delta = user_ns.clock - now_ns;
395c6b0a 3934 local_irq_enable();
afbcf7ab 3935 kvm->arch.kvmclock_offset = delta;
2e762ff7 3936 kvm_gen_update_masterclock(kvm);
afbcf7ab
GC		 3937 break;
3938 }
3939 case KVM_GET_CLOCK: {
afbcf7ab
GC		 3940 struct kvm_clock_data user_ns;
3941 u64 now_ns;
3942
395c6b0a 3943 local_irq_disable();
759379dd 3944 now_ns = get_kernel_ns();
afbcf7ab 3945 user_ns.clock = kvm->arch.kvmclock_offset + now_ns;
395c6b0a 3946 local_irq_enable();
afbcf7ab 3947 user_ns.flags = 0;
97e69aa6 3948 memset(&user_ns.pad, 0, sizeof(user_ns.pad));
afbcf7ab
GC		 3949
3950 r = -EFAULT;
3951 if (copy_to_user(argp, &user_ns, sizeof(user_ns)))
3952 goto out;
3953 r = 0;
3954 break;
3955 }
90de4a18
NA		 3956 case KVM_ENABLE_CAP: {
3957 struct kvm_enable_cap cap;
afbcf7ab 3958
90de4a18
NA		 3959 r = -EFAULT;
3960 if (copy_from_user(&cap, argp, sizeof(cap)))
3961 goto out;
3962 r = kvm_vm_ioctl_enable_cap(kvm, &cap);
3963 break;
3964 }
1fe779f8 3965 default:
c274e03a 3966 r = kvm_vm_ioctl_assigned_device(kvm, ioctl, arg);
1fe779f8
CO		 3967 }
3968out:
3969 return r;
3970}
3971
a16b043c 3972static void kvm_init_msr_list(void)
043405e1
CO		 3973{
3974 u32 dummy[2];
3975 unsigned i, j;
3976
62ef68bb 3977 for (i = j = 0; i < ARRAY_SIZE(msrs_to_save); i++) {
043405e1
CO		 3978 if (rdmsr_safe(msrs_to_save[i], &dummy[0], &dummy[1]) < 0)
3979 continue;
93c4adc7
PB		 3980
3981 /*
3982 * Even MSRs that are valid in the host may not be exposed
3983 * to the guests in some cases. We could work around this
3984 * in VMX with the generic MSR save/load machinery, but it
3985 * is not really worthwhile since it will really only
3986 * happen with nested virtualization.
3987 */
3988 switch (msrs_to_save[i]) {
3989 case MSR_IA32_BNDCFGS:
3990 if (!kvm_x86_ops->mpx_supported())
3991 continue;
3992 break;
3993 default:
3994 break;
3995 }
3996
043405e1
CO		 3997 if (j < i)
3998 msrs_to_save[j] = msrs_to_save[i];
3999 j++;
4000 }
4001 num_msrs_to_save = j;
62ef68bb
PB		 4002
4003 for (i = j = 0; i < ARRAY_SIZE(emulated_msrs); i++) {
4004 switch (emulated_msrs[i]) {
6d396b55
PB		 4005 case MSR_IA32_SMBASE:
4006 if (!kvm_x86_ops->cpu_has_high_real_mode_segbase())
4007 continue;
4008 break;
62ef68bb
PB		 4009 default:
4010 break;
4011 }
4012
4013 if (j < i)
4014 emulated_msrs[j] = emulated_msrs[i];
4015 j++;
4016 }
4017 num_emulated_msrs = j;
043405e1
CO		 4018}
4019
bda9020e
MT		 4020static int vcpu_mmio_write(struct kvm_vcpu *vcpu, gpa_t addr, int len,
4021 const void *v)
bbd9b64e 4022{
70252a10
AK		 4023 int handled = 0;
4024 int n;
4025
4026 do {
4027 n = min(len, 8);
4028 if (!(vcpu->arch.apic &&
e32edf4f
NN		 4029 !kvm_iodevice_write(vcpu, &vcpu->arch.apic->dev, addr, n, v))
4030 && kvm_io_bus_write(vcpu, KVM_MMIO_BUS, addr, n, v))
70252a10
AK		 4031 break;
4032 handled += n;
4033 addr += n;
4034 len -= n;
4035 v += n;
4036 } while (len);
bbd9b64e 4037
70252a10 4038 return handled;
bbd9b64e
CO		 4039}
4040
bda9020e 4041static int vcpu_mmio_read(struct kvm_vcpu *vcpu, gpa_t addr, int len, void *v)
bbd9b64e 4042{
70252a10
AK		 4043 int handled = 0;
4044 int n;
4045
4046 do {
4047 n = min(len, 8);
4048 if (!(vcpu->arch.apic &&
e32edf4f
NN		 4049 !kvm_iodevice_read(vcpu, &vcpu->arch.apic->dev,
4050 addr, n, v))
4051 && kvm_io_bus_read(vcpu, KVM_MMIO_BUS, addr, n, v))
70252a10
AK		 4052 break;
4053 trace_kvm_mmio(KVM_TRACE_MMIO_READ, n, addr, *(u64 *)v);
4054 handled += n;
4055 addr += n;
4056 len -= n;
4057 v += n;
4058 } while (len);
bbd9b64e 4059
70252a10 4060 return handled;
bbd9b64e
CO		 4061}
4062
2dafc6c2
GN		 4063static void kvm_set_segment(struct kvm_vcpu *vcpu,
4064 struct kvm_segment *var, int seg)
4065{
4066 kvm_x86_ops->set_segment(vcpu, var, seg);
4067}
4068
4069void kvm_get_segment(struct kvm_vcpu *vcpu,
4070 struct kvm_segment *var, int seg)
4071{
4072 kvm_x86_ops->get_segment(vcpu, var, seg);
4073}
4074
54987b7a
PB		 4075gpa_t translate_nested_gpa(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access,
4076 struct x86_exception *exception)
02f59dc9
JR		 4077{
4078 gpa_t t_gpa;
02f59dc9
JR		 4079
4080 BUG_ON(!mmu_is_nested(vcpu));
4081
4082 /* NPT walks are always user-walks */
4083 access |= PFERR_USER_MASK;
54987b7a 4084 t_gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, gpa, access, exception);
02f59dc9
JR		 4085
4086 return t_gpa;
4087}
4088
ab9ae313
AK		 4089gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva,
4090 struct x86_exception *exception)
1871c602
GN		 4091{
4092 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
ab9ae313 4093 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 4094}
4095
ab9ae313
AK		 4096 gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva,
4097 struct x86_exception *exception)
1871c602
GN		 4098{
4099 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
4100 access |= PFERR_FETCH_MASK;
ab9ae313 4101 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 4102}
4103
ab9ae313
AK		 4104gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva,
4105 struct x86_exception *exception)
1871c602
GN		 4106{
4107 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
4108 access |= PFERR_WRITE_MASK;
ab9ae313 4109 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 4110}
4111
4112/* uses this to access any guest's mapped memory without checking CPL */
ab9ae313
AK		 4113gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva,
4114 struct x86_exception *exception)
1871c602 4115{
ab9ae313 4116 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, 0, exception);
1871c602
GN		 4117}
4118
4119static int kvm_read_guest_virt_helper(gva_t addr, void *val, unsigned int bytes,
4120 struct kvm_vcpu *vcpu, u32 access,
bcc55cba 4121 struct x86_exception *exception)
bbd9b64e
CO		 4122{
4123 void *data = val;
10589a46 4124 int r = X86EMUL_CONTINUE;
bbd9b64e
CO		 4125
4126 while (bytes) {
14dfe855 4127 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access,
ab9ae313 4128 exception);
bbd9b64e 4129 unsigned offset = addr & (PAGE_SIZE-1);
77c2002e 4130 unsigned toread = min(bytes, (unsigned)PAGE_SIZE - offset);
bbd9b64e
CO		 4131 int ret;
4132
bcc55cba 4133 if (gpa == UNMAPPED_GVA)
ab9ae313 4134 return X86EMUL_PROPAGATE_FAULT;
54bf36aa
PB		 4135 ret = kvm_vcpu_read_guest_page(vcpu, gpa >> PAGE_SHIFT, data,
4136 offset, toread);
10589a46 4137 if (ret < 0) {
c3cd7ffa 4138 r = X86EMUL_IO_NEEDED;
10589a46
MT		 4139 goto out;
4140 }
bbd9b64e 4141
77c2002e
IE		 4142 bytes -= toread;
4143 data += toread;
4144 addr += toread;
bbd9b64e 4145 }
10589a46 4146out:
10589a46 4147 return r;
bbd9b64e 4148}
77c2002e 4149
1871c602 4150/* used for instruction fetching */
0f65dd70
AK		 4151static int kvm_fetch_guest_virt(struct x86_emulate_ctxt *ctxt,
4152 gva_t addr, void *val, unsigned int bytes,
bcc55cba 4153 struct x86_exception *exception)
1871c602 4154{
0f65dd70 4155 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
1871c602 4156 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
44583cba
PB		 4157 unsigned offset;
4158 int ret;
0f65dd70 4159
44583cba
PB		 4160 /* Inline kvm_read_guest_virt_helper for speed. */
4161 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access|PFERR_FETCH_MASK,
4162 exception);
4163 if (unlikely(gpa == UNMAPPED_GVA))
4164 return X86EMUL_PROPAGATE_FAULT;
4165
4166 offset = addr & (PAGE_SIZE-1);
4167 if (WARN_ON(offset + bytes > PAGE_SIZE))
4168 bytes = (unsigned)PAGE_SIZE - offset;
54bf36aa
PB		 4169 ret = kvm_vcpu_read_guest_page(vcpu, gpa >> PAGE_SHIFT, val,
4170 offset, bytes);
44583cba
PB		 4171 if (unlikely(ret < 0))
4172 return X86EMUL_IO_NEEDED;
4173
4174 return X86EMUL_CONTINUE;
1871c602
GN		 4175}
4176
064aea77 4177int kvm_read_guest_virt(struct x86_emulate_ctxt *ctxt,
0f65dd70 4178 gva_t addr, void *val, unsigned int bytes,
bcc55cba 4179 struct x86_exception *exception)
1871c602 4180{
0f65dd70 4181 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
1871c602 4182 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
0f65dd70 4183
1871c602 4184 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, access,
bcc55cba 4185 exception);
1871c602 4186}
064aea77 4187EXPORT_SYMBOL_GPL(kvm_read_guest_virt);
1871c602 4188
0f65dd70
AK		 4189static int kvm_read_guest_virt_system(struct x86_emulate_ctxt *ctxt,
4190 gva_t addr, void *val, unsigned int bytes,
bcc55cba 4191 struct x86_exception *exception)
1871c602 4192{
0f65dd70 4193 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
bcc55cba 4194 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, 0, exception);
1871c602
GN		 4195}
4196
7a036a6f
RK		 4197static int kvm_read_guest_phys_system(struct x86_emulate_ctxt *ctxt,
4198 unsigned long addr, void *val, unsigned int bytes)
4199{
4200 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4201 int r = kvm_vcpu_read_guest(vcpu, addr, val, bytes);
4202
4203 return r < 0 ? X86EMUL_IO_NEEDED : X86EMUL_CONTINUE;
4204}
4205
6a4d7550 4206int kvm_write_guest_virt_system(struct x86_emulate_ctxt *ctxt,
0f65dd70 4207 gva_t addr, void *val,
2dafc6c2 4208 unsigned int bytes,
bcc55cba 4209 struct x86_exception *exception)
77c2002e 4210{
0f65dd70 4211 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
77c2002e
IE		 4212 void *data = val;
4213 int r = X86EMUL_CONTINUE;
4214
4215 while (bytes) {
14dfe855
JR		 4216 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr,
4217 PFERR_WRITE_MASK,
ab9ae313 4218 exception);
77c2002e
IE		 4219 unsigned offset = addr & (PAGE_SIZE-1);
4220 unsigned towrite = min(bytes, (unsigned)PAGE_SIZE - offset);
4221 int ret;
4222
bcc55cba 4223 if (gpa == UNMAPPED_GVA)
ab9ae313 4224 return X86EMUL_PROPAGATE_FAULT;
54bf36aa 4225 ret = kvm_vcpu_write_guest(vcpu, gpa, data, towrite);
77c2002e 4226 if (ret < 0) {
c3cd7ffa 4227 r = X86EMUL_IO_NEEDED;
77c2002e
IE		 4228 goto out;
4229 }
4230
4231 bytes -= towrite;
4232 data += towrite;
4233 addr += towrite;
4234 }
4235out:
4236 return r;
4237}
6a4d7550 4238EXPORT_SYMBOL_GPL(kvm_write_guest_virt_system);
77c2002e 4239
af7cc7d1
XG		 4240static int vcpu_mmio_gva_to_gpa(struct kvm_vcpu *vcpu, unsigned long gva,
4241 gpa_t *gpa, struct x86_exception *exception,
4242 bool write)
4243{
97d64b78
AK		 4244 u32 access = ((kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0)
4245 | (write ? PFERR_WRITE_MASK : 0);
af7cc7d1 4246
97d64b78 4247 if (vcpu_match_mmio_gva(vcpu, gva)
97ec8c06
FW		 4248 && !permission_fault(vcpu, vcpu->arch.walk_mmu,
4249 vcpu->arch.access, access)) {
bebb106a
XG		 4250 *gpa = vcpu->arch.mmio_gfn << PAGE_SHIFT |
4251 (gva & (PAGE_SIZE - 1));
4f022648 4252 trace_vcpu_match_mmio(gva, *gpa, write, false);
bebb106a
XG		 4253 return 1;
4254 }
4255
af7cc7d1
XG		 4256 *gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
4257
4258 if (*gpa == UNMAPPED_GVA)
4259 return -1;
4260
4261 /* For APIC access vmexit */
4262 if ((*gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
4263 return 1;
4264
4f022648
XG		 4265 if (vcpu_match_mmio_gpa(vcpu, *gpa)) {
4266 trace_vcpu_match_mmio(gva, *gpa, write, true);
bebb106a 4267 return 1;
4f022648 4268 }
bebb106a 4269
af7cc7d1
XG		 4270 return 0;
4271}
4272
3200f405 4273int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
bcc55cba 4274 const void *val, int bytes)
bbd9b64e
CO		 4275{
4276 int ret;
4277
54bf36aa 4278 ret = kvm_vcpu_write_guest(vcpu, gpa, val, bytes);
9f811285 4279 if (ret < 0)
bbd9b64e 4280 return 0;
f57f2ef5 4281 kvm_mmu_pte_write(vcpu, gpa, val, bytes);
bbd9b64e
CO		 4282 return 1;
4283}
4284
77d197b2
XG		 4285struct read_write_emulator_ops {
4286 int (*read_write_prepare)(struct kvm_vcpu *vcpu, void *val,
4287 int bytes);
4288 int (*read_write_emulate)(struct kvm_vcpu *vcpu, gpa_t gpa,
4289 void *val, int bytes);
4290 int (*read_write_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa,
4291 int bytes, void *val);
4292 int (*read_write_exit_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa,
4293 void *val, int bytes);
4294 bool write;
4295};
4296
4297static int read_prepare(struct kvm_vcpu *vcpu, void *val, int bytes)
4298{
4299 if (vcpu->mmio_read_completed) {
77d197b2 4300 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes,
f78146b0 4301 vcpu->mmio_fragments[0].gpa, *(u64 *)val);
77d197b2
XG		 4302 vcpu->mmio_read_completed = 0;
4303 return 1;
4304 }
4305
4306 return 0;
4307}
4308
4309static int read_emulate(struct kvm_vcpu *vcpu, gpa_t gpa,
4310 void *val, int bytes)
4311{
54bf36aa 4312 return !kvm_vcpu_read_guest(vcpu, gpa, val, bytes);
77d197b2
XG		 4313}
4314
4315static int write_emulate(struct kvm_vcpu *vcpu, gpa_t gpa,
4316 void *val, int bytes)
4317{
4318 return emulator_write_phys(vcpu, gpa, val, bytes);
4319}
4320
4321static int write_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, int bytes, void *val)
4322{
4323 trace_kvm_mmio(KVM_TRACE_MMIO_WRITE, bytes, gpa, *(u64 *)val);
4324 return vcpu_mmio_write(vcpu, gpa, bytes, val);
4325}
4326
4327static int read_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa,
4328 void *val, int bytes)
4329{
4330 trace_kvm_mmio(KVM_TRACE_MMIO_READ_UNSATISFIED, bytes, gpa, 0);
4331 return X86EMUL_IO_NEEDED;
4332}
4333
4334static int write_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa,
4335 void *val, int bytes)
4336{
f78146b0
AK		 4337 struct kvm_mmio_fragment *frag = &vcpu->mmio_fragments[0];
4338
87da7e66 4339 memcpy(vcpu->run->mmio.data, frag->data, min(8u, frag->len));
77d197b2
XG		 4340 return X86EMUL_CONTINUE;
4341}
4342
0fbe9b0b 4343static const struct read_write_emulator_ops read_emultor = {
77d197b2
XG		 4344 .read_write_prepare = read_prepare,
4345 .read_write_emulate = read_emulate,
4346 .read_write_mmio = vcpu_mmio_read,
4347 .read_write_exit_mmio = read_exit_mmio,
4348};
4349
0fbe9b0b 4350static const struct read_write_emulator_ops write_emultor = {
77d197b2
XG		 4351 .read_write_emulate = write_emulate,
4352 .read_write_mmio = write_mmio,
4353 .read_write_exit_mmio = write_exit_mmio,
4354 .write = true,
4355};
4356
22388a3c
XG		 4357static int emulator_read_write_onepage(unsigned long addr, void *val,
4358 unsigned int bytes,
4359 struct x86_exception *exception,
4360 struct kvm_vcpu *vcpu,
0fbe9b0b 4361 const struct read_write_emulator_ops *ops)
bbd9b64e 4362{
af7cc7d1
XG		 4363 gpa_t gpa;
4364 int handled, ret;
22388a3c 4365 bool write = ops->write;
f78146b0 4366 struct kvm_mmio_fragment *frag;
10589a46 4367
22388a3c 4368 ret = vcpu_mmio_gva_to_gpa(vcpu, addr, &gpa, exception, write);
bbd9b64e 4369
af7cc7d1 4370 if (ret < 0)
bbd9b64e 4371 return X86EMUL_PROPAGATE_FAULT;
bbd9b64e
CO		 4372
4373 /* For APIC access vmexit */
af7cc7d1 4374 if (ret)
bbd9b64e
CO		 4375 goto mmio;
4376
22388a3c 4377 if (ops->read_write_emulate(vcpu, gpa, val, bytes))
bbd9b64e
CO		 4378 return X86EMUL_CONTINUE;
4379
4380mmio:
4381 /*
4382 * Is this MMIO handled locally?
4383 */
22388a3c 4384 handled = ops->read_write_mmio(vcpu, gpa, bytes, val);
70252a10 4385 if (handled == bytes)
bbd9b64e 4386 return X86EMUL_CONTINUE;
bbd9b64e 4387
70252a10
AK		 4388 gpa += handled;
4389 bytes -= handled;
4390 val += handled;
4391
87da7e66
XG		 4392 WARN_ON(vcpu->mmio_nr_fragments >= KVM_MAX_MMIO_FRAGMENTS);
4393 frag = &vcpu->mmio_fragments[vcpu->mmio_nr_fragments++];
4394 frag->gpa = gpa;
4395 frag->data = val;
4396 frag->len = bytes;
f78146b0 4397 return X86EMUL_CONTINUE;
bbd9b64e
CO		 4398}
4399
52eb5a6d
XL		 4400static int emulator_read_write(struct x86_emulate_ctxt *ctxt,
4401 unsigned long addr,
22388a3c
XG		 4402 void *val, unsigned int bytes,
4403 struct x86_exception *exception,
0fbe9b0b 4404 const struct read_write_emulator_ops *ops)
bbd9b64e 4405{
0f65dd70 4406 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
f78146b0
AK		 4407 gpa_t gpa;
4408 int rc;
4409
4410 if (ops->read_write_prepare &&
4411 ops->read_write_prepare(vcpu, val, bytes))
4412 return X86EMUL_CONTINUE;
4413
4414 vcpu->mmio_nr_fragments = 0;
0f65dd70 4415
bbd9b64e
CO		 4416 /* Crossing a page boundary? */
4417 if (((addr + bytes - 1) ^ addr) & PAGE_MASK) {
f78146b0 4418 int now;
bbd9b64e
CO		 4419
4420 now = -addr & ~PAGE_MASK;
22388a3c
XG		 4421 rc = emulator_read_write_onepage(addr, val, now, exception,
4422 vcpu, ops);
4423
bbd9b64e
CO		 4424 if (rc != X86EMUL_CONTINUE)
4425 return rc;
4426 addr += now;
bac15531
NA		 4427 if (ctxt->mode != X86EMUL_MODE_PROT64)
4428 addr = (u32)addr;
bbd9b64e
CO		 4429 val += now;
4430 bytes -= now;
4431 }
22388a3c 4432
f78146b0
AK		 4433 rc = emulator_read_write_onepage(addr, val, bytes, exception,
4434 vcpu, ops);
4435 if (rc != X86EMUL_CONTINUE)
4436 return rc;
4437
4438 if (!vcpu->mmio_nr_fragments)
4439 return rc;
4440
4441 gpa = vcpu->mmio_fragments[0].gpa;
4442
4443 vcpu->mmio_needed = 1;
4444 vcpu->mmio_cur_fragment = 0;
4445
87da7e66 4446 vcpu->run->mmio.len = min(8u, vcpu->mmio_fragments[0].len);
f78146b0
AK		 4447 vcpu->run->mmio.is_write = vcpu->mmio_is_write = ops->write;
4448 vcpu->run->exit_reason = KVM_EXIT_MMIO;
4449 vcpu->run->mmio.phys_addr = gpa;
4450
4451 return ops->read_write_exit_mmio(vcpu, gpa, val, bytes);
22388a3c
XG		 4452}
4453
4454static int emulator_read_emulated(struct x86_emulate_ctxt *ctxt,
4455 unsigned long addr,
4456 void *val,
4457 unsigned int bytes,
4458 struct x86_exception *exception)
4459{
4460 return emulator_read_write(ctxt, addr, val, bytes,
4461 exception, &read_emultor);
4462}
4463
52eb5a6d 4464static int emulator_write_emulated(struct x86_emulate_ctxt *ctxt,
22388a3c
XG		 4465 unsigned long addr,
4466 const void *val,
4467 unsigned int bytes,
4468 struct x86_exception *exception)
4469{
4470 return emulator_read_write(ctxt, addr, (void *)val, bytes,
4471 exception, &write_emultor);
bbd9b64e 4472}
bbd9b64e 4473
daea3e73
AK		 4474#define CMPXCHG_TYPE(t, ptr, old, new) \
4475 (cmpxchg((t *)(ptr), *(t *)(old), *(t *)(new)) == *(t *)(old))
4476
4477#ifdef CONFIG_X86_64
4478# define CMPXCHG64(ptr, old, new) CMPXCHG_TYPE(u64, ptr, old, new)
4479#else
4480# define CMPXCHG64(ptr, old, new) \
9749a6c0 4481 (cmpxchg64((u64 *)(ptr), *(u64 *)(old), *(u64 *)(new)) == *(u64 *)(old))
daea3e73
AK		 4482#endif
4483
0f65dd70
AK		 4484static int emulator_cmpxchg_emulated(struct x86_emulate_ctxt *ctxt,
4485 unsigned long addr,
bbd9b64e
CO		 4486 const void *old,
4487 const void *new,
4488 unsigned int bytes,
0f65dd70 4489 struct x86_exception *exception)
bbd9b64e 4490{
0f65dd70 4491 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
daea3e73
AK		 4492 gpa_t gpa;
4493 struct page *page;
4494 char *kaddr;
4495 bool exchanged;
2bacc55c 4496
daea3e73
AK		 4497 /* guests cmpxchg8b have to be emulated atomically */
4498 if (bytes > 8 || (bytes & (bytes - 1)))
4499 goto emul_write;
10589a46 4500
daea3e73 4501 gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, NULL);
2bacc55c 4502
daea3e73
AK		 4503 if (gpa == UNMAPPED_GVA ||
4504 (gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
4505 goto emul_write;
2bacc55c 4506
daea3e73
AK		 4507 if (((gpa + bytes - 1) & PAGE_MASK) != (gpa & PAGE_MASK))
4508 goto emul_write;
72dc67a6 4509
54bf36aa 4510 page = kvm_vcpu_gfn_to_page(vcpu, gpa >> PAGE_SHIFT);
32cad84f 4511 if (is_error_page(page))
c19b8bd6 4512 goto emul_write;
72dc67a6 4513
8fd75e12 4514 kaddr = kmap_atomic(page);
daea3e73
AK		 4515 kaddr += offset_in_page(gpa);
4516 switch (bytes) {
4517 case 1:
4518 exchanged = CMPXCHG_TYPE(u8, kaddr, old, new);
4519 break;
4520 case 2:
4521 exchanged = CMPXCHG_TYPE(u16, kaddr, old, new);
4522 break;
4523 case 4:
4524 exchanged = CMPXCHG_TYPE(u32, kaddr, old, new);
4525 break;
4526 case 8:
4527 exchanged = CMPXCHG64(kaddr, old, new);
4528 break;
4529 default:
4530 BUG();
2bacc55c 4531 }
8fd75e12 4532 kunmap_atomic(kaddr);
daea3e73
AK		 4533 kvm_release_page_dirty(page);
4534
4535 if (!exchanged)
4536 return X86EMUL_CMPXCHG_FAILED;
4537
54bf36aa 4538 kvm_vcpu_mark_page_dirty(vcpu, gpa >> PAGE_SHIFT);
f57f2ef5 4539 kvm_mmu_pte_write(vcpu, gpa, new, bytes);
8f6abd06
GN		 4540
4541 return X86EMUL_CONTINUE;
4a5f48f6 4542
3200f405 4543emul_write:
daea3e73 4544 printk_once(KERN_WARNING "kvm: emulating exchange as write\n");
2bacc55c 4545
0f65dd70 4546 return emulator_write_emulated(ctxt, addr, new, bytes, exception);
bbd9b64e
CO		 4547}
4548
cf8f70bf
GN		 4549static int kernel_pio(struct kvm_vcpu *vcpu, void *pd)
4550{
4551 /* TODO: String I/O for in kernel device */
4552 int r;
4553
4554 if (vcpu->arch.pio.in)
e32edf4f 4555 r = kvm_io_bus_read(vcpu, KVM_PIO_BUS, vcpu->arch.pio.port,
cf8f70bf
GN		 4556 vcpu->arch.pio.size, pd);
4557 else
e32edf4f 4558 r = kvm_io_bus_write(vcpu, KVM_PIO_BUS,
cf8f70bf
GN		 4559 vcpu->arch.pio.port, vcpu->arch.pio.size,
4560 pd);
4561 return r;
4562}
4563
6f6fbe98
XG		 4564static int emulator_pio_in_out(struct kvm_vcpu *vcpu, int size,
4565 unsigned short port, void *val,
4566 unsigned int count, bool in)
cf8f70bf 4567{
cf8f70bf 4568 vcpu->arch.pio.port = port;
6f6fbe98 4569 vcpu->arch.pio.in = in;
7972995b 4570 vcpu->arch.pio.count = count;
cf8f70bf
GN		 4571 vcpu->arch.pio.size = size;
4572
4573 if (!kernel_pio(vcpu, vcpu->arch.pio_data)) {
7972995b 4574 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 4575 return 1;
4576 }
4577
4578 vcpu->run->exit_reason = KVM_EXIT_IO;
6f6fbe98 4579 vcpu->run->io.direction = in ? KVM_EXIT_IO_IN : KVM_EXIT_IO_OUT;
cf8f70bf
GN		 4580 vcpu->run->io.size = size;
4581 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
4582 vcpu->run->io.count = count;
4583 vcpu->run->io.port = port;
4584
4585 return 0;
4586}
4587
6f6fbe98
XG		 4588static int emulator_pio_in_emulated(struct x86_emulate_ctxt *ctxt,
4589 int size, unsigned short port, void *val,
4590 unsigned int count)
cf8f70bf 4591{
ca1d4a9e 4592 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
6f6fbe98 4593 int ret;
ca1d4a9e 4594
6f6fbe98
XG		 4595 if (vcpu->arch.pio.count)
4596 goto data_avail;
cf8f70bf 4597
6f6fbe98
XG		 4598 ret = emulator_pio_in_out(vcpu, size, port, val, count, true);
4599 if (ret) {
4600data_avail:
4601 memcpy(val, vcpu->arch.pio_data, size * count);
1171903d 4602 trace_kvm_pio(KVM_PIO_IN, port, size, count, vcpu->arch.pio_data);
7972995b 4603 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 4604 return 1;
4605 }
4606
cf8f70bf
GN		 4607 return 0;
4608}
4609
6f6fbe98
XG		 4610static int emulator_pio_out_emulated(struct x86_emulate_ctxt *ctxt,
4611 int size, unsigned short port,
4612 const void *val, unsigned int count)
4613{
4614 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4615
4616 memcpy(vcpu->arch.pio_data, val, size * count);
1171903d 4617 trace_kvm_pio(KVM_PIO_OUT, port, size, count, vcpu->arch.pio_data);
6f6fbe98
XG		 4618 return emulator_pio_in_out(vcpu, size, port, (void *)val, count, false);
4619}
4620
bbd9b64e
CO		 4621static unsigned long get_segment_base(struct kvm_vcpu *vcpu, int seg)
4622{
4623 return kvm_x86_ops->get_segment_base(vcpu, seg);
4624}
4625
3cb16fe7 4626static void emulator_invlpg(struct x86_emulate_ctxt *ctxt, ulong address)
bbd9b64e 4627{
3cb16fe7 4628 kvm_mmu_invlpg(emul_to_vcpu(ctxt), address);
bbd9b64e
CO		 4629}
4630
5cb56059 4631int kvm_emulate_wbinvd_noskip(struct kvm_vcpu *vcpu)
f5f48ee1
SY		 4632{
4633 if (!need_emulate_wbinvd(vcpu))
4634 return X86EMUL_CONTINUE;
4635
4636 if (kvm_x86_ops->has_wbinvd_exit()) {
2eec7343
JK		 4637 int cpu = get_cpu();
4638
4639 cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask);
f5f48ee1
SY		 4640 smp_call_function_many(vcpu->arch.wbinvd_dirty_mask,
4641 wbinvd_ipi, NULL, 1);
2eec7343 4642 put_cpu();
f5f48ee1 4643 cpumask_clear(vcpu->arch.wbinvd_dirty_mask);
2eec7343
JK		 4644 } else
4645 wbinvd();
f5f48ee1
SY		 4646 return X86EMUL_CONTINUE;
4647}
5cb56059
JS		 4648
4649int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu)
4650{
4651 kvm_x86_ops->skip_emulated_instruction(vcpu);
4652 return kvm_emulate_wbinvd_noskip(vcpu);
4653}
f5f48ee1
SY		 4654EXPORT_SYMBOL_GPL(kvm_emulate_wbinvd);
4655
5cb56059
JS		 4656
4657
bcaf5cc5
AK		 4658static void emulator_wbinvd(struct x86_emulate_ctxt *ctxt)
4659{
5cb56059 4660 kvm_emulate_wbinvd_noskip(emul_to_vcpu(ctxt));
bcaf5cc5
AK		 4661}
4662
52eb5a6d
XL		 4663static int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr,
4664 unsigned long *dest)
bbd9b64e 4665{
16f8a6f9 4666 return kvm_get_dr(emul_to_vcpu(ctxt), dr, dest);
bbd9b64e
CO		 4667}
4668
52eb5a6d
XL		 4669static int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr,
4670 unsigned long value)
bbd9b64e 4671{
338dbc97 4672
717746e3 4673 return __kvm_set_dr(emul_to_vcpu(ctxt), dr, value);
bbd9b64e
CO		 4674}
4675
52a46617 4676static u64 mk_cr_64(u64 curr_cr, u32 new_val)
5fdbf976 4677{
52a46617 4678 return (curr_cr & ~((1ULL << 32) - 1)) | new_val;
5fdbf976
MT		 4679}
4680
717746e3 4681static unsigned long emulator_get_cr(struct x86_emulate_ctxt *ctxt, int cr)
bbd9b64e 4682{
717746e3 4683 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
52a46617
GN		 4684 unsigned long value;
4685
4686 switch (cr) {
4687 case 0:
4688 value = kvm_read_cr0(vcpu);
4689 break;
4690 case 2:
4691 value = vcpu->arch.cr2;
4692 break;
4693 case 3:
9f8fe504 4694 value = kvm_read_cr3(vcpu);
52a46617
GN		 4695 break;
4696 case 4:
4697 value = kvm_read_cr4(vcpu);
4698 break;
4699 case 8:
4700 value = kvm_get_cr8(vcpu);
4701 break;
4702 default:
a737f256 4703 kvm_err("%s: unexpected cr %u\n", __func__, cr);
52a46617
GN		 4704 return 0;
4705 }
4706
4707 return value;
4708}
4709
717746e3 4710static int emulator_set_cr(struct x86_emulate_ctxt *ctxt, int cr, ulong val)
52a46617 4711{
717746e3 4712 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
0f12244f
GN		 4713 int res = 0;
4714
52a46617
GN		 4715 switch (cr) {
4716 case 0:
49a9b07e 4717 res = kvm_set_cr0(vcpu, mk_cr_64(kvm_read_cr0(vcpu), val));
52a46617
GN		 4718 break;
4719 case 2:
4720 vcpu->arch.cr2 = val;
4721 break;
4722 case 3:
2390218b 4723 res = kvm_set_cr3(vcpu, val);
52a46617
GN		 4724 break;
4725 case 4:
a83b29c6 4726 res = kvm_set_cr4(vcpu, mk_cr_64(kvm_read_cr4(vcpu), val));
52a46617
GN		 4727 break;
4728 case 8:
eea1cff9 4729 res = kvm_set_cr8(vcpu, val);
52a46617
GN		 4730 break;
4731 default:
a737f256 4732 kvm_err("%s: unexpected cr %u\n", __func__, cr);
0f12244f 4733 res = -1;
52a46617 4734 }
0f12244f
GN		 4735
4736 return res;
52a46617
GN		 4737}
4738
717746e3 4739static int emulator_get_cpl(struct x86_emulate_ctxt *ctxt)
9c537244 4740{
717746e3 4741 return kvm_x86_ops->get_cpl(emul_to_vcpu(ctxt));
9c537244
GN		 4742}
4743
4bff1e86 4744static void emulator_get_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
2dafc6c2 4745{
4bff1e86 4746 kvm_x86_ops->get_gdt(emul_to_vcpu(ctxt), dt);
2dafc6c2
GN		 4747}
4748
4bff1e86 4749static void emulator_get_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
160ce1f1 4750{
4bff1e86 4751 kvm_x86_ops->get_idt(emul_to_vcpu(ctxt), dt);
160ce1f1
MG		 4752}
4753
1ac9d0cf
AK		 4754static void emulator_set_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
4755{
4756 kvm_x86_ops->set_gdt(emul_to_vcpu(ctxt), dt);
4757}
4758
4759static void emulator_set_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
4760{
4761 kvm_x86_ops->set_idt(emul_to_vcpu(ctxt), dt);
4762}
4763
4bff1e86
AK		 4764static unsigned long emulator_get_cached_segment_base(
4765 struct x86_emulate_ctxt *ctxt, int seg)
5951c442 4766{
4bff1e86 4767 return get_segment_base(emul_to_vcpu(ctxt), seg);
5951c442
GN		 4768}
4769
1aa36616
AK		 4770static bool emulator_get_segment(struct x86_emulate_ctxt *ctxt, u16 *selector,
4771 struct desc_struct *desc, u32 *base3,
4772 int seg)
2dafc6c2
GN		 4773{
4774 struct kvm_segment var;
4775
4bff1e86 4776 kvm_get_segment(emul_to_vcpu(ctxt), &var, seg);
1aa36616 4777 *selector = var.selector;
2dafc6c2 4778
378a8b09
GN		 4779 if (var.unusable) {
4780 memset(desc, 0, sizeof(*desc));
2dafc6c2 4781 return false;
378a8b09 4782 }
2dafc6c2
GN		 4783
4784 if (var.g)
4785 var.limit >>= 12;
4786 set_desc_limit(desc, var.limit);
4787 set_desc_base(desc, (unsigned long)var.base);
5601d05b
GN		 4788#ifdef CONFIG_X86_64
4789 if (base3)
4790 *base3 = var.base >> 32;
4791#endif
2dafc6c2
GN		 4792 desc->type = var.type;
4793 desc->s = var.s;
4794 desc->dpl = var.dpl;
4795 desc->p = var.present;
4796 desc->avl = var.avl;
4797 desc->l = var.l;
4798 desc->d = var.db;
4799 desc->g = var.g;
4800
4801 return true;
4802}
4803
1aa36616
AK		 4804static void emulator_set_segment(struct x86_emulate_ctxt *ctxt, u16 selector,
4805 struct desc_struct *desc, u32 base3,
4806 int seg)
2dafc6c2 4807{
4bff1e86 4808 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
2dafc6c2
GN		 4809 struct kvm_segment var;
4810
1aa36616 4811 var.selector = selector;
2dafc6c2 4812 var.base = get_desc_base(desc);
5601d05b
GN		 4813#ifdef CONFIG_X86_64
4814 var.base |= ((u64)base3) << 32;
4815#endif
2dafc6c2
GN		 4816 var.limit = get_desc_limit(desc);
4817 if (desc->g)
4818 var.limit = (var.limit << 12) | 0xfff;
4819 var.type = desc->type;
2dafc6c2
GN		 4820 var.dpl = desc->dpl;
4821 var.db = desc->d;
4822 var.s = desc->s;
4823 var.l = desc->l;
4824 var.g = desc->g;
4825 var.avl = desc->avl;
4826 var.present = desc->p;
4827 var.unusable = !var.present;
4828 var.padding = 0;
4829
4830 kvm_set_segment(vcpu, &var, seg);
4831 return;
4832}
4833
717746e3
AK		 4834static int emulator_get_msr(struct x86_emulate_ctxt *ctxt,
4835 u32 msr_index, u64 *pdata)
4836{
609e36d3
PB		 4837 struct msr_data msr;
4838 int r;
4839
4840 msr.index = msr_index;
4841 msr.host_initiated = false;
4842 r = kvm_get_msr(emul_to_vcpu(ctxt), &msr);
4843 if (r)
4844 return r;
4845
4846 *pdata = msr.data;
4847 return 0;
717746e3
AK		 4848}
4849
4850static int emulator_set_msr(struct x86_emulate_ctxt *ctxt,
4851 u32 msr_index, u64 data)
4852{
8fe8ab46
WA		 4853 struct msr_data msr;
4854
4855 msr.data = data;
4856 msr.index = msr_index;
4857 msr.host_initiated = false;
4858 return kvm_set_msr(emul_to_vcpu(ctxt), &msr);
717746e3
AK		 4859}
4860
64d60670
PB		 4861static u64 emulator_get_smbase(struct x86_emulate_ctxt *ctxt)
4862{
4863 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4864
4865 return vcpu->arch.smbase;
4866}
4867
4868static void emulator_set_smbase(struct x86_emulate_ctxt *ctxt, u64 smbase)
4869{
4870 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4871
4872 vcpu->arch.smbase = smbase;
4873}
4874
67f4d428
NA		 4875static int emulator_check_pmc(struct x86_emulate_ctxt *ctxt,
4876 u32 pmc)
4877{
c6702c9d 4878 return kvm_pmu_is_valid_msr_idx(emul_to_vcpu(ctxt), pmc);
67f4d428
NA		 4879}
4880
222d21aa
AK		 4881static int emulator_read_pmc(struct x86_emulate_ctxt *ctxt,
4882 u32 pmc, u64 *pdata)
4883{
c6702c9d 4884 return kvm_pmu_rdpmc(emul_to_vcpu(ctxt), pmc, pdata);
222d21aa
AK		 4885}
4886
6c3287f7
AK		 4887static void emulator_halt(struct x86_emulate_ctxt *ctxt)
4888{
4889 emul_to_vcpu(ctxt)->arch.halt_request = 1;
4890}
4891
5037f6f3
AK		 4892static void emulator_get_fpu(struct x86_emulate_ctxt *ctxt)
4893{
4894 preempt_disable();
5197b808 4895 kvm_load_guest_fpu(emul_to_vcpu(ctxt));
5037f6f3
AK		 4896 /*
4897 * CR0.TS may reference the host fpu state, not the guest fpu state,
4898 * so it may be clear at this point.
4899 */
4900 clts();
4901}
4902
4903static void emulator_put_fpu(struct x86_emulate_ctxt *ctxt)
4904{
4905 preempt_enable();
4906}
4907
2953538e 4908static int emulator_intercept(struct x86_emulate_ctxt *ctxt,
8a76d7f2 4909 struct x86_instruction_info *info,
c4f035c6
AK		 4910 enum x86_intercept_stage stage)
4911{
2953538e 4912 return kvm_x86_ops->check_intercept(emul_to_vcpu(ctxt), info, stage);
c4f035c6
AK		 4913}
4914
0017f93a 4915static void emulator_get_cpuid(struct x86_emulate_ctxt *ctxt,
bdb42f5a
SB		 4916 u32 *eax, u32 *ebx, u32 *ecx, u32 *edx)
4917{
0017f93a 4918 kvm_cpuid(emul_to_vcpu(ctxt), eax, ebx, ecx, edx);
bdb42f5a
SB		 4919}
4920
dd856efa
AK		 4921static ulong emulator_read_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg)
4922{
4923 return kvm_register_read(emul_to_vcpu(ctxt), reg);
4924}
4925
4926static void emulator_write_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg, ulong val)
4927{
4928 kvm_register_write(emul_to_vcpu(ctxt), reg, val);
4929}
4930
801806d9
NA		 4931static void emulator_set_nmi_mask(struct x86_emulate_ctxt *ctxt, bool masked)
4932{
4933 kvm_x86_ops->set_nmi_mask(emul_to_vcpu(ctxt), masked);
4934}
4935
0225fb50 4936static const struct x86_emulate_ops emulate_ops = {
dd856efa
AK		 4937 .read_gpr = emulator_read_gpr,
4938 .write_gpr = emulator_write_gpr,
1871c602 4939 .read_std = kvm_read_guest_virt_system,
2dafc6c2 4940 .write_std = kvm_write_guest_virt_system,
7a036a6f 4941 .read_phys = kvm_read_guest_phys_system,
1871c602 4942 .fetch = kvm_fetch_guest_virt,
bbd9b64e
CO		 4943 .read_emulated = emulator_read_emulated,
4944 .write_emulated = emulator_write_emulated,
4945 .cmpxchg_emulated = emulator_cmpxchg_emulated,
3cb16fe7 4946 .invlpg = emulator_invlpg,
cf8f70bf
GN		 4947 .pio_in_emulated = emulator_pio_in_emulated,
4948 .pio_out_emulated = emulator_pio_out_emulated,
1aa36616
AK		 4949 .get_segment = emulator_get_segment,
4950 .set_segment = emulator_set_segment,
5951c442 4951 .get_cached_segment_base = emulator_get_cached_segment_base,
2dafc6c2 4952 .get_gdt = emulator_get_gdt,
160ce1f1 4953 .get_idt = emulator_get_idt,
1ac9d0cf
AK		 4954 .set_gdt = emulator_set_gdt,
4955 .set_idt = emulator_set_idt,
52a46617
GN		 4956 .get_cr = emulator_get_cr,
4957 .set_cr = emulator_set_cr,
9c537244 4958 .cpl = emulator_get_cpl,
35aa5375
GN		 4959 .get_dr = emulator_get_dr,
4960 .set_dr = emulator_set_dr,
64d60670
PB		 4961 .get_smbase = emulator_get_smbase,
4962 .set_smbase = emulator_set_smbase,
717746e3
AK		 4963 .set_msr = emulator_set_msr,
4964 .get_msr = emulator_get_msr,
67f4d428 4965 .check_pmc = emulator_check_pmc,
222d21aa 4966 .read_pmc = emulator_read_pmc,
6c3287f7 4967 .halt = emulator_halt,
bcaf5cc5 4968 .wbinvd = emulator_wbinvd,
d6aa1000 4969 .fix_hypercall = emulator_fix_hypercall,
5037f6f3
AK		 4970 .get_fpu = emulator_get_fpu,
4971 .put_fpu = emulator_put_fpu,
c4f035c6 4972 .intercept = emulator_intercept,
bdb42f5a 4973 .get_cpuid = emulator_get_cpuid,
801806d9 4974 .set_nmi_mask = emulator_set_nmi_mask,
bbd9b64e
CO		 4975};
4976
95cb2295
GN		 4977static void toggle_interruptibility(struct kvm_vcpu *vcpu, u32 mask)
4978{
37ccdcbe 4979 u32 int_shadow = kvm_x86_ops->get_interrupt_shadow(vcpu);
95cb2295
GN		 4980 /*
4981 * an sti; sti; sequence only disable interrupts for the first
4982 * instruction. So, if the last instruction, be it emulated or
4983 * not, left the system with the INT_STI flag enabled, it
4984 * means that the last instruction is an sti. We should not
4985 * leave the flag on in this case. The same goes for mov ss
4986 */
37ccdcbe
PB		 4987 if (int_shadow & mask)
4988 mask = 0;
6addfc42 4989 if (unlikely(int_shadow || mask)) {
95cb2295 4990 kvm_x86_ops->set_interrupt_shadow(vcpu, mask);
6addfc42
PB		 4991 if (!mask)
4992 kvm_make_request(KVM_REQ_EVENT, vcpu);
4993 }
95cb2295
GN		 4994}
4995
ef54bcfe 4996static bool inject_emulated_exception(struct kvm_vcpu *vcpu)
54b8486f
GN		 4997{
4998 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
da9cb575 4999 if (ctxt->exception.vector == PF_VECTOR)
ef54bcfe
PB		 5000 return kvm_propagate_fault(vcpu, &ctxt->exception);
5001
5002 if (ctxt->exception.error_code_valid)
da9cb575
AK		 5003 kvm_queue_exception_e(vcpu, ctxt->exception.vector,
5004 ctxt->exception.error_code);
54b8486f 5005 else
da9cb575 5006 kvm_queue_exception(vcpu, ctxt->exception.vector);
ef54bcfe 5007 return false;
54b8486f
GN		 5008}
5009
8ec4722d
MG		 5010static void init_emulate_ctxt(struct kvm_vcpu *vcpu)
5011{
adf52235 5012 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
8ec4722d
MG		 5013 int cs_db, cs_l;
5014
8ec4722d
MG		 5015 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
5016
adf52235
TY		 5017 ctxt->eflags = kvm_get_rflags(vcpu);
5018 ctxt->eip = kvm_rip_read(vcpu);
5019 ctxt->mode = (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL :
5020 (ctxt->eflags & X86_EFLAGS_VM) ? X86EMUL_MODE_VM86 :
42bf549f 5021 (cs_l && is_long_mode(vcpu)) ? X86EMUL_MODE_PROT64 :
adf52235
TY		 5022 cs_db ? X86EMUL_MODE_PROT32 :
5023 X86EMUL_MODE_PROT16;
a584539b 5024 BUILD_BUG_ON(HF_GUEST_MASK != X86EMUL_GUEST_MASK);
64d60670
PB		 5025 BUILD_BUG_ON(HF_SMM_MASK != X86EMUL_SMM_MASK);
5026 BUILD_BUG_ON(HF_SMM_INSIDE_NMI_MASK != X86EMUL_SMM_INSIDE_NMI_MASK);
a584539b 5027 ctxt->emul_flags = vcpu->arch.hflags;
adf52235 5028
dd856efa 5029 init_decode_cache(ctxt);
7ae441ea 5030 vcpu->arch.emulate_regs_need_sync_from_vcpu = false;
8ec4722d
MG		 5031}
5032
71f9833b 5033int kvm_inject_realmode_interrupt(struct kvm_vcpu *vcpu, int irq, int inc_eip)
63995653 5034{
9d74191a 5035 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
63995653
MG		 5036 int ret;
5037
5038 init_emulate_ctxt(vcpu);
5039
9dac77fa
AK		 5040 ctxt->op_bytes = 2;
5041 ctxt->ad_bytes = 2;
5042 ctxt->_eip = ctxt->eip + inc_eip;
9d74191a 5043 ret = emulate_int_real(ctxt, irq);
63995653
MG		 5044
5045 if (ret != X86EMUL_CONTINUE)
5046 return EMULATE_FAIL;
5047
9dac77fa 5048 ctxt->eip = ctxt->_eip;
9d74191a
TY		 5049 kvm_rip_write(vcpu, ctxt->eip);
5050 kvm_set_rflags(vcpu, ctxt->eflags);
63995653
MG		 5051
5052 if (irq == NMI_VECTOR)
7460fb4a 5053 vcpu->arch.nmi_pending = 0;
63995653
MG		 5054 else
5055 vcpu->arch.interrupt.pending = false;
5056
5057 return EMULATE_DONE;
5058}
5059EXPORT_SYMBOL_GPL(kvm_inject_realmode_interrupt);
5060
6d77dbfc
GN		 5061static int handle_emulation_failure(struct kvm_vcpu *vcpu)
5062{
fc3a9157
JR		 5063 int r = EMULATE_DONE;
5064
6d77dbfc
GN		 5065 ++vcpu->stat.insn_emulation_fail;
5066 trace_kvm_emulate_insn_failed(vcpu);
a2b9e6c1 5067 if (!is_guest_mode(vcpu) && kvm_x86_ops->get_cpl(vcpu) == 0) {
fc3a9157
JR		 5068 vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR;
5069 vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION;
5070 vcpu->run->internal.ndata = 0;
5071 r = EMULATE_FAIL;
5072 }
6d77dbfc 5073 kvm_queue_exception(vcpu, UD_VECTOR);
fc3a9157
JR		 5074
5075 return r;
6d77dbfc
GN		 5076}
5077
93c05d3e 5078static bool reexecute_instruction(struct kvm_vcpu *vcpu, gva_t cr2,
991eebf9
GN		 5079 bool write_fault_to_shadow_pgtable,
5080 int emulation_type)
a6f177ef 5081{
95b3cf69 5082 gpa_t gpa = cr2;
8e3d9d06 5083 pfn_t pfn;
a6f177ef 5084
991eebf9
GN		 5085 if (emulation_type & EMULTYPE_NO_REEXECUTE)
5086 return false;
5087
95b3cf69
XG		 5088 if (!vcpu->arch.mmu.direct_map) {
5089 /*
5090 * Write permission should be allowed since only
5091 * write access need to be emulated.
5092 */
5093 gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2, NULL);
a6f177ef 5094
95b3cf69
XG		 5095 /*
5096 * If the mapping is invalid in guest, let cpu retry
5097 * it to generate fault.
5098 */
5099 if (gpa == UNMAPPED_GVA)
5100 return true;
5101 }
a6f177ef 5102
8e3d9d06
XG		 5103 /*
5104 * Do not retry the unhandleable instruction if it faults on the
5105 * readonly host memory, otherwise it will goto a infinite loop:
5106 * retry instruction -> write #PF -> emulation fail -> retry
5107 * instruction -> ...
5108 */
5109 pfn = gfn_to_pfn(vcpu->kvm, gpa_to_gfn(gpa));
95b3cf69
XG		 5110
5111 /*
5112 * If the instruction failed on the error pfn, it can not be fixed,
5113 * report the error to userspace.
5114 */
5115 if (is_error_noslot_pfn(pfn))
5116 return false;
5117
5118 kvm_release_pfn_clean(pfn);
5119
5120 /* The instructions are well-emulated on direct mmu. */
5121 if (vcpu->arch.mmu.direct_map) {
5122 unsigned int indirect_shadow_pages;
5123
5124 spin_lock(&vcpu->kvm->mmu_lock);
5125 indirect_shadow_pages = vcpu->kvm->arch.indirect_shadow_pages;
5126 spin_unlock(&vcpu->kvm->mmu_lock);
5127
5128 if (indirect_shadow_pages)
5129 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
5130
a6f177ef 5131 return true;
8e3d9d06 5132 }
a6f177ef 5133
95b3cf69
XG		 5134 /*
5135 * if emulation was due to access to shadowed page table
5136 * and it failed try to unshadow page and re-enter the
5137 * guest to let CPU execute the instruction.
5138 */
5139 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
93c05d3e
XG		 5140
5141 /*
5142 * If the access faults on its page table, it can not
5143 * be fixed by unprotecting shadow page and it should
5144 * be reported to userspace.
5145 */
5146 return !write_fault_to_shadow_pgtable;
a6f177ef
GN		 5147}
5148
1cb3f3ae
XG		 5149static bool retry_instruction(struct x86_emulate_ctxt *ctxt,
5150 unsigned long cr2, int emulation_type)
5151{
5152 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
5153 unsigned long last_retry_eip, last_retry_addr, gpa = cr2;
5154
5155 last_retry_eip = vcpu->arch.last_retry_eip;
5156 last_retry_addr = vcpu->arch.last_retry_addr;
5157
5158 /*
5159 * If the emulation is caused by #PF and it is non-page_table
5160 * writing instruction, it means the VM-EXIT is caused by shadow
5161 * page protected, we can zap the shadow page and retry this
5162 * instruction directly.
5163 *
5164 * Note: if the guest uses a non-page-table modifying instruction
5165 * on the PDE that points to the instruction, then we will unmap
5166 * the instruction and go to an infinite loop. So, we cache the
5167 * last retried eip and the last fault address, if we meet the eip
5168 * and the address again, we can break out of the potential infinite
5169 * loop.
5170 */
5171 vcpu->arch.last_retry_eip = vcpu->arch.last_retry_addr = 0;
5172
5173 if (!(emulation_type & EMULTYPE_RETRY))
5174 return false;
5175
5176 if (x86_page_table_writing_insn(ctxt))
5177 return false;
5178
5179 if (ctxt->eip == last_retry_eip && last_retry_addr == cr2)
5180 return false;
5181
5182 vcpu->arch.last_retry_eip = ctxt->eip;
5183 vcpu->arch.last_retry_addr = cr2;
5184
5185 if (!vcpu->arch.mmu.direct_map)
5186 gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2, NULL);
5187
22368028 5188 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
1cb3f3ae
XG		 5189
5190 return true;
5191}
5192
716d51ab
GN		 5193static int complete_emulated_mmio(struct kvm_vcpu *vcpu);
5194static int complete_emulated_pio(struct kvm_vcpu *vcpu);
5195
64d60670 5196static void kvm_smm_changed(struct kvm_vcpu *vcpu)
a584539b 5197{
64d60670 5198 if (!(vcpu->arch.hflags & HF_SMM_MASK)) {
660a5d51
PB		 5199 /* This is a good place to trace that we are exiting SMM. */
5200 trace_kvm_enter_smm(vcpu->vcpu_id, vcpu->arch.smbase, false);
5201
64d60670
PB		 5202 if (unlikely(vcpu->arch.smi_pending)) {
5203 kvm_make_request(KVM_REQ_SMI, vcpu);
5204 vcpu->arch.smi_pending = 0;
cd7764fe
PB		 5205 } else {
5206 /* Process a latched INIT, if any. */
5207 kvm_make_request(KVM_REQ_EVENT, vcpu);
64d60670
PB		 5208 }
5209 }
699023e2
PB		 5210
5211 kvm_mmu_reset_context(vcpu);
64d60670
PB		 5212}
5213
5214static void kvm_set_hflags(struct kvm_vcpu *vcpu, unsigned emul_flags)
5215{
5216 unsigned changed = vcpu->arch.hflags ^ emul_flags;
5217
a584539b 5218 vcpu->arch.hflags = emul_flags;
64d60670
PB		 5219
5220 if (changed & HF_SMM_MASK)
5221 kvm_smm_changed(vcpu);
a584539b
PB		 5222}
5223
4a1e10d5
PB		 5224static int kvm_vcpu_check_hw_bp(unsigned long addr, u32 type, u32 dr7,
5225 unsigned long *db)
5226{
5227 u32 dr6 = 0;
5228 int i;
5229 u32 enable, rwlen;
5230
5231 enable = dr7;
5232 rwlen = dr7 >> 16;
5233 for (i = 0; i < 4; i++, enable >>= 2, rwlen >>= 4)
5234 if ((enable & 3) && (rwlen & 15) == type && db[i] == addr)
5235 dr6 |= (1 << i);
5236 return dr6;
5237}
5238
6addfc42 5239static void kvm_vcpu_check_singlestep(struct kvm_vcpu *vcpu, unsigned long rflags, int *r)
663f4c61
PB		 5240{
5241 struct kvm_run *kvm_run = vcpu->run;
5242
5243 /*
6addfc42
PB		 5244 * rflags is the old, "raw" value of the flags. The new value has
5245 * not been saved yet.
663f4c61
PB		 5246 *
5247 * This is correct even for TF set by the guest, because "the
5248 * processor will not generate this exception after the instruction
5249 * that sets the TF flag".
5250 */
663f4c61
PB		 5251 if (unlikely(rflags & X86_EFLAGS_TF)) {
5252 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) {
6f43ed01
NA		 5253 kvm_run->debug.arch.dr6 = DR6_BS | DR6_FIXED_1 |
5254 DR6_RTM;
663f4c61
PB		 5255 kvm_run->debug.arch.pc = vcpu->arch.singlestep_rip;
5256 kvm_run->debug.arch.exception = DB_VECTOR;
5257 kvm_run->exit_reason = KVM_EXIT_DEBUG;
5258 *r = EMULATE_USER_EXIT;
5259 } else {
5260 vcpu->arch.emulate_ctxt.eflags &= ~X86_EFLAGS_TF;
5261 /*
5262 * "Certain debug exceptions may clear bit 0-3. The
5263 * remaining contents of the DR6 register are never
5264 * cleared by the processor".
5265 */
5266 vcpu->arch.dr6 &= ~15;
6f43ed01 5267 vcpu->arch.dr6 |= DR6_BS | DR6_RTM;
663f4c61
PB		 5268 kvm_queue_exception(vcpu, DB_VECTOR);
5269 }
5270 }
5271}
5272
4a1e10d5
PB		 5273static bool kvm_vcpu_check_breakpoint(struct kvm_vcpu *vcpu, int *r)
5274{
4a1e10d5
PB		 5275 if (unlikely(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) &&
5276 (vcpu->arch.guest_debug_dr7 & DR7_BP_EN_MASK)) {
82b32774
NA		 5277 struct kvm_run *kvm_run = vcpu->run;
5278 unsigned long eip = kvm_get_linear_rip(vcpu);
5279 u32 dr6 = kvm_vcpu_check_hw_bp(eip, 0,
4a1e10d5
PB		 5280 vcpu->arch.guest_debug_dr7,
5281 vcpu->arch.eff_db);
5282
5283 if (dr6 != 0) {
6f43ed01 5284 kvm_run->debug.arch.dr6 = dr6 | DR6_FIXED_1 | DR6_RTM;
82b32774 5285 kvm_run->debug.arch.pc = eip;
4a1e10d5
PB		 5286 kvm_run->debug.arch.exception = DB_VECTOR;
5287 kvm_run->exit_reason = KVM_EXIT_DEBUG;
5288 *r = EMULATE_USER_EXIT;
5289 return true;
5290 }
5291 }
5292
4161a569
NA		 5293 if (unlikely(vcpu->arch.dr7 & DR7_BP_EN_MASK) &&
5294 !(kvm_get_rflags(vcpu) & X86_EFLAGS_RF)) {
82b32774
NA		 5295 unsigned long eip = kvm_get_linear_rip(vcpu);
5296 u32 dr6 = kvm_vcpu_check_hw_bp(eip, 0,
4a1e10d5
PB		 5297 vcpu->arch.dr7,
5298 vcpu->arch.db);
5299
5300 if (dr6 != 0) {
5301 vcpu->arch.dr6 &= ~15;
6f43ed01 5302 vcpu->arch.dr6 |= dr6 | DR6_RTM;
4a1e10d5
PB		 5303 kvm_queue_exception(vcpu, DB_VECTOR);
5304 *r = EMULATE_DONE;
5305 return true;
5306 }
5307 }
5308
5309 return false;
5310}
5311
51d8b661
AP		 5312int x86_emulate_instruction(struct kvm_vcpu *vcpu,
5313 unsigned long cr2,
dc25e89e
AP		 5314 int emulation_type,
5315 void *insn,
5316 int insn_len)
bbd9b64e 5317{
95cb2295 5318 int r;
9d74191a 5319 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
7ae441ea 5320 bool writeback = true;
93c05d3e 5321 bool write_fault_to_spt = vcpu->arch.write_fault_to_shadow_pgtable;
bbd9b64e 5322
93c05d3e
XG		 5323 /*
5324 * Clear write_fault_to_shadow_pgtable here to ensure it is
5325 * never reused.
5326 */
5327 vcpu->arch.write_fault_to_shadow_pgtable = false;
26eef70c 5328 kvm_clear_exception_queue(vcpu);
8d7d8102 5329
571008da 5330 if (!(emulation_type & EMULTYPE_NO_DECODE)) {
8ec4722d 5331 init_emulate_ctxt(vcpu);
4a1e10d5
PB		 5332
5333 /*
5334 * We will reenter on the same instruction since
5335 * we do not set complete_userspace_io. This does not
5336 * handle watchpoints yet, those would be handled in
5337 * the emulate_ops.
5338 */
5339 if (kvm_vcpu_check_breakpoint(vcpu, &r))
5340 return r;
5341
9d74191a
TY		 5342 ctxt->interruptibility = 0;
5343 ctxt->have_exception = false;
e0ad0b47 5344 ctxt->exception.vector = -1;
9d74191a 5345 ctxt->perm_ok = false;
bbd9b64e 5346
b51e974f 5347 ctxt->ud = emulation_type & EMULTYPE_TRAP_UD;
4005996e 5348
9d74191a 5349 r = x86_decode_insn(ctxt, insn, insn_len);
bbd9b64e 5350
e46479f8 5351 trace_kvm_emulate_insn_start(vcpu);
f2b5756b 5352 ++vcpu->stat.insn_emulation;
1d2887e2 5353 if (r != EMULATION_OK) {
4005996e
AK		 5354 if (emulation_type & EMULTYPE_TRAP_UD)
5355 return EMULATE_FAIL;
991eebf9
GN		 5356 if (reexecute_instruction(vcpu, cr2, write_fault_to_spt,
5357 emulation_type))
bbd9b64e 5358 return EMULATE_DONE;
6d77dbfc
GN		 5359 if (emulation_type & EMULTYPE_SKIP)
5360 return EMULATE_FAIL;
5361 return handle_emulation_failure(vcpu);
bbd9b64e
CO		 5362 }
5363 }
5364
ba8afb6b 5365 if (emulation_type & EMULTYPE_SKIP) {
9dac77fa 5366 kvm_rip_write(vcpu, ctxt->_eip);
bb663c7a
NA		 5367 if (ctxt->eflags & X86_EFLAGS_RF)
5368 kvm_set_rflags(vcpu, ctxt->eflags & ~X86_EFLAGS_RF);
ba8afb6b
GN		 5369 return EMULATE_DONE;
5370 }
5371
1cb3f3ae
XG		 5372 if (retry_instruction(ctxt, cr2, emulation_type))
5373 return EMULATE_DONE;
5374
7ae441ea 5375 /* this is needed for vmware backdoor interface to work since it
4d2179e1 5376 changes registers values during IO operation */
7ae441ea
GN		 5377 if (vcpu->arch.emulate_regs_need_sync_from_vcpu) {
5378 vcpu->arch.emulate_regs_need_sync_from_vcpu = false;
dd856efa 5379 emulator_invalidate_register_cache(ctxt);
7ae441ea 5380 }
4d2179e1 5381
5cd21917 5382restart:
9d74191a 5383 r = x86_emulate_insn(ctxt);
bbd9b64e 5384
775fde86
JR		 5385 if (r == EMULATION_INTERCEPTED)
5386 return EMULATE_DONE;
5387
d2ddd1c4 5388 if (r == EMULATION_FAILED) {
991eebf9
GN		 5389 if (reexecute_instruction(vcpu, cr2, write_fault_to_spt,
5390 emulation_type))
c3cd7ffa
GN		 5391 return EMULATE_DONE;
5392
6d77dbfc 5393 return handle_emulation_failure(vcpu);
bbd9b64e
CO		 5394 }
5395
9d74191a 5396 if (ctxt->have_exception) {
d2ddd1c4 5397 r = EMULATE_DONE;
ef54bcfe
PB		 5398 if (inject_emulated_exception(vcpu))
5399 return r;
d2ddd1c4 5400 } else if (vcpu->arch.pio.count) {
0912c977
PB		 5401 if (!vcpu->arch.pio.in) {
5402 /* FIXME: return into emulator if single-stepping. */
3457e419 5403 vcpu->arch.pio.count = 0;
0912c977 5404 } else {
7ae441ea 5405 writeback = false;
716d51ab
GN		 5406 vcpu->arch.complete_userspace_io = complete_emulated_pio;
5407 }
ac0a48c3 5408 r = EMULATE_USER_EXIT;
7ae441ea
GN		 5409 } else if (vcpu->mmio_needed) {
5410 if (!vcpu->mmio_is_write)
5411 writeback = false;
ac0a48c3 5412 r = EMULATE_USER_EXIT;
716d51ab 5413 vcpu->arch.complete_userspace_io = complete_emulated_mmio;
7ae441ea 5414 } else if (r == EMULATION_RESTART)
5cd21917 5415 goto restart;
d2ddd1c4
GN		 5416 else
5417 r = EMULATE_DONE;
f850e2e6 5418
7ae441ea 5419 if (writeback) {
6addfc42 5420 unsigned long rflags = kvm_x86_ops->get_rflags(vcpu);
9d74191a 5421 toggle_interruptibility(vcpu, ctxt->interruptibility);
7ae441ea 5422 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
a584539b
PB		 5423 if (vcpu->arch.hflags != ctxt->emul_flags)
5424 kvm_set_hflags(vcpu, ctxt->emul_flags);
9d74191a 5425 kvm_rip_write(vcpu, ctxt->eip);
663f4c61 5426 if (r == EMULATE_DONE)
6addfc42 5427 kvm_vcpu_check_singlestep(vcpu, rflags, &r);
38827dbd
NA		 5428 if (!ctxt->have_exception ||
5429 exception_type(ctxt->exception.vector) == EXCPT_TRAP)
5430 __kvm_set_rflags(vcpu, ctxt->eflags);
6addfc42
PB		 5431
5432 /*
5433 * For STI, interrupts are shadowed; so KVM_REQ_EVENT will
5434 * do nothing, and it will be requested again as soon as
5435 * the shadow expires. But we still need to check here,
5436 * because POPF has no interrupt shadow.
5437 */
5438 if (unlikely((ctxt->eflags & ~rflags) & X86_EFLAGS_IF))
5439 kvm_make_request(KVM_REQ_EVENT, vcpu);
7ae441ea
GN		 5440 } else
5441 vcpu->arch.emulate_regs_need_sync_to_vcpu = true;
e85d28f8
GN		 5442
5443 return r;
de7d789a 5444}
51d8b661 5445EXPORT_SYMBOL_GPL(x86_emulate_instruction);
de7d789a 5446
cf8f70bf 5447int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port)
de7d789a 5448{
cf8f70bf 5449 unsigned long val = kvm_register_read(vcpu, VCPU_REGS_RAX);
ca1d4a9e
AK		 5450 int ret = emulator_pio_out_emulated(&vcpu->arch.emulate_ctxt,
5451 size, port, &val, 1);
cf8f70bf 5452 /* do not return to emulator after return from userspace */
7972995b 5453 vcpu->arch.pio.count = 0;
de7d789a
CO		 5454 return ret;
5455}
cf8f70bf 5456EXPORT_SYMBOL_GPL(kvm_fast_pio_out);
de7d789a 5457
8cfdc000
ZA		 5458static void tsc_bad(void *info)
5459{
0a3aee0d 5460 __this_cpu_write(cpu_tsc_khz, 0);
8cfdc000
ZA		 5461}
5462
5463static void tsc_khz_changed(void *data)
c8076604 5464{
8cfdc000
ZA		 5465 struct cpufreq_freqs *freq = data;
5466 unsigned long khz = 0;
5467
5468 if (data)
5469 khz = freq->new;
5470 else if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
5471 khz = cpufreq_quick_get(raw_smp_processor_id());
5472 if (!khz)
5473 khz = tsc_khz;
0a3aee0d 5474 __this_cpu_write(cpu_tsc_khz, khz);
c8076604
GH		 5475}
5476
c8076604
GH		 5477static int kvmclock_cpufreq_notifier(struct notifier_block *nb, unsigned long val,
5478 void *data)
5479{
5480 struct cpufreq_freqs *freq = data;
5481 struct kvm *kvm;
5482 struct kvm_vcpu *vcpu;
5483 int i, send_ipi = 0;
5484
8cfdc000
ZA		 5485 /*
5486 * We allow guests to temporarily run on slowing clocks,
5487 * provided we notify them after, or to run on accelerating
5488 * clocks, provided we notify them before. Thus time never
5489 * goes backwards.
5490 *
5491 * However, we have a problem. We can't atomically update
5492 * the frequency of a given CPU from this function; it is
5493 * merely a notifier, which can be called from any CPU.
5494 * Changing the TSC frequency at arbitrary points in time
5495 * requires a recomputation of local variables related to
5496 * the TSC for each VCPU. We must flag these local variables
5497 * to be updated and be sure the update takes place with the
5498 * new frequency before any guests proceed.
5499 *
5500 * Unfortunately, the combination of hotplug CPU and frequency
5501 * change creates an intractable locking scenario; the order
5502 * of when these callouts happen is undefined with respect to
5503 * CPU hotplug, and they can race with each other. As such,
5504 * merely setting per_cpu(cpu_tsc_khz) = X during a hotadd is
5505 * undefined; you can actually have a CPU frequency change take
5506 * place in between the computation of X and the setting of the
5507 * variable. To protect against this problem, all updates of
5508 * the per_cpu tsc_khz variable are done in an interrupt
5509 * protected IPI, and all callers wishing to update the value
5510 * must wait for a synchronous IPI to complete (which is trivial
5511 * if the caller is on the CPU already). This establishes the
5512 * necessary total order on variable updates.
5513 *
5514 * Note that because a guest time update may take place
5515 * anytime after the setting of the VCPU's request bit, the
5516 * correct TSC value must be set before the request. However,
5517 * to ensure the update actually makes it to any guest which
5518 * starts running in hardware virtualization between the set
5519 * and the acquisition of the spinlock, we must also ping the
5520 * CPU after setting the request bit.
5521 *
5522 */
5523
c8076604
GH		 5524 if (val == CPUFREQ_PRECHANGE && freq->old > freq->new)
5525 return 0;
5526 if (val == CPUFREQ_POSTCHANGE && freq->old < freq->new)
5527 return 0;
8cfdc000
ZA		 5528
5529 smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1);
c8076604 5530
2f303b74 5531 spin_lock(&kvm_lock);
c8076604 5532 list_for_each_entry(kvm, &vm_list, vm_list) {
988a2cae 5533 kvm_for_each_vcpu(i, vcpu, kvm) {
c8076604
GH		 5534 if (vcpu->cpu != freq->cpu)
5535 continue;
c285545f 5536 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
c8076604 5537 if (vcpu->cpu != smp_processor_id())
8cfdc000 5538 send_ipi = 1;
c8076604
GH		 5539 }
5540 }
2f303b74 5541 spin_unlock(&kvm_lock);
c8076604
GH		 5542
5543 if (freq->old < freq->new && send_ipi) {
5544 /*
5545 * We upscale the frequency. Must make the guest
5546 * doesn't see old kvmclock values while running with
5547 * the new frequency, otherwise we risk the guest sees
5548 * time go backwards.
5549 *
5550 * In case we update the frequency for another cpu
5551 * (which might be in guest context) send an interrupt
5552 * to kick the cpu out of guest context. Next time
5553 * guest context is entered kvmclock will be updated,
5554 * so the guest will not see stale values.
5555 */
8cfdc000 5556 smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1);
c8076604
GH		 5557 }
5558 return 0;
5559}
5560
5561static struct notifier_block kvmclock_cpufreq_notifier_block = {
8cfdc000
ZA		 5562 .notifier_call = kvmclock_cpufreq_notifier
5563};
5564
5565static int kvmclock_cpu_notifier(struct notifier_block *nfb,
5566 unsigned long action, void *hcpu)
5567{
5568 unsigned int cpu = (unsigned long)hcpu;
5569
5570 switch (action) {
5571 case CPU_ONLINE:
5572 case CPU_DOWN_FAILED:
5573 smp_call_function_single(cpu, tsc_khz_changed, NULL, 1);
5574 break;
5575 case CPU_DOWN_PREPARE:
5576 smp_call_function_single(cpu, tsc_bad, NULL, 1);
5577 break;
5578 }
5579 return NOTIFY_OK;
5580}
5581
5582static struct notifier_block kvmclock_cpu_notifier_block = {
5583 .notifier_call = kvmclock_cpu_notifier,
5584 .priority = -INT_MAX
c8076604
GH		 5585};
5586
b820cc0c
ZA		 5587static void kvm_timer_init(void)
5588{
5589 int cpu;
5590
c285545f 5591 max_tsc_khz = tsc_khz;
460dd42e
SB		 5592
5593 cpu_notifier_register_begin();
b820cc0c 5594 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
c285545f
ZA		 5595#ifdef CONFIG_CPU_FREQ
5596 struct cpufreq_policy policy;
5597 memset(&policy, 0, sizeof(policy));
3e26f230
AK		 5598 cpu = get_cpu();
5599 cpufreq_get_policy(&policy, cpu);
c285545f
ZA		 5600 if (policy.cpuinfo.max_freq)
5601 max_tsc_khz = policy.cpuinfo.max_freq;
3e26f230 5602 put_cpu();
c285545f 5603#endif
b820cc0c
ZA		 5604 cpufreq_register_notifier(&kvmclock_cpufreq_notifier_block,
5605 CPUFREQ_TRANSITION_NOTIFIER);
5606 }
c285545f 5607 pr_debug("kvm: max_tsc_khz = %ld\n", max_tsc_khz);
8cfdc000
ZA		 5608 for_each_online_cpu(cpu)
5609 smp_call_function_single(cpu, tsc_khz_changed, NULL, 1);
460dd42e
SB		 5610
5611 __register_hotcpu_notifier(&kvmclock_cpu_notifier_block);
5612 cpu_notifier_register_done();
5613
b820cc0c
ZA		 5614}
5615
ff9d07a0
ZY		 5616static DEFINE_PER_CPU(struct kvm_vcpu *, current_vcpu);
5617
f5132b01 5618int kvm_is_in_guest(void)
ff9d07a0 5619{
086c9855 5620 return __this_cpu_read(current_vcpu) != NULL;
ff9d07a0
ZY		 5621}
5622
5623static int kvm_is_user_mode(void)
5624{
5625 int user_mode = 3;
dcf46b94 5626
086c9855
AS		 5627 if (__this_cpu_read(current_vcpu))
5628 user_mode = kvm_x86_ops->get_cpl(__this_cpu_read(current_vcpu));
dcf46b94 5629
ff9d07a0
ZY		 5630 return user_mode != 0;
5631}
5632
5633static unsigned long kvm_get_guest_ip(void)
5634{
5635 unsigned long ip = 0;
dcf46b94 5636
086c9855
AS		 5637 if (__this_cpu_read(current_vcpu))
5638 ip = kvm_rip_read(__this_cpu_read(current_vcpu));
dcf46b94 5639
ff9d07a0
ZY		 5640 return ip;
5641}
5642
5643static struct perf_guest_info_callbacks kvm_guest_cbs = {
5644 .is_in_guest = kvm_is_in_guest,
5645 .is_user_mode = kvm_is_user_mode,
5646 .get_guest_ip = kvm_get_guest_ip,
5647};
5648
5649void kvm_before_handle_nmi(struct kvm_vcpu *vcpu)
5650{
086c9855 5651 __this_cpu_write(current_vcpu, vcpu);
ff9d07a0
ZY		 5652}
5653EXPORT_SYMBOL_GPL(kvm_before_handle_nmi);
5654
5655void kvm_after_handle_nmi(struct kvm_vcpu *vcpu)
5656{
086c9855 5657 __this_cpu_write(current_vcpu, NULL);
ff9d07a0
ZY		 5658}
5659EXPORT_SYMBOL_GPL(kvm_after_handle_nmi);
5660
ce88decf
XG		 5661static void kvm_set_mmio_spte_mask(void)
5662{
5663 u64 mask;
5664 int maxphyaddr = boot_cpu_data.x86_phys_bits;
5665
5666 /*
5667 * Set the reserved bits and the present bit of an paging-structure
5668 * entry to generate page fault with PFER.RSV = 1.
5669 */
885032b9 5670 /* Mask the reserved physical address bits. */
d1431483 5671 mask = rsvd_bits(maxphyaddr, 51);
885032b9
XG		 5672
5673 /* Bit 62 is always reserved for 32bit host. */
5674 mask |= 0x3ull << 62;
5675
5676 /* Set the present bit. */
ce88decf
XG		 5677 mask |= 1ull;
5678
5679#ifdef CONFIG_X86_64
5680 /*
5681 * If reserved bit is not supported, clear the present bit to disable
5682 * mmio page fault.
5683 */
5684 if (maxphyaddr == 52)
5685 mask &= ~1ull;
5686#endif
5687
5688 kvm_mmu_set_mmio_spte_mask(mask);
5689}
5690
16e8d74d
MT		 5691#ifdef CONFIG_X86_64
5692static void pvclock_gtod_update_fn(struct work_struct *work)
5693{
d828199e
MT		 5694 struct kvm *kvm;
5695
5696 struct kvm_vcpu *vcpu;
5697 int i;
5698
2f303b74 5699 spin_lock(&kvm_lock);
d828199e
MT		 5700 list_for_each_entry(kvm, &vm_list, vm_list)
5701 kvm_for_each_vcpu(i, vcpu, kvm)
105b21bb 5702 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
d828199e 5703 atomic_set(&kvm_guest_has_master_clock, 0);
2f303b74 5704 spin_unlock(&kvm_lock);
16e8d74d
MT		 5705}
5706
5707static DECLARE_WORK(pvclock_gtod_work, pvclock_gtod_update_fn);
5708
5709/*
5710 * Notification about pvclock gtod data update.
5711 */
5712static int pvclock_gtod_notify(struct notifier_block *nb, unsigned long unused,
5713 void *priv)
5714{
5715 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
5716 struct timekeeper *tk = priv;
5717
5718 update_pvclock_gtod(tk);
5719
5720 /* disable master clock if host does not trust, or does not
5721 * use, TSC clocksource
5722 */
5723 if (gtod->clock.vclock_mode != VCLOCK_TSC &&
5724 atomic_read(&kvm_guest_has_master_clock) != 0)
5725 queue_work(system_long_wq, &pvclock_gtod_work);
5726
5727 return 0;
5728}
5729
5730static struct notifier_block pvclock_gtod_notifier = {
5731 .notifier_call = pvclock_gtod_notify,
5732};
5733#endif
5734
f8c16bba 5735int kvm_arch_init(void *opaque)
043405e1 5736{
b820cc0c 5737 int r;
6b61edf7 5738 struct kvm_x86_ops *ops = opaque;
f8c16bba 5739
f8c16bba
ZX		 5740 if (kvm_x86_ops) {
5741 printk(KERN_ERR "kvm: already loaded the other module\n");
56c6d28a
ZX		 5742 r = -EEXIST;
5743 goto out;
f8c16bba
ZX		 5744 }
5745
5746 if (!ops->cpu_has_kvm_support()) {
5747 printk(KERN_ERR "kvm: no hardware support\n");
56c6d28a
ZX		 5748 r = -EOPNOTSUPP;
5749 goto out;
f8c16bba
ZX		 5750 }
5751 if (ops->disabled_by_bios()) {
5752 printk(KERN_ERR "kvm: disabled by bios\n");
56c6d28a
ZX		 5753 r = -EOPNOTSUPP;
5754 goto out;
f8c16bba
ZX		 5755 }
5756
013f6a5d
MT		 5757 r = -ENOMEM;
5758 shared_msrs = alloc_percpu(struct kvm_shared_msrs);
5759 if (!shared_msrs) {
5760 printk(KERN_ERR "kvm: failed to allocate percpu kvm_shared_msrs\n");
5761 goto out;
5762 }
5763
97db56ce
AK		 5764 r = kvm_mmu_module_init();
5765 if (r)
013f6a5d 5766 goto out_free_percpu;
97db56ce 5767
ce88decf 5768 kvm_set_mmio_spte_mask();
97db56ce 5769
f8c16bba 5770 kvm_x86_ops = ops;
920c8377 5771
7b52345e 5772 kvm_mmu_set_mask_ptes(PT_USER_MASK, PT_ACCESSED_MASK,
4b12f0de 5773 PT_DIRTY_MASK, PT64_NX_MASK, 0);
c8076604 5774
b820cc0c 5775 kvm_timer_init();
c8076604 5776
ff9d07a0
ZY		 5777 perf_register_guest_info_callbacks(&kvm_guest_cbs);
5778
2acf923e
DC		 5779 if (cpu_has_xsave)
5780 host_xcr0 = xgetbv(XCR_XFEATURE_ENABLED_MASK);
5781
c5cc421b 5782 kvm_lapic_init();
16e8d74d
MT		 5783#ifdef CONFIG_X86_64
5784 pvclock_gtod_register_notifier(&pvclock_gtod_notifier);
5785#endif
5786
f8c16bba 5787 return 0;
56c6d28a 5788
013f6a5d
MT		 5789out_free_percpu:
5790 free_percpu(shared_msrs);
56c6d28a 5791out:
56c6d28a 5792 return r;
043405e1 5793}
8776e519 5794
f8c16bba
ZX		 5795void kvm_arch_exit(void)
5796{
ff9d07a0
ZY		 5797 perf_unregister_guest_info_callbacks(&kvm_guest_cbs);
5798
888d256e
JK		 5799 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
5800 cpufreq_unregister_notifier(&kvmclock_cpufreq_notifier_block,
5801 CPUFREQ_TRANSITION_NOTIFIER);
8cfdc000 5802 unregister_hotcpu_notifier(&kvmclock_cpu_notifier_block);
16e8d74d
MT		 5803#ifdef CONFIG_X86_64
5804 pvclock_gtod_unregister_notifier(&pvclock_gtod_notifier);
5805#endif
f8c16bba 5806 kvm_x86_ops = NULL;
56c6d28a 5807 kvm_mmu_module_exit();
013f6a5d 5808 free_percpu(shared_msrs);
56c6d28a 5809}
f8c16bba 5810
5cb56059 5811int kvm_vcpu_halt(struct kvm_vcpu *vcpu)
8776e519
HB		 5812{
5813 ++vcpu->stat.halt_exits;
35754c98 5814 if (lapic_in_kernel(vcpu)) {
a4535290 5815 vcpu->arch.mp_state = KVM_MP_STATE_HALTED;
8776e519
HB		 5816 return 1;
5817 } else {
5818 vcpu->run->exit_reason = KVM_EXIT_HLT;
5819 return 0;
5820 }
5821}
5cb56059
JS		 5822EXPORT_SYMBOL_GPL(kvm_vcpu_halt);
5823
5824int kvm_emulate_halt(struct kvm_vcpu *vcpu)
5825{
5826 kvm_x86_ops->skip_emulated_instruction(vcpu);
5827 return kvm_vcpu_halt(vcpu);
5828}
8776e519
HB		 5829EXPORT_SYMBOL_GPL(kvm_emulate_halt);
5830
6aef266c
SV		 5831/*
5832 * kvm_pv_kick_cpu_op: Kick a vcpu.
5833 *
5834 * @apicid - apicid of vcpu to be kicked.
5835 */
5836static void kvm_pv_kick_cpu_op(struct kvm *kvm, unsigned long flags, int apicid)
5837{
24d2166b 5838 struct kvm_lapic_irq lapic_irq;
6aef266c 5839
24d2166b
R		 5840 lapic_irq.shorthand = 0;
5841 lapic_irq.dest_mode = 0;
5842 lapic_irq.dest_id = apicid;
93bbf0b8 5843 lapic_irq.msi_redir_hint = false;
6aef266c 5844
24d2166b 5845 lapic_irq.delivery_mode = APIC_DM_REMRD;
795a149e 5846 kvm_irq_delivery_to_apic(kvm, NULL, &lapic_irq, NULL);
6aef266c
SV		 5847}
5848
8776e519
HB		 5849int kvm_emulate_hypercall(struct kvm_vcpu *vcpu)
5850{
5851 unsigned long nr, a0, a1, a2, a3, ret;
a449c7aa 5852 int op_64_bit, r = 1;
8776e519 5853
5cb56059
JS		 5854 kvm_x86_ops->skip_emulated_instruction(vcpu);
5855
55cd8e5a
GN		 5856 if (kvm_hv_hypercall_enabled(vcpu->kvm))
5857 return kvm_hv_hypercall(vcpu);
5858
5fdbf976
MT		 5859 nr = kvm_register_read(vcpu, VCPU_REGS_RAX);
5860 a0 = kvm_register_read(vcpu, VCPU_REGS_RBX);
5861 a1 = kvm_register_read(vcpu, VCPU_REGS_RCX);
5862 a2 = kvm_register_read(vcpu, VCPU_REGS_RDX);
5863 a3 = kvm_register_read(vcpu, VCPU_REGS_RSI);
8776e519 5864
229456fc 5865 trace_kvm_hypercall(nr, a0, a1, a2, a3);
2714d1d3 5866
a449c7aa
NA		 5867 op_64_bit = is_64_bit_mode(vcpu);
5868 if (!op_64_bit) {
8776e519
HB		 5869 nr &= 0xFFFFFFFF;
5870 a0 &= 0xFFFFFFFF;
5871 a1 &= 0xFFFFFFFF;
5872 a2 &= 0xFFFFFFFF;
5873 a3 &= 0xFFFFFFFF;
5874 }
5875
07708c4a
JK		 5876 if (kvm_x86_ops->get_cpl(vcpu) != 0) {
5877 ret = -KVM_EPERM;
5878 goto out;
5879 }
5880
8776e519 5881 switch (nr) {
b93463aa
AK		 5882 case KVM_HC_VAPIC_POLL_IRQ:
5883 ret = 0;
5884 break;
6aef266c
SV		 5885 case KVM_HC_KICK_CPU:
5886 kvm_pv_kick_cpu_op(vcpu->kvm, a0, a1);
5887 ret = 0;
5888 break;
8776e519
HB		 5889 default:
5890 ret = -KVM_ENOSYS;
5891 break;
5892 }
07708c4a 5893out:
a449c7aa
NA		 5894 if (!op_64_bit)
5895 ret = (u32)ret;
5fdbf976 5896 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
f11c3a8d 5897 ++vcpu->stat.hypercalls;
2f333bcb 5898 return r;
8776e519
HB		 5899}
5900EXPORT_SYMBOL_GPL(kvm_emulate_hypercall);
5901
b6785def 5902static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt)
8776e519 5903{
d6aa1000 5904 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
8776e519 5905 char instruction[3];
5fdbf976 5906 unsigned long rip = kvm_rip_read(vcpu);
8776e519 5907
8776e519 5908 kvm_x86_ops->patch_hypercall(vcpu, instruction);
8776e519 5909
9d74191a 5910 return emulator_write_emulated(ctxt, rip, instruction, 3, NULL);
8776e519
HB		 5911}
5912
b6c7a5dc
HB		 5913/*
5914 * Check if userspace requested an interrupt window, and that the
5915 * interrupt window is open.
5916 *
5917 * No need to exit to userspace if we already have an interrupt queued.
5918 */
851ba692 5919static int dm_request_for_irq_injection(struct kvm_vcpu *vcpu)
b6c7a5dc 5920{
1c1a9ce9
SR		 5921 if (!vcpu->run->request_interrupt_window || pic_in_kernel(vcpu->kvm))
5922 return false;
5923
5924 if (kvm_cpu_has_interrupt(vcpu))
5925 return false;
5926
5927 return (irqchip_split(vcpu->kvm)
5928 ? kvm_apic_accept_pic_intr(vcpu)
5929 : kvm_arch_interrupt_allowed(vcpu));
b6c7a5dc
HB		 5930}
5931
851ba692 5932static void post_kvm_run_save(struct kvm_vcpu *vcpu)
b6c7a5dc 5933{
851ba692
AK		 5934 struct kvm_run *kvm_run = vcpu->run;
5935
91586a3b 5936 kvm_run->if_flag = (kvm_get_rflags(vcpu) & X86_EFLAGS_IF) != 0;
f077825a 5937 kvm_run->flags = is_smm(vcpu) ? KVM_RUN_X86_SMM : 0;
2d3ad1f4 5938 kvm_run->cr8 = kvm_get_cr8(vcpu);
b6c7a5dc 5939 kvm_run->apic_base = kvm_get_apic_base(vcpu);
1c1a9ce9 5940 if (!irqchip_in_kernel(vcpu->kvm))
b6c7a5dc 5941 kvm_run->ready_for_interrupt_injection =
fa9726b0
GN		 5942 kvm_arch_interrupt_allowed(vcpu) &&
5943 !kvm_cpu_has_interrupt(vcpu) &&
5944 !kvm_event_needs_reinjection(vcpu);
1c1a9ce9
SR		 5945 else if (!pic_in_kernel(vcpu->kvm))
5946 kvm_run->ready_for_interrupt_injection =
5947 kvm_apic_accept_pic_intr(vcpu) &&
5948 !kvm_cpu_has_interrupt(vcpu);
5949 else
5950 kvm_run->ready_for_interrupt_injection = 1;
b6c7a5dc
HB		 5951}
5952
95ba8273
GN		 5953static void update_cr8_intercept(struct kvm_vcpu *vcpu)
5954{
5955 int max_irr, tpr;
5956
5957 if (!kvm_x86_ops->update_cr8_intercept)
5958 return;
5959
88c808fd
AK		 5960 if (!vcpu->arch.apic)
5961 return;
5962
8db3baa2
GN		 5963 if (!vcpu->arch.apic->vapic_addr)
5964 max_irr = kvm_lapic_find_highest_irr(vcpu);
5965 else
5966 max_irr = -1;
95ba8273
GN		 5967
5968 if (max_irr != -1)
5969 max_irr >>= 4;
5970
5971 tpr = kvm_lapic_get_cr8(vcpu);
5972
5973 kvm_x86_ops->update_cr8_intercept(vcpu, tpr, max_irr);
5974}
5975
b6b8a145 5976static int inject_pending_event(struct kvm_vcpu *vcpu, bool req_int_win)
95ba8273 5977{
b6b8a145
JK		 5978 int r;
5979
95ba8273 5980 /* try to reinject previous events if any */
b59bb7bd 5981 if (vcpu->arch.exception.pending) {
5c1c85d0
AK		 5982 trace_kvm_inj_exception(vcpu->arch.exception.nr,
5983 vcpu->arch.exception.has_error_code,
5984 vcpu->arch.exception.error_code);
d6e8c854
NA		 5985
5986 if (exception_type(vcpu->arch.exception.nr) == EXCPT_FAULT)
5987 __kvm_set_rflags(vcpu, kvm_get_rflags(vcpu) |
5988 X86_EFLAGS_RF);
5989
6bdf0662
NA		 5990 if (vcpu->arch.exception.nr == DB_VECTOR &&
5991 (vcpu->arch.dr7 & DR7_GD)) {
5992 vcpu->arch.dr7 &= ~DR7_GD;
5993 kvm_update_dr7(vcpu);
5994 }
5995
b59bb7bd
GN		 5996 kvm_x86_ops->queue_exception(vcpu, vcpu->arch.exception.nr,
5997 vcpu->arch.exception.has_error_code,
ce7ddec4
JR		 5998 vcpu->arch.exception.error_code,
5999 vcpu->arch.exception.reinject);
b6b8a145 6000 return 0;
b59bb7bd
GN		 6001 }
6002
95ba8273
GN		 6003 if (vcpu->arch.nmi_injected) {
6004 kvm_x86_ops->set_nmi(vcpu);
b6b8a145 6005 return 0;
95ba8273
GN		 6006 }
6007
6008 if (vcpu->arch.interrupt.pending) {
66fd3f7f 6009 kvm_x86_ops->set_irq(vcpu);
b6b8a145
JK		 6010 return 0;
6011 }
6012
6013 if (is_guest_mode(vcpu) && kvm_x86_ops->check_nested_events) {
6014 r = kvm_x86_ops->check_nested_events(vcpu, req_int_win);
6015 if (r != 0)
6016 return r;
95ba8273
GN		 6017 }
6018
6019 /* try to inject new event if pending */
6020 if (vcpu->arch.nmi_pending) {
6021 if (kvm_x86_ops->nmi_allowed(vcpu)) {
7460fb4a 6022 --vcpu->arch.nmi_pending;
95ba8273
GN		 6023 vcpu->arch.nmi_injected = true;
6024 kvm_x86_ops->set_nmi(vcpu);
6025 }
c7c9c56c 6026 } else if (kvm_cpu_has_injectable_intr(vcpu)) {
9242b5b6
BD		 6027 /*
6028 * Because interrupts can be injected asynchronously, we are
6029 * calling check_nested_events again here to avoid a race condition.
6030 * See https://lkml.org/lkml/2014/7/2/60 for discussion about this
6031 * proposal and current concerns. Perhaps we should be setting
6032 * KVM_REQ_EVENT only on certain events and not unconditionally?
6033 */
6034 if (is_guest_mode(vcpu) && kvm_x86_ops->check_nested_events) {
6035 r = kvm_x86_ops->check_nested_events(vcpu, req_int_win);
6036 if (r != 0)
6037 return r;
6038 }
95ba8273 6039 if (kvm_x86_ops->interrupt_allowed(vcpu)) {
66fd3f7f
GN		 6040 kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu),
6041 false);
6042 kvm_x86_ops->set_irq(vcpu);
95ba8273
GN		 6043 }
6044 }
b6b8a145 6045 return 0;
95ba8273
GN		 6046}
6047
7460fb4a
AK		 6048static void process_nmi(struct kvm_vcpu *vcpu)
6049{
6050 unsigned limit = 2;
6051
6052 /*
6053 * x86 is limited to one NMI running, and one NMI pending after it.
6054 * If an NMI is already in progress, limit further NMIs to just one.
6055 * Otherwise, allow two (and we'll inject the first one immediately).
6056 */
6057 if (kvm_x86_ops->get_nmi_mask(vcpu) || vcpu->arch.nmi_injected)
6058 limit = 1;
6059
6060 vcpu->arch.nmi_pending += atomic_xchg(&vcpu->arch.nmi_queued, 0);
6061 vcpu->arch.nmi_pending = min(vcpu->arch.nmi_pending, limit);
6062 kvm_make_request(KVM_REQ_EVENT, vcpu);
6063}
6064
660a5d51
PB		 6065#define put_smstate(type, buf, offset, val) \
6066 *(type *)((buf) + (offset) - 0x7e00) = val
6067
6068static u32 process_smi_get_segment_flags(struct kvm_segment *seg)
6069{
6070 u32 flags = 0;
6071 flags |= seg->g << 23;
6072 flags |= seg->db << 22;
6073 flags |= seg->l << 21;
6074 flags |= seg->avl << 20;
6075 flags |= seg->present << 15;
6076 flags |= seg->dpl << 13;
6077 flags |= seg->s << 12;
6078 flags |= seg->type << 8;
6079 return flags;
6080}
6081
6082static void process_smi_save_seg_32(struct kvm_vcpu *vcpu, char *buf, int n)
6083{
6084 struct kvm_segment seg;
6085 int offset;
6086
6087 kvm_get_segment(vcpu, &seg, n);
6088 put_smstate(u32, buf, 0x7fa8 + n * 4, seg.selector);
6089
6090 if (n < 3)
6091 offset = 0x7f84 + n * 12;
6092 else
6093 offset = 0x7f2c + (n - 3) * 12;
6094
6095 put_smstate(u32, buf, offset + 8, seg.base);
6096 put_smstate(u32, buf, offset + 4, seg.limit);
6097 put_smstate(u32, buf, offset, process_smi_get_segment_flags(&seg));
6098}
6099
efbb288a 6100#ifdef CONFIG_X86_64
660a5d51
PB		 6101static void process_smi_save_seg_64(struct kvm_vcpu *vcpu, char *buf, int n)
6102{
6103 struct kvm_segment seg;
6104 int offset;
6105 u16 flags;
6106
6107 kvm_get_segment(vcpu, &seg, n);
6108 offset = 0x7e00 + n * 16;
6109
6110 flags = process_smi_get_segment_flags(&seg) >> 8;
6111 put_smstate(u16, buf, offset, seg.selector);
6112 put_smstate(u16, buf, offset + 2, flags);
6113 put_smstate(u32, buf, offset + 4, seg.limit);
6114 put_smstate(u64, buf, offset + 8, seg.base);
6115}
efbb288a 6116#endif
660a5d51
PB		 6117
6118static void process_smi_save_state_32(struct kvm_vcpu *vcpu, char *buf)
6119{
6120 struct desc_ptr dt;
6121 struct kvm_segment seg;
6122 unsigned long val;
6123 int i;
6124
6125 put_smstate(u32, buf, 0x7ffc, kvm_read_cr0(vcpu));
6126 put_smstate(u32, buf, 0x7ff8, kvm_read_cr3(vcpu));
6127 put_smstate(u32, buf, 0x7ff4, kvm_get_rflags(vcpu));
6128 put_smstate(u32, buf, 0x7ff0, kvm_rip_read(vcpu));
6129
6130 for (i = 0; i < 8; i++)
6131 put_smstate(u32, buf, 0x7fd0 + i * 4, kvm_register_read(vcpu, i));
6132
6133 kvm_get_dr(vcpu, 6, &val);
6134 put_smstate(u32, buf, 0x7fcc, (u32)val);
6135 kvm_get_dr(vcpu, 7, &val);
6136 put_smstate(u32, buf, 0x7fc8, (u32)val);
6137
6138 kvm_get_segment(vcpu, &seg, VCPU_SREG_TR);
6139 put_smstate(u32, buf, 0x7fc4, seg.selector);
6140 put_smstate(u32, buf, 0x7f64, seg.base);
6141 put_smstate(u32, buf, 0x7f60, seg.limit);
6142 put_smstate(u32, buf, 0x7f5c, process_smi_get_segment_flags(&seg));
6143
6144 kvm_get_segment(vcpu, &seg, VCPU_SREG_LDTR);
6145 put_smstate(u32, buf, 0x7fc0, seg.selector);
6146 put_smstate(u32, buf, 0x7f80, seg.base);
6147 put_smstate(u32, buf, 0x7f7c, seg.limit);
6148 put_smstate(u32, buf, 0x7f78, process_smi_get_segment_flags(&seg));
6149
6150 kvm_x86_ops->get_gdt(vcpu, &dt);
6151 put_smstate(u32, buf, 0x7f74, dt.address);
6152 put_smstate(u32, buf, 0x7f70, dt.size);
6153
6154 kvm_x86_ops->get_idt(vcpu, &dt);
6155 put_smstate(u32, buf, 0x7f58, dt.address);
6156 put_smstate(u32, buf, 0x7f54, dt.size);
6157
6158 for (i = 0; i < 6; i++)
6159 process_smi_save_seg_32(vcpu, buf, i);
6160
6161 put_smstate(u32, buf, 0x7f14, kvm_read_cr4(vcpu));
6162
6163 /* revision id */
6164 put_smstate(u32, buf, 0x7efc, 0x00020000);
6165 put_smstate(u32, buf, 0x7ef8, vcpu->arch.smbase);
6166}
6167
6168static void process_smi_save_state_64(struct kvm_vcpu *vcpu, char *buf)
6169{
6170#ifdef CONFIG_X86_64
6171 struct desc_ptr dt;
6172 struct kvm_segment seg;
6173 unsigned long val;
6174 int i;
6175
6176 for (i = 0; i < 16; i++)
6177 put_smstate(u64, buf, 0x7ff8 - i * 8, kvm_register_read(vcpu, i));
6178
6179 put_smstate(u64, buf, 0x7f78, kvm_rip_read(vcpu));
6180 put_smstate(u32, buf, 0x7f70, kvm_get_rflags(vcpu));
6181
6182 kvm_get_dr(vcpu, 6, &val);
6183 put_smstate(u64, buf, 0x7f68, val);
6184 kvm_get_dr(vcpu, 7, &val);
6185 put_smstate(u64, buf, 0x7f60, val);
6186
6187 put_smstate(u64, buf, 0x7f58, kvm_read_cr0(vcpu));
6188 put_smstate(u64, buf, 0x7f50, kvm_read_cr3(vcpu));
6189 put_smstate(u64, buf, 0x7f48, kvm_read_cr4(vcpu));
6190
6191 put_smstate(u32, buf, 0x7f00, vcpu->arch.smbase);
6192
6193 /* revision id */
6194 put_smstate(u32, buf, 0x7efc, 0x00020064);
6195
6196 put_smstate(u64, buf, 0x7ed0, vcpu->arch.efer);
6197
6198 kvm_get_segment(vcpu, &seg, VCPU_SREG_TR);
6199 put_smstate(u16, buf, 0x7e90, seg.selector);
6200 put_smstate(u16, buf, 0x7e92, process_smi_get_segment_flags(&seg) >> 8);
6201 put_smstate(u32, buf, 0x7e94, seg.limit);
6202 put_smstate(u64, buf, 0x7e98, seg.base);
6203
6204 kvm_x86_ops->get_idt(vcpu, &dt);
6205 put_smstate(u32, buf, 0x7e84, dt.size);
6206 put_smstate(u64, buf, 0x7e88, dt.address);
6207
6208 kvm_get_segment(vcpu, &seg, VCPU_SREG_LDTR);
6209 put_smstate(u16, buf, 0x7e70, seg.selector);
6210 put_smstate(u16, buf, 0x7e72, process_smi_get_segment_flags(&seg) >> 8);
6211 put_smstate(u32, buf, 0x7e74, seg.limit);
6212 put_smstate(u64, buf, 0x7e78, seg.base);
6213
6214 kvm_x86_ops->get_gdt(vcpu, &dt);
6215 put_smstate(u32, buf, 0x7e64, dt.size);
6216 put_smstate(u64, buf, 0x7e68, dt.address);
6217
6218 for (i = 0; i < 6; i++)
6219 process_smi_save_seg_64(vcpu, buf, i);
6220#else
6221 WARN_ON_ONCE(1);
6222#endif
6223}
6224
64d60670
PB		 6225static void process_smi(struct kvm_vcpu *vcpu)
6226{
660a5d51 6227 struct kvm_segment cs, ds;
18c3626e 6228 struct desc_ptr dt;
660a5d51
PB		 6229 char buf[512];
6230 u32 cr0;
6231
64d60670
PB		 6232 if (is_smm(vcpu)) {
6233 vcpu->arch.smi_pending = true;
6234 return;
6235 }
6236
660a5d51
PB		 6237 trace_kvm_enter_smm(vcpu->vcpu_id, vcpu->arch.smbase, true);
6238 vcpu->arch.hflags |= HF_SMM_MASK;
6239 memset(buf, 0, 512);
6240 if (guest_cpuid_has_longmode(vcpu))
6241 process_smi_save_state_64(vcpu, buf);
6242 else
6243 process_smi_save_state_32(vcpu, buf);
6244
54bf36aa 6245 kvm_vcpu_write_guest(vcpu, vcpu->arch.smbase + 0xfe00, buf, sizeof(buf));
660a5d51
PB		 6246
6247 if (kvm_x86_ops->get_nmi_mask(vcpu))
6248 vcpu->arch.hflags |= HF_SMM_INSIDE_NMI_MASK;
6249 else
6250 kvm_x86_ops->set_nmi_mask(vcpu, true);
6251
6252 kvm_set_rflags(vcpu, X86_EFLAGS_FIXED);
6253 kvm_rip_write(vcpu, 0x8000);
6254
6255 cr0 = vcpu->arch.cr0 & ~(X86_CR0_PE | X86_CR0_EM | X86_CR0_TS | X86_CR0_PG);
6256 kvm_x86_ops->set_cr0(vcpu, cr0);
6257 vcpu->arch.cr0 = cr0;
6258
6259 kvm_x86_ops->set_cr4(vcpu, 0);
6260
18c3626e
PB		 6261 /* Undocumented: IDT limit is set to zero on entry to SMM. */
6262 dt.address = dt.size = 0;
6263 kvm_x86_ops->set_idt(vcpu, &dt);
6264
660a5d51
PB		 6265 __kvm_set_dr(vcpu, 7, DR7_FIXED_1);
6266
6267 cs.selector = (vcpu->arch.smbase >> 4) & 0xffff;
6268 cs.base = vcpu->arch.smbase;
6269
6270 ds.selector = 0;
6271 ds.base = 0;
6272
6273 cs.limit = ds.limit = 0xffffffff;
6274 cs.type = ds.type = 0x3;
6275 cs.dpl = ds.dpl = 0;
6276 cs.db = ds.db = 0;
6277 cs.s = ds.s = 1;
6278 cs.l = ds.l = 0;
6279 cs.g = ds.g = 1;
6280 cs.avl = ds.avl = 0;
6281 cs.present = ds.present = 1;
6282 cs.unusable = ds.unusable = 0;
6283 cs.padding = ds.padding = 0;
6284
6285 kvm_set_segment(vcpu, &cs, VCPU_SREG_CS);
6286 kvm_set_segment(vcpu, &ds, VCPU_SREG_DS);
6287 kvm_set_segment(vcpu, &ds, VCPU_SREG_ES);
6288 kvm_set_segment(vcpu, &ds, VCPU_SREG_FS);
6289 kvm_set_segment(vcpu, &ds, VCPU_SREG_GS);
6290 kvm_set_segment(vcpu, &ds, VCPU_SREG_SS);
6291
6292 if (guest_cpuid_has_longmode(vcpu))
6293 kvm_x86_ops->set_efer(vcpu, 0);
6294
6295 kvm_update_cpuid(vcpu);
6296 kvm_mmu_reset_context(vcpu);
64d60670
PB		 6297}
6298
3d81bc7e 6299static void vcpu_scan_ioapic(struct kvm_vcpu *vcpu)
c7c9c56c 6300{
3d81bc7e
YZ		 6301 if (!kvm_apic_hw_enabled(vcpu->arch.apic))
6302 return;
c7c9c56c 6303
3bb345f3 6304 memset(vcpu->arch.eoi_exit_bitmap, 0, 256 / 8);
c7c9c56c 6305
b053b2ae
SR		 6306 if (irqchip_split(vcpu->kvm))
6307 kvm_scan_ioapic_routes(vcpu, vcpu->arch.eoi_exit_bitmap);
db2bdcbb
RK		 6308 else {
6309 kvm_x86_ops->sync_pir_to_irr(vcpu);
b053b2ae 6310 kvm_ioapic_scan_entry(vcpu, vcpu->arch.eoi_exit_bitmap);
db2bdcbb 6311 }
3bb345f3 6312 kvm_x86_ops->load_eoi_exitmap(vcpu);
c7c9c56c
YZ		 6313}
6314
a70656b6
RK		 6315static void kvm_vcpu_flush_tlb(struct kvm_vcpu *vcpu)
6316{
6317 ++vcpu->stat.tlb_flush;
6318 kvm_x86_ops->tlb_flush(vcpu);
6319}
6320
4256f43f
TC		 6321void kvm_vcpu_reload_apic_access_page(struct kvm_vcpu *vcpu)
6322{
c24ae0dc
TC		 6323 struct page *page = NULL;
6324
35754c98 6325 if (!lapic_in_kernel(vcpu))
f439ed27
PB		 6326 return;
6327
4256f43f
TC		 6328 if (!kvm_x86_ops->set_apic_access_page_addr)
6329 return;
6330
c24ae0dc 6331 page = gfn_to_page(vcpu->kvm, APIC_DEFAULT_PHYS_BASE >> PAGE_SHIFT);
e8fd5e9e
AA		 6332 if (is_error_page(page))
6333 return;
c24ae0dc
TC		 6334 kvm_x86_ops->set_apic_access_page_addr(vcpu, page_to_phys(page));
6335
6336 /*
6337 * Do not pin apic access page in memory, the MMU notifier
6338 * will call us again if it is migrated or swapped out.
6339 */
6340 put_page(page);
4256f43f
TC		 6341}
6342EXPORT_SYMBOL_GPL(kvm_vcpu_reload_apic_access_page);
6343
fe71557a
TC		 6344void kvm_arch_mmu_notifier_invalidate_page(struct kvm *kvm,
6345 unsigned long address)
6346{
c24ae0dc
TC		 6347 /*
6348 * The physical address of apic access page is stored in the VMCS.
6349 * Update it when it becomes invalid.
6350 */
6351 if (address == gfn_to_hva(kvm, APIC_DEFAULT_PHYS_BASE >> PAGE_SHIFT))
6352 kvm_make_all_cpus_request(kvm, KVM_REQ_APIC_PAGE_RELOAD);
fe71557a
TC		 6353}
6354
9357d939 6355/*
362c698f 6356 * Returns 1 to let vcpu_run() continue the guest execution loop without
9357d939
TY		 6357 * exiting to the userspace. Otherwise, the value will be returned to the
6358 * userspace.
6359 */
851ba692 6360static int vcpu_enter_guest(struct kvm_vcpu *vcpu)
b6c7a5dc
HB		 6361{
6362 int r;
35754c98 6363 bool req_int_win = !lapic_in_kernel(vcpu) &&
851ba692 6364 vcpu->run->request_interrupt_window;
730dca42 6365 bool req_immediate_exit = false;
b6c7a5dc 6366
3e007509 6367 if (vcpu->requests) {
a8eeb04a 6368 if (kvm_check_request(KVM_REQ_MMU_RELOAD, vcpu))
2e53d63a 6369 kvm_mmu_unload(vcpu);
a8eeb04a 6370 if (kvm_check_request(KVM_REQ_MIGRATE_TIMER, vcpu))
2f599714 6371 __kvm_migrate_timers(vcpu);
d828199e
MT		 6372 if (kvm_check_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu))
6373 kvm_gen_update_masterclock(vcpu->kvm);
0061d53d
MT		 6374 if (kvm_check_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu))
6375 kvm_gen_kvmclock_update(vcpu);
34c238a1
ZA		 6376 if (kvm_check_request(KVM_REQ_CLOCK_UPDATE, vcpu)) {
6377 r = kvm_guest_time_update(vcpu);
8cfdc000
ZA		 6378 if (unlikely(r))
6379 goto out;
6380 }
a8eeb04a 6381 if (kvm_check_request(KVM_REQ_MMU_SYNC, vcpu))
4731d4c7 6382 kvm_mmu_sync_roots(vcpu);
a8eeb04a 6383 if (kvm_check_request(KVM_REQ_TLB_FLUSH, vcpu))
a70656b6 6384 kvm_vcpu_flush_tlb(vcpu);
a8eeb04a 6385 if (kvm_check_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu)) {
851ba692 6386 vcpu->run->exit_reason = KVM_EXIT_TPR_ACCESS;
b93463aa
AK		 6387 r = 0;
6388 goto out;
6389 }
a8eeb04a 6390 if (kvm_check_request(KVM_REQ_TRIPLE_FAULT, vcpu)) {
851ba692 6391 vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN;
71c4dfaf
JR		 6392 r = 0;
6393 goto out;
6394 }
a8eeb04a 6395 if (kvm_check_request(KVM_REQ_DEACTIVATE_FPU, vcpu)) {
02daab21
AK		 6396 vcpu->fpu_active = 0;
6397 kvm_x86_ops->fpu_deactivate(vcpu);
6398 }
af585b92
GN		 6399 if (kvm_check_request(KVM_REQ_APF_HALT, vcpu)) {
6400 /* Page is swapped out. Do synthetic halt */
6401 vcpu->arch.apf.halted = true;
6402 r = 1;
6403 goto out;
6404 }
c9aaa895
GC		 6405 if (kvm_check_request(KVM_REQ_STEAL_UPDATE, vcpu))
6406 record_steal_time(vcpu);
64d60670
PB		 6407 if (kvm_check_request(KVM_REQ_SMI, vcpu))
6408 process_smi(vcpu);
7460fb4a
AK		 6409 if (kvm_check_request(KVM_REQ_NMI, vcpu))
6410 process_nmi(vcpu);
f5132b01 6411 if (kvm_check_request(KVM_REQ_PMU, vcpu))
c6702c9d 6412 kvm_pmu_handle_event(vcpu);
f5132b01 6413 if (kvm_check_request(KVM_REQ_PMI, vcpu))
c6702c9d 6414 kvm_pmu_deliver_pmi(vcpu);
7543a635
SR		 6415 if (kvm_check_request(KVM_REQ_IOAPIC_EOI_EXIT, vcpu)) {
6416 BUG_ON(vcpu->arch.pending_ioapic_eoi > 255);
6417 if (test_bit(vcpu->arch.pending_ioapic_eoi,
6418 (void *) vcpu->arch.eoi_exit_bitmap)) {
6419 vcpu->run->exit_reason = KVM_EXIT_IOAPIC_EOI;
6420 vcpu->run->eoi.vector =
6421 vcpu->arch.pending_ioapic_eoi;
6422 r = 0;
6423 goto out;
6424 }
6425 }
3d81bc7e
YZ		 6426 if (kvm_check_request(KVM_REQ_SCAN_IOAPIC, vcpu))
6427 vcpu_scan_ioapic(vcpu);
4256f43f
TC		 6428 if (kvm_check_request(KVM_REQ_APIC_PAGE_RELOAD, vcpu))
6429 kvm_vcpu_reload_apic_access_page(vcpu);
2ce79189
AS		 6430 if (kvm_check_request(KVM_REQ_HV_CRASH, vcpu)) {
6431 vcpu->run->exit_reason = KVM_EXIT_SYSTEM_EVENT;
6432 vcpu->run->system_event.type = KVM_SYSTEM_EVENT_CRASH;
6433 r = 0;
6434 goto out;
6435 }
e516cebb
AS		 6436 if (kvm_check_request(KVM_REQ_HV_RESET, vcpu)) {
6437 vcpu->run->exit_reason = KVM_EXIT_SYSTEM_EVENT;
6438 vcpu->run->system_event.type = KVM_SYSTEM_EVENT_RESET;
6439 r = 0;
6440 goto out;
6441 }
2f52d58c 6442 }
b93463aa 6443
bf9f6ac8
FW		 6444 /*
6445 * KVM_REQ_EVENT is not set when posted interrupts are set by
6446 * VT-d hardware, so we have to update RVI unconditionally.
6447 */
6448 if (kvm_lapic_enabled(vcpu)) {
6449 /*
6450 * Update architecture specific hints for APIC
6451 * virtual interrupt delivery.
6452 */
6453 if (kvm_x86_ops->hwapic_irr_update)
6454 kvm_x86_ops->hwapic_irr_update(vcpu,
6455 kvm_lapic_find_highest_irr(vcpu));
2f52d58c 6456 }
b93463aa 6457
b463a6f7 6458 if (kvm_check_request(KVM_REQ_EVENT, vcpu) || req_int_win) {
66450a21
JK		 6459 kvm_apic_accept_events(vcpu);
6460 if (vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) {
6461 r = 1;
6462 goto out;
6463 }
6464
b6b8a145
JK		 6465 if (inject_pending_event(vcpu, req_int_win) != 0)
6466 req_immediate_exit = true;
b463a6f7 6467 /* enable NMI/IRQ window open exits if needed */
b6b8a145 6468 else if (vcpu->arch.nmi_pending)
c9a7953f 6469 kvm_x86_ops->enable_nmi_window(vcpu);
c7c9c56c 6470 else if (kvm_cpu_has_injectable_intr(vcpu) || req_int_win)
c9a7953f 6471 kvm_x86_ops->enable_irq_window(vcpu);
b463a6f7
AK		 6472
6473 if (kvm_lapic_enabled(vcpu)) {
6474 update_cr8_intercept(vcpu);
6475 kvm_lapic_sync_to_vapic(vcpu);
6476 }
6477 }
6478
d8368af8
AK		 6479 r = kvm_mmu_reload(vcpu);
6480 if (unlikely(r)) {
d905c069 6481 goto cancel_injection;
d8368af8
AK		 6482 }
6483
b6c7a5dc
HB		 6484 preempt_disable();
6485
6486 kvm_x86_ops->prepare_guest_switch(vcpu);
2608d7a1
AK		 6487 if (vcpu->fpu_active)
6488 kvm_load_guest_fpu(vcpu);
2acf923e 6489 kvm_load_guest_xcr0(vcpu);
b6c7a5dc 6490
6b7e2d09
XG		 6491 vcpu->mode = IN_GUEST_MODE;
6492
01b71917
MT		 6493 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
6494
6b7e2d09
XG		 6495 /* We should set ->mode before check ->requests,
6496 * see the comment in make_all_cpus_request.
6497 */
01b71917 6498 smp_mb__after_srcu_read_unlock();
b6c7a5dc 6499
d94e1dc9 6500 local_irq_disable();
32f88400 6501
6b7e2d09 6502 if (vcpu->mode == EXITING_GUEST_MODE || vcpu->requests
d94e1dc9 6503 || need_resched() || signal_pending(current)) {
6b7e2d09 6504 vcpu->mode = OUTSIDE_GUEST_MODE;
d94e1dc9 6505 smp_wmb();
6c142801
AK		 6506 local_irq_enable();
6507 preempt_enable();
01b71917 6508 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
6c142801 6509 r = 1;
d905c069 6510 goto cancel_injection;
6c142801
AK		 6511 }
6512
d6185f20
NHE		 6513 if (req_immediate_exit)
6514 smp_send_reschedule(vcpu->cpu);
6515
ccf73aaf 6516 __kvm_guest_enter();
b6c7a5dc 6517
42dbaa5a 6518 if (unlikely(vcpu->arch.switch_db_regs)) {
42dbaa5a
JK		 6519 set_debugreg(0, 7);
6520 set_debugreg(vcpu->arch.eff_db[0], 0);
6521 set_debugreg(vcpu->arch.eff_db[1], 1);
6522 set_debugreg(vcpu->arch.eff_db[2], 2);
6523 set_debugreg(vcpu->arch.eff_db[3], 3);
c77fb5fe 6524 set_debugreg(vcpu->arch.dr6, 6);
ae561ede 6525 vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_RELOAD;
42dbaa5a 6526 }
b6c7a5dc 6527
229456fc 6528 trace_kvm_entry(vcpu->vcpu_id);
d0659d94 6529 wait_lapic_expire(vcpu);
851ba692 6530 kvm_x86_ops->run(vcpu);
b6c7a5dc 6531
c77fb5fe
PB		 6532 /*
6533 * Do this here before restoring debug registers on the host. And
6534 * since we do this before handling the vmexit, a DR access vmexit
6535 * can (a) read the correct value of the debug registers, (b) set
6536 * KVM_DEBUGREG_WONT_EXIT again.
6537 */
6538 if (unlikely(vcpu->arch.switch_db_regs & KVM_DEBUGREG_WONT_EXIT)) {
6539 int i;
6540
6541 WARN_ON(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP);
6542 kvm_x86_ops->sync_dirty_debug_regs(vcpu);
6543 for (i = 0; i < KVM_NR_DB_REGS; i++)
6544 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
6545 }
6546
24f1e32c
FW		 6547 /*
6548 * If the guest has used debug registers, at least dr7
6549 * will be disabled while returning to the host.
6550 * If we don't have active breakpoints in the host, we don't
6551 * care about the messed up debug address registers. But if
6552 * we have some of them active, restore the old state.
6553 */
59d8eb53 6554 if (hw_breakpoint_active())
24f1e32c 6555 hw_breakpoint_restore();
42dbaa5a 6556
4ba76538 6557 vcpu->arch.last_guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc());
1d5f066e 6558
6b7e2d09 6559 vcpu->mode = OUTSIDE_GUEST_MODE;
d94e1dc9 6560 smp_wmb();
a547c6db
YZ		 6561
6562 /* Interrupt is enabled by handle_external_intr() */
6563 kvm_x86_ops->handle_external_intr(vcpu);
b6c7a5dc
HB		 6564
6565 ++vcpu->stat.exits;
6566
6567 /*
6568 * We must have an instruction between local_irq_enable() and
6569 * kvm_guest_exit(), so the timer interrupt isn't delayed by
6570 * the interrupt shadow. The stat.exits increment will do nicely.
6571 * But we need to prevent reordering, hence this barrier():
6572 */
6573 barrier();
6574
6575 kvm_guest_exit();
6576
6577 preempt_enable();
6578
f656ce01 6579 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
3200f405 6580
b6c7a5dc
HB		 6581 /*
6582 * Profile KVM exit RIPs:
6583 */
6584 if (unlikely(prof_on == KVM_PROFILING)) {
5fdbf976
MT		 6585 unsigned long rip = kvm_rip_read(vcpu);
6586 profile_hit(KVM_PROFILING, (void *)rip);
b6c7a5dc
HB		 6587 }
6588
cc578287
ZA		 6589 if (unlikely(vcpu->arch.tsc_always_catchup))
6590 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
298101da 6591
5cfb1d5a
MT		 6592 if (vcpu->arch.apic_attention)
6593 kvm_lapic_sync_from_vapic(vcpu);
b93463aa 6594
851ba692 6595 r = kvm_x86_ops->handle_exit(vcpu);
d905c069
MT		 6596 return r;
6597
6598cancel_injection:
6599 kvm_x86_ops->cancel_injection(vcpu);
ae7a2a3f
MT		 6600 if (unlikely(vcpu->arch.apic_attention))
6601 kvm_lapic_sync_from_vapic(vcpu);
d7690175
MT		 6602out:
6603 return r;
6604}
b6c7a5dc 6605
362c698f
PB		 6606static inline int vcpu_block(struct kvm *kvm, struct kvm_vcpu *vcpu)
6607{
bf9f6ac8
FW		 6608 if (!kvm_arch_vcpu_runnable(vcpu) &&
6609 (!kvm_x86_ops->pre_block || kvm_x86_ops->pre_block(vcpu) == 0)) {
9c8fd1ba
PB		 6610 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
6611 kvm_vcpu_block(vcpu);
6612 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
bf9f6ac8
FW		 6613
6614 if (kvm_x86_ops->post_block)
6615 kvm_x86_ops->post_block(vcpu);
6616
9c8fd1ba
PB		 6617 if (!kvm_check_request(KVM_REQ_UNHALT, vcpu))
6618 return 1;
6619 }
362c698f
PB		 6620
6621 kvm_apic_accept_events(vcpu);
6622 switch(vcpu->arch.mp_state) {
6623 case KVM_MP_STATE_HALTED:
6624 vcpu->arch.pv.pv_unhalted = false;
6625 vcpu->arch.mp_state =
6626 KVM_MP_STATE_RUNNABLE;
6627 case KVM_MP_STATE_RUNNABLE:
6628 vcpu->arch.apf.halted = false;
6629 break;
6630 case KVM_MP_STATE_INIT_RECEIVED:
6631 break;
6632 default:
6633 return -EINTR;
6634 break;
6635 }
6636 return 1;
6637}
09cec754 6638
5d9bc648
PB		 6639static inline bool kvm_vcpu_running(struct kvm_vcpu *vcpu)
6640{
6641 return (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE &&
6642 !vcpu->arch.apf.halted);
6643}
6644
362c698f 6645static int vcpu_run(struct kvm_vcpu *vcpu)
d7690175
MT		 6646{
6647 int r;
f656ce01 6648 struct kvm *kvm = vcpu->kvm;
d7690175 6649
f656ce01 6650 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 6651
362c698f 6652 for (;;) {
58f800d5 6653 if (kvm_vcpu_running(vcpu)) {
851ba692 6654 r = vcpu_enter_guest(vcpu);
bf9f6ac8 6655 } else {
362c698f 6656 r = vcpu_block(kvm, vcpu);
bf9f6ac8
FW		 6657 }
6658
09cec754
GN		 6659 if (r <= 0)
6660 break;
6661
6662 clear_bit(KVM_REQ_PENDING_TIMER, &vcpu->requests);
6663 if (kvm_cpu_has_pending_timer(vcpu))
6664 kvm_inject_pending_timer_irqs(vcpu);
6665
851ba692 6666 if (dm_request_for_irq_injection(vcpu)) {
4ca7dd8c
PB		 6667 r = 0;
6668 vcpu->run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
09cec754 6669 ++vcpu->stat.request_irq_exits;
362c698f 6670 break;
09cec754 6671 }
af585b92
GN		 6672
6673 kvm_check_async_pf_completion(vcpu);
6674
09cec754
GN		 6675 if (signal_pending(current)) {
6676 r = -EINTR;
851ba692 6677 vcpu->run->exit_reason = KVM_EXIT_INTR;
09cec754 6678 ++vcpu->stat.signal_exits;
362c698f 6679 break;
09cec754
GN		 6680 }
6681 if (need_resched()) {
f656ce01 6682 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
c08ac06a 6683 cond_resched();
f656ce01 6684 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 6685 }
b6c7a5dc
HB		 6686 }
6687
f656ce01 6688 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
b6c7a5dc
HB		 6689
6690 return r;
6691}
6692
716d51ab
GN		 6693static inline int complete_emulated_io(struct kvm_vcpu *vcpu)
6694{
6695 int r;
6696 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
6697 r = emulate_instruction(vcpu, EMULTYPE_NO_DECODE);
6698 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
6699 if (r != EMULATE_DONE)
6700 return 0;
6701 return 1;
6702}
6703
6704static int complete_emulated_pio(struct kvm_vcpu *vcpu)
6705{
6706 BUG_ON(!vcpu->arch.pio.count);
6707
6708 return complete_emulated_io(vcpu);
6709}
6710
f78146b0
AK		 6711/*
6712 * Implements the following, as a state machine:
6713 *
6714 * read:
6715 * for each fragment
87da7e66
XG		 6716 * for each mmio piece in the fragment
6717 * write gpa, len
6718 * exit
6719 * copy data
f78146b0
AK		 6720 * execute insn
6721 *
6722 * write:
6723 * for each fragment
87da7e66
XG		 6724 * for each mmio piece in the fragment
6725 * write gpa, len
6726 * copy data
6727 * exit
f78146b0 6728 */
716d51ab 6729static int complete_emulated_mmio(struct kvm_vcpu *vcpu)
5287f194
AK		 6730{
6731 struct kvm_run *run = vcpu->run;
f78146b0 6732 struct kvm_mmio_fragment *frag;
87da7e66 6733 unsigned len;
5287f194 6734
716d51ab 6735 BUG_ON(!vcpu->mmio_needed);
5287f194 6736
716d51ab 6737 /* Complete previous fragment */
87da7e66
XG		 6738 frag = &vcpu->mmio_fragments[vcpu->mmio_cur_fragment];
6739 len = min(8u, frag->len);
716d51ab 6740 if (!vcpu->mmio_is_write)
87da7e66
XG		 6741 memcpy(frag->data, run->mmio.data, len);
6742
6743 if (frag->len <= 8) {
6744 /* Switch to the next fragment. */
6745 frag++;
6746 vcpu->mmio_cur_fragment++;
6747 } else {
6748 /* Go forward to the next mmio piece. */
6749 frag->data += len;
6750 frag->gpa += len;
6751 frag->len -= len;
6752 }
6753
a08d3b3b 6754 if (vcpu->mmio_cur_fragment >= vcpu->mmio_nr_fragments) {
716d51ab 6755 vcpu->mmio_needed = 0;
0912c977
PB		 6756
6757 /* FIXME: return into emulator if single-stepping. */
cef4dea0 6758 if (vcpu->mmio_is_write)
716d51ab
GN		 6759 return 1;
6760 vcpu->mmio_read_completed = 1;
6761 return complete_emulated_io(vcpu);
6762 }
87da7e66 6763
716d51ab
GN		 6764 run->exit_reason = KVM_EXIT_MMIO;
6765 run->mmio.phys_addr = frag->gpa;
6766 if (vcpu->mmio_is_write)
87da7e66
XG		 6767 memcpy(run->mmio.data, frag->data, min(8u, frag->len));
6768 run->mmio.len = min(8u, frag->len);
716d51ab
GN		 6769 run->mmio.is_write = vcpu->mmio_is_write;
6770 vcpu->arch.complete_userspace_io = complete_emulated_mmio;
6771 return 0;
5287f194
AK		 6772}
6773
716d51ab 6774
b6c7a5dc
HB		 6775int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
6776{
c5bedc68 6777 struct fpu *fpu = &current->thread.fpu;
b6c7a5dc
HB		 6778 int r;
6779 sigset_t sigsaved;
6780
c4d72e2d 6781 fpu__activate_curr(fpu);
e5c30142 6782
ac9f6dc0
AK		 6783 if (vcpu->sigset_active)
6784 sigprocmask(SIG_SETMASK, &vcpu->sigset, &sigsaved);
6785
a4535290 6786 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_UNINITIALIZED)) {
b6c7a5dc 6787 kvm_vcpu_block(vcpu);
66450a21 6788 kvm_apic_accept_events(vcpu);
d7690175 6789 clear_bit(KVM_REQ_UNHALT, &vcpu->requests);
ac9f6dc0
AK		 6790 r = -EAGAIN;
6791 goto out;
b6c7a5dc
HB		 6792 }
6793
b6c7a5dc 6794 /* re-sync apic's tpr */
35754c98 6795 if (!lapic_in_kernel(vcpu)) {
eea1cff9
AP		 6796 if (kvm_set_cr8(vcpu, kvm_run->cr8) != 0) {
6797 r = -EINVAL;
6798 goto out;
6799 }
6800 }
b6c7a5dc 6801
716d51ab
GN		 6802 if (unlikely(vcpu->arch.complete_userspace_io)) {
6803 int (*cui)(struct kvm_vcpu *) = vcpu->arch.complete_userspace_io;
6804 vcpu->arch.complete_userspace_io = NULL;
6805 r = cui(vcpu);
6806 if (r <= 0)
6807 goto out;
6808 } else
6809 WARN_ON(vcpu->arch.pio.count || vcpu->mmio_needed);
5287f194 6810
362c698f 6811 r = vcpu_run(vcpu);
b6c7a5dc
HB		 6812
6813out:
f1d86e46 6814 post_kvm_run_save(vcpu);
b6c7a5dc
HB		 6815 if (vcpu->sigset_active)
6816 sigprocmask(SIG_SETMASK, &sigsaved, NULL);
6817
b6c7a5dc
HB		 6818 return r;
6819}
6820
6821int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
6822{
7ae441ea
GN		 6823 if (vcpu->arch.emulate_regs_need_sync_to_vcpu) {
6824 /*
6825 * We are here if userspace calls get_regs() in the middle of
6826 * instruction emulation. Registers state needs to be copied
4a969980 6827 * back from emulation context to vcpu. Userspace shouldn't do
7ae441ea
GN		 6828 * that usually, but some bad designed PV devices (vmware
6829 * backdoor interface) need this to work
6830 */
dd856efa 6831 emulator_writeback_register_cache(&vcpu->arch.emulate_ctxt);
7ae441ea
GN		 6832 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
6833 }
5fdbf976
MT		 6834 regs->rax = kvm_register_read(vcpu, VCPU_REGS_RAX);
6835 regs->rbx = kvm_register_read(vcpu, VCPU_REGS_RBX);
6836 regs->rcx = kvm_register_read(vcpu, VCPU_REGS_RCX);
6837 regs->rdx = kvm_register_read(vcpu, VCPU_REGS_RDX);
6838 regs->rsi = kvm_register_read(vcpu, VCPU_REGS_RSI);
6839 regs->rdi = kvm_register_read(vcpu, VCPU_REGS_RDI);
6840 regs->rsp = kvm_register_read(vcpu, VCPU_REGS_RSP);
6841 regs->rbp = kvm_register_read(vcpu, VCPU_REGS_RBP);
b6c7a5dc 6842#ifdef CONFIG_X86_64
5fdbf976
MT		 6843 regs->r8 = kvm_register_read(vcpu, VCPU_REGS_R8);
6844 regs->r9 = kvm_register_read(vcpu, VCPU_REGS_R9);
6845 regs->r10 = kvm_register_read(vcpu, VCPU_REGS_R10);
6846 regs->r11 = kvm_register_read(vcpu, VCPU_REGS_R11);
6847 regs->r12 = kvm_register_read(vcpu, VCPU_REGS_R12);
6848 regs->r13 = kvm_register_read(vcpu, VCPU_REGS_R13);
6849 regs->r14 = kvm_register_read(vcpu, VCPU_REGS_R14);
6850 regs->r15 = kvm_register_read(vcpu, VCPU_REGS_R15);
b6c7a5dc
HB		 6851#endif
6852
5fdbf976 6853 regs->rip = kvm_rip_read(vcpu);
91586a3b 6854 regs->rflags = kvm_get_rflags(vcpu);
b6c7a5dc 6855
b6c7a5dc
HB		 6856 return 0;
6857}
6858
6859int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
6860{
7ae441ea
GN		 6861 vcpu->arch.emulate_regs_need_sync_from_vcpu = true;
6862 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
6863
5fdbf976
MT		 6864 kvm_register_write(vcpu, VCPU_REGS_RAX, regs->rax);
6865 kvm_register_write(vcpu, VCPU_REGS_RBX, regs->rbx);
6866 kvm_register_write(vcpu, VCPU_REGS_RCX, regs->rcx);
6867 kvm_register_write(vcpu, VCPU_REGS_RDX, regs->rdx);
6868 kvm_register_write(vcpu, VCPU_REGS_RSI, regs->rsi);
6869 kvm_register_write(vcpu, VCPU_REGS_RDI, regs->rdi);
6870 kvm_register_write(vcpu, VCPU_REGS_RSP, regs->rsp);
6871 kvm_register_write(vcpu, VCPU_REGS_RBP, regs->rbp);
b6c7a5dc 6872#ifdef CONFIG_X86_64
5fdbf976
MT		 6873 kvm_register_write(vcpu, VCPU_REGS_R8, regs->r8);
6874 kvm_register_write(vcpu, VCPU_REGS_R9, regs->r9);
6875 kvm_register_write(vcpu, VCPU_REGS_R10, regs->r10);
6876 kvm_register_write(vcpu, VCPU_REGS_R11, regs->r11);
6877 kvm_register_write(vcpu, VCPU_REGS_R12, regs->r12);
6878 kvm_register_write(vcpu, VCPU_REGS_R13, regs->r13);
6879 kvm_register_write(vcpu, VCPU_REGS_R14, regs->r14);
6880 kvm_register_write(vcpu, VCPU_REGS_R15, regs->r15);
b6c7a5dc
HB		 6881#endif
6882
5fdbf976 6883 kvm_rip_write(vcpu, regs->rip);
91586a3b 6884 kvm_set_rflags(vcpu, regs->rflags);
b6c7a5dc 6885
b4f14abd
JK		 6886 vcpu->arch.exception.pending = false;
6887
3842d135
AK		 6888 kvm_make_request(KVM_REQ_EVENT, vcpu);
6889
b6c7a5dc
HB		 6890 return 0;
6891}
6892
b6c7a5dc
HB		 6893void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
6894{
6895 struct kvm_segment cs;
6896
3e6e0aab 6897 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
b6c7a5dc
HB		 6898 *db = cs.db;
6899 *l = cs.l;
6900}
6901EXPORT_SYMBOL_GPL(kvm_get_cs_db_l_bits);
6902
6903int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
6904 struct kvm_sregs *sregs)
6905{
89a27f4d 6906 struct desc_ptr dt;
b6c7a5dc 6907
3e6e0aab
GT		 6908 kvm_get_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
6909 kvm_get_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
6910 kvm_get_segment(vcpu, &sregs->es, VCPU_SREG_ES);
6911 kvm_get_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
6912 kvm_get_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
6913 kvm_get_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 6914
3e6e0aab
GT		 6915 kvm_get_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
6916 kvm_get_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc
HB		 6917
6918 kvm_x86_ops->get_idt(vcpu, &dt);
89a27f4d
GN		 6919 sregs->idt.limit = dt.size;
6920 sregs->idt.base = dt.address;
b6c7a5dc 6921 kvm_x86_ops->get_gdt(vcpu, &dt);
89a27f4d
GN		 6922 sregs->gdt.limit = dt.size;
6923 sregs->gdt.base = dt.address;
b6c7a5dc 6924
4d4ec087 6925 sregs->cr0 = kvm_read_cr0(vcpu);
ad312c7c 6926 sregs->cr2 = vcpu->arch.cr2;
9f8fe504 6927 sregs->cr3 = kvm_read_cr3(vcpu);
fc78f519 6928 sregs->cr4 = kvm_read_cr4(vcpu);
2d3ad1f4 6929 sregs->cr8 = kvm_get_cr8(vcpu);
f6801dff 6930 sregs->efer = vcpu->arch.efer;
b6c7a5dc
HB		 6931 sregs->apic_base = kvm_get_apic_base(vcpu);
6932
923c61bb 6933 memset(sregs->interrupt_bitmap, 0, sizeof sregs->interrupt_bitmap);
b6c7a5dc 6934
36752c9b 6935 if (vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft)
14d0bc1f
GN		 6936 set_bit(vcpu->arch.interrupt.nr,
6937 (unsigned long *)sregs->interrupt_bitmap);
16d7a191 6938
b6c7a5dc
HB		 6939 return 0;
6940}
6941
62d9f0db
MT		 6942int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu,
6943 struct kvm_mp_state *mp_state)
6944{
66450a21 6945 kvm_apic_accept_events(vcpu);
6aef266c
SV		 6946 if (vcpu->arch.mp_state == KVM_MP_STATE_HALTED &&
6947 vcpu->arch.pv.pv_unhalted)
6948 mp_state->mp_state = KVM_MP_STATE_RUNNABLE;
6949 else
6950 mp_state->mp_state = vcpu->arch.mp_state;
6951
62d9f0db
MT		 6952 return 0;
6953}
6954
6955int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu,
6956 struct kvm_mp_state *mp_state)
6957{
66450a21
JK		 6958 if (!kvm_vcpu_has_lapic(vcpu) &&
6959 mp_state->mp_state != KVM_MP_STATE_RUNNABLE)
6960 return -EINVAL;
6961
6962 if (mp_state->mp_state == KVM_MP_STATE_SIPI_RECEIVED) {
6963 vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED;
6964 set_bit(KVM_APIC_SIPI, &vcpu->arch.apic->pending_events);
6965 } else
6966 vcpu->arch.mp_state = mp_state->mp_state;
3842d135 6967 kvm_make_request(KVM_REQ_EVENT, vcpu);
62d9f0db
MT		 6968 return 0;
6969}
6970
7f3d35fd
KW		 6971int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int idt_index,
6972 int reason, bool has_error_code, u32 error_code)
b6c7a5dc 6973{
9d74191a 6974 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
8ec4722d 6975 int ret;
e01c2426 6976
8ec4722d 6977 init_emulate_ctxt(vcpu);
c697518a 6978
7f3d35fd 6979 ret = emulator_task_switch(ctxt, tss_selector, idt_index, reason,
9d74191a 6980 has_error_code, error_code);
c697518a 6981
c697518a 6982 if (ret)
19d04437 6983 return EMULATE_FAIL;
37817f29 6984
9d74191a
TY		 6985 kvm_rip_write(vcpu, ctxt->eip);
6986 kvm_set_rflags(vcpu, ctxt->eflags);
3842d135 6987 kvm_make_request(KVM_REQ_EVENT, vcpu);
19d04437 6988 return EMULATE_DONE;
37817f29
IE		 6989}
6990EXPORT_SYMBOL_GPL(kvm_task_switch);
6991
b6c7a5dc
HB		 6992int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
6993 struct kvm_sregs *sregs)
6994{
58cb628d 6995 struct msr_data apic_base_msr;
b6c7a5dc 6996 int mmu_reset_needed = 0;
63f42e02 6997 int pending_vec, max_bits, idx;
89a27f4d 6998 struct desc_ptr dt;
b6c7a5dc 6999
6d1068b3
PM		 7000 if (!guest_cpuid_has_xsave(vcpu) && (sregs->cr4 & X86_CR4_OSXSAVE))
7001 return -EINVAL;
7002
89a27f4d
GN		 7003 dt.size = sregs->idt.limit;
7004 dt.address = sregs->idt.base;
b6c7a5dc 7005 kvm_x86_ops->set_idt(vcpu, &dt);
89a27f4d
GN		 7006 dt.size = sregs->gdt.limit;
7007 dt.address = sregs->gdt.base;
b6c7a5dc
HB		 7008 kvm_x86_ops->set_gdt(vcpu, &dt);
7009
ad312c7c 7010 vcpu->arch.cr2 = sregs->cr2;
9f8fe504 7011 mmu_reset_needed |= kvm_read_cr3(vcpu) != sregs->cr3;
dc7e795e 7012 vcpu->arch.cr3 = sregs->cr3;
aff48baa 7013 __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail);
b6c7a5dc 7014
2d3ad1f4 7015 kvm_set_cr8(vcpu, sregs->cr8);
b6c7a5dc 7016
f6801dff 7017 mmu_reset_needed |= vcpu->arch.efer != sregs->efer;
b6c7a5dc 7018 kvm_x86_ops->set_efer(vcpu, sregs->efer);
58cb628d
JK		 7019 apic_base_msr.data = sregs->apic_base;
7020 apic_base_msr.host_initiated = true;
7021 kvm_set_apic_base(vcpu, &apic_base_msr);
b6c7a5dc 7022
4d4ec087 7023 mmu_reset_needed |= kvm_read_cr0(vcpu) != sregs->cr0;
b6c7a5dc 7024 kvm_x86_ops->set_cr0(vcpu, sregs->cr0);
d7306163 7025 vcpu->arch.cr0 = sregs->cr0;
b6c7a5dc 7026
fc78f519 7027 mmu_reset_needed |= kvm_read_cr4(vcpu) != sregs->cr4;
b6c7a5dc 7028 kvm_x86_ops->set_cr4(vcpu, sregs->cr4);
3ea3aa8c 7029 if (sregs->cr4 & X86_CR4_OSXSAVE)
00b27a3e 7030 kvm_update_cpuid(vcpu);
63f42e02
XG		 7031
7032 idx = srcu_read_lock(&vcpu->kvm->srcu);
7c93be44 7033 if (!is_long_mode(vcpu) && is_pae(vcpu)) {
9f8fe504 7034 load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu));
7c93be44
MT		 7035 mmu_reset_needed = 1;
7036 }
63f42e02 7037 srcu_read_unlock(&vcpu->kvm->srcu, idx);
b6c7a5dc
HB		 7038
7039 if (mmu_reset_needed)
7040 kvm_mmu_reset_context(vcpu);
7041
a50abc3b 7042 max_bits = KVM_NR_INTERRUPTS;
923c61bb
GN		 7043 pending_vec = find_first_bit(
7044 (const unsigned long *)sregs->interrupt_bitmap, max_bits);
7045 if (pending_vec < max_bits) {
66fd3f7f 7046 kvm_queue_interrupt(vcpu, pending_vec, false);
923c61bb 7047 pr_debug("Set back pending irq %d\n", pending_vec);
b6c7a5dc
HB		 7048 }
7049
3e6e0aab
GT		 7050 kvm_set_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
7051 kvm_set_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
7052 kvm_set_segment(vcpu, &sregs->es, VCPU_SREG_ES);
7053 kvm_set_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
7054 kvm_set_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
7055 kvm_set_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 7056
3e6e0aab
GT		 7057 kvm_set_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
7058 kvm_set_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc 7059
5f0269f5
ME		 7060 update_cr8_intercept(vcpu);
7061
9c3e4aab 7062 /* Older userspace won't unhalt the vcpu on reset. */
c5af89b6 7063 if (kvm_vcpu_is_bsp(vcpu) && kvm_rip_read(vcpu) == 0xfff0 &&
9c3e4aab 7064 sregs->cs.selector == 0xf000 && sregs->cs.base == 0xffff0000 &&
3eeb3288 7065 !is_protmode(vcpu))
9c3e4aab
MT		 7066 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
7067
3842d135
AK		 7068 kvm_make_request(KVM_REQ_EVENT, vcpu);
7069
b6c7a5dc
HB		 7070 return 0;
7071}
7072
d0bfb940
JK		 7073int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
7074 struct kvm_guest_debug *dbg)
b6c7a5dc 7075{
355be0b9 7076 unsigned long rflags;
ae675ef0 7077 int i, r;
b6c7a5dc 7078
4f926bf2
JK		 7079 if (dbg->control & (KVM_GUESTDBG_INJECT_DB | KVM_GUESTDBG_INJECT_BP)) {
7080 r = -EBUSY;
7081 if (vcpu->arch.exception.pending)
2122ff5e 7082 goto out;
4f926bf2
JK		 7083 if (dbg->control & KVM_GUESTDBG_INJECT_DB)
7084 kvm_queue_exception(vcpu, DB_VECTOR);
7085 else
7086 kvm_queue_exception(vcpu, BP_VECTOR);
7087 }
7088
91586a3b
JK		 7089 /*
7090 * Read rflags as long as potentially injected trace flags are still
7091 * filtered out.
7092 */
7093 rflags = kvm_get_rflags(vcpu);
355be0b9
JK		 7094
7095 vcpu->guest_debug = dbg->control;
7096 if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE))
7097 vcpu->guest_debug = 0;
7098
7099 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
ae675ef0
JK		 7100 for (i = 0; i < KVM_NR_DB_REGS; ++i)
7101 vcpu->arch.eff_db[i] = dbg->arch.debugreg[i];
c8639010 7102 vcpu->arch.guest_debug_dr7 = dbg->arch.debugreg[7];
ae675ef0
JK		 7103 } else {
7104 for (i = 0; i < KVM_NR_DB_REGS; i++)
7105 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
ae675ef0 7106 }
c8639010 7107 kvm_update_dr7(vcpu);
ae675ef0 7108
f92653ee
JK		 7109 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
7110 vcpu->arch.singlestep_rip = kvm_rip_read(vcpu) +
7111 get_segment_base(vcpu, VCPU_SREG_CS);
94fe45da 7112
91586a3b
JK		 7113 /*
7114 * Trigger an rflags update that will inject or remove the trace
7115 * flags.
7116 */
7117 kvm_set_rflags(vcpu, rflags);
b6c7a5dc 7118
a96036b8 7119 kvm_x86_ops->update_bp_intercept(vcpu);
b6c7a5dc 7120
4f926bf2 7121 r = 0;
d0bfb940 7122
2122ff5e 7123out:
b6c7a5dc
HB		 7124
7125 return r;
7126}
7127
8b006791
ZX		 7128/*
7129 * Translate a guest virtual address to a guest physical address.
7130 */
7131int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
7132 struct kvm_translation *tr)
7133{
7134 unsigned long vaddr = tr->linear_address;
7135 gpa_t gpa;
f656ce01 7136 int idx;
8b006791 7137
f656ce01 7138 idx = srcu_read_lock(&vcpu->kvm->srcu);
1871c602 7139 gpa = kvm_mmu_gva_to_gpa_system(vcpu, vaddr, NULL);
f656ce01 7140 srcu_read_unlock(&vcpu->kvm->srcu, idx);
8b006791
ZX		 7141 tr->physical_address = gpa;
7142 tr->valid = gpa != UNMAPPED_GVA;
7143 tr->writeable = 1;
7144 tr->usermode = 0;
8b006791
ZX		 7145
7146 return 0;
7147}
7148
d0752060
HB		 7149int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
7150{
c47ada30 7151 struct fxregs_state *fxsave =
7366ed77 7152 &vcpu->arch.guest_fpu.state.fxsave;
d0752060 7153
d0752060
HB		 7154 memcpy(fpu->fpr, fxsave->st_space, 128);
7155 fpu->fcw = fxsave->cwd;
7156 fpu->fsw = fxsave->swd;
7157 fpu->ftwx = fxsave->twd;
7158 fpu->last_opcode = fxsave->fop;
7159 fpu->last_ip = fxsave->rip;
7160 fpu->last_dp = fxsave->rdp;
7161 memcpy(fpu->xmm, fxsave->xmm_space, sizeof fxsave->xmm_space);
7162
d0752060
HB		 7163 return 0;
7164}
7165
7166int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
7167{
c47ada30 7168 struct fxregs_state *fxsave =
7366ed77 7169 &vcpu->arch.guest_fpu.state.fxsave;
d0752060 7170
d0752060
HB		 7171 memcpy(fxsave->st_space, fpu->fpr, 128);
7172 fxsave->cwd = fpu->fcw;
7173 fxsave->swd = fpu->fsw;
7174 fxsave->twd = fpu->ftwx;
7175 fxsave->fop = fpu->last_opcode;
7176 fxsave->rip = fpu->last_ip;
7177 fxsave->rdp = fpu->last_dp;
7178 memcpy(fxsave->xmm_space, fpu->xmm, sizeof fxsave->xmm_space);
7179
d0752060
HB		 7180 return 0;
7181}
7182
0ee6a517 7183static void fx_init(struct kvm_vcpu *vcpu)
d0752060 7184{
bf935b0b 7185 fpstate_init(&vcpu->arch.guest_fpu.state);
df1daba7 7186 if (cpu_has_xsaves)
7366ed77 7187 vcpu->arch.guest_fpu.state.xsave.header.xcomp_bv =
df1daba7 7188 host_xcr0 | XSTATE_COMPACTION_ENABLED;
d0752060 7189
2acf923e
DC		 7190 /*
7191 * Ensure guest xcr0 is valid for loading
7192 */
d91cab78 7193 vcpu->arch.xcr0 = XFEATURE_MASK_FP;
2acf923e 7194
ad312c7c 7195 vcpu->arch.cr0 |= X86_CR0_ET;
d0752060 7196}
d0752060
HB		 7197
7198void kvm_load_guest_fpu(struct kvm_vcpu *vcpu)
7199{
2608d7a1 7200 if (vcpu->guest_fpu_loaded)
d0752060
HB		 7201 return;
7202
2acf923e
DC		 7203 /*
7204 * Restore all possible states in the guest,
7205 * and assume host would use all available bits.
7206 * Guest xcr0 would be loaded later.
7207 */
7208 kvm_put_guest_xcr0(vcpu);
d0752060 7209 vcpu->guest_fpu_loaded = 1;
b1a74bf8 7210 __kernel_fpu_begin();
003e2e8b 7211 __copy_kernel_to_fpregs(&vcpu->arch.guest_fpu.state);
0c04851c 7212 trace_kvm_fpu(1);
d0752060 7213}
d0752060
HB		 7214
7215void kvm_put_guest_fpu(struct kvm_vcpu *vcpu)
7216{
2acf923e
DC		 7217 kvm_put_guest_xcr0(vcpu);
7218
653f52c3
RR		 7219 if (!vcpu->guest_fpu_loaded) {
7220 vcpu->fpu_counter = 0;
d0752060 7221 return;
653f52c3 7222 }
d0752060
HB		 7223
7224 vcpu->guest_fpu_loaded = 0;
4f836347 7225 copy_fpregs_to_fpstate(&vcpu->arch.guest_fpu);
b1a74bf8 7226 __kernel_fpu_end();
f096ed85 7227 ++vcpu->stat.fpu_reload;
653f52c3
RR		 7228 /*
7229 * If using eager FPU mode, or if the guest is a frequent user
7230 * of the FPU, just leave the FPU active for next time.
7231 * Every 255 times fpu_counter rolls over to 0; a guest that uses
7232 * the FPU in bursts will revert to loading it on demand.
7233 */
a9b4fb7e 7234 if (!vcpu->arch.eager_fpu) {
653f52c3
RR		 7235 if (++vcpu->fpu_counter < 5)
7236 kvm_make_request(KVM_REQ_DEACTIVATE_FPU, vcpu);
7237 }
0c04851c 7238 trace_kvm_fpu(0);
d0752060 7239}
e9b11c17
ZX		 7240
7241void kvm_arch_vcpu_free(struct kvm_vcpu *vcpu)
7242{
12f9a48f 7243 kvmclock_reset(vcpu);
7f1ea208 7244
f5f48ee1 7245 free_cpumask_var(vcpu->arch.wbinvd_dirty_mask);
e9b11c17
ZX		 7246 kvm_x86_ops->vcpu_free(vcpu);
7247}
7248
7249struct kvm_vcpu *kvm_arch_vcpu_create(struct kvm *kvm,
7250 unsigned int id)
7251{
c447e76b
LL		 7252 struct kvm_vcpu *vcpu;
7253
6755bae8
ZA		 7254 if (check_tsc_unstable() && atomic_read(&kvm->online_vcpus) != 0)
7255 printk_once(KERN_WARNING
7256 "kvm: SMP vm created on host with unstable TSC; "
7257 "guest TSC will not be reliable\n");
c447e76b
LL		 7258
7259 vcpu = kvm_x86_ops->vcpu_create(kvm, id);
7260
c447e76b 7261 return vcpu;
26e5215f 7262}
e9b11c17 7263
26e5215f
AK		 7264int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu)
7265{
7266 int r;
e9b11c17 7267
19efffa2 7268 kvm_vcpu_mtrr_init(vcpu);
9fc77441
MT		 7269 r = vcpu_load(vcpu);
7270 if (r)
7271 return r;
d28bc9dd 7272 kvm_vcpu_reset(vcpu, false);
8a3c1a33 7273 kvm_mmu_setup(vcpu);
e9b11c17 7274 vcpu_put(vcpu);
26e5215f 7275 return r;
e9b11c17
ZX		 7276}
7277
31928aa5 7278void kvm_arch_vcpu_postcreate(struct kvm_vcpu *vcpu)
42897d86 7279{
8fe8ab46 7280 struct msr_data msr;
332967a3 7281 struct kvm *kvm = vcpu->kvm;
42897d86 7282
31928aa5
DD		 7283 if (vcpu_load(vcpu))
7284 return;
8fe8ab46
WA		 7285 msr.data = 0x0;
7286 msr.index = MSR_IA32_TSC;
7287 msr.host_initiated = true;
7288 kvm_write_tsc(vcpu, &msr);
42897d86
MT		 7289 vcpu_put(vcpu);
7290
630994b3
MT		 7291 if (!kvmclock_periodic_sync)
7292 return;
7293
332967a3
AJ		 7294 schedule_delayed_work(&kvm->arch.kvmclock_sync_work,
7295 KVMCLOCK_SYNC_PERIOD);
42897d86
MT		 7296}
7297
d40ccc62 7298void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu)
e9b11c17 7299{
9fc77441 7300 int r;
344d9588
GN		 7301 vcpu->arch.apf.msr_val = 0;
7302
9fc77441
MT		 7303 r = vcpu_load(vcpu);
7304 BUG_ON(r);
e9b11c17
ZX		 7305 kvm_mmu_unload(vcpu);
7306 vcpu_put(vcpu);
7307
7308 kvm_x86_ops->vcpu_free(vcpu);
7309}
7310
d28bc9dd 7311void kvm_vcpu_reset(struct kvm_vcpu *vcpu, bool init_event)
e9b11c17 7312{
e69fab5d
PB		 7313 vcpu->arch.hflags = 0;
7314
7460fb4a
AK		 7315 atomic_set(&vcpu->arch.nmi_queued, 0);
7316 vcpu->arch.nmi_pending = 0;
448fa4a9 7317 vcpu->arch.nmi_injected = false;
5f7552d4
NA		 7318 kvm_clear_interrupt_queue(vcpu);
7319 kvm_clear_exception_queue(vcpu);
448fa4a9 7320
42dbaa5a 7321 memset(vcpu->arch.db, 0, sizeof(vcpu->arch.db));
ae561ede 7322 kvm_update_dr0123(vcpu);
6f43ed01 7323 vcpu->arch.dr6 = DR6_INIT;
73aaf249 7324 kvm_update_dr6(vcpu);
42dbaa5a 7325 vcpu->arch.dr7 = DR7_FIXED_1;
c8639010 7326 kvm_update_dr7(vcpu);
42dbaa5a 7327
1119022c
NA		 7328 vcpu->arch.cr2 = 0;
7329
3842d135 7330 kvm_make_request(KVM_REQ_EVENT, vcpu);
344d9588 7331 vcpu->arch.apf.msr_val = 0;
c9aaa895 7332 vcpu->arch.st.msr_val = 0;
3842d135 7333
12f9a48f
GC		 7334 kvmclock_reset(vcpu);
7335
af585b92
GN		 7336 kvm_clear_async_pf_completion_queue(vcpu);
7337 kvm_async_pf_hash_reset(vcpu);
7338 vcpu->arch.apf.halted = false;
3842d135 7339
64d60670 7340 if (!init_event) {
d28bc9dd 7341 kvm_pmu_reset(vcpu);
64d60670
PB		 7342 vcpu->arch.smbase = 0x30000;
7343 }
f5132b01 7344
66f7b72e
JS		 7345 memset(vcpu->arch.regs, 0, sizeof(vcpu->arch.regs));
7346 vcpu->arch.regs_avail = ~0;
7347 vcpu->arch.regs_dirty = ~0;
7348
d28bc9dd 7349 kvm_x86_ops->vcpu_reset(vcpu, init_event);
e9b11c17
ZX		 7350}
7351
2b4a273b 7352void kvm_vcpu_deliver_sipi_vector(struct kvm_vcpu *vcpu, u8 vector)
66450a21
JK		 7353{
7354 struct kvm_segment cs;
7355
7356 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
7357 cs.selector = vector << 8;
7358 cs.base = vector << 12;
7359 kvm_set_segment(vcpu, &cs, VCPU_SREG_CS);
7360 kvm_rip_write(vcpu, 0);
e9b11c17
ZX		 7361}
7362
13a34e06 7363int kvm_arch_hardware_enable(void)
e9b11c17 7364{
ca84d1a2
ZA		 7365 struct kvm *kvm;
7366 struct kvm_vcpu *vcpu;
7367 int i;
0dd6a6ed
ZA		 7368 int ret;
7369 u64 local_tsc;
7370 u64 max_tsc = 0;
7371 bool stable, backwards_tsc = false;
18863bdd
AK		 7372
7373 kvm_shared_msr_cpu_online();
13a34e06 7374 ret = kvm_x86_ops->hardware_enable();
0dd6a6ed
ZA		 7375 if (ret != 0)
7376 return ret;
7377
4ea1636b 7378 local_tsc = rdtsc();
0dd6a6ed
ZA		 7379 stable = !check_tsc_unstable();
7380 list_for_each_entry(kvm, &vm_list, vm_list) {
7381 kvm_for_each_vcpu(i, vcpu, kvm) {
7382 if (!stable && vcpu->cpu == smp_processor_id())
105b21bb 7383 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
0dd6a6ed
ZA		 7384 if (stable && vcpu->arch.last_host_tsc > local_tsc) {
7385 backwards_tsc = true;
7386 if (vcpu->arch.last_host_tsc > max_tsc)
7387 max_tsc = vcpu->arch.last_host_tsc;
7388 }
7389 }
7390 }
7391
7392 /*
7393 * Sometimes, even reliable TSCs go backwards. This happens on
7394 * platforms that reset TSC during suspend or hibernate actions, but
7395 * maintain synchronization. We must compensate. Fortunately, we can
7396 * detect that condition here, which happens early in CPU bringup,
7397 * before any KVM threads can be running. Unfortunately, we can't
7398 * bring the TSCs fully up to date with real time, as we aren't yet far
7399 * enough into CPU bringup that we know how much real time has actually
7400 * elapsed; our helper function, get_kernel_ns() will be using boot
7401 * variables that haven't been updated yet.
7402 *
7403 * So we simply find the maximum observed TSC above, then record the
7404 * adjustment to TSC in each VCPU. When the VCPU later gets loaded,
7405 * the adjustment will be applied. Note that we accumulate
7406 * adjustments, in case multiple suspend cycles happen before some VCPU
7407 * gets a chance to run again. In the event that no KVM threads get a
7408 * chance to run, we will miss the entire elapsed period, as we'll have
7409 * reset last_host_tsc, so VCPUs will not have the TSC adjusted and may
7410 * loose cycle time. This isn't too big a deal, since the loss will be
7411 * uniform across all VCPUs (not to mention the scenario is extremely
7412 * unlikely). It is possible that a second hibernate recovery happens
7413 * much faster than a first, causing the observed TSC here to be
7414 * smaller; this would require additional padding adjustment, which is
7415 * why we set last_host_tsc to the local tsc observed here.
7416 *
7417 * N.B. - this code below runs only on platforms with reliable TSC,
7418 * as that is the only way backwards_tsc is set above. Also note
7419 * that this runs for ALL vcpus, which is not a bug; all VCPUs should
7420 * have the same delta_cyc adjustment applied if backwards_tsc
7421 * is detected. Note further, this adjustment is only done once,
7422 * as we reset last_host_tsc on all VCPUs to stop this from being
7423 * called multiple times (one for each physical CPU bringup).
7424 *
4a969980 7425 * Platforms with unreliable TSCs don't have to deal with this, they
0dd6a6ed
ZA		 7426 * will be compensated by the logic in vcpu_load, which sets the TSC to
7427 * catchup mode. This will catchup all VCPUs to real time, but cannot
7428 * guarantee that they stay in perfect synchronization.
7429 */
7430 if (backwards_tsc) {
7431 u64 delta_cyc = max_tsc - local_tsc;
16a96021 7432 backwards_tsc_observed = true;
0dd6a6ed
ZA		 7433 list_for_each_entry(kvm, &vm_list, vm_list) {
7434 kvm_for_each_vcpu(i, vcpu, kvm) {
7435 vcpu->arch.tsc_offset_adjustment += delta_cyc;
7436 vcpu->arch.last_host_tsc = local_tsc;
105b21bb 7437 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
0dd6a6ed
ZA		 7438 }
7439
7440 /*
7441 * We have to disable TSC offset matching.. if you were
7442 * booting a VM while issuing an S4 host suspend....
7443 * you may have some problem. Solving this issue is
7444 * left as an exercise to the reader.
7445 */
7446 kvm->arch.last_tsc_nsec = 0;
7447 kvm->arch.last_tsc_write = 0;
7448 }
7449
7450 }
7451 return 0;
e9b11c17
ZX		 7452}
7453
13a34e06 7454void kvm_arch_hardware_disable(void)
e9b11c17 7455{
13a34e06
RK		 7456 kvm_x86_ops->hardware_disable();
7457 drop_user_return_notifiers();
e9b11c17
ZX		 7458}
7459
7460int kvm_arch_hardware_setup(void)
7461{
9e9c3fe4
NA		 7462 int r;
7463
7464 r = kvm_x86_ops->hardware_setup();
7465 if (r != 0)
7466 return r;
7467
35181e86
HZ		 7468 if (kvm_has_tsc_control) {
7469 /*
7470 * Make sure the user can only configure tsc_khz values that
7471 * fit into a signed integer.
7472 * A min value is not calculated needed because it will always
7473 * be 1 on all machines.
7474 */
7475 u64 max = min(0x7fffffffULL,
7476 __scale_tsc(kvm_max_tsc_scaling_ratio, tsc_khz));
7477 kvm_max_guest_tsc_khz = max;
7478
ad721883 7479 kvm_default_tsc_scaling_ratio = 1ULL << kvm_tsc_scaling_ratio_frac_bits;
35181e86 7480 }
ad721883 7481
9e9c3fe4
NA		 7482 kvm_init_msr_list();
7483 return 0;
e9b11c17
ZX		 7484}
7485
7486void kvm_arch_hardware_unsetup(void)
7487{
7488 kvm_x86_ops->hardware_unsetup();
7489}
7490
7491void kvm_arch_check_processor_compat(void *rtn)
7492{
7493 kvm_x86_ops->check_processor_compatibility(rtn);
d71ba788
PB		 7494}
7495
7496bool kvm_vcpu_is_reset_bsp(struct kvm_vcpu *vcpu)
7497{
7498 return vcpu->kvm->arch.bsp_vcpu_id == vcpu->vcpu_id;
7499}
7500EXPORT_SYMBOL_GPL(kvm_vcpu_is_reset_bsp);
7501
7502bool kvm_vcpu_is_bsp(struct kvm_vcpu *vcpu)
7503{
7504 return (vcpu->arch.apic_base & MSR_IA32_APICBASE_BSP) != 0;
e9b11c17
ZX		 7505}
7506
3e515705
AK		 7507bool kvm_vcpu_compatible(struct kvm_vcpu *vcpu)
7508{
35754c98 7509 return irqchip_in_kernel(vcpu->kvm) == lapic_in_kernel(vcpu);
3e515705
AK		 7510}
7511
54e9818f
GN		 7512struct static_key kvm_no_apic_vcpu __read_mostly;
7513
e9b11c17
ZX		 7514int kvm_arch_vcpu_init(struct kvm_vcpu *vcpu)
7515{
7516 struct page *page;
7517 struct kvm *kvm;
7518 int r;
7519
7520 BUG_ON(vcpu->kvm == NULL);
7521 kvm = vcpu->kvm;
7522
6aef266c 7523 vcpu->arch.pv.pv_unhalted = false;
9aabc88f 7524 vcpu->arch.emulate_ctxt.ops = &emulate_ops;
58d269d8 7525 if (!irqchip_in_kernel(kvm) || kvm_vcpu_is_reset_bsp(vcpu))
a4535290 7526 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
e9b11c17 7527 else
a4535290 7528 vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED;
e9b11c17
ZX		 7529
7530 page = alloc_page(GFP_KERNEL | __GFP_ZERO);
7531 if (!page) {
7532 r = -ENOMEM;
7533 goto fail;
7534 }
ad312c7c 7535 vcpu->arch.pio_data = page_address(page);
e9b11c17 7536
cc578287 7537 kvm_set_tsc_khz(vcpu, max_tsc_khz);
c285545f 7538
e9b11c17
ZX		 7539 r = kvm_mmu_create(vcpu);
7540 if (r < 0)
7541 goto fail_free_pio_data;
7542
7543 if (irqchip_in_kernel(kvm)) {
7544 r = kvm_create_lapic(vcpu);
7545 if (r < 0)
7546 goto fail_mmu_destroy;
54e9818f
GN		 7547 } else
7548 static_key_slow_inc(&kvm_no_apic_vcpu);
e9b11c17 7549
890ca9ae
HY		 7550 vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,
7551 GFP_KERNEL);
7552 if (!vcpu->arch.mce_banks) {
7553 r = -ENOMEM;
443c39bc 7554 goto fail_free_lapic;
890ca9ae
HY		 7555 }
7556 vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS;
7557
f1797359
WY		 7558 if (!zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL)) {
7559 r = -ENOMEM;
f5f48ee1 7560 goto fail_free_mce_banks;
f1797359 7561 }
f5f48ee1 7562
0ee6a517 7563 fx_init(vcpu);
66f7b72e 7564
ba904635 7565 vcpu->arch.ia32_tsc_adjust_msr = 0x0;
0b79459b 7566 vcpu->arch.pv_time_enabled = false;
d7876f1b
PB		 7567
7568 vcpu->arch.guest_supported_xcr0 = 0;
4344ee98 7569 vcpu->arch.guest_xstate_size = XSAVE_HDR_SIZE + XSAVE_HDR_OFFSET;
d7876f1b 7570
5a4f55cd
EK		 7571 vcpu->arch.maxphyaddr = cpuid_query_maxphyaddr(vcpu);
7572
74545705
RK		 7573 vcpu->arch.pat = MSR_IA32_CR_PAT_DEFAULT;
7574
af585b92 7575 kvm_async_pf_hash_reset(vcpu);
f5132b01 7576 kvm_pmu_init(vcpu);
af585b92 7577
1c1a9ce9
SR		 7578 vcpu->arch.pending_external_vector = -1;
7579
e9b11c17 7580 return 0;
0ee6a517 7581
f5f48ee1
SY		 7582fail_free_mce_banks:
7583 kfree(vcpu->arch.mce_banks);
443c39bc
WY		 7584fail_free_lapic:
7585 kvm_free_lapic(vcpu);
e9b11c17
ZX		 7586fail_mmu_destroy:
7587 kvm_mmu_destroy(vcpu);
7588fail_free_pio_data:
ad312c7c 7589 free_page((unsigned long)vcpu->arch.pio_data);
e9b11c17
ZX		 7590fail:
7591 return r;
7592}
7593
7594void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu)
7595{
f656ce01
MT		 7596 int idx;
7597
f5132b01 7598 kvm_pmu_destroy(vcpu);
36cb93fd 7599 kfree(vcpu->arch.mce_banks);
e9b11c17 7600 kvm_free_lapic(vcpu);
f656ce01 7601 idx = srcu_read_lock(&vcpu->kvm->srcu);
e9b11c17 7602 kvm_mmu_destroy(vcpu);
f656ce01 7603 srcu_read_unlock(&vcpu->kvm->srcu, idx);
ad312c7c 7604 free_page((unsigned long)vcpu->arch.pio_data);
35754c98 7605 if (!lapic_in_kernel(vcpu))
54e9818f 7606 static_key_slow_dec(&kvm_no_apic_vcpu);
e9b11c17 7607}
d19a9cd2 7608
e790d9ef
RK		 7609void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu)
7610{
ae97a3b8 7611 kvm_x86_ops->sched_in(vcpu, cpu);
e790d9ef
RK		 7612}
7613
e08b9637 7614int kvm_arch_init_vm(struct kvm *kvm, unsigned long type)
d19a9cd2 7615{
e08b9637
CO		 7616 if (type)
7617 return -EINVAL;
7618
6ef768fa 7619 INIT_HLIST_HEAD(&kvm->arch.mask_notifier_list);
f05e70ac 7620 INIT_LIST_HEAD(&kvm->arch.active_mmu_pages);
365c8868 7621 INIT_LIST_HEAD(&kvm->arch.zapped_obsolete_pages);
4d5c5d0f 7622 INIT_LIST_HEAD(&kvm->arch.assigned_dev_head);
e0f0bbc5 7623 atomic_set(&kvm->arch.noncoherent_dma_count, 0);
d19a9cd2 7624
5550af4d
SY		 7625 /* Reserve bit 0 of irq_sources_bitmap for userspace irq source */
7626 set_bit(KVM_USERSPACE_IRQ_SOURCE_ID, &kvm->arch.irq_sources_bitmap);
7a84428a
AW		 7627 /* Reserve bit 1 of irq_sources_bitmap for irqfd-resampler */
7628 set_bit(KVM_IRQFD_RESAMPLE_IRQ_SOURCE_ID,
7629 &kvm->arch.irq_sources_bitmap);
5550af4d 7630
038f8c11 7631 raw_spin_lock_init(&kvm->arch.tsc_write_lock);
1e08ec4a 7632 mutex_init(&kvm->arch.apic_map_lock);
d828199e
MT		 7633 spin_lock_init(&kvm->arch.pvclock_gtod_sync_lock);
7634
7635 pvclock_update_vm_gtod_copy(kvm);
53f658b3 7636
7e44e449 7637 INIT_DELAYED_WORK(&kvm->arch.kvmclock_update_work, kvmclock_update_fn);
332967a3 7638 INIT_DELAYED_WORK(&kvm->arch.kvmclock_sync_work, kvmclock_sync_fn);
7e44e449 7639
d89f5eff 7640 return 0;
d19a9cd2
ZX		 7641}
7642
7643static void kvm_unload_vcpu_mmu(struct kvm_vcpu *vcpu)
7644{
9fc77441
MT		 7645 int r;
7646 r = vcpu_load(vcpu);
7647 BUG_ON(r);
d19a9cd2
ZX		 7648 kvm_mmu_unload(vcpu);
7649 vcpu_put(vcpu);
7650}
7651
7652static void kvm_free_vcpus(struct kvm *kvm)
7653{
7654 unsigned int i;
988a2cae 7655 struct kvm_vcpu *vcpu;
d19a9cd2
ZX		 7656
7657 /*
7658 * Unpin any mmu pages first.
7659 */
af585b92
GN		 7660 kvm_for_each_vcpu(i, vcpu, kvm) {
7661 kvm_clear_async_pf_completion_queue(vcpu);
988a2cae 7662 kvm_unload_vcpu_mmu(vcpu);
af585b92 7663 }
988a2cae
GN		 7664 kvm_for_each_vcpu(i, vcpu, kvm)
7665 kvm_arch_vcpu_free(vcpu);
7666
7667 mutex_lock(&kvm->lock);
7668 for (i = 0; i < atomic_read(&kvm->online_vcpus); i++)
7669 kvm->vcpus[i] = NULL;
d19a9cd2 7670
988a2cae
GN		 7671 atomic_set(&kvm->online_vcpus, 0);
7672 mutex_unlock(&kvm->lock);
d19a9cd2
ZX		 7673}
7674
ad8ba2cd
SY		 7675void kvm_arch_sync_events(struct kvm *kvm)
7676{
332967a3 7677 cancel_delayed_work_sync(&kvm->arch.kvmclock_sync_work);
7e44e449 7678 cancel_delayed_work_sync(&kvm->arch.kvmclock_update_work);
ba4cef31 7679 kvm_free_all_assigned_devices(kvm);
aea924f6 7680 kvm_free_pit(kvm);
ad8ba2cd
SY		 7681}
7682
1d8007bd 7683int __x86_set_memory_region(struct kvm *kvm, int id, gpa_t gpa, u32 size)
9da0e4d5
PB		 7684{
7685 int i, r;
25188b99 7686 unsigned long hva;
f0d648bd
PB		 7687 struct kvm_memslots *slots = kvm_memslots(kvm);
7688 struct kvm_memory_slot *slot, old;
9da0e4d5
PB		 7689
7690 /* Called with kvm->slots_lock held. */
1d8007bd
PB		 7691 if (WARN_ON(id >= KVM_MEM_SLOTS_NUM))
7692 return -EINVAL;
9da0e4d5 7693
f0d648bd
PB		 7694 slot = id_to_memslot(slots, id);
7695 if (size) {
7696 if (WARN_ON(slot->npages))
7697 return -EEXIST;
7698
7699 /*
7700 * MAP_SHARED to prevent internal slot pages from being moved
7701 * by fork()/COW.
7702 */
7703 hva = vm_mmap(NULL, 0, size, PROT_READ | PROT_WRITE,
7704 MAP_SHARED | MAP_ANONYMOUS, 0);
7705 if (IS_ERR((void *)hva))
7706 return PTR_ERR((void *)hva);
7707 } else {
7708 if (!slot->npages)
7709 return 0;
7710
7711 hva = 0;
7712 }
7713
7714 old = *slot;
9da0e4d5 7715 for (i = 0; i < KVM_ADDRESS_SPACE_NUM; i++) {
1d8007bd 7716 struct kvm_userspace_memory_region m;
9da0e4d5 7717
1d8007bd
PB		 7718 m.slot = id | (i << 16);
7719 m.flags = 0;
7720 m.guest_phys_addr = gpa;
f0d648bd 7721 m.userspace_addr = hva;
1d8007bd 7722 m.memory_size = size;
9da0e4d5
PB		 7723 r = __kvm_set_memory_region(kvm, &m);
7724 if (r < 0)
7725 return r;
7726 }
7727
f0d648bd
PB		 7728 if (!size) {
7729 r = vm_munmap(old.userspace_addr, old.npages * PAGE_SIZE);
7730 WARN_ON(r < 0);
7731 }
7732
9da0e4d5
PB		 7733 return 0;
7734}
7735EXPORT_SYMBOL_GPL(__x86_set_memory_region);
7736
1d8007bd 7737int x86_set_memory_region(struct kvm *kvm, int id, gpa_t gpa, u32 size)
9da0e4d5
PB		 7738{
7739 int r;
7740
7741 mutex_lock(&kvm->slots_lock);
1d8007bd 7742 r = __x86_set_memory_region(kvm, id, gpa, size);
9da0e4d5
PB		 7743 mutex_unlock(&kvm->slots_lock);
7744
7745 return r;
7746}
7747EXPORT_SYMBOL_GPL(x86_set_memory_region);
7748
d19a9cd2
ZX		 7749void kvm_arch_destroy_vm(struct kvm *kvm)
7750{
27469d29
AH		 7751 if (current->mm == kvm->mm) {
7752 /*
7753 * Free memory regions allocated on behalf of userspace,
7754 * unless the the memory map has changed due to process exit
7755 * or fd copying.
7756 */
1d8007bd
PB		 7757 x86_set_memory_region(kvm, APIC_ACCESS_PAGE_PRIVATE_MEMSLOT, 0, 0);
7758 x86_set_memory_region(kvm, IDENTITY_PAGETABLE_PRIVATE_MEMSLOT, 0, 0);
7759 x86_set_memory_region(kvm, TSS_PRIVATE_MEMSLOT, 0, 0);
27469d29 7760 }
6eb55818 7761 kvm_iommu_unmap_guest(kvm);
d7deeeb0
ZX		 7762 kfree(kvm->arch.vpic);
7763 kfree(kvm->arch.vioapic);
d19a9cd2 7764 kvm_free_vcpus(kvm);
1e08ec4a 7765 kfree(rcu_dereference_check(kvm->arch.apic_map, 1));
d19a9cd2 7766}
0de10343 7767
5587027c 7768void kvm_arch_free_memslot(struct kvm *kvm, struct kvm_memory_slot *free,
db3fe4eb
TY		 7769 struct kvm_memory_slot *dont)
7770{
7771 int i;
7772
d89cc617
TY		 7773 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
7774 if (!dont || free->arch.rmap[i] != dont->arch.rmap[i]) {
548ef284 7775 kvfree(free->arch.rmap[i]);
d89cc617 7776 free->arch.rmap[i] = NULL;
77d11309 7777 }
d89cc617
TY		 7778 if (i == 0)
7779 continue;
7780
7781 if (!dont || free->arch.lpage_info[i - 1] !=
7782 dont->arch.lpage_info[i - 1]) {
548ef284 7783 kvfree(free->arch.lpage_info[i - 1]);
d89cc617 7784 free->arch.lpage_info[i - 1] = NULL;
db3fe4eb
TY		 7785 }
7786 }
7787}
7788
5587027c
AK		 7789int kvm_arch_create_memslot(struct kvm *kvm, struct kvm_memory_slot *slot,
7790 unsigned long npages)
db3fe4eb
TY		 7791{
7792 int i;
7793
d89cc617 7794 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
db3fe4eb
TY		 7795 unsigned long ugfn;
7796 int lpages;
d89cc617 7797 int level = i + 1;
db3fe4eb
TY		 7798
7799 lpages = gfn_to_index(slot->base_gfn + npages - 1,
7800 slot->base_gfn, level) + 1;
7801
d89cc617
TY		 7802 slot->arch.rmap[i] =
7803 kvm_kvzalloc(lpages * sizeof(*slot->arch.rmap[i]));
7804 if (!slot->arch.rmap[i])
77d11309 7805 goto out_free;
d89cc617
TY		 7806 if (i == 0)
7807 continue;
77d11309 7808
d89cc617
TY		 7809 slot->arch.lpage_info[i - 1] = kvm_kvzalloc(lpages *
7810 sizeof(*slot->arch.lpage_info[i - 1]));
7811 if (!slot->arch.lpage_info[i - 1])
db3fe4eb
TY		 7812 goto out_free;
7813
7814 if (slot->base_gfn & (KVM_PAGES_PER_HPAGE(level) - 1))
d89cc617 7815 slot->arch.lpage_info[i - 1][0].write_count = 1;
db3fe4eb 7816 if ((slot->base_gfn + npages) & (KVM_PAGES_PER_HPAGE(level) - 1))
d89cc617 7817 slot->arch.lpage_info[i - 1][lpages - 1].write_count = 1;
db3fe4eb
TY		 7818 ugfn = slot->userspace_addr >> PAGE_SHIFT;
7819 /*
7820 * If the gfn and userspace address are not aligned wrt each
7821 * other, or if explicitly asked to, disable large page
7822 * support for this slot
7823 */
7824 if ((slot->base_gfn ^ ugfn) & (KVM_PAGES_PER_HPAGE(level) - 1) ||
7825 !kvm_largepages_enabled()) {
7826 unsigned long j;
7827
7828 for (j = 0; j < lpages; ++j)
d89cc617 7829 slot->arch.lpage_info[i - 1][j].write_count = 1;
db3fe4eb
TY		 7830 }
7831 }
7832
7833 return 0;
7834
7835out_free:
d89cc617 7836 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
548ef284 7837 kvfree(slot->arch.rmap[i]);
d89cc617
TY		 7838 slot->arch.rmap[i] = NULL;
7839 if (i == 0)
7840 continue;
7841
548ef284 7842 kvfree(slot->arch.lpage_info[i - 1]);
d89cc617 7843 slot->arch.lpage_info[i - 1] = NULL;
db3fe4eb
TY		 7844 }
7845 return -ENOMEM;
7846}
7847
15f46015 7848void kvm_arch_memslots_updated(struct kvm *kvm, struct kvm_memslots *slots)
e59dbe09 7849{
e6dff7d1
TY		 7850 /*
7851 * memslots->generation has been incremented.
7852 * mmio generation may have reached its maximum value.
7853 */
54bf36aa 7854 kvm_mmu_invalidate_mmio_sptes(kvm, slots);
e59dbe09
TY		 7855}
7856
f7784b8e
MT		 7857int kvm_arch_prepare_memory_region(struct kvm *kvm,
7858 struct kvm_memory_slot *memslot,
09170a49 7859 const struct kvm_userspace_memory_region *mem,
7b6195a9 7860 enum kvm_mr_change change)
0de10343 7861{
f7784b8e
MT		 7862 return 0;
7863}
7864
88178fd4
KH		 7865static void kvm_mmu_slot_apply_flags(struct kvm *kvm,
7866 struct kvm_memory_slot *new)
7867{
7868 /* Still write protect RO slot */
7869 if (new->flags & KVM_MEM_READONLY) {
7870 kvm_mmu_slot_remove_write_access(kvm, new);
7871 return;
7872 }
7873
7874 /*
7875 * Call kvm_x86_ops dirty logging hooks when they are valid.
7876 *
7877 * kvm_x86_ops->slot_disable_log_dirty is called when:
7878 *
7879 * - KVM_MR_CREATE with dirty logging is disabled
7880 * - KVM_MR_FLAGS_ONLY with dirty logging is disabled in new flag
7881 *
7882 * The reason is, in case of PML, we need to set D-bit for any slots
7883 * with dirty logging disabled in order to eliminate unnecessary GPA
7884 * logging in PML buffer (and potential PML buffer full VMEXT). This
7885 * guarantees leaving PML enabled during guest's lifetime won't have
7886 * any additonal overhead from PML when guest is running with dirty
7887 * logging disabled for memory slots.
7888 *
7889 * kvm_x86_ops->slot_enable_log_dirty is called when switching new slot
7890 * to dirty logging mode.
7891 *
7892 * If kvm_x86_ops dirty logging hooks are invalid, use write protect.
7893 *
7894 * In case of write protect:
7895 *
7896 * Write protect all pages for dirty logging.
7897 *
7898 * All the sptes including the large sptes which point to this
7899 * slot are set to readonly. We can not create any new large
7900 * spte on this slot until the end of the logging.
7901 *
7902 * See the comments in fast_page_fault().
7903 */
7904 if (new->flags & KVM_MEM_LOG_DIRTY_PAGES) {
7905 if (kvm_x86_ops->slot_enable_log_dirty)
7906 kvm_x86_ops->slot_enable_log_dirty(kvm, new);
7907 else
7908 kvm_mmu_slot_remove_write_access(kvm, new);
7909 } else {
7910 if (kvm_x86_ops->slot_disable_log_dirty)
7911 kvm_x86_ops->slot_disable_log_dirty(kvm, new);
7912 }
7913}
7914
f7784b8e 7915void kvm_arch_commit_memory_region(struct kvm *kvm,
09170a49 7916 const struct kvm_userspace_memory_region *mem,
8482644a 7917 const struct kvm_memory_slot *old,
f36f3f28 7918 const struct kvm_memory_slot *new,
8482644a 7919 enum kvm_mr_change change)
f7784b8e 7920{
8482644a 7921 int nr_mmu_pages = 0;
f7784b8e 7922
48c0e4e9
XG		 7923 if (!kvm->arch.n_requested_mmu_pages)
7924 nr_mmu_pages = kvm_mmu_calculate_mmu_pages(kvm);
7925
48c0e4e9 7926 if (nr_mmu_pages)
0de10343 7927 kvm_mmu_change_mmu_pages(kvm, nr_mmu_pages);
1c91cad4 7928
3ea3b7fa
WL		 7929 /*
7930 * Dirty logging tracks sptes in 4k granularity, meaning that large
7931 * sptes have to be split. If live migration is successful, the guest
7932 * in the source machine will be destroyed and large sptes will be
7933 * created in the destination. However, if the guest continues to run
7934 * in the source machine (for example if live migration fails), small
7935 * sptes will remain around and cause bad performance.
7936 *
7937 * Scan sptes if dirty logging has been stopped, dropping those
7938 * which can be collapsed into a single large-page spte. Later
7939 * page faults will create the large-page sptes.
7940 */
7941 if ((change != KVM_MR_DELETE) &&
7942 (old->flags & KVM_MEM_LOG_DIRTY_PAGES) &&
7943 !(new->flags & KVM_MEM_LOG_DIRTY_PAGES))
7944 kvm_mmu_zap_collapsible_sptes(kvm, new);
7945
c972f3b1 7946 /*
88178fd4 7947 * Set up write protection and/or dirty logging for the new slot.
c126d94f 7948 *
88178fd4
KH		 7949 * For KVM_MR_DELETE and KVM_MR_MOVE, the shadow pages of old slot have
7950 * been zapped so no dirty logging staff is needed for old slot. For
7951 * KVM_MR_FLAGS_ONLY, the old slot is essentially the same one as the
7952 * new and it's also covered when dealing with the new slot.
f36f3f28
PB		 7953 *
7954 * FIXME: const-ify all uses of struct kvm_memory_slot.
c972f3b1 7955 */
88178fd4 7956 if (change != KVM_MR_DELETE)
f36f3f28 7957 kvm_mmu_slot_apply_flags(kvm, (struct kvm_memory_slot *) new);
0de10343 7958}
1d737c8a 7959
2df72e9b 7960void kvm_arch_flush_shadow_all(struct kvm *kvm)
34d4cb8f 7961{
6ca18b69 7962 kvm_mmu_invalidate_zap_all_pages(kvm);
34d4cb8f
MT		 7963}
7964
2df72e9b
MT		 7965void kvm_arch_flush_shadow_memslot(struct kvm *kvm,
7966 struct kvm_memory_slot *slot)
7967{
6ca18b69 7968 kvm_mmu_invalidate_zap_all_pages(kvm);
2df72e9b
MT		 7969}
7970
5d9bc648
PB		 7971static inline bool kvm_vcpu_has_events(struct kvm_vcpu *vcpu)
7972{
7973 if (!list_empty_careful(&vcpu->async_pf.done))
7974 return true;
7975
7976 if (kvm_apic_has_events(vcpu))
7977 return true;
7978
7979 if (vcpu->arch.pv.pv_unhalted)
7980 return true;
7981
7982 if (atomic_read(&vcpu->arch.nmi_queued))
7983 return true;
7984
73917739
PB		 7985 if (test_bit(KVM_REQ_SMI, &vcpu->requests))
7986 return true;
7987
5d9bc648
PB		 7988 if (kvm_arch_interrupt_allowed(vcpu) &&
7989 kvm_cpu_has_interrupt(vcpu))
7990 return true;
7991
7992 return false;
7993}
7994
1d737c8a
ZX		 7995int kvm_arch_vcpu_runnable(struct kvm_vcpu *vcpu)
7996{
b6b8a145
JK		 7997 if (is_guest_mode(vcpu) && kvm_x86_ops->check_nested_events)
7998 kvm_x86_ops->check_nested_events(vcpu, false);
7999
5d9bc648 8000 return kvm_vcpu_running(vcpu) || kvm_vcpu_has_events(vcpu);
1d737c8a 8001}
5736199a 8002
b6d33834 8003int kvm_arch_vcpu_should_kick(struct kvm_vcpu *vcpu)
5736199a 8004{
b6d33834 8005 return kvm_vcpu_exiting_guest_mode(vcpu) == IN_GUEST_MODE;
5736199a 8006}
78646121
GN		 8007
8008int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu)
8009{
8010 return kvm_x86_ops->interrupt_allowed(vcpu);
8011}
229456fc 8012
82b32774 8013unsigned long kvm_get_linear_rip(struct kvm_vcpu *vcpu)
f92653ee 8014{
82b32774
NA		 8015 if (is_64_bit_mode(vcpu))
8016 return kvm_rip_read(vcpu);
8017 return (u32)(get_segment_base(vcpu, VCPU_SREG_CS) +
8018 kvm_rip_read(vcpu));
8019}
8020EXPORT_SYMBOL_GPL(kvm_get_linear_rip);
f92653ee 8021
82b32774
NA		 8022bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip)
8023{
8024 return kvm_get_linear_rip(vcpu) == linear_rip;
f92653ee
JK		 8025}
8026EXPORT_SYMBOL_GPL(kvm_is_linear_rip);
8027
94fe45da
JK		 8028unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu)
8029{
8030 unsigned long rflags;
8031
8032 rflags = kvm_x86_ops->get_rflags(vcpu);
8033 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
c310bac5 8034 rflags &= ~X86_EFLAGS_TF;
94fe45da
JK		 8035 return rflags;
8036}
8037EXPORT_SYMBOL_GPL(kvm_get_rflags);
8038
6addfc42 8039static void __kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
94fe45da
JK		 8040{
8041 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP &&
f92653ee 8042 kvm_is_linear_rip(vcpu, vcpu->arch.singlestep_rip))
c310bac5 8043 rflags |= X86_EFLAGS_TF;
94fe45da 8044 kvm_x86_ops->set_rflags(vcpu, rflags);
6addfc42
PB		 8045}
8046
8047void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
8048{
8049 __kvm_set_rflags(vcpu, rflags);
3842d135 8050 kvm_make_request(KVM_REQ_EVENT, vcpu);
94fe45da
JK		 8051}
8052EXPORT_SYMBOL_GPL(kvm_set_rflags);
8053
56028d08
GN		 8054void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu, struct kvm_async_pf *work)
8055{
8056 int r;
8057
fb67e14f 8058 if ((vcpu->arch.mmu.direct_map != work->arch.direct_map) ||
f2e10669 8059 work->wakeup_all)
56028d08
GN		 8060 return;
8061
8062 r = kvm_mmu_reload(vcpu);
8063 if (unlikely(r))
8064 return;
8065
fb67e14f
XG		 8066 if (!vcpu->arch.mmu.direct_map &&
8067 work->arch.cr3 != vcpu->arch.mmu.get_cr3(vcpu))
8068 return;
8069
56028d08
GN		 8070 vcpu->arch.mmu.page_fault(vcpu, work->gva, 0, true);
8071}
8072
af585b92
GN		 8073static inline u32 kvm_async_pf_hash_fn(gfn_t gfn)
8074{
8075 return hash_32(gfn & 0xffffffff, order_base_2(ASYNC_PF_PER_VCPU));
8076}
8077
8078static inline u32 kvm_async_pf_next_probe(u32 key)
8079{
8080 return (key + 1) & (roundup_pow_of_two(ASYNC_PF_PER_VCPU) - 1);
8081}
8082
8083static void kvm_add_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
8084{
8085 u32 key = kvm_async_pf_hash_fn(gfn);
8086
8087 while (vcpu->arch.apf.gfns[key] != ~0)
8088 key = kvm_async_pf_next_probe(key);
8089
8090 vcpu->arch.apf.gfns[key] = gfn;
8091}
8092
8093static u32 kvm_async_pf_gfn_slot(struct kvm_vcpu *vcpu, gfn_t gfn)
8094{
8095 int i;
8096 u32 key = kvm_async_pf_hash_fn(gfn);
8097
8098 for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU) &&
c7d28c24
XG		 8099 (vcpu->arch.apf.gfns[key] != gfn &&
8100 vcpu->arch.apf.gfns[key] != ~0); i++)
af585b92
GN		 8101 key = kvm_async_pf_next_probe(key);
8102
8103 return key;
8104}
8105
8106bool kvm_find_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
8107{
8108 return vcpu->arch.apf.gfns[kvm_async_pf_gfn_slot(vcpu, gfn)] == gfn;
8109}
8110
8111static void kvm_del_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
8112{
8113 u32 i, j, k;
8114
8115 i = j = kvm_async_pf_gfn_slot(vcpu, gfn);
8116 while (true) {
8117 vcpu->arch.apf.gfns[i] = ~0;
8118 do {
8119 j = kvm_async_pf_next_probe(j);
8120 if (vcpu->arch.apf.gfns[j] == ~0)
8121 return;
8122 k = kvm_async_pf_hash_fn(vcpu->arch.apf.gfns[j]);
8123 /*
8124 * k lies cyclically in ]i,j]
8125 * | i.k.j |
8126 * |....j i.k.| or |.k..j i...|
8127 */
8128 } while ((i <= j) ? (i < k && k <= j) : (i < k || k <= j));
8129 vcpu->arch.apf.gfns[i] = vcpu->arch.apf.gfns[j];
8130 i = j;
8131 }
8132}
8133
7c90705b
GN		 8134static int apf_put_user(struct kvm_vcpu *vcpu, u32 val)
8135{
8136
8137 return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apf.data, &val,
8138 sizeof(val));
8139}
8140
af585b92
GN		 8141void kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu,
8142 struct kvm_async_pf *work)
8143{
6389ee94
AK		 8144 struct x86_exception fault;
8145
7c90705b 8146 trace_kvm_async_pf_not_present(work->arch.token, work->gva);
af585b92 8147 kvm_add_async_pf_gfn(vcpu, work->arch.gfn);
7c90705b
GN		 8148
8149 if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED) ||
fc5f06fa
GN		 8150 (vcpu->arch.apf.send_user_only &&
8151 kvm_x86_ops->get_cpl(vcpu) == 0))
7c90705b
GN		 8152 kvm_make_request(KVM_REQ_APF_HALT, vcpu);
8153 else if (!apf_put_user(vcpu, KVM_PV_REASON_PAGE_NOT_PRESENT)) {
6389ee94
AK		 8154 fault.vector = PF_VECTOR;
8155 fault.error_code_valid = true;
8156 fault.error_code = 0;
8157 fault.nested_page_fault = false;
8158 fault.address = work->arch.token;
8159 kvm_inject_page_fault(vcpu, &fault);
7c90705b 8160 }
af585b92
GN		 8161}
8162
8163void kvm_arch_async_page_present(struct kvm_vcpu *vcpu,
8164 struct kvm_async_pf *work)
8165{
6389ee94
AK		 8166 struct x86_exception fault;
8167
7c90705b 8168 trace_kvm_async_pf_ready(work->arch.token, work->gva);
f2e10669 8169 if (work->wakeup_all)
7c90705b
GN		 8170 work->arch.token = ~0; /* broadcast wakeup */
8171 else
8172 kvm_del_async_pf_gfn(vcpu, work->arch.gfn);
8173
8174 if ((vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED) &&
8175 !apf_put_user(vcpu, KVM_PV_REASON_PAGE_READY)) {
6389ee94
AK		 8176 fault.vector = PF_VECTOR;
8177 fault.error_code_valid = true;
8178 fault.error_code = 0;
8179 fault.nested_page_fault = false;
8180 fault.address = work->arch.token;
8181 kvm_inject_page_fault(vcpu, &fault);
7c90705b 8182 }
e6d53e3b 8183 vcpu->arch.apf.halted = false;
a4fa1635 8184 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
7c90705b
GN		 8185}
8186
8187bool kvm_arch_can_inject_async_page_present(struct kvm_vcpu *vcpu)
8188{
8189 if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED))
8190 return true;
8191 else
8192 return !kvm_event_needs_reinjection(vcpu) &&
8193 kvm_x86_ops->interrupt_allowed(vcpu);
af585b92
GN		 8194}
8195
5544eb9b
PB		 8196void kvm_arch_start_assignment(struct kvm *kvm)
8197{
8198 atomic_inc(&kvm->arch.assigned_device_count);
8199}
8200EXPORT_SYMBOL_GPL(kvm_arch_start_assignment);
8201
8202void kvm_arch_end_assignment(struct kvm *kvm)
8203{
8204 atomic_dec(&kvm->arch.assigned_device_count);
8205}
8206EXPORT_SYMBOL_GPL(kvm_arch_end_assignment);
8207
8208bool kvm_arch_has_assigned_device(struct kvm *kvm)
8209{
8210 return atomic_read(&kvm->arch.assigned_device_count);
8211}
8212EXPORT_SYMBOL_GPL(kvm_arch_has_assigned_device);
8213
e0f0bbc5
AW		 8214void kvm_arch_register_noncoherent_dma(struct kvm *kvm)
8215{
8216 atomic_inc(&kvm->arch.noncoherent_dma_count);
8217}
8218EXPORT_SYMBOL_GPL(kvm_arch_register_noncoherent_dma);
8219
8220void kvm_arch_unregister_noncoherent_dma(struct kvm *kvm)
8221{
8222 atomic_dec(&kvm->arch.noncoherent_dma_count);
8223}
8224EXPORT_SYMBOL_GPL(kvm_arch_unregister_noncoherent_dma);
8225
8226bool kvm_arch_has_noncoherent_dma(struct kvm *kvm)
8227{
8228 return atomic_read(&kvm->arch.noncoherent_dma_count);
8229}
8230EXPORT_SYMBOL_GPL(kvm_arch_has_noncoherent_dma);
8231
87276880
FW		 8232int kvm_arch_irq_bypass_add_producer(struct irq_bypass_consumer *cons,
8233 struct irq_bypass_producer *prod)
8234{
8235 struct kvm_kernel_irqfd *irqfd =
8236 container_of(cons, struct kvm_kernel_irqfd, consumer);
8237
8238 if (kvm_x86_ops->update_pi_irte) {
8239 irqfd->producer = prod;
8240 return kvm_x86_ops->update_pi_irte(irqfd->kvm,
8241 prod->irq, irqfd->gsi, 1);
8242 }
8243
8244 return -EINVAL;
8245}
8246
8247void kvm_arch_irq_bypass_del_producer(struct irq_bypass_consumer *cons,
8248 struct irq_bypass_producer *prod)
8249{
8250 int ret;
8251 struct kvm_kernel_irqfd *irqfd =
8252 container_of(cons, struct kvm_kernel_irqfd, consumer);
8253
8254 if (!kvm_x86_ops->update_pi_irte) {
8255 WARN_ON(irqfd->producer != NULL);
8256 return;
8257 }
8258
8259 WARN_ON(irqfd->producer != prod);
8260 irqfd->producer = NULL;
8261
8262 /*
8263 * When producer of consumer is unregistered, we change back to
8264 * remapped mode, so we can re-use the current implementation
8265 * when the irq is masked/disabed or the consumer side (KVM
8266 * int this case doesn't want to receive the interrupts.
8267 */
8268 ret = kvm_x86_ops->update_pi_irte(irqfd->kvm, prod->irq, irqfd->gsi, 0);
8269 if (ret)
8270 printk(KERN_INFO "irq bypass consumer (token %p) unregistration"
8271 " fails: %d\n", irqfd->consumer.token, ret);
8272}
8273
8274int kvm_arch_update_irqfd_routing(struct kvm *kvm, unsigned int host_irq,
8275 uint32_t guest_irq, bool set)
8276{
8277 if (!kvm_x86_ops->update_pi_irte)
8278 return -EINVAL;
8279
8280 return kvm_x86_ops->update_pi_irte(kvm, host_irq, guest_irq, set);
8281}
8282
229456fc 8283EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_exit);
931c33b1 8284EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_fast_mmio);
229456fc
MT		 8285EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_inj_virq);
8286EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_page_fault);
8287EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_msr);
8288EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_cr);
0ac406de 8289EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmrun);
d8cabddf 8290EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit);
17897f36 8291EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit_inject);
236649de 8292EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intr_vmexit);
ec1ff790 8293EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_invlpga);
532a46b9 8294EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_skinit);
2e554e8d 8295EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intercepts);
489223ed 8296EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_write_tsc_offset);
7b46268d 8297EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_ple_window);
843e4330 8298EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_pml_full);
efc64404 8299EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_pi_irte_update);
ubuntu-bionic-kernel mirror