]> git.proxmox.com Git - mirror_qemu.git/blame - memory.c
kvm-all: PAGE_SIZE should be real host page size
[mirror_qemu.git] / memory.c
CommitLineData
093bc2cd
AK
1/*
2 * Physical memory management
3 *
4 * Copyright 2011 Red Hat, Inc. and/or its affiliates
5 *
6 * Authors:
7 * Avi Kivity <avi@redhat.com>
8 *
9 * This work is licensed under the terms of the GNU GPL, version 2. See
10 * the COPYING file in the top-level directory.
11 *
6b620ca3
PB
12 * Contributions after 2012-01-13 are licensed under the terms of the
13 * GNU GPL, version 2 or (at your option) any later version.
093bc2cd
AK
14 */
15
022c62cb
PB
16#include "exec/memory.h"
17#include "exec/address-spaces.h"
18#include "exec/ioport.h"
409ddd01 19#include "qapi/visitor.h"
1de7afc9 20#include "qemu/bitops.h"
2c9b15ca 21#include "qom/object.h"
55d5d048 22#include "trace.h"
093bc2cd
AK
23#include <assert.h>
24
022c62cb 25#include "exec/memory-internal.h"
220c3ebd 26#include "exec/ram_addr.h"
e1c57ab8 27#include "sysemu/sysemu.h"
67d95c15 28
d197063f
PB
29//#define DEBUG_UNASSIGNED
30
ec05ec26
PB
31#define RAM_ADDR_INVALID (~(ram_addr_t)0)
32
22bde714
JK
33static unsigned memory_region_transaction_depth;
34static bool memory_region_update_pending;
4dc56152 35static bool ioeventfd_update_pending;
7664e80c
AK
36static bool global_dirty_log = false;
37
72e22d2f
AK
38static QTAILQ_HEAD(memory_listeners, MemoryListener) memory_listeners
39 = QTAILQ_HEAD_INITIALIZER(memory_listeners);
4ef4db86 40
0d673e36
AK
41static QTAILQ_HEAD(, AddressSpace) address_spaces
42 = QTAILQ_HEAD_INITIALIZER(address_spaces);
43
093bc2cd
AK
44typedef struct AddrRange AddrRange;
45
8417cebf 46/*
c9cdaa3a 47 * Note that signed integers are needed for negative offsetting in aliases
8417cebf
AK
48 * (large MemoryRegion::alias_offset).
49 */
093bc2cd 50struct AddrRange {
08dafab4
AK
51 Int128 start;
52 Int128 size;
093bc2cd
AK
53};
54
08dafab4 55static AddrRange addrrange_make(Int128 start, Int128 size)
093bc2cd
AK
56{
57 return (AddrRange) { start, size };
58}
59
60static bool addrrange_equal(AddrRange r1, AddrRange r2)
61{
08dafab4 62 return int128_eq(r1.start, r2.start) && int128_eq(r1.size, r2.size);
093bc2cd
AK
63}
64
08dafab4 65static Int128 addrrange_end(AddrRange r)
093bc2cd 66{
08dafab4 67 return int128_add(r.start, r.size);
093bc2cd
AK
68}
69
08dafab4 70static AddrRange addrrange_shift(AddrRange range, Int128 delta)
093bc2cd 71{
08dafab4 72 int128_addto(&range.start, delta);
093bc2cd
AK
73 return range;
74}
75
08dafab4
AK
76static bool addrrange_contains(AddrRange range, Int128 addr)
77{
78 return int128_ge(addr, range.start)
79 && int128_lt(addr, addrrange_end(range));
80}
81
093bc2cd
AK
82static bool addrrange_intersects(AddrRange r1, AddrRange r2)
83{
08dafab4
AK
84 return addrrange_contains(r1, r2.start)
85 || addrrange_contains(r2, r1.start);
093bc2cd
AK
86}
87
88static AddrRange addrrange_intersection(AddrRange r1, AddrRange r2)
89{
08dafab4
AK
90 Int128 start = int128_max(r1.start, r2.start);
91 Int128 end = int128_min(addrrange_end(r1), addrrange_end(r2));
92 return addrrange_make(start, int128_sub(end, start));
093bc2cd
AK
93}
94
0e0d36b4
AK
95enum ListenerDirection { Forward, Reverse };
96
7376e582
AK
97static bool memory_listener_match(MemoryListener *listener,
98 MemoryRegionSection *section)
99{
100 return !listener->address_space_filter
101 || listener->address_space_filter == section->address_space;
102}
103
104#define MEMORY_LISTENER_CALL_GLOBAL(_callback, _direction, _args...) \
0e0d36b4
AK
105 do { \
106 MemoryListener *_listener; \
107 \
108 switch (_direction) { \
109 case Forward: \
110 QTAILQ_FOREACH(_listener, &memory_listeners, link) { \
975aefe0
AK
111 if (_listener->_callback) { \
112 _listener->_callback(_listener, ##_args); \
113 } \
0e0d36b4
AK
114 } \
115 break; \
116 case Reverse: \
117 QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \
118 memory_listeners, link) { \
975aefe0
AK
119 if (_listener->_callback) { \
120 _listener->_callback(_listener, ##_args); \
121 } \
0e0d36b4
AK
122 } \
123 break; \
124 default: \
125 abort(); \
126 } \
127 } while (0)
128
7376e582
AK
129#define MEMORY_LISTENER_CALL(_callback, _direction, _section, _args...) \
130 do { \
131 MemoryListener *_listener; \
132 \
133 switch (_direction) { \
134 case Forward: \
135 QTAILQ_FOREACH(_listener, &memory_listeners, link) { \
975aefe0
AK
136 if (_listener->_callback \
137 && memory_listener_match(_listener, _section)) { \
7376e582
AK
138 _listener->_callback(_listener, _section, ##_args); \
139 } \
140 } \
141 break; \
142 case Reverse: \
143 QTAILQ_FOREACH_REVERSE(_listener, &memory_listeners, \
144 memory_listeners, link) { \
975aefe0
AK
145 if (_listener->_callback \
146 && memory_listener_match(_listener, _section)) { \
7376e582
AK
147 _listener->_callback(_listener, _section, ##_args); \
148 } \
149 } \
150 break; \
151 default: \
152 abort(); \
153 } \
154 } while (0)
155
dfde4e6e 156/* No need to ref/unref .mr, the FlatRange keeps it alive. */
b2dfd71c 157#define MEMORY_LISTENER_UPDATE_REGION(fr, as, dir, callback, _args...) \
7376e582 158 MEMORY_LISTENER_CALL(callback, dir, (&(MemoryRegionSection) { \
0e0d36b4 159 .mr = (fr)->mr, \
f6790af6 160 .address_space = (as), \
0e0d36b4 161 .offset_within_region = (fr)->offset_in_region, \
052e87b0 162 .size = (fr)->addr.size, \
0e0d36b4 163 .offset_within_address_space = int128_get64((fr)->addr.start), \
7a8499e8 164 .readonly = (fr)->readonly, \
b2dfd71c 165 }), ##_args)
0e0d36b4 166
093bc2cd
AK
167struct CoalescedMemoryRange {
168 AddrRange addr;
169 QTAILQ_ENTRY(CoalescedMemoryRange) link;
170};
171
3e9d69e7
AK
172struct MemoryRegionIoeventfd {
173 AddrRange addr;
174 bool match_data;
175 uint64_t data;
753d5e14 176 EventNotifier *e;
3e9d69e7
AK
177};
178
179static bool memory_region_ioeventfd_before(MemoryRegionIoeventfd a,
180 MemoryRegionIoeventfd b)
181{
08dafab4 182 if (int128_lt(a.addr.start, b.addr.start)) {
3e9d69e7 183 return true;
08dafab4 184 } else if (int128_gt(a.addr.start, b.addr.start)) {
3e9d69e7 185 return false;
08dafab4 186 } else if (int128_lt(a.addr.size, b.addr.size)) {
3e9d69e7 187 return true;
08dafab4 188 } else if (int128_gt(a.addr.size, b.addr.size)) {
3e9d69e7
AK
189 return false;
190 } else if (a.match_data < b.match_data) {
191 return true;
192 } else if (a.match_data > b.match_data) {
193 return false;
194 } else if (a.match_data) {
195 if (a.data < b.data) {
196 return true;
197 } else if (a.data > b.data) {
198 return false;
199 }
200 }
753d5e14 201 if (a.e < b.e) {
3e9d69e7 202 return true;
753d5e14 203 } else if (a.e > b.e) {
3e9d69e7
AK
204 return false;
205 }
206 return false;
207}
208
209static bool memory_region_ioeventfd_equal(MemoryRegionIoeventfd a,
210 MemoryRegionIoeventfd b)
211{
212 return !memory_region_ioeventfd_before(a, b)
213 && !memory_region_ioeventfd_before(b, a);
214}
215
093bc2cd
AK
216typedef struct FlatRange FlatRange;
217typedef struct FlatView FlatView;
218
219/* Range of memory in the global map. Addresses are absolute. */
220struct FlatRange {
221 MemoryRegion *mr;
a8170e5e 222 hwaddr offset_in_region;
093bc2cd 223 AddrRange addr;
5a583347 224 uint8_t dirty_log_mask;
5f9a5ea1 225 bool romd_mode;
fb1cd6f9 226 bool readonly;
093bc2cd
AK
227};
228
229/* Flattened global view of current active memory hierarchy. Kept in sorted
230 * order.
231 */
232struct FlatView {
374f2981 233 struct rcu_head rcu;
856d7245 234 unsigned ref;
093bc2cd
AK
235 FlatRange *ranges;
236 unsigned nr;
237 unsigned nr_allocated;
238};
239
cc31e6e7
AK
240typedef struct AddressSpaceOps AddressSpaceOps;
241
093bc2cd
AK
242#define FOR_EACH_FLAT_RANGE(var, view) \
243 for (var = (view)->ranges; var < (view)->ranges + (view)->nr; ++var)
244
093bc2cd
AK
245static bool flatrange_equal(FlatRange *a, FlatRange *b)
246{
247 return a->mr == b->mr
248 && addrrange_equal(a->addr, b->addr)
d0a9b5bc 249 && a->offset_in_region == b->offset_in_region
5f9a5ea1 250 && a->romd_mode == b->romd_mode
fb1cd6f9 251 && a->readonly == b->readonly;
093bc2cd
AK
252}
253
254static void flatview_init(FlatView *view)
255{
856d7245 256 view->ref = 1;
093bc2cd
AK
257 view->ranges = NULL;
258 view->nr = 0;
259 view->nr_allocated = 0;
260}
261
262/* Insert a range into a given position. Caller is responsible for maintaining
263 * sorting order.
264 */
265static void flatview_insert(FlatView *view, unsigned pos, FlatRange *range)
266{
267 if (view->nr == view->nr_allocated) {
268 view->nr_allocated = MAX(2 * view->nr, 10);
7267c094 269 view->ranges = g_realloc(view->ranges,
093bc2cd
AK
270 view->nr_allocated * sizeof(*view->ranges));
271 }
272 memmove(view->ranges + pos + 1, view->ranges + pos,
273 (view->nr - pos) * sizeof(FlatRange));
274 view->ranges[pos] = *range;
dfde4e6e 275 memory_region_ref(range->mr);
093bc2cd
AK
276 ++view->nr;
277}
278
279static void flatview_destroy(FlatView *view)
280{
dfde4e6e
PB
281 int i;
282
283 for (i = 0; i < view->nr; i++) {
284 memory_region_unref(view->ranges[i].mr);
285 }
7267c094 286 g_free(view->ranges);
a9a0c06d 287 g_free(view);
093bc2cd
AK
288}
289
856d7245
PB
290static void flatview_ref(FlatView *view)
291{
292 atomic_inc(&view->ref);
293}
294
295static void flatview_unref(FlatView *view)
296{
297 if (atomic_fetch_dec(&view->ref) == 1) {
298 flatview_destroy(view);
299 }
300}
301
3d8e6bf9
AK
302static bool can_merge(FlatRange *r1, FlatRange *r2)
303{
08dafab4 304 return int128_eq(addrrange_end(r1->addr), r2->addr.start)
3d8e6bf9 305 && r1->mr == r2->mr
08dafab4
AK
306 && int128_eq(int128_add(int128_make64(r1->offset_in_region),
307 r1->addr.size),
308 int128_make64(r2->offset_in_region))
d0a9b5bc 309 && r1->dirty_log_mask == r2->dirty_log_mask
5f9a5ea1 310 && r1->romd_mode == r2->romd_mode
fb1cd6f9 311 && r1->readonly == r2->readonly;
3d8e6bf9
AK
312}
313
8508e024 314/* Attempt to simplify a view by merging adjacent ranges */
3d8e6bf9
AK
315static void flatview_simplify(FlatView *view)
316{
317 unsigned i, j;
318
319 i = 0;
320 while (i < view->nr) {
321 j = i + 1;
322 while (j < view->nr
323 && can_merge(&view->ranges[j-1], &view->ranges[j])) {
08dafab4 324 int128_addto(&view->ranges[i].addr.size, view->ranges[j].addr.size);
3d8e6bf9
AK
325 ++j;
326 }
327 ++i;
328 memmove(&view->ranges[i], &view->ranges[j],
329 (view->nr - j) * sizeof(view->ranges[j]));
330 view->nr -= j - i;
331 }
332}
333
e7342aa3
PB
334static bool memory_region_big_endian(MemoryRegion *mr)
335{
336#ifdef TARGET_WORDS_BIGENDIAN
337 return mr->ops->endianness != DEVICE_LITTLE_ENDIAN;
338#else
339 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
340#endif
341}
342
e11ef3d1
PB
343static bool memory_region_wrong_endianness(MemoryRegion *mr)
344{
345#ifdef TARGET_WORDS_BIGENDIAN
346 return mr->ops->endianness == DEVICE_LITTLE_ENDIAN;
347#else
348 return mr->ops->endianness == DEVICE_BIG_ENDIAN;
349#endif
350}
351
352static void adjust_endianness(MemoryRegion *mr, uint64_t *data, unsigned size)
353{
354 if (memory_region_wrong_endianness(mr)) {
355 switch (size) {
356 case 1:
357 break;
358 case 2:
359 *data = bswap16(*data);
360 break;
361 case 4:
362 *data = bswap32(*data);
363 break;
364 case 8:
365 *data = bswap64(*data);
366 break;
367 default:
368 abort();
369 }
370 }
371}
372
cc05c43a
PM
373static MemTxResult memory_region_oldmmio_read_accessor(MemoryRegion *mr,
374 hwaddr addr,
375 uint64_t *value,
376 unsigned size,
377 unsigned shift,
378 uint64_t mask,
379 MemTxAttrs attrs)
380{
381 uint64_t tmp;
382
383 tmp = mr->ops->old_mmio.read[ctz32(size)](mr->opaque, addr);
384 trace_memory_region_ops_read(mr, addr, tmp, size);
385 *value |= (tmp & mask) << shift;
386 return MEMTX_OK;
387}
388
389static MemTxResult memory_region_read_accessor(MemoryRegion *mr,
ce5d2f33
PB
390 hwaddr addr,
391 uint64_t *value,
392 unsigned size,
393 unsigned shift,
cc05c43a
PM
394 uint64_t mask,
395 MemTxAttrs attrs)
ce5d2f33 396{
ce5d2f33
PB
397 uint64_t tmp;
398
cc05c43a 399 tmp = mr->ops->read(mr->opaque, addr, size);
55d5d048 400 trace_memory_region_ops_read(mr, addr, tmp, size);
ce5d2f33 401 *value |= (tmp & mask) << shift;
cc05c43a 402 return MEMTX_OK;
ce5d2f33
PB
403}
404
cc05c43a
PM
405static MemTxResult memory_region_read_with_attrs_accessor(MemoryRegion *mr,
406 hwaddr addr,
407 uint64_t *value,
408 unsigned size,
409 unsigned shift,
410 uint64_t mask,
411 MemTxAttrs attrs)
164a4dcd 412{
cc05c43a
PM
413 uint64_t tmp = 0;
414 MemTxResult r;
164a4dcd 415
cc05c43a 416 r = mr->ops->read_with_attrs(mr->opaque, addr, &tmp, size, attrs);
55d5d048 417 trace_memory_region_ops_read(mr, addr, tmp, size);
164a4dcd 418 *value |= (tmp & mask) << shift;
cc05c43a 419 return r;
164a4dcd
AK
420}
421
cc05c43a
PM
422static MemTxResult memory_region_oldmmio_write_accessor(MemoryRegion *mr,
423 hwaddr addr,
424 uint64_t *value,
425 unsigned size,
426 unsigned shift,
427 uint64_t mask,
428 MemTxAttrs attrs)
ce5d2f33 429{
ce5d2f33
PB
430 uint64_t tmp;
431
432 tmp = (*value >> shift) & mask;
55d5d048 433 trace_memory_region_ops_write(mr, addr, tmp, size);
ce5d2f33 434 mr->ops->old_mmio.write[ctz32(size)](mr->opaque, addr, tmp);
cc05c43a 435 return MEMTX_OK;
ce5d2f33
PB
436}
437
cc05c43a
PM
438static MemTxResult memory_region_write_accessor(MemoryRegion *mr,
439 hwaddr addr,
440 uint64_t *value,
441 unsigned size,
442 unsigned shift,
443 uint64_t mask,
444 MemTxAttrs attrs)
164a4dcd 445{
164a4dcd
AK
446 uint64_t tmp;
447
448 tmp = (*value >> shift) & mask;
55d5d048 449 trace_memory_region_ops_write(mr, addr, tmp, size);
164a4dcd 450 mr->ops->write(mr->opaque, addr, tmp, size);
cc05c43a 451 return MEMTX_OK;
164a4dcd
AK
452}
453
cc05c43a
PM
454static MemTxResult memory_region_write_with_attrs_accessor(MemoryRegion *mr,
455 hwaddr addr,
456 uint64_t *value,
457 unsigned size,
458 unsigned shift,
459 uint64_t mask,
460 MemTxAttrs attrs)
461{
462 uint64_t tmp;
463
cc05c43a
PM
464 tmp = (*value >> shift) & mask;
465 trace_memory_region_ops_write(mr, addr, tmp, size);
466 return mr->ops->write_with_attrs(mr->opaque, addr, tmp, size, attrs);
467}
468
469static MemTxResult access_with_adjusted_size(hwaddr addr,
164a4dcd
AK
470 uint64_t *value,
471 unsigned size,
472 unsigned access_size_min,
473 unsigned access_size_max,
cc05c43a
PM
474 MemTxResult (*access)(MemoryRegion *mr,
475 hwaddr addr,
476 uint64_t *value,
477 unsigned size,
478 unsigned shift,
479 uint64_t mask,
480 MemTxAttrs attrs),
481 MemoryRegion *mr,
482 MemTxAttrs attrs)
164a4dcd
AK
483{
484 uint64_t access_mask;
485 unsigned access_size;
486 unsigned i;
cc05c43a 487 MemTxResult r = MEMTX_OK;
164a4dcd
AK
488
489 if (!access_size_min) {
490 access_size_min = 1;
491 }
492 if (!access_size_max) {
493 access_size_max = 4;
494 }
ce5d2f33
PB
495
496 /* FIXME: support unaligned access? */
164a4dcd
AK
497 access_size = MAX(MIN(size, access_size_max), access_size_min);
498 access_mask = -1ULL >> (64 - access_size * 8);
e7342aa3
PB
499 if (memory_region_big_endian(mr)) {
500 for (i = 0; i < size; i += access_size) {
cc05c43a
PM
501 r |= access(mr, addr + i, value, access_size,
502 (size - access_size - i) * 8, access_mask, attrs);
e7342aa3
PB
503 }
504 } else {
505 for (i = 0; i < size; i += access_size) {
cc05c43a
PM
506 r |= access(mr, addr + i, value, access_size, i * 8,
507 access_mask, attrs);
e7342aa3 508 }
164a4dcd 509 }
cc05c43a 510 return r;
164a4dcd
AK
511}
512
e2177955
AK
513static AddressSpace *memory_region_to_address_space(MemoryRegion *mr)
514{
0d673e36
AK
515 AddressSpace *as;
516
feca4ac1
PB
517 while (mr->container) {
518 mr = mr->container;
e2177955 519 }
0d673e36
AK
520 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
521 if (mr == as->root) {
522 return as;
523 }
e2177955 524 }
eed2bacf 525 return NULL;
e2177955
AK
526}
527
093bc2cd
AK
528/* Render a memory region into the global view. Ranges in @view obscure
529 * ranges in @mr.
530 */
531static void render_memory_region(FlatView *view,
532 MemoryRegion *mr,
08dafab4 533 Int128 base,
fb1cd6f9
AK
534 AddrRange clip,
535 bool readonly)
093bc2cd
AK
536{
537 MemoryRegion *subregion;
538 unsigned i;
a8170e5e 539 hwaddr offset_in_region;
08dafab4
AK
540 Int128 remain;
541 Int128 now;
093bc2cd
AK
542 FlatRange fr;
543 AddrRange tmp;
544
6bba19ba
AK
545 if (!mr->enabled) {
546 return;
547 }
548
08dafab4 549 int128_addto(&base, int128_make64(mr->addr));
fb1cd6f9 550 readonly |= mr->readonly;
093bc2cd
AK
551
552 tmp = addrrange_make(base, mr->size);
553
554 if (!addrrange_intersects(tmp, clip)) {
555 return;
556 }
557
558 clip = addrrange_intersection(tmp, clip);
559
560 if (mr->alias) {
08dafab4
AK
561 int128_subfrom(&base, int128_make64(mr->alias->addr));
562 int128_subfrom(&base, int128_make64(mr->alias_offset));
fb1cd6f9 563 render_memory_region(view, mr->alias, base, clip, readonly);
093bc2cd
AK
564 return;
565 }
566
567 /* Render subregions in priority order. */
568 QTAILQ_FOREACH(subregion, &mr->subregions, subregions_link) {
fb1cd6f9 569 render_memory_region(view, subregion, base, clip, readonly);
093bc2cd
AK
570 }
571
14a3c10a 572 if (!mr->terminates) {
093bc2cd
AK
573 return;
574 }
575
08dafab4 576 offset_in_region = int128_get64(int128_sub(clip.start, base));
093bc2cd
AK
577 base = clip.start;
578 remain = clip.size;
579
2eb74e1a 580 fr.mr = mr;
6f6a5ef3 581 fr.dirty_log_mask = memory_region_get_dirty_log_mask(mr);
2eb74e1a
PC
582 fr.romd_mode = mr->romd_mode;
583 fr.readonly = readonly;
584
093bc2cd 585 /* Render the region itself into any gaps left by the current view. */
08dafab4
AK
586 for (i = 0; i < view->nr && int128_nz(remain); ++i) {
587 if (int128_ge(base, addrrange_end(view->ranges[i].addr))) {
093bc2cd
AK
588 continue;
589 }
08dafab4
AK
590 if (int128_lt(base, view->ranges[i].addr.start)) {
591 now = int128_min(remain,
592 int128_sub(view->ranges[i].addr.start, base));
093bc2cd
AK
593 fr.offset_in_region = offset_in_region;
594 fr.addr = addrrange_make(base, now);
595 flatview_insert(view, i, &fr);
596 ++i;
08dafab4
AK
597 int128_addto(&base, now);
598 offset_in_region += int128_get64(now);
599 int128_subfrom(&remain, now);
093bc2cd 600 }
d26a8cae
AK
601 now = int128_sub(int128_min(int128_add(base, remain),
602 addrrange_end(view->ranges[i].addr)),
603 base);
604 int128_addto(&base, now);
605 offset_in_region += int128_get64(now);
606 int128_subfrom(&remain, now);
093bc2cd 607 }
08dafab4 608 if (int128_nz(remain)) {
093bc2cd
AK
609 fr.offset_in_region = offset_in_region;
610 fr.addr = addrrange_make(base, remain);
611 flatview_insert(view, i, &fr);
612 }
613}
614
615/* Render a memory topology into a list of disjoint absolute ranges. */
a9a0c06d 616static FlatView *generate_memory_topology(MemoryRegion *mr)
093bc2cd 617{
a9a0c06d 618 FlatView *view;
093bc2cd 619
a9a0c06d
PB
620 view = g_new(FlatView, 1);
621 flatview_init(view);
093bc2cd 622
83f3c251 623 if (mr) {
a9a0c06d 624 render_memory_region(view, mr, int128_zero(),
83f3c251
AK
625 addrrange_make(int128_zero(), int128_2_64()), false);
626 }
a9a0c06d 627 flatview_simplify(view);
093bc2cd
AK
628
629 return view;
630}
631
3e9d69e7
AK
632static void address_space_add_del_ioeventfds(AddressSpace *as,
633 MemoryRegionIoeventfd *fds_new,
634 unsigned fds_new_nb,
635 MemoryRegionIoeventfd *fds_old,
636 unsigned fds_old_nb)
637{
638 unsigned iold, inew;
80a1ea37
AK
639 MemoryRegionIoeventfd *fd;
640 MemoryRegionSection section;
3e9d69e7
AK
641
642 /* Generate a symmetric difference of the old and new fd sets, adding
643 * and deleting as necessary.
644 */
645
646 iold = inew = 0;
647 while (iold < fds_old_nb || inew < fds_new_nb) {
648 if (iold < fds_old_nb
649 && (inew == fds_new_nb
650 || memory_region_ioeventfd_before(fds_old[iold],
651 fds_new[inew]))) {
80a1ea37
AK
652 fd = &fds_old[iold];
653 section = (MemoryRegionSection) {
f6790af6 654 .address_space = as,
80a1ea37 655 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 656 .size = fd->addr.size,
80a1ea37
AK
657 };
658 MEMORY_LISTENER_CALL(eventfd_del, Forward, &section,
753d5e14 659 fd->match_data, fd->data, fd->e);
3e9d69e7
AK
660 ++iold;
661 } else if (inew < fds_new_nb
662 && (iold == fds_old_nb
663 || memory_region_ioeventfd_before(fds_new[inew],
664 fds_old[iold]))) {
80a1ea37
AK
665 fd = &fds_new[inew];
666 section = (MemoryRegionSection) {
f6790af6 667 .address_space = as,
80a1ea37 668 .offset_within_address_space = int128_get64(fd->addr.start),
052e87b0 669 .size = fd->addr.size,
80a1ea37
AK
670 };
671 MEMORY_LISTENER_CALL(eventfd_add, Reverse, &section,
753d5e14 672 fd->match_data, fd->data, fd->e);
3e9d69e7
AK
673 ++inew;
674 } else {
675 ++iold;
676 ++inew;
677 }
678 }
679}
680
856d7245
PB
681static FlatView *address_space_get_flatview(AddressSpace *as)
682{
683 FlatView *view;
684
374f2981
PB
685 rcu_read_lock();
686 view = atomic_rcu_read(&as->current_map);
856d7245 687 flatview_ref(view);
374f2981 688 rcu_read_unlock();
856d7245
PB
689 return view;
690}
691
3e9d69e7
AK
692static void address_space_update_ioeventfds(AddressSpace *as)
693{
99e86347 694 FlatView *view;
3e9d69e7
AK
695 FlatRange *fr;
696 unsigned ioeventfd_nb = 0;
697 MemoryRegionIoeventfd *ioeventfds = NULL;
698 AddrRange tmp;
699 unsigned i;
700
856d7245 701 view = address_space_get_flatview(as);
99e86347 702 FOR_EACH_FLAT_RANGE(fr, view) {
3e9d69e7
AK
703 for (i = 0; i < fr->mr->ioeventfd_nb; ++i) {
704 tmp = addrrange_shift(fr->mr->ioeventfds[i].addr,
08dafab4
AK
705 int128_sub(fr->addr.start,
706 int128_make64(fr->offset_in_region)));
3e9d69e7
AK
707 if (addrrange_intersects(fr->addr, tmp)) {
708 ++ioeventfd_nb;
7267c094 709 ioeventfds = g_realloc(ioeventfds,
3e9d69e7
AK
710 ioeventfd_nb * sizeof(*ioeventfds));
711 ioeventfds[ioeventfd_nb-1] = fr->mr->ioeventfds[i];
712 ioeventfds[ioeventfd_nb-1].addr = tmp;
713 }
714 }
715 }
716
717 address_space_add_del_ioeventfds(as, ioeventfds, ioeventfd_nb,
718 as->ioeventfds, as->ioeventfd_nb);
719
7267c094 720 g_free(as->ioeventfds);
3e9d69e7
AK
721 as->ioeventfds = ioeventfds;
722 as->ioeventfd_nb = ioeventfd_nb;
856d7245 723 flatview_unref(view);
3e9d69e7
AK
724}
725
b8af1afb 726static void address_space_update_topology_pass(AddressSpace *as,
a9a0c06d
PB
727 const FlatView *old_view,
728 const FlatView *new_view,
b8af1afb 729 bool adding)
093bc2cd 730{
093bc2cd
AK
731 unsigned iold, inew;
732 FlatRange *frold, *frnew;
093bc2cd
AK
733
734 /* Generate a symmetric difference of the old and new memory maps.
735 * Kill ranges in the old map, and instantiate ranges in the new map.
736 */
737 iold = inew = 0;
a9a0c06d
PB
738 while (iold < old_view->nr || inew < new_view->nr) {
739 if (iold < old_view->nr) {
740 frold = &old_view->ranges[iold];
093bc2cd
AK
741 } else {
742 frold = NULL;
743 }
a9a0c06d
PB
744 if (inew < new_view->nr) {
745 frnew = &new_view->ranges[inew];
093bc2cd
AK
746 } else {
747 frnew = NULL;
748 }
749
750 if (frold
751 && (!frnew
08dafab4
AK
752 || int128_lt(frold->addr.start, frnew->addr.start)
753 || (int128_eq(frold->addr.start, frnew->addr.start)
093bc2cd 754 && !flatrange_equal(frold, frnew)))) {
41a6e477 755 /* In old but not in new, or in both but attributes changed. */
093bc2cd 756
b8af1afb 757 if (!adding) {
72e22d2f 758 MEMORY_LISTENER_UPDATE_REGION(frold, as, Reverse, region_del);
b8af1afb
AK
759 }
760
093bc2cd
AK
761 ++iold;
762 } else if (frold && frnew && flatrange_equal(frold, frnew)) {
41a6e477 763 /* In both and unchanged (except logging may have changed) */
093bc2cd 764
b8af1afb 765 if (adding) {
50c1e149 766 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_nop);
b2dfd71c
PB
767 if (frnew->dirty_log_mask & ~frold->dirty_log_mask) {
768 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, log_start,
769 frold->dirty_log_mask,
770 frnew->dirty_log_mask);
771 }
772 if (frold->dirty_log_mask & ~frnew->dirty_log_mask) {
773 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Reverse, log_stop,
774 frold->dirty_log_mask,
775 frnew->dirty_log_mask);
b8af1afb 776 }
5a583347
AK
777 }
778
093bc2cd
AK
779 ++iold;
780 ++inew;
093bc2cd
AK
781 } else {
782 /* In new */
783
b8af1afb 784 if (adding) {
72e22d2f 785 MEMORY_LISTENER_UPDATE_REGION(frnew, as, Forward, region_add);
b8af1afb
AK
786 }
787
093bc2cd
AK
788 ++inew;
789 }
790 }
b8af1afb
AK
791}
792
793
794static void address_space_update_topology(AddressSpace *as)
795{
856d7245 796 FlatView *old_view = address_space_get_flatview(as);
a9a0c06d 797 FlatView *new_view = generate_memory_topology(as->root);
b8af1afb
AK
798
799 address_space_update_topology_pass(as, old_view, new_view, false);
800 address_space_update_topology_pass(as, old_view, new_view, true);
801
374f2981
PB
802 /* Writes are protected by the BQL. */
803 atomic_rcu_set(&as->current_map, new_view);
804 call_rcu(old_view, flatview_unref, rcu);
856d7245
PB
805
806 /* Note that all the old MemoryRegions are still alive up to this
807 * point. This relieves most MemoryListeners from the need to
808 * ref/unref the MemoryRegions they get---unless they use them
809 * outside the iothread mutex, in which case precise reference
810 * counting is necessary.
811 */
812 flatview_unref(old_view);
813
3e9d69e7 814 address_space_update_ioeventfds(as);
093bc2cd
AK
815}
816
4ef4db86
AK
817void memory_region_transaction_begin(void)
818{
bb880ded 819 qemu_flush_coalesced_mmio_buffer();
4ef4db86
AK
820 ++memory_region_transaction_depth;
821}
822
4dc56152
GA
823static void memory_region_clear_pending(void)
824{
825 memory_region_update_pending = false;
826 ioeventfd_update_pending = false;
827}
828
4ef4db86
AK
829void memory_region_transaction_commit(void)
830{
0d673e36
AK
831 AddressSpace *as;
832
4ef4db86
AK
833 assert(memory_region_transaction_depth);
834 --memory_region_transaction_depth;
4dc56152
GA
835 if (!memory_region_transaction_depth) {
836 if (memory_region_update_pending) {
837 MEMORY_LISTENER_CALL_GLOBAL(begin, Forward);
02e2b95f 838
4dc56152
GA
839 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
840 address_space_update_topology(as);
841 }
02e2b95f 842
4dc56152
GA
843 MEMORY_LISTENER_CALL_GLOBAL(commit, Forward);
844 } else if (ioeventfd_update_pending) {
845 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
846 address_space_update_ioeventfds(as);
847 }
848 }
849 memory_region_clear_pending();
850 }
4ef4db86
AK
851}
852
545e92e0
AK
853static void memory_region_destructor_none(MemoryRegion *mr)
854{
855}
856
857static void memory_region_destructor_ram(MemoryRegion *mr)
858{
859 qemu_ram_free(mr->ram_addr);
860}
861
d0a9b5bc
AK
862static void memory_region_destructor_rom_device(MemoryRegion *mr)
863{
864 qemu_ram_free(mr->ram_addr & TARGET_PAGE_MASK);
d0a9b5bc
AK
865}
866
b4fefef9
PC
867static bool memory_region_need_escape(char c)
868{
869 return c == '/' || c == '[' || c == '\\' || c == ']';
870}
871
872static char *memory_region_escape_name(const char *name)
873{
874 const char *p;
875 char *escaped, *q;
876 uint8_t c;
877 size_t bytes = 0;
878
879 for (p = name; *p; p++) {
880 bytes += memory_region_need_escape(*p) ? 4 : 1;
881 }
882 if (bytes == p - name) {
883 return g_memdup(name, bytes + 1);
884 }
885
886 escaped = g_malloc(bytes + 1);
887 for (p = name, q = escaped; *p; p++) {
888 c = *p;
889 if (unlikely(memory_region_need_escape(c))) {
890 *q++ = '\\';
891 *q++ = 'x';
892 *q++ = "0123456789abcdef"[c >> 4];
893 c = "0123456789abcdef"[c & 15];
894 }
895 *q++ = c;
896 }
897 *q = 0;
898 return escaped;
899}
900
093bc2cd 901void memory_region_init(MemoryRegion *mr,
2c9b15ca 902 Object *owner,
093bc2cd
AK
903 const char *name,
904 uint64_t size)
905{
22a893e4 906 if (!owner) {
210eb936 907 owner = container_get(qdev_get_machine(), "/unattached");
22a893e4 908 }
b4fefef9 909
22a893e4 910 object_initialize(mr, sizeof(*mr), TYPE_MEMORY_REGION);
08dafab4
AK
911 mr->size = int128_make64(size);
912 if (size == UINT64_MAX) {
913 mr->size = int128_2_64();
914 }
302fa283 915 mr->name = g_strdup(name);
b4fefef9
PC
916
917 if (name) {
843ef73a
PC
918 char *escaped_name = memory_region_escape_name(name);
919 char *name_array = g_strdup_printf("%s[*]", escaped_name);
920 object_property_add_child(owner, name_array, OBJECT(mr), &error_abort);
b4fefef9 921 object_unref(OBJECT(mr));
843ef73a
PC
922 g_free(name_array);
923 g_free(escaped_name);
b4fefef9
PC
924 }
925}
926
409ddd01
PC
927static void memory_region_get_addr(Object *obj, Visitor *v, void *opaque,
928 const char *name, Error **errp)
929{
930 MemoryRegion *mr = MEMORY_REGION(obj);
931 uint64_t value = mr->addr;
932
933 visit_type_uint64(v, &value, name, errp);
934}
935
936static void memory_region_get_container(Object *obj, Visitor *v, void *opaque,
937 const char *name, Error **errp)
938{
939 MemoryRegion *mr = MEMORY_REGION(obj);
940 gchar *path = (gchar *)"";
941
942 if (mr->container) {
943 path = object_get_canonical_path(OBJECT(mr->container));
944 }
945 visit_type_str(v, &path, name, errp);
946 if (mr->container) {
947 g_free(path);
948 }
949}
950
951static Object *memory_region_resolve_container(Object *obj, void *opaque,
952 const char *part)
953{
954 MemoryRegion *mr = MEMORY_REGION(obj);
955
956 return OBJECT(mr->container);
957}
958
d33382da
PC
959static void memory_region_get_priority(Object *obj, Visitor *v, void *opaque,
960 const char *name, Error **errp)
961{
962 MemoryRegion *mr = MEMORY_REGION(obj);
963 int32_t value = mr->priority;
964
965 visit_type_int32(v, &value, name, errp);
966}
967
968static bool memory_region_get_may_overlap(Object *obj, Error **errp)
969{
970 MemoryRegion *mr = MEMORY_REGION(obj);
971
972 return mr->may_overlap;
973}
974
52aef7bb
PC
975static void memory_region_get_size(Object *obj, Visitor *v, void *opaque,
976 const char *name, Error **errp)
977{
978 MemoryRegion *mr = MEMORY_REGION(obj);
979 uint64_t value = memory_region_size(mr);
980
981 visit_type_uint64(v, &value, name, errp);
982}
983
b4fefef9
PC
984static void memory_region_initfn(Object *obj)
985{
986 MemoryRegion *mr = MEMORY_REGION(obj);
409ddd01 987 ObjectProperty *op;
b4fefef9
PC
988
989 mr->ops = &unassigned_mem_ops;
ec05ec26 990 mr->ram_addr = RAM_ADDR_INVALID;
6bba19ba 991 mr->enabled = true;
5f9a5ea1 992 mr->romd_mode = true;
196ea131 993 mr->global_locking = true;
545e92e0 994 mr->destructor = memory_region_destructor_none;
093bc2cd 995 QTAILQ_INIT(&mr->subregions);
093bc2cd 996 QTAILQ_INIT(&mr->coalesced);
409ddd01
PC
997
998 op = object_property_add(OBJECT(mr), "container",
999 "link<" TYPE_MEMORY_REGION ">",
1000 memory_region_get_container,
1001 NULL, /* memory_region_set_container */
1002 NULL, NULL, &error_abort);
1003 op->resolve = memory_region_resolve_container;
1004
1005 object_property_add(OBJECT(mr), "addr", "uint64",
1006 memory_region_get_addr,
1007 NULL, /* memory_region_set_addr */
1008 NULL, NULL, &error_abort);
d33382da
PC
1009 object_property_add(OBJECT(mr), "priority", "uint32",
1010 memory_region_get_priority,
1011 NULL, /* memory_region_set_priority */
1012 NULL, NULL, &error_abort);
1013 object_property_add_bool(OBJECT(mr), "may-overlap",
1014 memory_region_get_may_overlap,
1015 NULL, /* memory_region_set_may_overlap */
1016 &error_abort);
52aef7bb
PC
1017 object_property_add(OBJECT(mr), "size", "uint64",
1018 memory_region_get_size,
1019 NULL, /* memory_region_set_size, */
1020 NULL, NULL, &error_abort);
093bc2cd
AK
1021}
1022
b018ddf6
PB
1023static uint64_t unassigned_mem_read(void *opaque, hwaddr addr,
1024 unsigned size)
1025{
1026#ifdef DEBUG_UNASSIGNED
1027 printf("Unassigned mem read " TARGET_FMT_plx "\n", addr);
1028#endif
4917cf44
AF
1029 if (current_cpu != NULL) {
1030 cpu_unassigned_access(current_cpu, addr, false, false, 0, size);
c658b94f 1031 }
68a7439a 1032 return 0;
b018ddf6
PB
1033}
1034
1035static void unassigned_mem_write(void *opaque, hwaddr addr,
1036 uint64_t val, unsigned size)
1037{
1038#ifdef DEBUG_UNASSIGNED
1039 printf("Unassigned mem write " TARGET_FMT_plx " = 0x%"PRIx64"\n", addr, val);
1040#endif
4917cf44
AF
1041 if (current_cpu != NULL) {
1042 cpu_unassigned_access(current_cpu, addr, true, false, 0, size);
c658b94f 1043 }
b018ddf6
PB
1044}
1045
d197063f
PB
1046static bool unassigned_mem_accepts(void *opaque, hwaddr addr,
1047 unsigned size, bool is_write)
1048{
1049 return false;
1050}
1051
1052const MemoryRegionOps unassigned_mem_ops = {
1053 .valid.accepts = unassigned_mem_accepts,
1054 .endianness = DEVICE_NATIVE_ENDIAN,
1055};
1056
d2702032
PB
1057bool memory_region_access_valid(MemoryRegion *mr,
1058 hwaddr addr,
1059 unsigned size,
1060 bool is_write)
093bc2cd 1061{
a014ed07
PB
1062 int access_size_min, access_size_max;
1063 int access_size, i;
897fa7cf 1064
093bc2cd
AK
1065 if (!mr->ops->valid.unaligned && (addr & (size - 1))) {
1066 return false;
1067 }
1068
a014ed07 1069 if (!mr->ops->valid.accepts) {
093bc2cd
AK
1070 return true;
1071 }
1072
a014ed07
PB
1073 access_size_min = mr->ops->valid.min_access_size;
1074 if (!mr->ops->valid.min_access_size) {
1075 access_size_min = 1;
1076 }
1077
1078 access_size_max = mr->ops->valid.max_access_size;
1079 if (!mr->ops->valid.max_access_size) {
1080 access_size_max = 4;
1081 }
1082
1083 access_size = MAX(MIN(size, access_size_max), access_size_min);
1084 for (i = 0; i < size; i += access_size) {
1085 if (!mr->ops->valid.accepts(mr->opaque, addr + i, access_size,
1086 is_write)) {
1087 return false;
1088 }
093bc2cd 1089 }
a014ed07 1090
093bc2cd
AK
1091 return true;
1092}
1093
cc05c43a
PM
1094static MemTxResult memory_region_dispatch_read1(MemoryRegion *mr,
1095 hwaddr addr,
1096 uint64_t *pval,
1097 unsigned size,
1098 MemTxAttrs attrs)
093bc2cd 1099{
cc05c43a 1100 *pval = 0;
093bc2cd 1101
ce5d2f33 1102 if (mr->ops->read) {
cc05c43a
PM
1103 return access_with_adjusted_size(addr, pval, size,
1104 mr->ops->impl.min_access_size,
1105 mr->ops->impl.max_access_size,
1106 memory_region_read_accessor,
1107 mr, attrs);
1108 } else if (mr->ops->read_with_attrs) {
1109 return access_with_adjusted_size(addr, pval, size,
1110 mr->ops->impl.min_access_size,
1111 mr->ops->impl.max_access_size,
1112 memory_region_read_with_attrs_accessor,
1113 mr, attrs);
ce5d2f33 1114 } else {
cc05c43a
PM
1115 return access_with_adjusted_size(addr, pval, size, 1, 4,
1116 memory_region_oldmmio_read_accessor,
1117 mr, attrs);
74901c3b 1118 }
093bc2cd
AK
1119}
1120
3b643495
PM
1121MemTxResult memory_region_dispatch_read(MemoryRegion *mr,
1122 hwaddr addr,
1123 uint64_t *pval,
1124 unsigned size,
1125 MemTxAttrs attrs)
a621f38d 1126{
cc05c43a
PM
1127 MemTxResult r;
1128
791af8c8
PB
1129 if (!memory_region_access_valid(mr, addr, size, false)) {
1130 *pval = unassigned_mem_read(mr, addr, size);
cc05c43a 1131 return MEMTX_DECODE_ERROR;
791af8c8 1132 }
a621f38d 1133
cc05c43a 1134 r = memory_region_dispatch_read1(mr, addr, pval, size, attrs);
791af8c8 1135 adjust_endianness(mr, pval, size);
cc05c43a 1136 return r;
a621f38d 1137}
093bc2cd 1138
3b643495
PM
1139MemTxResult memory_region_dispatch_write(MemoryRegion *mr,
1140 hwaddr addr,
1141 uint64_t data,
1142 unsigned size,
1143 MemTxAttrs attrs)
a621f38d 1144{
897fa7cf 1145 if (!memory_region_access_valid(mr, addr, size, true)) {
b018ddf6 1146 unassigned_mem_write(mr, addr, data, size);
cc05c43a 1147 return MEMTX_DECODE_ERROR;
093bc2cd
AK
1148 }
1149
a621f38d
AK
1150 adjust_endianness(mr, &data, size);
1151
ce5d2f33 1152 if (mr->ops->write) {
cc05c43a
PM
1153 return access_with_adjusted_size(addr, &data, size,
1154 mr->ops->impl.min_access_size,
1155 mr->ops->impl.max_access_size,
1156 memory_region_write_accessor, mr,
1157 attrs);
1158 } else if (mr->ops->write_with_attrs) {
1159 return
1160 access_with_adjusted_size(addr, &data, size,
1161 mr->ops->impl.min_access_size,
1162 mr->ops->impl.max_access_size,
1163 memory_region_write_with_attrs_accessor,
1164 mr, attrs);
ce5d2f33 1165 } else {
cc05c43a
PM
1166 return access_with_adjusted_size(addr, &data, size, 1, 4,
1167 memory_region_oldmmio_write_accessor,
1168 mr, attrs);
74901c3b 1169 }
093bc2cd
AK
1170}
1171
093bc2cd 1172void memory_region_init_io(MemoryRegion *mr,
2c9b15ca 1173 Object *owner,
093bc2cd
AK
1174 const MemoryRegionOps *ops,
1175 void *opaque,
1176 const char *name,
1177 uint64_t size)
1178{
2c9b15ca 1179 memory_region_init(mr, owner, name, size);
6d6d2abf 1180 mr->ops = ops ? ops : &unassigned_mem_ops;
093bc2cd 1181 mr->opaque = opaque;
14a3c10a 1182 mr->terminates = true;
093bc2cd
AK
1183}
1184
1185void memory_region_init_ram(MemoryRegion *mr,
2c9b15ca 1186 Object *owner,
093bc2cd 1187 const char *name,
49946538
HT
1188 uint64_t size,
1189 Error **errp)
093bc2cd 1190{
2c9b15ca 1191 memory_region_init(mr, owner, name, size);
8ea9252a 1192 mr->ram = true;
14a3c10a 1193 mr->terminates = true;
545e92e0 1194 mr->destructor = memory_region_destructor_ram;
49946538 1195 mr->ram_addr = qemu_ram_alloc(size, mr, errp);
677e7805 1196 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
0b183fc8
PB
1197}
1198
60786ef3
MT
1199void memory_region_init_resizeable_ram(MemoryRegion *mr,
1200 Object *owner,
1201 const char *name,
1202 uint64_t size,
1203 uint64_t max_size,
1204 void (*resized)(const char*,
1205 uint64_t length,
1206 void *host),
1207 Error **errp)
1208{
1209 memory_region_init(mr, owner, name, size);
1210 mr->ram = true;
1211 mr->terminates = true;
1212 mr->destructor = memory_region_destructor_ram;
1213 mr->ram_addr = qemu_ram_alloc_resizeable(size, max_size, resized, mr, errp);
677e7805 1214 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
60786ef3
MT
1215}
1216
0b183fc8
PB
1217#ifdef __linux__
1218void memory_region_init_ram_from_file(MemoryRegion *mr,
1219 struct Object *owner,
1220 const char *name,
1221 uint64_t size,
dbcb8981 1222 bool share,
7f56e740
PB
1223 const char *path,
1224 Error **errp)
0b183fc8
PB
1225{
1226 memory_region_init(mr, owner, name, size);
1227 mr->ram = true;
1228 mr->terminates = true;
1229 mr->destructor = memory_region_destructor_ram;
dbcb8981 1230 mr->ram_addr = qemu_ram_alloc_from_file(size, mr, share, path, errp);
677e7805 1231 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
093bc2cd 1232}
0b183fc8 1233#endif
093bc2cd
AK
1234
1235void memory_region_init_ram_ptr(MemoryRegion *mr,
2c9b15ca 1236 Object *owner,
093bc2cd
AK
1237 const char *name,
1238 uint64_t size,
1239 void *ptr)
1240{
2c9b15ca 1241 memory_region_init(mr, owner, name, size);
8ea9252a 1242 mr->ram = true;
14a3c10a 1243 mr->terminates = true;
fc3e7665 1244 mr->destructor = memory_region_destructor_ram;
677e7805 1245 mr->dirty_log_mask = tcg_enabled() ? (1 << DIRTY_MEMORY_CODE) : 0;
ef701d7b
HT
1246
1247 /* qemu_ram_alloc_from_ptr cannot fail with ptr != NULL. */
1248 assert(ptr != NULL);
0bdaa3a4 1249 mr->ram_addr = qemu_ram_alloc_from_ptr(size, ptr, mr, &error_fatal);
093bc2cd
AK
1250}
1251
e4dc3f59
ND
1252void memory_region_set_skip_dump(MemoryRegion *mr)
1253{
1254 mr->skip_dump = true;
1255}
1256
093bc2cd 1257void memory_region_init_alias(MemoryRegion *mr,
2c9b15ca 1258 Object *owner,
093bc2cd
AK
1259 const char *name,
1260 MemoryRegion *orig,
a8170e5e 1261 hwaddr offset,
093bc2cd
AK
1262 uint64_t size)
1263{
2c9b15ca 1264 memory_region_init(mr, owner, name, size);
093bc2cd
AK
1265 mr->alias = orig;
1266 mr->alias_offset = offset;
1267}
1268
d0a9b5bc 1269void memory_region_init_rom_device(MemoryRegion *mr,
2c9b15ca 1270 Object *owner,
d0a9b5bc 1271 const MemoryRegionOps *ops,
75f5941c 1272 void *opaque,
d0a9b5bc 1273 const char *name,
33e0eb52
HT
1274 uint64_t size,
1275 Error **errp)
d0a9b5bc 1276{
2c9b15ca 1277 memory_region_init(mr, owner, name, size);
7bc2b9cd 1278 mr->ops = ops;
75f5941c 1279 mr->opaque = opaque;
d0a9b5bc 1280 mr->terminates = true;
75c578dc 1281 mr->rom_device = true;
d0a9b5bc 1282 mr->destructor = memory_region_destructor_rom_device;
33e0eb52 1283 mr->ram_addr = qemu_ram_alloc(size, mr, errp);
d0a9b5bc
AK
1284}
1285
30951157 1286void memory_region_init_iommu(MemoryRegion *mr,
2c9b15ca 1287 Object *owner,
30951157
AK
1288 const MemoryRegionIOMMUOps *ops,
1289 const char *name,
1290 uint64_t size)
1291{
2c9b15ca 1292 memory_region_init(mr, owner, name, size);
30951157
AK
1293 mr->iommu_ops = ops,
1294 mr->terminates = true; /* then re-forwards */
06866575 1295 notifier_list_init(&mr->iommu_notify);
30951157
AK
1296}
1297
b4fefef9 1298static void memory_region_finalize(Object *obj)
093bc2cd 1299{
b4fefef9
PC
1300 MemoryRegion *mr = MEMORY_REGION(obj);
1301
2e2b8eb7
PB
1302 assert(!mr->container);
1303
1304 /* We know the region is not visible in any address space (it
1305 * does not have a container and cannot be a root either because
1306 * it has no references, so we can blindly clear mr->enabled.
1307 * memory_region_set_enabled instead could trigger a transaction
1308 * and cause an infinite loop.
1309 */
1310 mr->enabled = false;
1311 memory_region_transaction_begin();
1312 while (!QTAILQ_EMPTY(&mr->subregions)) {
1313 MemoryRegion *subregion = QTAILQ_FIRST(&mr->subregions);
1314 memory_region_del_subregion(mr, subregion);
1315 }
1316 memory_region_transaction_commit();
1317
545e92e0 1318 mr->destructor(mr);
093bc2cd 1319 memory_region_clear_coalescing(mr);
302fa283 1320 g_free((char *)mr->name);
7267c094 1321 g_free(mr->ioeventfds);
093bc2cd
AK
1322}
1323
803c0816
PB
1324Object *memory_region_owner(MemoryRegion *mr)
1325{
22a893e4
PB
1326 Object *obj = OBJECT(mr);
1327 return obj->parent;
803c0816
PB
1328}
1329
46637be2
PB
1330void memory_region_ref(MemoryRegion *mr)
1331{
22a893e4
PB
1332 /* MMIO callbacks most likely will access data that belongs
1333 * to the owner, hence the need to ref/unref the owner whenever
1334 * the memory region is in use.
1335 *
1336 * The memory region is a child of its owner. As long as the
1337 * owner doesn't call unparent itself on the memory region,
1338 * ref-ing the owner will also keep the memory region alive.
1339 * Memory regions without an owner are supposed to never go away,
1340 * but we still ref/unref them for debugging purposes.
1341 */
1342 Object *obj = OBJECT(mr);
1343 if (obj && obj->parent) {
1344 object_ref(obj->parent);
b4fefef9 1345 } else {
22a893e4 1346 object_ref(obj);
46637be2
PB
1347 }
1348}
1349
1350void memory_region_unref(MemoryRegion *mr)
1351{
22a893e4
PB
1352 Object *obj = OBJECT(mr);
1353 if (obj && obj->parent) {
1354 object_unref(obj->parent);
b4fefef9 1355 } else {
22a893e4 1356 object_unref(obj);
46637be2
PB
1357 }
1358}
1359
093bc2cd
AK
1360uint64_t memory_region_size(MemoryRegion *mr)
1361{
08dafab4
AK
1362 if (int128_eq(mr->size, int128_2_64())) {
1363 return UINT64_MAX;
1364 }
1365 return int128_get64(mr->size);
093bc2cd
AK
1366}
1367
5d546d4b 1368const char *memory_region_name(const MemoryRegion *mr)
8991c79b 1369{
d1dd32af
PC
1370 if (!mr->name) {
1371 ((MemoryRegion *)mr)->name =
1372 object_get_canonical_path_component(OBJECT(mr));
1373 }
302fa283 1374 return mr->name;
8991c79b
AK
1375}
1376
8ea9252a
AK
1377bool memory_region_is_ram(MemoryRegion *mr)
1378{
1379 return mr->ram;
1380}
1381
e4dc3f59
ND
1382bool memory_region_is_skip_dump(MemoryRegion *mr)
1383{
1384 return mr->skip_dump;
1385}
1386
2d1a35be 1387uint8_t memory_region_get_dirty_log_mask(MemoryRegion *mr)
55043ba3 1388{
6f6a5ef3
PB
1389 uint8_t mask = mr->dirty_log_mask;
1390 if (global_dirty_log) {
1391 mask |= (1 << DIRTY_MEMORY_MIGRATION);
1392 }
1393 return mask;
55043ba3
AK
1394}
1395
2d1a35be
PB
1396bool memory_region_is_logging(MemoryRegion *mr, uint8_t client)
1397{
1398 return memory_region_get_dirty_log_mask(mr) & (1 << client);
1399}
1400
ce7923da
AK
1401bool memory_region_is_rom(MemoryRegion *mr)
1402{
1403 return mr->ram && mr->readonly;
1404}
1405
30951157
AK
1406bool memory_region_is_iommu(MemoryRegion *mr)
1407{
1408 return mr->iommu_ops;
1409}
1410
06866575
DG
1411void memory_region_register_iommu_notifier(MemoryRegion *mr, Notifier *n)
1412{
1413 notifier_list_add(&mr->iommu_notify, n);
1414}
1415
a788f227
DG
1416void memory_region_iommu_replay(MemoryRegion *mr, Notifier *n,
1417 hwaddr granularity, bool is_write)
1418{
1419 hwaddr addr;
1420 IOMMUTLBEntry iotlb;
1421
1422 for (addr = 0; addr < memory_region_size(mr); addr += granularity) {
1423 iotlb = mr->iommu_ops->translate(mr, addr, is_write);
1424 if (iotlb.perm != IOMMU_NONE) {
1425 n->notify(n, &iotlb);
1426 }
1427
1428 /* if (2^64 - MR size) < granularity, it's possible to get an
1429 * infinite loop here. This should catch such a wraparound */
1430 if ((addr + granularity) < addr) {
1431 break;
1432 }
1433 }
1434}
1435
06866575
DG
1436void memory_region_unregister_iommu_notifier(Notifier *n)
1437{
1438 notifier_remove(n);
1439}
1440
1441void memory_region_notify_iommu(MemoryRegion *mr,
1442 IOMMUTLBEntry entry)
1443{
1444 assert(memory_region_is_iommu(mr));
1445 notifier_list_notify(&mr->iommu_notify, &entry);
1446}
1447
093bc2cd
AK
1448void memory_region_set_log(MemoryRegion *mr, bool log, unsigned client)
1449{
5a583347 1450 uint8_t mask = 1 << client;
deb809ed 1451 uint8_t old_logging;
5a583347 1452
dbddac6d 1453 assert(client == DIRTY_MEMORY_VGA);
deb809ed
PB
1454 old_logging = mr->vga_logging_count;
1455 mr->vga_logging_count += log ? 1 : -1;
1456 if (!!old_logging == !!mr->vga_logging_count) {
1457 return;
1458 }
1459
59023ef4 1460 memory_region_transaction_begin();
5a583347 1461 mr->dirty_log_mask = (mr->dirty_log_mask & ~mask) | (log * mask);
22bde714 1462 memory_region_update_pending |= mr->enabled;
59023ef4 1463 memory_region_transaction_commit();
093bc2cd
AK
1464}
1465
a8170e5e
AK
1466bool memory_region_get_dirty(MemoryRegion *mr, hwaddr addr,
1467 hwaddr size, unsigned client)
093bc2cd 1468{
ec05ec26 1469 assert(mr->ram_addr != RAM_ADDR_INVALID);
52159192 1470 return cpu_physical_memory_get_dirty(mr->ram_addr + addr, size, client);
093bc2cd
AK
1471}
1472
a8170e5e
AK
1473void memory_region_set_dirty(MemoryRegion *mr, hwaddr addr,
1474 hwaddr size)
093bc2cd 1475{
ec05ec26 1476 assert(mr->ram_addr != RAM_ADDR_INVALID);
58d2707e
PB
1477 cpu_physical_memory_set_dirty_range(mr->ram_addr + addr, size,
1478 memory_region_get_dirty_log_mask(mr));
093bc2cd
AK
1479}
1480
6c279db8
JQ
1481bool memory_region_test_and_clear_dirty(MemoryRegion *mr, hwaddr addr,
1482 hwaddr size, unsigned client)
1483{
ec05ec26 1484 assert(mr->ram_addr != RAM_ADDR_INVALID);
03eebc9e
SH
1485 return cpu_physical_memory_test_and_clear_dirty(mr->ram_addr + addr,
1486 size, client);
6c279db8
JQ
1487}
1488
1489
093bc2cd
AK
1490void memory_region_sync_dirty_bitmap(MemoryRegion *mr)
1491{
0d673e36 1492 AddressSpace *as;
5a583347
AK
1493 FlatRange *fr;
1494
0d673e36 1495 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
856d7245 1496 FlatView *view = address_space_get_flatview(as);
99e86347 1497 FOR_EACH_FLAT_RANGE(fr, view) {
0d673e36
AK
1498 if (fr->mr == mr) {
1499 MEMORY_LISTENER_UPDATE_REGION(fr, as, Forward, log_sync);
1500 }
5a583347 1501 }
856d7245 1502 flatview_unref(view);
5a583347 1503 }
093bc2cd
AK
1504}
1505
1506void memory_region_set_readonly(MemoryRegion *mr, bool readonly)
1507{
fb1cd6f9 1508 if (mr->readonly != readonly) {
59023ef4 1509 memory_region_transaction_begin();
fb1cd6f9 1510 mr->readonly = readonly;
22bde714 1511 memory_region_update_pending |= mr->enabled;
59023ef4 1512 memory_region_transaction_commit();
fb1cd6f9 1513 }
093bc2cd
AK
1514}
1515
5f9a5ea1 1516void memory_region_rom_device_set_romd(MemoryRegion *mr, bool romd_mode)
d0a9b5bc 1517{
5f9a5ea1 1518 if (mr->romd_mode != romd_mode) {
59023ef4 1519 memory_region_transaction_begin();
5f9a5ea1 1520 mr->romd_mode = romd_mode;
22bde714 1521 memory_region_update_pending |= mr->enabled;
59023ef4 1522 memory_region_transaction_commit();
d0a9b5bc
AK
1523 }
1524}
1525
a8170e5e
AK
1526void memory_region_reset_dirty(MemoryRegion *mr, hwaddr addr,
1527 hwaddr size, unsigned client)
093bc2cd 1528{
ec05ec26 1529 assert(mr->ram_addr != RAM_ADDR_INVALID);
03eebc9e
SH
1530 cpu_physical_memory_test_and_clear_dirty(mr->ram_addr + addr, size,
1531 client);
093bc2cd
AK
1532}
1533
a35ba7be
PB
1534int memory_region_get_fd(MemoryRegion *mr)
1535{
1536 if (mr->alias) {
1537 return memory_region_get_fd(mr->alias);
1538 }
1539
ec05ec26 1540 assert(mr->ram_addr != RAM_ADDR_INVALID);
a35ba7be
PB
1541
1542 return qemu_get_ram_fd(mr->ram_addr & TARGET_PAGE_MASK);
1543}
1544
093bc2cd
AK
1545void *memory_region_get_ram_ptr(MemoryRegion *mr)
1546{
1547 if (mr->alias) {
1548 return memory_region_get_ram_ptr(mr->alias) + mr->alias_offset;
1549 }
1550
ec05ec26 1551 assert(mr->ram_addr != RAM_ADDR_INVALID);
093bc2cd 1552
021d26d1 1553 return qemu_get_ram_ptr(mr->ram_addr & TARGET_PAGE_MASK);
093bc2cd
AK
1554}
1555
37d7c084
PB
1556void memory_region_ram_resize(MemoryRegion *mr, ram_addr_t newsize, Error **errp)
1557{
ec05ec26 1558 assert(mr->ram_addr != RAM_ADDR_INVALID);
37d7c084
PB
1559
1560 qemu_ram_resize(mr->ram_addr, newsize, errp);
1561}
1562
0d673e36 1563static void memory_region_update_coalesced_range_as(MemoryRegion *mr, AddressSpace *as)
093bc2cd 1564{
99e86347 1565 FlatView *view;
093bc2cd
AK
1566 FlatRange *fr;
1567 CoalescedMemoryRange *cmr;
1568 AddrRange tmp;
95d2994a 1569 MemoryRegionSection section;
093bc2cd 1570
856d7245 1571 view = address_space_get_flatview(as);
99e86347 1572 FOR_EACH_FLAT_RANGE(fr, view) {
093bc2cd 1573 if (fr->mr == mr) {
95d2994a 1574 section = (MemoryRegionSection) {
f6790af6 1575 .address_space = as,
95d2994a 1576 .offset_within_address_space = int128_get64(fr->addr.start),
052e87b0 1577 .size = fr->addr.size,
95d2994a
AK
1578 };
1579
1580 MEMORY_LISTENER_CALL(coalesced_mmio_del, Reverse, &section,
1581 int128_get64(fr->addr.start),
1582 int128_get64(fr->addr.size));
093bc2cd
AK
1583 QTAILQ_FOREACH(cmr, &mr->coalesced, link) {
1584 tmp = addrrange_shift(cmr->addr,
08dafab4
AK
1585 int128_sub(fr->addr.start,
1586 int128_make64(fr->offset_in_region)));
093bc2cd
AK
1587 if (!addrrange_intersects(tmp, fr->addr)) {
1588 continue;
1589 }
1590 tmp = addrrange_intersection(tmp, fr->addr);
95d2994a
AK
1591 MEMORY_LISTENER_CALL(coalesced_mmio_add, Forward, &section,
1592 int128_get64(tmp.start),
1593 int128_get64(tmp.size));
093bc2cd
AK
1594 }
1595 }
1596 }
856d7245 1597 flatview_unref(view);
093bc2cd
AK
1598}
1599
0d673e36
AK
1600static void memory_region_update_coalesced_range(MemoryRegion *mr)
1601{
1602 AddressSpace *as;
1603
1604 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
1605 memory_region_update_coalesced_range_as(mr, as);
1606 }
1607}
1608
093bc2cd
AK
1609void memory_region_set_coalescing(MemoryRegion *mr)
1610{
1611 memory_region_clear_coalescing(mr);
08dafab4 1612 memory_region_add_coalescing(mr, 0, int128_get64(mr->size));
093bc2cd
AK
1613}
1614
1615void memory_region_add_coalescing(MemoryRegion *mr,
a8170e5e 1616 hwaddr offset,
093bc2cd
AK
1617 uint64_t size)
1618{
7267c094 1619 CoalescedMemoryRange *cmr = g_malloc(sizeof(*cmr));
093bc2cd 1620
08dafab4 1621 cmr->addr = addrrange_make(int128_make64(offset), int128_make64(size));
093bc2cd
AK
1622 QTAILQ_INSERT_TAIL(&mr->coalesced, cmr, link);
1623 memory_region_update_coalesced_range(mr);
d410515e 1624 memory_region_set_flush_coalesced(mr);
093bc2cd
AK
1625}
1626
1627void memory_region_clear_coalescing(MemoryRegion *mr)
1628{
1629 CoalescedMemoryRange *cmr;
ab5b3db5 1630 bool updated = false;
093bc2cd 1631
d410515e
JK
1632 qemu_flush_coalesced_mmio_buffer();
1633 mr->flush_coalesced_mmio = false;
1634
093bc2cd
AK
1635 while (!QTAILQ_EMPTY(&mr->coalesced)) {
1636 cmr = QTAILQ_FIRST(&mr->coalesced);
1637 QTAILQ_REMOVE(&mr->coalesced, cmr, link);
7267c094 1638 g_free(cmr);
ab5b3db5
FZ
1639 updated = true;
1640 }
1641
1642 if (updated) {
1643 memory_region_update_coalesced_range(mr);
093bc2cd 1644 }
093bc2cd
AK
1645}
1646
d410515e
JK
1647void memory_region_set_flush_coalesced(MemoryRegion *mr)
1648{
1649 mr->flush_coalesced_mmio = true;
1650}
1651
1652void memory_region_clear_flush_coalesced(MemoryRegion *mr)
1653{
1654 qemu_flush_coalesced_mmio_buffer();
1655 if (QTAILQ_EMPTY(&mr->coalesced)) {
1656 mr->flush_coalesced_mmio = false;
1657 }
1658}
1659
196ea131
JK
1660void memory_region_set_global_locking(MemoryRegion *mr)
1661{
1662 mr->global_locking = true;
1663}
1664
1665void memory_region_clear_global_locking(MemoryRegion *mr)
1666{
1667 mr->global_locking = false;
1668}
1669
3e9d69e7 1670void memory_region_add_eventfd(MemoryRegion *mr,
a8170e5e 1671 hwaddr addr,
3e9d69e7
AK
1672 unsigned size,
1673 bool match_data,
1674 uint64_t data,
753d5e14 1675 EventNotifier *e)
3e9d69e7
AK
1676{
1677 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1678 .addr.start = int128_make64(addr),
1679 .addr.size = int128_make64(size),
3e9d69e7
AK
1680 .match_data = match_data,
1681 .data = data,
753d5e14 1682 .e = e,
3e9d69e7
AK
1683 };
1684 unsigned i;
1685
b8aecea2
JW
1686 if (size) {
1687 adjust_endianness(mr, &mrfd.data, size);
1688 }
59023ef4 1689 memory_region_transaction_begin();
3e9d69e7
AK
1690 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1691 if (memory_region_ioeventfd_before(mrfd, mr->ioeventfds[i])) {
1692 break;
1693 }
1694 }
1695 ++mr->ioeventfd_nb;
7267c094 1696 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7
AK
1697 sizeof(*mr->ioeventfds) * mr->ioeventfd_nb);
1698 memmove(&mr->ioeventfds[i+1], &mr->ioeventfds[i],
1699 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb-1 - i));
1700 mr->ioeventfds[i] = mrfd;
4dc56152 1701 ioeventfd_update_pending |= mr->enabled;
59023ef4 1702 memory_region_transaction_commit();
3e9d69e7
AK
1703}
1704
1705void memory_region_del_eventfd(MemoryRegion *mr,
a8170e5e 1706 hwaddr addr,
3e9d69e7
AK
1707 unsigned size,
1708 bool match_data,
1709 uint64_t data,
753d5e14 1710 EventNotifier *e)
3e9d69e7
AK
1711{
1712 MemoryRegionIoeventfd mrfd = {
08dafab4
AK
1713 .addr.start = int128_make64(addr),
1714 .addr.size = int128_make64(size),
3e9d69e7
AK
1715 .match_data = match_data,
1716 .data = data,
753d5e14 1717 .e = e,
3e9d69e7
AK
1718 };
1719 unsigned i;
1720
b8aecea2
JW
1721 if (size) {
1722 adjust_endianness(mr, &mrfd.data, size);
1723 }
59023ef4 1724 memory_region_transaction_begin();
3e9d69e7
AK
1725 for (i = 0; i < mr->ioeventfd_nb; ++i) {
1726 if (memory_region_ioeventfd_equal(mrfd, mr->ioeventfds[i])) {
1727 break;
1728 }
1729 }
1730 assert(i != mr->ioeventfd_nb);
1731 memmove(&mr->ioeventfds[i], &mr->ioeventfds[i+1],
1732 sizeof(*mr->ioeventfds) * (mr->ioeventfd_nb - (i+1)));
1733 --mr->ioeventfd_nb;
7267c094 1734 mr->ioeventfds = g_realloc(mr->ioeventfds,
3e9d69e7 1735 sizeof(*mr->ioeventfds)*mr->ioeventfd_nb + 1);
4dc56152 1736 ioeventfd_update_pending |= mr->enabled;
59023ef4 1737 memory_region_transaction_commit();
3e9d69e7
AK
1738}
1739
feca4ac1 1740static void memory_region_update_container_subregions(MemoryRegion *subregion)
093bc2cd 1741{
0598701a 1742 hwaddr offset = subregion->addr;
feca4ac1 1743 MemoryRegion *mr = subregion->container;
093bc2cd
AK
1744 MemoryRegion *other;
1745
59023ef4
JK
1746 memory_region_transaction_begin();
1747
dfde4e6e 1748 memory_region_ref(subregion);
093bc2cd
AK
1749 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1750 if (subregion->may_overlap || other->may_overlap) {
1751 continue;
1752 }
2c7cfd65 1753 if (int128_ge(int128_make64(offset),
08dafab4
AK
1754 int128_add(int128_make64(other->addr), other->size))
1755 || int128_le(int128_add(int128_make64(offset), subregion->size),
1756 int128_make64(other->addr))) {
093bc2cd
AK
1757 continue;
1758 }
a5e1cbc8 1759#if 0
860329b2
MW
1760 printf("warning: subregion collision %llx/%llx (%s) "
1761 "vs %llx/%llx (%s)\n",
093bc2cd 1762 (unsigned long long)offset,
08dafab4 1763 (unsigned long long)int128_get64(subregion->size),
860329b2
MW
1764 subregion->name,
1765 (unsigned long long)other->addr,
08dafab4 1766 (unsigned long long)int128_get64(other->size),
860329b2 1767 other->name);
a5e1cbc8 1768#endif
093bc2cd
AK
1769 }
1770 QTAILQ_FOREACH(other, &mr->subregions, subregions_link) {
1771 if (subregion->priority >= other->priority) {
1772 QTAILQ_INSERT_BEFORE(other, subregion, subregions_link);
1773 goto done;
1774 }
1775 }
1776 QTAILQ_INSERT_TAIL(&mr->subregions, subregion, subregions_link);
1777done:
22bde714 1778 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 1779 memory_region_transaction_commit();
093bc2cd
AK
1780}
1781
0598701a
PC
1782static void memory_region_add_subregion_common(MemoryRegion *mr,
1783 hwaddr offset,
1784 MemoryRegion *subregion)
1785{
feca4ac1
PB
1786 assert(!subregion->container);
1787 subregion->container = mr;
0598701a 1788 subregion->addr = offset;
feca4ac1 1789 memory_region_update_container_subregions(subregion);
0598701a 1790}
093bc2cd
AK
1791
1792void memory_region_add_subregion(MemoryRegion *mr,
a8170e5e 1793 hwaddr offset,
093bc2cd
AK
1794 MemoryRegion *subregion)
1795{
1796 subregion->may_overlap = false;
1797 subregion->priority = 0;
1798 memory_region_add_subregion_common(mr, offset, subregion);
1799}
1800
1801void memory_region_add_subregion_overlap(MemoryRegion *mr,
a8170e5e 1802 hwaddr offset,
093bc2cd 1803 MemoryRegion *subregion,
a1ff8ae0 1804 int priority)
093bc2cd
AK
1805{
1806 subregion->may_overlap = true;
1807 subregion->priority = priority;
1808 memory_region_add_subregion_common(mr, offset, subregion);
1809}
1810
1811void memory_region_del_subregion(MemoryRegion *mr,
1812 MemoryRegion *subregion)
1813{
59023ef4 1814 memory_region_transaction_begin();
feca4ac1
PB
1815 assert(subregion->container == mr);
1816 subregion->container = NULL;
093bc2cd 1817 QTAILQ_REMOVE(&mr->subregions, subregion, subregions_link);
dfde4e6e 1818 memory_region_unref(subregion);
22bde714 1819 memory_region_update_pending |= mr->enabled && subregion->enabled;
59023ef4 1820 memory_region_transaction_commit();
6bba19ba
AK
1821}
1822
1823void memory_region_set_enabled(MemoryRegion *mr, bool enabled)
1824{
1825 if (enabled == mr->enabled) {
1826 return;
1827 }
59023ef4 1828 memory_region_transaction_begin();
6bba19ba 1829 mr->enabled = enabled;
22bde714 1830 memory_region_update_pending = true;
59023ef4 1831 memory_region_transaction_commit();
093bc2cd 1832}
1c0ffa58 1833
e7af4c67
MT
1834void memory_region_set_size(MemoryRegion *mr, uint64_t size)
1835{
1836 Int128 s = int128_make64(size);
1837
1838 if (size == UINT64_MAX) {
1839 s = int128_2_64();
1840 }
1841 if (int128_eq(s, mr->size)) {
1842 return;
1843 }
1844 memory_region_transaction_begin();
1845 mr->size = s;
1846 memory_region_update_pending = true;
1847 memory_region_transaction_commit();
1848}
1849
67891b8a 1850static void memory_region_readd_subregion(MemoryRegion *mr)
2282e1af 1851{
feca4ac1 1852 MemoryRegion *container = mr->container;
2282e1af 1853
feca4ac1 1854 if (container) {
67891b8a
PC
1855 memory_region_transaction_begin();
1856 memory_region_ref(mr);
feca4ac1
PB
1857 memory_region_del_subregion(container, mr);
1858 mr->container = container;
1859 memory_region_update_container_subregions(mr);
67891b8a
PC
1860 memory_region_unref(mr);
1861 memory_region_transaction_commit();
2282e1af 1862 }
67891b8a 1863}
2282e1af 1864
67891b8a
PC
1865void memory_region_set_address(MemoryRegion *mr, hwaddr addr)
1866{
1867 if (addr != mr->addr) {
1868 mr->addr = addr;
1869 memory_region_readd_subregion(mr);
1870 }
2282e1af
AK
1871}
1872
a8170e5e 1873void memory_region_set_alias_offset(MemoryRegion *mr, hwaddr offset)
4703359e 1874{
4703359e 1875 assert(mr->alias);
4703359e 1876
59023ef4 1877 if (offset == mr->alias_offset) {
4703359e
AK
1878 return;
1879 }
1880
59023ef4
JK
1881 memory_region_transaction_begin();
1882 mr->alias_offset = offset;
22bde714 1883 memory_region_update_pending |= mr->enabled;
59023ef4 1884 memory_region_transaction_commit();
4703359e
AK
1885}
1886
e34911c4
AK
1887ram_addr_t memory_region_get_ram_addr(MemoryRegion *mr)
1888{
e34911c4
AK
1889 return mr->ram_addr;
1890}
1891
a2b257d6
IM
1892uint64_t memory_region_get_alignment(const MemoryRegion *mr)
1893{
1894 return mr->align;
1895}
1896
e2177955
AK
1897static int cmp_flatrange_addr(const void *addr_, const void *fr_)
1898{
1899 const AddrRange *addr = addr_;
1900 const FlatRange *fr = fr_;
1901
1902 if (int128_le(addrrange_end(*addr), fr->addr.start)) {
1903 return -1;
1904 } else if (int128_ge(addr->start, addrrange_end(fr->addr))) {
1905 return 1;
1906 }
1907 return 0;
1908}
1909
99e86347 1910static FlatRange *flatview_lookup(FlatView *view, AddrRange addr)
e2177955 1911{
99e86347 1912 return bsearch(&addr, view->ranges, view->nr,
e2177955
AK
1913 sizeof(FlatRange), cmp_flatrange_addr);
1914}
1915
eed2bacf
IM
1916bool memory_region_is_mapped(MemoryRegion *mr)
1917{
1918 return mr->container ? true : false;
1919}
1920
c6742b14
PB
1921/* Same as memory_region_find, but it does not add a reference to the
1922 * returned region. It must be called from an RCU critical section.
1923 */
1924static MemoryRegionSection memory_region_find_rcu(MemoryRegion *mr,
1925 hwaddr addr, uint64_t size)
e2177955 1926{
052e87b0 1927 MemoryRegionSection ret = { .mr = NULL };
73034e9e
PB
1928 MemoryRegion *root;
1929 AddressSpace *as;
1930 AddrRange range;
99e86347 1931 FlatView *view;
73034e9e
PB
1932 FlatRange *fr;
1933
1934 addr += mr->addr;
feca4ac1
PB
1935 for (root = mr; root->container; ) {
1936 root = root->container;
73034e9e
PB
1937 addr += root->addr;
1938 }
e2177955 1939
73034e9e 1940 as = memory_region_to_address_space(root);
eed2bacf
IM
1941 if (!as) {
1942 return ret;
1943 }
73034e9e 1944 range = addrrange_make(int128_make64(addr), int128_make64(size));
99e86347 1945
2b647668 1946 view = atomic_rcu_read(&as->current_map);
99e86347 1947 fr = flatview_lookup(view, range);
e2177955 1948 if (!fr) {
c6742b14 1949 return ret;
e2177955
AK
1950 }
1951
99e86347 1952 while (fr > view->ranges && addrrange_intersects(fr[-1].addr, range)) {
e2177955
AK
1953 --fr;
1954 }
1955
1956 ret.mr = fr->mr;
73034e9e 1957 ret.address_space = as;
e2177955
AK
1958 range = addrrange_intersection(range, fr->addr);
1959 ret.offset_within_region = fr->offset_in_region;
1960 ret.offset_within_region += int128_get64(int128_sub(range.start,
1961 fr->addr.start));
052e87b0 1962 ret.size = range.size;
e2177955 1963 ret.offset_within_address_space = int128_get64(range.start);
7a8499e8 1964 ret.readonly = fr->readonly;
c6742b14
PB
1965 return ret;
1966}
1967
1968MemoryRegionSection memory_region_find(MemoryRegion *mr,
1969 hwaddr addr, uint64_t size)
1970{
1971 MemoryRegionSection ret;
1972 rcu_read_lock();
1973 ret = memory_region_find_rcu(mr, addr, size);
1974 if (ret.mr) {
1975 memory_region_ref(ret.mr);
1976 }
2b647668 1977 rcu_read_unlock();
e2177955
AK
1978 return ret;
1979}
1980
c6742b14
PB
1981bool memory_region_present(MemoryRegion *container, hwaddr addr)
1982{
1983 MemoryRegion *mr;
1984
1985 rcu_read_lock();
1986 mr = memory_region_find_rcu(container, addr, 1).mr;
1987 rcu_read_unlock();
1988 return mr && mr != container;
1989}
1990
1d671369 1991void address_space_sync_dirty_bitmap(AddressSpace *as)
86e775c6 1992{
99e86347 1993 FlatView *view;
7664e80c
AK
1994 FlatRange *fr;
1995
856d7245 1996 view = address_space_get_flatview(as);
99e86347 1997 FOR_EACH_FLAT_RANGE(fr, view) {
72e22d2f 1998 MEMORY_LISTENER_UPDATE_REGION(fr, as, Forward, log_sync);
7664e80c 1999 }
856d7245 2000 flatview_unref(view);
7664e80c
AK
2001}
2002
2003void memory_global_dirty_log_start(void)
2004{
7664e80c 2005 global_dirty_log = true;
6f6a5ef3 2006
7376e582 2007 MEMORY_LISTENER_CALL_GLOBAL(log_global_start, Forward);
6f6a5ef3
PB
2008
2009 /* Refresh DIRTY_LOG_MIGRATION bit. */
2010 memory_region_transaction_begin();
2011 memory_region_update_pending = true;
2012 memory_region_transaction_commit();
7664e80c
AK
2013}
2014
2015void memory_global_dirty_log_stop(void)
2016{
7664e80c 2017 global_dirty_log = false;
6f6a5ef3
PB
2018
2019 /* Refresh DIRTY_LOG_MIGRATION bit. */
2020 memory_region_transaction_begin();
2021 memory_region_update_pending = true;
2022 memory_region_transaction_commit();
2023
7376e582 2024 MEMORY_LISTENER_CALL_GLOBAL(log_global_stop, Reverse);
7664e80c
AK
2025}
2026
2027static void listener_add_address_space(MemoryListener *listener,
2028 AddressSpace *as)
2029{
99e86347 2030 FlatView *view;
7664e80c
AK
2031 FlatRange *fr;
2032
221b3a3f 2033 if (listener->address_space_filter
f6790af6 2034 && listener->address_space_filter != as) {
221b3a3f
JG
2035 return;
2036 }
2037
680a4783
PB
2038 if (listener->begin) {
2039 listener->begin(listener);
2040 }
7664e80c 2041 if (global_dirty_log) {
975aefe0
AK
2042 if (listener->log_global_start) {
2043 listener->log_global_start(listener);
2044 }
7664e80c 2045 }
975aefe0 2046
856d7245 2047 view = address_space_get_flatview(as);
99e86347 2048 FOR_EACH_FLAT_RANGE(fr, view) {
7664e80c
AK
2049 MemoryRegionSection section = {
2050 .mr = fr->mr,
f6790af6 2051 .address_space = as,
7664e80c 2052 .offset_within_region = fr->offset_in_region,
052e87b0 2053 .size = fr->addr.size,
7664e80c 2054 .offset_within_address_space = int128_get64(fr->addr.start),
7a8499e8 2055 .readonly = fr->readonly,
7664e80c 2056 };
680a4783
PB
2057 if (fr->dirty_log_mask && listener->log_start) {
2058 listener->log_start(listener, &section, 0, fr->dirty_log_mask);
2059 }
975aefe0
AK
2060 if (listener->region_add) {
2061 listener->region_add(listener, &section);
2062 }
7664e80c 2063 }
680a4783
PB
2064 if (listener->commit) {
2065 listener->commit(listener);
2066 }
856d7245 2067 flatview_unref(view);
7664e80c
AK
2068}
2069
f6790af6 2070void memory_listener_register(MemoryListener *listener, AddressSpace *filter)
7664e80c 2071{
72e22d2f 2072 MemoryListener *other = NULL;
0d673e36 2073 AddressSpace *as;
72e22d2f 2074
7376e582 2075 listener->address_space_filter = filter;
72e22d2f
AK
2076 if (QTAILQ_EMPTY(&memory_listeners)
2077 || listener->priority >= QTAILQ_LAST(&memory_listeners,
2078 memory_listeners)->priority) {
2079 QTAILQ_INSERT_TAIL(&memory_listeners, listener, link);
2080 } else {
2081 QTAILQ_FOREACH(other, &memory_listeners, link) {
2082 if (listener->priority < other->priority) {
2083 break;
2084 }
2085 }
2086 QTAILQ_INSERT_BEFORE(other, listener, link);
2087 }
0d673e36
AK
2088
2089 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
2090 listener_add_address_space(listener, as);
2091 }
7664e80c
AK
2092}
2093
2094void memory_listener_unregister(MemoryListener *listener)
2095{
72e22d2f 2096 QTAILQ_REMOVE(&memory_listeners, listener, link);
86e775c6 2097}
e2177955 2098
7dca8043 2099void address_space_init(AddressSpace *as, MemoryRegion *root, const char *name)
1c0ffa58 2100{
ac95190e 2101 memory_region_ref(root);
59023ef4 2102 memory_region_transaction_begin();
8786db7c
AK
2103 as->root = root;
2104 as->current_map = g_new(FlatView, 1);
2105 flatview_init(as->current_map);
4c19eb72
AK
2106 as->ioeventfd_nb = 0;
2107 as->ioeventfds = NULL;
0d673e36 2108 QTAILQ_INSERT_TAIL(&address_spaces, as, address_spaces_link);
7dca8043 2109 as->name = g_strdup(name ? name : "anonymous");
ac1970fb 2110 address_space_init_dispatch(as);
f43793c7
PB
2111 memory_region_update_pending |= root->enabled;
2112 memory_region_transaction_commit();
1c0ffa58 2113}
658b2224 2114
374f2981 2115static void do_address_space_destroy(AddressSpace *as)
83f3c251 2116{
078c44f4
DG
2117 MemoryListener *listener;
2118
83f3c251 2119 address_space_destroy_dispatch(as);
078c44f4
DG
2120
2121 QTAILQ_FOREACH(listener, &memory_listeners, link) {
2122 assert(listener->address_space_filter != as);
2123 }
2124
856d7245 2125 flatview_unref(as->current_map);
7dca8043 2126 g_free(as->name);
4c19eb72 2127 g_free(as->ioeventfds);
ac95190e 2128 memory_region_unref(as->root);
83f3c251
AK
2129}
2130
374f2981
PB
2131void address_space_destroy(AddressSpace *as)
2132{
ac95190e
PB
2133 MemoryRegion *root = as->root;
2134
374f2981
PB
2135 /* Flush out anything from MemoryListeners listening in on this */
2136 memory_region_transaction_begin();
2137 as->root = NULL;
2138 memory_region_transaction_commit();
2139 QTAILQ_REMOVE(&address_spaces, as, address_spaces_link);
6e48e8f9 2140 address_space_unregister(as);
374f2981
PB
2141
2142 /* At this point, as->dispatch and as->current_map are dummy
2143 * entries that the guest should never use. Wait for the old
2144 * values to expire before freeing the data.
2145 */
ac95190e 2146 as->root = root;
374f2981
PB
2147 call_rcu(as, do_address_space_destroy, rcu);
2148}
2149
314e2987
BS
2150typedef struct MemoryRegionList MemoryRegionList;
2151
2152struct MemoryRegionList {
2153 const MemoryRegion *mr;
314e2987
BS
2154 QTAILQ_ENTRY(MemoryRegionList) queue;
2155};
2156
2157typedef QTAILQ_HEAD(queue, MemoryRegionList) MemoryRegionListHead;
2158
2159static void mtree_print_mr(fprintf_function mon_printf, void *f,
2160 const MemoryRegion *mr, unsigned int level,
a8170e5e 2161 hwaddr base,
9479c57a 2162 MemoryRegionListHead *alias_print_queue)
314e2987 2163{
9479c57a
JK
2164 MemoryRegionList *new_ml, *ml, *next_ml;
2165 MemoryRegionListHead submr_print_queue;
314e2987
BS
2166 const MemoryRegion *submr;
2167 unsigned int i;
2168
f8a9f720 2169 if (!mr) {
314e2987
BS
2170 return;
2171 }
2172
2173 for (i = 0; i < level; i++) {
2174 mon_printf(f, " ");
2175 }
2176
2177 if (mr->alias) {
2178 MemoryRegionList *ml;
2179 bool found = false;
2180
2181 /* check if the alias is already in the queue */
9479c57a 2182 QTAILQ_FOREACH(ml, alias_print_queue, queue) {
f54bb15f 2183 if (ml->mr == mr->alias) {
314e2987
BS
2184 found = true;
2185 }
2186 }
2187
2188 if (!found) {
2189 ml = g_new(MemoryRegionList, 1);
2190 ml->mr = mr->alias;
9479c57a 2191 QTAILQ_INSERT_TAIL(alias_print_queue, ml, queue);
314e2987 2192 }
4896d74b
JK
2193 mon_printf(f, TARGET_FMT_plx "-" TARGET_FMT_plx
2194 " (prio %d, %c%c): alias %s @%s " TARGET_FMT_plx
f8a9f720 2195 "-" TARGET_FMT_plx "%s\n",
314e2987 2196 base + mr->addr,
08dafab4 2197 base + mr->addr
fd1d9926
AW
2198 + (int128_nz(mr->size) ?
2199 (hwaddr)int128_get64(int128_sub(mr->size,
2200 int128_one())) : 0),
4b474ba7 2201 mr->priority,
5f9a5ea1
JK
2202 mr->romd_mode ? 'R' : '-',
2203 !mr->readonly && !(mr->rom_device && mr->romd_mode) ? 'W'
2204 : '-',
3fb18b4d
PC
2205 memory_region_name(mr),
2206 memory_region_name(mr->alias),
314e2987 2207 mr->alias_offset,
08dafab4 2208 mr->alias_offset
a66670c7
AK
2209 + (int128_nz(mr->size) ?
2210 (hwaddr)int128_get64(int128_sub(mr->size,
f8a9f720
GH
2211 int128_one())) : 0),
2212 mr->enabled ? "" : " [disabled]");
314e2987 2213 } else {
4896d74b 2214 mon_printf(f,
f8a9f720 2215 TARGET_FMT_plx "-" TARGET_FMT_plx " (prio %d, %c%c): %s%s\n",
314e2987 2216 base + mr->addr,
08dafab4 2217 base + mr->addr
fd1d9926
AW
2218 + (int128_nz(mr->size) ?
2219 (hwaddr)int128_get64(int128_sub(mr->size,
2220 int128_one())) : 0),
4b474ba7 2221 mr->priority,
5f9a5ea1
JK
2222 mr->romd_mode ? 'R' : '-',
2223 !mr->readonly && !(mr->rom_device && mr->romd_mode) ? 'W'
2224 : '-',
f8a9f720
GH
2225 memory_region_name(mr),
2226 mr->enabled ? "" : " [disabled]");
314e2987 2227 }
9479c57a
JK
2228
2229 QTAILQ_INIT(&submr_print_queue);
2230
314e2987 2231 QTAILQ_FOREACH(submr, &mr->subregions, subregions_link) {
9479c57a
JK
2232 new_ml = g_new(MemoryRegionList, 1);
2233 new_ml->mr = submr;
2234 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
2235 if (new_ml->mr->addr < ml->mr->addr ||
2236 (new_ml->mr->addr == ml->mr->addr &&
2237 new_ml->mr->priority > ml->mr->priority)) {
2238 QTAILQ_INSERT_BEFORE(ml, new_ml, queue);
2239 new_ml = NULL;
2240 break;
2241 }
2242 }
2243 if (new_ml) {
2244 QTAILQ_INSERT_TAIL(&submr_print_queue, new_ml, queue);
2245 }
2246 }
2247
2248 QTAILQ_FOREACH(ml, &submr_print_queue, queue) {
2249 mtree_print_mr(mon_printf, f, ml->mr, level + 1, base + mr->addr,
2250 alias_print_queue);
2251 }
2252
88365e47 2253 QTAILQ_FOREACH_SAFE(ml, &submr_print_queue, queue, next_ml) {
9479c57a 2254 g_free(ml);
314e2987
BS
2255 }
2256}
2257
2258void mtree_info(fprintf_function mon_printf, void *f)
2259{
2260 MemoryRegionListHead ml_head;
2261 MemoryRegionList *ml, *ml2;
0d673e36 2262 AddressSpace *as;
314e2987
BS
2263
2264 QTAILQ_INIT(&ml_head);
2265
0d673e36 2266 QTAILQ_FOREACH(as, &address_spaces, address_spaces_link) {
e48816aa
GH
2267 mon_printf(f, "address-space: %s\n", as->name);
2268 mtree_print_mr(mon_printf, f, as->root, 1, 0, &ml_head);
2269 mon_printf(f, "\n");
b9f9be88
BS
2270 }
2271
314e2987
BS
2272 /* print aliased regions */
2273 QTAILQ_FOREACH(ml, &ml_head, queue) {
e48816aa
GH
2274 mon_printf(f, "memory-region: %s\n", memory_region_name(ml->mr));
2275 mtree_print_mr(mon_printf, f, ml->mr, 1, 0, &ml_head);
2276 mon_printf(f, "\n");
314e2987
BS
2277 }
2278
2279 QTAILQ_FOREACH_SAFE(ml, &ml_head, queue, ml2) {
88365e47 2280 g_free(ml);
314e2987 2281 }
314e2987 2282}
b4fefef9
PC
2283
2284static const TypeInfo memory_region_info = {
2285 .parent = TYPE_OBJECT,
2286 .name = TYPE_MEMORY_REGION,
2287 .instance_size = sizeof(MemoryRegion),
2288 .instance_init = memory_region_initfn,
2289 .instance_finalize = memory_region_finalize,
2290};
2291
2292static void memory_register_types(void)
2293{
2294 type_register_static(&memory_region_info);
2295}
2296
2297type_init(memory_register_types)