]>
Commit | Line | Data |
---|---|---|
1d5d0ae9 | 1 | /** @file |
009f583f | 2 | * Main file supporting the SEC Phase on ARM Platforms |
1d5d0ae9 | 3 | * |
8cc852f7 | 4 | * Copyright (c) 2011-2012, ARM Limited. All rights reserved. |
1d5d0ae9 | 5 | * |
6 | * This program and the accompanying materials | |
7 | * are licensed and made available under the terms and conditions of the BSD License | |
8 | * which accompanies this distribution. The full text of the license may be found at | |
9 | * http://opensource.org/licenses/bsd-license.php | |
10 | * | |
11 | * THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, | |
12 | * WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. | |
13 | * | |
14 | **/ | |
15 | ||
8cc852f7 | 16 | #include <Library/ArmTrustedMonitorLib.h> |
a6caee65 | 17 | #include <Library/DebugAgentLib.h> |
2637d1ef | 18 | #include <Library/PrintLib.h> |
1d5d0ae9 | 19 | #include <Library/BaseMemoryLib.h> |
1d5d0ae9 | 20 | #include <Library/SerialPortLib.h> |
55a0d64b | 21 | #include <Library/ArmGicLib.h> |
0620eec9 | 22 | |
009f583f | 23 | #include "SecInternal.h" |
24 | ||
e862cd50 | 25 | #define SerialPrint(txt) SerialPortWrite ((UINT8*)txt, AsciiStrLen(txt)+1); |
2637d1ef | 26 | |
1d5d0ae9 | 27 | VOID |
28 | CEntryPoint ( | |
a75568e9 | 29 | IN UINTN MpId, |
30 | IN UINTN SecBootMode | |
1d5d0ae9 | 31 | ) |
32 | { | |
2637d1ef | 33 | CHAR8 Buffer[100]; |
34 | UINTN CharCount; | |
3d93aeae | 35 | UINTN JumpAddress; |
2637d1ef | 36 | |
710b8acb | 37 | // Invalidate the data cache. Doesn't have to do the Data cache clean. |
38 | ArmInvalidateDataCache(); | |
39 | ||
40 | // Invalidate Instruction Cache | |
41 | ArmInvalidateInstructionCache(); | |
42 | ||
43 | // Invalidate I & D TLBs | |
44 | ArmInvalidateInstructionAndDataTlb(); | |
45 | ||
46 | // CPU specific settings | |
47 | ArmCpuSetup (MpId); | |
48 | ||
82344416 | 49 | // Enable Floating Point Coprocessor if supported by the platform |
50 | if (FixedPcdGet32 (PcdVFPEnabled)) { | |
51 | ArmEnableVFP(); | |
52 | } | |
e314d564 | 53 | |
54 | // Initialize peripherals that must be done at the early stage | |
55 | // Example: Some L2 controller, interconnect, clock, DMC, etc | |
56 | ArmPlatformSecInitialize (MpId); | |
57 | ||
1d5d0ae9 | 58 | // Primary CPU clears out the SCU tag RAMs, secondaries wait |
8cfd2e24 | 59 | if (IS_PRIMARY_CORE(MpId) && (SecBootMode == ARM_SEC_COLD_BOOT)) { |
90d6a1bb | 60 | if (ArmIsMpCore()) { |
b1d41be7 | 61 | // Signal for the initial memory is configured (event: BOOT_MEM_INIT) |
62 | ArmCallSEV (); | |
1d5d0ae9 | 63 | } |
64 | ||
65 | // SEC phase needs to run library constructors by hand. This assumes we are linked against the SerialLib | |
66 | // In non SEC modules the init call is in autogenerated code. | |
67 | SerialPortInitialize (); | |
2637d1ef | 68 | |
1d5d0ae9 | 69 | // Start talking |
99744d52 | 70 | if (FixedPcdGetBool (PcdTrustzoneSupport)) { |
71 | CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"Secure firmware (version %s built at %a on %a)\n\r", | |
72 | (CHAR16*)PcdGetPtr(PcdFirmwareVersionString), __TIME__, __DATE__); | |
73 | } else { | |
74 | CharCount = AsciiSPrint (Buffer,sizeof (Buffer),"Boot firmware (version %s built at %a on %a)\n\r", | |
75 | (CHAR16*)PcdGetPtr(PcdFirmwareVersionString), __TIME__, __DATE__); | |
76 | } | |
2637d1ef | 77 | SerialPortWrite ((UINT8 *) Buffer, CharCount); |
1d5d0ae9 | 78 | |
a6caee65 | 79 | // Initialize the Debug Agent for Source Level Debugging |
80 | InitializeDebugAgent (DEBUG_AGENT_INIT_PREMEM_SEC, NULL, NULL); | |
81 | SaveAndSetDebugTimerInterrupt (TRUE); | |
82 | ||
90d6a1bb | 83 | // Enable the GIC distributor and CPU Interface |
84 | // - no other Interrupts are enabled, doesn't have to worry about the priority. | |
85 | // - all the cores are in secure state, use secure SGI's | |
86 | ArmGicEnableDistributor (PcdGet32(PcdGicDistributorBase)); | |
87 | ArmGicEnableInterruptInterface (PcdGet32(PcdGicInterruptInterfaceBase)); | |
88 | } else { | |
89 | // Enable the GIC CPU Interface | |
90 | ArmGicEnableInterruptInterface (PcdGet32(PcdGicInterruptInterfaceBase)); | |
1d5d0ae9 | 91 | } |
92 | ||
1d5d0ae9 | 93 | // Enable Full Access to CoProcessors |
836c3500 | 94 | ArmWriteCpacr (CPACR_CP_FULL_ACCESS); |
1d5d0ae9 | 95 | |
1d5d0ae9 | 96 | // Test if Trustzone is supported on this platform |
12c5ae23 | 97 | if (FixedPcdGetBool (PcdTrustzoneSupport)) { |
90d6a1bb | 98 | if (ArmIsMpCore()) { |
1d5d0ae9 | 99 | // Setup SMP in Non Secure world |
90d6a1bb | 100 | ArmCpuSetupSmpNonSecure (GET_CORE_ID(MpId)); |
1d5d0ae9 | 101 | } |
102 | ||
d9c69d99 | 103 | // Either we use the Secure Stacks for Secure Monitor (in this case (Base == 0) && (Size == 0)) |
104 | // Or we use separate Secure Monitor stacks (but (Base != 0) && (Size != 0)) | |
105 | ASSERT (((PcdGet32(PcdCPUCoresSecMonStackBase) == 0) && (PcdGet32(PcdCPUCoreSecMonStackSize) == 0)) || | |
106 | ((PcdGet32(PcdCPUCoresSecMonStackBase) != 0) && (PcdGet32(PcdCPUCoreSecMonStackSize) != 0))); | |
107 | ||
1d5d0ae9 | 108 | // Enter Monitor Mode |
a75568e9 | 109 | enter_monitor_mode ((UINTN)TrustedWorldInitialization, MpId, SecBootMode, (VOID*)(PcdGet32(PcdCPUCoresSecMonStackBase) + (PcdGet32(PcdCPUCoreSecMonStackSize) * (GET_CORE_POS(MpId) + 1)))); |
a8530889 | 110 | } else { |
111 | if (IS_PRIMARY_CORE(MpId)) { | |
112 | SerialPrint ("Trust Zone Configuration is disabled\n\r"); | |
113 | } | |
1d5d0ae9 | 114 | |
a8530889 | 115 | // With Trustzone support the transition from Sec to Normal world is done by return_from_exception(). |
116 | // If we want to keep this function call we need to ensure the SVC's SPSR point to the same Program | |
117 | // Status Register as the the current one (CPSR). | |
118 | copy_cpsr_into_spsr (); | |
119 | ||
3d93aeae | 120 | // Call the Platform specific function to execute additional actions if required |
121 | JumpAddress = PcdGet32 (PcdFvBaseAddress); | |
122 | ArmPlatformSecExtraAction (MpId, &JumpAddress); | |
123 | ||
124 | NonTrustedWorldTransition (MpId, JumpAddress); | |
a8530889 | 125 | } |
126 | ASSERT (0); // We must never return from the above function | |
127 | } | |
128 | ||
129 | VOID | |
130 | TrustedWorldInitialization ( | |
a75568e9 | 131 | IN UINTN MpId, |
132 | IN UINTN SecBootMode | |
a8530889 | 133 | ) |
134 | { | |
3d93aeae | 135 | UINTN JumpAddress; |
136 | ||
8cc852f7 | 137 | //-------------------- Monitor Mode --------------------- |
138 | ||
139 | // Set up Monitor World (Vector Table, etc) | |
140 | ArmSecureMonitorWorldInitialize (); | |
1d5d0ae9 | 141 | |
5e773144 | 142 | // Transfer the interrupt to Non-secure World |
143 | ArmGicSetupNonSecure (MpId, PcdGet32(PcdGicDistributorBase), PcdGet32(PcdGicInterruptInterfaceBase)); | |
80dfbc11 | 144 | |
5e773144 | 145 | // Initialize platform specific security policy |
e314d564 | 146 | ArmPlatformSecTrustzoneInit (MpId); |
1d5d0ae9 | 147 | |
5e773144 | 148 | // Setup the Trustzone Chipsets |
8cfd2e24 | 149 | if (SecBootMode == ARM_SEC_COLD_BOOT) { |
150 | if (IS_PRIMARY_CORE(MpId)) { | |
151 | if (ArmIsMpCore()) { | |
152 | // Signal the secondary core the Security settings is done (event: EVENT_SECURE_INIT) | |
153 | ArmCallSEV (); | |
154 | } | |
155 | } else { | |
156 | // The secondary cores need to wait until the Trustzone chipsets configuration is done | |
157 | // before switching to Non Secure World | |
1d5d0ae9 | 158 | |
8cfd2e24 | 159 | // Wait for the Primary Core to finish the initialization of the Secure World (event: EVENT_SECURE_INIT) |
160 | ArmCallWFE (); | |
161 | } | |
a8530889 | 162 | } |
1d5d0ae9 | 163 | |
b1d41be7 | 164 | // Call the Platform specific function to execute additional actions if required |
3d93aeae | 165 | JumpAddress = PcdGet32 (PcdFvBaseAddress); |
166 | ArmPlatformSecExtraAction (MpId, &JumpAddress); | |
167 | ||
a8530889 | 168 | // Write to CP15 Non-secure Access Control Register |
169 | ArmWriteNsacr (PcdGet32 (PcdArmNsacr)); | |
1d5d0ae9 | 170 | |
a8530889 | 171 | // CP15 Secure Configuration Register |
172 | ArmWriteScr (PcdGet32 (PcdArmScr)); | |
173 | ||
3d93aeae | 174 | NonTrustedWorldTransition (MpId, JumpAddress); |
a8530889 | 175 | } |
176 | ||
177 | VOID | |
178 | NonTrustedWorldTransition ( | |
3d93aeae | 179 | IN UINTN MpId, |
180 | IN UINTN JumpAddress | |
a8530889 | 181 | ) |
182 | { | |
513aa349 | 183 | // If PcdArmNonSecModeTransition is defined then set this specific mode to CPSR before the transition |
184 | // By not set, the mode for Non Secure World is SVC | |
185 | if (PcdGet32 (PcdArmNonSecModeTransition) != 0) { | |
186 | set_non_secure_mode ((ARM_PROCESSOR_MODE)PcdGet32 (PcdArmNonSecModeTransition)); | |
187 | } | |
188 | ||
a6caee65 | 189 | return_from_exception (JumpAddress); |
1d5d0ae9 | 190 | //-------------------- Non Secure Mode --------------------- |
191 | ||
192 | // PEI Core should always load and never return | |
193 | ASSERT (FALSE); | |
194 | } | |
195 |