]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/x86/kvm/svm.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: SVM: consolidate nested_svm_exit_handled
[mirror_ubuntu-artful-kernel.git] / arch / x86 / kvm / svm.c
CommitLineData
6aa8b732
AK		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * AMD SVM support
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
7 *
8 * Authors:
9 * Yaniv Kamay <yaniv@qumranet.com>
10 * Avi Kivity <avi@qumranet.com>
11 *
12 * This work is licensed under the terms of the GNU GPL, version 2. See
13 * the COPYING file in the top-level directory.
14 *
15 */
edf88417
AK		 16#include <linux/kvm_host.h>
17
85f455f7 18#include "irq.h"
1d737c8a 19#include "mmu.h"
5fdbf976 20#include "kvm_cache_regs.h"
fe4c7b19 21#include "x86.h"
e495606d 22
6aa8b732 23#include <linux/module.h>
9d8f549d 24#include <linux/kernel.h>
6aa8b732
AK		 25#include <linux/vmalloc.h>
26#include <linux/highmem.h>
e8edc6e0 27#include <linux/sched.h>
229456fc 28#include <linux/ftrace_event.h>
6aa8b732 29
e495606d 30#include <asm/desc.h>
6aa8b732 31
63d1142f 32#include <asm/virtext.h>
229456fc 33#include "trace.h"
63d1142f 34
4ecac3fd
AK		 35#define __ex(x) __kvm_handle_fault_on_reboot(x)
36
6aa8b732
AK		 37MODULE_AUTHOR("Qumranet");
38MODULE_LICENSE("GPL");
39
40#define IOPM_ALLOC_ORDER 2
41#define MSRPM_ALLOC_ORDER 1
42
6aa8b732
AK		 43#define SEG_TYPE_LDT 2
44#define SEG_TYPE_BUSY_TSS16 3
45
80b7706e
JR		 46#define SVM_FEATURE_NPT (1 << 0)
47#define SVM_FEATURE_LBRV (1 << 1)
94c935a1 48#define SVM_FEATURE_SVML (1 << 2)
80b7706e 49
24e09cbf
JR		 50#define DEBUGCTL_RESERVED_BITS (~(0x3fULL))
51
c0725420
AG		 52/* Turn on to get debugging output*/
53/* #define NESTED_DEBUG */
54
55#ifdef NESTED_DEBUG
56#define nsvm_printk(fmt, args...) printk(KERN_INFO fmt, ## args)
57#else
58#define nsvm_printk(fmt, args...) do {} while(0)
59#endif
60
6c8166a7
AK		 61static const u32 host_save_user_msrs[] = {
62#ifdef CONFIG_X86_64
63 MSR_STAR, MSR_LSTAR, MSR_CSTAR, MSR_SYSCALL_MASK, MSR_KERNEL_GS_BASE,
64 MSR_FS_BASE,
65#endif
66 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
67};
68
69#define NR_HOST_SAVE_USER_MSRS ARRAY_SIZE(host_save_user_msrs)
70
71struct kvm_vcpu;
72
e6aa9abd
JR		 73struct nested_state {
74 struct vmcb *hsave;
75 u64 hsave_msr;
76 u64 vmcb;
77
78 /* These are the merged vectors */
79 u32 *msrpm;
80
81 /* gpa pointers to the real vectors */
82 u64 vmcb_msrpm;
aad42c64
JR		 83
84 /* cache for intercepts of the guest */
85 u16 intercept_cr_read;
86 u16 intercept_cr_write;
87 u16 intercept_dr_read;
88 u16 intercept_dr_write;
89 u32 intercept_exceptions;
90 u64 intercept;
91
e6aa9abd
JR		 92};
93
6c8166a7
AK		 94struct vcpu_svm {
95 struct kvm_vcpu vcpu;
96 struct vmcb *vmcb;
97 unsigned long vmcb_pa;
98 struct svm_cpu_data *svm_data;
99 uint64_t asid_generation;
100 uint64_t sysenter_esp;
101 uint64_t sysenter_eip;
102
103 u64 next_rip;
104
105 u64 host_user_msrs[NR_HOST_SAVE_USER_MSRS];
106 u64 host_gs_base;
6c8166a7
AK		 107
108 u32 *msrpm;
6c8166a7 109
e6aa9abd 110 struct nested_state nested;
6c8166a7
AK		 111};
112
709ddebf
JR		 113/* enable NPT for AMD64 and X86 with PAE */
114#if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE)
115static bool npt_enabled = true;
116#else
e3da3acd 117static bool npt_enabled = false;
709ddebf 118#endif
6c7dac72
JR		 119static int npt = 1;
120
121module_param(npt, int, S_IRUGO);
e3da3acd 122
236de055
AG		 123static int nested = 0;
124module_param(nested, int, S_IRUGO);
125
44874f84 126static void svm_flush_tlb(struct kvm_vcpu *vcpu);
a5c3832d 127static void svm_complete_interrupts(struct vcpu_svm *svm);
04d2cc77 128
cf74a78b
AG		 129static int nested_svm_exit_handled(struct vcpu_svm *svm, bool kvm_override);
130static int nested_svm_vmexit(struct vcpu_svm *svm);
131static int nested_svm_vmsave(struct vcpu_svm *svm, void *nested_vmcb,
132 void *arg2, void *opaque);
133static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr,
134 bool has_error_code, u32 error_code);
135
a2fa3e9f
GH		 136static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu)
137{
fb3f0f51 138 return container_of(vcpu, struct vcpu_svm, vcpu);
a2fa3e9f
GH		 139}
140
3d6368ef
AG		 141static inline bool is_nested(struct vcpu_svm *svm)
142{
e6aa9abd 143 return svm->nested.vmcb;
3d6368ef
AG		 144}
145
2af9194d
JR		 146static inline void enable_gif(struct vcpu_svm *svm)
147{
148 svm->vcpu.arch.hflags |= HF_GIF_MASK;
149}
150
151static inline void disable_gif(struct vcpu_svm *svm)
152{
153 svm->vcpu.arch.hflags &= ~HF_GIF_MASK;
154}
155
156static inline bool gif_set(struct vcpu_svm *svm)
157{
158 return !!(svm->vcpu.arch.hflags & HF_GIF_MASK);
159}
160
4866d5e3 161static unsigned long iopm_base;
6aa8b732
AK		 162
163struct kvm_ldttss_desc {
164 u16 limit0;
165 u16 base0;
166 unsigned base1 : 8, type : 5, dpl : 2, p : 1;
167 unsigned limit1 : 4, zero0 : 3, g : 1, base2 : 8;
168 u32 base3;
169 u32 zero1;
170} __attribute__((packed));
171
172struct svm_cpu_data {
173 int cpu;
174
5008fdf5
AK		 175 u64 asid_generation;
176 u32 max_asid;
177 u32 next_asid;
6aa8b732
AK		 178 struct kvm_ldttss_desc *tss_desc;
179
180 struct page *save_area;
181};
182
183static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data);
80b7706e 184static uint32_t svm_features;
6aa8b732
AK		 185
186struct svm_init_data {
187 int cpu;
188 int r;
189};
190
191static u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000};
192
9d8f549d 193#define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges)
6aa8b732
AK		 194#define MSRS_RANGE_SIZE 2048
195#define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2)
196
197#define MAX_INST_SIZE 15
198
80b7706e
JR		 199static inline u32 svm_has(u32 feat)
200{
201 return svm_features & feat;
202}
203
6aa8b732
AK		 204static inline void clgi(void)
205{
4ecac3fd 206 asm volatile (__ex(SVM_CLGI));
6aa8b732
AK		 207}
208
209static inline void stgi(void)
210{
4ecac3fd 211 asm volatile (__ex(SVM_STGI));
6aa8b732
AK		 212}
213
214static inline void invlpga(unsigned long addr, u32 asid)
215{
4ecac3fd 216 asm volatile (__ex(SVM_INVLPGA) :: "a"(addr), "c"(asid));
6aa8b732
AK		 217}
218
6aa8b732
AK		 219static inline void force_new_asid(struct kvm_vcpu *vcpu)
220{
a2fa3e9f 221 to_svm(vcpu)->asid_generation--;
6aa8b732
AK		 222}
223
224static inline void flush_guest_tlb(struct kvm_vcpu *vcpu)
225{
226 force_new_asid(vcpu);
227}
228
229static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer)
230{
709ddebf 231 if (!npt_enabled && !(efer & EFER_LMA))
2b5203ee 232 efer &= ~EFER_LME;
6aa8b732 233
9962d032 234 to_svm(vcpu)->vmcb->save.efer = efer | EFER_SVME;
ad312c7c 235 vcpu->arch.shadow_efer = efer;
6aa8b732
AK		 236}
237
298101da
AK		 238static void svm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr,
239 bool has_error_code, u32 error_code)
240{
241 struct vcpu_svm *svm = to_svm(vcpu);
242
cf74a78b
AG		 243 /* If we are within a nested VM we'd better #VMEXIT and let the
244 guest handle the exception */
245 if (nested_svm_check_exception(svm, nr, has_error_code, error_code))
246 return;
247
298101da
AK		 248 svm->vmcb->control.event_inj = nr
249 | SVM_EVTINJ_VALID
250 | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0)
251 | SVM_EVTINJ_TYPE_EXEPT;
252 svm->vmcb->control.event_inj_err = error_code;
253}
254
6aa8b732
AK		 255static int is_external_interrupt(u32 info)
256{
257 info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID;
258 return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR);
259}
260
2809f5d2
GC		 261static u32 svm_get_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
262{
263 struct vcpu_svm *svm = to_svm(vcpu);
264 u32 ret = 0;
265
266 if (svm->vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK)
267 ret |= X86_SHADOW_INT_STI | X86_SHADOW_INT_MOV_SS;
268 return ret & mask;
269}
270
271static void svm_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
272{
273 struct vcpu_svm *svm = to_svm(vcpu);
274
275 if (mask == 0)
276 svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK;
277 else
278 svm->vmcb->control.int_state |= SVM_INTERRUPT_SHADOW_MASK;
279
280}
281
6aa8b732
AK		 282static void skip_emulated_instruction(struct kvm_vcpu *vcpu)
283{
a2fa3e9f
GH		 284 struct vcpu_svm *svm = to_svm(vcpu);
285
286 if (!svm->next_rip) {
f629cf84
GN		 287 if (emulate_instruction(vcpu, vcpu->run, 0, 0, EMULTYPE_SKIP) !=
288 EMULATE_DONE)
289 printk(KERN_DEBUG "%s: NOP\n", __func__);
6aa8b732
AK		 290 return;
291 }
5fdbf976
MT		 292 if (svm->next_rip - kvm_rip_read(vcpu) > MAX_INST_SIZE)
293 printk(KERN_ERR "%s: ip 0x%lx next 0x%llx\n",
294 __func__, kvm_rip_read(vcpu), svm->next_rip);
6aa8b732 295
5fdbf976 296 kvm_rip_write(vcpu, svm->next_rip);
2809f5d2 297 svm_set_interrupt_shadow(vcpu, 0);
6aa8b732
AK		 298}
299
300static int has_svm(void)
301{
63d1142f 302 const char *msg;
6aa8b732 303
63d1142f 304 if (!cpu_has_svm(&msg)) {
ff81ff10 305 printk(KERN_INFO "has_svm: %s\n", msg);
6aa8b732
AK		 306 return 0;
307 }
308
6aa8b732
AK		 309 return 1;
310}
311
312static void svm_hardware_disable(void *garbage)
313{
2c8dceeb 314 cpu_svm_disable();
6aa8b732
AK		 315}
316
317static void svm_hardware_enable(void *garbage)
318{
319
320 struct svm_cpu_data *svm_data;
321 uint64_t efer;
b792c344 322 struct descriptor_table gdt_descr;
6aa8b732
AK		 323 struct desc_struct *gdt;
324 int me = raw_smp_processor_id();
325
326 if (!has_svm()) {
327 printk(KERN_ERR "svm_cpu_init: err EOPNOTSUPP on %d\n", me);
328 return;
329 }
330 svm_data = per_cpu(svm_data, me);
331
332 if (!svm_data) {
333 printk(KERN_ERR "svm_cpu_init: svm_data is NULL on %d\n",
334 me);
335 return;
336 }
337
338 svm_data->asid_generation = 1;
339 svm_data->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1;
340 svm_data->next_asid = svm_data->max_asid + 1;
341
b792c344
AM		 342 kvm_get_gdt(&gdt_descr);
343 gdt = (struct desc_struct *)gdt_descr.base;
6aa8b732
AK		 344 svm_data->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS);
345
346 rdmsrl(MSR_EFER, efer);
9962d032 347 wrmsrl(MSR_EFER, efer | EFER_SVME);
6aa8b732
AK		 348
349 wrmsrl(MSR_VM_HSAVE_PA,
350 page_to_pfn(svm_data->save_area) << PAGE_SHIFT);
351}
352
0da1db75
JR		 353static void svm_cpu_uninit(int cpu)
354{
355 struct svm_cpu_data *svm_data
356 = per_cpu(svm_data, raw_smp_processor_id());
357
358 if (!svm_data)
359 return;
360
361 per_cpu(svm_data, raw_smp_processor_id()) = NULL;
362 __free_page(svm_data->save_area);
363 kfree(svm_data);
364}
365
6aa8b732
AK		 366static int svm_cpu_init(int cpu)
367{
368 struct svm_cpu_data *svm_data;
369 int r;
370
371 svm_data = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL);
372 if (!svm_data)
373 return -ENOMEM;
374 svm_data->cpu = cpu;
375 svm_data->save_area = alloc_page(GFP_KERNEL);
376 r = -ENOMEM;
377 if (!svm_data->save_area)
378 goto err_1;
379
380 per_cpu(svm_data, cpu) = svm_data;
381
382 return 0;
383
384err_1:
385 kfree(svm_data);
386 return r;
387
388}
389
bfc733a7
RR		 390static void set_msr_interception(u32 *msrpm, unsigned msr,
391 int read, int write)
6aa8b732
AK		 392{
393 int i;
394
395 for (i = 0; i < NUM_MSR_MAPS; i++) {
396 if (msr >= msrpm_ranges[i] &&
397 msr < msrpm_ranges[i] + MSRS_IN_RANGE) {
398 u32 msr_offset = (i * MSRS_IN_RANGE + msr -
399 msrpm_ranges[i]) * 2;
400
401 u32 *base = msrpm + (msr_offset / 32);
402 u32 msr_shift = msr_offset % 32;
403 u32 mask = ((write) ? 0 : 2) | ((read) ? 0 : 1);
404 *base = (*base & ~(0x3 << msr_shift)) |
405 (mask << msr_shift);
bfc733a7 406 return;
6aa8b732
AK		 407 }
408 }
bfc733a7 409 BUG();
6aa8b732
AK		 410}
411
f65c229c
JR		 412static void svm_vcpu_init_msrpm(u32 *msrpm)
413{
414 memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER));
415
416#ifdef CONFIG_X86_64
417 set_msr_interception(msrpm, MSR_GS_BASE, 1, 1);
418 set_msr_interception(msrpm, MSR_FS_BASE, 1, 1);
419 set_msr_interception(msrpm, MSR_KERNEL_GS_BASE, 1, 1);
420 set_msr_interception(msrpm, MSR_LSTAR, 1, 1);
421 set_msr_interception(msrpm, MSR_CSTAR, 1, 1);
422 set_msr_interception(msrpm, MSR_SYSCALL_MASK, 1, 1);
423#endif
424 set_msr_interception(msrpm, MSR_K6_STAR, 1, 1);
425 set_msr_interception(msrpm, MSR_IA32_SYSENTER_CS, 1, 1);
f65c229c
JR		 426}
427
24e09cbf
JR		 428static void svm_enable_lbrv(struct vcpu_svm *svm)
429{
430 u32 *msrpm = svm->msrpm;
431
432 svm->vmcb->control.lbr_ctl = 1;
433 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1);
434 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1);
435 set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1);
436 set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1);
437}
438
439static void svm_disable_lbrv(struct vcpu_svm *svm)
440{
441 u32 *msrpm = svm->msrpm;
442
443 svm->vmcb->control.lbr_ctl = 0;
444 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0);
445 set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0);
446 set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0);
447 set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0);
448}
449
6aa8b732
AK		 450static __init int svm_hardware_setup(void)
451{
452 int cpu;
453 struct page *iopm_pages;
f65c229c 454 void *iopm_va;
6aa8b732
AK		 455 int r;
456
6aa8b732
AK		 457 iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER);
458
459 if (!iopm_pages)
460 return -ENOMEM;
c8681339
AL		 461
462 iopm_va = page_address(iopm_pages);
463 memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER));
6aa8b732
AK		 464 iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT;
465
50a37eb4
JR		 466 if (boot_cpu_has(X86_FEATURE_NX))
467 kvm_enable_efer_bits(EFER_NX);
468
1b2fd70c
AG		 469 if (boot_cpu_has(X86_FEATURE_FXSR_OPT))
470 kvm_enable_efer_bits(EFER_FFXSR);
471
236de055
AG		 472 if (nested) {
473 printk(KERN_INFO "kvm: Nested Virtualization enabled\n");
474 kvm_enable_efer_bits(EFER_SVME);
475 }
476
6aa8b732
AK		 477 for_each_online_cpu(cpu) {
478 r = svm_cpu_init(cpu);
479 if (r)
f65c229c 480 goto err;
6aa8b732 481 }
33bd6a0b
JR		 482
483 svm_features = cpuid_edx(SVM_CPUID_FUNC);
484
e3da3acd
JR		 485 if (!svm_has(SVM_FEATURE_NPT))
486 npt_enabled = false;
487
6c7dac72
JR		 488 if (npt_enabled && !npt) {
489 printk(KERN_INFO "kvm: Nested Paging disabled\n");
490 npt_enabled = false;
491 }
492
18552672 493 if (npt_enabled) {
e3da3acd 494 printk(KERN_INFO "kvm: Nested Paging enabled\n");
18552672 495 kvm_enable_tdp();
5f4cb662
JR		 496 } else
497 kvm_disable_tdp();
e3da3acd 498
6aa8b732
AK		 499 return 0;
500
f65c229c 501err:
6aa8b732
AK		 502 __free_pages(iopm_pages, IOPM_ALLOC_ORDER);
503 iopm_base = 0;
504 return r;
505}
506
507static __exit void svm_hardware_unsetup(void)
508{
0da1db75
JR		 509 int cpu;
510
511 for_each_online_cpu(cpu)
512 svm_cpu_uninit(cpu);
513
6aa8b732 514 __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER);
f65c229c 515 iopm_base = 0;
6aa8b732
AK		 516}
517
518static void init_seg(struct vmcb_seg *seg)
519{
520 seg->selector = 0;
521 seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK |
522 SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */
523 seg->limit = 0xffff;
524 seg->base = 0;
525}
526
527static void init_sys_seg(struct vmcb_seg *seg, uint32_t type)
528{
529 seg->selector = 0;
530 seg->attrib = SVM_SELECTOR_P_MASK | type;
531 seg->limit = 0xffff;
532 seg->base = 0;
533}
534
e6101a96 535static void init_vmcb(struct vcpu_svm *svm)
6aa8b732 536{
e6101a96
JR		 537 struct vmcb_control_area *control = &svm->vmcb->control;
538 struct vmcb_save_area *save = &svm->vmcb->save;
6aa8b732
AK		 539
540 control->intercept_cr_read = INTERCEPT_CR0_MASK |
541 INTERCEPT_CR3_MASK |
649d6864 542 INTERCEPT_CR4_MASK;
6aa8b732
AK		 543
544 control->intercept_cr_write = INTERCEPT_CR0_MASK |
545 INTERCEPT_CR3_MASK |
80a8119c
AK		 546 INTERCEPT_CR4_MASK |
547 INTERCEPT_CR8_MASK;
6aa8b732
AK		 548
549 control->intercept_dr_read = INTERCEPT_DR0_MASK |
550 INTERCEPT_DR1_MASK |
551 INTERCEPT_DR2_MASK |
552 INTERCEPT_DR3_MASK;
553
554 control->intercept_dr_write = INTERCEPT_DR0_MASK |
555 INTERCEPT_DR1_MASK |
556 INTERCEPT_DR2_MASK |
557 INTERCEPT_DR3_MASK |
558 INTERCEPT_DR5_MASK |
559 INTERCEPT_DR7_MASK;
560
7aa81cc0 561 control->intercept_exceptions = (1 << PF_VECTOR) |
53371b50
JR		 562 (1 << UD_VECTOR) |
563 (1 << MC_VECTOR);
6aa8b732
AK		 564
565
566 control->intercept = (1ULL << INTERCEPT_INTR) |
567 (1ULL << INTERCEPT_NMI) |
0152527b 568 (1ULL << INTERCEPT_SMI) |
6aa8b732 569 (1ULL << INTERCEPT_CPUID) |
cf5a94d1 570 (1ULL << INTERCEPT_INVD) |
6aa8b732 571 (1ULL << INTERCEPT_HLT) |
a7052897 572 (1ULL << INTERCEPT_INVLPG) |
6aa8b732
AK		 573 (1ULL << INTERCEPT_INVLPGA) |
574 (1ULL << INTERCEPT_IOIO_PROT) |
575 (1ULL << INTERCEPT_MSR_PROT) |
576 (1ULL << INTERCEPT_TASK_SWITCH) |
46fe4ddd 577 (1ULL << INTERCEPT_SHUTDOWN) |
6aa8b732
AK		 578 (1ULL << INTERCEPT_VMRUN) |
579 (1ULL << INTERCEPT_VMMCALL) |
580 (1ULL << INTERCEPT_VMLOAD) |
581 (1ULL << INTERCEPT_VMSAVE) |
582 (1ULL << INTERCEPT_STGI) |
583 (1ULL << INTERCEPT_CLGI) |
916ce236 584 (1ULL << INTERCEPT_SKINIT) |
cf5a94d1 585 (1ULL << INTERCEPT_WBINVD) |
916ce236
JR		 586 (1ULL << INTERCEPT_MONITOR) |
587 (1ULL << INTERCEPT_MWAIT);
6aa8b732
AK		 588
589 control->iopm_base_pa = iopm_base;
f65c229c 590 control->msrpm_base_pa = __pa(svm->msrpm);
0cc5064d 591 control->tsc_offset = 0;
6aa8b732
AK		 592 control->int_ctl = V_INTR_MASKING_MASK;
593
594 init_seg(&save->es);
595 init_seg(&save->ss);
596 init_seg(&save->ds);
597 init_seg(&save->fs);
598 init_seg(&save->gs);
599
600 save->cs.selector = 0xf000;
601 /* Executable/Readable Code Segment */
602 save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK |
603 SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK;
604 save->cs.limit = 0xffff;
d92899a0
AK		 605 /*
606 * cs.base should really be 0xffff0000, but vmx can't handle that, so
607 * be consistent with it.
608 *
609 * Replace when we have real mode working for vmx.
610 */
611 save->cs.base = 0xf0000;
6aa8b732
AK		 612
613 save->gdtr.limit = 0xffff;
614 save->idtr.limit = 0xffff;
615
616 init_sys_seg(&save->ldtr, SEG_TYPE_LDT);
617 init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16);
618
9962d032 619 save->efer = EFER_SVME;
d77c26fc 620 save->dr6 = 0xffff0ff0;
6aa8b732
AK		 621 save->dr7 = 0x400;
622 save->rflags = 2;
623 save->rip = 0x0000fff0;
5fdbf976 624 svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip;
6aa8b732
AK		 625
626 /*
627 * cr0 val on cpu init should be 0x60000010, we enable cpu
628 * cache by default. the orderly way is to enable cache in bios.
629 */
707d92fa 630 save->cr0 = 0x00000010 | X86_CR0_PG | X86_CR0_WP;
66aee91a 631 save->cr4 = X86_CR4_PAE;
6aa8b732 632 /* rdx = ?? */
709ddebf
JR		 633
634 if (npt_enabled) {
635 /* Setup VMCB for Nested Paging */
636 control->nested_ctl = 1;
a7052897
MT		 637 control->intercept &= ~((1ULL << INTERCEPT_TASK_SWITCH) |
638 (1ULL << INTERCEPT_INVLPG));
709ddebf
JR		 639 control->intercept_exceptions &= ~(1 << PF_VECTOR);
640 control->intercept_cr_read &= ~(INTERCEPT_CR0_MASK|
641 INTERCEPT_CR3_MASK);
642 control->intercept_cr_write &= ~(INTERCEPT_CR0_MASK|
643 INTERCEPT_CR3_MASK);
644 save->g_pat = 0x0007040600070406ULL;
645 /* enable caching because the QEMU Bios doesn't enable it */
646 save->cr0 = X86_CR0_ET;
647 save->cr3 = 0;
648 save->cr4 = 0;
649 }
a79d2f18 650 force_new_asid(&svm->vcpu);
1371d904 651
e6aa9abd 652 svm->nested.vmcb = 0;
2af9194d
JR		 653 svm->vcpu.arch.hflags = 0;
654
655 enable_gif(svm);
6aa8b732
AK		 656}
657
e00c8cf2 658static int svm_vcpu_reset(struct kvm_vcpu *vcpu)
04d2cc77
AK		 659{
660 struct vcpu_svm *svm = to_svm(vcpu);
661
e6101a96 662 init_vmcb(svm);
70433389 663
c5af89b6 664 if (!kvm_vcpu_is_bsp(vcpu)) {
5fdbf976 665 kvm_rip_write(vcpu, 0);
ad312c7c
ZX		 666 svm->vmcb->save.cs.base = svm->vcpu.arch.sipi_vector << 12;
667 svm->vmcb->save.cs.selector = svm->vcpu.arch.sipi_vector << 8;
70433389 668 }
5fdbf976
MT		 669 vcpu->arch.regs_avail = ~0;
670 vcpu->arch.regs_dirty = ~0;
e00c8cf2
AK		 671
672 return 0;
04d2cc77
AK		 673}
674
fb3f0f51 675static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id)
6aa8b732 676{
a2fa3e9f 677 struct vcpu_svm *svm;
6aa8b732 678 struct page *page;
f65c229c 679 struct page *msrpm_pages;
b286d5d8 680 struct page *hsave_page;
3d6368ef 681 struct page *nested_msrpm_pages;
fb3f0f51 682 int err;
6aa8b732 683
c16f862d 684 svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL);
fb3f0f51
RR		 685 if (!svm) {
686 err = -ENOMEM;
687 goto out;
688 }
689
690 err = kvm_vcpu_init(&svm->vcpu, kvm, id);
691 if (err)
692 goto free_svm;
693
6aa8b732 694 page = alloc_page(GFP_KERNEL);
fb3f0f51
RR		 695 if (!page) {
696 err = -ENOMEM;
697 goto uninit;
698 }
6aa8b732 699
f65c229c
JR		 700 err = -ENOMEM;
701 msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER);
702 if (!msrpm_pages)
703 goto uninit;
3d6368ef
AG		 704
705 nested_msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER);
706 if (!nested_msrpm_pages)
707 goto uninit;
708
f65c229c
JR		 709 svm->msrpm = page_address(msrpm_pages);
710 svm_vcpu_init_msrpm(svm->msrpm);
711
b286d5d8
AG		 712 hsave_page = alloc_page(GFP_KERNEL);
713 if (!hsave_page)
714 goto uninit;
e6aa9abd 715 svm->nested.hsave = page_address(hsave_page);
b286d5d8 716
e6aa9abd 717 svm->nested.msrpm = page_address(nested_msrpm_pages);
3d6368ef 718
a2fa3e9f
GH		 719 svm->vmcb = page_address(page);
720 clear_page(svm->vmcb);
721 svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT;
722 svm->asid_generation = 0;
e6101a96 723 init_vmcb(svm);
a2fa3e9f 724
fb3f0f51
RR		 725 fx_init(&svm->vcpu);
726 svm->vcpu.fpu_active = 1;
ad312c7c 727 svm->vcpu.arch.apic_base = 0xfee00000 | MSR_IA32_APICBASE_ENABLE;
c5af89b6 728 if (kvm_vcpu_is_bsp(&svm->vcpu))
ad312c7c 729 svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP;
6aa8b732 730
fb3f0f51 731 return &svm->vcpu;
36241b8c 732
fb3f0f51
RR		 733uninit:
734 kvm_vcpu_uninit(&svm->vcpu);
735free_svm:
a4770347 736 kmem_cache_free(kvm_vcpu_cache, svm);
fb3f0f51
RR		 737out:
738 return ERR_PTR(err);
6aa8b732
AK		 739}
740
741static void svm_free_vcpu(struct kvm_vcpu *vcpu)
742{
a2fa3e9f
GH		 743 struct vcpu_svm *svm = to_svm(vcpu);
744
fb3f0f51 745 __free_page(pfn_to_page(svm->vmcb_pa >> PAGE_SHIFT));
f65c229c 746 __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER);
e6aa9abd
JR		 747 __free_page(virt_to_page(svm->nested.hsave));
748 __free_pages(virt_to_page(svm->nested.msrpm), MSRPM_ALLOC_ORDER);
fb3f0f51 749 kvm_vcpu_uninit(vcpu);
a4770347 750 kmem_cache_free(kvm_vcpu_cache, svm);
6aa8b732
AK		 751}
752
15ad7146 753static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
6aa8b732 754{
a2fa3e9f 755 struct vcpu_svm *svm = to_svm(vcpu);
15ad7146 756 int i;
0cc5064d 757
0cc5064d
AK		 758 if (unlikely(cpu != vcpu->cpu)) {
759 u64 tsc_this, delta;
760
761 /*
762 * Make sure that the guest sees a monotonically
763 * increasing TSC.
764 */
765 rdtscll(tsc_this);
ad312c7c 766 delta = vcpu->arch.host_tsc - tsc_this;
a2fa3e9f 767 svm->vmcb->control.tsc_offset += delta;
0cc5064d 768 vcpu->cpu = cpu;
2f599714 769 kvm_migrate_timers(vcpu);
4b656b12 770 svm->asid_generation = 0;
0cc5064d 771 }
94dfbdb3
AL		 772
773 for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++)
a2fa3e9f 774 rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]);
6aa8b732
AK		 775}
776
777static void svm_vcpu_put(struct kvm_vcpu *vcpu)
778{
a2fa3e9f 779 struct vcpu_svm *svm = to_svm(vcpu);
94dfbdb3
AL		 780 int i;
781
e1beb1d3 782 ++vcpu->stat.host_state_reload;
94dfbdb3 783 for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++)
a2fa3e9f 784 wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]);
94dfbdb3 785
ad312c7c 786 rdtscll(vcpu->arch.host_tsc);
6aa8b732
AK		 787}
788
6aa8b732
AK		 789static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu)
790{
a2fa3e9f 791 return to_svm(vcpu)->vmcb->save.rflags;
6aa8b732
AK		 792}
793
794static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
795{
a2fa3e9f 796 to_svm(vcpu)->vmcb->save.rflags = rflags;
6aa8b732
AK		 797}
798
6de4f3ad
AK		 799static void svm_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg)
800{
801 switch (reg) {
802 case VCPU_EXREG_PDPTR:
803 BUG_ON(!npt_enabled);
804 load_pdptrs(vcpu, vcpu->arch.cr3);
805 break;
806 default:
807 BUG();
808 }
809}
810
f0b85051
AG		 811static void svm_set_vintr(struct vcpu_svm *svm)
812{
813 svm->vmcb->control.intercept |= 1ULL << INTERCEPT_VINTR;
814}
815
816static void svm_clear_vintr(struct vcpu_svm *svm)
817{
818 svm->vmcb->control.intercept &= ~(1ULL << INTERCEPT_VINTR);
819}
820
6aa8b732
AK		 821static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg)
822{
a2fa3e9f 823 struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save;
6aa8b732
AK		 824
825 switch (seg) {
826 case VCPU_SREG_CS: return &save->cs;
827 case VCPU_SREG_DS: return &save->ds;
828 case VCPU_SREG_ES: return &save->es;
829 case VCPU_SREG_FS: return &save->fs;
830 case VCPU_SREG_GS: return &save->gs;
831 case VCPU_SREG_SS: return &save->ss;
832 case VCPU_SREG_TR: return &save->tr;
833 case VCPU_SREG_LDTR: return &save->ldtr;
834 }
835 BUG();
8b6d44c7 836 return NULL;
6aa8b732
AK		 837}
838
839static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg)
840{
841 struct vmcb_seg *s = svm_seg(vcpu, seg);
842
843 return s->base;
844}
845
846static void svm_get_segment(struct kvm_vcpu *vcpu,
847 struct kvm_segment *var, int seg)
848{
849 struct vmcb_seg *s = svm_seg(vcpu, seg);
850
851 var->base = s->base;
852 var->limit = s->limit;
853 var->selector = s->selector;
854 var->type = s->attrib & SVM_SELECTOR_TYPE_MASK;
855 var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1;
856 var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3;
857 var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1;
858 var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1;
859 var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1;
860 var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1;
861 var->g = (s->attrib >> SVM_SELECTOR_G_SHIFT) & 1;
25022acc 862
19bca6ab
AP		 863 /* AMD's VMCB does not have an explicit unusable field, so emulate it
864 * for cross vendor migration purposes by "not present"
865 */
866 var->unusable = !var->present || (var->type == 0);
867
1fbdc7a5
AP		 868 switch (seg) {
869 case VCPU_SREG_CS:
870 /*
871 * SVM always stores 0 for the 'G' bit in the CS selector in
872 * the VMCB on a VMEXIT. This hurts cross-vendor migration:
873 * Intel's VMENTRY has a check on the 'G' bit.
874 */
25022acc 875 var->g = s->limit > 0xfffff;
1fbdc7a5
AP		 876 break;
877 case VCPU_SREG_TR:
878 /*
879 * Work around a bug where the busy flag in the tr selector
880 * isn't exposed
881 */
c0d09828 882 var->type |= 0x2;
1fbdc7a5
AP		 883 break;
884 case VCPU_SREG_DS:
885 case VCPU_SREG_ES:
886 case VCPU_SREG_FS:
887 case VCPU_SREG_GS:
888 /*
889 * The accessed bit must always be set in the segment
890 * descriptor cache, although it can be cleared in the
891 * descriptor, the cached bit always remains at 1. Since
892 * Intel has a check on this, set it here to support
893 * cross-vendor migration.
894 */
895 if (!var->unusable)
896 var->type |= 0x1;
897 break;
b586eb02
AP		 898 case VCPU_SREG_SS:
899 /* On AMD CPUs sometimes the DB bit in the segment
900 * descriptor is left as 1, although the whole segment has
901 * been made unusable. Clear it here to pass an Intel VMX
902 * entry check when cross vendor migrating.
903 */
904 if (var->unusable)
905 var->db = 0;
906 break;
1fbdc7a5 907 }
6aa8b732
AK		 908}
909
2e4d2653
IE		 910static int svm_get_cpl(struct kvm_vcpu *vcpu)
911{
912 struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save;
913
914 return save->cpl;
915}
916
6aa8b732
AK		 917static void svm_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
918{
a2fa3e9f
GH		 919 struct vcpu_svm *svm = to_svm(vcpu);
920
921 dt->limit = svm->vmcb->save.idtr.limit;
922 dt->base = svm->vmcb->save.idtr.base;
6aa8b732
AK		 923}
924
925static void svm_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
926{
a2fa3e9f
GH		 927 struct vcpu_svm *svm = to_svm(vcpu);
928
929 svm->vmcb->save.idtr.limit = dt->limit;
930 svm->vmcb->save.idtr.base = dt->base ;
6aa8b732
AK		 931}
932
933static void svm_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
934{
a2fa3e9f
GH		 935 struct vcpu_svm *svm = to_svm(vcpu);
936
937 dt->limit = svm->vmcb->save.gdtr.limit;
938 dt->base = svm->vmcb->save.gdtr.base;
6aa8b732
AK		 939}
940
941static void svm_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
942{
a2fa3e9f
GH		 943 struct vcpu_svm *svm = to_svm(vcpu);
944
945 svm->vmcb->save.gdtr.limit = dt->limit;
946 svm->vmcb->save.gdtr.base = dt->base ;
6aa8b732
AK		 947}
948
25c4c276 949static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu)
399badf3
AK		 950{
951}
952
6aa8b732
AK		 953static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
954{
a2fa3e9f
GH		 955 struct vcpu_svm *svm = to_svm(vcpu);
956
05b3e0c2 957#ifdef CONFIG_X86_64
ad312c7c 958 if (vcpu->arch.shadow_efer & EFER_LME) {
707d92fa 959 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
ad312c7c 960 vcpu->arch.shadow_efer |= EFER_LMA;
2b5203ee 961 svm->vmcb->save.efer |= EFER_LMA | EFER_LME;
6aa8b732
AK		 962 }
963
d77c26fc 964 if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) {
ad312c7c 965 vcpu->arch.shadow_efer &= ~EFER_LMA;
2b5203ee 966 svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME);
6aa8b732
AK		 967 }
968 }
969#endif
709ddebf
JR		 970 if (npt_enabled)
971 goto set;
972
ad312c7c 973 if ((vcpu->arch.cr0 & X86_CR0_TS) && !(cr0 & X86_CR0_TS)) {
a2fa3e9f 974 svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR);
7807fa6c
AL		 975 vcpu->fpu_active = 1;
976 }
977
ad312c7c 978 vcpu->arch.cr0 = cr0;
707d92fa 979 cr0 |= X86_CR0_PG | X86_CR0_WP;
6b390b63
JR		 980 if (!vcpu->fpu_active) {
981 svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR);
334df50a 982 cr0 |= X86_CR0_TS;
6b390b63 983 }
709ddebf
JR		 984set:
985 /*
986 * re-enable caching here because the QEMU bios
987 * does not do it - this results in some delay at
988 * reboot
989 */
990 cr0 &= ~(X86_CR0_CD | X86_CR0_NW);
a2fa3e9f 991 svm->vmcb->save.cr0 = cr0;
6aa8b732
AK		 992}
993
994static void svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
995{
6394b649 996 unsigned long host_cr4_mce = read_cr4() & X86_CR4_MCE;
e5eab0ce
JR		 997 unsigned long old_cr4 = to_svm(vcpu)->vmcb->save.cr4;
998
999 if (npt_enabled && ((old_cr4 ^ cr4) & X86_CR4_PGE))
1000 force_new_asid(vcpu);
6394b649 1001
ec077263
JR		 1002 vcpu->arch.cr4 = cr4;
1003 if (!npt_enabled)
1004 cr4 |= X86_CR4_PAE;
6394b649 1005 cr4 |= host_cr4_mce;
ec077263 1006 to_svm(vcpu)->vmcb->save.cr4 = cr4;
6aa8b732
AK		 1007}
1008
1009static void svm_set_segment(struct kvm_vcpu *vcpu,
1010 struct kvm_segment *var, int seg)
1011{
a2fa3e9f 1012 struct vcpu_svm *svm = to_svm(vcpu);
6aa8b732
AK		 1013 struct vmcb_seg *s = svm_seg(vcpu, seg);
1014
1015 s->base = var->base;
1016 s->limit = var->limit;
1017 s->selector = var->selector;
1018 if (var->unusable)
1019 s->attrib = 0;
1020 else {
1021 s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK);
1022 s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT;
1023 s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT;
1024 s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT;
1025 s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT;
1026 s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT;
1027 s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT;
1028 s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT;
1029 }
1030 if (seg == VCPU_SREG_CS)
a2fa3e9f
GH		 1031 svm->vmcb->save.cpl
1032 = (svm->vmcb->save.cs.attrib
6aa8b732
AK		 1033 >> SVM_SELECTOR_DPL_SHIFT) & 3;
1034
1035}
1036
44c11430 1037static void update_db_intercept(struct kvm_vcpu *vcpu)
6aa8b732 1038{
d0bfb940
JK		 1039 struct vcpu_svm *svm = to_svm(vcpu);
1040
d0bfb940
JK		 1041 svm->vmcb->control.intercept_exceptions &=
1042 ~((1 << DB_VECTOR) | (1 << BP_VECTOR));
44c11430
GN		 1043
1044 if (vcpu->arch.singlestep)
1045 svm->vmcb->control.intercept_exceptions |= (1 << DB_VECTOR);
1046
d0bfb940
JK		 1047 if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) {
1048 if (vcpu->guest_debug &
1049 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))
1050 svm->vmcb->control.intercept_exceptions |=
1051 1 << DB_VECTOR;
1052 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
1053 svm->vmcb->control.intercept_exceptions |=
1054 1 << BP_VECTOR;
1055 } else
1056 vcpu->guest_debug = 0;
44c11430
GN		 1057}
1058
1059static int svm_guest_debug(struct kvm_vcpu *vcpu, struct kvm_guest_debug *dbg)
1060{
1061 int old_debug = vcpu->guest_debug;
1062 struct vcpu_svm *svm = to_svm(vcpu);
1063
1064 vcpu->guest_debug = dbg->control;
1065
1066 update_db_intercept(vcpu);
d0bfb940 1067
ae675ef0
JK		 1068 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1069 svm->vmcb->save.dr7 = dbg->arch.debugreg[7];
1070 else
1071 svm->vmcb->save.dr7 = vcpu->arch.dr7;
1072
d0bfb940
JK		 1073 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
1074 svm->vmcb->save.rflags |= X86_EFLAGS_TF | X86_EFLAGS_RF;
1075 else if (old_debug & KVM_GUESTDBG_SINGLESTEP)
1076 svm->vmcb->save.rflags &= ~(X86_EFLAGS_TF | X86_EFLAGS_RF);
1077
1078 return 0;
6aa8b732
AK		 1079}
1080
1081static void load_host_msrs(struct kvm_vcpu *vcpu)
1082{
94dfbdb3 1083#ifdef CONFIG_X86_64
a2fa3e9f 1084 wrmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base);
94dfbdb3 1085#endif
6aa8b732
AK		 1086}
1087
1088static void save_host_msrs(struct kvm_vcpu *vcpu)
1089{
94dfbdb3 1090#ifdef CONFIG_X86_64
a2fa3e9f 1091 rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base);
94dfbdb3 1092#endif
6aa8b732
AK		 1093}
1094
e756fc62 1095static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *svm_data)
6aa8b732
AK		 1096{
1097 if (svm_data->next_asid > svm_data->max_asid) {
1098 ++svm_data->asid_generation;
1099 svm_data->next_asid = 1;
a2fa3e9f 1100 svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID;
6aa8b732
AK		 1101 }
1102
a2fa3e9f
GH		 1103 svm->asid_generation = svm_data->asid_generation;
1104 svm->vmcb->control.asid = svm_data->next_asid++;
6aa8b732
AK		 1105}
1106
6aa8b732
AK		 1107static unsigned long svm_get_dr(struct kvm_vcpu *vcpu, int dr)
1108{
42dbaa5a
JK		 1109 struct vcpu_svm *svm = to_svm(vcpu);
1110 unsigned long val;
1111
1112 switch (dr) {
1113 case 0 ... 3:
1114 val = vcpu->arch.db[dr];
1115 break;
1116 case 6:
1117 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1118 val = vcpu->arch.dr6;
1119 else
1120 val = svm->vmcb->save.dr6;
1121 break;
1122 case 7:
1123 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1124 val = vcpu->arch.dr7;
1125 else
1126 val = svm->vmcb->save.dr7;
1127 break;
1128 default:
1129 val = 0;
1130 }
1131
af9ca2d7 1132 return val;
6aa8b732
AK		 1133}
1134
1135static void svm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long value,
1136 int *exception)
1137{
a2fa3e9f
GH		 1138 struct vcpu_svm *svm = to_svm(vcpu);
1139
42dbaa5a 1140 *exception = 0;
6aa8b732
AK		 1141
1142 switch (dr) {
1143 case 0 ... 3:
42dbaa5a
JK		 1144 vcpu->arch.db[dr] = value;
1145 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
1146 vcpu->arch.eff_db[dr] = value;
6aa8b732
AK		 1147 return;
1148 case 4 ... 5:
42dbaa5a 1149 if (vcpu->arch.cr4 & X86_CR4_DE)
6aa8b732 1150 *exception = UD_VECTOR;
42dbaa5a
JK		 1151 return;
1152 case 6:
1153 if (value & 0xffffffff00000000ULL) {
1154 *exception = GP_VECTOR;
6aa8b732
AK		 1155 return;
1156 }
42dbaa5a
JK		 1157 vcpu->arch.dr6 = (value & DR6_VOLATILE) | DR6_FIXED_1;
1158 return;
1159 case 7:
1160 if (value & 0xffffffff00000000ULL) {
6aa8b732
AK		 1161 *exception = GP_VECTOR;
1162 return;
1163 }
42dbaa5a
JK		 1164 vcpu->arch.dr7 = (value & DR7_VOLATILE) | DR7_FIXED_1;
1165 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
1166 svm->vmcb->save.dr7 = vcpu->arch.dr7;
1167 vcpu->arch.switch_db_regs = (value & DR7_BP_EN_MASK);
1168 }
6aa8b732 1169 return;
6aa8b732 1170 default:
42dbaa5a 1171 /* FIXME: Possible case? */
6aa8b732 1172 printk(KERN_DEBUG "%s: unexpected dr %u\n",
b8688d51 1173 __func__, dr);
6aa8b732
AK		 1174 *exception = UD_VECTOR;
1175 return;
1176 }
1177}
1178
e756fc62 1179static int pf_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 1180{
6aa8b732
AK		 1181 u64 fault_address;
1182 u32 error_code;
6aa8b732 1183
a2fa3e9f
GH		 1184 fault_address = svm->vmcb->control.exit_info_2;
1185 error_code = svm->vmcb->control.exit_info_1;
af9ca2d7 1186
229456fc 1187 trace_kvm_page_fault(fault_address, error_code);
44874f84
JR		 1188 /*
1189 * FIXME: Tis shouldn't be necessary here, but there is a flush
1190 * missing in the MMU code. Until we find this bug, flush the
1191 * complete TLB here on an NPF
1192 */
1193 if (npt_enabled)
1194 svm_flush_tlb(&svm->vcpu);
9222be18 1195 else {
3298b75c 1196 if (kvm_event_needs_reinjection(&svm->vcpu))
9222be18
GN		 1197 kvm_mmu_unprotect_page_virt(&svm->vcpu, fault_address);
1198 }
3067714c 1199 return kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code);
6aa8b732
AK		 1200}
1201
d0bfb940
JK		 1202static int db_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1203{
1204 if (!(svm->vcpu.guest_debug &
44c11430
GN		 1205 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) &&
1206 !svm->vcpu.arch.singlestep) {
d0bfb940
JK		 1207 kvm_queue_exception(&svm->vcpu, DB_VECTOR);
1208 return 1;
1209 }
44c11430
GN		 1210
1211 if (svm->vcpu.arch.singlestep) {
1212 svm->vcpu.arch.singlestep = false;
1213 if (!(svm->vcpu.guest_debug & KVM_GUESTDBG_SINGLESTEP))
1214 svm->vmcb->save.rflags &=
1215 ~(X86_EFLAGS_TF | X86_EFLAGS_RF);
1216 update_db_intercept(&svm->vcpu);
1217 }
1218
1219 if (svm->vcpu.guest_debug &
1220 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)){
1221 kvm_run->exit_reason = KVM_EXIT_DEBUG;
1222 kvm_run->debug.arch.pc =
1223 svm->vmcb->save.cs.base + svm->vmcb->save.rip;
1224 kvm_run->debug.arch.exception = DB_VECTOR;
1225 return 0;
1226 }
1227
1228 return 1;
d0bfb940
JK		 1229}
1230
1231static int bp_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1232{
1233 kvm_run->exit_reason = KVM_EXIT_DEBUG;
1234 kvm_run->debug.arch.pc = svm->vmcb->save.cs.base + svm->vmcb->save.rip;
1235 kvm_run->debug.arch.exception = BP_VECTOR;
1236 return 0;
1237}
1238
7aa81cc0
AL		 1239static int ud_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1240{
1241 int er;
1242
571008da 1243 er = emulate_instruction(&svm->vcpu, kvm_run, 0, 0, EMULTYPE_TRAP_UD);
7aa81cc0 1244 if (er != EMULATE_DONE)
7ee5d940 1245 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
7aa81cc0
AL		 1246 return 1;
1247}
1248
e756fc62 1249static int nm_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
7807fa6c 1250{
a2fa3e9f 1251 svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR);
ad312c7c 1252 if (!(svm->vcpu.arch.cr0 & X86_CR0_TS))
a2fa3e9f 1253 svm->vmcb->save.cr0 &= ~X86_CR0_TS;
e756fc62 1254 svm->vcpu.fpu_active = 1;
a2fa3e9f
GH		 1255
1256 return 1;
7807fa6c
AL		 1257}
1258
53371b50
JR		 1259static int mc_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1260{
1261 /*
1262 * On an #MC intercept the MCE handler is not called automatically in
1263 * the host. So do it by hand here.
1264 */
1265 asm volatile (
1266 "int $0x12\n");
1267 /* not sure if we ever come back to this point */
1268
1269 return 1;
1270}
1271
e756fc62 1272static int shutdown_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
46fe4ddd
JR		 1273{
1274 /*
1275 * VMCB is undefined after a SHUTDOWN intercept
1276 * so reinitialize it.
1277 */
a2fa3e9f 1278 clear_page(svm->vmcb);
e6101a96 1279 init_vmcb(svm);
46fe4ddd
JR		 1280
1281 kvm_run->exit_reason = KVM_EXIT_SHUTDOWN;
1282 return 0;
1283}
1284
e756fc62 1285static int io_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 1286{
d77c26fc 1287 u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */
34c33d16 1288 int size, in, string;
039576c0 1289 unsigned port;
6aa8b732 1290
e756fc62 1291 ++svm->vcpu.stat.io_exits;
6aa8b732 1292
a2fa3e9f 1293 svm->next_rip = svm->vmcb->control.exit_info_2;
6aa8b732 1294
e70669ab
LV		 1295 string = (io_info & SVM_IOIO_STR_MASK) != 0;
1296
1297 if (string) {
3427318f
LV		 1298 if (emulate_instruction(&svm->vcpu,
1299 kvm_run, 0, 0, 0) == EMULATE_DO_MMIO)
e70669ab
LV		 1300 return 0;
1301 return 1;
1302 }
1303
039576c0
AK		 1304 in = (io_info & SVM_IOIO_TYPE_MASK) != 0;
1305 port = io_info >> 16;
1306 size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT;
6aa8b732 1307
e93f36bc 1308 skip_emulated_instruction(&svm->vcpu);
3090dd73 1309 return kvm_emulate_pio(&svm->vcpu, kvm_run, in, size, port);
6aa8b732
AK		 1310}
1311
c47f098d
JR		 1312static int nmi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1313{
1314 return 1;
1315}
1316
a0698055
JR		 1317static int intr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1318{
1319 ++svm->vcpu.stat.irq_exits;
1320 return 1;
1321}
1322
e756fc62 1323static int nop_on_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732
AK		 1324{
1325 return 1;
1326}
1327
e756fc62 1328static int halt_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 1329{
5fdbf976 1330 svm->next_rip = kvm_rip_read(&svm->vcpu) + 1;
e756fc62
RR		 1331 skip_emulated_instruction(&svm->vcpu);
1332 return kvm_emulate_halt(&svm->vcpu);
6aa8b732
AK		 1333}
1334
e756fc62 1335static int vmmcall_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
02e235bc 1336{
5fdbf976 1337 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
e756fc62 1338 skip_emulated_instruction(&svm->vcpu);
7aa81cc0
AL		 1339 kvm_emulate_hypercall(&svm->vcpu);
1340 return 1;
02e235bc
AK		 1341}
1342
c0725420
AG		 1343static int nested_svm_check_permissions(struct vcpu_svm *svm)
1344{
1345 if (!(svm->vcpu.arch.shadow_efer & EFER_SVME)
1346 || !is_paging(&svm->vcpu)) {
1347 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
1348 return 1;
1349 }
1350
1351 if (svm->vmcb->save.cpl) {
1352 kvm_inject_gp(&svm->vcpu, 0);
1353 return 1;
1354 }
1355
1356 return 0;
1357}
1358
cf74a78b
AG		 1359static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr,
1360 bool has_error_code, u32 error_code)
1361{
1362 if (is_nested(svm)) {
1363 svm->vmcb->control.exit_code = SVM_EXIT_EXCP_BASE + nr;
1364 svm->vmcb->control.exit_code_hi = 0;
1365 svm->vmcb->control.exit_info_1 = error_code;
1366 svm->vmcb->control.exit_info_2 = svm->vcpu.arch.cr2;
1367 if (nested_svm_exit_handled(svm, false)) {
1368 nsvm_printk("VMexit -> EXCP 0x%x\n", nr);
1369
1370 nested_svm_vmexit(svm);
1371 return 1;
1372 }
1373 }
1374
1375 return 0;
1376}
1377
1378static inline int nested_svm_intr(struct vcpu_svm *svm)
1379{
1380 if (is_nested(svm)) {
1381 if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK))
1382 return 0;
1383
1384 if (!(svm->vcpu.arch.hflags & HF_HIF_MASK))
1385 return 0;
1386
1387 svm->vmcb->control.exit_code = SVM_EXIT_INTR;
1388
1389 if (nested_svm_exit_handled(svm, false)) {
1390 nsvm_printk("VMexit -> INTR\n");
1391 nested_svm_vmexit(svm);
1392 return 1;
1393 }
1394 }
1395
1396 return 0;
1397}
1398
c0725420
AG		 1399static struct page *nested_svm_get_page(struct vcpu_svm *svm, u64 gpa)
1400{
1401 struct page *page;
1402
1403 down_read(&current->mm->mmap_sem);
1404 page = gfn_to_page(svm->vcpu.kvm, gpa >> PAGE_SHIFT);
1405 up_read(&current->mm->mmap_sem);
1406
1407 if (is_error_page(page)) {
1408 printk(KERN_INFO "%s: could not find page at 0x%llx\n",
1409 __func__, gpa);
1410 kvm_release_page_clean(page);
1411 kvm_inject_gp(&svm->vcpu, 0);
1412 return NULL;
1413 }
1414 return page;
1415}
1416
1417static int nested_svm_do(struct vcpu_svm *svm,
1418 u64 arg1_gpa, u64 arg2_gpa, void *opaque,
1419 int (*handler)(struct vcpu_svm *svm,
1420 void *arg1,
1421 void *arg2,
1422 void *opaque))
1423{
1424 struct page *arg1_page;
1425 struct page *arg2_page = NULL;
1426 void *arg1;
1427 void *arg2 = NULL;
1428 int retval;
1429
1430 arg1_page = nested_svm_get_page(svm, arg1_gpa);
1431 if(arg1_page == NULL)
1432 return 1;
1433
1434 if (arg2_gpa) {
1435 arg2_page = nested_svm_get_page(svm, arg2_gpa);
1436 if(arg2_page == NULL) {
1437 kvm_release_page_clean(arg1_page);
1438 return 1;
1439 }
1440 }
1441
1442 arg1 = kmap_atomic(arg1_page, KM_USER0);
1443 if (arg2_gpa)
1444 arg2 = kmap_atomic(arg2_page, KM_USER1);
1445
1446 retval = handler(svm, arg1, arg2, opaque);
1447
1448 kunmap_atomic(arg1, KM_USER0);
1449 if (arg2_gpa)
1450 kunmap_atomic(arg2, KM_USER1);
1451
1452 kvm_release_page_dirty(arg1_page);
1453 if (arg2_gpa)
1454 kvm_release_page_dirty(arg2_page);
1455
1456 return retval;
1457}
1458
4c2161ae
JR		 1459static int nested_svm_exit_handled_msr(struct vcpu_svm *svm,
1460 void *arg1, void *arg2,
1461 void *opaque)
1462{
1463 struct vmcb *nested_vmcb = (struct vmcb *)arg1;
1464 u8 *msrpm = (u8 *)arg2;
1465 u32 t0, t1;
1466 u32 msr = svm->vcpu.arch.regs[VCPU_REGS_RCX];
1467 u32 param = svm->vmcb->control.exit_info_1 & 1;
1468
1469 if (!(nested_vmcb->control.intercept & (1ULL << INTERCEPT_MSR_PROT)))
1470 return 0;
1471
1472 switch (msr) {
1473 case 0 ... 0x1fff:
1474 t0 = (msr * 2) % 8;
1475 t1 = msr / 8;
1476 break;
1477 case 0xc0000000 ... 0xc0001fff:
1478 t0 = (8192 + msr - 0xc0000000) * 2;
1479 t1 = (t0 / 8);
1480 t0 %= 8;
1481 break;
1482 case 0xc0010000 ... 0xc0011fff:
1483 t0 = (16384 + msr - 0xc0010000) * 2;
1484 t1 = (t0 / 8);
1485 t0 %= 8;
1486 break;
1487 default:
1488 return 1;
1489 break;
1490 }
1491 if (msrpm[t1] & ((1 << param) << t0))
1492 return 1;
1493
1494 return 0;
1495}
1496
1497static int nested_svm_exit_handled(struct vcpu_svm *svm, bool kvm_override)
cf74a78b 1498{
cf74a78b
AG		 1499 u32 exit_code = svm->vmcb->control.exit_code;
1500
4c2161ae
JR		 1501 switch (svm->vmcb->control.exit_code) {
1502 case SVM_EXIT_MSR:
1503 return nested_svm_do(svm, svm->nested.vmcb,
1504 svm->nested.vmcb_msrpm, NULL,
1505 nested_svm_exit_handled_msr);
1506 default:
1507 break;
1508 }
1509
1510 if (kvm_override) {
cf74a78b
AG		 1511 switch (exit_code) {
1512 case SVM_EXIT_INTR:
1513 case SVM_EXIT_NMI:
1514 return 0;
1515 /* For now we are always handling NPFs when using them */
1516 case SVM_EXIT_NPF:
1517 if (npt_enabled)
1518 return 0;
1519 break;
1520 /* When we're shadowing, trap PFs */
1521 case SVM_EXIT_EXCP_BASE + PF_VECTOR:
1522 if (!npt_enabled)
1523 return 0;
1524 break;
1525 default:
1526 break;
1527 }
1528 }
1529
1530 switch (exit_code) {
1531 case SVM_EXIT_READ_CR0 ... SVM_EXIT_READ_CR8: {
1532 u32 cr_bits = 1 << (exit_code - SVM_EXIT_READ_CR0);
aad42c64 1533 if (svm->nested.intercept_cr_read & cr_bits)
cf74a78b
AG		 1534 return 1;
1535 break;
1536 }
1537 case SVM_EXIT_WRITE_CR0 ... SVM_EXIT_WRITE_CR8: {
1538 u32 cr_bits = 1 << (exit_code - SVM_EXIT_WRITE_CR0);
aad42c64 1539 if (svm->nested.intercept_cr_write & cr_bits)
cf74a78b
AG		 1540 return 1;
1541 break;
1542 }
1543 case SVM_EXIT_READ_DR0 ... SVM_EXIT_READ_DR7: {
1544 u32 dr_bits = 1 << (exit_code - SVM_EXIT_READ_DR0);
aad42c64 1545 if (svm->nested.intercept_dr_read & dr_bits)
cf74a78b
AG		 1546 return 1;
1547 break;
1548 }
1549 case SVM_EXIT_WRITE_DR0 ... SVM_EXIT_WRITE_DR7: {
1550 u32 dr_bits = 1 << (exit_code - SVM_EXIT_WRITE_DR0);
aad42c64 1551 if (svm->nested.intercept_dr_write & dr_bits)
cf74a78b
AG		 1552 return 1;
1553 break;
1554 }
1555 case SVM_EXIT_EXCP_BASE ... SVM_EXIT_EXCP_BASE + 0x1f: {
1556 u32 excp_bits = 1 << (exit_code - SVM_EXIT_EXCP_BASE);
aad42c64 1557 if (svm->nested.intercept_exceptions & excp_bits)
cf74a78b
AG		 1558 return 1;
1559 break;
1560 }
1561 default: {
1562 u64 exit_bits = 1ULL << (exit_code - SVM_EXIT_INTR);
1563 nsvm_printk("exit code: 0x%x\n", exit_code);
aad42c64 1564 if (svm->nested.intercept & exit_bits)
cf74a78b
AG		 1565 return 1;
1566 }
1567 }
1568
1569 return 0;
1570}
1571
0460a979
JR		 1572static inline void copy_vmcb_control_area(struct vmcb *dst_vmcb, struct vmcb *from_vmcb)
1573{
1574 struct vmcb_control_area *dst = &dst_vmcb->control;
1575 struct vmcb_control_area *from = &from_vmcb->control;
1576
1577 dst->intercept_cr_read = from->intercept_cr_read;
1578 dst->intercept_cr_write = from->intercept_cr_write;
1579 dst->intercept_dr_read = from->intercept_dr_read;
1580 dst->intercept_dr_write = from->intercept_dr_write;
1581 dst->intercept_exceptions = from->intercept_exceptions;
1582 dst->intercept = from->intercept;
1583 dst->iopm_base_pa = from->iopm_base_pa;
1584 dst->msrpm_base_pa = from->msrpm_base_pa;
1585 dst->tsc_offset = from->tsc_offset;
1586 dst->asid = from->asid;
1587 dst->tlb_ctl = from->tlb_ctl;
1588 dst->int_ctl = from->int_ctl;
1589 dst->int_vector = from->int_vector;
1590 dst->int_state = from->int_state;
1591 dst->exit_code = from->exit_code;
1592 dst->exit_code_hi = from->exit_code_hi;
1593 dst->exit_info_1 = from->exit_info_1;
1594 dst->exit_info_2 = from->exit_info_2;
1595 dst->exit_int_info = from->exit_int_info;
1596 dst->exit_int_info_err = from->exit_int_info_err;
1597 dst->nested_ctl = from->nested_ctl;
1598 dst->event_inj = from->event_inj;
1599 dst->event_inj_err = from->event_inj_err;
1600 dst->nested_cr3 = from->nested_cr3;
1601 dst->lbr_ctl = from->lbr_ctl;
1602}
1603
cf74a78b
AG		 1604static int nested_svm_vmexit_real(struct vcpu_svm *svm, void *arg1,
1605 void *arg2, void *opaque)
1606{
1607 struct vmcb *nested_vmcb = (struct vmcb *)arg1;
e6aa9abd 1608 struct vmcb *hsave = svm->nested.hsave;
33740e40 1609 struct vmcb *vmcb = svm->vmcb;
cf74a78b
AG		 1610
1611 /* Give the current vmcb to the guest */
33740e40
JR		 1612 disable_gif(svm);
1613
1614 nested_vmcb->save.es = vmcb->save.es;
1615 nested_vmcb->save.cs = vmcb->save.cs;
1616 nested_vmcb->save.ss = vmcb->save.ss;
1617 nested_vmcb->save.ds = vmcb->save.ds;
1618 nested_vmcb->save.gdtr = vmcb->save.gdtr;
1619 nested_vmcb->save.idtr = vmcb->save.idtr;
1620 if (npt_enabled)
1621 nested_vmcb->save.cr3 = vmcb->save.cr3;
1622 nested_vmcb->save.cr2 = vmcb->save.cr2;
1623 nested_vmcb->save.rflags = vmcb->save.rflags;
1624 nested_vmcb->save.rip = vmcb->save.rip;
1625 nested_vmcb->save.rsp = vmcb->save.rsp;
1626 nested_vmcb->save.rax = vmcb->save.rax;
1627 nested_vmcb->save.dr7 = vmcb->save.dr7;
1628 nested_vmcb->save.dr6 = vmcb->save.dr6;
1629 nested_vmcb->save.cpl = vmcb->save.cpl;
1630
1631 nested_vmcb->control.int_ctl = vmcb->control.int_ctl;
1632 nested_vmcb->control.int_vector = vmcb->control.int_vector;
1633 nested_vmcb->control.int_state = vmcb->control.int_state;
1634 nested_vmcb->control.exit_code = vmcb->control.exit_code;
1635 nested_vmcb->control.exit_code_hi = vmcb->control.exit_code_hi;
1636 nested_vmcb->control.exit_info_1 = vmcb->control.exit_info_1;
1637 nested_vmcb->control.exit_info_2 = vmcb->control.exit_info_2;
1638 nested_vmcb->control.exit_int_info = vmcb->control.exit_int_info;
1639 nested_vmcb->control.exit_int_info_err = vmcb->control.exit_int_info_err;
1640 nested_vmcb->control.tlb_ctl = 0;
1641 nested_vmcb->control.event_inj = 0;
1642 nested_vmcb->control.event_inj_err = 0;
cf74a78b
AG		 1643
1644 /* We always set V_INTR_MASKING and remember the old value in hflags */
1645 if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK))
1646 nested_vmcb->control.int_ctl &= ~V_INTR_MASKING_MASK;
1647
cf74a78b 1648 /* Restore the original control entries */
0460a979 1649 copy_vmcb_control_area(vmcb, hsave);
cf74a78b
AG		 1650
1651 /* Kill any pending exceptions */
1652 if (svm->vcpu.arch.exception.pending == true)
1653 nsvm_printk("WARNING: Pending Exception\n");
33740e40 1654
219b65dc
AG		 1655 kvm_clear_exception_queue(&svm->vcpu);
1656 kvm_clear_interrupt_queue(&svm->vcpu);
cf74a78b
AG		 1657
1658 /* Restore selected save entries */
1659 svm->vmcb->save.es = hsave->save.es;
1660 svm->vmcb->save.cs = hsave->save.cs;
1661 svm->vmcb->save.ss = hsave->save.ss;
1662 svm->vmcb->save.ds = hsave->save.ds;
1663 svm->vmcb->save.gdtr = hsave->save.gdtr;
1664 svm->vmcb->save.idtr = hsave->save.idtr;
1665 svm->vmcb->save.rflags = hsave->save.rflags;
1666 svm_set_efer(&svm->vcpu, hsave->save.efer);
1667 svm_set_cr0(&svm->vcpu, hsave->save.cr0 | X86_CR0_PE);
1668 svm_set_cr4(&svm->vcpu, hsave->save.cr4);
1669 if (npt_enabled) {
1670 svm->vmcb->save.cr3 = hsave->save.cr3;
1671 svm->vcpu.arch.cr3 = hsave->save.cr3;
1672 } else {
1673 kvm_set_cr3(&svm->vcpu, hsave->save.cr3);
1674 }
1675 kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, hsave->save.rax);
1676 kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, hsave->save.rsp);
1677 kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, hsave->save.rip);
1678 svm->vmcb->save.dr7 = 0;
1679 svm->vmcb->save.cpl = 0;
1680 svm->vmcb->control.exit_int_info = 0;
1681
cf74a78b 1682 /* Exit nested SVM mode */
e6aa9abd 1683 svm->nested.vmcb = 0;
cf74a78b
AG		 1684
1685 return 0;
1686}
1687
1688static int nested_svm_vmexit(struct vcpu_svm *svm)
1689{
1690 nsvm_printk("VMexit\n");
e6aa9abd 1691 if (nested_svm_do(svm, svm->nested.vmcb, 0,
cf74a78b
AG		 1692 NULL, nested_svm_vmexit_real))
1693 return 1;
1694
1695 kvm_mmu_reset_context(&svm->vcpu);
1696 kvm_mmu_load(&svm->vcpu);
1697
1698 return 0;
1699}
3d6368ef
AG		 1700
1701static int nested_svm_vmrun_msrpm(struct vcpu_svm *svm, void *arg1,
1702 void *arg2, void *opaque)
1703{
1704 int i;
1705 u32 *nested_msrpm = (u32*)arg1;
1706 for (i=0; i< PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER) / 4; i++)
e6aa9abd
JR		 1707 svm->nested.msrpm[i] = svm->msrpm[i] | nested_msrpm[i];
1708 svm->vmcb->control.msrpm_base_pa = __pa(svm->nested.msrpm);
3d6368ef
AG		 1709
1710 return 0;
1711}
1712
1713static int nested_svm_vmrun(struct vcpu_svm *svm, void *arg1,
1714 void *arg2, void *opaque)
1715{
1716 struct vmcb *nested_vmcb = (struct vmcb *)arg1;
e6aa9abd 1717 struct vmcb *hsave = svm->nested.hsave;
defbba56 1718 struct vmcb *vmcb = svm->vmcb;
3d6368ef
AG		 1719
1720 /* nested_vmcb is our indicator if nested SVM is activated */
e6aa9abd 1721 svm->nested.vmcb = svm->vmcb->save.rax;
3d6368ef
AG		 1722
1723 /* Clear internal status */
219b65dc
AG		 1724 kvm_clear_exception_queue(&svm->vcpu);
1725 kvm_clear_interrupt_queue(&svm->vcpu);
3d6368ef
AG		 1726
1727 /* Save the old vmcb, so we don't need to pick what we save, but
1728 can restore everything when a VMEXIT occurs */
defbba56
JR		 1729 hsave->save.es = vmcb->save.es;
1730 hsave->save.cs = vmcb->save.cs;
1731 hsave->save.ss = vmcb->save.ss;
1732 hsave->save.ds = vmcb->save.ds;
1733 hsave->save.gdtr = vmcb->save.gdtr;
1734 hsave->save.idtr = vmcb->save.idtr;
1735 hsave->save.efer = svm->vcpu.arch.shadow_efer;
1736 hsave->save.cr0 = svm->vcpu.arch.cr0;
1737 hsave->save.cr4 = svm->vcpu.arch.cr4;
1738 hsave->save.rflags = vmcb->save.rflags;
1739 hsave->save.rip = svm->next_rip;
1740 hsave->save.rsp = vmcb->save.rsp;
1741 hsave->save.rax = vmcb->save.rax;
1742 if (npt_enabled)
1743 hsave->save.cr3 = vmcb->save.cr3;
1744 else
1745 hsave->save.cr3 = svm->vcpu.arch.cr3;
1746
0460a979 1747 copy_vmcb_control_area(hsave, vmcb);
3d6368ef
AG		 1748
1749 if (svm->vmcb->save.rflags & X86_EFLAGS_IF)
1750 svm->vcpu.arch.hflags |= HF_HIF_MASK;
1751 else
1752 svm->vcpu.arch.hflags &= ~HF_HIF_MASK;
1753
1754 /* Load the nested guest state */
1755 svm->vmcb->save.es = nested_vmcb->save.es;
1756 svm->vmcb->save.cs = nested_vmcb->save.cs;
1757 svm->vmcb->save.ss = nested_vmcb->save.ss;
1758 svm->vmcb->save.ds = nested_vmcb->save.ds;
1759 svm->vmcb->save.gdtr = nested_vmcb->save.gdtr;
1760 svm->vmcb->save.idtr = nested_vmcb->save.idtr;
1761 svm->vmcb->save.rflags = nested_vmcb->save.rflags;
1762 svm_set_efer(&svm->vcpu, nested_vmcb->save.efer);
1763 svm_set_cr0(&svm->vcpu, nested_vmcb->save.cr0);
1764 svm_set_cr4(&svm->vcpu, nested_vmcb->save.cr4);
1765 if (npt_enabled) {
1766 svm->vmcb->save.cr3 = nested_vmcb->save.cr3;
1767 svm->vcpu.arch.cr3 = nested_vmcb->save.cr3;
1768 } else {
1769 kvm_set_cr3(&svm->vcpu, nested_vmcb->save.cr3);
1770 kvm_mmu_reset_context(&svm->vcpu);
1771 }
defbba56 1772 svm->vmcb->save.cr2 = svm->vcpu.arch.cr2 = nested_vmcb->save.cr2;
3d6368ef
AG		 1773 kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, nested_vmcb->save.rax);
1774 kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, nested_vmcb->save.rsp);
1775 kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, nested_vmcb->save.rip);
1776 /* In case we don't even reach vcpu_run, the fields are not updated */
1777 svm->vmcb->save.rax = nested_vmcb->save.rax;
1778 svm->vmcb->save.rsp = nested_vmcb->save.rsp;
1779 svm->vmcb->save.rip = nested_vmcb->save.rip;
1780 svm->vmcb->save.dr7 = nested_vmcb->save.dr7;
1781 svm->vmcb->save.dr6 = nested_vmcb->save.dr6;
1782 svm->vmcb->save.cpl = nested_vmcb->save.cpl;
1783
1784 /* We don't want a nested guest to be more powerful than the guest,
1785 so all intercepts are ORed */
1786 svm->vmcb->control.intercept_cr_read |=
1787 nested_vmcb->control.intercept_cr_read;
1788 svm->vmcb->control.intercept_cr_write |=
1789 nested_vmcb->control.intercept_cr_write;
1790 svm->vmcb->control.intercept_dr_read |=
1791 nested_vmcb->control.intercept_dr_read;
1792 svm->vmcb->control.intercept_dr_write |=
1793 nested_vmcb->control.intercept_dr_write;
1794 svm->vmcb->control.intercept_exceptions |=
1795 nested_vmcb->control.intercept_exceptions;
1796
1797 svm->vmcb->control.intercept |= nested_vmcb->control.intercept;
1798
e6aa9abd 1799 svm->nested.vmcb_msrpm = nested_vmcb->control.msrpm_base_pa;
3d6368ef 1800
aad42c64
JR		 1801 /* cache intercepts */
1802 svm->nested.intercept_cr_read = nested_vmcb->control.intercept_cr_read;
1803 svm->nested.intercept_cr_write = nested_vmcb->control.intercept_cr_write;
1804 svm->nested.intercept_dr_read = nested_vmcb->control.intercept_dr_read;
1805 svm->nested.intercept_dr_write = nested_vmcb->control.intercept_dr_write;
1806 svm->nested.intercept_exceptions = nested_vmcb->control.intercept_exceptions;
1807 svm->nested.intercept = nested_vmcb->control.intercept;
1808
3d6368ef
AG		 1809 force_new_asid(&svm->vcpu);
1810 svm->vmcb->control.exit_int_info = nested_vmcb->control.exit_int_info;
1811 svm->vmcb->control.exit_int_info_err = nested_vmcb->control.exit_int_info_err;
1812 svm->vmcb->control.int_ctl = nested_vmcb->control.int_ctl | V_INTR_MASKING_MASK;
1813 if (nested_vmcb->control.int_ctl & V_IRQ_MASK) {
1814 nsvm_printk("nSVM Injecting Interrupt: 0x%x\n",
1815 nested_vmcb->control.int_ctl);
1816 }
1817 if (nested_vmcb->control.int_ctl & V_INTR_MASKING_MASK)
1818 svm->vcpu.arch.hflags |= HF_VINTR_MASK;
1819 else
1820 svm->vcpu.arch.hflags &= ~HF_VINTR_MASK;
1821
1822 nsvm_printk("nSVM exit_int_info: 0x%x | int_state: 0x%x\n",
1823 nested_vmcb->control.exit_int_info,
1824 nested_vmcb->control.int_state);
1825
1826 svm->vmcb->control.int_vector = nested_vmcb->control.int_vector;
1827 svm->vmcb->control.int_state = nested_vmcb->control.int_state;
1828 svm->vmcb->control.tsc_offset += nested_vmcb->control.tsc_offset;
1829 if (nested_vmcb->control.event_inj & SVM_EVTINJ_VALID)
1830 nsvm_printk("Injecting Event: 0x%x\n",
1831 nested_vmcb->control.event_inj);
1832 svm->vmcb->control.event_inj = nested_vmcb->control.event_inj;
1833 svm->vmcb->control.event_inj_err = nested_vmcb->control.event_inj_err;
1834
2af9194d 1835 enable_gif(svm);
3d6368ef
AG		 1836
1837 return 0;
1838}
1839
5542675b
AG		 1840static int nested_svm_vmloadsave(struct vmcb *from_vmcb, struct vmcb *to_vmcb)
1841{
1842 to_vmcb->save.fs = from_vmcb->save.fs;
1843 to_vmcb->save.gs = from_vmcb->save.gs;
1844 to_vmcb->save.tr = from_vmcb->save.tr;
1845 to_vmcb->save.ldtr = from_vmcb->save.ldtr;
1846 to_vmcb->save.kernel_gs_base = from_vmcb->save.kernel_gs_base;
1847 to_vmcb->save.star = from_vmcb->save.star;
1848 to_vmcb->save.lstar = from_vmcb->save.lstar;
1849 to_vmcb->save.cstar = from_vmcb->save.cstar;
1850 to_vmcb->save.sfmask = from_vmcb->save.sfmask;
1851 to_vmcb->save.sysenter_cs = from_vmcb->save.sysenter_cs;
1852 to_vmcb->save.sysenter_esp = from_vmcb->save.sysenter_esp;
1853 to_vmcb->save.sysenter_eip = from_vmcb->save.sysenter_eip;
1854
1855 return 1;
1856}
1857
1858static int nested_svm_vmload(struct vcpu_svm *svm, void *nested_vmcb,
1859 void *arg2, void *opaque)
1860{
1861 return nested_svm_vmloadsave((struct vmcb *)nested_vmcb, svm->vmcb);
1862}
1863
1864static int nested_svm_vmsave(struct vcpu_svm *svm, void *nested_vmcb,
1865 void *arg2, void *opaque)
1866{
1867 return nested_svm_vmloadsave(svm->vmcb, (struct vmcb *)nested_vmcb);
1868}
1869
1870static int vmload_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1871{
1872 if (nested_svm_check_permissions(svm))
1873 return 1;
1874
1875 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1876 skip_emulated_instruction(&svm->vcpu);
1877
1878 nested_svm_do(svm, svm->vmcb->save.rax, 0, NULL, nested_svm_vmload);
1879
1880 return 1;
1881}
1882
1883static int vmsave_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1884{
1885 if (nested_svm_check_permissions(svm))
1886 return 1;
1887
1888 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1889 skip_emulated_instruction(&svm->vcpu);
1890
1891 nested_svm_do(svm, svm->vmcb->save.rax, 0, NULL, nested_svm_vmsave);
1892
1893 return 1;
1894}
1895
3d6368ef
AG		 1896static int vmrun_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1897{
1898 nsvm_printk("VMrun\n");
1899 if (nested_svm_check_permissions(svm))
1900 return 1;
1901
1902 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1903 skip_emulated_instruction(&svm->vcpu);
1904
1905 if (nested_svm_do(svm, svm->vmcb->save.rax, 0,
1906 NULL, nested_svm_vmrun))
1907 return 1;
1908
e6aa9abd 1909 if (nested_svm_do(svm, svm->nested.vmcb_msrpm, 0,
3d6368ef
AG		 1910 NULL, nested_svm_vmrun_msrpm))
1911 return 1;
1912
1913 return 1;
1914}
1915
1371d904
AG		 1916static int stgi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1917{
1918 if (nested_svm_check_permissions(svm))
1919 return 1;
1920
1921 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1922 skip_emulated_instruction(&svm->vcpu);
1923
2af9194d 1924 enable_gif(svm);
1371d904
AG		 1925
1926 return 1;
1927}
1928
1929static int clgi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1930{
1931 if (nested_svm_check_permissions(svm))
1932 return 1;
1933
1934 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1935 skip_emulated_instruction(&svm->vcpu);
1936
2af9194d 1937 disable_gif(svm);
1371d904
AG		 1938
1939 /* After a CLGI no interrupts should come */
1940 svm_clear_vintr(svm);
1941 svm->vmcb->control.int_ctl &= ~V_IRQ_MASK;
1942
1943 return 1;
1944}
1945
ff092385
AG		 1946static int invlpga_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
1947{
1948 struct kvm_vcpu *vcpu = &svm->vcpu;
1949 nsvm_printk("INVLPGA\n");
1950
1951 /* Let's treat INVLPGA the same as INVLPG (can be optimized!) */
1952 kvm_mmu_invlpg(vcpu, vcpu->arch.regs[VCPU_REGS_RAX]);
1953
1954 svm->next_rip = kvm_rip_read(&svm->vcpu) + 3;
1955 skip_emulated_instruction(&svm->vcpu);
1956 return 1;
1957}
1958
e756fc62
RR		 1959static int invalid_op_interception(struct vcpu_svm *svm,
1960 struct kvm_run *kvm_run)
6aa8b732 1961{
7ee5d940 1962 kvm_queue_exception(&svm->vcpu, UD_VECTOR);
6aa8b732
AK		 1963 return 1;
1964}
1965
e756fc62
RR		 1966static int task_switch_interception(struct vcpu_svm *svm,
1967 struct kvm_run *kvm_run)
6aa8b732 1968{
37817f29 1969 u16 tss_selector;
64a7ec06
GN		 1970 int reason;
1971 int int_type = svm->vmcb->control.exit_int_info &
1972 SVM_EXITINTINFO_TYPE_MASK;
8317c298 1973 int int_vec = svm->vmcb->control.exit_int_info & SVM_EVTINJ_VEC_MASK;
fe8e7f83
GN		 1974 uint32_t type =
1975 svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_TYPE_MASK;
1976 uint32_t idt_v =
1977 svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID;
37817f29
IE		 1978
1979 tss_selector = (u16)svm->vmcb->control.exit_info_1;
64a7ec06 1980
37817f29
IE		 1981 if (svm->vmcb->control.exit_info_2 &
1982 (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET))
64a7ec06
GN		 1983 reason = TASK_SWITCH_IRET;
1984 else if (svm->vmcb->control.exit_info_2 &
1985 (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP))
1986 reason = TASK_SWITCH_JMP;
fe8e7f83 1987 else if (idt_v)
64a7ec06
GN		 1988 reason = TASK_SWITCH_GATE;
1989 else
1990 reason = TASK_SWITCH_CALL;
1991
fe8e7f83
GN		 1992 if (reason == TASK_SWITCH_GATE) {
1993 switch (type) {
1994 case SVM_EXITINTINFO_TYPE_NMI:
1995 svm->vcpu.arch.nmi_injected = false;
1996 break;
1997 case SVM_EXITINTINFO_TYPE_EXEPT:
1998 kvm_clear_exception_queue(&svm->vcpu);
1999 break;
2000 case SVM_EXITINTINFO_TYPE_INTR:
2001 kvm_clear_interrupt_queue(&svm->vcpu);
2002 break;
2003 default:
2004 break;
2005 }
2006 }
64a7ec06 2007
8317c298
GN		 2008 if (reason != TASK_SWITCH_GATE ||
2009 int_type == SVM_EXITINTINFO_TYPE_SOFT ||
2010 (int_type == SVM_EXITINTINFO_TYPE_EXEPT &&
f629cf84
GN		 2011 (int_vec == OF_VECTOR || int_vec == BP_VECTOR)))
2012 skip_emulated_instruction(&svm->vcpu);
64a7ec06
GN		 2013
2014 return kvm_task_switch(&svm->vcpu, tss_selector, reason);
6aa8b732
AK		 2015}
2016
e756fc62 2017static int cpuid_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 2018{
5fdbf976 2019 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
e756fc62 2020 kvm_emulate_cpuid(&svm->vcpu);
06465c5a 2021 return 1;
6aa8b732
AK		 2022}
2023
95ba8273
GN		 2024static int iret_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
2025{
2026 ++svm->vcpu.stat.nmi_window_exits;
2027 svm->vmcb->control.intercept &= ~(1UL << INTERCEPT_IRET);
44c11430 2028 svm->vcpu.arch.hflags |= HF_IRET_MASK;
95ba8273
GN		 2029 return 1;
2030}
2031
a7052897
MT		 2032static int invlpg_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
2033{
2034 if (emulate_instruction(&svm->vcpu, kvm_run, 0, 0, 0) != EMULATE_DONE)
2035 pr_unimpl(&svm->vcpu, "%s: failed\n", __func__);
2036 return 1;
2037}
2038
e756fc62
RR		 2039static int emulate_on_interception(struct vcpu_svm *svm,
2040 struct kvm_run *kvm_run)
6aa8b732 2041{
3427318f 2042 if (emulate_instruction(&svm->vcpu, NULL, 0, 0, 0) != EMULATE_DONE)
b8688d51 2043 pr_unimpl(&svm->vcpu, "%s: failed\n", __func__);
6aa8b732
AK		 2044 return 1;
2045}
2046
1d075434
JR		 2047static int cr8_write_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
2048{
0a5fff19
GN		 2049 u8 cr8_prev = kvm_get_cr8(&svm->vcpu);
2050 /* instruction emulation calls kvm_set_cr8() */
1d075434 2051 emulate_instruction(&svm->vcpu, NULL, 0, 0, 0);
95ba8273
GN		 2052 if (irqchip_in_kernel(svm->vcpu.kvm)) {
2053 svm->vmcb->control.intercept_cr_write &= ~INTERCEPT_CR8_MASK;
1d075434 2054 return 1;
95ba8273 2055 }
0a5fff19
GN		 2056 if (cr8_prev <= kvm_get_cr8(&svm->vcpu))
2057 return 1;
1d075434
JR		 2058 kvm_run->exit_reason = KVM_EXIT_SET_TPR;
2059 return 0;
2060}
2061
6aa8b732
AK		 2062static int svm_get_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 *data)
2063{
a2fa3e9f
GH		 2064 struct vcpu_svm *svm = to_svm(vcpu);
2065
6aa8b732 2066 switch (ecx) {
af24a4e4 2067 case MSR_IA32_TSC: {
6aa8b732
AK		 2068 u64 tsc;
2069
2070 rdtscll(tsc);
a2fa3e9f 2071 *data = svm->vmcb->control.tsc_offset + tsc;
6aa8b732
AK		 2072 break;
2073 }
0e859cac 2074 case MSR_K6_STAR:
a2fa3e9f 2075 *data = svm->vmcb->save.star;
6aa8b732 2076 break;
0e859cac 2077#ifdef CONFIG_X86_64
6aa8b732 2078 case MSR_LSTAR:
a2fa3e9f 2079 *data = svm->vmcb->save.lstar;
6aa8b732
AK		 2080 break;
2081 case MSR_CSTAR:
a2fa3e9f 2082 *data = svm->vmcb->save.cstar;
6aa8b732
AK		 2083 break;
2084 case MSR_KERNEL_GS_BASE:
a2fa3e9f 2085 *data = svm->vmcb->save.kernel_gs_base;
6aa8b732
AK		 2086 break;
2087 case MSR_SYSCALL_MASK:
a2fa3e9f 2088 *data = svm->vmcb->save.sfmask;
6aa8b732
AK		 2089 break;
2090#endif
2091 case MSR_IA32_SYSENTER_CS:
a2fa3e9f 2092 *data = svm->vmcb->save.sysenter_cs;
6aa8b732
AK		 2093 break;
2094 case MSR_IA32_SYSENTER_EIP:
017cb99e 2095 *data = svm->sysenter_eip;
6aa8b732
AK		 2096 break;
2097 case MSR_IA32_SYSENTER_ESP:
017cb99e 2098 *data = svm->sysenter_esp;
6aa8b732 2099 break;
a2938c80
JR		 2100 /* Nobody will change the following 5 values in the VMCB so
2101 we can safely return them on rdmsr. They will always be 0
2102 until LBRV is implemented. */
2103 case MSR_IA32_DEBUGCTLMSR:
2104 *data = svm->vmcb->save.dbgctl;
2105 break;
2106 case MSR_IA32_LASTBRANCHFROMIP:
2107 *data = svm->vmcb->save.br_from;
2108 break;
2109 case MSR_IA32_LASTBRANCHTOIP:
2110 *data = svm->vmcb->save.br_to;
2111 break;
2112 case MSR_IA32_LASTINTFROMIP:
2113 *data = svm->vmcb->save.last_excp_from;
2114 break;
2115 case MSR_IA32_LASTINTTOIP:
2116 *data = svm->vmcb->save.last_excp_to;
2117 break;
b286d5d8 2118 case MSR_VM_HSAVE_PA:
e6aa9abd 2119 *data = svm->nested.hsave_msr;
b286d5d8 2120 break;
eb6f302e
JR		 2121 case MSR_VM_CR:
2122 *data = 0;
2123 break;
c8a73f18
AG		 2124 case MSR_IA32_UCODE_REV:
2125 *data = 0x01000065;
2126 break;
6aa8b732 2127 default:
3bab1f5d 2128 return kvm_get_msr_common(vcpu, ecx, data);
6aa8b732
AK		 2129 }
2130 return 0;
2131}
2132
e756fc62 2133static int rdmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 2134{
ad312c7c 2135 u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX];
6aa8b732
AK		 2136 u64 data;
2137
e756fc62 2138 if (svm_get_msr(&svm->vcpu, ecx, &data))
c1a5d4f9 2139 kvm_inject_gp(&svm->vcpu, 0);
6aa8b732 2140 else {
229456fc 2141 trace_kvm_msr_read(ecx, data);
af9ca2d7 2142
5fdbf976 2143 svm->vcpu.arch.regs[VCPU_REGS_RAX] = data & 0xffffffff;
ad312c7c 2144 svm->vcpu.arch.regs[VCPU_REGS_RDX] = data >> 32;
5fdbf976 2145 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
e756fc62 2146 skip_emulated_instruction(&svm->vcpu);
6aa8b732
AK		 2147 }
2148 return 1;
2149}
2150
2151static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data)
2152{
a2fa3e9f
GH		 2153 struct vcpu_svm *svm = to_svm(vcpu);
2154
6aa8b732 2155 switch (ecx) {
af24a4e4 2156 case MSR_IA32_TSC: {
6aa8b732
AK		 2157 u64 tsc;
2158
2159 rdtscll(tsc);
a2fa3e9f 2160 svm->vmcb->control.tsc_offset = data - tsc;
6aa8b732
AK		 2161 break;
2162 }
0e859cac 2163 case MSR_K6_STAR:
a2fa3e9f 2164 svm->vmcb->save.star = data;
6aa8b732 2165 break;
49b14f24 2166#ifdef CONFIG_X86_64
6aa8b732 2167 case MSR_LSTAR:
a2fa3e9f 2168 svm->vmcb->save.lstar = data;
6aa8b732
AK		 2169 break;
2170 case MSR_CSTAR:
a2fa3e9f 2171 svm->vmcb->save.cstar = data;
6aa8b732
AK		 2172 break;
2173 case MSR_KERNEL_GS_BASE:
a2fa3e9f 2174 svm->vmcb->save.kernel_gs_base = data;
6aa8b732
AK		 2175 break;
2176 case MSR_SYSCALL_MASK:
a2fa3e9f 2177 svm->vmcb->save.sfmask = data;
6aa8b732
AK		 2178 break;
2179#endif
2180 case MSR_IA32_SYSENTER_CS:
a2fa3e9f 2181 svm->vmcb->save.sysenter_cs = data;
6aa8b732
AK		 2182 break;
2183 case MSR_IA32_SYSENTER_EIP:
017cb99e 2184 svm->sysenter_eip = data;
a2fa3e9f 2185 svm->vmcb->save.sysenter_eip = data;
6aa8b732
AK		 2186 break;
2187 case MSR_IA32_SYSENTER_ESP:
017cb99e 2188 svm->sysenter_esp = data;
a2fa3e9f 2189 svm->vmcb->save.sysenter_esp = data;
6aa8b732 2190 break;
a2938c80 2191 case MSR_IA32_DEBUGCTLMSR:
24e09cbf
JR		 2192 if (!svm_has(SVM_FEATURE_LBRV)) {
2193 pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n",
b8688d51 2194 __func__, data);
24e09cbf
JR		 2195 break;
2196 }
2197 if (data & DEBUGCTL_RESERVED_BITS)
2198 return 1;
2199
2200 svm->vmcb->save.dbgctl = data;
2201 if (data & (1ULL<<0))
2202 svm_enable_lbrv(svm);
2203 else
2204 svm_disable_lbrv(svm);
a2938c80 2205 break;
b286d5d8 2206 case MSR_VM_HSAVE_PA:
e6aa9abd 2207 svm->nested.hsave_msr = data;
62b9abaa 2208 break;
3c5d0a44
AG		 2209 case MSR_VM_CR:
2210 case MSR_VM_IGNNE:
3c5d0a44
AG		 2211 pr_unimpl(vcpu, "unimplemented wrmsr: 0x%x data 0x%llx\n", ecx, data);
2212 break;
6aa8b732 2213 default:
3bab1f5d 2214 return kvm_set_msr_common(vcpu, ecx, data);
6aa8b732
AK		 2215 }
2216 return 0;
2217}
2218
e756fc62 2219static int wrmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 2220{
ad312c7c 2221 u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX];
5fdbf976 2222 u64 data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u)
ad312c7c 2223 | ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32);
af9ca2d7 2224
229456fc 2225 trace_kvm_msr_write(ecx, data);
af9ca2d7 2226
5fdbf976 2227 svm->next_rip = kvm_rip_read(&svm->vcpu) + 2;
e756fc62 2228 if (svm_set_msr(&svm->vcpu, ecx, data))
c1a5d4f9 2229 kvm_inject_gp(&svm->vcpu, 0);
6aa8b732 2230 else
e756fc62 2231 skip_emulated_instruction(&svm->vcpu);
6aa8b732
AK		 2232 return 1;
2233}
2234
e756fc62 2235static int msr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run)
6aa8b732 2236{
e756fc62
RR		 2237 if (svm->vmcb->control.exit_info_1)
2238 return wrmsr_interception(svm, kvm_run);
6aa8b732 2239 else
e756fc62 2240 return rdmsr_interception(svm, kvm_run);
6aa8b732
AK		 2241}
2242
e756fc62 2243static int interrupt_window_interception(struct vcpu_svm *svm,
c1150d8c
DL		 2244 struct kvm_run *kvm_run)
2245{
f0b85051 2246 svm_clear_vintr(svm);
85f455f7 2247 svm->vmcb->control.int_ctl &= ~V_IRQ_MASK;
c1150d8c
DL		 2248 /*
2249 * If the user space waits to inject interrupts, exit as soon as
2250 * possible
2251 */
8061823a
GN		 2252 if (!irqchip_in_kernel(svm->vcpu.kvm) &&
2253 kvm_run->request_interrupt_window &&
2254 !kvm_cpu_has_interrupt(&svm->vcpu)) {
e756fc62 2255 ++svm->vcpu.stat.irq_window_exits;
c1150d8c
DL		 2256 kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
2257 return 0;
2258 }
2259
2260 return 1;
2261}
2262
e756fc62 2263static int (*svm_exit_handlers[])(struct vcpu_svm *svm,
6aa8b732
AK		 2264 struct kvm_run *kvm_run) = {
2265 [SVM_EXIT_READ_CR0] = emulate_on_interception,
2266 [SVM_EXIT_READ_CR3] = emulate_on_interception,
2267 [SVM_EXIT_READ_CR4] = emulate_on_interception,
80a8119c 2268 [SVM_EXIT_READ_CR8] = emulate_on_interception,
6aa8b732
AK		 2269 /* for now: */
2270 [SVM_EXIT_WRITE_CR0] = emulate_on_interception,
2271 [SVM_EXIT_WRITE_CR3] = emulate_on_interception,
2272 [SVM_EXIT_WRITE_CR4] = emulate_on_interception,
1d075434 2273 [SVM_EXIT_WRITE_CR8] = cr8_write_interception,
6aa8b732
AK		 2274 [SVM_EXIT_READ_DR0] = emulate_on_interception,
2275 [SVM_EXIT_READ_DR1] = emulate_on_interception,
2276 [SVM_EXIT_READ_DR2] = emulate_on_interception,
2277 [SVM_EXIT_READ_DR3] = emulate_on_interception,
2278 [SVM_EXIT_WRITE_DR0] = emulate_on_interception,
2279 [SVM_EXIT_WRITE_DR1] = emulate_on_interception,
2280 [SVM_EXIT_WRITE_DR2] = emulate_on_interception,
2281 [SVM_EXIT_WRITE_DR3] = emulate_on_interception,
2282 [SVM_EXIT_WRITE_DR5] = emulate_on_interception,
2283 [SVM_EXIT_WRITE_DR7] = emulate_on_interception,
d0bfb940
JK		 2284 [SVM_EXIT_EXCP_BASE + DB_VECTOR] = db_interception,
2285 [SVM_EXIT_EXCP_BASE + BP_VECTOR] = bp_interception,
7aa81cc0 2286 [SVM_EXIT_EXCP_BASE + UD_VECTOR] = ud_interception,
6aa8b732 2287 [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception,
7807fa6c 2288 [SVM_EXIT_EXCP_BASE + NM_VECTOR] = nm_interception,
53371b50 2289 [SVM_EXIT_EXCP_BASE + MC_VECTOR] = mc_interception,
a0698055 2290 [SVM_EXIT_INTR] = intr_interception,
c47f098d 2291 [SVM_EXIT_NMI] = nmi_interception,
6aa8b732
AK		 2292 [SVM_EXIT_SMI] = nop_on_interception,
2293 [SVM_EXIT_INIT] = nop_on_interception,
c1150d8c 2294 [SVM_EXIT_VINTR] = interrupt_window_interception,
6aa8b732
AK		 2295 /* [SVM_EXIT_CR0_SEL_WRITE] = emulate_on_interception, */
2296 [SVM_EXIT_CPUID] = cpuid_interception,
95ba8273 2297 [SVM_EXIT_IRET] = iret_interception,
cf5a94d1 2298 [SVM_EXIT_INVD] = emulate_on_interception,
6aa8b732 2299 [SVM_EXIT_HLT] = halt_interception,
a7052897 2300 [SVM_EXIT_INVLPG] = invlpg_interception,
ff092385 2301 [SVM_EXIT_INVLPGA] = invlpga_interception,
6aa8b732
AK		 2302 [SVM_EXIT_IOIO] = io_interception,
2303 [SVM_EXIT_MSR] = msr_interception,
2304 [SVM_EXIT_TASK_SWITCH] = task_switch_interception,
46fe4ddd 2305 [SVM_EXIT_SHUTDOWN] = shutdown_interception,
3d6368ef 2306 [SVM_EXIT_VMRUN] = vmrun_interception,
02e235bc 2307 [SVM_EXIT_VMMCALL] = vmmcall_interception,
5542675b
AG		 2308 [SVM_EXIT_VMLOAD] = vmload_interception,
2309 [SVM_EXIT_VMSAVE] = vmsave_interception,
1371d904
AG		 2310 [SVM_EXIT_STGI] = stgi_interception,
2311 [SVM_EXIT_CLGI] = clgi_interception,
6aa8b732 2312 [SVM_EXIT_SKINIT] = invalid_op_interception,
cf5a94d1 2313 [SVM_EXIT_WBINVD] = emulate_on_interception,
916ce236
JR		 2314 [SVM_EXIT_MONITOR] = invalid_op_interception,
2315 [SVM_EXIT_MWAIT] = invalid_op_interception,
709ddebf 2316 [SVM_EXIT_NPF] = pf_interception,
6aa8b732
AK		 2317};
2318
04d2cc77 2319static int handle_exit(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu)
6aa8b732 2320{
04d2cc77 2321 struct vcpu_svm *svm = to_svm(vcpu);
a2fa3e9f 2322 u32 exit_code = svm->vmcb->control.exit_code;
6aa8b732 2323
229456fc 2324 trace_kvm_exit(exit_code, svm->vmcb->save.rip);
af9ca2d7 2325
cf74a78b
AG		 2326 if (is_nested(svm)) {
2327 nsvm_printk("nested handle_exit: 0x%x | 0x%lx | 0x%lx | 0x%lx\n",
2328 exit_code, svm->vmcb->control.exit_info_1,
2329 svm->vmcb->control.exit_info_2, svm->vmcb->save.rip);
2330 if (nested_svm_exit_handled(svm, true)) {
2331 nested_svm_vmexit(svm);
2332 nsvm_printk("-> #VMEXIT\n");
2333 return 1;
2334 }
2335 }
2336
a5c3832d
JR		 2337 svm_complete_interrupts(svm);
2338
709ddebf
JR		 2339 if (npt_enabled) {
2340 int mmu_reload = 0;
2341 if ((vcpu->arch.cr0 ^ svm->vmcb->save.cr0) & X86_CR0_PG) {
2342 svm_set_cr0(vcpu, svm->vmcb->save.cr0);
2343 mmu_reload = 1;
2344 }
2345 vcpu->arch.cr0 = svm->vmcb->save.cr0;
2346 vcpu->arch.cr3 = svm->vmcb->save.cr3;
709ddebf
JR		 2347 if (mmu_reload) {
2348 kvm_mmu_reset_context(vcpu);
2349 kvm_mmu_load(vcpu);
2350 }
2351 }
2352
04d2cc77
AK		 2353
2354 if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) {
2355 kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY;
2356 kvm_run->fail_entry.hardware_entry_failure_reason
2357 = svm->vmcb->control.exit_code;
2358 return 0;
2359 }
2360
a2fa3e9f 2361 if (is_external_interrupt(svm->vmcb->control.exit_int_info) &&
709ddebf 2362 exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR &&
fe8e7f83 2363 exit_code != SVM_EXIT_NPF && exit_code != SVM_EXIT_TASK_SWITCH)
6aa8b732
AK		 2364 printk(KERN_ERR "%s: unexpected exit_ini_info 0x%x "
2365 "exit_code 0x%x\n",
b8688d51 2366 __func__, svm->vmcb->control.exit_int_info,
6aa8b732
AK		 2367 exit_code);
2368
9d8f549d 2369 if (exit_code >= ARRAY_SIZE(svm_exit_handlers)
56919c5c 2370 || !svm_exit_handlers[exit_code]) {
6aa8b732 2371 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
364b625b 2372 kvm_run->hw.hardware_exit_reason = exit_code;
6aa8b732
AK		 2373 return 0;
2374 }
2375
e756fc62 2376 return svm_exit_handlers[exit_code](svm, kvm_run);
6aa8b732
AK		 2377}
2378
2379static void reload_tss(struct kvm_vcpu *vcpu)
2380{
2381 int cpu = raw_smp_processor_id();
2382
2383 struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu);
d77c26fc 2384 svm_data->tss_desc->type = 9; /* available 32/64-bit TSS */
6aa8b732
AK		 2385 load_TR_desc();
2386}
2387
e756fc62 2388static void pre_svm_run(struct vcpu_svm *svm)
6aa8b732
AK		 2389{
2390 int cpu = raw_smp_processor_id();
2391
2392 struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu);
2393
a2fa3e9f 2394 svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING;
4b656b12
MT		 2395 /* FIXME: handle wraparound of asid_generation */
2396 if (svm->asid_generation != svm_data->asid_generation)
e756fc62 2397 new_asid(svm, svm_data);
6aa8b732
AK		 2398}
2399
95ba8273
GN		 2400static void svm_inject_nmi(struct kvm_vcpu *vcpu)
2401{
2402 struct vcpu_svm *svm = to_svm(vcpu);
2403
2404 svm->vmcb->control.event_inj = SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_NMI;
2405 vcpu->arch.hflags |= HF_NMI_MASK;
2406 svm->vmcb->control.intercept |= (1UL << INTERCEPT_IRET);
2407 ++vcpu->stat.nmi_injections;
2408}
6aa8b732 2409
85f455f7 2410static inline void svm_inject_irq(struct vcpu_svm *svm, int irq)
6aa8b732
AK		 2411{
2412 struct vmcb_control_area *control;
2413
229456fc 2414 trace_kvm_inj_virq(irq);
af9ca2d7 2415
fa89a817 2416 ++svm->vcpu.stat.irq_injections;
e756fc62 2417 control = &svm->vmcb->control;
85f455f7 2418 control->int_vector = irq;
6aa8b732
AK		 2419 control->int_ctl &= ~V_INTR_PRIO_MASK;
2420 control->int_ctl |= V_IRQ_MASK |
2421 ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT);
2422}
2423
66fd3f7f 2424static void svm_set_irq(struct kvm_vcpu *vcpu)
2a8067f1
ED		 2425{
2426 struct vcpu_svm *svm = to_svm(vcpu);
2427
2af9194d 2428 BUG_ON(!(gif_set(svm)));
cf74a78b 2429
219b65dc
AG		 2430 svm->vmcb->control.event_inj = vcpu->arch.interrupt.nr |
2431 SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR;
2a8067f1
ED		 2432}
2433
95ba8273 2434static void update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr)
aaacfc9a
JR		 2435{
2436 struct vcpu_svm *svm = to_svm(vcpu);
aaacfc9a 2437
95ba8273 2438 if (irr == -1)
aaacfc9a
JR		 2439 return;
2440
95ba8273
GN		 2441 if (tpr >= irr)
2442 svm->vmcb->control.intercept_cr_write |= INTERCEPT_CR8_MASK;
2443}
aaacfc9a 2444
95ba8273
GN		 2445static int svm_nmi_allowed(struct kvm_vcpu *vcpu)
2446{
2447 struct vcpu_svm *svm = to_svm(vcpu);
2448 struct vmcb *vmcb = svm->vmcb;
2449 return !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) &&
2450 !(svm->vcpu.arch.hflags & HF_NMI_MASK);
aaacfc9a
JR		 2451}
2452
78646121
GN		 2453static int svm_interrupt_allowed(struct kvm_vcpu *vcpu)
2454{
2455 struct vcpu_svm *svm = to_svm(vcpu);
2456 struct vmcb *vmcb = svm->vmcb;
2457 return (vmcb->save.rflags & X86_EFLAGS_IF) &&
2458 !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) &&
2af9194d 2459 gif_set(svm) &&
219b65dc 2460 !is_nested(svm);
78646121
GN		 2461}
2462
9222be18 2463static void enable_irq_window(struct kvm_vcpu *vcpu)
6aa8b732 2464{
219b65dc
AG		 2465 struct vcpu_svm *svm = to_svm(vcpu);
2466 nsvm_printk("Trying to open IRQ window\n");
2467
2468 nested_svm_intr(svm);
2469
2470 /* In case GIF=0 we can't rely on the CPU to tell us when
2471 * GIF becomes 1, because that's a separate STGI/VMRUN intercept.
2472 * The next time we get that intercept, this function will be
2473 * called again though and we'll get the vintr intercept. */
2af9194d 2474 if (gif_set(svm)) {
219b65dc
AG		 2475 svm_set_vintr(svm);
2476 svm_inject_irq(svm, 0x0);
2477 }
85f455f7
ED		 2478}
2479
95ba8273 2480static void enable_nmi_window(struct kvm_vcpu *vcpu)
c1150d8c 2481{
04d2cc77 2482 struct vcpu_svm *svm = to_svm(vcpu);
c1150d8c 2483
44c11430
GN		 2484 if ((svm->vcpu.arch.hflags & (HF_NMI_MASK | HF_IRET_MASK))
2485 == HF_NMI_MASK)
2486 return; /* IRET will cause a vm exit */
2487
2488 /* Something prevents NMI from been injected. Single step over
2489 possible problem (IRET or exception injection or interrupt
2490 shadow) */
2491 vcpu->arch.singlestep = true;
2492 svm->vmcb->save.rflags |= (X86_EFLAGS_TF | X86_EFLAGS_RF);
2493 update_db_intercept(vcpu);
c1150d8c
DL		 2494}
2495
cbc94022
IE		 2496static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr)
2497{
2498 return 0;
2499}
2500
d9e368d6
AK		 2501static void svm_flush_tlb(struct kvm_vcpu *vcpu)
2502{
2503 force_new_asid(vcpu);
2504}
2505
04d2cc77
AK		 2506static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu)
2507{
2508}
2509
d7bf8221
JR		 2510static inline void sync_cr8_to_lapic(struct kvm_vcpu *vcpu)
2511{
2512 struct vcpu_svm *svm = to_svm(vcpu);
2513
2514 if (!(svm->vmcb->control.intercept_cr_write & INTERCEPT_CR8_MASK)) {
2515 int cr8 = svm->vmcb->control.int_ctl & V_TPR_MASK;
615d5193 2516 kvm_set_cr8(vcpu, cr8);
d7bf8221
JR		 2517 }
2518}
2519
649d6864
JR		 2520static inline void sync_lapic_to_cr8(struct kvm_vcpu *vcpu)
2521{
2522 struct vcpu_svm *svm = to_svm(vcpu);
2523 u64 cr8;
2524
649d6864
JR		 2525 cr8 = kvm_get_cr8(vcpu);
2526 svm->vmcb->control.int_ctl &= ~V_TPR_MASK;
2527 svm->vmcb->control.int_ctl |= cr8 & V_TPR_MASK;
2528}
2529
9222be18
GN		 2530static void svm_complete_interrupts(struct vcpu_svm *svm)
2531{
2532 u8 vector;
2533 int type;
2534 u32 exitintinfo = svm->vmcb->control.exit_int_info;
2535
44c11430
GN		 2536 if (svm->vcpu.arch.hflags & HF_IRET_MASK)
2537 svm->vcpu.arch.hflags &= ~(HF_NMI_MASK | HF_IRET_MASK);
2538
9222be18
GN		 2539 svm->vcpu.arch.nmi_injected = false;
2540 kvm_clear_exception_queue(&svm->vcpu);
2541 kvm_clear_interrupt_queue(&svm->vcpu);
2542
2543 if (!(exitintinfo & SVM_EXITINTINFO_VALID))
2544 return;
2545
2546 vector = exitintinfo & SVM_EXITINTINFO_VEC_MASK;
2547 type = exitintinfo & SVM_EXITINTINFO_TYPE_MASK;
2548
2549 switch (type) {
2550 case SVM_EXITINTINFO_TYPE_NMI:
2551 svm->vcpu.arch.nmi_injected = true;
2552 break;
2553 case SVM_EXITINTINFO_TYPE_EXEPT:
2554 /* In case of software exception do not reinject an exception
2555 vector, but re-execute and instruction instead */
219b65dc
AG		 2556 if (is_nested(svm))
2557 break;
66fd3f7f 2558 if (kvm_exception_is_soft(vector))
9222be18
GN		 2559 break;
2560 if (exitintinfo & SVM_EXITINTINFO_VALID_ERR) {
2561 u32 err = svm->vmcb->control.exit_int_info_err;
2562 kvm_queue_exception_e(&svm->vcpu, vector, err);
2563
2564 } else
2565 kvm_queue_exception(&svm->vcpu, vector);
2566 break;
2567 case SVM_EXITINTINFO_TYPE_INTR:
66fd3f7f 2568 kvm_queue_interrupt(&svm->vcpu, vector, false);
9222be18
GN		 2569 break;
2570 default:
2571 break;
2572 }
2573}
2574
80e31d4f
AK		 2575#ifdef CONFIG_X86_64
2576#define R "r"
2577#else
2578#define R "e"
2579#endif
2580
04d2cc77 2581static void svm_vcpu_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
6aa8b732 2582{
a2fa3e9f 2583 struct vcpu_svm *svm = to_svm(vcpu);
6aa8b732
AK		 2584 u16 fs_selector;
2585 u16 gs_selector;
2586 u16 ldt_selector;
d9e368d6 2587
5fdbf976
MT		 2588 svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX];
2589 svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP];
2590 svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP];
2591
e756fc62 2592 pre_svm_run(svm);
6aa8b732 2593
649d6864
JR		 2594 sync_lapic_to_cr8(vcpu);
2595
6aa8b732 2596 save_host_msrs(vcpu);
d6e88aec
AK		 2597 fs_selector = kvm_read_fs();
2598 gs_selector = kvm_read_gs();
2599 ldt_selector = kvm_read_ldt();
3d6368ef
AG		 2600 if (!is_nested(svm))
2601 svm->vmcb->save.cr2 = vcpu->arch.cr2;
709ddebf
JR		 2602 /* required for live migration with NPT */
2603 if (npt_enabled)
2604 svm->vmcb->save.cr3 = vcpu->arch.cr3;
6aa8b732 2605
04d2cc77
AK		 2606 clgi();
2607
2608 local_irq_enable();
36241b8c 2609
6aa8b732 2610 asm volatile (
80e31d4f
AK		 2611 "push %%"R"bp; \n\t"
2612 "mov %c[rbx](%[svm]), %%"R"bx \n\t"
2613 "mov %c[rcx](%[svm]), %%"R"cx \n\t"
2614 "mov %c[rdx](%[svm]), %%"R"dx \n\t"
2615 "mov %c[rsi](%[svm]), %%"R"si \n\t"
2616 "mov %c[rdi](%[svm]), %%"R"di \n\t"
2617 "mov %c[rbp](%[svm]), %%"R"bp \n\t"
05b3e0c2 2618#ifdef CONFIG_X86_64
fb3f0f51
RR		 2619 "mov %c[r8](%[svm]), %%r8 \n\t"
2620 "mov %c[r9](%[svm]), %%r9 \n\t"
2621 "mov %c[r10](%[svm]), %%r10 \n\t"
2622 "mov %c[r11](%[svm]), %%r11 \n\t"
2623 "mov %c[r12](%[svm]), %%r12 \n\t"
2624 "mov %c[r13](%[svm]), %%r13 \n\t"
2625 "mov %c[r14](%[svm]), %%r14 \n\t"
2626 "mov %c[r15](%[svm]), %%r15 \n\t"
6aa8b732
AK		 2627#endif
2628
6aa8b732 2629 /* Enter guest mode */
80e31d4f
AK		 2630 "push %%"R"ax \n\t"
2631 "mov %c[vmcb](%[svm]), %%"R"ax \n\t"
4ecac3fd
AK		 2632 __ex(SVM_VMLOAD) "\n\t"
2633 __ex(SVM_VMRUN) "\n\t"
2634 __ex(SVM_VMSAVE) "\n\t"
80e31d4f 2635 "pop %%"R"ax \n\t"
6aa8b732
AK		 2636
2637 /* Save guest registers, load host registers */
80e31d4f
AK		 2638 "mov %%"R"bx, %c[rbx](%[svm]) \n\t"
2639 "mov %%"R"cx, %c[rcx](%[svm]) \n\t"
2640 "mov %%"R"dx, %c[rdx](%[svm]) \n\t"
2641 "mov %%"R"si, %c[rsi](%[svm]) \n\t"
2642 "mov %%"R"di, %c[rdi](%[svm]) \n\t"
2643 "mov %%"R"bp, %c[rbp](%[svm]) \n\t"
05b3e0c2 2644#ifdef CONFIG_X86_64
fb3f0f51
RR		 2645 "mov %%r8, %c[r8](%[svm]) \n\t"
2646 "mov %%r9, %c[r9](%[svm]) \n\t"
2647 "mov %%r10, %c[r10](%[svm]) \n\t"
2648 "mov %%r11, %c[r11](%[svm]) \n\t"
2649 "mov %%r12, %c[r12](%[svm]) \n\t"
2650 "mov %%r13, %c[r13](%[svm]) \n\t"
2651 "mov %%r14, %c[r14](%[svm]) \n\t"
2652 "mov %%r15, %c[r15](%[svm]) \n\t"
6aa8b732 2653#endif
80e31d4f 2654 "pop %%"R"bp"
6aa8b732 2655 :
fb3f0f51 2656 : [svm]"a"(svm),
6aa8b732 2657 [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)),
ad312c7c
ZX		 2658 [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])),
2659 [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])),
2660 [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])),
2661 [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])),
2662 [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])),
2663 [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP]))
05b3e0c2 2664#ifdef CONFIG_X86_64
ad312c7c
ZX		 2665 , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])),
2666 [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])),
2667 [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])),
2668 [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])),
2669 [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])),
2670 [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])),
2671 [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])),
2672 [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15]))
6aa8b732 2673#endif
54a08c04 2674 : "cc", "memory"
80e31d4f 2675 , R"bx", R"cx", R"dx", R"si", R"di"
54a08c04 2676#ifdef CONFIG_X86_64
54a08c04
LV		 2677 , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15"
2678#endif
2679 );
6aa8b732 2680
ad312c7c 2681 vcpu->arch.cr2 = svm->vmcb->save.cr2;
5fdbf976
MT		 2682 vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax;
2683 vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp;
2684 vcpu->arch.regs[VCPU_REGS_RIP] = svm->vmcb->save.rip;
6aa8b732 2685
d6e88aec
AK		 2686 kvm_load_fs(fs_selector);
2687 kvm_load_gs(gs_selector);
2688 kvm_load_ldt(ldt_selector);
6aa8b732
AK		 2689 load_host_msrs(vcpu);
2690
2691 reload_tss(vcpu);
2692
56ba47dd
AK		 2693 local_irq_disable();
2694
2695 stgi();
2696
d7bf8221
JR		 2697 sync_cr8_to_lapic(vcpu);
2698
a2fa3e9f 2699 svm->next_rip = 0;
9222be18 2700
6de4f3ad
AK		 2701 if (npt_enabled) {
2702 vcpu->arch.regs_avail &= ~(1 << VCPU_EXREG_PDPTR);
2703 vcpu->arch.regs_dirty &= ~(1 << VCPU_EXREG_PDPTR);
2704 }
6aa8b732
AK		 2705}
2706
80e31d4f
AK		 2707#undef R
2708
6aa8b732
AK		 2709static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root)
2710{
a2fa3e9f
GH		 2711 struct vcpu_svm *svm = to_svm(vcpu);
2712
709ddebf
JR		 2713 if (npt_enabled) {
2714 svm->vmcb->control.nested_cr3 = root;
2715 force_new_asid(vcpu);
2716 return;
2717 }
2718
a2fa3e9f 2719 svm->vmcb->save.cr3 = root;
6aa8b732 2720 force_new_asid(vcpu);
7807fa6c
AL		 2721
2722 if (vcpu->fpu_active) {
a2fa3e9f
GH		 2723 svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR);
2724 svm->vmcb->save.cr0 |= X86_CR0_TS;
7807fa6c
AL		 2725 vcpu->fpu_active = 0;
2726 }
6aa8b732
AK		 2727}
2728
6aa8b732
AK		 2729static int is_disabled(void)
2730{
6031a61c
JR		 2731 u64 vm_cr;
2732
2733 rdmsrl(MSR_VM_CR, vm_cr);
2734 if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE))
2735 return 1;
2736
6aa8b732
AK		 2737 return 0;
2738}
2739
102d8325
IM		 2740static void
2741svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall)
2742{
2743 /*
2744 * Patch in the VMMCALL instruction:
2745 */
2746 hypercall[0] = 0x0f;
2747 hypercall[1] = 0x01;
2748 hypercall[2] = 0xd9;
102d8325
IM		 2749}
2750
002c7f7c
YS		 2751static void svm_check_processor_compat(void *rtn)
2752{
2753 *(int *)rtn = 0;
2754}
2755
774ead3a
AK		 2756static bool svm_cpu_has_accelerated_tpr(void)
2757{
2758 return false;
2759}
2760
67253af5
SY		 2761static int get_npt_level(void)
2762{
2763#ifdef CONFIG_X86_64
2764 return PT64_ROOT_LEVEL;
2765#else
2766 return PT32E_ROOT_LEVEL;
2767#endif
2768}
2769
4b12f0de 2770static u64 svm_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio)
64d4d521
SY		 2771{
2772 return 0;
2773}
2774
229456fc
MT		 2775static const struct trace_print_flags svm_exit_reasons_str[] = {
2776 { SVM_EXIT_READ_CR0, "read_cr0" },
2777 { SVM_EXIT_READ_CR3, "read_cr3" },
2778 { SVM_EXIT_READ_CR4, "read_cr4" },
2779 { SVM_EXIT_READ_CR8, "read_cr8" },
2780 { SVM_EXIT_WRITE_CR0, "write_cr0" },
2781 { SVM_EXIT_WRITE_CR3, "write_cr3" },
2782 { SVM_EXIT_WRITE_CR4, "write_cr4" },
2783 { SVM_EXIT_WRITE_CR8, "write_cr8" },
2784 { SVM_EXIT_READ_DR0, "read_dr0" },
2785 { SVM_EXIT_READ_DR1, "read_dr1" },
2786 { SVM_EXIT_READ_DR2, "read_dr2" },
2787 { SVM_EXIT_READ_DR3, "read_dr3" },
2788 { SVM_EXIT_WRITE_DR0, "write_dr0" },
2789 { SVM_EXIT_WRITE_DR1, "write_dr1" },
2790 { SVM_EXIT_WRITE_DR2, "write_dr2" },
2791 { SVM_EXIT_WRITE_DR3, "write_dr3" },
2792 { SVM_EXIT_WRITE_DR5, "write_dr5" },
2793 { SVM_EXIT_WRITE_DR7, "write_dr7" },
2794 { SVM_EXIT_EXCP_BASE + DB_VECTOR, "DB excp" },
2795 { SVM_EXIT_EXCP_BASE + BP_VECTOR, "BP excp" },
2796 { SVM_EXIT_EXCP_BASE + UD_VECTOR, "UD excp" },
2797 { SVM_EXIT_EXCP_BASE + PF_VECTOR, "PF excp" },
2798 { SVM_EXIT_EXCP_BASE + NM_VECTOR, "NM excp" },
2799 { SVM_EXIT_EXCP_BASE + MC_VECTOR, "MC excp" },
2800 { SVM_EXIT_INTR, "interrupt" },
2801 { SVM_EXIT_NMI, "nmi" },
2802 { SVM_EXIT_SMI, "smi" },
2803 { SVM_EXIT_INIT, "init" },
2804 { SVM_EXIT_VINTR, "vintr" },
2805 { SVM_EXIT_CPUID, "cpuid" },
2806 { SVM_EXIT_INVD, "invd" },
2807 { SVM_EXIT_HLT, "hlt" },
2808 { SVM_EXIT_INVLPG, "invlpg" },
2809 { SVM_EXIT_INVLPGA, "invlpga" },
2810 { SVM_EXIT_IOIO, "io" },
2811 { SVM_EXIT_MSR, "msr" },
2812 { SVM_EXIT_TASK_SWITCH, "task_switch" },
2813 { SVM_EXIT_SHUTDOWN, "shutdown" },
2814 { SVM_EXIT_VMRUN, "vmrun" },
2815 { SVM_EXIT_VMMCALL, "hypercall" },
2816 { SVM_EXIT_VMLOAD, "vmload" },
2817 { SVM_EXIT_VMSAVE, "vmsave" },
2818 { SVM_EXIT_STGI, "stgi" },
2819 { SVM_EXIT_CLGI, "clgi" },
2820 { SVM_EXIT_SKINIT, "skinit" },
2821 { SVM_EXIT_WBINVD, "wbinvd" },
2822 { SVM_EXIT_MONITOR, "monitor" },
2823 { SVM_EXIT_MWAIT, "mwait" },
2824 { SVM_EXIT_NPF, "npf" },
2825 { -1, NULL }
2826};
2827
344f414f
JR		 2828static bool svm_gb_page_enable(void)
2829{
2830 return true;
2831}
2832
cbdd1bea 2833static struct kvm_x86_ops svm_x86_ops = {
6aa8b732
AK		 2834 .cpu_has_kvm_support = has_svm,
2835 .disabled_by_bios = is_disabled,
2836 .hardware_setup = svm_hardware_setup,
2837 .hardware_unsetup = svm_hardware_unsetup,
002c7f7c 2838 .check_processor_compatibility = svm_check_processor_compat,
6aa8b732
AK		 2839 .hardware_enable = svm_hardware_enable,
2840 .hardware_disable = svm_hardware_disable,
774ead3a 2841 .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr,
6aa8b732
AK		 2842
2843 .vcpu_create = svm_create_vcpu,
2844 .vcpu_free = svm_free_vcpu,
04d2cc77 2845 .vcpu_reset = svm_vcpu_reset,
6aa8b732 2846
04d2cc77 2847 .prepare_guest_switch = svm_prepare_guest_switch,
6aa8b732
AK		 2848 .vcpu_load = svm_vcpu_load,
2849 .vcpu_put = svm_vcpu_put,
2850
2851 .set_guest_debug = svm_guest_debug,
2852 .get_msr = svm_get_msr,
2853 .set_msr = svm_set_msr,
2854 .get_segment_base = svm_get_segment_base,
2855 .get_segment = svm_get_segment,
2856 .set_segment = svm_set_segment,
2e4d2653 2857 .get_cpl = svm_get_cpl,
1747fb71 2858 .get_cs_db_l_bits = kvm_get_cs_db_l_bits,
25c4c276 2859 .decache_cr4_guest_bits = svm_decache_cr4_guest_bits,
6aa8b732 2860 .set_cr0 = svm_set_cr0,
6aa8b732
AK		 2861 .set_cr3 = svm_set_cr3,
2862 .set_cr4 = svm_set_cr4,
2863 .set_efer = svm_set_efer,
2864 .get_idt = svm_get_idt,
2865 .set_idt = svm_set_idt,
2866 .get_gdt = svm_get_gdt,
2867 .set_gdt = svm_set_gdt,
2868 .get_dr = svm_get_dr,
2869 .set_dr = svm_set_dr,
6de4f3ad 2870 .cache_reg = svm_cache_reg,
6aa8b732
AK		 2871 .get_rflags = svm_get_rflags,
2872 .set_rflags = svm_set_rflags,
2873
6aa8b732 2874 .tlb_flush = svm_flush_tlb,
6aa8b732 2875
6aa8b732 2876 .run = svm_vcpu_run,
04d2cc77 2877 .handle_exit = handle_exit,
6aa8b732 2878 .skip_emulated_instruction = skip_emulated_instruction,
2809f5d2
GC		 2879 .set_interrupt_shadow = svm_set_interrupt_shadow,
2880 .get_interrupt_shadow = svm_get_interrupt_shadow,
102d8325 2881 .patch_hypercall = svm_patch_hypercall,
2a8067f1 2882 .set_irq = svm_set_irq,
95ba8273 2883 .set_nmi = svm_inject_nmi,
298101da 2884 .queue_exception = svm_queue_exception,
78646121 2885 .interrupt_allowed = svm_interrupt_allowed,
95ba8273
GN		 2886 .nmi_allowed = svm_nmi_allowed,
2887 .enable_nmi_window = enable_nmi_window,
2888 .enable_irq_window = enable_irq_window,
2889 .update_cr8_intercept = update_cr8_intercept,
cbc94022
IE		 2890
2891 .set_tss_addr = svm_set_tss_addr,
67253af5 2892 .get_tdp_level = get_npt_level,
4b12f0de 2893 .get_mt_mask = svm_get_mt_mask,
229456fc
MT		 2894
2895 .exit_reasons_str = svm_exit_reasons_str,
344f414f 2896 .gb_page_enable = svm_gb_page_enable,
6aa8b732
AK		 2897};
2898
2899static int __init svm_init(void)
2900{
cb498ea2 2901 return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm),
c16f862d 2902 THIS_MODULE);
6aa8b732
AK		 2903}
2904
2905static void __exit svm_exit(void)
2906{
cb498ea2 2907 kvm_exit();
6aa8b732
AK		 2908}
2909
2910module_init(svm_init)
2911module_exit(svm_exit)
Ubuntu Artful kernel mirror