]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright (c) 2007-2008 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the next | |
14 | * paragraph) shall be included in all copies or substantial portions of the | |
15 | * Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
22 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
23 | * IN THE SOFTWARE. | |
24 | */ | |
25 | #ifndef __INTEL_DRV_H__ | |
26 | #define __INTEL_DRV_H__ | |
27 | ||
d1d70677 | 28 | #include <linux/async.h> |
79e53945 | 29 | #include <linux/i2c.h> |
178f736a | 30 | #include <linux/hdmi.h> |
e6017571 | 31 | #include <linux/sched/clock.h> |
760285e7 | 32 | #include <drm/i915_drm.h> |
80824003 | 33 | #include "i915_drv.h" |
760285e7 DH |
34 | #include <drm/drm_crtc.h> |
35 | #include <drm/drm_crtc_helper.h> | |
9338203c | 36 | #include <drm/drm_encoder.h> |
760285e7 | 37 | #include <drm/drm_fb_helper.h> |
b1ba124d | 38 | #include <drm/drm_dp_dual_mode_helper.h> |
0e32b39c | 39 | #include <drm/drm_dp_mst_helper.h> |
eeca778a | 40 | #include <drm/drm_rect.h> |
10f81c19 | 41 | #include <drm/drm_atomic.h> |
913d8d11 | 42 | |
1d5bfac9 DV |
43 | /** |
44 | * _wait_for - magic (register) wait macro | |
45 | * | |
46 | * Does the right thing for modeset paths when run under kdgb or similar atomic | |
47 | * contexts. Note that it's important that we check the condition again after | |
48 | * having timed out, since the timeout could be due to preemption or similar and | |
49 | * we've never had a chance to check the condition before the timeout. | |
0351b939 TU |
50 | * |
51 | * TODO: When modesetting has fully transitioned to atomic, the below | |
52 | * drm_can_sleep() can be removed and in_atomic()/!in_atomic() asserts | |
53 | * added. | |
1d5bfac9 | 54 | */ |
3f177625 TU |
55 | #define _wait_for(COND, US, W) ({ \ |
56 | unsigned long timeout__ = jiffies + usecs_to_jiffies(US) + 1; \ | |
b0876afd DG |
57 | int ret__; \ |
58 | for (;;) { \ | |
59 | bool expired__ = time_after(jiffies, timeout__); \ | |
60 | if (COND) { \ | |
61 | ret__ = 0; \ | |
62 | break; \ | |
63 | } \ | |
64 | if (expired__) { \ | |
65 | ret__ = -ETIMEDOUT; \ | |
913d8d11 CW |
66 | break; \ |
67 | } \ | |
9848de08 | 68 | if ((W) && drm_can_sleep()) { \ |
3f177625 | 69 | usleep_range((W), (W)*2); \ |
0cc2764c BW |
70 | } else { \ |
71 | cpu_relax(); \ | |
72 | } \ | |
913d8d11 CW |
73 | } \ |
74 | ret__; \ | |
75 | }) | |
76 | ||
3f177625 | 77 | #define wait_for(COND, MS) _wait_for((COND), (MS) * 1000, 1000) |
3f177625 | 78 | |
0351b939 TU |
79 | /* If CONFIG_PREEMPT_COUNT is disabled, in_atomic() always reports false. */ |
80 | #if defined(CONFIG_DRM_I915_DEBUG) && defined(CONFIG_PREEMPT_COUNT) | |
18f4b843 | 81 | # define _WAIT_FOR_ATOMIC_CHECK(ATOMIC) WARN_ON_ONCE((ATOMIC) && !in_atomic()) |
0351b939 | 82 | #else |
18f4b843 | 83 | # define _WAIT_FOR_ATOMIC_CHECK(ATOMIC) do { } while (0) |
0351b939 TU |
84 | #endif |
85 | ||
18f4b843 TU |
86 | #define _wait_for_atomic(COND, US, ATOMIC) \ |
87 | ({ \ | |
88 | int cpu, ret, timeout = (US) * 1000; \ | |
89 | u64 base; \ | |
90 | _WAIT_FOR_ATOMIC_CHECK(ATOMIC); \ | |
18f4b843 TU |
91 | if (!(ATOMIC)) { \ |
92 | preempt_disable(); \ | |
93 | cpu = smp_processor_id(); \ | |
94 | } \ | |
95 | base = local_clock(); \ | |
96 | for (;;) { \ | |
97 | u64 now = local_clock(); \ | |
98 | if (!(ATOMIC)) \ | |
99 | preempt_enable(); \ | |
100 | if (COND) { \ | |
101 | ret = 0; \ | |
102 | break; \ | |
103 | } \ | |
104 | if (now - base >= timeout) { \ | |
105 | ret = -ETIMEDOUT; \ | |
0351b939 TU |
106 | break; \ |
107 | } \ | |
108 | cpu_relax(); \ | |
18f4b843 TU |
109 | if (!(ATOMIC)) { \ |
110 | preempt_disable(); \ | |
111 | if (unlikely(cpu != smp_processor_id())) { \ | |
112 | timeout -= now - base; \ | |
113 | cpu = smp_processor_id(); \ | |
114 | base = local_clock(); \ | |
115 | } \ | |
116 | } \ | |
0351b939 | 117 | } \ |
18f4b843 TU |
118 | ret; \ |
119 | }) | |
120 | ||
121 | #define wait_for_us(COND, US) \ | |
122 | ({ \ | |
123 | int ret__; \ | |
124 | BUILD_BUG_ON(!__builtin_constant_p(US)); \ | |
125 | if ((US) > 10) \ | |
126 | ret__ = _wait_for((COND), (US), 10); \ | |
127 | else \ | |
128 | ret__ = _wait_for_atomic((COND), (US), 0); \ | |
0351b939 TU |
129 | ret__; \ |
130 | }) | |
131 | ||
939cf46c TU |
132 | #define wait_for_atomic_us(COND, US) \ |
133 | ({ \ | |
134 | BUILD_BUG_ON(!__builtin_constant_p(US)); \ | |
135 | BUILD_BUG_ON((US) > 50000); \ | |
136 | _wait_for_atomic((COND), (US), 1); \ | |
137 | }) | |
138 | ||
139 | #define wait_for_atomic(COND, MS) wait_for_atomic_us((COND), (MS) * 1000) | |
481b6af3 | 140 | |
49938ac4 JN |
141 | #define KHz(x) (1000 * (x)) |
142 | #define MHz(x) KHz(1000 * (x)) | |
021357ac | 143 | |
79e53945 JB |
144 | /* |
145 | * Display related stuff | |
146 | */ | |
147 | ||
148 | /* store information about an Ixxx DVO */ | |
149 | /* The i830->i865 use multiple DVOs with multiple i2cs */ | |
150 | /* the i915, i945 have a single sDVO i2c bus - which is different */ | |
151 | #define MAX_OUTPUTS 6 | |
152 | /* maximum connectors per crtcs in the mode set */ | |
79e53945 | 153 | |
4726e0b0 SK |
154 | /* Maximum cursor sizes */ |
155 | #define GEN2_CURSOR_WIDTH 64 | |
156 | #define GEN2_CURSOR_HEIGHT 64 | |
068be561 DL |
157 | #define MAX_CURSOR_WIDTH 256 |
158 | #define MAX_CURSOR_HEIGHT 256 | |
4726e0b0 | 159 | |
79e53945 JB |
160 | #define INTEL_I2C_BUS_DVO 1 |
161 | #define INTEL_I2C_BUS_SDVO 2 | |
162 | ||
163 | /* these are outputs from the chip - integrated only | |
164 | external chips are via DVO or SDVO output */ | |
6847d71b PZ |
165 | enum intel_output_type { |
166 | INTEL_OUTPUT_UNUSED = 0, | |
167 | INTEL_OUTPUT_ANALOG = 1, | |
168 | INTEL_OUTPUT_DVO = 2, | |
169 | INTEL_OUTPUT_SDVO = 3, | |
170 | INTEL_OUTPUT_LVDS = 4, | |
171 | INTEL_OUTPUT_TVOUT = 5, | |
172 | INTEL_OUTPUT_HDMI = 6, | |
cca0502b | 173 | INTEL_OUTPUT_DP = 7, |
6847d71b PZ |
174 | INTEL_OUTPUT_EDP = 8, |
175 | INTEL_OUTPUT_DSI = 9, | |
176 | INTEL_OUTPUT_UNKNOWN = 10, | |
177 | INTEL_OUTPUT_DP_MST = 11, | |
178 | }; | |
79e53945 JB |
179 | |
180 | #define INTEL_DVO_CHIP_NONE 0 | |
181 | #define INTEL_DVO_CHIP_LVDS 1 | |
182 | #define INTEL_DVO_CHIP_TMDS 2 | |
183 | #define INTEL_DVO_CHIP_TVOUT 4 | |
184 | ||
dfba2e2d SK |
185 | #define INTEL_DSI_VIDEO_MODE 0 |
186 | #define INTEL_DSI_COMMAND_MODE 1 | |
72ffa333 | 187 | |
79e53945 JB |
188 | struct intel_framebuffer { |
189 | struct drm_framebuffer base; | |
05394f39 | 190 | struct drm_i915_gem_object *obj; |
2d7a215f | 191 | struct intel_rotation_info rot_info; |
6687c906 VS |
192 | |
193 | /* for each plane in the normal GTT view */ | |
194 | struct { | |
195 | unsigned int x, y; | |
196 | } normal[2]; | |
197 | /* for each plane in the rotated GTT view */ | |
198 | struct { | |
199 | unsigned int x, y; | |
200 | unsigned int pitch; /* pixels */ | |
201 | } rotated[2]; | |
79e53945 JB |
202 | }; |
203 | ||
37811fcc CW |
204 | struct intel_fbdev { |
205 | struct drm_fb_helper helper; | |
8bcd4553 | 206 | struct intel_framebuffer *fb; |
058d88c4 | 207 | struct i915_vma *vma; |
43cee314 | 208 | async_cookie_t cookie; |
d978ef14 | 209 | int preferred_bpp; |
37811fcc | 210 | }; |
79e53945 | 211 | |
21d40d37 | 212 | struct intel_encoder { |
4ef69c7a | 213 | struct drm_encoder base; |
9a935856 | 214 | |
6847d71b | 215 | enum intel_output_type type; |
03cdc1d4 | 216 | enum port port; |
bc079e8b | 217 | unsigned int cloneable; |
21d40d37 | 218 | void (*hot_plug)(struct intel_encoder *); |
7ae89233 | 219 | bool (*compute_config)(struct intel_encoder *, |
0a478c27 ML |
220 | struct intel_crtc_state *, |
221 | struct drm_connector_state *); | |
fd6bbda9 ML |
222 | void (*pre_pll_enable)(struct intel_encoder *, |
223 | struct intel_crtc_state *, | |
224 | struct drm_connector_state *); | |
225 | void (*pre_enable)(struct intel_encoder *, | |
226 | struct intel_crtc_state *, | |
227 | struct drm_connector_state *); | |
228 | void (*enable)(struct intel_encoder *, | |
229 | struct intel_crtc_state *, | |
230 | struct drm_connector_state *); | |
231 | void (*disable)(struct intel_encoder *, | |
232 | struct intel_crtc_state *, | |
233 | struct drm_connector_state *); | |
234 | void (*post_disable)(struct intel_encoder *, | |
235 | struct intel_crtc_state *, | |
236 | struct drm_connector_state *); | |
237 | void (*post_pll_disable)(struct intel_encoder *, | |
238 | struct intel_crtc_state *, | |
239 | struct drm_connector_state *); | |
f0947c37 DV |
240 | /* Read out the current hw state of this connector, returning true if |
241 | * the encoder is active. If the encoder is enabled it also set the pipe | |
242 | * it is connected to in the pipe parameter. */ | |
243 | bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe); | |
045ac3b5 | 244 | /* Reconstructs the equivalent mode flags for the current hardware |
fdafa9e2 | 245 | * state. This must be called _after_ display->get_pipe_config has |
63000ef6 XZ |
246 | * pre-filled the pipe config. Note that intel_encoder->base.crtc must |
247 | * be set correctly before calling this function. */ | |
045ac3b5 | 248 | void (*get_config)(struct intel_encoder *, |
5cec258b | 249 | struct intel_crtc_state *pipe_config); |
62b69566 ACO |
250 | /* Returns a mask of power domains that need to be referenced as part |
251 | * of the hardware state readout code. */ | |
252 | u64 (*get_power_domains)(struct intel_encoder *encoder); | |
07f9cd0b ID |
253 | /* |
254 | * Called during system suspend after all pending requests for the | |
255 | * encoder are flushed (for example for DP AUX transactions) and | |
256 | * device interrupts are disabled. | |
257 | */ | |
258 | void (*suspend)(struct intel_encoder *); | |
f8aed700 | 259 | int crtc_mask; |
1d843f9d | 260 | enum hpd_pin hpd_pin; |
79f255a0 | 261 | enum intel_display_power_domain power_domain; |
f1a3acea PD |
262 | /* for communication with audio component; protected by av_mutex */ |
263 | const struct drm_connector *audio_connector; | |
79e53945 JB |
264 | }; |
265 | ||
1d508706 | 266 | struct intel_panel { |
dd06f90e | 267 | struct drm_display_mode *fixed_mode; |
ec9ed197 | 268 | struct drm_display_mode *downclock_mode; |
4d891523 | 269 | int fitting_mode; |
58c68779 JN |
270 | |
271 | /* backlight */ | |
272 | struct { | |
c91c9f32 | 273 | bool present; |
58c68779 | 274 | u32 level; |
6dda730e | 275 | u32 min; |
7bd688cd | 276 | u32 max; |
58c68779 | 277 | bool enabled; |
636baebf JN |
278 | bool combination_mode; /* gen 2/4 only */ |
279 | bool active_low_pwm; | |
32b421e7 | 280 | bool alternate_pwm_increment; /* lpt+ */ |
b029e66f SK |
281 | |
282 | /* PWM chip */ | |
022e4e52 SK |
283 | bool util_pin_active_low; /* bxt+ */ |
284 | u8 controller; /* bxt+ only */ | |
b029e66f SK |
285 | struct pwm_device *pwm; |
286 | ||
58c68779 | 287 | struct backlight_device *device; |
ab656bb9 | 288 | |
5507faeb JN |
289 | /* Connector and platform specific backlight functions */ |
290 | int (*setup)(struct intel_connector *connector, enum pipe pipe); | |
291 | uint32_t (*get)(struct intel_connector *connector); | |
292 | void (*set)(struct intel_connector *connector, uint32_t level); | |
293 | void (*disable)(struct intel_connector *connector); | |
294 | void (*enable)(struct intel_connector *connector); | |
295 | uint32_t (*hz_to_pwm)(struct intel_connector *connector, | |
296 | uint32_t hz); | |
297 | void (*power)(struct intel_connector *, bool enable); | |
298 | } backlight; | |
1d508706 JN |
299 | }; |
300 | ||
5daa55eb ZW |
301 | struct intel_connector { |
302 | struct drm_connector base; | |
9a935856 DV |
303 | /* |
304 | * The fixed encoder this connector is connected to. | |
305 | */ | |
df0e9248 | 306 | struct intel_encoder *encoder; |
9a935856 | 307 | |
8e1b56a4 JN |
308 | /* ACPI device id for ACPI and driver cooperation */ |
309 | u32 acpi_device_id; | |
310 | ||
f0947c37 DV |
311 | /* Reads out the current hw, returning true if the connector is enabled |
312 | * and active (i.e. dpms ON state). */ | |
313 | bool (*get_hw_state)(struct intel_connector *); | |
1d508706 JN |
314 | |
315 | /* Panel info for eDP and LVDS */ | |
316 | struct intel_panel panel; | |
9cd300e0 JN |
317 | |
318 | /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */ | |
319 | struct edid *edid; | |
beb60608 | 320 | struct edid *detect_edid; |
821450c6 EE |
321 | |
322 | /* since POLL and HPD connectors may use the same HPD line keep the native | |
323 | state of connector->polled in case hotplug storm detection changes it */ | |
324 | u8 polled; | |
0e32b39c DA |
325 | |
326 | void *port; /* store this opaque as its illegal to dereference it */ | |
327 | ||
328 | struct intel_dp *mst_port; | |
9301397a MN |
329 | |
330 | /* Work struct to schedule a uevent on link train failure */ | |
331 | struct work_struct modeset_retry_work; | |
5daa55eb ZW |
332 | }; |
333 | ||
9e2c8475 | 334 | struct dpll { |
80ad9206 VS |
335 | /* given values */ |
336 | int n; | |
337 | int m1, m2; | |
338 | int p1, p2; | |
339 | /* derived values */ | |
340 | int dot; | |
341 | int vco; | |
342 | int m; | |
343 | int p; | |
9e2c8475 | 344 | }; |
80ad9206 | 345 | |
de419ab6 ML |
346 | struct intel_atomic_state { |
347 | struct drm_atomic_state base; | |
348 | ||
bb0f4aab VS |
349 | struct { |
350 | /* | |
351 | * Logical state of cdclk (used for all scaling, watermark, | |
352 | * etc. calculations and checks). This is computed as if all | |
353 | * enabled crtcs were active. | |
354 | */ | |
355 | struct intel_cdclk_state logical; | |
356 | ||
357 | /* | |
358 | * Actual state of cdclk, can be different from the logical | |
359 | * state only when all crtc's are DPMS off. | |
360 | */ | |
361 | struct intel_cdclk_state actual; | |
362 | } cdclk; | |
1a617b77 | 363 | |
565602d7 ML |
364 | bool dpll_set, modeset; |
365 | ||
8b4a7d05 MR |
366 | /* |
367 | * Does this transaction change the pipes that are active? This mask | |
368 | * tracks which CRTC's have changed their active state at the end of | |
369 | * the transaction (not counting the temporary disable during modesets). | |
370 | * This mask should only be non-zero when intel_state->modeset is true, | |
371 | * but the converse is not necessarily true; simply changing a mode may | |
372 | * not flip the final active status of any CRTC's | |
373 | */ | |
374 | unsigned int active_pipe_changes; | |
375 | ||
565602d7 ML |
376 | unsigned int active_crtcs; |
377 | unsigned int min_pixclk[I915_MAX_PIPES]; | |
378 | ||
2c42e535 | 379 | struct intel_shared_dpll_state shared_dpll[I915_NUM_PLLS]; |
ed4a6a7c MR |
380 | |
381 | /* | |
382 | * Current watermarks can't be trusted during hardware readout, so | |
383 | * don't bother calculating intermediate watermarks. | |
384 | */ | |
385 | bool skip_intermediate_wm; | |
98d39494 MR |
386 | |
387 | /* Gen9+ only */ | |
734fa01f | 388 | struct skl_wm_values wm_results; |
c004a90b CW |
389 | |
390 | struct i915_sw_fence commit_ready; | |
eb955eee CW |
391 | |
392 | struct llist_node freed; | |
de419ab6 ML |
393 | }; |
394 | ||
eeca778a | 395 | struct intel_plane_state { |
2b875c22 | 396 | struct drm_plane_state base; |
eeca778a | 397 | struct drm_rect clip; |
be1e3415 | 398 | struct i915_vma *vma; |
32b7eeec | 399 | |
b63a16f6 VS |
400 | struct { |
401 | u32 offset; | |
402 | int x, y; | |
403 | } main; | |
8d970654 VS |
404 | struct { |
405 | u32 offset; | |
406 | int x, y; | |
407 | } aux; | |
b63a16f6 | 408 | |
a0864d59 VS |
409 | /* plane control register */ |
410 | u32 ctl; | |
411 | ||
be41e336 CK |
412 | /* |
413 | * scaler_id | |
414 | * = -1 : not using a scaler | |
415 | * >= 0 : using a scalers | |
416 | * | |
417 | * plane requiring a scaler: | |
418 | * - During check_plane, its bit is set in | |
419 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 420 | * update_scaler_plane. |
be41e336 CK |
421 | * - scaler_id indicates the scaler it got assigned. |
422 | * | |
423 | * plane doesn't require a scaler: | |
424 | * - this can happen when scaling is no more required or plane simply | |
425 | * got disabled. | |
426 | * - During check_plane, corresponding bit is reset in | |
427 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 428 | * update_scaler_plane. |
be41e336 CK |
429 | */ |
430 | int scaler_id; | |
818ed961 ML |
431 | |
432 | struct drm_intel_sprite_colorkey ckey; | |
eeca778a GP |
433 | }; |
434 | ||
5724dbd1 | 435 | struct intel_initial_plane_config { |
2d14030b | 436 | struct intel_framebuffer *fb; |
49af449b | 437 | unsigned int tiling; |
46f297fb JB |
438 | int size; |
439 | u32 base; | |
440 | }; | |
441 | ||
be41e336 CK |
442 | #define SKL_MIN_SRC_W 8 |
443 | #define SKL_MAX_SRC_W 4096 | |
444 | #define SKL_MIN_SRC_H 8 | |
6156a456 | 445 | #define SKL_MAX_SRC_H 4096 |
be41e336 CK |
446 | #define SKL_MIN_DST_W 8 |
447 | #define SKL_MAX_DST_W 4096 | |
448 | #define SKL_MIN_DST_H 8 | |
6156a456 | 449 | #define SKL_MAX_DST_H 4096 |
be41e336 CK |
450 | |
451 | struct intel_scaler { | |
be41e336 CK |
452 | int in_use; |
453 | uint32_t mode; | |
454 | }; | |
455 | ||
456 | struct intel_crtc_scaler_state { | |
457 | #define SKL_NUM_SCALERS 2 | |
458 | struct intel_scaler scalers[SKL_NUM_SCALERS]; | |
459 | ||
460 | /* | |
461 | * scaler_users: keeps track of users requesting scalers on this crtc. | |
462 | * | |
463 | * If a bit is set, a user is using a scaler. | |
464 | * Here user can be a plane or crtc as defined below: | |
465 | * bits 0-30 - plane (bit position is index from drm_plane_index) | |
466 | * bit 31 - crtc | |
467 | * | |
468 | * Instead of creating a new index to cover planes and crtc, using | |
469 | * existing drm_plane_index for planes which is well less than 31 | |
470 | * planes and bit 31 for crtc. This should be fine to cover all | |
471 | * our platforms. | |
472 | * | |
473 | * intel_atomic_setup_scalers will setup available scalers to users | |
474 | * requesting scalers. It will gracefully fail if request exceeds | |
475 | * avilability. | |
476 | */ | |
477 | #define SKL_CRTC_INDEX 31 | |
478 | unsigned scaler_users; | |
479 | ||
480 | /* scaler used by crtc for panel fitting purpose */ | |
481 | int scaler_id; | |
482 | }; | |
483 | ||
1ed51de9 DV |
484 | /* drm_mode->private_flags */ |
485 | #define I915_MODE_FLAG_INHERITED 1 | |
486 | ||
4e0963c7 MR |
487 | struct intel_pipe_wm { |
488 | struct intel_wm_level wm[5]; | |
71f0a626 | 489 | struct intel_wm_level raw_wm[5]; |
4e0963c7 MR |
490 | uint32_t linetime; |
491 | bool fbc_wm_enabled; | |
492 | bool pipe_enabled; | |
493 | bool sprites_enabled; | |
494 | bool sprites_scaled; | |
495 | }; | |
496 | ||
a62163e9 | 497 | struct skl_plane_wm { |
4e0963c7 MR |
498 | struct skl_wm_level wm[8]; |
499 | struct skl_wm_level trans_wm; | |
a62163e9 L |
500 | }; |
501 | ||
502 | struct skl_pipe_wm { | |
503 | struct skl_plane_wm planes[I915_MAX_PLANES]; | |
4e0963c7 MR |
504 | uint32_t linetime; |
505 | }; | |
506 | ||
855c79f5 VS |
507 | enum vlv_wm_level { |
508 | VLV_WM_LEVEL_PM2, | |
509 | VLV_WM_LEVEL_PM5, | |
510 | VLV_WM_LEVEL_DDR_DVFS, | |
511 | NUM_VLV_WM_LEVELS, | |
512 | }; | |
513 | ||
514 | struct vlv_wm_state { | |
114d7dc0 VS |
515 | struct g4x_pipe_wm wm[NUM_VLV_WM_LEVELS]; |
516 | struct g4x_sr_wm sr[NUM_VLV_WM_LEVELS]; | |
855c79f5 | 517 | uint8_t num_levels; |
855c79f5 VS |
518 | bool cxsr; |
519 | }; | |
520 | ||
814e7f0b VS |
521 | struct vlv_fifo_state { |
522 | u16 plane[I915_MAX_PLANES]; | |
523 | }; | |
524 | ||
04548cba VS |
525 | enum g4x_wm_level { |
526 | G4X_WM_LEVEL_NORMAL, | |
527 | G4X_WM_LEVEL_SR, | |
528 | G4X_WM_LEVEL_HPLL, | |
529 | NUM_G4X_WM_LEVELS, | |
530 | }; | |
531 | ||
532 | struct g4x_wm_state { | |
533 | struct g4x_pipe_wm wm; | |
534 | struct g4x_sr_wm sr; | |
535 | struct g4x_sr_wm hpll; | |
536 | bool cxsr; | |
537 | bool hpll_en; | |
538 | bool fbc_en; | |
539 | }; | |
540 | ||
e8f1f02e MR |
541 | struct intel_crtc_wm_state { |
542 | union { | |
543 | struct { | |
544 | /* | |
545 | * Intermediate watermarks; these can be | |
546 | * programmed immediately since they satisfy | |
547 | * both the current configuration we're | |
548 | * switching away from and the new | |
549 | * configuration we're switching to. | |
550 | */ | |
551 | struct intel_pipe_wm intermediate; | |
552 | ||
553 | /* | |
554 | * Optimal watermarks, programmed post-vblank | |
555 | * when this state is committed. | |
556 | */ | |
557 | struct intel_pipe_wm optimal; | |
558 | } ilk; | |
559 | ||
560 | struct { | |
561 | /* gen9+ only needs 1-step wm programming */ | |
562 | struct skl_pipe_wm optimal; | |
ce0ba283 | 563 | struct skl_ddb_entry ddb; |
e8f1f02e | 564 | } skl; |
855c79f5 VS |
565 | |
566 | struct { | |
5012e604 | 567 | /* "raw" watermarks (not inverted) */ |
114d7dc0 | 568 | struct g4x_pipe_wm raw[NUM_VLV_WM_LEVELS]; |
4841da51 VS |
569 | /* intermediate watermarks (inverted) */ |
570 | struct vlv_wm_state intermediate; | |
855c79f5 VS |
571 | /* optimal watermarks (inverted) */ |
572 | struct vlv_wm_state optimal; | |
814e7f0b VS |
573 | /* display FIFO split */ |
574 | struct vlv_fifo_state fifo_state; | |
855c79f5 | 575 | } vlv; |
04548cba VS |
576 | |
577 | struct { | |
578 | /* "raw" watermarks */ | |
579 | struct g4x_pipe_wm raw[NUM_G4X_WM_LEVELS]; | |
580 | /* intermediate watermarks */ | |
581 | struct g4x_wm_state intermediate; | |
582 | /* optimal watermarks */ | |
583 | struct g4x_wm_state optimal; | |
584 | } g4x; | |
e8f1f02e MR |
585 | }; |
586 | ||
587 | /* | |
588 | * Platforms with two-step watermark programming will need to | |
589 | * update watermark programming post-vblank to switch from the | |
590 | * safe intermediate watermarks to the optimal final | |
591 | * watermarks. | |
592 | */ | |
593 | bool need_postvbl_update; | |
594 | }; | |
595 | ||
5cec258b | 596 | struct intel_crtc_state { |
2d112de7 ACO |
597 | struct drm_crtc_state base; |
598 | ||
bb760063 DV |
599 | /** |
600 | * quirks - bitfield with hw state readout quirks | |
601 | * | |
602 | * For various reasons the hw state readout code might not be able to | |
603 | * completely faithfully read out the current state. These cases are | |
604 | * tracked with quirk flags so that fastboot and state checker can act | |
605 | * accordingly. | |
606 | */ | |
9953599b | 607 | #define PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS (1<<0) /* unreliable sync mode.flags */ |
bb760063 DV |
608 | unsigned long quirks; |
609 | ||
cd202f69 | 610 | unsigned fb_bits; /* framebuffers to flip */ |
ab1d3a0e ML |
611 | bool update_pipe; /* can a fast modeset be performed? */ |
612 | bool disable_cxsr; | |
caed361d | 613 | bool update_wm_pre, update_wm_post; /* watermarks are updated */ |
e8861675 | 614 | bool fb_changed; /* fb on any of the planes is changed */ |
236c48e6 | 615 | bool fifo_changed; /* FIFO split is changed */ |
bfd16b2a | 616 | |
37327abd VS |
617 | /* Pipe source size (ie. panel fitter input size) |
618 | * All planes will be positioned inside this space, | |
619 | * and get clipped at the edges. */ | |
620 | int pipe_src_w, pipe_src_h; | |
621 | ||
a7d1b3f4 VS |
622 | /* |
623 | * Pipe pixel rate, adjusted for | |
624 | * panel fitter/pipe scaler downscaling. | |
625 | */ | |
626 | unsigned int pixel_rate; | |
627 | ||
5bfe2ac0 DV |
628 | /* Whether to set up the PCH/FDI. Note that we never allow sharing |
629 | * between pch encoders and cpu encoders. */ | |
630 | bool has_pch_encoder; | |
50f3b016 | 631 | |
e43823ec JB |
632 | /* Are we sending infoframes on the attached port */ |
633 | bool has_infoframe; | |
634 | ||
3b117c8f | 635 | /* CPU Transcoder for the pipe. Currently this can only differ from the |
4d1de975 JN |
636 | * pipe on Haswell and later (where we have a special eDP transcoder) |
637 | * and Broxton (where we have special DSI transcoders). */ | |
3b117c8f DV |
638 | enum transcoder cpu_transcoder; |
639 | ||
50f3b016 DV |
640 | /* |
641 | * Use reduced/limited/broadcast rbg range, compressing from the full | |
642 | * range fed into the crtcs. | |
643 | */ | |
644 | bool limited_color_range; | |
645 | ||
253c84c8 VS |
646 | /* Bitmask of encoder types (enum intel_output_type) |
647 | * driven by the pipe. | |
648 | */ | |
649 | unsigned int output_types; | |
650 | ||
6897b4b5 DV |
651 | /* Whether we should send NULL infoframes. Required for audio. */ |
652 | bool has_hdmi_sink; | |
653 | ||
9ed109a7 DV |
654 | /* Audio enabled on this pipe. Only valid if either has_hdmi_sink or |
655 | * has_dp_encoder is set. */ | |
656 | bool has_audio; | |
657 | ||
d8b32247 DV |
658 | /* |
659 | * Enable dithering, used when the selected pipe bpp doesn't match the | |
660 | * plane bpp. | |
661 | */ | |
965e0c48 | 662 | bool dither; |
f47709a9 | 663 | |
611032bf MN |
664 | /* |
665 | * Dither gets enabled for 18bpp which causes CRC mismatch errors for | |
666 | * compliance video pattern tests. | |
667 | * Disable dither only if it is a compliance test request for | |
668 | * 18bpp. | |
669 | */ | |
670 | bool dither_force_disable; | |
671 | ||
f47709a9 DV |
672 | /* Controls for the clock computation, to override various stages. */ |
673 | bool clock_set; | |
674 | ||
09ede541 DV |
675 | /* SDVO TV has a bunch of special case. To make multifunction encoders |
676 | * work correctly, we need to track this at runtime.*/ | |
677 | bool sdvo_tv_clock; | |
678 | ||
e29c22c0 DV |
679 | /* |
680 | * crtc bandwidth limit, don't increase pipe bpp or clock if not really | |
681 | * required. This is set in the 2nd loop of calling encoder's | |
682 | * ->compute_config if the first pick doesn't work out. | |
683 | */ | |
684 | bool bw_constrained; | |
685 | ||
f47709a9 DV |
686 | /* Settings for the intel dpll used on pretty much everything but |
687 | * haswell. */ | |
80ad9206 | 688 | struct dpll dpll; |
f47709a9 | 689 | |
8106ddbd ACO |
690 | /* Selected dpll when shared or NULL. */ |
691 | struct intel_shared_dpll *shared_dpll; | |
a43f6e0f | 692 | |
66e985c0 DV |
693 | /* Actual register state of the dpll, for shared dpll cross-checking. */ |
694 | struct intel_dpll_hw_state dpll_hw_state; | |
695 | ||
47eacbab VS |
696 | /* DSI PLL registers */ |
697 | struct { | |
698 | u32 ctrl, div; | |
699 | } dsi_pll; | |
700 | ||
965e0c48 | 701 | int pipe_bpp; |
6cf86a5e | 702 | struct intel_link_m_n dp_m_n; |
ff9a6750 | 703 | |
439d7ac0 PB |
704 | /* m2_n2 for eDP downclock */ |
705 | struct intel_link_m_n dp_m2_n2; | |
f769cd24 | 706 | bool has_drrs; |
439d7ac0 | 707 | |
ff9a6750 DV |
708 | /* |
709 | * Frequence the dpll for the port should run at. Differs from the | |
3c52f4eb VS |
710 | * adjusted dotclock e.g. for DP or 12bpc hdmi mode. This is also |
711 | * already multiplied by pixel_multiplier. | |
df92b1e6 | 712 | */ |
ff9a6750 DV |
713 | int port_clock; |
714 | ||
6cc5f341 DV |
715 | /* Used by SDVO (and if we ever fix it, HDMI). */ |
716 | unsigned pixel_multiplier; | |
2dd24552 | 717 | |
90a6b7b0 VS |
718 | uint8_t lane_count; |
719 | ||
95a7a2ae ID |
720 | /* |
721 | * Used by platforms having DP/HDMI PHY with programmable lane | |
722 | * latency optimization. | |
723 | */ | |
724 | uint8_t lane_lat_optim_mask; | |
725 | ||
2dd24552 | 726 | /* Panel fitter controls for gen2-gen4 + VLV */ |
b074cec8 JB |
727 | struct { |
728 | u32 control; | |
729 | u32 pgm_ratios; | |
68fc8742 | 730 | u32 lvds_border_bits; |
b074cec8 JB |
731 | } gmch_pfit; |
732 | ||
733 | /* Panel fitter placement and size for Ironlake+ */ | |
734 | struct { | |
735 | u32 pos; | |
736 | u32 size; | |
fd4daa9c | 737 | bool enabled; |
fabf6e51 | 738 | bool force_thru; |
b074cec8 | 739 | } pch_pfit; |
33d29b14 | 740 | |
ca3a0ff8 | 741 | /* FDI configuration, only valid if has_pch_encoder is set. */ |
33d29b14 | 742 | int fdi_lanes; |
ca3a0ff8 | 743 | struct intel_link_m_n fdi_m_n; |
42db64ef PZ |
744 | |
745 | bool ips_enabled; | |
cf532bb2 | 746 | |
f51be2e0 PZ |
747 | bool enable_fbc; |
748 | ||
cf532bb2 | 749 | bool double_wide; |
0e32b39c | 750 | |
0e32b39c | 751 | int pbn; |
be41e336 CK |
752 | |
753 | struct intel_crtc_scaler_state scaler_state; | |
99d736a2 ML |
754 | |
755 | /* w/a for waiting 2 vblanks during crtc enable */ | |
756 | enum pipe hsw_workaround_pipe; | |
d21fbe87 MR |
757 | |
758 | /* IVB sprite scaling w/a (WaCxSRDisabledForSpriteScaling:ivb) */ | |
759 | bool disable_lp_wm; | |
4e0963c7 | 760 | |
e8f1f02e | 761 | struct intel_crtc_wm_state wm; |
05dc698c LL |
762 | |
763 | /* Gamma mode programmed on the pipe */ | |
764 | uint32_t gamma_mode; | |
e9728bd8 VS |
765 | |
766 | /* bitmask of visible planes (enum plane_id) */ | |
767 | u8 active_planes; | |
15953637 SS |
768 | |
769 | /* HDMI scrambling status */ | |
770 | bool hdmi_scrambling; | |
771 | ||
772 | /* HDMI High TMDS char rate ratio */ | |
773 | bool hdmi_high_tmds_clock_ratio; | |
b8cecdf5 DV |
774 | }; |
775 | ||
79e53945 JB |
776 | struct intel_crtc { |
777 | struct drm_crtc base; | |
80824003 JB |
778 | enum pipe pipe; |
779 | enum plane plane; | |
79e53945 | 780 | u8 lut_r[256], lut_g[256], lut_b[256]; |
08a48469 DV |
781 | /* |
782 | * Whether the crtc and the connected output pipeline is active. Implies | |
783 | * that crtc->enabled is set, i.e. the current mode configuration has | |
784 | * some outputs connected to this crtc. | |
08a48469 DV |
785 | */ |
786 | bool active; | |
652c393a | 787 | bool lowfreq_avail; |
d97d7b48 | 788 | u8 plane_ids_mask; |
d8fc70b7 | 789 | unsigned long long enabled_power_domains; |
02e792fb | 790 | struct intel_overlay *overlay; |
5a21b665 | 791 | struct intel_flip_work *flip_work; |
cda4b7d3 | 792 | |
b4a98e57 CW |
793 | atomic_t unpin_work_count; |
794 | ||
e506a0c6 DV |
795 | /* Display surface base address adjustement for pageflips. Note that on |
796 | * gen4+ this only adjusts up to a tile, offsets within a tile are | |
797 | * handled in the hw itself (with the TILEOFF register). */ | |
54ea9da8 | 798 | u32 dspaddr_offset; |
2db3366b PZ |
799 | int adjusted_x; |
800 | int adjusted_y; | |
e506a0c6 | 801 | |
cda4b7d3 | 802 | uint32_t cursor_addr; |
4b0e333e | 803 | uint32_t cursor_cntl; |
dc41c154 | 804 | uint32_t cursor_size; |
4b0e333e | 805 | uint32_t cursor_base; |
4b645f14 | 806 | |
6e3c9717 | 807 | struct intel_crtc_state *config; |
b8cecdf5 | 808 | |
8af29b0c CW |
809 | /* global reset count when the last flip was submitted */ |
810 | unsigned int reset_count; | |
5a21b665 | 811 | |
8664281b PZ |
812 | /* Access to these should be protected by dev_priv->irq_lock. */ |
813 | bool cpu_fifo_underrun_disabled; | |
814 | bool pch_fifo_underrun_disabled; | |
0b2ae6d7 VS |
815 | |
816 | /* per-pipe watermark state */ | |
817 | struct { | |
818 | /* watermarks currently being used */ | |
4e0963c7 MR |
819 | union { |
820 | struct intel_pipe_wm ilk; | |
7eb4941f | 821 | struct vlv_wm_state vlv; |
04548cba | 822 | struct g4x_wm_state g4x; |
4e0963c7 | 823 | } active; |
0b2ae6d7 | 824 | } wm; |
8d7849db | 825 | |
80715b2f | 826 | int scanline_offset; |
32b7eeec | 827 | |
eb120ef6 JB |
828 | struct { |
829 | unsigned start_vbl_count; | |
830 | ktime_t start_vbl_time; | |
831 | int min_vbl, max_vbl; | |
832 | int scanline_start; | |
833 | } debug; | |
85a62bf9 | 834 | |
be41e336 CK |
835 | /* scalers available on this crtc */ |
836 | int num_scalers; | |
79e53945 JB |
837 | }; |
838 | ||
b840d907 JB |
839 | struct intel_plane { |
840 | struct drm_plane base; | |
b14e5848 VS |
841 | u8 plane; |
842 | enum plane_id id; | |
b840d907 | 843 | enum pipe pipe; |
2d354c34 | 844 | bool can_scale; |
b840d907 | 845 | int max_downscale; |
a9ff8714 | 846 | uint32_t frontbuffer_bit; |
526682e9 | 847 | |
8e7d688b MR |
848 | /* |
849 | * NOTE: Do not place new plane state fields here (e.g., when adding | |
850 | * new plane properties). New runtime state should now be placed in | |
2fde1391 | 851 | * the intel_plane_state structure and accessed via plane_state. |
8e7d688b MR |
852 | */ |
853 | ||
282dbf9b | 854 | void (*update_plane)(struct intel_plane *plane, |
2fde1391 ML |
855 | const struct intel_crtc_state *crtc_state, |
856 | const struct intel_plane_state *plane_state); | |
282dbf9b VS |
857 | void (*disable_plane)(struct intel_plane *plane, |
858 | struct intel_crtc *crtc); | |
859 | int (*check_plane)(struct intel_plane *plane, | |
061e4b8d | 860 | struct intel_crtc_state *crtc_state, |
c59cb179 | 861 | struct intel_plane_state *state); |
b840d907 JB |
862 | }; |
863 | ||
b445e3b0 | 864 | struct intel_watermark_params { |
ae9400ca TU |
865 | u16 fifo_size; |
866 | u16 max_wm; | |
867 | u8 default_wm; | |
868 | u8 guard_size; | |
869 | u8 cacheline_size; | |
b445e3b0 ED |
870 | }; |
871 | ||
872 | struct cxsr_latency { | |
c13fb778 TU |
873 | bool is_desktop : 1; |
874 | bool is_ddr3 : 1; | |
44a655ca TU |
875 | u16 fsb_freq; |
876 | u16 mem_freq; | |
877 | u16 display_sr; | |
878 | u16 display_hpll_disable; | |
879 | u16 cursor_sr; | |
880 | u16 cursor_hpll_disable; | |
b445e3b0 ED |
881 | }; |
882 | ||
de419ab6 | 883 | #define to_intel_atomic_state(x) container_of(x, struct intel_atomic_state, base) |
79e53945 | 884 | #define to_intel_crtc(x) container_of(x, struct intel_crtc, base) |
10f81c19 | 885 | #define to_intel_crtc_state(x) container_of(x, struct intel_crtc_state, base) |
5daa55eb | 886 | #define to_intel_connector(x) container_of(x, struct intel_connector, base) |
4ef69c7a | 887 | #define to_intel_encoder(x) container_of(x, struct intel_encoder, base) |
79e53945 | 888 | #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base) |
b840d907 | 889 | #define to_intel_plane(x) container_of(x, struct intel_plane, base) |
ea2c67bb | 890 | #define to_intel_plane_state(x) container_of(x, struct intel_plane_state, base) |
155e6369 | 891 | #define intel_fb_obj(x) (x ? to_intel_framebuffer(x)->obj : NULL) |
79e53945 | 892 | |
f5bbfca3 | 893 | struct intel_hdmi { |
f0f59a00 | 894 | i915_reg_t hdmi_reg; |
f5bbfca3 | 895 | int ddc_bus; |
b1ba124d VS |
896 | struct { |
897 | enum drm_dp_dual_mode_type type; | |
898 | int max_tmds_clock; | |
899 | } dp_dual_mode; | |
0f2a2a75 | 900 | bool limited_color_range; |
55bc60db | 901 | bool color_range_auto; |
f5bbfca3 ED |
902 | bool has_hdmi_sink; |
903 | bool has_audio; | |
904 | enum hdmi_force_audio force_audio; | |
abedc077 | 905 | bool rgb_quant_range_selectable; |
94a11ddc | 906 | enum hdmi_picture_aspect aspect_ratio; |
d8b4c43a | 907 | struct intel_connector *attached_connector; |
f5bbfca3 | 908 | void (*write_infoframe)(struct drm_encoder *encoder, |
ac240288 | 909 | const struct intel_crtc_state *crtc_state, |
178f736a | 910 | enum hdmi_infoframe_type type, |
fff63867 | 911 | const void *frame, ssize_t len); |
687f4d06 | 912 | void (*set_infoframes)(struct drm_encoder *encoder, |
6897b4b5 | 913 | bool enable, |
ac240288 ML |
914 | const struct intel_crtc_state *crtc_state, |
915 | const struct drm_connector_state *conn_state); | |
cda0aaaf VS |
916 | bool (*infoframe_enabled)(struct drm_encoder *encoder, |
917 | const struct intel_crtc_state *pipe_config); | |
f5bbfca3 ED |
918 | }; |
919 | ||
0e32b39c | 920 | struct intel_dp_mst_encoder; |
b091cd92 | 921 | #define DP_MAX_DOWNSTREAM_PORTS 0x10 |
54d63ca6 | 922 | |
fe3cd48d R |
923 | /* |
924 | * enum link_m_n_set: | |
925 | * When platform provides two set of M_N registers for dp, we can | |
926 | * program them and switch between them incase of DRRS. | |
927 | * But When only one such register is provided, we have to program the | |
928 | * required divider value on that registers itself based on the DRRS state. | |
929 | * | |
930 | * M1_N1 : Program dp_m_n on M1_N1 registers | |
931 | * dp_m2_n2 on M2_N2 registers (If supported) | |
932 | * | |
933 | * M2_N2 : Program dp_m2_n2 on M1_N1 registers | |
934 | * M2_N2 registers are not supported | |
935 | */ | |
936 | ||
937 | enum link_m_n_set { | |
938 | /* Sets the m1_n1 and m2_n2 */ | |
939 | M1_N1 = 0, | |
940 | M2_N2 | |
941 | }; | |
942 | ||
7b3fc170 ID |
943 | struct intel_dp_desc { |
944 | u8 oui[3]; | |
945 | u8 device_id[6]; | |
946 | u8 hw_rev; | |
947 | u8 sw_major_rev; | |
948 | u8 sw_minor_rev; | |
949 | } __packed; | |
950 | ||
c1617abc MN |
951 | struct intel_dp_compliance_data { |
952 | unsigned long edid; | |
611032bf MN |
953 | uint8_t video_pattern; |
954 | uint16_t hdisplay, vdisplay; | |
955 | uint8_t bpc; | |
c1617abc MN |
956 | }; |
957 | ||
958 | struct intel_dp_compliance { | |
959 | unsigned long test_type; | |
960 | struct intel_dp_compliance_data test_data; | |
961 | bool test_active; | |
da15f7cb MN |
962 | int test_link_rate; |
963 | u8 test_lane_count; | |
c1617abc MN |
964 | }; |
965 | ||
54d63ca6 | 966 | struct intel_dp { |
f0f59a00 VS |
967 | i915_reg_t output_reg; |
968 | i915_reg_t aux_ch_ctl_reg; | |
969 | i915_reg_t aux_ch_data_reg[5]; | |
54d63ca6 | 970 | uint32_t DP; |
901c2daf VS |
971 | int link_rate; |
972 | uint8_t lane_count; | |
30d9aa42 | 973 | uint8_t sink_count; |
64ee2fd2 | 974 | bool link_mst; |
54d63ca6 | 975 | bool has_audio; |
7d23e3c3 | 976 | bool detect_done; |
c92bd2fa | 977 | bool channel_eq_status; |
d7e8ef02 | 978 | bool reset_link_params; |
54d63ca6 | 979 | enum hdmi_force_audio force_audio; |
0f2a2a75 | 980 | bool limited_color_range; |
55bc60db | 981 | bool color_range_auto; |
54d63ca6 | 982 | uint8_t dpcd[DP_RECEIVER_CAP_SIZE]; |
2293bb5c | 983 | uint8_t psr_dpcd[EDP_PSR_RECEIVER_CAP_SIZE]; |
b091cd92 | 984 | uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS]; |
86ee27b5 | 985 | uint8_t edp_dpcd[EDP_DISPLAY_CTL_CAP_SIZE]; |
55cfc580 JN |
986 | /* source rates */ |
987 | int num_source_rates; | |
988 | const int *source_rates; | |
68f357cb JN |
989 | /* sink rates as reported by DP_MAX_LINK_RATE/DP_SUPPORTED_LINK_RATES */ |
990 | int num_sink_rates; | |
94ca719e | 991 | int sink_rates[DP_MAX_SUPPORTED_RATES]; |
68f357cb | 992 | bool use_rate_select; |
975ee5fc JN |
993 | /* intersection of source and sink rates */ |
994 | int num_common_rates; | |
995 | int common_rates[DP_MAX_SUPPORTED_RATES]; | |
e6c0c64a JN |
996 | /* Max lane count for the current link */ |
997 | int max_link_lane_count; | |
998 | /* Max rate for the current link */ | |
999 | int max_link_rate; | |
7b3fc170 ID |
1000 | /* sink or branch descriptor */ |
1001 | struct intel_dp_desc desc; | |
9d1a1031 | 1002 | struct drm_dp_aux aux; |
5432fcaf | 1003 | enum intel_display_power_domain aux_power_domain; |
54d63ca6 SK |
1004 | uint8_t train_set[4]; |
1005 | int panel_power_up_delay; | |
1006 | int panel_power_down_delay; | |
1007 | int panel_power_cycle_delay; | |
1008 | int backlight_on_delay; | |
1009 | int backlight_off_delay; | |
54d63ca6 SK |
1010 | struct delayed_work panel_vdd_work; |
1011 | bool want_panel_vdd; | |
dce56b3c PZ |
1012 | unsigned long last_power_on; |
1013 | unsigned long last_backlight_off; | |
d28d4731 | 1014 | ktime_t panel_power_off_time; |
5d42f82a | 1015 | |
01527b31 CT |
1016 | struct notifier_block edp_notifier; |
1017 | ||
a4a5d2f8 VS |
1018 | /* |
1019 | * Pipe whose power sequencer is currently locked into | |
1020 | * this port. Only relevant on VLV/CHV. | |
1021 | */ | |
1022 | enum pipe pps_pipe; | |
9f2bdb00 VS |
1023 | /* |
1024 | * Pipe currently driving the port. Used for preventing | |
1025 | * the use of the PPS for any pipe currentrly driving | |
1026 | * external DP as that will mess things up on VLV. | |
1027 | */ | |
1028 | enum pipe active_pipe; | |
78597996 ID |
1029 | /* |
1030 | * Set if the sequencer may be reset due to a power transition, | |
1031 | * requiring a reinitialization. Only relevant on BXT. | |
1032 | */ | |
1033 | bool pps_reset; | |
36b5f425 | 1034 | struct edp_power_seq pps_delays; |
a4a5d2f8 | 1035 | |
0e32b39c DA |
1036 | bool can_mst; /* this port supports mst */ |
1037 | bool is_mst; | |
19e0b4ca | 1038 | int active_mst_links; |
0e32b39c | 1039 | /* connector directly attached - won't be use for modeset in mst world */ |
dd06f90e | 1040 | struct intel_connector *attached_connector; |
ec5b01dd | 1041 | |
0e32b39c DA |
1042 | /* mst connector list */ |
1043 | struct intel_dp_mst_encoder *mst_encoders[I915_MAX_PIPES]; | |
1044 | struct drm_dp_mst_topology_mgr mst_mgr; | |
1045 | ||
ec5b01dd | 1046 | uint32_t (*get_aux_clock_divider)(struct intel_dp *dp, int index); |
153b1100 DL |
1047 | /* |
1048 | * This function returns the value we have to program the AUX_CTL | |
1049 | * register with to kick off an AUX transaction. | |
1050 | */ | |
1051 | uint32_t (*get_aux_send_ctl)(struct intel_dp *dp, | |
1052 | bool has_aux_irq, | |
1053 | int send_bytes, | |
1054 | uint32_t aux_clock_divider); | |
ad64217b ACO |
1055 | |
1056 | /* This is called before a link training is starterd */ | |
1057 | void (*prepare_link_retrain)(struct intel_dp *intel_dp); | |
1058 | ||
c5d5ab7a | 1059 | /* Displayport compliance testing */ |
c1617abc | 1060 | struct intel_dp_compliance compliance; |
54d63ca6 SK |
1061 | }; |
1062 | ||
dbe9e61b SS |
1063 | struct intel_lspcon { |
1064 | bool active; | |
1065 | enum drm_lspcon_mode mode; | |
dbe9e61b SS |
1066 | }; |
1067 | ||
da63a9f2 PZ |
1068 | struct intel_digital_port { |
1069 | struct intel_encoder base; | |
174edf1f | 1070 | enum port port; |
bcf53de4 | 1071 | u32 saved_port_bits; |
da63a9f2 PZ |
1072 | struct intel_dp dp; |
1073 | struct intel_hdmi hdmi; | |
dbe9e61b | 1074 | struct intel_lspcon lspcon; |
b2c5c181 | 1075 | enum irqreturn (*hpd_pulse)(struct intel_digital_port *, bool); |
b0b33846 | 1076 | bool release_cl2_override; |
ccb1a831 | 1077 | uint8_t max_lanes; |
62b69566 | 1078 | enum intel_display_power_domain ddi_io_power_domain; |
da63a9f2 PZ |
1079 | }; |
1080 | ||
0e32b39c DA |
1081 | struct intel_dp_mst_encoder { |
1082 | struct intel_encoder base; | |
1083 | enum pipe pipe; | |
1084 | struct intel_digital_port *primary; | |
0552f765 | 1085 | struct intel_connector *connector; |
0e32b39c DA |
1086 | }; |
1087 | ||
65d64cc5 | 1088 | static inline enum dpio_channel |
89b667f8 JB |
1089 | vlv_dport_to_channel(struct intel_digital_port *dport) |
1090 | { | |
1091 | switch (dport->port) { | |
1092 | case PORT_B: | |
00fc31b7 | 1093 | case PORT_D: |
e4607fcf | 1094 | return DPIO_CH0; |
89b667f8 | 1095 | case PORT_C: |
e4607fcf | 1096 | return DPIO_CH1; |
89b667f8 JB |
1097 | default: |
1098 | BUG(); | |
1099 | } | |
1100 | } | |
1101 | ||
65d64cc5 VS |
1102 | static inline enum dpio_phy |
1103 | vlv_dport_to_phy(struct intel_digital_port *dport) | |
1104 | { | |
1105 | switch (dport->port) { | |
1106 | case PORT_B: | |
1107 | case PORT_C: | |
1108 | return DPIO_PHY0; | |
1109 | case PORT_D: | |
1110 | return DPIO_PHY1; | |
1111 | default: | |
1112 | BUG(); | |
1113 | } | |
1114 | } | |
1115 | ||
1116 | static inline enum dpio_channel | |
eb69b0e5 CML |
1117 | vlv_pipe_to_channel(enum pipe pipe) |
1118 | { | |
1119 | switch (pipe) { | |
1120 | case PIPE_A: | |
1121 | case PIPE_C: | |
1122 | return DPIO_CH0; | |
1123 | case PIPE_B: | |
1124 | return DPIO_CH1; | |
1125 | default: | |
1126 | BUG(); | |
1127 | } | |
1128 | } | |
1129 | ||
e2af48c6 | 1130 | static inline struct intel_crtc * |
b91eb5cc | 1131 | intel_get_crtc_for_pipe(struct drm_i915_private *dev_priv, enum pipe pipe) |
f875c15a | 1132 | { |
f875c15a CW |
1133 | return dev_priv->pipe_to_crtc_mapping[pipe]; |
1134 | } | |
1135 | ||
e2af48c6 | 1136 | static inline struct intel_crtc * |
b91eb5cc | 1137 | intel_get_crtc_for_plane(struct drm_i915_private *dev_priv, enum plane plane) |
417ae147 | 1138 | { |
417ae147 CW |
1139 | return dev_priv->plane_to_crtc_mapping[plane]; |
1140 | } | |
1141 | ||
51cbaf01 ML |
1142 | struct intel_flip_work { |
1143 | struct work_struct unpin_work; | |
1144 | struct work_struct mmio_work; | |
1145 | ||
5a21b665 | 1146 | struct drm_crtc *crtc; |
be1e3415 | 1147 | struct i915_vma *old_vma; |
5a21b665 DV |
1148 | struct drm_framebuffer *old_fb; |
1149 | struct drm_i915_gem_object *pending_flip_obj; | |
4e5359cd | 1150 | struct drm_pending_vblank_event *event; |
e7d841ca | 1151 | atomic_t pending; |
5a21b665 DV |
1152 | u32 flip_count; |
1153 | u32 gtt_offset; | |
1154 | struct drm_i915_gem_request *flip_queued_req; | |
66f59c5c | 1155 | u32 flip_queued_vblank; |
5a21b665 DV |
1156 | u32 flip_ready_vblank; |
1157 | unsigned int rotation; | |
4e5359cd SF |
1158 | }; |
1159 | ||
5f1aae65 | 1160 | struct intel_load_detect_pipe { |
edde3617 | 1161 | struct drm_atomic_state *restore_state; |
5f1aae65 | 1162 | }; |
79e53945 | 1163 | |
5f1aae65 PZ |
1164 | static inline struct intel_encoder * |
1165 | intel_attached_encoder(struct drm_connector *connector) | |
df0e9248 CW |
1166 | { |
1167 | return to_intel_connector(connector)->encoder; | |
1168 | } | |
1169 | ||
da63a9f2 PZ |
1170 | static inline struct intel_digital_port * |
1171 | enc_to_dig_port(struct drm_encoder *encoder) | |
1172 | { | |
9a5da00b ACO |
1173 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
1174 | ||
1175 | switch (intel_encoder->type) { | |
1176 | case INTEL_OUTPUT_UNKNOWN: | |
1177 | WARN_ON(!HAS_DDI(to_i915(encoder->dev))); | |
1178 | case INTEL_OUTPUT_DP: | |
1179 | case INTEL_OUTPUT_EDP: | |
1180 | case INTEL_OUTPUT_HDMI: | |
1181 | return container_of(encoder, struct intel_digital_port, | |
1182 | base.base); | |
1183 | default: | |
1184 | return NULL; | |
1185 | } | |
9ff8c9ba ID |
1186 | } |
1187 | ||
0e32b39c DA |
1188 | static inline struct intel_dp_mst_encoder * |
1189 | enc_to_mst(struct drm_encoder *encoder) | |
1190 | { | |
1191 | return container_of(encoder, struct intel_dp_mst_encoder, base.base); | |
1192 | } | |
1193 | ||
9ff8c9ba ID |
1194 | static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder) |
1195 | { | |
1196 | return &enc_to_dig_port(encoder)->dp; | |
da63a9f2 PZ |
1197 | } |
1198 | ||
1199 | static inline struct intel_digital_port * | |
1200 | dp_to_dig_port(struct intel_dp *intel_dp) | |
1201 | { | |
1202 | return container_of(intel_dp, struct intel_digital_port, dp); | |
1203 | } | |
1204 | ||
dd75f6dd ID |
1205 | static inline struct intel_lspcon * |
1206 | dp_to_lspcon(struct intel_dp *intel_dp) | |
1207 | { | |
1208 | return &dp_to_dig_port(intel_dp)->lspcon; | |
1209 | } | |
1210 | ||
da63a9f2 PZ |
1211 | static inline struct intel_digital_port * |
1212 | hdmi_to_dig_port(struct intel_hdmi *intel_hdmi) | |
1213 | { | |
1214 | return container_of(intel_hdmi, struct intel_digital_port, hdmi); | |
7739c33b PZ |
1215 | } |
1216 | ||
47339cd9 | 1217 | /* intel_fifo_underrun.c */ |
a72e4c9f | 1218 | bool intel_set_cpu_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
87440425 | 1219 | enum pipe pipe, bool enable); |
a72e4c9f | 1220 | bool intel_set_pch_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
87440425 PZ |
1221 | enum transcoder pch_transcoder, |
1222 | bool enable); | |
1f7247c0 DV |
1223 | void intel_cpu_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, |
1224 | enum pipe pipe); | |
1225 | void intel_pch_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, | |
1226 | enum transcoder pch_transcoder); | |
aca7b684 VS |
1227 | void intel_check_cpu_fifo_underruns(struct drm_i915_private *dev_priv); |
1228 | void intel_check_pch_fifo_underruns(struct drm_i915_private *dev_priv); | |
47339cd9 DV |
1229 | |
1230 | /* i915_irq.c */ | |
480c8033 DV |
1231 | void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); |
1232 | void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
f4e9af4f AG |
1233 | void gen6_reset_pm_iir(struct drm_i915_private *dev_priv, u32 mask); |
1234 | void gen6_mask_pm_irq(struct drm_i915_private *dev_priv, u32 mask); | |
1235 | void gen6_unmask_pm_irq(struct drm_i915_private *dev_priv, u32 mask); | |
480c8033 DV |
1236 | void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); |
1237 | void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
dc97997a | 1238 | void gen6_reset_rps_interrupts(struct drm_i915_private *dev_priv); |
91d14251 TU |
1239 | void gen6_enable_rps_interrupts(struct drm_i915_private *dev_priv); |
1240 | void gen6_disable_rps_interrupts(struct drm_i915_private *dev_priv); | |
1300b4f8 CW |
1241 | |
1242 | static inline u32 gen6_sanitize_rps_pm_mask(const struct drm_i915_private *i915, | |
1243 | u32 mask) | |
1244 | { | |
1245 | return mask & ~i915->rps.pm_intrmsk_mbz; | |
1246 | } | |
1247 | ||
b963291c DV |
1248 | void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv); |
1249 | void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv); | |
9df7575f JB |
1250 | static inline bool intel_irqs_enabled(struct drm_i915_private *dev_priv) |
1251 | { | |
1252 | /* | |
1253 | * We only use drm_irq_uninstall() at unload and VT switch, so | |
1254 | * this is the only thing we need to check. | |
1255 | */ | |
2aeb7d3a | 1256 | return dev_priv->pm.irqs_enabled; |
9df7575f JB |
1257 | } |
1258 | ||
a225f079 | 1259 | int intel_get_crtc_scanline(struct intel_crtc *crtc); |
4c6c03be DL |
1260 | void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv, |
1261 | unsigned int pipe_mask); | |
aae8ba84 VS |
1262 | void gen8_irq_power_well_pre_disable(struct drm_i915_private *dev_priv, |
1263 | unsigned int pipe_mask); | |
26705e20 SAK |
1264 | void gen9_reset_guc_interrupts(struct drm_i915_private *dev_priv); |
1265 | void gen9_enable_guc_interrupts(struct drm_i915_private *dev_priv); | |
1266 | void gen9_disable_guc_interrupts(struct drm_i915_private *dev_priv); | |
5f1aae65 | 1267 | |
5f1aae65 | 1268 | /* intel_crt.c */ |
c39055b0 | 1269 | void intel_crt_init(struct drm_i915_private *dev_priv); |
9504a892 | 1270 | void intel_crt_reset(struct drm_encoder *encoder); |
5f1aae65 PZ |
1271 | |
1272 | /* intel_ddi.c */ | |
b7076546 ML |
1273 | void intel_ddi_fdi_post_disable(struct intel_encoder *intel_encoder, |
1274 | struct intel_crtc_state *old_crtc_state, | |
1275 | struct drm_connector_state *old_conn_state); | |
dc4a1094 ACO |
1276 | void hsw_fdi_link_train(struct intel_crtc *crtc, |
1277 | const struct intel_crtc_state *crtc_state); | |
c39055b0 | 1278 | void intel_ddi_init(struct drm_i915_private *dev_priv, enum port port); |
87440425 PZ |
1279 | enum port intel_ddi_get_encoder_port(struct intel_encoder *intel_encoder); |
1280 | bool intel_ddi_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe); | |
3dc38eea | 1281 | void intel_ddi_enable_transcoder_func(const struct intel_crtc_state *crtc_state); |
87440425 PZ |
1282 | void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv, |
1283 | enum transcoder cpu_transcoder); | |
3dc38eea ACO |
1284 | void intel_ddi_enable_pipe_clock(const struct intel_crtc_state *crtc_state); |
1285 | void intel_ddi_disable_pipe_clock(const struct intel_crtc_state *crtc_state); | |
44a126ba PZ |
1286 | struct intel_encoder * |
1287 | intel_ddi_get_crtc_new_encoder(struct intel_crtc_state *crtc_state); | |
3dc38eea | 1288 | void intel_ddi_set_pipe_settings(const struct intel_crtc_state *crtc_state); |
ad64217b | 1289 | void intel_ddi_prepare_link_retrain(struct intel_dp *intel_dp); |
87440425 | 1290 | bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector); |
9935f7fa LY |
1291 | bool intel_ddi_is_audio_enabled(struct drm_i915_private *dev_priv, |
1292 | struct intel_crtc *intel_crtc); | |
87440425 | 1293 | void intel_ddi_get_config(struct intel_encoder *encoder, |
5cec258b | 1294 | struct intel_crtc_state *pipe_config); |
5f1aae65 | 1295 | |
0e32b39c | 1296 | void intel_ddi_clock_get(struct intel_encoder *encoder, |
5cec258b | 1297 | struct intel_crtc_state *pipe_config); |
3dc38eea ACO |
1298 | void intel_ddi_set_vc_payload_alloc(const struct intel_crtc_state *crtc_state, |
1299 | bool state); | |
f8896f5d | 1300 | uint32_t ddi_signal_levels(struct intel_dp *intel_dp); |
ffe5111e VS |
1301 | u8 intel_ddi_dp_voltage_max(struct intel_encoder *encoder); |
1302 | ||
d88c4afd VS |
1303 | unsigned int intel_fb_align_height(const struct drm_framebuffer *fb, |
1304 | int plane, unsigned int height); | |
b680c37a | 1305 | |
7c10a2b5 | 1306 | /* intel_audio.c */ |
88212941 | 1307 | void intel_init_audio_hooks(struct drm_i915_private *dev_priv); |
bbf35e9d ML |
1308 | void intel_audio_codec_enable(struct intel_encoder *encoder, |
1309 | const struct intel_crtc_state *crtc_state, | |
1310 | const struct drm_connector_state *conn_state); | |
69bfe1a9 | 1311 | void intel_audio_codec_disable(struct intel_encoder *encoder); |
58fddc28 ID |
1312 | void i915_audio_component_init(struct drm_i915_private *dev_priv); |
1313 | void i915_audio_component_cleanup(struct drm_i915_private *dev_priv); | |
eef57324 JA |
1314 | void intel_audio_init(struct drm_i915_private *dev_priv); |
1315 | void intel_audio_deinit(struct drm_i915_private *dev_priv); | |
7c10a2b5 | 1316 | |
7ff89ca2 | 1317 | /* intel_cdclk.c */ |
e1cd3325 PZ |
1318 | void skl_init_cdclk(struct drm_i915_private *dev_priv); |
1319 | void skl_uninit_cdclk(struct drm_i915_private *dev_priv); | |
1320 | void bxt_init_cdclk(struct drm_i915_private *dev_priv); | |
1321 | void bxt_uninit_cdclk(struct drm_i915_private *dev_priv); | |
7ff89ca2 VS |
1322 | void intel_init_cdclk_hooks(struct drm_i915_private *dev_priv); |
1323 | void intel_update_max_cdclk(struct drm_i915_private *dev_priv); | |
1324 | void intel_update_cdclk(struct drm_i915_private *dev_priv); | |
1325 | void intel_update_rawclk(struct drm_i915_private *dev_priv); | |
49cd97a3 VS |
1326 | bool intel_cdclk_state_compare(const struct intel_cdclk_state *a, |
1327 | const struct intel_cdclk_state *b); | |
b0587e4d VS |
1328 | void intel_set_cdclk(struct drm_i915_private *dev_priv, |
1329 | const struct intel_cdclk_state *cdclk_state); | |
7ff89ca2 | 1330 | |
b680c37a | 1331 | /* intel_display.c */ |
65f2130c | 1332 | enum transcoder intel_crtc_pch_transcoder(struct intel_crtc *crtc); |
19ab4ed3 | 1333 | void intel_update_rawclk(struct drm_i915_private *dev_priv); |
49cd97a3 | 1334 | int vlv_get_hpll_vco(struct drm_i915_private *dev_priv); |
c30fec65 VS |
1335 | int vlv_get_cck_clock(struct drm_i915_private *dev_priv, |
1336 | const char *name, u32 reg, int ref_freq); | |
7ff89ca2 VS |
1337 | int vlv_get_cck_clock_hpll(struct drm_i915_private *dev_priv, |
1338 | const char *name, u32 reg); | |
b7076546 ML |
1339 | void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv); |
1340 | void lpt_disable_iclkip(struct drm_i915_private *dev_priv); | |
65a3fea0 | 1341 | extern const struct drm_plane_funcs intel_plane_funcs; |
88212941 | 1342 | void intel_init_display_hooks(struct drm_i915_private *dev_priv); |
6687c906 | 1343 | unsigned int intel_fb_xy_to_linear(int x, int y, |
2949056c VS |
1344 | const struct intel_plane_state *state, |
1345 | int plane); | |
6687c906 | 1346 | void intel_add_fb_offsets(int *x, int *y, |
2949056c | 1347 | const struct intel_plane_state *state, int plane); |
1663b9d6 | 1348 | unsigned int intel_rotation_info_size(const struct intel_rotation_info *rot_info); |
49d73912 | 1349 | bool intel_has_pending_fb_unpin(struct drm_i915_private *dev_priv); |
7d993739 TU |
1350 | void intel_mark_busy(struct drm_i915_private *dev_priv); |
1351 | void intel_mark_idle(struct drm_i915_private *dev_priv); | |
87440425 | 1352 | void intel_crtc_restore_mode(struct drm_crtc *crtc); |
70e0bd74 | 1353 | int intel_display_suspend(struct drm_device *dev); |
8090ba8c | 1354 | void intel_pps_unlock_regs_wa(struct drm_i915_private *dev_priv); |
87440425 | 1355 | void intel_encoder_destroy(struct drm_encoder *encoder); |
08d9bc92 ACO |
1356 | int intel_connector_init(struct intel_connector *); |
1357 | struct intel_connector *intel_connector_alloc(void); | |
87440425 | 1358 | bool intel_connector_get_hw_state(struct intel_connector *connector); |
87440425 PZ |
1359 | void intel_connector_attach_encoder(struct intel_connector *connector, |
1360 | struct intel_encoder *encoder); | |
87440425 PZ |
1361 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, |
1362 | struct drm_crtc *crtc); | |
752aa88a | 1363 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector); |
08d7b3d1 CW |
1364 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
1365 | struct drm_file *file_priv); | |
87440425 PZ |
1366 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
1367 | enum pipe pipe); | |
2d84d2b3 VS |
1368 | static inline bool |
1369 | intel_crtc_has_type(const struct intel_crtc_state *crtc_state, | |
1370 | enum intel_output_type type) | |
1371 | { | |
1372 | return crtc_state->output_types & (1 << type); | |
1373 | } | |
37a5650b VS |
1374 | static inline bool |
1375 | intel_crtc_has_dp_encoder(const struct intel_crtc_state *crtc_state) | |
1376 | { | |
1377 | return crtc_state->output_types & | |
cca0502b | 1378 | ((1 << INTEL_OUTPUT_DP) | |
37a5650b VS |
1379 | (1 << INTEL_OUTPUT_DP_MST) | |
1380 | (1 << INTEL_OUTPUT_EDP)); | |
1381 | } | |
4f905cf9 | 1382 | static inline void |
0f0f74bc | 1383 | intel_wait_for_vblank(struct drm_i915_private *dev_priv, enum pipe pipe) |
4f905cf9 | 1384 | { |
0f0f74bc | 1385 | drm_wait_one_vblank(&dev_priv->drm, pipe); |
4f905cf9 | 1386 | } |
0c241d5b | 1387 | static inline void |
0f0f74bc | 1388 | intel_wait_for_vblank_if_active(struct drm_i915_private *dev_priv, int pipe) |
0c241d5b | 1389 | { |
b91eb5cc | 1390 | const struct intel_crtc *crtc = intel_get_crtc_for_pipe(dev_priv, pipe); |
0c241d5b VS |
1391 | |
1392 | if (crtc->active) | |
0f0f74bc | 1393 | intel_wait_for_vblank(dev_priv, pipe); |
0c241d5b | 1394 | } |
a2991414 ML |
1395 | |
1396 | u32 intel_crtc_get_vblank_counter(struct intel_crtc *crtc); | |
1397 | ||
87440425 | 1398 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp); |
e4607fcf | 1399 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
9b6de0a1 VS |
1400 | struct intel_digital_port *dport, |
1401 | unsigned int expected_mask); | |
6c5ed5ae ML |
1402 | int intel_get_load_detect_pipe(struct drm_connector *connector, |
1403 | struct drm_display_mode *mode, | |
1404 | struct intel_load_detect_pipe *old, | |
1405 | struct drm_modeset_acquire_ctx *ctx); | |
87440425 | 1406 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
49172fee ACO |
1407 | struct intel_load_detect_pipe *old, |
1408 | struct drm_modeset_acquire_ctx *ctx); | |
058d88c4 CW |
1409 | struct i915_vma * |
1410 | intel_pin_and_fence_fb_obj(struct drm_framebuffer *fb, unsigned int rotation); | |
be1e3415 | 1411 | void intel_unpin_fb_vma(struct i915_vma *vma); |
a8bb6818 | 1412 | struct drm_framebuffer * |
24dbf51a CW |
1413 | intel_framebuffer_create(struct drm_i915_gem_object *obj, |
1414 | struct drm_mode_fb_cmd2 *mode_cmd); | |
5a21b665 | 1415 | void intel_finish_page_flip_cs(struct drm_i915_private *dev_priv, int pipe); |
51cbaf01 | 1416 | void intel_finish_page_flip_mmio(struct drm_i915_private *dev_priv, int pipe); |
5a21b665 | 1417 | void intel_check_page_flip(struct drm_i915_private *dev_priv, int pipe); |
6beb8c23 | 1418 | int intel_prepare_plane_fb(struct drm_plane *plane, |
1832040d | 1419 | struct drm_plane_state *new_state); |
38f3ce3a | 1420 | void intel_cleanup_plane_fb(struct drm_plane *plane, |
1832040d | 1421 | struct drm_plane_state *old_state); |
a98b3431 MR |
1422 | int intel_plane_atomic_get_property(struct drm_plane *plane, |
1423 | const struct drm_plane_state *state, | |
1424 | struct drm_property *property, | |
1425 | uint64_t *val); | |
1426 | int intel_plane_atomic_set_property(struct drm_plane *plane, | |
1427 | struct drm_plane_state *state, | |
1428 | struct drm_property *property, | |
1429 | uint64_t val); | |
da20eabd ML |
1430 | int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state, |
1431 | struct drm_plane_state *plane_state); | |
716c2e55 | 1432 | |
7abd4b35 ACO |
1433 | void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1434 | enum pipe pipe); | |
1435 | ||
30ad9814 | 1436 | int vlv_force_pll_on(struct drm_i915_private *dev_priv, enum pipe pipe, |
3f36b937 | 1437 | const struct dpll *dpll); |
30ad9814 | 1438 | void vlv_force_pll_off(struct drm_i915_private *dev_priv, enum pipe pipe); |
8802e5b6 | 1439 | int lpt_get_iclkip(struct drm_i915_private *dev_priv); |
d288f65f | 1440 | |
716c2e55 | 1441 | /* modesetting asserts */ |
b680c37a DV |
1442 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1443 | enum pipe pipe); | |
55607e8a DV |
1444 | void assert_pll(struct drm_i915_private *dev_priv, |
1445 | enum pipe pipe, bool state); | |
1446 | #define assert_pll_enabled(d, p) assert_pll(d, p, true) | |
1447 | #define assert_pll_disabled(d, p) assert_pll(d, p, false) | |
8563b1e8 LL |
1448 | void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state); |
1449 | #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true) | |
1450 | #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false) | |
55607e8a DV |
1451 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1452 | enum pipe pipe, bool state); | |
1453 | #define assert_fdi_rx_pll_enabled(d, p) assert_fdi_rx_pll(d, p, true) | |
1454 | #define assert_fdi_rx_pll_disabled(d, p) assert_fdi_rx_pll(d, p, false) | |
87440425 | 1455 | void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, bool state); |
b840d907 JB |
1456 | #define assert_pipe_enabled(d, p) assert_pipe(d, p, true) |
1457 | #define assert_pipe_disabled(d, p) assert_pipe(d, p, false) | |
4f2d9934 | 1458 | u32 intel_compute_tile_offset(int *x, int *y, |
2949056c | 1459 | const struct intel_plane_state *state, int plane); |
c033666a CW |
1460 | void intel_prepare_reset(struct drm_i915_private *dev_priv); |
1461 | void intel_finish_reset(struct drm_i915_private *dev_priv); | |
a14cb6fc PZ |
1462 | void hsw_enable_pc8(struct drm_i915_private *dev_priv); |
1463 | void hsw_disable_pc8(struct drm_i915_private *dev_priv); | |
da2f41d1 | 1464 | void gen9_sanitize_dc_state(struct drm_i915_private *dev_priv); |
664326f8 SK |
1465 | void bxt_enable_dc9(struct drm_i915_private *dev_priv); |
1466 | void bxt_disable_dc9(struct drm_i915_private *dev_priv); | |
f62c79b3 | 1467 | void gen9_enable_dc5(struct drm_i915_private *dev_priv); |
c89e39f3 | 1468 | unsigned int skl_cdclk_get_vco(unsigned int freq); |
0a9d2bed AM |
1469 | void skl_enable_dc6(struct drm_i915_private *dev_priv); |
1470 | void skl_disable_dc6(struct drm_i915_private *dev_priv); | |
87440425 | 1471 | void intel_dp_get_m_n(struct intel_crtc *crtc, |
5cec258b | 1472 | struct intel_crtc_state *pipe_config); |
fe3cd48d | 1473 | void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n); |
87440425 | 1474 | int intel_dotclock_calculate(int link_freq, const struct intel_link_m_n *m_n); |
5ab7b0b7 | 1475 | bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock, |
9e2c8475 ACO |
1476 | struct dpll *best_clock); |
1477 | int chv_calc_dpll_params(int refclk, struct dpll *pll_clock); | |
dccbea3b | 1478 | |
525b9311 | 1479 | bool intel_crtc_active(struct intel_crtc *crtc); |
20bc8673 VS |
1480 | void hsw_enable_ips(struct intel_crtc *crtc); |
1481 | void hsw_disable_ips(struct intel_crtc *crtc); | |
79f255a0 | 1482 | enum intel_display_power_domain intel_port_to_power_domain(enum port port); |
f6a83288 | 1483 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 1484 | struct intel_crtc_state *pipe_config); |
86adf9d7 | 1485 | |
e435d6e5 | 1486 | int skl_update_scaler_crtc(struct intel_crtc_state *crtc_state); |
6156a456 | 1487 | int skl_max_scale(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state); |
8ea30864 | 1488 | |
be1e3415 CW |
1489 | static inline u32 intel_plane_ggtt_offset(const struct intel_plane_state *state) |
1490 | { | |
1491 | return i915_ggtt_offset(state->vma); | |
1492 | } | |
dedf278c | 1493 | |
2e881264 VS |
1494 | u32 skl_plane_ctl(const struct intel_crtc_state *crtc_state, |
1495 | const struct intel_plane_state *plane_state); | |
d2196774 VS |
1496 | u32 skl_plane_stride(const struct drm_framebuffer *fb, int plane, |
1497 | unsigned int rotation); | |
b63a16f6 | 1498 | int skl_check_plane_surface(struct intel_plane_state *plane_state); |
f9407ae1 | 1499 | int i9xx_check_plane_surface(struct intel_plane_state *plane_state); |
121920fa | 1500 | |
eb805623 | 1501 | /* intel_csr.c */ |
f4448375 | 1502 | void intel_csr_ucode_init(struct drm_i915_private *); |
2abc525b | 1503 | void intel_csr_load_program(struct drm_i915_private *); |
f4448375 | 1504 | void intel_csr_ucode_fini(struct drm_i915_private *); |
f74ed08d ID |
1505 | void intel_csr_ucode_suspend(struct drm_i915_private *); |
1506 | void intel_csr_ucode_resume(struct drm_i915_private *); | |
eb805623 | 1507 | |
5f1aae65 | 1508 | /* intel_dp.c */ |
c39055b0 ACO |
1509 | bool intel_dp_init(struct drm_i915_private *dev_priv, i915_reg_t output_reg, |
1510 | enum port port); | |
87440425 PZ |
1511 | bool intel_dp_init_connector(struct intel_digital_port *intel_dig_port, |
1512 | struct intel_connector *intel_connector); | |
901c2daf | 1513 | void intel_dp_set_link_params(struct intel_dp *intel_dp, |
dfa10480 ACO |
1514 | int link_rate, uint8_t lane_count, |
1515 | bool link_mst); | |
fdb14d33 MN |
1516 | int intel_dp_get_link_train_fallback_values(struct intel_dp *intel_dp, |
1517 | int link_rate, uint8_t lane_count); | |
87440425 | 1518 | void intel_dp_start_link_train(struct intel_dp *intel_dp); |
87440425 PZ |
1519 | void intel_dp_stop_link_train(struct intel_dp *intel_dp); |
1520 | void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode); | |
bf93ba67 ID |
1521 | void intel_dp_encoder_reset(struct drm_encoder *encoder); |
1522 | void intel_dp_encoder_suspend(struct intel_encoder *intel_encoder); | |
87440425 | 1523 | void intel_dp_encoder_destroy(struct drm_encoder *encoder); |
d2e216d0 | 1524 | int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc); |
87440425 | 1525 | bool intel_dp_compute_config(struct intel_encoder *encoder, |
0a478c27 ML |
1526 | struct intel_crtc_state *pipe_config, |
1527 | struct drm_connector_state *conn_state); | |
dd11bc10 | 1528 | bool intel_dp_is_edp(struct drm_i915_private *dev_priv, enum port port); |
b2c5c181 DV |
1529 | enum irqreturn intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port, |
1530 | bool long_hpd); | |
4be73780 DV |
1531 | void intel_edp_backlight_on(struct intel_dp *intel_dp); |
1532 | void intel_edp_backlight_off(struct intel_dp *intel_dp); | |
24f3e092 | 1533 | void intel_edp_panel_vdd_on(struct intel_dp *intel_dp); |
4be73780 DV |
1534 | void intel_edp_panel_on(struct intel_dp *intel_dp); |
1535 | void intel_edp_panel_off(struct intel_dp *intel_dp); | |
0e32b39c DA |
1536 | void intel_dp_mst_suspend(struct drm_device *dev); |
1537 | void intel_dp_mst_resume(struct drm_device *dev); | |
50fec21a | 1538 | int intel_dp_max_link_rate(struct intel_dp *intel_dp); |
3d65a735 | 1539 | int intel_dp_max_lane_count(struct intel_dp *intel_dp); |
ed4e9c1d | 1540 | int intel_dp_rate_select(struct intel_dp *intel_dp, int rate); |
0e32b39c | 1541 | void intel_dp_hot_plug(struct intel_encoder *intel_encoder); |
78597996 | 1542 | void intel_power_sequencer_reset(struct drm_i915_private *dev_priv); |
0bc12bcb | 1543 | uint32_t intel_dp_pack_aux(const uint8_t *src, int src_bytes); |
4a3b8769 | 1544 | void intel_plane_destroy(struct drm_plane *plane); |
85cb48a1 ML |
1545 | void intel_edp_drrs_enable(struct intel_dp *intel_dp, |
1546 | struct intel_crtc_state *crtc_state); | |
1547 | void intel_edp_drrs_disable(struct intel_dp *intel_dp, | |
1548 | struct intel_crtc_state *crtc_state); | |
5748b6a1 CW |
1549 | void intel_edp_drrs_invalidate(struct drm_i915_private *dev_priv, |
1550 | unsigned int frontbuffer_bits); | |
1551 | void intel_edp_drrs_flush(struct drm_i915_private *dev_priv, | |
1552 | unsigned int frontbuffer_bits); | |
0bc12bcb | 1553 | |
94223d04 ACO |
1554 | void |
1555 | intel_dp_program_link_training_pattern(struct intel_dp *intel_dp, | |
1556 | uint8_t dp_train_pat); | |
1557 | void | |
1558 | intel_dp_set_signal_levels(struct intel_dp *intel_dp); | |
1559 | void intel_dp_set_idle_link_train(struct intel_dp *intel_dp); | |
1560 | uint8_t | |
1561 | intel_dp_voltage_max(struct intel_dp *intel_dp); | |
1562 | uint8_t | |
1563 | intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing); | |
1564 | void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock, | |
1565 | uint8_t *link_bw, uint8_t *rate_select); | |
e588fa18 | 1566 | bool intel_dp_source_supports_hbr2(struct intel_dp *intel_dp); |
94223d04 ACO |
1567 | bool |
1568 | intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE]); | |
1569 | ||
419b1b7a ACO |
1570 | static inline unsigned int intel_dp_unused_lane_mask(int lane_count) |
1571 | { | |
1572 | return ~((1 << lane_count) - 1) & 0xf; | |
1573 | } | |
1574 | ||
24e807e7 | 1575 | bool intel_dp_read_dpcd(struct intel_dp *intel_dp); |
489375c8 ID |
1576 | bool __intel_dp_read_desc(struct intel_dp *intel_dp, |
1577 | struct intel_dp_desc *desc); | |
12a47a42 | 1578 | bool intel_dp_read_desc(struct intel_dp *intel_dp); |
22a2c8e0 DP |
1579 | int intel_dp_link_required(int pixel_clock, int bpp); |
1580 | int intel_dp_max_data_rate(int max_link_clock, int max_lanes); | |
390b4e00 ID |
1581 | bool intel_digital_port_connected(struct drm_i915_private *dev_priv, |
1582 | struct intel_digital_port *port); | |
24e807e7 | 1583 | |
e7156c83 YA |
1584 | /* intel_dp_aux_backlight.c */ |
1585 | int intel_dp_aux_init_backlight_funcs(struct intel_connector *intel_connector); | |
1586 | ||
0e32b39c DA |
1587 | /* intel_dp_mst.c */ |
1588 | int intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_id); | |
1589 | void intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port); | |
5f1aae65 | 1590 | /* intel_dsi.c */ |
c39055b0 | 1591 | void intel_dsi_init(struct drm_i915_private *dev_priv); |
5f1aae65 | 1592 | |
90198355 JN |
1593 | /* intel_dsi_dcs_backlight.c */ |
1594 | int intel_dsi_dcs_init_backlight_funcs(struct intel_connector *intel_connector); | |
5f1aae65 PZ |
1595 | |
1596 | /* intel_dvo.c */ | |
c39055b0 | 1597 | void intel_dvo_init(struct drm_i915_private *dev_priv); |
19625e85 L |
1598 | /* intel_hotplug.c */ |
1599 | void intel_hpd_poll_init(struct drm_i915_private *dev_priv); | |
5f1aae65 PZ |
1600 | |
1601 | ||
0632fef6 | 1602 | /* legacy fbdev emulation in intel_fbdev.c */ |
0695726e | 1603 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
4520f53a | 1604 | extern int intel_fbdev_init(struct drm_device *dev); |
e00bf696 | 1605 | extern void intel_fbdev_initial_config_async(struct drm_device *dev); |
4520f53a | 1606 | extern void intel_fbdev_fini(struct drm_device *dev); |
82e3b8c1 | 1607 | extern void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous); |
0632fef6 DV |
1608 | extern void intel_fbdev_output_poll_changed(struct drm_device *dev); |
1609 | extern void intel_fbdev_restore_mode(struct drm_device *dev); | |
4520f53a DV |
1610 | #else |
1611 | static inline int intel_fbdev_init(struct drm_device *dev) | |
1612 | { | |
1613 | return 0; | |
1614 | } | |
5f1aae65 | 1615 | |
e00bf696 | 1616 | static inline void intel_fbdev_initial_config_async(struct drm_device *dev) |
4520f53a DV |
1617 | { |
1618 | } | |
1619 | ||
1620 | static inline void intel_fbdev_fini(struct drm_device *dev) | |
1621 | { | |
1622 | } | |
1623 | ||
82e3b8c1 | 1624 | static inline void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous) |
4520f53a DV |
1625 | { |
1626 | } | |
1627 | ||
d9c409d6 JN |
1628 | static inline void intel_fbdev_output_poll_changed(struct drm_device *dev) |
1629 | { | |
1630 | } | |
1631 | ||
0632fef6 | 1632 | static inline void intel_fbdev_restore_mode(struct drm_device *dev) |
4520f53a DV |
1633 | { |
1634 | } | |
1635 | #endif | |
5f1aae65 | 1636 | |
7ff0ebcc | 1637 | /* intel_fbc.c */ |
f51be2e0 PZ |
1638 | void intel_fbc_choose_crtc(struct drm_i915_private *dev_priv, |
1639 | struct drm_atomic_state *state); | |
0e631adc | 1640 | bool intel_fbc_is_active(struct drm_i915_private *dev_priv); |
faf68d92 ML |
1641 | void intel_fbc_pre_update(struct intel_crtc *crtc, |
1642 | struct intel_crtc_state *crtc_state, | |
1643 | struct intel_plane_state *plane_state); | |
1eb52238 | 1644 | void intel_fbc_post_update(struct intel_crtc *crtc); |
7ff0ebcc | 1645 | void intel_fbc_init(struct drm_i915_private *dev_priv); |
010cf73d | 1646 | void intel_fbc_init_pipe_state(struct drm_i915_private *dev_priv); |
faf68d92 ML |
1647 | void intel_fbc_enable(struct intel_crtc *crtc, |
1648 | struct intel_crtc_state *crtc_state, | |
1649 | struct intel_plane_state *plane_state); | |
c937ab3e PZ |
1650 | void intel_fbc_disable(struct intel_crtc *crtc); |
1651 | void intel_fbc_global_disable(struct drm_i915_private *dev_priv); | |
dbef0f15 PZ |
1652 | void intel_fbc_invalidate(struct drm_i915_private *dev_priv, |
1653 | unsigned int frontbuffer_bits, | |
1654 | enum fb_op_origin origin); | |
1655 | void intel_fbc_flush(struct drm_i915_private *dev_priv, | |
6f4551fe | 1656 | unsigned int frontbuffer_bits, enum fb_op_origin origin); |
7733b49b | 1657 | void intel_fbc_cleanup_cfb(struct drm_i915_private *dev_priv); |
61a585d6 | 1658 | void intel_fbc_handle_fifo_underrun_irq(struct drm_i915_private *dev_priv); |
7ff0ebcc | 1659 | |
5f1aae65 | 1660 | /* intel_hdmi.c */ |
c39055b0 ACO |
1661 | void intel_hdmi_init(struct drm_i915_private *dev_priv, i915_reg_t hdmi_reg, |
1662 | enum port port); | |
87440425 PZ |
1663 | void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, |
1664 | struct intel_connector *intel_connector); | |
1665 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder); | |
1666 | bool intel_hdmi_compute_config(struct intel_encoder *encoder, | |
0a478c27 ML |
1667 | struct intel_crtc_state *pipe_config, |
1668 | struct drm_connector_state *conn_state); | |
15953637 SS |
1669 | void intel_hdmi_handle_sink_scrambling(struct intel_encoder *intel_encoder, |
1670 | struct drm_connector *connector, | |
1671 | bool high_tmds_clock_ratio, | |
1672 | bool scrambling); | |
b2ccb822 | 1673 | void intel_dp_dual_mode_set_tmds_output(struct intel_hdmi *hdmi, bool enable); |
5f1aae65 PZ |
1674 | |
1675 | ||
1676 | /* intel_lvds.c */ | |
c39055b0 | 1677 | void intel_lvds_init(struct drm_i915_private *dev_priv); |
97a824e1 | 1678 | struct intel_encoder *intel_get_lvds_encoder(struct drm_device *dev); |
87440425 | 1679 | bool intel_is_dual_link_lvds(struct drm_device *dev); |
5f1aae65 PZ |
1680 | |
1681 | ||
1682 | /* intel_modes.c */ | |
1683 | int intel_connector_update_modes(struct drm_connector *connector, | |
87440425 | 1684 | struct edid *edid); |
5f1aae65 | 1685 | int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter); |
87440425 PZ |
1686 | void intel_attach_force_audio_property(struct drm_connector *connector); |
1687 | void intel_attach_broadcast_rgb_property(struct drm_connector *connector); | |
7949dd47 | 1688 | void intel_attach_aspect_ratio_property(struct drm_connector *connector); |
5f1aae65 PZ |
1689 | |
1690 | ||
1691 | /* intel_overlay.c */ | |
1ee8da6d CW |
1692 | void intel_setup_overlay(struct drm_i915_private *dev_priv); |
1693 | void intel_cleanup_overlay(struct drm_i915_private *dev_priv); | |
87440425 | 1694 | int intel_overlay_switch_off(struct intel_overlay *overlay); |
1ee8da6d CW |
1695 | int intel_overlay_put_image_ioctl(struct drm_device *dev, void *data, |
1696 | struct drm_file *file_priv); | |
1697 | int intel_overlay_attrs_ioctl(struct drm_device *dev, void *data, | |
1698 | struct drm_file *file_priv); | |
1362b776 | 1699 | void intel_overlay_reset(struct drm_i915_private *dev_priv); |
5f1aae65 PZ |
1700 | |
1701 | ||
1702 | /* intel_panel.c */ | |
87440425 | 1703 | int intel_panel_init(struct intel_panel *panel, |
4b6ed685 VK |
1704 | struct drm_display_mode *fixed_mode, |
1705 | struct drm_display_mode *downclock_mode); | |
87440425 PZ |
1706 | void intel_panel_fini(struct intel_panel *panel); |
1707 | void intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode, | |
1708 | struct drm_display_mode *adjusted_mode); | |
1709 | void intel_pch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 1710 | struct intel_crtc_state *pipe_config, |
87440425 PZ |
1711 | int fitting_mode); |
1712 | void intel_gmch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 1713 | struct intel_crtc_state *pipe_config, |
87440425 | 1714 | int fitting_mode); |
6dda730e JN |
1715 | void intel_panel_set_backlight_acpi(struct intel_connector *connector, |
1716 | u32 level, u32 max); | |
fda9ee98 CW |
1717 | int intel_panel_setup_backlight(struct drm_connector *connector, |
1718 | enum pipe pipe); | |
752aa88a JB |
1719 | void intel_panel_enable_backlight(struct intel_connector *connector); |
1720 | void intel_panel_disable_backlight(struct intel_connector *connector); | |
db31af1d | 1721 | void intel_panel_destroy_backlight(struct drm_connector *connector); |
1650be74 | 1722 | enum drm_connector_status intel_panel_detect(struct drm_i915_private *dev_priv); |
ec9ed197 | 1723 | extern struct drm_display_mode *intel_find_panel_downclock( |
a318b4c4 | 1724 | struct drm_i915_private *dev_priv, |
ec9ed197 VK |
1725 | struct drm_display_mode *fixed_mode, |
1726 | struct drm_connector *connector); | |
e63d87c0 CW |
1727 | |
1728 | #if IS_ENABLED(CONFIG_BACKLIGHT_CLASS_DEVICE) | |
1ebaa0b9 | 1729 | int intel_backlight_device_register(struct intel_connector *connector); |
e63d87c0 CW |
1730 | void intel_backlight_device_unregister(struct intel_connector *connector); |
1731 | #else /* CONFIG_BACKLIGHT_CLASS_DEVICE */ | |
1ebaa0b9 CW |
1732 | static int intel_backlight_device_register(struct intel_connector *connector) |
1733 | { | |
1734 | return 0; | |
1735 | } | |
e63d87c0 CW |
1736 | static inline void intel_backlight_device_unregister(struct intel_connector *connector) |
1737 | { | |
1738 | } | |
1739 | #endif /* CONFIG_BACKLIGHT_CLASS_DEVICE */ | |
0962c3c9 | 1740 | |
5f1aae65 | 1741 | |
0bc12bcb | 1742 | /* intel_psr.c */ |
0bc12bcb RV |
1743 | void intel_psr_enable(struct intel_dp *intel_dp); |
1744 | void intel_psr_disable(struct intel_dp *intel_dp); | |
5748b6a1 | 1745 | void intel_psr_invalidate(struct drm_i915_private *dev_priv, |
20c8838b | 1746 | unsigned frontbuffer_bits); |
5748b6a1 | 1747 | void intel_psr_flush(struct drm_i915_private *dev_priv, |
169de131 RV |
1748 | unsigned frontbuffer_bits, |
1749 | enum fb_op_origin origin); | |
c39055b0 | 1750 | void intel_psr_init(struct drm_i915_private *dev_priv); |
5748b6a1 | 1751 | void intel_psr_single_frame_update(struct drm_i915_private *dev_priv, |
20c8838b | 1752 | unsigned frontbuffer_bits); |
0bc12bcb | 1753 | |
9c065a7d DV |
1754 | /* intel_runtime_pm.c */ |
1755 | int intel_power_domains_init(struct drm_i915_private *); | |
f458ebbc | 1756 | void intel_power_domains_fini(struct drm_i915_private *); |
73dfc227 ID |
1757 | void intel_power_domains_init_hw(struct drm_i915_private *dev_priv, bool resume); |
1758 | void intel_power_domains_suspend(struct drm_i915_private *dev_priv); | |
8d8c386c | 1759 | void intel_power_domains_verify_state(struct drm_i915_private *dev_priv); |
d7d7c9ee ID |
1760 | void bxt_display_core_init(struct drm_i915_private *dev_priv, bool resume); |
1761 | void bxt_display_core_uninit(struct drm_i915_private *dev_priv); | |
f458ebbc | 1762 | void intel_runtime_pm_enable(struct drm_i915_private *dev_priv); |
9895ad03 DS |
1763 | const char * |
1764 | intel_display_power_domain_str(enum intel_display_power_domain domain); | |
9c065a7d | 1765 | |
f458ebbc DV |
1766 | bool intel_display_power_is_enabled(struct drm_i915_private *dev_priv, |
1767 | enum intel_display_power_domain domain); | |
1768 | bool __intel_display_power_is_enabled(struct drm_i915_private *dev_priv, | |
1769 | enum intel_display_power_domain domain); | |
9c065a7d DV |
1770 | void intel_display_power_get(struct drm_i915_private *dev_priv, |
1771 | enum intel_display_power_domain domain); | |
09731280 ID |
1772 | bool intel_display_power_get_if_enabled(struct drm_i915_private *dev_priv, |
1773 | enum intel_display_power_domain domain); | |
9c065a7d DV |
1774 | void intel_display_power_put(struct drm_i915_private *dev_priv, |
1775 | enum intel_display_power_domain domain); | |
da5827c3 ID |
1776 | |
1777 | static inline void | |
1778 | assert_rpm_device_not_suspended(struct drm_i915_private *dev_priv) | |
1779 | { | |
1780 | WARN_ONCE(dev_priv->pm.suspended, | |
1781 | "Device suspended during HW access\n"); | |
1782 | } | |
1783 | ||
1784 | static inline void | |
1785 | assert_rpm_wakelock_held(struct drm_i915_private *dev_priv) | |
1786 | { | |
1787 | assert_rpm_device_not_suspended(dev_priv); | |
1f58c8e7 CW |
1788 | WARN_ONCE(!atomic_read(&dev_priv->pm.wakeref_count), |
1789 | "RPM wakelock ref not held during HW access"); | |
da5827c3 ID |
1790 | } |
1791 | ||
1f814dac ID |
1792 | /** |
1793 | * disable_rpm_wakeref_asserts - disable the RPM assert checks | |
1794 | * @dev_priv: i915 device instance | |
1795 | * | |
1796 | * This function disable asserts that check if we hold an RPM wakelock | |
1797 | * reference, while keeping the device-not-suspended checks still enabled. | |
1798 | * It's meant to be used only in special circumstances where our rule about | |
1799 | * the wakelock refcount wrt. the device power state doesn't hold. According | |
1800 | * to this rule at any point where we access the HW or want to keep the HW in | |
1801 | * an active state we must hold an RPM wakelock reference acquired via one of | |
1802 | * the intel_runtime_pm_get() helpers. Currently there are a few special spots | |
1803 | * where this rule doesn't hold: the IRQ and suspend/resume handlers, the | |
1804 | * forcewake release timer, and the GPU RPS and hangcheck works. All other | |
1805 | * users should avoid using this function. | |
1806 | * | |
1807 | * Any calls to this function must have a symmetric call to | |
1808 | * enable_rpm_wakeref_asserts(). | |
1809 | */ | |
1810 | static inline void | |
1811 | disable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv) | |
1812 | { | |
1813 | atomic_inc(&dev_priv->pm.wakeref_count); | |
1814 | } | |
1815 | ||
1816 | /** | |
1817 | * enable_rpm_wakeref_asserts - re-enable the RPM assert checks | |
1818 | * @dev_priv: i915 device instance | |
1819 | * | |
1820 | * This function re-enables the RPM assert checks after disabling them with | |
1821 | * disable_rpm_wakeref_asserts. It's meant to be used only in special | |
1822 | * circumstances otherwise its use should be avoided. | |
1823 | * | |
1824 | * Any calls to this function must have a symmetric call to | |
1825 | * disable_rpm_wakeref_asserts(). | |
1826 | */ | |
1827 | static inline void | |
1828 | enable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv) | |
1829 | { | |
1830 | atomic_dec(&dev_priv->pm.wakeref_count); | |
1831 | } | |
1832 | ||
9c065a7d | 1833 | void intel_runtime_pm_get(struct drm_i915_private *dev_priv); |
09731280 | 1834 | bool intel_runtime_pm_get_if_in_use(struct drm_i915_private *dev_priv); |
9c065a7d DV |
1835 | void intel_runtime_pm_get_noresume(struct drm_i915_private *dev_priv); |
1836 | void intel_runtime_pm_put(struct drm_i915_private *dev_priv); | |
1837 | ||
d9bc89d9 DV |
1838 | void intel_display_set_init_power(struct drm_i915_private *dev, bool enable); |
1839 | ||
e0fce78f VS |
1840 | void chv_phy_powergate_lanes(struct intel_encoder *encoder, |
1841 | bool override, unsigned int mask); | |
b0b33846 VS |
1842 | bool chv_phy_powergate_ch(struct drm_i915_private *dev_priv, enum dpio_phy phy, |
1843 | enum dpio_channel ch, bool override); | |
e0fce78f VS |
1844 | |
1845 | ||
5f1aae65 | 1846 | /* intel_pm.c */ |
46f16e63 | 1847 | void intel_init_clock_gating(struct drm_i915_private *dev_priv); |
712bf364 | 1848 | void intel_suspend_hw(struct drm_i915_private *dev_priv); |
5db94019 | 1849 | int ilk_wm_max_level(const struct drm_i915_private *dev_priv); |
432081bc | 1850 | void intel_update_watermarks(struct intel_crtc *crtc); |
62d75df7 | 1851 | void intel_init_pm(struct drm_i915_private *dev_priv); |
bb400da9 | 1852 | void intel_init_clock_gating_hooks(struct drm_i915_private *dev_priv); |
192aa181 | 1853 | void intel_pm_setup(struct drm_i915_private *dev_priv); |
87440425 PZ |
1854 | void intel_gpu_ips_init(struct drm_i915_private *dev_priv); |
1855 | void intel_gpu_ips_teardown(void); | |
dc97997a | 1856 | void intel_init_gt_powersave(struct drm_i915_private *dev_priv); |
54b4f68f CW |
1857 | void intel_cleanup_gt_powersave(struct drm_i915_private *dev_priv); |
1858 | void intel_sanitize_gt_powersave(struct drm_i915_private *dev_priv); | |
dc97997a | 1859 | void intel_enable_gt_powersave(struct drm_i915_private *dev_priv); |
54b4f68f | 1860 | void intel_autoenable_gt_powersave(struct drm_i915_private *dev_priv); |
dc97997a | 1861 | void intel_disable_gt_powersave(struct drm_i915_private *dev_priv); |
54b4f68f | 1862 | void intel_suspend_gt_powersave(struct drm_i915_private *dev_priv); |
43cf3bf0 CW |
1863 | void gen6_rps_busy(struct drm_i915_private *dev_priv); |
1864 | void gen6_rps_reset_ei(struct drm_i915_private *dev_priv); | |
076e29f2 | 1865 | void gen6_rps_idle(struct drm_i915_private *dev_priv); |
1854d5ca | 1866 | void gen6_rps_boost(struct drm_i915_private *dev_priv, |
e61b9958 CW |
1867 | struct intel_rps_client *rps, |
1868 | unsigned long submitted); | |
91d14251 | 1869 | void intel_queue_rps_boost_for_request(struct drm_i915_gem_request *req); |
04548cba | 1870 | void g4x_wm_get_hw_state(struct drm_device *dev); |
6eb1a681 | 1871 | void vlv_wm_get_hw_state(struct drm_device *dev); |
243e6a44 | 1872 | void ilk_wm_get_hw_state(struct drm_device *dev); |
3078999f | 1873 | void skl_wm_get_hw_state(struct drm_device *dev); |
08db6652 DL |
1874 | void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv, |
1875 | struct skl_ddb_allocation *ddb /* out */); | |
bf9d99ad | 1876 | void skl_pipe_wm_get_hw_state(struct drm_crtc *crtc, |
1877 | struct skl_pipe_wm *out); | |
04548cba | 1878 | void g4x_wm_sanitize(struct drm_i915_private *dev_priv); |
602ae835 | 1879 | void vlv_wm_sanitize(struct drm_i915_private *dev_priv); |
16dcdc4e PZ |
1880 | bool intel_can_enable_sagv(struct drm_atomic_state *state); |
1881 | int intel_enable_sagv(struct drm_i915_private *dev_priv); | |
1882 | int intel_disable_sagv(struct drm_i915_private *dev_priv); | |
45ece230 | 1883 | bool skl_wm_level_equals(const struct skl_wm_level *l1, |
1884 | const struct skl_wm_level *l2); | |
5eff503b ML |
1885 | bool skl_ddb_allocation_overlaps(const struct skl_ddb_entry **entries, |
1886 | const struct skl_ddb_entry *ddb, | |
1887 | int ignore); | |
ed4a6a7c | 1888 | bool ilk_disable_lp_wm(struct drm_device *dev); |
dc97997a CW |
1889 | int sanitize_rc6_option(struct drm_i915_private *dev_priv, int enable_rc6); |
1890 | static inline int intel_enable_rc6(void) | |
1891 | { | |
1892 | return i915.enable_rc6; | |
1893 | } | |
72662e10 | 1894 | |
5f1aae65 | 1895 | /* intel_sdvo.c */ |
c39055b0 | 1896 | bool intel_sdvo_init(struct drm_i915_private *dev_priv, |
f0f59a00 | 1897 | i915_reg_t reg, enum port port); |
96a02917 | 1898 | |
2b28bb1b | 1899 | |
5f1aae65 | 1900 | /* intel_sprite.c */ |
dfd2e9ab VS |
1901 | int intel_usecs_to_scanlines(const struct drm_display_mode *adjusted_mode, |
1902 | int usecs); | |
580503c7 | 1903 | struct intel_plane *intel_sprite_plane_create(struct drm_i915_private *dev_priv, |
b079bd17 | 1904 | enum pipe pipe, int plane); |
87440425 PZ |
1905 | int intel_sprite_set_colorkey(struct drm_device *dev, void *data, |
1906 | struct drm_file *file_priv); | |
34e0adbb | 1907 | void intel_pipe_update_start(struct intel_crtc *crtc); |
51cbaf01 | 1908 | void intel_pipe_update_end(struct intel_crtc *crtc, struct intel_flip_work *work); |
5f1aae65 PZ |
1909 | |
1910 | /* intel_tv.c */ | |
c39055b0 | 1911 | void intel_tv_init(struct drm_i915_private *dev_priv); |
20ddf665 | 1912 | |
ea2c67bb | 1913 | /* intel_atomic.c */ |
2545e4a6 MR |
1914 | int intel_connector_atomic_get_property(struct drm_connector *connector, |
1915 | const struct drm_connector_state *state, | |
1916 | struct drm_property *property, | |
1917 | uint64_t *val); | |
1356837e MR |
1918 | struct drm_crtc_state *intel_crtc_duplicate_state(struct drm_crtc *crtc); |
1919 | void intel_crtc_destroy_state(struct drm_crtc *crtc, | |
1920 | struct drm_crtc_state *state); | |
de419ab6 ML |
1921 | struct drm_atomic_state *intel_atomic_state_alloc(struct drm_device *dev); |
1922 | void intel_atomic_state_clear(struct drm_atomic_state *); | |
de419ab6 | 1923 | |
10f81c19 ACO |
1924 | static inline struct intel_crtc_state * |
1925 | intel_atomic_get_crtc_state(struct drm_atomic_state *state, | |
1926 | struct intel_crtc *crtc) | |
1927 | { | |
1928 | struct drm_crtc_state *crtc_state; | |
1929 | crtc_state = drm_atomic_get_crtc_state(state, &crtc->base); | |
1930 | if (IS_ERR(crtc_state)) | |
0b6cc188 | 1931 | return ERR_CAST(crtc_state); |
10f81c19 ACO |
1932 | |
1933 | return to_intel_crtc_state(crtc_state); | |
1934 | } | |
e3bddded | 1935 | |
ccc24b39 MK |
1936 | static inline struct intel_crtc_state * |
1937 | intel_atomic_get_existing_crtc_state(struct drm_atomic_state *state, | |
1938 | struct intel_crtc *crtc) | |
1939 | { | |
1940 | struct drm_crtc_state *crtc_state; | |
1941 | ||
1942 | crtc_state = drm_atomic_get_existing_crtc_state(state, &crtc->base); | |
1943 | ||
1944 | if (crtc_state) | |
1945 | return to_intel_crtc_state(crtc_state); | |
1946 | else | |
1947 | return NULL; | |
1948 | } | |
1949 | ||
e3bddded ML |
1950 | static inline struct intel_plane_state * |
1951 | intel_atomic_get_existing_plane_state(struct drm_atomic_state *state, | |
1952 | struct intel_plane *plane) | |
1953 | { | |
1954 | struct drm_plane_state *plane_state; | |
1955 | ||
1956 | plane_state = drm_atomic_get_existing_plane_state(state, &plane->base); | |
1957 | ||
1958 | return to_intel_plane_state(plane_state); | |
1959 | } | |
1960 | ||
6ebc6923 ACO |
1961 | int intel_atomic_setup_scalers(struct drm_i915_private *dev_priv, |
1962 | struct intel_crtc *intel_crtc, | |
1963 | struct intel_crtc_state *crtc_state); | |
5ee67f1c MR |
1964 | |
1965 | /* intel_atomic_plane.c */ | |
8e7d688b | 1966 | struct intel_plane_state *intel_create_plane_state(struct drm_plane *plane); |
ea2c67bb MR |
1967 | struct drm_plane_state *intel_plane_duplicate_state(struct drm_plane *plane); |
1968 | void intel_plane_destroy_state(struct drm_plane *plane, | |
1969 | struct drm_plane_state *state); | |
1970 | extern const struct drm_plane_helper_funcs intel_plane_helper_funcs; | |
f79f2692 ML |
1971 | int intel_plane_atomic_check_with_state(struct intel_crtc_state *crtc_state, |
1972 | struct intel_plane_state *intel_state); | |
ea2c67bb | 1973 | |
8563b1e8 LL |
1974 | /* intel_color.c */ |
1975 | void intel_color_init(struct drm_crtc *crtc); | |
82cf435b | 1976 | int intel_color_check(struct drm_crtc *crtc, struct drm_crtc_state *state); |
b95c5321 ML |
1977 | void intel_color_set_csc(struct drm_crtc_state *crtc_state); |
1978 | void intel_color_load_luts(struct drm_crtc_state *crtc_state); | |
8563b1e8 | 1979 | |
dbe9e61b SS |
1980 | /* intel_lspcon.c */ |
1981 | bool lspcon_init(struct intel_digital_port *intel_dig_port); | |
910530c0 | 1982 | void lspcon_resume(struct intel_lspcon *lspcon); |
357c0ae9 | 1983 | void lspcon_wait_pcon_mode(struct intel_lspcon *lspcon); |
731035fe TV |
1984 | |
1985 | /* intel_pipe_crc.c */ | |
1986 | int intel_pipe_crc_create(struct drm_minor *minor); | |
8c6b709d TV |
1987 | #ifdef CONFIG_DEBUG_FS |
1988 | int intel_crtc_set_crc_source(struct drm_crtc *crtc, const char *source_name, | |
1989 | size_t *values_cnt); | |
1990 | #else | |
1991 | #define intel_crtc_set_crc_source NULL | |
1992 | #endif | |
731035fe | 1993 | extern const struct file_operations i915_display_crc_ctl_fops; |
79e53945 | 1994 | #endif /* __INTEL_DRV_H__ */ |