]> git.proxmox.com Git - mirror_qemu.git/blame - target-i386/cpu.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
target-i386: Add "model-id" property to X86CPU
[mirror_qemu.git] / target-i386 / cpu.c
CommitLineData
c6dc6f63
AP		 1/*
2 * i386 CPUID helper functions
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19#include <stdlib.h>
20#include <stdio.h>
21#include <string.h>
22#include <inttypes.h>
23
24#include "cpu.h"
25#include "kvm.h"
26
27#include "qemu-option.h"
28#include "qemu-config.h"
29
71ad61d3
AF		 30#include "qapi/qapi-visit-core.h"
31
28f52cc0
VR		 32#include "hyperv.h"
33
c6dc6f63
AP		 34/* feature flags taken from "Intel Processor Identification and the CPUID
35 * Instruction" and AMD's "CPUID Specification". In cases of disagreement
36 * between feature naming conventions, aliases may be added.
37 */
38static const char *feature_name[] = {
39 "fpu", "vme", "de", "pse",
40 "tsc", "msr", "pae", "mce",
41 "cx8", "apic", NULL, "sep",
42 "mtrr", "pge", "mca", "cmov",
43 "pat", "pse36", "pn" /* Intel psn */, "clflush" /* Intel clfsh */,
44 NULL, "ds" /* Intel dts */, "acpi", "mmx",
45 "fxsr", "sse", "sse2", "ss",
46 "ht" /* Intel htt */, "tm", "ia64", "pbe",
47};
48static const char *ext_feature_name[] = {
f370be3c 49 "pni|sse3" /* Intel,AMD sse3 */, "pclmulqdq|pclmuldq", "dtes64", "monitor",
e117f772 50 "ds_cpl", "vmx", "smx", "est",
c6dc6f63 51 "tm2", "ssse3", "cid", NULL,
e117f772 52 "fma", "cx16", "xtpr", "pdcm",
c6dc6f63 53 NULL, NULL, "dca", "sse4.1|sse4_1",
e117f772 54 "sse4.2|sse4_2", "x2apic", "movbe", "popcnt",
eaf3f097 55 "tsc-deadline", "aes", "xsave", "osxsave",
e117f772 56 "avx", NULL, NULL, "hypervisor",
c6dc6f63
AP		 57};
58static const char *ext2_feature_name[] = {
59 "fpu", "vme", "de", "pse",
60 "tsc", "msr", "pae", "mce",
61 "cx8" /* AMD CMPXCHG8B */, "apic", NULL, "syscall",
62 "mtrr", "pge", "mca", "cmov",
63 "pat", "pse36", NULL, NULL /* Linux mp */,
3ac8ebfe 64 "nx|xd", NULL, "mmxext", "mmx",
f370be3c 65 "fxsr", "fxsr_opt|ffxsr", "pdpe1gb" /* AMD Page1GB */, "rdtscp",
3ac8ebfe 66 NULL, "lm|i64", "3dnowext", "3dnow",
c6dc6f63
AP		 67};
68static const char *ext3_feature_name[] = {
69 "lahf_lm" /* AMD LahfSahf */, "cmp_legacy", "svm", "extapic" /* AMD ExtApicSpace */,
70 "cr8legacy" /* AMD AltMovCr8 */, "abm", "sse4a", "misalignsse",
e117f772 71 "3dnowprefetch", "osvw", "ibs", "xop",
c6dc6f63 72 "skinit", "wdt", NULL, NULL,
e117f772 73 "fma4", NULL, "cvt16", "nodeid_msr",
c6dc6f63
AP		 74 NULL, NULL, NULL, NULL,
75 NULL, NULL, NULL, NULL,
76 NULL, NULL, NULL, NULL,
77};
78
79static const char *kvm_feature_name[] = {
642258c6 80 "kvmclock", "kvm_nopiodelay", "kvm_mmu", "kvmclock", "kvm_asyncpf", NULL, NULL, NULL,
c6dc6f63
AP		 81 NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
82 NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
83 NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
84};
85
296acb64
JR		 86static const char *svm_feature_name[] = {
87 "npt", "lbrv", "svm_lock", "nrip_save",
88 "tsc_scale", "vmcb_clean", "flushbyasid", "decodeassists",
89 NULL, NULL, "pause_filter", NULL,
90 "pfthreshold", NULL, NULL, NULL,
91 NULL, NULL, NULL, NULL,
92 NULL, NULL, NULL, NULL,
93 NULL, NULL, NULL, NULL,
94 NULL, NULL, NULL, NULL,
95};
96
c6dc6f63
AP		 97/* collects per-function cpuid data
98 */
99typedef struct model_features_t {
100 uint32_t *guest_feat;
101 uint32_t *host_feat;
102 uint32_t check_feat;
103 const char **flag_names;
104 uint32_t cpuid;
105 } model_features_t;
106
107int check_cpuid = 0;
108int enforce_cpuid = 0;
109
bb44e0d1
JK		 110void host_cpuid(uint32_t function, uint32_t count,
111 uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)
bdde476a
AP		 112{
113#if defined(CONFIG_KVM)
a1fd24af
AL		 114 uint32_t vec[4];
115
116#ifdef __x86_64__
117 asm volatile("cpuid"
118 : "=a"(vec[0]), "=b"(vec[1]),
119 "=c"(vec[2]), "=d"(vec[3])
120 : "0"(function), "c"(count) : "cc");
121#else
122 asm volatile("pusha \n\t"
123 "cpuid \n\t"
124 "mov %%eax, 0(%2) \n\t"
125 "mov %%ebx, 4(%2) \n\t"
126 "mov %%ecx, 8(%2) \n\t"
127 "mov %%edx, 12(%2) \n\t"
128 "popa"
129 : : "a"(function), "c"(count), "S"(vec)
130 : "memory", "cc");
131#endif
132
bdde476a 133 if (eax)
a1fd24af 134 *eax = vec[0];
bdde476a 135 if (ebx)
a1fd24af 136 *ebx = vec[1];
bdde476a 137 if (ecx)
a1fd24af 138 *ecx = vec[2];
bdde476a 139 if (edx)
a1fd24af 140 *edx = vec[3];
bdde476a
AP		 141#endif
142}
c6dc6f63
AP		 143
144#define iswhite(c) ((c) && ((c) <= ' ' || '~' < (c)))
145
146/* general substring compare of *[s1..e1) and *[s2..e2). sx is start of
147 * a substring. ex if !NULL points to the first char after a substring,
148 * otherwise the string is assumed to sized by a terminating nul.
149 * Return lexical ordering of *s1:*s2.
150 */
151static int sstrcmp(const char *s1, const char *e1, const char *s2,
152 const char *e2)
153{
154 for (;;) {
155 if (!*s1 || !*s2 || *s1 != *s2)
156 return (*s1 - *s2);
157 ++s1, ++s2;
158 if (s1 == e1 && s2 == e2)
159 return (0);
160 else if (s1 == e1)
161 return (*s2);
162 else if (s2 == e2)
163 return (*s1);
164 }
165}
166
167/* compare *[s..e) to *altstr. *altstr may be a simple string or multiple
168 * '|' delimited (possibly empty) strings in which case search for a match
169 * within the alternatives proceeds left to right. Return 0 for success,
170 * non-zero otherwise.
171 */
172static int altcmp(const char *s, const char *e, const char *altstr)
173{
174 const char *p, *q;
175
176 for (q = p = altstr; ; ) {
177 while (*p && *p != '|')
178 ++p;
179 if ((q == p && !*s) || (q != p && !sstrcmp(s, e, q, p)))
180 return (0);
181 if (!*p)
182 return (1);
183 else
184 q = ++p;
185 }
186}
187
188/* search featureset for flag *[s..e), if found set corresponding bit in
e41e0fc6 189 * *pval and return true, otherwise return false
c6dc6f63 190 */
e41e0fc6
JK		 191static bool lookup_feature(uint32_t *pval, const char *s, const char *e,
192 const char **featureset)
c6dc6f63
AP		 193{
194 uint32_t mask;
195 const char **ppc;
e41e0fc6 196 bool found = false;
c6dc6f63 197
e41e0fc6 198 for (mask = 1, ppc = featureset; mask; mask <<= 1, ++ppc) {
c6dc6f63
AP		 199 if (*ppc && !altcmp(s, e, *ppc)) {
200 *pval |= mask;
e41e0fc6 201 found = true;
c6dc6f63 202 }
e41e0fc6
JK		 203 }
204 return found;
c6dc6f63
AP		 205}
206
207static void add_flagname_to_bitmaps(const char *flagname, uint32_t *features,
208 uint32_t *ext_features,
209 uint32_t *ext2_features,
210 uint32_t *ext3_features,
296acb64
JR		 211 uint32_t *kvm_features,
212 uint32_t *svm_features)
c6dc6f63
AP		 213{
214 if (!lookup_feature(features, flagname, NULL, feature_name) &&
215 !lookup_feature(ext_features, flagname, NULL, ext_feature_name) &&
216 !lookup_feature(ext2_features, flagname, NULL, ext2_feature_name) &&
217 !lookup_feature(ext3_features, flagname, NULL, ext3_feature_name) &&
296acb64
JR		 218 !lookup_feature(kvm_features, flagname, NULL, kvm_feature_name) &&
219 !lookup_feature(svm_features, flagname, NULL, svm_feature_name))
c6dc6f63
AP		 220 fprintf(stderr, "CPU feature %s not found\n", flagname);
221}
222
223typedef struct x86_def_t {
224 struct x86_def_t *next;
225 const char *name;
226 uint32_t level;
227 uint32_t vendor1, vendor2, vendor3;
228 int family;
229 int model;
230 int stepping;
b862d1fe 231 int tsc_khz;
296acb64
JR		 232 uint32_t features, ext_features, ext2_features, ext3_features;
233 uint32_t kvm_features, svm_features;
c6dc6f63
AP		 234 uint32_t xlevel;
235 char model_id[48];
236 int vendor_override;
237 uint32_t flags;
b3baa152
BW		 238 /* Store the results of Centaur's CPUID instructions */
239 uint32_t ext4_features;
240 uint32_t xlevel2;
c6dc6f63
AP		 241} x86_def_t;
242
243#define I486_FEATURES (CPUID_FP87 | CPUID_VME | CPUID_PSE)
244#define PENTIUM_FEATURES (I486_FEATURES | CPUID_DE | CPUID_TSC | \
245 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_MMX | CPUID_APIC)
246#define PENTIUM2_FEATURES (PENTIUM_FEATURES | CPUID_PAE | CPUID_SEP | \
247 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
248 CPUID_PSE36 | CPUID_FXSR)
249#define PENTIUM3_FEATURES (PENTIUM2_FEATURES | CPUID_SSE)
250#define PPRO_FEATURES (CPUID_FP87 | CPUID_DE | CPUID_PSE | CPUID_TSC | \
251 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_PGE | CPUID_CMOV | \
252 CPUID_PAT | CPUID_FXSR | CPUID_MMX | CPUID_SSE | CPUID_SSE2 | \
253 CPUID_PAE | CPUID_SEP | CPUID_APIC)
42673936 254#define EXT2_FEATURE_MASK 0x0183F3FF
c6dc6f63 255
551a2dec
AP		 256#define TCG_FEATURES (CPUID_FP87 | CPUID_PSE | CPUID_TSC | CPUID_MSR | \
257 CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC | CPUID_SEP | \
258 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
259 CPUID_PSE36 | CPUID_CLFLUSH | CPUID_ACPI | CPUID_MMX | \
260 CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS)
8560efed
AJ		 261 /* partly implemented:
262 CPUID_MTRR, CPUID_MCA, CPUID_CLFLUSH (needed for Win64)
263 CPUID_PSE36 (needed for Solaris) */
264 /* missing:
265 CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_HT, CPUID_TM, CPUID_PBE */
551a2dec 266#define TCG_EXT_FEATURES (CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | \
8713f8ff 267 CPUID_EXT_CX16 | CPUID_EXT_POPCNT | \
551a2dec 268 CPUID_EXT_HYPERVISOR)
8560efed
AJ		 269 /* missing:
270 CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_VMX, CPUID_EXT_EST,
8713f8ff 271 CPUID_EXT_TM2, CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_XSAVE */
551a2dec
AP		 272#define TCG_EXT2_FEATURES ((TCG_FEATURES & EXT2_FEATURE_MASK) | \
273 CPUID_EXT2_NX | CPUID_EXT2_MMXEXT | CPUID_EXT2_RDTSCP | \
274 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT)
8560efed
AJ		 275 /* missing:
276 CPUID_EXT2_PDPE1GB */
551a2dec
AP		 277#define TCG_EXT3_FEATURES (CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM | \
278 CPUID_EXT3_CR8LEG | CPUID_EXT3_ABM | CPUID_EXT3_SSE4A)
296acb64 279#define TCG_SVM_FEATURES 0
551a2dec 280
c6dc6f63
AP		 281/* maintains list of cpu model definitions
282 */
283static x86_def_t *x86_defs = {NULL};
284
285/* built-in cpu model definitions (deprecated)
286 */
287static x86_def_t builtin_x86_defs[] = {
c6dc6f63
AP		 288 {
289 .name = "qemu64",
290 .level = 4,
291 .vendor1 = CPUID_VENDOR_AMD_1,
292 .vendor2 = CPUID_VENDOR_AMD_2,
293 .vendor3 = CPUID_VENDOR_AMD_3,
294 .family = 6,
295 .model = 2,
296 .stepping = 3,
297 .features = PPRO_FEATURES |
c6dc6f63 298 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
c6dc6f63
AP		 299 CPUID_PSE36,
300 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_CX16 | CPUID_EXT_POPCNT,
42673936 301 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) |
c6dc6f63
AP		 302 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
303 .ext3_features = CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
304 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
305 .xlevel = 0x8000000A,
306 .model_id = "QEMU Virtual CPU version " QEMU_VERSION,
307 },
308 {
309 .name = "phenom",
310 .level = 5,
311 .vendor1 = CPUID_VENDOR_AMD_1,
312 .vendor2 = CPUID_VENDOR_AMD_2,
313 .vendor3 = CPUID_VENDOR_AMD_3,
314 .family = 16,
315 .model = 2,
316 .stepping = 3,
c6dc6f63
AP		 317 .features = PPRO_FEATURES |
318 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
8560efed 319 CPUID_PSE36 | CPUID_VME | CPUID_HT,
c6dc6f63
AP		 320 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_CX16 |
321 CPUID_EXT_POPCNT,
42673936 322 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) |
c6dc6f63
AP		 323 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX |
324 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_MMXEXT |
8560efed 325 CPUID_EXT2_FFXSR | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP,
c6dc6f63
AP		 326 /* Missing: CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
327 CPUID_EXT3_CR8LEG,
328 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
329 CPUID_EXT3_OSVW, CPUID_EXT3_IBS */
330 .ext3_features = CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
331 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
296acb64 332 .svm_features = CPUID_SVM_NPT | CPUID_SVM_LBRV,
c6dc6f63
AP		 333 .xlevel = 0x8000001A,
334 .model_id = "AMD Phenom(tm) 9550 Quad-Core Processor"
335 },
336 {
337 .name = "core2duo",
338 .level = 10,
339 .family = 6,
340 .model = 15,
341 .stepping = 11,
c6dc6f63
AP		 342 .features = PPRO_FEATURES |
343 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
8560efed
AJ		 344 CPUID_PSE36 | CPUID_VME | CPUID_DTS | CPUID_ACPI | CPUID_SS |
345 CPUID_HT | CPUID_TM | CPUID_PBE,
346 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
347 CPUID_EXT_DTES64 | CPUID_EXT_DSCPL | CPUID_EXT_VMX | CPUID_EXT_EST |
348 CPUID_EXT_TM2 | CPUID_EXT_CX16 | CPUID_EXT_XTPR | CPUID_EXT_PDCM,
c6dc6f63
AP		 349 .ext2_features = CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
350 .ext3_features = CPUID_EXT3_LAHF_LM,
351 .xlevel = 0x80000008,
352 .model_id = "Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz",
353 },
354 {
355 .name = "kvm64",
356 .level = 5,
357 .vendor1 = CPUID_VENDOR_INTEL_1,
358 .vendor2 = CPUID_VENDOR_INTEL_2,
359 .vendor3 = CPUID_VENDOR_INTEL_3,
360 .family = 15,
361 .model = 6,
362 .stepping = 1,
363 /* Missing: CPUID_VME, CPUID_HT */
364 .features = PPRO_FEATURES |
365 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
366 CPUID_PSE36,
367 /* Missing: CPUID_EXT_POPCNT, CPUID_EXT_MONITOR */
368 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_CX16,
369 /* Missing: CPUID_EXT2_PDPE1GB, CPUID_EXT2_RDTSCP */
42673936 370 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) |
c6dc6f63
AP		 371 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
372 /* Missing: CPUID_EXT3_LAHF_LM, CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
373 CPUID_EXT3_CR8LEG, CPUID_EXT3_ABM, CPUID_EXT3_SSE4A,
374 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
375 CPUID_EXT3_OSVW, CPUID_EXT3_IBS, CPUID_EXT3_SVM */
376 .ext3_features = 0,
377 .xlevel = 0x80000008,
378 .model_id = "Common KVM processor"
379 },
c6dc6f63
AP		 380 {
381 .name = "qemu32",
382 .level = 4,
383 .family = 6,
384 .model = 3,
385 .stepping = 3,
386 .features = PPRO_FEATURES,
387 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_POPCNT,
58012d66 388 .xlevel = 0x80000004,
c6dc6f63
AP		 389 .model_id = "QEMU Virtual CPU version " QEMU_VERSION,
390 },
eafaf1e5
AP		 391 {
392 .name = "kvm32",
393 .level = 5,
394 .family = 15,
395 .model = 6,
396 .stepping = 1,
397 .features = PPRO_FEATURES |
398 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_PSE36,
399 .ext_features = CPUID_EXT_SSE3,
400 .ext2_features = PPRO_FEATURES & EXT2_FEATURE_MASK,
401 .ext3_features = 0,
402 .xlevel = 0x80000008,
403 .model_id = "Common 32-bit KVM processor"
404 },
c6dc6f63
AP		 405 {
406 .name = "coreduo",
407 .level = 10,
408 .family = 6,
409 .model = 14,
410 .stepping = 8,
c6dc6f63 411 .features = PPRO_FEATURES | CPUID_VME |
8560efed
AJ		 412 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_DTS | CPUID_ACPI |
413 CPUID_SS | CPUID_HT | CPUID_TM | CPUID_PBE,
414 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_VMX |
415 CPUID_EXT_EST | CPUID_EXT_TM2 | CPUID_EXT_XTPR | CPUID_EXT_PDCM,
c6dc6f63
AP		 416 .ext2_features = CPUID_EXT2_NX,
417 .xlevel = 0x80000008,
418 .model_id = "Genuine Intel(R) CPU T2600 @ 2.16GHz",
419 },
420 {
421 .name = "486",
58012d66 422 .level = 1,
c6dc6f63
AP		 423 .family = 4,
424 .model = 0,
425 .stepping = 0,
426 .features = I486_FEATURES,
427 .xlevel = 0,
428 },
429 {
430 .name = "pentium",
431 .level = 1,
432 .family = 5,
433 .model = 4,
434 .stepping = 3,
435 .features = PENTIUM_FEATURES,
436 .xlevel = 0,
437 },
438 {
439 .name = "pentium2",
440 .level = 2,
441 .family = 6,
442 .model = 5,
443 .stepping = 2,
444 .features = PENTIUM2_FEATURES,
445 .xlevel = 0,
446 },
447 {
448 .name = "pentium3",
449 .level = 2,
450 .family = 6,
451 .model = 7,
452 .stepping = 3,
453 .features = PENTIUM3_FEATURES,
454 .xlevel = 0,
455 },
456 {
457 .name = "athlon",
458 .level = 2,
459 .vendor1 = CPUID_VENDOR_AMD_1,
460 .vendor2 = CPUID_VENDOR_AMD_2,
461 .vendor3 = CPUID_VENDOR_AMD_3,
462 .family = 6,
463 .model = 2,
464 .stepping = 3,
465 .features = PPRO_FEATURES | CPUID_PSE36 | CPUID_VME | CPUID_MTRR | CPUID_MCA,
42673936 466 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) | CPUID_EXT2_MMXEXT | CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT,
c6dc6f63
AP		 467 .xlevel = 0x80000008,
468 /* XXX: put another string ? */
469 .model_id = "QEMU Virtual CPU version " QEMU_VERSION,
470 },
471 {
472 .name = "n270",
473 /* original is on level 10 */
474 .level = 5,
475 .family = 6,
476 .model = 28,
477 .stepping = 2,
478 .features = PPRO_FEATURES |
8560efed
AJ		 479 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_VME | CPUID_DTS |
480 CPUID_ACPI | CPUID_SS | CPUID_HT | CPUID_TM | CPUID_PBE,
c6dc6f63 481 /* Some CPUs got no CPUID_SEP */
8560efed
AJ		 482 .ext_features = CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
483 CPUID_EXT_DSCPL | CPUID_EXT_EST | CPUID_EXT_TM2 | CPUID_EXT_XTPR,
42673936 484 .ext2_features = (PPRO_FEATURES & EXT2_FEATURE_MASK) | CPUID_EXT2_NX,
8560efed 485 .ext3_features = CPUID_EXT3_LAHF_LM,
c6dc6f63
AP		 486 .xlevel = 0x8000000A,
487 .model_id = "Intel(R) Atom(TM) CPU N270 @ 1.60GHz",
488 },
489};
490
491static int cpu_x86_fill_model_id(char *str)
492{
493 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
494 int i;
495
496 for (i = 0; i < 3; i++) {
497 host_cpuid(0x80000002 + i, 0, &eax, &ebx, &ecx, &edx);
498 memcpy(str + i * 16 + 0, &eax, 4);
499 memcpy(str + i * 16 + 4, &ebx, 4);
500 memcpy(str + i * 16 + 8, &ecx, 4);
501 memcpy(str + i * 16 + 12, &edx, 4);
502 }
503 return 0;
504}
505
506static int cpu_x86_fill_host(x86_def_t *x86_cpu_def)
507{
508 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
509
510 x86_cpu_def->name = "host";
511 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
512 x86_cpu_def->level = eax;
513 x86_cpu_def->vendor1 = ebx;
514 x86_cpu_def->vendor2 = edx;
515 x86_cpu_def->vendor3 = ecx;
516
517 host_cpuid(0x1, 0, &eax, &ebx, &ecx, &edx);
518 x86_cpu_def->family = ((eax >> 8) & 0x0F) + ((eax >> 20) & 0xFF);
519 x86_cpu_def->model = ((eax >> 4) & 0x0F) | ((eax & 0xF0000) >> 12);
520 x86_cpu_def->stepping = eax & 0x0F;
521 x86_cpu_def->ext_features = ecx;
522 x86_cpu_def->features = edx;
523
524 host_cpuid(0x80000000, 0, &eax, &ebx, &ecx, &edx);
525 x86_cpu_def->xlevel = eax;
526
527 host_cpuid(0x80000001, 0, &eax, &ebx, &ecx, &edx);
528 x86_cpu_def->ext2_features = edx;
529 x86_cpu_def->ext3_features = ecx;
530 cpu_x86_fill_model_id(x86_cpu_def->model_id);
531 x86_cpu_def->vendor_override = 0;
532
b3baa152
BW		 533 /* Call Centaur's CPUID instruction. */
534 if (x86_cpu_def->vendor1 == CPUID_VENDOR_VIA_1 &&
535 x86_cpu_def->vendor2 == CPUID_VENDOR_VIA_2 &&
536 x86_cpu_def->vendor3 == CPUID_VENDOR_VIA_3) {
537 host_cpuid(0xC0000000, 0, &eax, &ebx, &ecx, &edx);
538 if (eax >= 0xC0000001) {
539 /* Support VIA max extended level */
540 x86_cpu_def->xlevel2 = eax;
541 host_cpuid(0xC0000001, 0, &eax, &ebx, &ecx, &edx);
542 x86_cpu_def->ext4_features = edx;
543 }
544 }
296acb64
JR		 545
546 /*
547 * Every SVM feature requires emulation support in KVM - so we can't just
548 * read the host features here. KVM might even support SVM features not
549 * available on the host hardware. Just set all bits and mask out the
550 * unsupported ones later.
551 */
552 x86_cpu_def->svm_features = -1;
553
c6dc6f63
AP		 554 return 0;
555}
556
557static int unavailable_host_feature(struct model_features_t *f, uint32_t mask)
558{
559 int i;
560
561 for (i = 0; i < 32; ++i)
562 if (1 << i & mask) {
563 fprintf(stderr, "warning: host cpuid %04x_%04x lacks requested"
564 " flag '%s' [0x%08x]\n",
565 f->cpuid >> 16, f->cpuid & 0xffff,
566 f->flag_names[i] ? f->flag_names[i] : "[reserved]", mask);
567 break;
568 }
569 return 0;
570}
571
572/* best effort attempt to inform user requested cpu flags aren't making
573 * their way to the guest. Note: ft[].check_feat ideally should be
574 * specified via a guest_def field to suppress report of extraneous flags.
575 */
576static int check_features_against_host(x86_def_t *guest_def)
577{
578 x86_def_t host_def;
579 uint32_t mask;
580 int rv, i;
581 struct model_features_t ft[] = {
582 {&guest_def->features, &host_def.features,
583 ~0, feature_name, 0x00000000},
584 {&guest_def->ext_features, &host_def.ext_features,
585 ~CPUID_EXT_HYPERVISOR, ext_feature_name, 0x00000001},
586 {&guest_def->ext2_features, &host_def.ext2_features,
587 ~PPRO_FEATURES, ext2_feature_name, 0x80000000},
588 {&guest_def->ext3_features, &host_def.ext3_features,
589 ~CPUID_EXT3_SVM, ext3_feature_name, 0x80000001}};
590
591 cpu_x86_fill_host(&host_def);
66fe09ee 592 for (rv = 0, i = 0; i < ARRAY_SIZE(ft); ++i)
c6dc6f63
AP		 593 for (mask = 1; mask; mask <<= 1)
594 if (ft[i].check_feat & mask && *ft[i].guest_feat & mask &&
595 !(*ft[i].host_feat & mask)) {
596 unavailable_host_feature(&ft[i], mask);
597 rv = 1;
598 }
599 return rv;
600}
601
71ad61d3
AF		 602static void x86_cpuid_version_set_family(Object *obj, Visitor *v, void *opaque,
603 const char *name, Error **errp)
ed5e1ec3 604{
71ad61d3
AF		 605 X86CPU *cpu = X86_CPU(obj);
606 CPUX86State *env = &cpu->env;
607 const int64_t min = 0;
608 const int64_t max = 0xff + 0xf;
609 int64_t value;
610
611 visit_type_int(v, &value, name, errp);
612 if (error_is_set(errp)) {
613 return;
614 }
615 if (value < min || value > max) {
616 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
617 name ? name : "null", value, min, max);
618 return;
619 }
620
ed5e1ec3 621 env->cpuid_version &= ~0xff00f00;
71ad61d3
AF		 622 if (value > 0x0f) {
623 env->cpuid_version |= 0xf00 | ((value - 0x0f) << 20);
ed5e1ec3 624 } else {
71ad61d3 625 env->cpuid_version |= value << 8;
ed5e1ec3
AF		 626 }
627}
628
c5291a4f
AF		 629static void x86_cpuid_version_set_model(Object *obj, Visitor *v, void *opaque,
630 const char *name, Error **errp)
b0704cbd 631{
c5291a4f
AF		 632 X86CPU *cpu = X86_CPU(obj);
633 CPUX86State *env = &cpu->env;
634 const int64_t min = 0;
635 const int64_t max = 0xff;
636 int64_t value;
637
638 visit_type_int(v, &value, name, errp);
639 if (error_is_set(errp)) {
640 return;
641 }
642 if (value < min || value > max) {
643 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
644 name ? name : "null", value, min, max);
645 return;
646 }
647
b0704cbd 648 env->cpuid_version &= ~0xf00f0;
c5291a4f 649 env->cpuid_version |= ((value & 0xf) << 4) | ((value >> 4) << 16);
b0704cbd
AF		 650}
651
036e2222
AF		 652static void x86_cpuid_version_set_stepping(Object *obj, Visitor *v,
653 void *opaque, const char *name,
654 Error **errp)
38c3dc46 655{
036e2222
AF		 656 X86CPU *cpu = X86_CPU(obj);
657 CPUX86State *env = &cpu->env;
658 const int64_t min = 0;
659 const int64_t max = 0xf;
660 int64_t value;
661
662 visit_type_int(v, &value, name, errp);
663 if (error_is_set(errp)) {
664 return;
665 }
666 if (value < min || value > max) {
667 error_set(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
668 name ? name : "null", value, min, max);
669 return;
670 }
671
38c3dc46 672 env->cpuid_version &= ~0xf;
036e2222 673 env->cpuid_version |= value & 0xf;
38c3dc46
AF		 674}
675
938d4c25
AF		 676static void x86_cpuid_set_model_id(Object *obj, const char *model_id,
677 Error **errp)
dcce6675 678{
938d4c25
AF		 679 X86CPU *cpu = X86_CPU(obj);
680 CPUX86State *env = &cpu->env;
dcce6675
AF		 681 int c, len, i;
682
683 if (model_id == NULL) {
684 model_id = "";
685 }
686 len = strlen(model_id);
d0a6acf4 687 memset(env->cpuid_model, 0, 48);
dcce6675
AF		 688 for (i = 0; i < 48; i++) {
689 if (i >= len) {
690 c = '\0';
691 } else {
692 c = (uint8_t)model_id[i];
693 }
694 env->cpuid_model[i >> 2] |= c << (8 * (i & 3));
695 }
696}
697
c6dc6f63
AP		 698static int cpu_x86_find_by_name(x86_def_t *x86_cpu_def, const char *cpu_model)
699{
700 unsigned int i;
701 x86_def_t *def;
702
d3c481b3 703 char *s = g_strdup(cpu_model);
c6dc6f63 704 char *featurestr, *name = strtok(s, ",");
296acb64
JR		 705 /* Features to be added*/
706 uint32_t plus_features = 0, plus_ext_features = 0;
707 uint32_t plus_ext2_features = 0, plus_ext3_features = 0;
708 uint32_t plus_kvm_features = 0, plus_svm_features = 0;
709 /* Features to be removed */
710 uint32_t minus_features = 0, minus_ext_features = 0;
711 uint32_t minus_ext2_features = 0, minus_ext3_features = 0;
712 uint32_t minus_kvm_features = 0, minus_svm_features = 0;
c6dc6f63
AP		 713 uint32_t numvalue;
714
715 for (def = x86_defs; def; def = def->next)
04c5b17a 716 if (name && !strcmp(name, def->name))
c6dc6f63 717 break;
04c5b17a 718 if (kvm_enabled() && name && strcmp(name, "host") == 0) {
c6dc6f63
AP		 719 cpu_x86_fill_host(x86_cpu_def);
720 } else if (!def) {
721 goto error;
722 } else {
723 memcpy(x86_cpu_def, def, sizeof(*def));
724 }
725
726 plus_kvm_features = ~0; /* not supported bits will be filtered out later */
727
728 add_flagname_to_bitmaps("hypervisor", &plus_features,
729 &plus_ext_features, &plus_ext2_features, &plus_ext3_features,
296acb64 730 &plus_kvm_features, &plus_svm_features);
c6dc6f63
AP		 731
732 featurestr = strtok(NULL, ",");
733
734 while (featurestr) {
735 char *val;
736 if (featurestr[0] == '+') {
296acb64
JR		 737 add_flagname_to_bitmaps(featurestr + 1, &plus_features,
738 &plus_ext_features, &plus_ext2_features,
739 &plus_ext3_features, &plus_kvm_features,
740 &plus_svm_features);
c6dc6f63 741 } else if (featurestr[0] == '-') {
296acb64
JR		 742 add_flagname_to_bitmaps(featurestr + 1, &minus_features,
743 &minus_ext_features, &minus_ext2_features,
744 &minus_ext3_features, &minus_kvm_features,
745 &minus_svm_features);
c6dc6f63
AP		 746 } else if ((val = strchr(featurestr, '='))) {
747 *val = 0; val++;
748 if (!strcmp(featurestr, "family")) {
749 char *err;
750 numvalue = strtoul(val, &err, 0);
a88a677f 751 if (!*val || *err || numvalue > 0xff + 0xf) {
c6dc6f63
AP		 752 fprintf(stderr, "bad numerical value %s\n", val);
753 goto error;
754 }
755 x86_cpu_def->family = numvalue;
756 } else if (!strcmp(featurestr, "model")) {
757 char *err;
758 numvalue = strtoul(val, &err, 0);
759 if (!*val || *err || numvalue > 0xff) {
760 fprintf(stderr, "bad numerical value %s\n", val);
761 goto error;
762 }
763 x86_cpu_def->model = numvalue;
764 } else if (!strcmp(featurestr, "stepping")) {
765 char *err;
766 numvalue = strtoul(val, &err, 0);
767 if (!*val || *err || numvalue > 0xf) {
768 fprintf(stderr, "bad numerical value %s\n", val);
769 goto error;
770 }
771 x86_cpu_def->stepping = numvalue ;
772 } else if (!strcmp(featurestr, "level")) {
773 char *err;
774 numvalue = strtoul(val, &err, 0);
775 if (!*val || *err) {
776 fprintf(stderr, "bad numerical value %s\n", val);
777 goto error;
778 }
779 x86_cpu_def->level = numvalue;
780 } else if (!strcmp(featurestr, "xlevel")) {
781 char *err;
782 numvalue = strtoul(val, &err, 0);
783 if (!*val || *err) {
784 fprintf(stderr, "bad numerical value %s\n", val);
785 goto error;
786 }
787 if (numvalue < 0x80000000) {
2f7a21c4 788 numvalue += 0x80000000;
c6dc6f63
AP		 789 }
790 x86_cpu_def->xlevel = numvalue;
791 } else if (!strcmp(featurestr, "vendor")) {
792 if (strlen(val) != 12) {
793 fprintf(stderr, "vendor string must be 12 chars long\n");
794 goto error;
795 }
796 x86_cpu_def->vendor1 = 0;
797 x86_cpu_def->vendor2 = 0;
798 x86_cpu_def->vendor3 = 0;
799 for(i = 0; i < 4; i++) {
800 x86_cpu_def->vendor1 |= ((uint8_t)val[i ]) << (8 * i);
801 x86_cpu_def->vendor2 |= ((uint8_t)val[i + 4]) << (8 * i);
802 x86_cpu_def->vendor3 |= ((uint8_t)val[i + 8]) << (8 * i);
803 }
804 x86_cpu_def->vendor_override = 1;
805 } else if (!strcmp(featurestr, "model_id")) {
806 pstrcpy(x86_cpu_def->model_id, sizeof(x86_cpu_def->model_id),
807 val);
b862d1fe
JR		 808 } else if (!strcmp(featurestr, "tsc_freq")) {
809 int64_t tsc_freq;
810 char *err;
811
812 tsc_freq = strtosz_suffix_unit(val, &err,
813 STRTOSZ_DEFSUFFIX_B, 1000);
45009a30 814 if (tsc_freq < 0 || *err) {
b862d1fe
JR		 815 fprintf(stderr, "bad numerical value %s\n", val);
816 goto error;
817 }
818 x86_cpu_def->tsc_khz = tsc_freq / 1000;
28f52cc0
VR		 819 } else if (!strcmp(featurestr, "hv_spinlocks")) {
820 char *err;
821 numvalue = strtoul(val, &err, 0);
822 if (!*val || *err) {
823 fprintf(stderr, "bad numerical value %s\n", val);
824 goto error;
825 }
826 hyperv_set_spinlock_retries(numvalue);
c6dc6f63
AP		 827 } else {
828 fprintf(stderr, "unrecognized feature %s\n", featurestr);
829 goto error;
830 }
831 } else if (!strcmp(featurestr, "check")) {
832 check_cpuid = 1;
833 } else if (!strcmp(featurestr, "enforce")) {
834 check_cpuid = enforce_cpuid = 1;
28f52cc0
VR		 835 } else if (!strcmp(featurestr, "hv_relaxed")) {
836 hyperv_enable_relaxed_timing(true);
837 } else if (!strcmp(featurestr, "hv_vapic")) {
838 hyperv_enable_vapic_recommended(true);
c6dc6f63
AP		 839 } else {
840 fprintf(stderr, "feature string `%s' not in format (+feature|-feature|feature=xyz)\n", featurestr);
841 goto error;
842 }
843 featurestr = strtok(NULL, ",");
844 }
845 x86_cpu_def->features |= plus_features;
846 x86_cpu_def->ext_features |= plus_ext_features;
847 x86_cpu_def->ext2_features |= plus_ext2_features;
848 x86_cpu_def->ext3_features |= plus_ext3_features;
849 x86_cpu_def->kvm_features |= plus_kvm_features;
296acb64 850 x86_cpu_def->svm_features |= plus_svm_features;
c6dc6f63
AP		 851 x86_cpu_def->features &= ~minus_features;
852 x86_cpu_def->ext_features &= ~minus_ext_features;
853 x86_cpu_def->ext2_features &= ~minus_ext2_features;
854 x86_cpu_def->ext3_features &= ~minus_ext3_features;
855 x86_cpu_def->kvm_features &= ~minus_kvm_features;
296acb64 856 x86_cpu_def->svm_features &= ~minus_svm_features;
c6dc6f63
AP		 857 if (check_cpuid) {
858 if (check_features_against_host(x86_cpu_def) && enforce_cpuid)
859 goto error;
860 }
d3c481b3 861 g_free(s);
c6dc6f63
AP		 862 return 0;
863
864error:
d3c481b3 865 g_free(s);
c6dc6f63
AP		 866 return -1;
867}
868
869/* generate a composite string into buf of all cpuid names in featureset
870 * selected by fbits. indicate truncation at bufsize in the event of overflow.
871 * if flags, suppress names undefined in featureset.
872 */
873static void listflags(char *buf, int bufsize, uint32_t fbits,
874 const char **featureset, uint32_t flags)
875{
876 const char **p = &featureset[31];
877 char *q, *b, bit;
878 int nc;
879
880 b = 4 <= bufsize ? buf + (bufsize -= 3) - 1 : NULL;
881 *buf = '\0';
882 for (q = buf, bit = 31; fbits && bufsize; --p, fbits &= ~(1 << bit), --bit)
883 if (fbits & 1 << bit && (*p || !flags)) {
884 if (*p)
885 nc = snprintf(q, bufsize, "%s%s", q == buf ? "" : " ", *p);
886 else
887 nc = snprintf(q, bufsize, "%s[%d]", q == buf ? "" : " ", bit);
888 if (bufsize <= nc) {
889 if (b) {
890 memcpy(b, "...", sizeof("..."));
891 }
892 return;
893 }
894 q += nc;
895 bufsize -= nc;
896 }
897}
898
899/* generate CPU information:
900 * -? list model names
901 * -?model list model names/IDs
902 * -?dump output all model (x86_def_t) data
903 * -?cpuid list all recognized cpuid flag names
904 */
9a78eead 905void x86_cpu_list(FILE *f, fprintf_function cpu_fprintf, const char *optarg)
c6dc6f63
AP		 906{
907 unsigned char model = !strcmp("?model", optarg);
908 unsigned char dump = !strcmp("?dump", optarg);
909 unsigned char cpuid = !strcmp("?cpuid", optarg);
910 x86_def_t *def;
911 char buf[256];
912
913 if (cpuid) {
914 (*cpu_fprintf)(f, "Recognized CPUID flags:\n");
915 listflags(buf, sizeof (buf), (uint32_t)~0, feature_name, 1);
916 (*cpu_fprintf)(f, " f_edx: %s\n", buf);
917 listflags(buf, sizeof (buf), (uint32_t)~0, ext_feature_name, 1);
918 (*cpu_fprintf)(f, " f_ecx: %s\n", buf);
919 listflags(buf, sizeof (buf), (uint32_t)~0, ext2_feature_name, 1);
920 (*cpu_fprintf)(f, " extf_edx: %s\n", buf);
921 listflags(buf, sizeof (buf), (uint32_t)~0, ext3_feature_name, 1);
922 (*cpu_fprintf)(f, " extf_ecx: %s\n", buf);
923 return;
924 }
925 for (def = x86_defs; def; def = def->next) {
926 snprintf(buf, sizeof (buf), def->flags ? "[%s]": "%s", def->name);
927 if (model || dump) {
928 (*cpu_fprintf)(f, "x86 %16s %-48s\n", buf, def->model_id);
929 } else {
930 (*cpu_fprintf)(f, "x86 %16s\n", buf);
931 }
932 if (dump) {
933 memcpy(buf, &def->vendor1, sizeof (def->vendor1));
934 memcpy(buf + 4, &def->vendor2, sizeof (def->vendor2));
935 memcpy(buf + 8, &def->vendor3, sizeof (def->vendor3));
936 buf[12] = '\0';
937 (*cpu_fprintf)(f,
938 " family %d model %d stepping %d level %d xlevel 0x%x"
939 " vendor \"%s\"\n",
940 def->family, def->model, def->stepping, def->level,
941 def->xlevel, buf);
942 listflags(buf, sizeof (buf), def->features, feature_name, 0);
943 (*cpu_fprintf)(f, " feature_edx %08x (%s)\n", def->features,
944 buf);
945 listflags(buf, sizeof (buf), def->ext_features, ext_feature_name,
946 0);
947 (*cpu_fprintf)(f, " feature_ecx %08x (%s)\n", def->ext_features,
948 buf);
949 listflags(buf, sizeof (buf), def->ext2_features, ext2_feature_name,
950 0);
951 (*cpu_fprintf)(f, " extfeature_edx %08x (%s)\n",
952 def->ext2_features, buf);
953 listflags(buf, sizeof (buf), def->ext3_features, ext3_feature_name,
954 0);
955 (*cpu_fprintf)(f, " extfeature_ecx %08x (%s)\n",
956 def->ext3_features, buf);
957 (*cpu_fprintf)(f, "\n");
958 }
959 }
ed2c54d4
AP		 960 if (kvm_enabled()) {
961 (*cpu_fprintf)(f, "x86 %16s\n", "[host]");
962 }
c6dc6f63
AP		 963}
964
61dcd775 965int cpu_x86_register(X86CPU *cpu, const char *cpu_model)
c6dc6f63 966{
61dcd775 967 CPUX86State *env = &cpu->env;
c6dc6f63 968 x86_def_t def1, *def = &def1;
71ad61d3 969 Error *error = NULL;
c6dc6f63 970
db0ad1ba
JR		 971 memset(def, 0, sizeof(*def));
972
c6dc6f63
AP		 973 if (cpu_x86_find_by_name(def, cpu_model) < 0)
974 return -1;
975 if (def->vendor1) {
976 env->cpuid_vendor1 = def->vendor1;
977 env->cpuid_vendor2 = def->vendor2;
978 env->cpuid_vendor3 = def->vendor3;
979 } else {
980 env->cpuid_vendor1 = CPUID_VENDOR_INTEL_1;
981 env->cpuid_vendor2 = CPUID_VENDOR_INTEL_2;
982 env->cpuid_vendor3 = CPUID_VENDOR_INTEL_3;
983 }
984 env->cpuid_vendor_override = def->vendor_override;
985 env->cpuid_level = def->level;
71ad61d3 986 object_property_set_int(OBJECT(cpu), def->family, "family", &error);
c5291a4f 987 object_property_set_int(OBJECT(cpu), def->model, "model", &error);
036e2222 988 object_property_set_int(OBJECT(cpu), def->stepping, "stepping", &error);
c6dc6f63 989 env->cpuid_features = def->features;
c6dc6f63
AP		 990 env->cpuid_ext_features = def->ext_features;
991 env->cpuid_ext2_features = def->ext2_features;
4d067ed7 992 env->cpuid_ext3_features = def->ext3_features;
c6dc6f63
AP		 993 env->cpuid_xlevel = def->xlevel;
994 env->cpuid_kvm_features = def->kvm_features;
296acb64 995 env->cpuid_svm_features = def->svm_features;
b3baa152
BW		 996 env->cpuid_ext4_features = def->ext4_features;
997 env->cpuid_xlevel2 = def->xlevel2;
b862d1fe 998 env->tsc_khz = def->tsc_khz;
551a2dec
AP		 999 if (!kvm_enabled()) {
1000 env->cpuid_features &= TCG_FEATURES;
1001 env->cpuid_ext_features &= TCG_EXT_FEATURES;
1002 env->cpuid_ext2_features &= (TCG_EXT2_FEATURES
1003#ifdef TARGET_X86_64
1004 | CPUID_EXT2_SYSCALL | CPUID_EXT2_LM
1005#endif
1006 );
1007 env->cpuid_ext3_features &= TCG_EXT3_FEATURES;
296acb64 1008 env->cpuid_svm_features &= TCG_SVM_FEATURES;
551a2dec 1009 }
938d4c25 1010 object_property_set_str(OBJECT(cpu), def->model_id, "model-id", &error);
71ad61d3
AF		 1011 if (error_is_set(&error)) {
1012 error_free(error);
1013 return -1;
1014 }
c6dc6f63
AP		 1015 return 0;
1016}
1017
1018#if !defined(CONFIG_USER_ONLY)
1019/* copy vendor id string to 32 bit register, nul pad as needed
1020 */
1021static void cpyid(const char *s, uint32_t *id)
1022{
1023 char *d = (char *)id;
1024 char i;
1025
1026 for (i = sizeof (*id); i--; )
1027 *d++ = *s ? *s++ : '\0';
1028}
1029
1030/* interpret radix and convert from string to arbitrary scalar,
1031 * otherwise flag failure
1032 */
1033#define setscalar(pval, str, perr) \
1034{ \
1035 char *pend; \
1036 unsigned long ul; \
1037 \
1038 ul = strtoul(str, &pend, 0); \
1039 *str && !*pend ? (*pval = ul) : (*perr = 1); \
1040}
1041
1042/* map cpuid options to feature bits, otherwise return failure
1043 * (option tags in *str are delimited by whitespace)
1044 */
1045static void setfeatures(uint32_t *pval, const char *str,
1046 const char **featureset, int *perr)
1047{
1048 const char *p, *q;
1049
1050 for (q = p = str; *p || *q; q = p) {
1051 while (iswhite(*p))
1052 q = ++p;
1053 while (*p && !iswhite(*p))
1054 ++p;
1055 if (!*q && !*p)
1056 return;
1057 if (!lookup_feature(pval, q, p, featureset)) {
1058 fprintf(stderr, "error: feature \"%.*s\" not available in set\n",
1059 (int)(p - q), q);
1060 *perr = 1;
1061 return;
1062 }
1063 }
1064}
1065
1066/* map config file options to x86_def_t form
1067 */
1068static int cpudef_setfield(const char *name, const char *str, void *opaque)
1069{
1070 x86_def_t *def = opaque;
1071 int err = 0;
1072
1073 if (!strcmp(name, "name")) {
99e1dec0 1074 g_free((void *)def->name);
d3c481b3 1075 def->name = g_strdup(str);
c6dc6f63
AP		 1076 } else if (!strcmp(name, "model_id")) {
1077 strncpy(def->model_id, str, sizeof (def->model_id));
1078 } else if (!strcmp(name, "level")) {
1079 setscalar(&def->level, str, &err)
1080 } else if (!strcmp(name, "vendor")) {
1081 cpyid(&str[0], &def->vendor1);
1082 cpyid(&str[4], &def->vendor2);
1083 cpyid(&str[8], &def->vendor3);
1084 } else if (!strcmp(name, "family")) {
1085 setscalar(&def->family, str, &err)
1086 } else if (!strcmp(name, "model")) {
1087 setscalar(&def->model, str, &err)
1088 } else if (!strcmp(name, "stepping")) {
1089 setscalar(&def->stepping, str, &err)
1090 } else if (!strcmp(name, "feature_edx")) {
1091 setfeatures(&def->features, str, feature_name, &err);
1092 } else if (!strcmp(name, "feature_ecx")) {
1093 setfeatures(&def->ext_features, str, ext_feature_name, &err);
1094 } else if (!strcmp(name, "extfeature_edx")) {
1095 setfeatures(&def->ext2_features, str, ext2_feature_name, &err);
1096 } else if (!strcmp(name, "extfeature_ecx")) {
1097 setfeatures(&def->ext3_features, str, ext3_feature_name, &err);
1098 } else if (!strcmp(name, "xlevel")) {
1099 setscalar(&def->xlevel, str, &err)
1100 } else {
1101 fprintf(stderr, "error: unknown option [%s = %s]\n", name, str);
1102 return (1);
1103 }
1104 if (err) {
1105 fprintf(stderr, "error: bad option value [%s = %s]\n", name, str);
1106 return (1);
1107 }
1108 return (0);
1109}
1110
1111/* register config file entry as x86_def_t
1112 */
1113static int cpudef_register(QemuOpts *opts, void *opaque)
1114{
7267c094 1115 x86_def_t *def = g_malloc0(sizeof (x86_def_t));
c6dc6f63
AP		 1116
1117 qemu_opt_foreach(opts, cpudef_setfield, def, 1);
1118 def->next = x86_defs;
1119 x86_defs = def;
1120 return (0);
1121}
0e26b7b8
BS		 1122
1123void cpu_clear_apic_feature(CPUX86State *env)
1124{
1125 env->cpuid_features &= ~CPUID_APIC;
1126}
1127
c6dc6f63
AP		 1128#endif /* !CONFIG_USER_ONLY */
1129
1130/* register "cpudef" models defined in configuration file. Here we first
1131 * preload any built-in definitions
1132 */
1133void x86_cpudef_setup(void)
1134{
1135 int i;
1136
1137 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); ++i) {
1138 builtin_x86_defs[i].next = x86_defs;
1139 builtin_x86_defs[i].flags = 1;
1140 x86_defs = &builtin_x86_defs[i];
1141 }
1142#if !defined(CONFIG_USER_ONLY)
3329f07b 1143 qemu_opts_foreach(qemu_find_opts("cpudef"), cpudef_register, NULL, 0);
c6dc6f63
AP		 1144#endif
1145}
1146
c6dc6f63
AP		 1147static void get_cpuid_vendor(CPUX86State *env, uint32_t *ebx,
1148 uint32_t *ecx, uint32_t *edx)
1149{
1150 *ebx = env->cpuid_vendor1;
1151 *edx = env->cpuid_vendor2;
1152 *ecx = env->cpuid_vendor3;
1153
1154 /* sysenter isn't supported on compatibility mode on AMD, syscall
1155 * isn't supported in compatibility mode on Intel.
1156 * Normally we advertise the actual cpu vendor, but you can override
1157 * this if you want to use KVM's sysenter/syscall emulation
1158 * in compatibility mode and when doing cross vendor migration
1159 */
89354998 1160 if (kvm_enabled() && ! env->cpuid_vendor_override) {
c6dc6f63
AP		 1161 host_cpuid(0, 0, NULL, ebx, ecx, edx);
1162 }
1163}
1164
1165void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
1166 uint32_t *eax, uint32_t *ebx,
1167 uint32_t *ecx, uint32_t *edx)
1168{
1169 /* test if maximum index reached */
1170 if (index & 0x80000000) {
b3baa152
BW		 1171 if (index > env->cpuid_xlevel) {
1172 if (env->cpuid_xlevel2 > 0) {
1173 /* Handle the Centaur's CPUID instruction. */
1174 if (index > env->cpuid_xlevel2) {
1175 index = env->cpuid_xlevel2;
1176 } else if (index < 0xC0000000) {
1177 index = env->cpuid_xlevel;
1178 }
1179 } else {
1180 index = env->cpuid_xlevel;
1181 }
1182 }
c6dc6f63
AP		 1183 } else {
1184 if (index > env->cpuid_level)
1185 index = env->cpuid_level;
1186 }
1187
1188 switch(index) {
1189 case 0:
1190 *eax = env->cpuid_level;
1191 get_cpuid_vendor(env, ebx, ecx, edx);
1192 break;
1193 case 1:
1194 *eax = env->cpuid_version;
1195 *ebx = (env->cpuid_apic_id << 24) | 8 << 8; /* CLFLUSH size in quad words, Linux wants it. */
1196 *ecx = env->cpuid_ext_features;
1197 *edx = env->cpuid_features;
1198 if (env->nr_cores * env->nr_threads > 1) {
1199 *ebx |= (env->nr_cores * env->nr_threads) << 16;
1200 *edx |= 1 << 28; /* HTT bit */
1201 }
1202 break;
1203 case 2:
1204 /* cache info: needed for Pentium Pro compatibility */
1205 *eax = 1;
1206 *ebx = 0;
1207 *ecx = 0;
1208 *edx = 0x2c307d;
1209 break;
1210 case 4:
1211 /* cache info: needed for Core compatibility */
1212 if (env->nr_cores > 1) {
2f7a21c4 1213 *eax = (env->nr_cores - 1) << 26;
c6dc6f63 1214 } else {
2f7a21c4 1215 *eax = 0;
c6dc6f63
AP		 1216 }
1217 switch (count) {
1218 case 0: /* L1 dcache info */
1219 *eax |= 0x0000121;
1220 *ebx = 0x1c0003f;
1221 *ecx = 0x000003f;
1222 *edx = 0x0000001;
1223 break;
1224 case 1: /* L1 icache info */
1225 *eax |= 0x0000122;
1226 *ebx = 0x1c0003f;
1227 *ecx = 0x000003f;
1228 *edx = 0x0000001;
1229 break;
1230 case 2: /* L2 cache info */
1231 *eax |= 0x0000143;
1232 if (env->nr_threads > 1) {
1233 *eax |= (env->nr_threads - 1) << 14;
1234 }
1235 *ebx = 0x3c0003f;
1236 *ecx = 0x0000fff;
1237 *edx = 0x0000001;
1238 break;
1239 default: /* end of info */
1240 *eax = 0;
1241 *ebx = 0;
1242 *ecx = 0;
1243 *edx = 0;
1244 break;
1245 }
1246 break;
1247 case 5:
1248 /* mwait info: needed for Core compatibility */
1249 *eax = 0; /* Smallest monitor-line size in bytes */
1250 *ebx = 0; /* Largest monitor-line size in bytes */
1251 *ecx = CPUID_MWAIT_EMX | CPUID_MWAIT_IBE;
1252 *edx = 0;
1253 break;
1254 case 6:
1255 /* Thermal and Power Leaf */
1256 *eax = 0;
1257 *ebx = 0;
1258 *ecx = 0;
1259 *edx = 0;
1260 break;
f7911686
YW		 1261 case 7:
1262 if (kvm_enabled()) {
ba9bc59e
JK		 1263 KVMState *s = env->kvm_state;
1264
1265 *eax = kvm_arch_get_supported_cpuid(s, 0x7, count, R_EAX);
1266 *ebx = kvm_arch_get_supported_cpuid(s, 0x7, count, R_EBX);
1267 *ecx = kvm_arch_get_supported_cpuid(s, 0x7, count, R_ECX);
1268 *edx = kvm_arch_get_supported_cpuid(s, 0x7, count, R_EDX);
f7911686
YW		 1269 } else {
1270 *eax = 0;
1271 *ebx = 0;
1272 *ecx = 0;
1273 *edx = 0;
1274 }
1275 break;
c6dc6f63
AP		 1276 case 9:
1277 /* Direct Cache Access Information Leaf */
1278 *eax = 0; /* Bits 0-31 in DCA_CAP MSR */
1279 *ebx = 0;
1280 *ecx = 0;
1281 *edx = 0;
1282 break;
1283 case 0xA:
1284 /* Architectural Performance Monitoring Leaf */
a0fa8208
GN		 1285 if (kvm_enabled()) {
1286 KVMState *s = env->kvm_state;
1287
1288 *eax = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EAX);
1289 *ebx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EBX);
1290 *ecx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_ECX);
1291 *edx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EDX);
1292 } else {
1293 *eax = 0;
1294 *ebx = 0;
1295 *ecx = 0;
1296 *edx = 0;
1297 }
c6dc6f63 1298 break;
51e49430
SY		 1299 case 0xD:
1300 /* Processor Extended State */
1301 if (!(env->cpuid_ext_features & CPUID_EXT_XSAVE)) {
1302 *eax = 0;
1303 *ebx = 0;
1304 *ecx = 0;
1305 *edx = 0;
1306 break;
1307 }
1308 if (kvm_enabled()) {
ba9bc59e
JK		 1309 KVMState *s = env->kvm_state;
1310
1311 *eax = kvm_arch_get_supported_cpuid(s, 0xd, count, R_EAX);
1312 *ebx = kvm_arch_get_supported_cpuid(s, 0xd, count, R_EBX);
1313 *ecx = kvm_arch_get_supported_cpuid(s, 0xd, count, R_ECX);
1314 *edx = kvm_arch_get_supported_cpuid(s, 0xd, count, R_EDX);
51e49430
SY		 1315 } else {
1316 *eax = 0;
1317 *ebx = 0;
1318 *ecx = 0;
1319 *edx = 0;
1320 }
1321 break;
c6dc6f63
AP		 1322 case 0x80000000:
1323 *eax = env->cpuid_xlevel;
1324 *ebx = env->cpuid_vendor1;
1325 *edx = env->cpuid_vendor2;
1326 *ecx = env->cpuid_vendor3;
1327 break;
1328 case 0x80000001:
1329 *eax = env->cpuid_version;
1330 *ebx = 0;
1331 *ecx = env->cpuid_ext3_features;
1332 *edx = env->cpuid_ext2_features;
1333
1334 /* The Linux kernel checks for the CMPLegacy bit and
1335 * discards multiple thread information if it is set.
1336 * So dont set it here for Intel to make Linux guests happy.
1337 */
1338 if (env->nr_cores * env->nr_threads > 1) {
1339 uint32_t tebx, tecx, tedx;
1340 get_cpuid_vendor(env, &tebx, &tecx, &tedx);
1341 if (tebx != CPUID_VENDOR_INTEL_1 ||
1342 tedx != CPUID_VENDOR_INTEL_2 ||
1343 tecx != CPUID_VENDOR_INTEL_3) {
1344 *ecx |= 1 << 1; /* CmpLegacy bit */
1345 }
1346 }
c6dc6f63
AP		 1347 break;
1348 case 0x80000002:
1349 case 0x80000003:
1350 case 0x80000004:
1351 *eax = env->cpuid_model[(index - 0x80000002) * 4 + 0];
1352 *ebx = env->cpuid_model[(index - 0x80000002) * 4 + 1];
1353 *ecx = env->cpuid_model[(index - 0x80000002) * 4 + 2];
1354 *edx = env->cpuid_model[(index - 0x80000002) * 4 + 3];
1355 break;
1356 case 0x80000005:
1357 /* cache info (L1 cache) */
1358 *eax = 0x01ff01ff;
1359 *ebx = 0x01ff01ff;
1360 *ecx = 0x40020140;
1361 *edx = 0x40020140;
1362 break;
1363 case 0x80000006:
1364 /* cache info (L2 cache) */
1365 *eax = 0;
1366 *ebx = 0x42004200;
1367 *ecx = 0x02008140;
1368 *edx = 0;
1369 break;
1370 case 0x80000008:
1371 /* virtual & phys address size in low 2 bytes. */
1372/* XXX: This value must match the one used in the MMU code. */
1373 if (env->cpuid_ext2_features & CPUID_EXT2_LM) {
1374 /* 64 bit processor */
1375/* XXX: The physical address space is limited to 42 bits in exec.c. */
1376 *eax = 0x00003028; /* 48 bits virtual, 40 bits physical */
1377 } else {
1378 if (env->cpuid_features & CPUID_PSE36)
1379 *eax = 0x00000024; /* 36 bits physical */
1380 else
1381 *eax = 0x00000020; /* 32 bits physical */
1382 }
1383 *ebx = 0;
1384 *ecx = 0;
1385 *edx = 0;
1386 if (env->nr_cores * env->nr_threads > 1) {
1387 *ecx |= (env->nr_cores * env->nr_threads) - 1;
1388 }
1389 break;
1390 case 0x8000000A:
296acb64
JR		 1391 if (env->cpuid_ext3_features & CPUID_EXT3_SVM) {
1392 *eax = 0x00000001; /* SVM Revision */
1393 *ebx = 0x00000010; /* nr of ASIDs */
1394 *ecx = 0;
1395 *edx = env->cpuid_svm_features; /* optional features */
1396 } else {
1397 *eax = 0;
1398 *ebx = 0;
1399 *ecx = 0;
1400 *edx = 0;
1401 }
c6dc6f63 1402 break;
b3baa152
BW		 1403 case 0xC0000000:
1404 *eax = env->cpuid_xlevel2;
1405 *ebx = 0;
1406 *ecx = 0;
1407 *edx = 0;
1408 break;
1409 case 0xC0000001:
1410 /* Support for VIA CPU's CPUID instruction */
1411 *eax = env->cpuid_version;
1412 *ebx = 0;
1413 *ecx = 0;
1414 *edx = env->cpuid_ext4_features;
1415 break;
1416 case 0xC0000002:
1417 case 0xC0000003:
1418 case 0xC0000004:
1419 /* Reserved for the future, and now filled with zero */
1420 *eax = 0;
1421 *ebx = 0;
1422 *ecx = 0;
1423 *edx = 0;
1424 break;
c6dc6f63
AP		 1425 default:
1426 /* reserved values: zero */
1427 *eax = 0;
1428 *ebx = 0;
1429 *ecx = 0;
1430 *edx = 0;
1431 break;
1432 }
1433}
5fd2087a
AF		 1434
1435/* CPUClass::reset() */
1436static void x86_cpu_reset(CPUState *s)
1437{
1438 X86CPU *cpu = X86_CPU(s);
1439 X86CPUClass *xcc = X86_CPU_GET_CLASS(cpu);
1440 CPUX86State *env = &cpu->env;
c1958aea
AF		 1441 int i;
1442
1443 if (qemu_loglevel_mask(CPU_LOG_RESET)) {
1444 qemu_log("CPU Reset (CPU %d)\n", env->cpu_index);
1445 log_cpu_state(env, X86_DUMP_FPU | X86_DUMP_CCOP);
1446 }
5fd2087a
AF		 1447
1448 xcc->parent_reset(s);
1449
c1958aea
AF		 1450
1451 memset(env, 0, offsetof(CPUX86State, breakpoints));
1452
1453 tlb_flush(env, 1);
1454
1455 env->old_exception = -1;
1456
1457 /* init to reset state */
1458
1459#ifdef CONFIG_SOFTMMU
1460 env->hflags |= HF_SOFTMMU_MASK;
1461#endif
1462 env->hflags2 |= HF2_GIF_MASK;
1463
1464 cpu_x86_update_cr0(env, 0x60000010);
1465 env->a20_mask = ~0x0;
1466 env->smbase = 0x30000;
1467
1468 env->idt.limit = 0xffff;
1469 env->gdt.limit = 0xffff;
1470 env->ldt.limit = 0xffff;
1471 env->ldt.flags = DESC_P_MASK | (2 << DESC_TYPE_SHIFT);
1472 env->tr.limit = 0xffff;
1473 env->tr.flags = DESC_P_MASK | (11 << DESC_TYPE_SHIFT);
1474
1475 cpu_x86_load_seg_cache(env, R_CS, 0xf000, 0xffff0000, 0xffff,
1476 DESC_P_MASK | DESC_S_MASK | DESC_CS_MASK |
1477 DESC_R_MASK | DESC_A_MASK);
1478 cpu_x86_load_seg_cache(env, R_DS, 0, 0, 0xffff,
1479 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
1480 DESC_A_MASK);
1481 cpu_x86_load_seg_cache(env, R_ES, 0, 0, 0xffff,
1482 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
1483 DESC_A_MASK);
1484 cpu_x86_load_seg_cache(env, R_SS, 0, 0, 0xffff,
1485 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
1486 DESC_A_MASK);
1487 cpu_x86_load_seg_cache(env, R_FS, 0, 0, 0xffff,
1488 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
1489 DESC_A_MASK);
1490 cpu_x86_load_seg_cache(env, R_GS, 0, 0, 0xffff,
1491 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
1492 DESC_A_MASK);
1493
1494 env->eip = 0xfff0;
1495 env->regs[R_EDX] = env->cpuid_version;
1496
1497 env->eflags = 0x2;
1498
1499 /* FPU init */
1500 for (i = 0; i < 8; i++) {
1501 env->fptags[i] = 1;
1502 }
1503 env->fpuc = 0x37f;
1504
1505 env->mxcsr = 0x1f80;
1506
1507 env->pat = 0x0007040600070406ULL;
1508 env->msr_ia32_misc_enable = MSR_IA32_MISC_ENABLE_DEFAULT;
1509
1510 memset(env->dr, 0, sizeof(env->dr));
1511 env->dr[6] = DR6_FIXED_1;
1512 env->dr[7] = DR7_FIXED_1;
1513 cpu_breakpoint_remove_all(env, BP_CPU);
1514 cpu_watchpoint_remove_all(env, BP_CPU);
5fd2087a
AF		 1515}
1516
de024815
AF		 1517static void mce_init(X86CPU *cpu)
1518{
1519 CPUX86State *cenv = &cpu->env;
1520 unsigned int bank;
1521
1522 if (((cenv->cpuid_version >> 8) & 0xf) >= 6
1523 && (cenv->cpuid_features & (CPUID_MCE | CPUID_MCA)) ==
1524 (CPUID_MCE | CPUID_MCA)) {
1525 cenv->mcg_cap = MCE_CAP_DEF | MCE_BANKS_DEF;
1526 cenv->mcg_ctl = ~(uint64_t)0;
1527 for (bank = 0; bank < MCE_BANKS_DEF; bank++) {
1528 cenv->mce_banks[bank * 4] = ~(uint64_t)0;
1529 }
1530 }
1531}
1532
1533static void x86_cpu_initfn(Object *obj)
1534{
1535 X86CPU *cpu = X86_CPU(obj);
1536 CPUX86State *env = &cpu->env;
1537
1538 cpu_exec_init(env);
71ad61d3
AF		 1539
1540 object_property_add(obj, "family", "int",
1541 NULL,
1542 x86_cpuid_version_set_family, NULL, NULL, NULL);
c5291a4f
AF		 1543 object_property_add(obj, "model", "int",
1544 NULL,
1545 x86_cpuid_version_set_model, NULL, NULL, NULL);
036e2222
AF		 1546 object_property_add(obj, "stepping", "int",
1547 NULL,
1548 x86_cpuid_version_set_stepping, NULL, NULL, NULL);
938d4c25
AF		 1549 object_property_add_str(obj, "model-id",
1550 NULL,
1551 x86_cpuid_set_model_id, NULL);
71ad61d3 1552
de024815
AF		 1553 env->cpuid_apic_id = env->cpu_index;
1554 mce_init(cpu);
1555}
1556
5fd2087a
AF		 1557static void x86_cpu_common_class_init(ObjectClass *oc, void *data)
1558{
1559 X86CPUClass *xcc = X86_CPU_CLASS(oc);
1560 CPUClass *cc = CPU_CLASS(oc);
1561
1562 xcc->parent_reset = cc->reset;
1563 cc->reset = x86_cpu_reset;
1564}
1565
1566static const TypeInfo x86_cpu_type_info = {
1567 .name = TYPE_X86_CPU,
1568 .parent = TYPE_CPU,
1569 .instance_size = sizeof(X86CPU),
de024815 1570 .instance_init = x86_cpu_initfn,
5fd2087a
AF		 1571 .abstract = false,
1572 .class_size = sizeof(X86CPUClass),
1573 .class_init = x86_cpu_common_class_init,
1574};
1575
1576static void x86_cpu_register_types(void)
1577{
1578 type_register_static(&x86_cpu_type_info);
1579}
1580
1581type_init(x86_cpu_register_types)
QEMU mirror