]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/x86/kvm/vmx.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: Disable CR8 intercept if tpr patching is active
[mirror_ubuntu-artful-kernel.git] / arch / x86 / kvm / vmx.c
CommitLineData
6aa8b732
AK		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This module enables machines with Intel VT-x extensions to run virtual
5 * machines without emulation or binary translation.
6 *
7 * Copyright (C) 2006 Qumranet, Inc.
8 *
9 * Authors:
10 * Avi Kivity <avi@qumranet.com>
11 * Yaniv Kamay <yaniv@qumranet.com>
12 *
13 * This work is licensed under the terms of the GNU GPL, version 2. See
14 * the COPYING file in the top-level directory.
15 *
16 */
17
85f455f7 18#include "irq.h"
1d737c8a 19#include "mmu.h"
e495606d 20
edf88417 21#include <linux/kvm_host.h>
6aa8b732 22#include <linux/module.h>
9d8f549d 23#include <linux/kernel.h>
6aa8b732
AK		 24#include <linux/mm.h>
25#include <linux/highmem.h>
e8edc6e0 26#include <linux/sched.h>
c7addb90 27#include <linux/moduleparam.h>
5fdbf976 28#include "kvm_cache_regs.h"
35920a35 29#include "x86.h"
e495606d 30
6aa8b732 31#include <asm/io.h>
3b3be0d1 32#include <asm/desc.h>
13673a90 33#include <asm/vmx.h>
6210e37b 34#include <asm/virtext.h>
6aa8b732 35
4ecac3fd
AK		 36#define __ex(x) __kvm_handle_fault_on_reboot(x)
37
6aa8b732
AK		 38MODULE_AUTHOR("Qumranet");
39MODULE_LICENSE("GPL");
40
4462d21a 41static int __read_mostly bypass_guest_pf = 1;
c1f8bc04 42module_param(bypass_guest_pf, bool, S_IRUGO);
c7addb90 43
4462d21a 44static int __read_mostly enable_vpid = 1;
736caefe 45module_param_named(vpid, enable_vpid, bool, 0444);
2384d2b3 46
4462d21a 47static int __read_mostly flexpriority_enabled = 1;
736caefe 48module_param_named(flexpriority, flexpriority_enabled, bool, S_IRUGO);
4c9fc8ef 49
4462d21a 50static int __read_mostly enable_ept = 1;
736caefe 51module_param_named(ept, enable_ept, bool, S_IRUGO);
d56f546d 52
4462d21a 53static int __read_mostly emulate_invalid_guest_state = 0;
c1f8bc04 54module_param(emulate_invalid_guest_state, bool, S_IRUGO);
04fa4d32 55
a2fa3e9f
GH		 56struct vmcs {
57 u32 revision_id;
58 u32 abort;
59 char data[0];
60};
61
62struct vcpu_vmx {
fb3f0f51 63 struct kvm_vcpu vcpu;
543e4243 64 struct list_head local_vcpus_link;
313dbd49 65 unsigned long host_rsp;
a2fa3e9f 66 int launched;
29bd8a78 67 u8 fail;
1155f76a 68 u32 idt_vectoring_info;
a2fa3e9f
GH		 69 struct kvm_msr_entry *guest_msrs;
70 struct kvm_msr_entry *host_msrs;
71 int nmsrs;
72 int save_nmsrs;
73 int msr_offset_efer;
74#ifdef CONFIG_X86_64
75 int msr_offset_kernel_gs_base;
76#endif
77 struct vmcs *vmcs;
78 struct {
79 int loaded;
80 u16 fs_sel, gs_sel, ldt_sel;
152d3f2f
LV		 81 int gs_ldt_reload_needed;
82 int fs_reload_needed;
51c6cf66 83 int guest_efer_loaded;
d77c26fc 84 } host_state;
9c8cba37
AK		 85 struct {
86 struct {
87 bool pending;
88 u8 vector;
89 unsigned rip;
90 } irq;
91 } rmode;
2384d2b3 92 int vpid;
04fa4d32 93 bool emulation_required;
8b3079a5 94 enum emulation_result invalid_state_emulation_result;
3b86cd99
JK		 95
96 /* Support for vnmi-less CPUs */
97 int soft_vnmi_blocked;
98 ktime_t entry_time;
99 s64 vnmi_blocked_time;
a2fa3e9f
GH		 100};
101
102static inline struct vcpu_vmx *to_vmx(struct kvm_vcpu *vcpu)
103{
fb3f0f51 104 return container_of(vcpu, struct vcpu_vmx, vcpu);
a2fa3e9f
GH		 105}
106
b7ebfb05 107static int init_rmode(struct kvm *kvm);
4e1096d2 108static u64 construct_eptp(unsigned long root_hpa);
75880a01 109
6aa8b732
AK		 110static DEFINE_PER_CPU(struct vmcs *, vmxarea);
111static DEFINE_PER_CPU(struct vmcs *, current_vmcs);
543e4243 112static DEFINE_PER_CPU(struct list_head, vcpus_on_cpu);
6aa8b732 113
3e7c73e9
AK		 114static unsigned long *vmx_io_bitmap_a;
115static unsigned long *vmx_io_bitmap_b;
5897297b
AK		 116static unsigned long *vmx_msr_bitmap_legacy;
117static unsigned long *vmx_msr_bitmap_longmode;
fdef3ad1 118
2384d2b3
SY		 119static DECLARE_BITMAP(vmx_vpid_bitmap, VMX_NR_VPIDS);
120static DEFINE_SPINLOCK(vmx_vpid_lock);
121
1c3d14fe 122static struct vmcs_config {
6aa8b732
AK		 123 int size;
124 int order;
125 u32 revision_id;
1c3d14fe
YS		 126 u32 pin_based_exec_ctrl;
127 u32 cpu_based_exec_ctrl;
f78e0e2e 128 u32 cpu_based_2nd_exec_ctrl;
1c3d14fe
YS		 129 u32 vmexit_ctrl;
130 u32 vmentry_ctrl;
131} vmcs_config;
6aa8b732 132
efff9e53 133static struct vmx_capability {
d56f546d
SY		 134 u32 ept;
135 u32 vpid;
136} vmx_capability;
137
6aa8b732
AK		 138#define VMX_SEGMENT_FIELD(seg) \
139 [VCPU_SREG_##seg] = { \
140 .selector = GUEST_##seg##_SELECTOR, \
141 .base = GUEST_##seg##_BASE, \
142 .limit = GUEST_##seg##_LIMIT, \
143 .ar_bytes = GUEST_##seg##_AR_BYTES, \
144 }
145
146static struct kvm_vmx_segment_field {
147 unsigned selector;
148 unsigned base;
149 unsigned limit;
150 unsigned ar_bytes;
151} kvm_vmx_segment_fields[] = {
152 VMX_SEGMENT_FIELD(CS),
153 VMX_SEGMENT_FIELD(DS),
154 VMX_SEGMENT_FIELD(ES),
155 VMX_SEGMENT_FIELD(FS),
156 VMX_SEGMENT_FIELD(GS),
157 VMX_SEGMENT_FIELD(SS),
158 VMX_SEGMENT_FIELD(TR),
159 VMX_SEGMENT_FIELD(LDTR),
160};
161
4d56c8a7
AK		 162/*
163 * Keep MSR_K6_STAR at the end, as setup_msrs() will try to optimize it
164 * away by decrementing the array size.
165 */
6aa8b732 166static const u32 vmx_msr_index[] = {
05b3e0c2 167#ifdef CONFIG_X86_64
6aa8b732
AK		 168 MSR_SYSCALL_MASK, MSR_LSTAR, MSR_CSTAR, MSR_KERNEL_GS_BASE,
169#endif
170 MSR_EFER, MSR_K6_STAR,
171};
9d8f549d 172#define NR_VMX_MSR ARRAY_SIZE(vmx_msr_index)
6aa8b732 173
a2fa3e9f
GH		 174static void load_msrs(struct kvm_msr_entry *e, int n)
175{
176 int i;
177
178 for (i = 0; i < n; ++i)
179 wrmsrl(e[i].index, e[i].data);
180}
181
182static void save_msrs(struct kvm_msr_entry *e, int n)
183{
184 int i;
185
186 for (i = 0; i < n; ++i)
187 rdmsrl(e[i].index, e[i].data);
188}
189
6aa8b732
AK		 190static inline int is_page_fault(u32 intr_info)
191{
192 return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK |
193 INTR_INFO_VALID_MASK)) ==
8ab2d2e2 194 (INTR_TYPE_HARD_EXCEPTION | PF_VECTOR | INTR_INFO_VALID_MASK);
6aa8b732
AK		 195}
196
2ab455cc
AL		 197static inline int is_no_device(u32 intr_info)
198{
199 return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK |
200 INTR_INFO_VALID_MASK)) ==
8ab2d2e2 201 (INTR_TYPE_HARD_EXCEPTION | NM_VECTOR | INTR_INFO_VALID_MASK);
2ab455cc
AL		 202}
203
7aa81cc0
AL		 204static inline int is_invalid_opcode(u32 intr_info)
205{
206 return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VECTOR_MASK |
207 INTR_INFO_VALID_MASK)) ==
8ab2d2e2 208 (INTR_TYPE_HARD_EXCEPTION | UD_VECTOR | INTR_INFO_VALID_MASK);
7aa81cc0
AL		 209}
210
6aa8b732
AK		 211static inline int is_external_interrupt(u32 intr_info)
212{
213 return (intr_info & (INTR_INFO_INTR_TYPE_MASK | INTR_INFO_VALID_MASK))
214 == (INTR_TYPE_EXT_INTR | INTR_INFO_VALID_MASK);
215}
216
25c5f225
SY		 217static inline int cpu_has_vmx_msr_bitmap(void)
218{
04547156 219 return vmcs_config.cpu_based_exec_ctrl & CPU_BASED_USE_MSR_BITMAPS;
25c5f225
SY		 220}
221
6e5d865c
YS		 222static inline int cpu_has_vmx_tpr_shadow(void)
223{
04547156 224 return vmcs_config.cpu_based_exec_ctrl & CPU_BASED_TPR_SHADOW;
6e5d865c
YS		 225}
226
227static inline int vm_need_tpr_shadow(struct kvm *kvm)
228{
04547156 229 return (cpu_has_vmx_tpr_shadow()) && (irqchip_in_kernel(kvm));
6e5d865c
YS		 230}
231
f78e0e2e
SY		 232static inline int cpu_has_secondary_exec_ctrls(void)
233{
04547156
SY		 234 return vmcs_config.cpu_based_exec_ctrl &
235 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS;
f78e0e2e
SY		 236}
237
774ead3a 238static inline bool cpu_has_vmx_virtualize_apic_accesses(void)
f78e0e2e 239{
04547156
SY		 240 return vmcs_config.cpu_based_2nd_exec_ctrl &
241 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES;
242}
243
244static inline bool cpu_has_vmx_flexpriority(void)
245{
246 return cpu_has_vmx_tpr_shadow() &&
247 cpu_has_vmx_virtualize_apic_accesses();
f78e0e2e
SY		 248}
249
d56f546d
SY		 250static inline int cpu_has_vmx_invept_individual_addr(void)
251{
04547156 252 return !!(vmx_capability.ept & VMX_EPT_EXTENT_INDIVIDUAL_BIT);
d56f546d
SY		 253}
254
255static inline int cpu_has_vmx_invept_context(void)
256{
04547156 257 return !!(vmx_capability.ept & VMX_EPT_EXTENT_CONTEXT_BIT);
d56f546d
SY		 258}
259
260static inline int cpu_has_vmx_invept_global(void)
261{
04547156 262 return !!(vmx_capability.ept & VMX_EPT_EXTENT_GLOBAL_BIT);
d56f546d
SY		 263}
264
265static inline int cpu_has_vmx_ept(void)
266{
04547156
SY		 267 return vmcs_config.cpu_based_2nd_exec_ctrl &
268 SECONDARY_EXEC_ENABLE_EPT;
d56f546d
SY		 269}
270
f78e0e2e
SY		 271static inline int vm_need_virtualize_apic_accesses(struct kvm *kvm)
272{
04547156
SY		 273 return flexpriority_enabled &&
274 (cpu_has_vmx_virtualize_apic_accesses()) &&
275 (irqchip_in_kernel(kvm));
f78e0e2e
SY		 276}
277
2384d2b3
SY		 278static inline int cpu_has_vmx_vpid(void)
279{
04547156
SY		 280 return vmcs_config.cpu_based_2nd_exec_ctrl &
281 SECONDARY_EXEC_ENABLE_VPID;
2384d2b3
SY		 282}
283
f08864b4
SY		 284static inline int cpu_has_virtual_nmis(void)
285{
286 return vmcs_config.pin_based_exec_ctrl & PIN_BASED_VIRTUAL_NMIS;
287}
288
04547156
SY		 289static inline bool report_flexpriority(void)
290{
291 return flexpriority_enabled;
292}
293
8b9cf98c 294static int __find_msr_index(struct vcpu_vmx *vmx, u32 msr)
7725f0ba
AK		 295{
296 int i;
297
a2fa3e9f
GH		 298 for (i = 0; i < vmx->nmsrs; ++i)
299 if (vmx->guest_msrs[i].index == msr)
a75beee6
ED		 300 return i;
301 return -1;
302}
303
2384d2b3
SY		 304static inline void __invvpid(int ext, u16 vpid, gva_t gva)
305{
306 struct {
307 u64 vpid : 16;
308 u64 rsvd : 48;
309 u64 gva;
310 } operand = { vpid, 0, gva };
311
4ecac3fd 312 asm volatile (__ex(ASM_VMX_INVVPID)
2384d2b3
SY		 313 /* CF==1 or ZF==1 --> rc = -1 */
314 "; ja 1f ; ud2 ; 1:"
315 : : "a"(&operand), "c"(ext) : "cc", "memory");
316}
317
1439442c
SY		 318static inline void __invept(int ext, u64 eptp, gpa_t gpa)
319{
320 struct {
321 u64 eptp, gpa;
322 } operand = {eptp, gpa};
323
4ecac3fd 324 asm volatile (__ex(ASM_VMX_INVEPT)
1439442c
SY		 325 /* CF==1 or ZF==1 --> rc = -1 */
326 "; ja 1f ; ud2 ; 1:\n"
327 : : "a" (&operand), "c" (ext) : "cc", "memory");
328}
329
8b9cf98c 330static struct kvm_msr_entry *find_msr_entry(struct vcpu_vmx *vmx, u32 msr)
a75beee6
ED		 331{
332 int i;
333
8b9cf98c 334 i = __find_msr_index(vmx, msr);
a75beee6 335 if (i >= 0)
a2fa3e9f 336 return &vmx->guest_msrs[i];
8b6d44c7 337 return NULL;
7725f0ba
AK		 338}
339
6aa8b732
AK		 340static void vmcs_clear(struct vmcs *vmcs)
341{
342 u64 phys_addr = __pa(vmcs);
343 u8 error;
344
4ecac3fd 345 asm volatile (__ex(ASM_VMX_VMCLEAR_RAX) "; setna %0"
6aa8b732
AK		 346 : "=g"(error) : "a"(&phys_addr), "m"(phys_addr)
347 : "cc", "memory");
348 if (error)
349 printk(KERN_ERR "kvm: vmclear fail: %p/%llx\n",
350 vmcs, phys_addr);
351}
352
353static void __vcpu_clear(void *arg)
354{
8b9cf98c 355 struct vcpu_vmx *vmx = arg;
d3b2c338 356 int cpu = raw_smp_processor_id();
6aa8b732 357
8b9cf98c 358 if (vmx->vcpu.cpu == cpu)
a2fa3e9f
GH		 359 vmcs_clear(vmx->vmcs);
360 if (per_cpu(current_vmcs, cpu) == vmx->vmcs)
6aa8b732 361 per_cpu(current_vmcs, cpu) = NULL;
ad312c7c 362 rdtscll(vmx->vcpu.arch.host_tsc);
543e4243
AK		 363 list_del(&vmx->local_vcpus_link);
364 vmx->vcpu.cpu = -1;
365 vmx->launched = 0;
6aa8b732
AK		 366}
367
8b9cf98c 368static void vcpu_clear(struct vcpu_vmx *vmx)
8d0be2b3 369{
eae5ecb5
AK		 370 if (vmx->vcpu.cpu == -1)
371 return;
8691e5a8 372 smp_call_function_single(vmx->vcpu.cpu, __vcpu_clear, vmx, 1);
8d0be2b3
AK		 373}
374
2384d2b3
SY		 375static inline void vpid_sync_vcpu_all(struct vcpu_vmx *vmx)
376{
377 if (vmx->vpid == 0)
378 return;
379
380 __invvpid(VMX_VPID_EXTENT_SINGLE_CONTEXT, vmx->vpid, 0);
381}
382
1439442c
SY		 383static inline void ept_sync_global(void)
384{
385 if (cpu_has_vmx_invept_global())
386 __invept(VMX_EPT_EXTENT_GLOBAL, 0, 0);
387}
388
389static inline void ept_sync_context(u64 eptp)
390{
089d034e 391 if (enable_ept) {
1439442c
SY		 392 if (cpu_has_vmx_invept_context())
393 __invept(VMX_EPT_EXTENT_CONTEXT, eptp, 0);
394 else
395 ept_sync_global();
396 }
397}
398
399static inline void ept_sync_individual_addr(u64 eptp, gpa_t gpa)
400{
089d034e 401 if (enable_ept) {
1439442c
SY		 402 if (cpu_has_vmx_invept_individual_addr())
403 __invept(VMX_EPT_EXTENT_INDIVIDUAL_ADDR,
404 eptp, gpa);
405 else
406 ept_sync_context(eptp);
407 }
408}
409
6aa8b732
AK		 410static unsigned long vmcs_readl(unsigned long field)
411{
412 unsigned long value;
413
4ecac3fd 414 asm volatile (__ex(ASM_VMX_VMREAD_RDX_RAX)
6aa8b732
AK		 415 : "=a"(value) : "d"(field) : "cc");
416 return value;
417}
418
419static u16 vmcs_read16(unsigned long field)
420{
421 return vmcs_readl(field);
422}
423
424static u32 vmcs_read32(unsigned long field)
425{
426 return vmcs_readl(field);
427}
428
429static u64 vmcs_read64(unsigned long field)
430{
05b3e0c2 431#ifdef CONFIG_X86_64
6aa8b732
AK		 432 return vmcs_readl(field);
433#else
434 return vmcs_readl(field) | ((u64)vmcs_readl(field+1) << 32);
435#endif
436}
437
e52de1b8
AK		 438static noinline void vmwrite_error(unsigned long field, unsigned long value)
439{
440 printk(KERN_ERR "vmwrite error: reg %lx value %lx (err %d)\n",
441 field, value, vmcs_read32(VM_INSTRUCTION_ERROR));
442 dump_stack();
443}
444
6aa8b732
AK		 445static void vmcs_writel(unsigned long field, unsigned long value)
446{
447 u8 error;
448
4ecac3fd 449 asm volatile (__ex(ASM_VMX_VMWRITE_RAX_RDX) "; setna %0"
d77c26fc 450 : "=q"(error) : "a"(value), "d"(field) : "cc");
e52de1b8
AK		 451 if (unlikely(error))
452 vmwrite_error(field, value);
6aa8b732
AK		 453}
454
455static void vmcs_write16(unsigned long field, u16 value)
456{
457 vmcs_writel(field, value);
458}
459
460static void vmcs_write32(unsigned long field, u32 value)
461{
462 vmcs_writel(field, value);
463}
464
465static void vmcs_write64(unsigned long field, u64 value)
466{
6aa8b732 467 vmcs_writel(field, value);
7682f2d0 468#ifndef CONFIG_X86_64
6aa8b732
AK		 469 asm volatile ("");
470 vmcs_writel(field+1, value >> 32);
471#endif
472}
473
2ab455cc
AL		 474static void vmcs_clear_bits(unsigned long field, u32 mask)
475{
476 vmcs_writel(field, vmcs_readl(field) & ~mask);
477}
478
479static void vmcs_set_bits(unsigned long field, u32 mask)
480{
481 vmcs_writel(field, vmcs_readl(field) | mask);
482}
483
abd3f2d6
AK		 484static void update_exception_bitmap(struct kvm_vcpu *vcpu)
485{
486 u32 eb;
487
7aa81cc0 488 eb = (1u << PF_VECTOR) | (1u << UD_VECTOR);
abd3f2d6
AK		 489 if (!vcpu->fpu_active)
490 eb |= 1u << NM_VECTOR;
d0bfb940
JK		 491 if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) {
492 if (vcpu->guest_debug &
493 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))
494 eb |= 1u << DB_VECTOR;
495 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
496 eb |= 1u << BP_VECTOR;
497 }
ad312c7c 498 if (vcpu->arch.rmode.active)
abd3f2d6 499 eb = ~0;
089d034e 500 if (enable_ept)
1439442c 501 eb &= ~(1u << PF_VECTOR); /* bypass_guest_pf = 0 */
abd3f2d6
AK		 502 vmcs_write32(EXCEPTION_BITMAP, eb);
503}
504
33ed6329
AK		 505static void reload_tss(void)
506{
33ed6329
AK		 507 /*
508 * VT restores TR but not its size. Useless.
509 */
510 struct descriptor_table gdt;
a5f61300 511 struct desc_struct *descs;
33ed6329 512
d6e88aec 513 kvm_get_gdt(&gdt);
33ed6329
AK		 514 descs = (void *)gdt.base;
515 descs[GDT_ENTRY_TSS].type = 9; /* available TSS */
516 load_TR_desc();
33ed6329
AK		 517}
518
8b9cf98c 519static void load_transition_efer(struct vcpu_vmx *vmx)
2cc51560 520{
a2fa3e9f 521 int efer_offset = vmx->msr_offset_efer;
51c6cf66
AK		 522 u64 host_efer = vmx->host_msrs[efer_offset].data;
523 u64 guest_efer = vmx->guest_msrs[efer_offset].data;
524 u64 ignore_bits;
525
526 if (efer_offset < 0)
527 return;
528 /*
529 * NX is emulated; LMA and LME handled by hardware; SCE meaninless
530 * outside long mode
531 */
532 ignore_bits = EFER_NX | EFER_SCE;
533#ifdef CONFIG_X86_64
534 ignore_bits |= EFER_LMA | EFER_LME;
535 /* SCE is meaningful only in long mode on Intel */
536 if (guest_efer & EFER_LMA)
537 ignore_bits &= ~(u64)EFER_SCE;
538#endif
539 if ((guest_efer & ~ignore_bits) == (host_efer & ~ignore_bits))
540 return;
2cc51560 541
51c6cf66
AK		 542 vmx->host_state.guest_efer_loaded = 1;
543 guest_efer &= ~ignore_bits;
544 guest_efer |= host_efer & ignore_bits;
545 wrmsrl(MSR_EFER, guest_efer);
8b9cf98c 546 vmx->vcpu.stat.efer_reload++;
2cc51560
ED		 547}
548
51c6cf66
AK		 549static void reload_host_efer(struct vcpu_vmx *vmx)
550{
551 if (vmx->host_state.guest_efer_loaded) {
552 vmx->host_state.guest_efer_loaded = 0;
553 load_msrs(vmx->host_msrs + vmx->msr_offset_efer, 1);
554 }
555}
556
04d2cc77 557static void vmx_save_host_state(struct kvm_vcpu *vcpu)
33ed6329 558{
04d2cc77
AK		 559 struct vcpu_vmx *vmx = to_vmx(vcpu);
560
a2fa3e9f 561 if (vmx->host_state.loaded)
33ed6329
AK		 562 return;
563
a2fa3e9f 564 vmx->host_state.loaded = 1;
33ed6329
AK		 565 /*
566 * Set host fs and gs selectors. Unfortunately, 22.2.3 does not
567 * allow segment selectors with cpl > 0 or ti == 1.
568 */
d6e88aec 569 vmx->host_state.ldt_sel = kvm_read_ldt();
152d3f2f 570 vmx->host_state.gs_ldt_reload_needed = vmx->host_state.ldt_sel;
d6e88aec 571 vmx->host_state.fs_sel = kvm_read_fs();
152d3f2f 572 if (!(vmx->host_state.fs_sel & 7)) {
a2fa3e9f 573 vmcs_write16(HOST_FS_SELECTOR, vmx->host_state.fs_sel);
152d3f2f
LV		 574 vmx->host_state.fs_reload_needed = 0;
575 } else {
33ed6329 576 vmcs_write16(HOST_FS_SELECTOR, 0);
152d3f2f 577 vmx->host_state.fs_reload_needed = 1;
33ed6329 578 }
d6e88aec 579 vmx->host_state.gs_sel = kvm_read_gs();
a2fa3e9f
GH		 580 if (!(vmx->host_state.gs_sel & 7))
581 vmcs_write16(HOST_GS_SELECTOR, vmx->host_state.gs_sel);
33ed6329
AK		 582 else {
583 vmcs_write16(HOST_GS_SELECTOR, 0);
152d3f2f 584 vmx->host_state.gs_ldt_reload_needed = 1;
33ed6329
AK		 585 }
586
587#ifdef CONFIG_X86_64
588 vmcs_writel(HOST_FS_BASE, read_msr(MSR_FS_BASE));
589 vmcs_writel(HOST_GS_BASE, read_msr(MSR_GS_BASE));
590#else
a2fa3e9f
GH		 591 vmcs_writel(HOST_FS_BASE, segment_base(vmx->host_state.fs_sel));
592 vmcs_writel(HOST_GS_BASE, segment_base(vmx->host_state.gs_sel));
33ed6329 593#endif
707c0874
AK		 594
595#ifdef CONFIG_X86_64
d77c26fc 596 if (is_long_mode(&vmx->vcpu))
a2fa3e9f
GH		 597 save_msrs(vmx->host_msrs +
598 vmx->msr_offset_kernel_gs_base, 1);
d77c26fc 599
707c0874 600#endif
a2fa3e9f 601 load_msrs(vmx->guest_msrs, vmx->save_nmsrs);
51c6cf66 602 load_transition_efer(vmx);
33ed6329
AK		 603}
604
a9b21b62 605static void __vmx_load_host_state(struct vcpu_vmx *vmx)
33ed6329 606{
15ad7146 607 unsigned long flags;
33ed6329 608
a2fa3e9f 609 if (!vmx->host_state.loaded)
33ed6329
AK		 610 return;
611
e1beb1d3 612 ++vmx->vcpu.stat.host_state_reload;
a2fa3e9f 613 vmx->host_state.loaded = 0;
152d3f2f 614 if (vmx->host_state.fs_reload_needed)
d6e88aec 615 kvm_load_fs(vmx->host_state.fs_sel);
152d3f2f 616 if (vmx->host_state.gs_ldt_reload_needed) {
d6e88aec 617 kvm_load_ldt(vmx->host_state.ldt_sel);
33ed6329
AK		 618 /*
619 * If we have to reload gs, we must take care to
620 * preserve our gs base.
621 */
15ad7146 622 local_irq_save(flags);
d6e88aec 623 kvm_load_gs(vmx->host_state.gs_sel);
33ed6329
AK		 624#ifdef CONFIG_X86_64
625 wrmsrl(MSR_GS_BASE, vmcs_readl(HOST_GS_BASE));
626#endif
15ad7146 627 local_irq_restore(flags);
33ed6329 628 }
152d3f2f 629 reload_tss();
a2fa3e9f
GH		 630 save_msrs(vmx->guest_msrs, vmx->save_nmsrs);
631 load_msrs(vmx->host_msrs, vmx->save_nmsrs);
51c6cf66 632 reload_host_efer(vmx);
33ed6329
AK		 633}
634
a9b21b62
AK		 635static void vmx_load_host_state(struct vcpu_vmx *vmx)
636{
637 preempt_disable();
638 __vmx_load_host_state(vmx);
639 preempt_enable();
640}
641
6aa8b732
AK		 642/*
643 * Switches to specified vcpu, until a matching vcpu_put(), but assumes
644 * vcpu mutex is already taken.
645 */
15ad7146 646static void vmx_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
6aa8b732 647{
a2fa3e9f
GH		 648 struct vcpu_vmx *vmx = to_vmx(vcpu);
649 u64 phys_addr = __pa(vmx->vmcs);
019960ae 650 u64 tsc_this, delta, new_offset;
6aa8b732 651
a3d7f85f 652 if (vcpu->cpu != cpu) {
8b9cf98c 653 vcpu_clear(vmx);
2f599714 654 kvm_migrate_timers(vcpu);
2384d2b3 655 vpid_sync_vcpu_all(vmx);
543e4243
AK		 656 local_irq_disable();
657 list_add(&vmx->local_vcpus_link,
658 &per_cpu(vcpus_on_cpu, cpu));
659 local_irq_enable();
a3d7f85f 660 }
6aa8b732 661
a2fa3e9f 662 if (per_cpu(current_vmcs, cpu) != vmx->vmcs) {
6aa8b732
AK		 663 u8 error;
664
a2fa3e9f 665 per_cpu(current_vmcs, cpu) = vmx->vmcs;
4ecac3fd 666 asm volatile (__ex(ASM_VMX_VMPTRLD_RAX) "; setna %0"
6aa8b732
AK		 667 : "=g"(error) : "a"(&phys_addr), "m"(phys_addr)
668 : "cc");
669 if (error)
670 printk(KERN_ERR "kvm: vmptrld %p/%llx fail\n",
a2fa3e9f 671 vmx->vmcs, phys_addr);
6aa8b732
AK		 672 }
673
674 if (vcpu->cpu != cpu) {
675 struct descriptor_table dt;
676 unsigned long sysenter_esp;
677
678 vcpu->cpu = cpu;
679 /*
680 * Linux uses per-cpu TSS and GDT, so set these when switching
681 * processors.
682 */
d6e88aec
AK		 683 vmcs_writel(HOST_TR_BASE, kvm_read_tr_base()); /* 22.2.4 */
684 kvm_get_gdt(&dt);
6aa8b732
AK		 685 vmcs_writel(HOST_GDTR_BASE, dt.base); /* 22.2.4 */
686
687 rdmsrl(MSR_IA32_SYSENTER_ESP, sysenter_esp);
688 vmcs_writel(HOST_IA32_SYSENTER_ESP, sysenter_esp); /* 22.2.3 */
7700270e
AK		 689
690 /*
691 * Make sure the time stamp counter is monotonous.
692 */
693 rdtscll(tsc_this);
019960ae
AK		 694 if (tsc_this < vcpu->arch.host_tsc) {
695 delta = vcpu->arch.host_tsc - tsc_this;
696 new_offset = vmcs_read64(TSC_OFFSET) + delta;
697 vmcs_write64(TSC_OFFSET, new_offset);
698 }
6aa8b732 699 }
6aa8b732
AK		 700}
701
702static void vmx_vcpu_put(struct kvm_vcpu *vcpu)
703{
a9b21b62 704 __vmx_load_host_state(to_vmx(vcpu));
6aa8b732
AK		 705}
706
5fd86fcf
AK		 707static void vmx_fpu_activate(struct kvm_vcpu *vcpu)
708{
709 if (vcpu->fpu_active)
710 return;
711 vcpu->fpu_active = 1;
707d92fa 712 vmcs_clear_bits(GUEST_CR0, X86_CR0_TS);
ad312c7c 713 if (vcpu->arch.cr0 & X86_CR0_TS)
707d92fa 714 vmcs_set_bits(GUEST_CR0, X86_CR0_TS);
5fd86fcf
AK		 715 update_exception_bitmap(vcpu);
716}
717
718static void vmx_fpu_deactivate(struct kvm_vcpu *vcpu)
719{
720 if (!vcpu->fpu_active)
721 return;
722 vcpu->fpu_active = 0;
707d92fa 723 vmcs_set_bits(GUEST_CR0, X86_CR0_TS);
5fd86fcf
AK		 724 update_exception_bitmap(vcpu);
725}
726
6aa8b732
AK		 727static unsigned long vmx_get_rflags(struct kvm_vcpu *vcpu)
728{
729 return vmcs_readl(GUEST_RFLAGS);
730}
731
732static void vmx_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
733{
ad312c7c 734 if (vcpu->arch.rmode.active)
053de044 735 rflags |= X86_EFLAGS_IOPL | X86_EFLAGS_VM;
6aa8b732
AK		 736 vmcs_writel(GUEST_RFLAGS, rflags);
737}
738
2809f5d2
GC		 739static u32 vmx_get_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
740{
741 u32 interruptibility = vmcs_read32(GUEST_INTERRUPTIBILITY_INFO);
742 int ret = 0;
743
744 if (interruptibility & GUEST_INTR_STATE_STI)
745 ret |= X86_SHADOW_INT_STI;
746 if (interruptibility & GUEST_INTR_STATE_MOV_SS)
747 ret |= X86_SHADOW_INT_MOV_SS;
748
749 return ret & mask;
750}
751
752static void vmx_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask)
753{
754 u32 interruptibility_old = vmcs_read32(GUEST_INTERRUPTIBILITY_INFO);
755 u32 interruptibility = interruptibility_old;
756
757 interruptibility &= ~(GUEST_INTR_STATE_STI | GUEST_INTR_STATE_MOV_SS);
758
759 if (mask & X86_SHADOW_INT_MOV_SS)
760 interruptibility |= GUEST_INTR_STATE_MOV_SS;
761 if (mask & X86_SHADOW_INT_STI)
762 interruptibility |= GUEST_INTR_STATE_STI;
763
764 if ((interruptibility != interruptibility_old))
765 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO, interruptibility);
766}
767
6aa8b732
AK		 768static void skip_emulated_instruction(struct kvm_vcpu *vcpu)
769{
770 unsigned long rip;
6aa8b732 771
5fdbf976 772 rip = kvm_rip_read(vcpu);
6aa8b732 773 rip += vmcs_read32(VM_EXIT_INSTRUCTION_LEN);
5fdbf976 774 kvm_rip_write(vcpu, rip);
6aa8b732 775
2809f5d2
GC		 776 /* skipping an emulated instruction also counts */
777 vmx_set_interrupt_shadow(vcpu, 0);
6aa8b732
AK		 778}
779
298101da
AK		 780static void vmx_queue_exception(struct kvm_vcpu *vcpu, unsigned nr,
781 bool has_error_code, u32 error_code)
782{
77ab6db0 783 struct vcpu_vmx *vmx = to_vmx(vcpu);
8ab2d2e2 784 u32 intr_info = nr | INTR_INFO_VALID_MASK;
77ab6db0 785
8ab2d2e2 786 if (has_error_code) {
77ab6db0 787 vmcs_write32(VM_ENTRY_EXCEPTION_ERROR_CODE, error_code);
8ab2d2e2
JK		 788 intr_info |= INTR_INFO_DELIVER_CODE_MASK;
789 }
77ab6db0
JK		 790
791 if (vcpu->arch.rmode.active) {
792 vmx->rmode.irq.pending = true;
793 vmx->rmode.irq.vector = nr;
794 vmx->rmode.irq.rip = kvm_rip_read(vcpu);
8ab2d2e2 795 if (nr == BP_VECTOR || nr == OF_VECTOR)
77ab6db0 796 vmx->rmode.irq.rip++;
8ab2d2e2
JK		 797 intr_info |= INTR_TYPE_SOFT_INTR;
798 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, intr_info);
77ab6db0
JK		 799 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN, 1);
800 kvm_rip_write(vcpu, vmx->rmode.irq.rip - 1);
801 return;
802 }
803
66fd3f7f
GN		 804 if (kvm_exception_is_soft(nr)) {
805 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN,
806 vmx->vcpu.arch.event_exit_inst_len);
8ab2d2e2
JK		 807 intr_info |= INTR_TYPE_SOFT_EXCEPTION;
808 } else
809 intr_info |= INTR_TYPE_HARD_EXCEPTION;
810
811 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, intr_info);
298101da
AK		 812}
813
a75beee6
ED		 814/*
815 * Swap MSR entry in host/guest MSR entry array.
816 */
54e11fa1 817#ifdef CONFIG_X86_64
8b9cf98c 818static void move_msr_up(struct vcpu_vmx *vmx, int from, int to)
a75beee6 819{
a2fa3e9f
GH		 820 struct kvm_msr_entry tmp;
821
822 tmp = vmx->guest_msrs[to];
823 vmx->guest_msrs[to] = vmx->guest_msrs[from];
824 vmx->guest_msrs[from] = tmp;
825 tmp = vmx->host_msrs[to];
826 vmx->host_msrs[to] = vmx->host_msrs[from];
827 vmx->host_msrs[from] = tmp;
a75beee6 828}
54e11fa1 829#endif
a75beee6 830
e38aea3e
AK		 831/*
832 * Set up the vmcs to automatically save and restore system
833 * msrs. Don't touch the 64-bit msrs if the guest is in legacy
834 * mode, as fiddling with msrs is very expensive.
835 */
8b9cf98c 836static void setup_msrs(struct vcpu_vmx *vmx)
e38aea3e 837{
2cc51560 838 int save_nmsrs;
5897297b 839 unsigned long *msr_bitmap;
e38aea3e 840
33f9c505 841 vmx_load_host_state(vmx);
a75beee6
ED		 842 save_nmsrs = 0;
843#ifdef CONFIG_X86_64
8b9cf98c 844 if (is_long_mode(&vmx->vcpu)) {
2cc51560
ED		 845 int index;
846
8b9cf98c 847 index = __find_msr_index(vmx, MSR_SYSCALL_MASK);
a75beee6 848 if (index >= 0)
8b9cf98c
RR		 849 move_msr_up(vmx, index, save_nmsrs++);
850 index = __find_msr_index(vmx, MSR_LSTAR);
a75beee6 851 if (index >= 0)
8b9cf98c
RR		 852 move_msr_up(vmx, index, save_nmsrs++);
853 index = __find_msr_index(vmx, MSR_CSTAR);
a75beee6 854 if (index >= 0)
8b9cf98c
RR		 855 move_msr_up(vmx, index, save_nmsrs++);
856 index = __find_msr_index(vmx, MSR_KERNEL_GS_BASE);
a75beee6 857 if (index >= 0)
8b9cf98c 858 move_msr_up(vmx, index, save_nmsrs++);
a75beee6
ED		 859 /*
860 * MSR_K6_STAR is only needed on long mode guests, and only
861 * if efer.sce is enabled.
862 */
8b9cf98c 863 index = __find_msr_index(vmx, MSR_K6_STAR);
ad312c7c 864 if ((index >= 0) && (vmx->vcpu.arch.shadow_efer & EFER_SCE))
8b9cf98c 865 move_msr_up(vmx, index, save_nmsrs++);
a75beee6
ED		 866 }
867#endif
a2fa3e9f 868 vmx->save_nmsrs = save_nmsrs;
e38aea3e 869
4d56c8a7 870#ifdef CONFIG_X86_64
a2fa3e9f 871 vmx->msr_offset_kernel_gs_base =
8b9cf98c 872 __find_msr_index(vmx, MSR_KERNEL_GS_BASE);
4d56c8a7 873#endif
8b9cf98c 874 vmx->msr_offset_efer = __find_msr_index(vmx, MSR_EFER);
5897297b
AK		 875
876 if (cpu_has_vmx_msr_bitmap()) {
877 if (is_long_mode(&vmx->vcpu))
878 msr_bitmap = vmx_msr_bitmap_longmode;
879 else
880 msr_bitmap = vmx_msr_bitmap_legacy;
881
882 vmcs_write64(MSR_BITMAP, __pa(msr_bitmap));
883 }
e38aea3e
AK		 884}
885
6aa8b732
AK		 886/*
887 * reads and returns guest's timestamp counter "register"
888 * guest_tsc = host_tsc + tsc_offset -- 21.3
889 */
890static u64 guest_read_tsc(void)
891{
892 u64 host_tsc, tsc_offset;
893
894 rdtscll(host_tsc);
895 tsc_offset = vmcs_read64(TSC_OFFSET);
896 return host_tsc + tsc_offset;
897}
898
899/*
900 * writes 'guest_tsc' into guest's timestamp counter "register"
901 * guest_tsc = host_tsc + tsc_offset ==> tsc_offset = guest_tsc - host_tsc
902 */
53f658b3 903static void guest_write_tsc(u64 guest_tsc, u64 host_tsc)
6aa8b732 904{
6aa8b732
AK		 905 vmcs_write64(TSC_OFFSET, guest_tsc - host_tsc);
906}
907
6aa8b732
AK		 908/*
909 * Reads an msr value (of 'msr_index') into 'pdata'.
910 * Returns 0 on success, non-0 otherwise.
911 * Assumes vcpu_load() was already called.
912 */
913static int vmx_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata)
914{
915 u64 data;
a2fa3e9f 916 struct kvm_msr_entry *msr;
6aa8b732
AK		 917
918 if (!pdata) {
919 printk(KERN_ERR "BUG: get_msr called with NULL pdata\n");
920 return -EINVAL;
921 }
922
923 switch (msr_index) {
05b3e0c2 924#ifdef CONFIG_X86_64
6aa8b732
AK		 925 case MSR_FS_BASE:
926 data = vmcs_readl(GUEST_FS_BASE);
927 break;
928 case MSR_GS_BASE:
929 data = vmcs_readl(GUEST_GS_BASE);
930 break;
931 case MSR_EFER:
3bab1f5d 932 return kvm_get_msr_common(vcpu, msr_index, pdata);
6aa8b732
AK		 933#endif
934 case MSR_IA32_TIME_STAMP_COUNTER:
935 data = guest_read_tsc();
936 break;
937 case MSR_IA32_SYSENTER_CS:
938 data = vmcs_read32(GUEST_SYSENTER_CS);
939 break;
940 case MSR_IA32_SYSENTER_EIP:
f5b42c33 941 data = vmcs_readl(GUEST_SYSENTER_EIP);
6aa8b732
AK		 942 break;
943 case MSR_IA32_SYSENTER_ESP:
f5b42c33 944 data = vmcs_readl(GUEST_SYSENTER_ESP);
6aa8b732 945 break;
6aa8b732 946 default:
516a1a7e 947 vmx_load_host_state(to_vmx(vcpu));
8b9cf98c 948 msr = find_msr_entry(to_vmx(vcpu), msr_index);
3bab1f5d
AK		 949 if (msr) {
950 data = msr->data;
951 break;
6aa8b732 952 }
3bab1f5d 953 return kvm_get_msr_common(vcpu, msr_index, pdata);
6aa8b732
AK		 954 }
955
956 *pdata = data;
957 return 0;
958}
959
960/*
961 * Writes msr value into into the appropriate "register".
962 * Returns 0 on success, non-0 otherwise.
963 * Assumes vcpu_load() was already called.
964 */
965static int vmx_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data)
966{
a2fa3e9f
GH		 967 struct vcpu_vmx *vmx = to_vmx(vcpu);
968 struct kvm_msr_entry *msr;
53f658b3 969 u64 host_tsc;
2cc51560
ED		 970 int ret = 0;
971
6aa8b732 972 switch (msr_index) {
3bab1f5d 973 case MSR_EFER:
a9b21b62 974 vmx_load_host_state(vmx);
2cc51560 975 ret = kvm_set_msr_common(vcpu, msr_index, data);
2cc51560 976 break;
16175a79 977#ifdef CONFIG_X86_64
6aa8b732
AK		 978 case MSR_FS_BASE:
979 vmcs_writel(GUEST_FS_BASE, data);
980 break;
981 case MSR_GS_BASE:
982 vmcs_writel(GUEST_GS_BASE, data);
983 break;
984#endif
985 case MSR_IA32_SYSENTER_CS:
986 vmcs_write32(GUEST_SYSENTER_CS, data);
987 break;
988 case MSR_IA32_SYSENTER_EIP:
f5b42c33 989 vmcs_writel(GUEST_SYSENTER_EIP, data);
6aa8b732
AK		 990 break;
991 case MSR_IA32_SYSENTER_ESP:
f5b42c33 992 vmcs_writel(GUEST_SYSENTER_ESP, data);
6aa8b732 993 break;
d27d4aca 994 case MSR_IA32_TIME_STAMP_COUNTER:
53f658b3
MT		 995 rdtscll(host_tsc);
996 guest_write_tsc(data, host_tsc);
efa67e0d
CL		 997 break;
998 case MSR_P6_PERFCTR0:
999 case MSR_P6_PERFCTR1:
1000 case MSR_P6_EVNTSEL0:
1001 case MSR_P6_EVNTSEL1:
1002 /*
1003 * Just discard all writes to the performance counters; this
1004 * should keep both older linux and windows 64-bit guests
1005 * happy
1006 */
1007 pr_unimpl(vcpu, "unimplemented perfctr wrmsr: 0x%x data 0x%llx\n", msr_index, data);
1008
6aa8b732 1009 break;
468d472f
SY		 1010 case MSR_IA32_CR_PAT:
1011 if (vmcs_config.vmentry_ctrl & VM_ENTRY_LOAD_IA32_PAT) {
1012 vmcs_write64(GUEST_IA32_PAT, data);
1013 vcpu->arch.pat = data;
1014 break;
1015 }
1016 /* Otherwise falls through to kvm_set_msr_common */
6aa8b732 1017 default:
a9b21b62 1018 vmx_load_host_state(vmx);
8b9cf98c 1019 msr = find_msr_entry(vmx, msr_index);
3bab1f5d
AK		 1020 if (msr) {
1021 msr->data = data;
1022 break;
6aa8b732 1023 }
2cc51560 1024 ret = kvm_set_msr_common(vcpu, msr_index, data);
6aa8b732
AK		 1025 }
1026
2cc51560 1027 return ret;
6aa8b732
AK		 1028}
1029
5fdbf976 1030static void vmx_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg)
6aa8b732 1031{
5fdbf976
MT		 1032 __set_bit(reg, (unsigned long *)&vcpu->arch.regs_avail);
1033 switch (reg) {
1034 case VCPU_REGS_RSP:
1035 vcpu->arch.regs[VCPU_REGS_RSP] = vmcs_readl(GUEST_RSP);
1036 break;
1037 case VCPU_REGS_RIP:
1038 vcpu->arch.regs[VCPU_REGS_RIP] = vmcs_readl(GUEST_RIP);
1039 break;
1040 default:
1041 break;
1042 }
6aa8b732
AK		 1043}
1044
d0bfb940 1045static int set_guest_debug(struct kvm_vcpu *vcpu, struct kvm_guest_debug *dbg)
6aa8b732 1046{
d0bfb940
JK		 1047 int old_debug = vcpu->guest_debug;
1048 unsigned long flags;
6aa8b732 1049
d0bfb940
JK		 1050 vcpu->guest_debug = dbg->control;
1051 if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE))
1052 vcpu->guest_debug = 0;
6aa8b732 1053
ae675ef0
JK		 1054 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
1055 vmcs_writel(GUEST_DR7, dbg->arch.debugreg[7]);
1056 else
1057 vmcs_writel(GUEST_DR7, vcpu->arch.dr7);
1058
d0bfb940
JK		 1059 flags = vmcs_readl(GUEST_RFLAGS);
1060 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
1061 flags |= X86_EFLAGS_TF | X86_EFLAGS_RF;
1062 else if (old_debug & KVM_GUESTDBG_SINGLESTEP)
6aa8b732 1063 flags &= ~(X86_EFLAGS_TF | X86_EFLAGS_RF);
d0bfb940 1064 vmcs_writel(GUEST_RFLAGS, flags);
6aa8b732 1065
abd3f2d6 1066 update_exception_bitmap(vcpu);
6aa8b732
AK		 1067
1068 return 0;
1069}
1070
1071static __init int cpu_has_kvm_support(void)
1072{
6210e37b 1073 return cpu_has_vmx();
6aa8b732
AK		 1074}
1075
1076static __init int vmx_disabled_by_bios(void)
1077{
1078 u64 msr;
1079
1080 rdmsrl(MSR_IA32_FEATURE_CONTROL, msr);
9ea542fa
SY		 1081 return (msr & (FEATURE_CONTROL_LOCKED |
1082 FEATURE_CONTROL_VMXON_ENABLED))
1083 == FEATURE_CONTROL_LOCKED;
62b3ffb8 1084 /* locked but not enabled */
6aa8b732
AK		 1085}
1086
774c47f1 1087static void hardware_enable(void *garbage)
6aa8b732
AK		 1088{
1089 int cpu = raw_smp_processor_id();
1090 u64 phys_addr = __pa(per_cpu(vmxarea, cpu));
1091 u64 old;
1092
543e4243 1093 INIT_LIST_HEAD(&per_cpu(vcpus_on_cpu, cpu));
6aa8b732 1094 rdmsrl(MSR_IA32_FEATURE_CONTROL, old);
9ea542fa
SY		 1095 if ((old & (FEATURE_CONTROL_LOCKED |
1096 FEATURE_CONTROL_VMXON_ENABLED))
1097 != (FEATURE_CONTROL_LOCKED |
1098 FEATURE_CONTROL_VMXON_ENABLED))
6aa8b732 1099 /* enable and lock */
62b3ffb8 1100 wrmsrl(MSR_IA32_FEATURE_CONTROL, old |
9ea542fa
SY		 1101 FEATURE_CONTROL_LOCKED |
1102 FEATURE_CONTROL_VMXON_ENABLED);
66aee91a 1103 write_cr4(read_cr4() | X86_CR4_VMXE); /* FIXME: not cpu hotplug safe */
4ecac3fd
AK		 1104 asm volatile (ASM_VMX_VMXON_RAX
1105 : : "a"(&phys_addr), "m"(phys_addr)
6aa8b732
AK		 1106 : "memory", "cc");
1107}
1108
543e4243
AK		 1109static void vmclear_local_vcpus(void)
1110{
1111 int cpu = raw_smp_processor_id();
1112 struct vcpu_vmx *vmx, *n;
1113
1114 list_for_each_entry_safe(vmx, n, &per_cpu(vcpus_on_cpu, cpu),
1115 local_vcpus_link)
1116 __vcpu_clear(vmx);
1117}
1118
710ff4a8
EH		 1119
1120/* Just like cpu_vmxoff(), but with the __kvm_handle_fault_on_reboot()
1121 * tricks.
1122 */
1123static void kvm_cpu_vmxoff(void)
6aa8b732 1124{
4ecac3fd 1125 asm volatile (__ex(ASM_VMX_VMXOFF) : : : "cc");
e693d71b 1126 write_cr4(read_cr4() & ~X86_CR4_VMXE);
6aa8b732
AK		 1127}
1128
710ff4a8
EH		 1129static void hardware_disable(void *garbage)
1130{
1131 vmclear_local_vcpus();
1132 kvm_cpu_vmxoff();
1133}
1134
1c3d14fe 1135static __init int adjust_vmx_controls(u32 ctl_min, u32 ctl_opt,
d77c26fc 1136 u32 msr, u32 *result)
1c3d14fe
YS		 1137{
1138 u32 vmx_msr_low, vmx_msr_high;
1139 u32 ctl = ctl_min | ctl_opt;
1140
1141 rdmsr(msr, vmx_msr_low, vmx_msr_high);
1142
1143 ctl &= vmx_msr_high; /* bit == 0 in high word ==> must be zero */
1144 ctl |= vmx_msr_low; /* bit == 1 in low word ==> must be one */
1145
1146 /* Ensure minimum (required) set of control bits are supported. */
1147 if (ctl_min & ~ctl)
002c7f7c 1148 return -EIO;
1c3d14fe
YS		 1149
1150 *result = ctl;
1151 return 0;
1152}
1153
002c7f7c 1154static __init int setup_vmcs_config(struct vmcs_config *vmcs_conf)
6aa8b732
AK		 1155{
1156 u32 vmx_msr_low, vmx_msr_high;
d56f546d 1157 u32 min, opt, min2, opt2;
1c3d14fe
YS		 1158 u32 _pin_based_exec_control = 0;
1159 u32 _cpu_based_exec_control = 0;
f78e0e2e 1160 u32 _cpu_based_2nd_exec_control = 0;
1c3d14fe
YS		 1161 u32 _vmexit_control = 0;
1162 u32 _vmentry_control = 0;
1163
1164 min = PIN_BASED_EXT_INTR_MASK | PIN_BASED_NMI_EXITING;
f08864b4 1165 opt = PIN_BASED_VIRTUAL_NMIS;
1c3d14fe
YS		 1166 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PINBASED_CTLS,
1167 &_pin_based_exec_control) < 0)
002c7f7c 1168 return -EIO;
1c3d14fe
YS		 1169
1170 min = CPU_BASED_HLT_EXITING |
1171#ifdef CONFIG_X86_64
1172 CPU_BASED_CR8_LOAD_EXITING |
1173 CPU_BASED_CR8_STORE_EXITING |
1174#endif
d56f546d
SY		 1175 CPU_BASED_CR3_LOAD_EXITING |
1176 CPU_BASED_CR3_STORE_EXITING |
1c3d14fe
YS		 1177 CPU_BASED_USE_IO_BITMAPS |
1178 CPU_BASED_MOV_DR_EXITING |
a7052897
MT		 1179 CPU_BASED_USE_TSC_OFFSETING |
1180 CPU_BASED_INVLPG_EXITING;
f78e0e2e 1181 opt = CPU_BASED_TPR_SHADOW |
25c5f225 1182 CPU_BASED_USE_MSR_BITMAPS |
f78e0e2e 1183 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS;
1c3d14fe
YS		 1184 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PROCBASED_CTLS,
1185 &_cpu_based_exec_control) < 0)
002c7f7c 1186 return -EIO;
6e5d865c
YS		 1187#ifdef CONFIG_X86_64
1188 if ((_cpu_based_exec_control & CPU_BASED_TPR_SHADOW))
1189 _cpu_based_exec_control &= ~CPU_BASED_CR8_LOAD_EXITING &
1190 ~CPU_BASED_CR8_STORE_EXITING;
1191#endif
f78e0e2e 1192 if (_cpu_based_exec_control & CPU_BASED_ACTIVATE_SECONDARY_CONTROLS) {
d56f546d
SY		 1193 min2 = 0;
1194 opt2 = SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
2384d2b3 1195 SECONDARY_EXEC_WBINVD_EXITING |
d56f546d
SY		 1196 SECONDARY_EXEC_ENABLE_VPID |
1197 SECONDARY_EXEC_ENABLE_EPT;
1198 if (adjust_vmx_controls(min2, opt2,
1199 MSR_IA32_VMX_PROCBASED_CTLS2,
f78e0e2e
SY		 1200 &_cpu_based_2nd_exec_control) < 0)
1201 return -EIO;
1202 }
1203#ifndef CONFIG_X86_64
1204 if (!(_cpu_based_2nd_exec_control &
1205 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES))
1206 _cpu_based_exec_control &= ~CPU_BASED_TPR_SHADOW;
1207#endif
d56f546d 1208 if (_cpu_based_2nd_exec_control & SECONDARY_EXEC_ENABLE_EPT) {
a7052897
MT		 1209 /* CR3 accesses and invlpg don't need to cause VM Exits when EPT
1210 enabled */
d56f546d 1211 min &= ~(CPU_BASED_CR3_LOAD_EXITING |
a7052897
MT		 1212 CPU_BASED_CR3_STORE_EXITING |
1213 CPU_BASED_INVLPG_EXITING);
d56f546d
SY		 1214 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_PROCBASED_CTLS,
1215 &_cpu_based_exec_control) < 0)
1216 return -EIO;
1217 rdmsr(MSR_IA32_VMX_EPT_VPID_CAP,
1218 vmx_capability.ept, vmx_capability.vpid);
1219 }
1c3d14fe
YS		 1220
1221 min = 0;
1222#ifdef CONFIG_X86_64
1223 min |= VM_EXIT_HOST_ADDR_SPACE_SIZE;
1224#endif
468d472f 1225 opt = VM_EXIT_SAVE_IA32_PAT | VM_EXIT_LOAD_IA32_PAT;
1c3d14fe
YS		 1226 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_EXIT_CTLS,
1227 &_vmexit_control) < 0)
002c7f7c 1228 return -EIO;
1c3d14fe 1229
468d472f
SY		 1230 min = 0;
1231 opt = VM_ENTRY_LOAD_IA32_PAT;
1c3d14fe
YS		 1232 if (adjust_vmx_controls(min, opt, MSR_IA32_VMX_ENTRY_CTLS,
1233 &_vmentry_control) < 0)
002c7f7c 1234 return -EIO;
6aa8b732 1235
c68876fd 1236 rdmsr(MSR_IA32_VMX_BASIC, vmx_msr_low, vmx_msr_high);
1c3d14fe
YS		 1237
1238 /* IA-32 SDM Vol 3B: VMCS size is never greater than 4kB. */
1239 if ((vmx_msr_high & 0x1fff) > PAGE_SIZE)
002c7f7c 1240 return -EIO;
1c3d14fe
YS		 1241
1242#ifdef CONFIG_X86_64
1243 /* IA-32 SDM Vol 3B: 64-bit CPUs always have VMX_BASIC_MSR[48]==0. */
1244 if (vmx_msr_high & (1u<<16))
002c7f7c 1245 return -EIO;
1c3d14fe
YS		 1246#endif
1247
1248 /* Require Write-Back (WB) memory type for VMCS accesses. */
1249 if (((vmx_msr_high >> 18) & 15) != 6)
002c7f7c 1250 return -EIO;
1c3d14fe 1251
002c7f7c
YS		 1252 vmcs_conf->size = vmx_msr_high & 0x1fff;
1253 vmcs_conf->order = get_order(vmcs_config.size);
1254 vmcs_conf->revision_id = vmx_msr_low;
1c3d14fe 1255
002c7f7c
YS		 1256 vmcs_conf->pin_based_exec_ctrl = _pin_based_exec_control;
1257 vmcs_conf->cpu_based_exec_ctrl = _cpu_based_exec_control;
f78e0e2e 1258 vmcs_conf->cpu_based_2nd_exec_ctrl = _cpu_based_2nd_exec_control;
002c7f7c
YS		 1259 vmcs_conf->vmexit_ctrl = _vmexit_control;
1260 vmcs_conf->vmentry_ctrl = _vmentry_control;
1c3d14fe
YS		 1261
1262 return 0;
c68876fd 1263}
6aa8b732
AK		 1264
1265static struct vmcs *alloc_vmcs_cpu(int cpu)
1266{
1267 int node = cpu_to_node(cpu);
1268 struct page *pages;
1269 struct vmcs *vmcs;
1270
1c3d14fe 1271 pages = alloc_pages_node(node, GFP_KERNEL, vmcs_config.order);
6aa8b732
AK		 1272 if (!pages)
1273 return NULL;
1274 vmcs = page_address(pages);
1c3d14fe
YS		 1275 memset(vmcs, 0, vmcs_config.size);
1276 vmcs->revision_id = vmcs_config.revision_id; /* vmcs revision id */
6aa8b732
AK		 1277 return vmcs;
1278}
1279
1280static struct vmcs *alloc_vmcs(void)
1281{
d3b2c338 1282 return alloc_vmcs_cpu(raw_smp_processor_id());
6aa8b732
AK		 1283}
1284
1285static void free_vmcs(struct vmcs *vmcs)
1286{
1c3d14fe 1287 free_pages((unsigned long)vmcs, vmcs_config.order);
6aa8b732
AK		 1288}
1289
39959588 1290static void free_kvm_area(void)
6aa8b732
AK		 1291{
1292 int cpu;
1293
1294 for_each_online_cpu(cpu)
1295 free_vmcs(per_cpu(vmxarea, cpu));
1296}
1297
6aa8b732
AK		 1298static __init int alloc_kvm_area(void)
1299{
1300 int cpu;
1301
1302 for_each_online_cpu(cpu) {
1303 struct vmcs *vmcs;
1304
1305 vmcs = alloc_vmcs_cpu(cpu);
1306 if (!vmcs) {
1307 free_kvm_area();
1308 return -ENOMEM;
1309 }
1310
1311 per_cpu(vmxarea, cpu) = vmcs;
1312 }
1313 return 0;
1314}
1315
1316static __init int hardware_setup(void)
1317{
002c7f7c
YS		 1318 if (setup_vmcs_config(&vmcs_config) < 0)
1319 return -EIO;
50a37eb4
JR		 1320
1321 if (boot_cpu_has(X86_FEATURE_NX))
1322 kvm_enable_efer_bits(EFER_NX);
1323
93ba03c2
SY		 1324 if (!cpu_has_vmx_vpid())
1325 enable_vpid = 0;
1326
1327 if (!cpu_has_vmx_ept())
1328 enable_ept = 0;
1329
1330 if (!cpu_has_vmx_flexpriority())
1331 flexpriority_enabled = 0;
1332
95ba8273
GN		 1333 if (!cpu_has_vmx_tpr_shadow())
1334 kvm_x86_ops->update_cr8_intercept = NULL;
1335
6aa8b732
AK		 1336 return alloc_kvm_area();
1337}
1338
1339static __exit void hardware_unsetup(void)
1340{
1341 free_kvm_area();
1342}
1343
6aa8b732
AK		 1344static void fix_pmode_dataseg(int seg, struct kvm_save_segment *save)
1345{
1346 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1347
6af11b9e 1348 if (vmcs_readl(sf->base) == save->base && (save->base & AR_S_MASK)) {
6aa8b732
AK		 1349 vmcs_write16(sf->selector, save->selector);
1350 vmcs_writel(sf->base, save->base);
1351 vmcs_write32(sf->limit, save->limit);
1352 vmcs_write32(sf->ar_bytes, save->ar);
1353 } else {
1354 u32 dpl = (vmcs_read16(sf->selector) & SELECTOR_RPL_MASK)
1355 << AR_DPL_SHIFT;
1356 vmcs_write32(sf->ar_bytes, 0x93 | dpl);
1357 }
1358}
1359
1360static void enter_pmode(struct kvm_vcpu *vcpu)
1361{
1362 unsigned long flags;
a89a8fb9 1363 struct vcpu_vmx *vmx = to_vmx(vcpu);
6aa8b732 1364
a89a8fb9 1365 vmx->emulation_required = 1;
ad312c7c 1366 vcpu->arch.rmode.active = 0;
6aa8b732 1367
ad312c7c
ZX		 1368 vmcs_writel(GUEST_TR_BASE, vcpu->arch.rmode.tr.base);
1369 vmcs_write32(GUEST_TR_LIMIT, vcpu->arch.rmode.tr.limit);
1370 vmcs_write32(GUEST_TR_AR_BYTES, vcpu->arch.rmode.tr.ar);
6aa8b732
AK		 1371
1372 flags = vmcs_readl(GUEST_RFLAGS);
053de044 1373 flags &= ~(X86_EFLAGS_IOPL | X86_EFLAGS_VM);
ad312c7c 1374 flags |= (vcpu->arch.rmode.save_iopl << IOPL_SHIFT);
6aa8b732
AK		 1375 vmcs_writel(GUEST_RFLAGS, flags);
1376
66aee91a
RR		 1377 vmcs_writel(GUEST_CR4, (vmcs_readl(GUEST_CR4) & ~X86_CR4_VME) |
1378 (vmcs_readl(CR4_READ_SHADOW) & X86_CR4_VME));
6aa8b732
AK		 1379
1380 update_exception_bitmap(vcpu);
1381
a89a8fb9
MG		 1382 if (emulate_invalid_guest_state)
1383 return;
1384
ad312c7c
ZX		 1385 fix_pmode_dataseg(VCPU_SREG_ES, &vcpu->arch.rmode.es);
1386 fix_pmode_dataseg(VCPU_SREG_DS, &vcpu->arch.rmode.ds);
1387 fix_pmode_dataseg(VCPU_SREG_GS, &vcpu->arch.rmode.gs);
1388 fix_pmode_dataseg(VCPU_SREG_FS, &vcpu->arch.rmode.fs);
6aa8b732
AK		 1389
1390 vmcs_write16(GUEST_SS_SELECTOR, 0);
1391 vmcs_write32(GUEST_SS_AR_BYTES, 0x93);
1392
1393 vmcs_write16(GUEST_CS_SELECTOR,
1394 vmcs_read16(GUEST_CS_SELECTOR) & ~SELECTOR_RPL_MASK);
1395 vmcs_write32(GUEST_CS_AR_BYTES, 0x9b);
1396}
1397
d77c26fc 1398static gva_t rmode_tss_base(struct kvm *kvm)
6aa8b732 1399{
bfc6d222 1400 if (!kvm->arch.tss_addr) {
cbc94022
IE		 1401 gfn_t base_gfn = kvm->memslots[0].base_gfn +
1402 kvm->memslots[0].npages - 3;
1403 return base_gfn << PAGE_SHIFT;
1404 }
bfc6d222 1405 return kvm->arch.tss_addr;
6aa8b732
AK		 1406}
1407
1408static void fix_rmode_seg(int seg, struct kvm_save_segment *save)
1409{
1410 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1411
1412 save->selector = vmcs_read16(sf->selector);
1413 save->base = vmcs_readl(sf->base);
1414 save->limit = vmcs_read32(sf->limit);
1415 save->ar = vmcs_read32(sf->ar_bytes);
15b00f32
JK		 1416 vmcs_write16(sf->selector, save->base >> 4);
1417 vmcs_write32(sf->base, save->base & 0xfffff);
6aa8b732
AK		 1418 vmcs_write32(sf->limit, 0xffff);
1419 vmcs_write32(sf->ar_bytes, 0xf3);
1420}
1421
1422static void enter_rmode(struct kvm_vcpu *vcpu)
1423{
1424 unsigned long flags;
a89a8fb9 1425 struct vcpu_vmx *vmx = to_vmx(vcpu);
6aa8b732 1426
a89a8fb9 1427 vmx->emulation_required = 1;
ad312c7c 1428 vcpu->arch.rmode.active = 1;
6aa8b732 1429
ad312c7c 1430 vcpu->arch.rmode.tr.base = vmcs_readl(GUEST_TR_BASE);
6aa8b732
AK		 1431 vmcs_writel(GUEST_TR_BASE, rmode_tss_base(vcpu->kvm));
1432
ad312c7c 1433 vcpu->arch.rmode.tr.limit = vmcs_read32(GUEST_TR_LIMIT);
6aa8b732
AK		 1434 vmcs_write32(GUEST_TR_LIMIT, RMODE_TSS_SIZE - 1);
1435
ad312c7c 1436 vcpu->arch.rmode.tr.ar = vmcs_read32(GUEST_TR_AR_BYTES);
6aa8b732
AK		 1437 vmcs_write32(GUEST_TR_AR_BYTES, 0x008b);
1438
1439 flags = vmcs_readl(GUEST_RFLAGS);
ad312c7c
ZX		 1440 vcpu->arch.rmode.save_iopl
1441 = (flags & X86_EFLAGS_IOPL) >> IOPL_SHIFT;
6aa8b732 1442
053de044 1443 flags |= X86_EFLAGS_IOPL | X86_EFLAGS_VM;
6aa8b732
AK		 1444
1445 vmcs_writel(GUEST_RFLAGS, flags);
66aee91a 1446 vmcs_writel(GUEST_CR4, vmcs_readl(GUEST_CR4) | X86_CR4_VME);
6aa8b732
AK		 1447 update_exception_bitmap(vcpu);
1448
a89a8fb9
MG		 1449 if (emulate_invalid_guest_state)
1450 goto continue_rmode;
1451
6aa8b732
AK		 1452 vmcs_write16(GUEST_SS_SELECTOR, vmcs_readl(GUEST_SS_BASE) >> 4);
1453 vmcs_write32(GUEST_SS_LIMIT, 0xffff);
1454 vmcs_write32(GUEST_SS_AR_BYTES, 0xf3);
1455
1456 vmcs_write32(GUEST_CS_AR_BYTES, 0xf3);
abacf8df 1457 vmcs_write32(GUEST_CS_LIMIT, 0xffff);
8cb5b033
AK		 1458 if (vmcs_readl(GUEST_CS_BASE) == 0xffff0000)
1459 vmcs_writel(GUEST_CS_BASE, 0xf0000);
6aa8b732
AK		 1460 vmcs_write16(GUEST_CS_SELECTOR, vmcs_readl(GUEST_CS_BASE) >> 4);
1461
ad312c7c
ZX		 1462 fix_rmode_seg(VCPU_SREG_ES, &vcpu->arch.rmode.es);
1463 fix_rmode_seg(VCPU_SREG_DS, &vcpu->arch.rmode.ds);
1464 fix_rmode_seg(VCPU_SREG_GS, &vcpu->arch.rmode.gs);
1465 fix_rmode_seg(VCPU_SREG_FS, &vcpu->arch.rmode.fs);
75880a01 1466
a89a8fb9 1467continue_rmode:
8668a3c4 1468 kvm_mmu_reset_context(vcpu);
b7ebfb05 1469 init_rmode(vcpu->kvm);
6aa8b732
AK		 1470}
1471
401d10de
AS		 1472static void vmx_set_efer(struct kvm_vcpu *vcpu, u64 efer)
1473{
1474 struct vcpu_vmx *vmx = to_vmx(vcpu);
1475 struct kvm_msr_entry *msr = find_msr_entry(vmx, MSR_EFER);
1476
1477 vcpu->arch.shadow_efer = efer;
1478 if (!msr)
1479 return;
1480 if (efer & EFER_LMA) {
1481 vmcs_write32(VM_ENTRY_CONTROLS,
1482 vmcs_read32(VM_ENTRY_CONTROLS) |
1483 VM_ENTRY_IA32E_MODE);
1484 msr->data = efer;
1485 } else {
1486 vmcs_write32(VM_ENTRY_CONTROLS,
1487 vmcs_read32(VM_ENTRY_CONTROLS) &
1488 ~VM_ENTRY_IA32E_MODE);
1489
1490 msr->data = efer & ~EFER_LME;
1491 }
1492 setup_msrs(vmx);
1493}
1494
05b3e0c2 1495#ifdef CONFIG_X86_64
6aa8b732
AK		 1496
1497static void enter_lmode(struct kvm_vcpu *vcpu)
1498{
1499 u32 guest_tr_ar;
1500
1501 guest_tr_ar = vmcs_read32(GUEST_TR_AR_BYTES);
1502 if ((guest_tr_ar & AR_TYPE_MASK) != AR_TYPE_BUSY_64_TSS) {
1503 printk(KERN_DEBUG "%s: tss fixup for long mode. \n",
b8688d51 1504 __func__);
6aa8b732
AK		 1505 vmcs_write32(GUEST_TR_AR_BYTES,
1506 (guest_tr_ar & ~AR_TYPE_MASK)
1507 | AR_TYPE_BUSY_64_TSS);
1508 }
ad312c7c 1509 vcpu->arch.shadow_efer |= EFER_LMA;
401d10de 1510 vmx_set_efer(vcpu, vcpu->arch.shadow_efer);
6aa8b732
AK		 1511}
1512
1513static void exit_lmode(struct kvm_vcpu *vcpu)
1514{
ad312c7c 1515 vcpu->arch.shadow_efer &= ~EFER_LMA;
6aa8b732
AK		 1516
1517 vmcs_write32(VM_ENTRY_CONTROLS,
1518 vmcs_read32(VM_ENTRY_CONTROLS)
1e4e6e00 1519 & ~VM_ENTRY_IA32E_MODE);
6aa8b732
AK		 1520}
1521
1522#endif
1523
2384d2b3
SY		 1524static void vmx_flush_tlb(struct kvm_vcpu *vcpu)
1525{
1526 vpid_sync_vcpu_all(to_vmx(vcpu));
089d034e 1527 if (enable_ept)
4e1096d2 1528 ept_sync_context(construct_eptp(vcpu->arch.mmu.root_hpa));
2384d2b3
SY		 1529}
1530
25c4c276 1531static void vmx_decache_cr4_guest_bits(struct kvm_vcpu *vcpu)
399badf3 1532{
ad312c7c
ZX		 1533 vcpu->arch.cr4 &= KVM_GUEST_CR4_MASK;
1534 vcpu->arch.cr4 |= vmcs_readl(GUEST_CR4) & ~KVM_GUEST_CR4_MASK;
399badf3
AK		 1535}
1536
1439442c
SY		 1537static void ept_load_pdptrs(struct kvm_vcpu *vcpu)
1538{
1539 if (is_paging(vcpu) && is_pae(vcpu) && !is_long_mode(vcpu)) {
1540 if (!load_pdptrs(vcpu, vcpu->arch.cr3)) {
1541 printk(KERN_ERR "EPT: Fail to load pdptrs!\n");
1542 return;
1543 }
1544 vmcs_write64(GUEST_PDPTR0, vcpu->arch.pdptrs[0]);
1545 vmcs_write64(GUEST_PDPTR1, vcpu->arch.pdptrs[1]);
1546 vmcs_write64(GUEST_PDPTR2, vcpu->arch.pdptrs[2]);
1547 vmcs_write64(GUEST_PDPTR3, vcpu->arch.pdptrs[3]);
1548 }
1549}
1550
1551static void vmx_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4);
1552
1553static void ept_update_paging_mode_cr0(unsigned long *hw_cr0,
1554 unsigned long cr0,
1555 struct kvm_vcpu *vcpu)
1556{
1557 if (!(cr0 & X86_CR0_PG)) {
1558 /* From paging/starting to nonpaging */
1559 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL,
65267ea1 1560 vmcs_read32(CPU_BASED_VM_EXEC_CONTROL) |
1439442c
SY		 1561 (CPU_BASED_CR3_LOAD_EXITING |
1562 CPU_BASED_CR3_STORE_EXITING));
1563 vcpu->arch.cr0 = cr0;
1564 vmx_set_cr4(vcpu, vcpu->arch.cr4);
1565 *hw_cr0 |= X86_CR0_PE | X86_CR0_PG;
1566 *hw_cr0 &= ~X86_CR0_WP;
1567 } else if (!is_paging(vcpu)) {
1568 /* From nonpaging to paging */
1569 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL,
65267ea1 1570 vmcs_read32(CPU_BASED_VM_EXEC_CONTROL) &
1439442c
SY		 1571 ~(CPU_BASED_CR3_LOAD_EXITING |
1572 CPU_BASED_CR3_STORE_EXITING));
1573 vcpu->arch.cr0 = cr0;
1574 vmx_set_cr4(vcpu, vcpu->arch.cr4);
1575 if (!(vcpu->arch.cr0 & X86_CR0_WP))
1576 *hw_cr0 &= ~X86_CR0_WP;
1577 }
1578}
1579
1580static void ept_update_paging_mode_cr4(unsigned long *hw_cr4,
1581 struct kvm_vcpu *vcpu)
1582{
1583 if (!is_paging(vcpu)) {
1584 *hw_cr4 &= ~X86_CR4_PAE;
1585 *hw_cr4 |= X86_CR4_PSE;
1586 } else if (!(vcpu->arch.cr4 & X86_CR4_PAE))
1587 *hw_cr4 &= ~X86_CR4_PAE;
1588}
1589
6aa8b732
AK		 1590static void vmx_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
1591{
1439442c
SY		 1592 unsigned long hw_cr0 = (cr0 & ~KVM_GUEST_CR0_MASK) |
1593 KVM_VM_CR0_ALWAYS_ON;
1594
5fd86fcf
AK		 1595 vmx_fpu_deactivate(vcpu);
1596
ad312c7c 1597 if (vcpu->arch.rmode.active && (cr0 & X86_CR0_PE))
6aa8b732
AK		 1598 enter_pmode(vcpu);
1599
ad312c7c 1600 if (!vcpu->arch.rmode.active && !(cr0 & X86_CR0_PE))
6aa8b732
AK		 1601 enter_rmode(vcpu);
1602
05b3e0c2 1603#ifdef CONFIG_X86_64
ad312c7c 1604 if (vcpu->arch.shadow_efer & EFER_LME) {
707d92fa 1605 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG))
6aa8b732 1606 enter_lmode(vcpu);
707d92fa 1607 if (is_paging(vcpu) && !(cr0 & X86_CR0_PG))
6aa8b732
AK		 1608 exit_lmode(vcpu);
1609 }
1610#endif
1611
089d034e 1612 if (enable_ept)
1439442c
SY		 1613 ept_update_paging_mode_cr0(&hw_cr0, cr0, vcpu);
1614
6aa8b732 1615 vmcs_writel(CR0_READ_SHADOW, cr0);
1439442c 1616 vmcs_writel(GUEST_CR0, hw_cr0);
ad312c7c 1617 vcpu->arch.cr0 = cr0;
5fd86fcf 1618
707d92fa 1619 if (!(cr0 & X86_CR0_TS) || !(cr0 & X86_CR0_PE))
5fd86fcf 1620 vmx_fpu_activate(vcpu);
6aa8b732
AK		 1621}
1622
1439442c
SY		 1623static u64 construct_eptp(unsigned long root_hpa)
1624{
1625 u64 eptp;
1626
1627 /* TODO write the value reading from MSR */
1628 eptp = VMX_EPT_DEFAULT_MT |
1629 VMX_EPT_DEFAULT_GAW << VMX_EPT_GAW_EPTP_SHIFT;
1630 eptp |= (root_hpa & PAGE_MASK);
1631
1632 return eptp;
1633}
1634
6aa8b732
AK		 1635static void vmx_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
1636{
1439442c
SY		 1637 unsigned long guest_cr3;
1638 u64 eptp;
1639
1640 guest_cr3 = cr3;
089d034e 1641 if (enable_ept) {
1439442c
SY		 1642 eptp = construct_eptp(cr3);
1643 vmcs_write64(EPT_POINTER, eptp);
1644 ept_sync_context(eptp);
1645 ept_load_pdptrs(vcpu);
1646 guest_cr3 = is_paging(vcpu) ? vcpu->arch.cr3 :
1647 VMX_EPT_IDENTITY_PAGETABLE_ADDR;
1648 }
1649
2384d2b3 1650 vmx_flush_tlb(vcpu);
1439442c 1651 vmcs_writel(GUEST_CR3, guest_cr3);
ad312c7c 1652 if (vcpu->arch.cr0 & X86_CR0_PE)
5fd86fcf 1653 vmx_fpu_deactivate(vcpu);
6aa8b732
AK		 1654}
1655
1656static void vmx_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
1657{
1439442c
SY		 1658 unsigned long hw_cr4 = cr4 | (vcpu->arch.rmode.active ?
1659 KVM_RMODE_VM_CR4_ALWAYS_ON : KVM_PMODE_VM_CR4_ALWAYS_ON);
1660
ad312c7c 1661 vcpu->arch.cr4 = cr4;
089d034e 1662 if (enable_ept)
1439442c
SY		 1663 ept_update_paging_mode_cr4(&hw_cr4, vcpu);
1664
1665 vmcs_writel(CR4_READ_SHADOW, cr4);
1666 vmcs_writel(GUEST_CR4, hw_cr4);
6aa8b732
AK		 1667}
1668
6aa8b732
AK		 1669static u64 vmx_get_segment_base(struct kvm_vcpu *vcpu, int seg)
1670{
1671 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1672
1673 return vmcs_readl(sf->base);
1674}
1675
1676static void vmx_get_segment(struct kvm_vcpu *vcpu,
1677 struct kvm_segment *var, int seg)
1678{
1679 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1680 u32 ar;
1681
1682 var->base = vmcs_readl(sf->base);
1683 var->limit = vmcs_read32(sf->limit);
1684 var->selector = vmcs_read16(sf->selector);
1685 ar = vmcs_read32(sf->ar_bytes);
9fd4a3b7 1686 if ((ar & AR_UNUSABLE_MASK) && !emulate_invalid_guest_state)
6aa8b732
AK		 1687 ar = 0;
1688 var->type = ar & 15;
1689 var->s = (ar >> 4) & 1;
1690 var->dpl = (ar >> 5) & 3;
1691 var->present = (ar >> 7) & 1;
1692 var->avl = (ar >> 12) & 1;
1693 var->l = (ar >> 13) & 1;
1694 var->db = (ar >> 14) & 1;
1695 var->g = (ar >> 15) & 1;
1696 var->unusable = (ar >> 16) & 1;
1697}
1698
2e4d2653
IE		 1699static int vmx_get_cpl(struct kvm_vcpu *vcpu)
1700{
1701 struct kvm_segment kvm_seg;
1702
1703 if (!(vcpu->arch.cr0 & X86_CR0_PE)) /* if real mode */
1704 return 0;
1705
1706 if (vmx_get_rflags(vcpu) & X86_EFLAGS_VM) /* if virtual 8086 */
1707 return 3;
1708
1709 vmx_get_segment(vcpu, &kvm_seg, VCPU_SREG_CS);
1710 return kvm_seg.selector & 3;
1711}
1712
653e3108 1713static u32 vmx_segment_access_rights(struct kvm_segment *var)
6aa8b732 1714{
6aa8b732
AK		 1715 u32 ar;
1716
653e3108 1717 if (var->unusable)
6aa8b732
AK		 1718 ar = 1 << 16;
1719 else {
1720 ar = var->type & 15;
1721 ar |= (var->s & 1) << 4;
1722 ar |= (var->dpl & 3) << 5;
1723 ar |= (var->present & 1) << 7;
1724 ar |= (var->avl & 1) << 12;
1725 ar |= (var->l & 1) << 13;
1726 ar |= (var->db & 1) << 14;
1727 ar |= (var->g & 1) << 15;
1728 }
f7fbf1fd
UL		 1729 if (ar == 0) /* a 0 value means unusable */
1730 ar = AR_UNUSABLE_MASK;
653e3108
AK		 1731
1732 return ar;
1733}
1734
1735static void vmx_set_segment(struct kvm_vcpu *vcpu,
1736 struct kvm_segment *var, int seg)
1737{
1738 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
1739 u32 ar;
1740
ad312c7c
ZX		 1741 if (vcpu->arch.rmode.active && seg == VCPU_SREG_TR) {
1742 vcpu->arch.rmode.tr.selector = var->selector;
1743 vcpu->arch.rmode.tr.base = var->base;
1744 vcpu->arch.rmode.tr.limit = var->limit;
1745 vcpu->arch.rmode.tr.ar = vmx_segment_access_rights(var);
653e3108
AK		 1746 return;
1747 }
1748 vmcs_writel(sf->base, var->base);
1749 vmcs_write32(sf->limit, var->limit);
1750 vmcs_write16(sf->selector, var->selector);
ad312c7c 1751 if (vcpu->arch.rmode.active && var->s) {
653e3108
AK		 1752 /*
1753 * Hack real-mode segments into vm86 compatibility.
1754 */
1755 if (var->base == 0xffff0000 && var->selector == 0xf000)
1756 vmcs_writel(sf->base, 0xf0000);
1757 ar = 0xf3;
1758 } else
1759 ar = vmx_segment_access_rights(var);
6aa8b732
AK		 1760 vmcs_write32(sf->ar_bytes, ar);
1761}
1762
6aa8b732
AK		 1763static void vmx_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
1764{
1765 u32 ar = vmcs_read32(GUEST_CS_AR_BYTES);
1766
1767 *db = (ar >> 14) & 1;
1768 *l = (ar >> 13) & 1;
1769}
1770
1771static void vmx_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1772{
1773 dt->limit = vmcs_read32(GUEST_IDTR_LIMIT);
1774 dt->base = vmcs_readl(GUEST_IDTR_BASE);
1775}
1776
1777static void vmx_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1778{
1779 vmcs_write32(GUEST_IDTR_LIMIT, dt->limit);
1780 vmcs_writel(GUEST_IDTR_BASE, dt->base);
1781}
1782
1783static void vmx_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1784{
1785 dt->limit = vmcs_read32(GUEST_GDTR_LIMIT);
1786 dt->base = vmcs_readl(GUEST_GDTR_BASE);
1787}
1788
1789static void vmx_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
1790{
1791 vmcs_write32(GUEST_GDTR_LIMIT, dt->limit);
1792 vmcs_writel(GUEST_GDTR_BASE, dt->base);
1793}
1794
648dfaa7
MG		 1795static bool rmode_segment_valid(struct kvm_vcpu *vcpu, int seg)
1796{
1797 struct kvm_segment var;
1798 u32 ar;
1799
1800 vmx_get_segment(vcpu, &var, seg);
1801 ar = vmx_segment_access_rights(&var);
1802
1803 if (var.base != (var.selector << 4))
1804 return false;
1805 if (var.limit != 0xffff)
1806 return false;
1807 if (ar != 0xf3)
1808 return false;
1809
1810 return true;
1811}
1812
1813static bool code_segment_valid(struct kvm_vcpu *vcpu)
1814{
1815 struct kvm_segment cs;
1816 unsigned int cs_rpl;
1817
1818 vmx_get_segment(vcpu, &cs, VCPU_SREG_CS);
1819 cs_rpl = cs.selector & SELECTOR_RPL_MASK;
1820
1872a3f4
AK		 1821 if (cs.unusable)
1822 return false;
648dfaa7
MG		 1823 if (~cs.type & (AR_TYPE_CODE_MASK|AR_TYPE_ACCESSES_MASK))
1824 return false;
1825 if (!cs.s)
1826 return false;
1872a3f4 1827 if (cs.type & AR_TYPE_WRITEABLE_MASK) {
648dfaa7
MG		 1828 if (cs.dpl > cs_rpl)
1829 return false;
1872a3f4 1830 } else {
648dfaa7
MG		 1831 if (cs.dpl != cs_rpl)
1832 return false;
1833 }
1834 if (!cs.present)
1835 return false;
1836
1837 /* TODO: Add Reserved field check, this'll require a new member in the kvm_segment_field structure */
1838 return true;
1839}
1840
1841static bool stack_segment_valid(struct kvm_vcpu *vcpu)
1842{
1843 struct kvm_segment ss;
1844 unsigned int ss_rpl;
1845
1846 vmx_get_segment(vcpu, &ss, VCPU_SREG_SS);
1847 ss_rpl = ss.selector & SELECTOR_RPL_MASK;
1848
1872a3f4
AK		 1849 if (ss.unusable)
1850 return true;
1851 if (ss.type != 3 && ss.type != 7)
648dfaa7
MG		 1852 return false;
1853 if (!ss.s)
1854 return false;
1855 if (ss.dpl != ss_rpl) /* DPL != RPL */
1856 return false;
1857 if (!ss.present)
1858 return false;
1859
1860 return true;
1861}
1862
1863static bool data_segment_valid(struct kvm_vcpu *vcpu, int seg)
1864{
1865 struct kvm_segment var;
1866 unsigned int rpl;
1867
1868 vmx_get_segment(vcpu, &var, seg);
1869 rpl = var.selector & SELECTOR_RPL_MASK;
1870
1872a3f4
AK		 1871 if (var.unusable)
1872 return true;
648dfaa7
MG		 1873 if (!var.s)
1874 return false;
1875 if (!var.present)
1876 return false;
1877 if (~var.type & (AR_TYPE_CODE_MASK|AR_TYPE_WRITEABLE_MASK)) {
1878 if (var.dpl < rpl) /* DPL < RPL */
1879 return false;
1880 }
1881
1882 /* TODO: Add other members to kvm_segment_field to allow checking for other access
1883 * rights flags
1884 */
1885 return true;
1886}
1887
1888static bool tr_valid(struct kvm_vcpu *vcpu)
1889{
1890 struct kvm_segment tr;
1891
1892 vmx_get_segment(vcpu, &tr, VCPU_SREG_TR);
1893
1872a3f4
AK		 1894 if (tr.unusable)
1895 return false;
648dfaa7
MG		 1896 if (tr.selector & SELECTOR_TI_MASK) /* TI = 1 */
1897 return false;
1872a3f4 1898 if (tr.type != 3 && tr.type != 11) /* TODO: Check if guest is in IA32e mode */
648dfaa7
MG		 1899 return false;
1900 if (!tr.present)
1901 return false;
1902
1903 return true;
1904}
1905
1906static bool ldtr_valid(struct kvm_vcpu *vcpu)
1907{
1908 struct kvm_segment ldtr;
1909
1910 vmx_get_segment(vcpu, &ldtr, VCPU_SREG_LDTR);
1911
1872a3f4
AK		 1912 if (ldtr.unusable)
1913 return true;
648dfaa7
MG		 1914 if (ldtr.selector & SELECTOR_TI_MASK) /* TI = 1 */
1915 return false;
1916 if (ldtr.type != 2)
1917 return false;
1918 if (!ldtr.present)
1919 return false;
1920
1921 return true;
1922}
1923
1924static bool cs_ss_rpl_check(struct kvm_vcpu *vcpu)
1925{
1926 struct kvm_segment cs, ss;
1927
1928 vmx_get_segment(vcpu, &cs, VCPU_SREG_CS);
1929 vmx_get_segment(vcpu, &ss, VCPU_SREG_SS);
1930
1931 return ((cs.selector & SELECTOR_RPL_MASK) ==
1932 (ss.selector & SELECTOR_RPL_MASK));
1933}
1934
1935/*
1936 * Check if guest state is valid. Returns true if valid, false if
1937 * not.
1938 * We assume that registers are always usable
1939 */
1940static bool guest_state_valid(struct kvm_vcpu *vcpu)
1941{
1942 /* real mode guest state checks */
1943 if (!(vcpu->arch.cr0 & X86_CR0_PE)) {
1944 if (!rmode_segment_valid(vcpu, VCPU_SREG_CS))
1945 return false;
1946 if (!rmode_segment_valid(vcpu, VCPU_SREG_SS))
1947 return false;
1948 if (!rmode_segment_valid(vcpu, VCPU_SREG_DS))
1949 return false;
1950 if (!rmode_segment_valid(vcpu, VCPU_SREG_ES))
1951 return false;
1952 if (!rmode_segment_valid(vcpu, VCPU_SREG_FS))
1953 return false;
1954 if (!rmode_segment_valid(vcpu, VCPU_SREG_GS))
1955 return false;
1956 } else {
1957 /* protected mode guest state checks */
1958 if (!cs_ss_rpl_check(vcpu))
1959 return false;
1960 if (!code_segment_valid(vcpu))
1961 return false;
1962 if (!stack_segment_valid(vcpu))
1963 return false;
1964 if (!data_segment_valid(vcpu, VCPU_SREG_DS))
1965 return false;
1966 if (!data_segment_valid(vcpu, VCPU_SREG_ES))
1967 return false;
1968 if (!data_segment_valid(vcpu, VCPU_SREG_FS))
1969 return false;
1970 if (!data_segment_valid(vcpu, VCPU_SREG_GS))
1971 return false;
1972 if (!tr_valid(vcpu))
1973 return false;
1974 if (!ldtr_valid(vcpu))
1975 return false;
1976 }
1977 /* TODO:
1978 * - Add checks on RIP
1979 * - Add checks on RFLAGS
1980 */
1981
1982 return true;
1983}
1984
d77c26fc 1985static int init_rmode_tss(struct kvm *kvm)
6aa8b732 1986{
6aa8b732 1987 gfn_t fn = rmode_tss_base(kvm) >> PAGE_SHIFT;
195aefde 1988 u16 data = 0;
10589a46 1989 int ret = 0;
195aefde 1990 int r;
6aa8b732 1991
195aefde
IE		 1992 r = kvm_clear_guest_page(kvm, fn, 0, PAGE_SIZE);
1993 if (r < 0)
10589a46 1994 goto out;
195aefde 1995 data = TSS_BASE_SIZE + TSS_REDIRECTION_SIZE;
464d17c8
SY		 1996 r = kvm_write_guest_page(kvm, fn++, &data,
1997 TSS_IOPB_BASE_OFFSET, sizeof(u16));
195aefde 1998 if (r < 0)
10589a46 1999 goto out;
195aefde
IE		 2000 r = kvm_clear_guest_page(kvm, fn++, 0, PAGE_SIZE);
2001 if (r < 0)
10589a46 2002 goto out;
195aefde
IE		 2003 r = kvm_clear_guest_page(kvm, fn, 0, PAGE_SIZE);
2004 if (r < 0)
10589a46 2005 goto out;
195aefde 2006 data = ~0;
10589a46
MT		 2007 r = kvm_write_guest_page(kvm, fn, &data,
2008 RMODE_TSS_SIZE - 2 * PAGE_SIZE - 1,
2009 sizeof(u8));
195aefde 2010 if (r < 0)
10589a46
MT		 2011 goto out;
2012
2013 ret = 1;
2014out:
10589a46 2015 return ret;
6aa8b732
AK		 2016}
2017
b7ebfb05
SY		 2018static int init_rmode_identity_map(struct kvm *kvm)
2019{
2020 int i, r, ret;
2021 pfn_t identity_map_pfn;
2022 u32 tmp;
2023
089d034e 2024 if (!enable_ept)
b7ebfb05
SY		 2025 return 1;
2026 if (unlikely(!kvm->arch.ept_identity_pagetable)) {
2027 printk(KERN_ERR "EPT: identity-mapping pagetable "
2028 "haven't been allocated!\n");
2029 return 0;
2030 }
2031 if (likely(kvm->arch.ept_identity_pagetable_done))
2032 return 1;
2033 ret = 0;
2034 identity_map_pfn = VMX_EPT_IDENTITY_PAGETABLE_ADDR >> PAGE_SHIFT;
2035 r = kvm_clear_guest_page(kvm, identity_map_pfn, 0, PAGE_SIZE);
2036 if (r < 0)
2037 goto out;
2038 /* Set up identity-mapping pagetable for EPT in real mode */
2039 for (i = 0; i < PT32_ENT_PER_PAGE; i++) {
2040 tmp = (i << 22) + (_PAGE_PRESENT | _PAGE_RW | _PAGE_USER |
2041 _PAGE_ACCESSED | _PAGE_DIRTY | _PAGE_PSE);
2042 r = kvm_write_guest_page(kvm, identity_map_pfn,
2043 &tmp, i * sizeof(tmp), sizeof(tmp));
2044 if (r < 0)
2045 goto out;
2046 }
2047 kvm->arch.ept_identity_pagetable_done = true;
2048 ret = 1;
2049out:
2050 return ret;
2051}
2052
6aa8b732
AK		 2053static void seg_setup(int seg)
2054{
2055 struct kvm_vmx_segment_field *sf = &kvm_vmx_segment_fields[seg];
2056
2057 vmcs_write16(sf->selector, 0);
2058 vmcs_writel(sf->base, 0);
2059 vmcs_write32(sf->limit, 0xffff);
a16b20da 2060 vmcs_write32(sf->ar_bytes, 0xf3);
6aa8b732
AK		 2061}
2062
f78e0e2e
SY		 2063static int alloc_apic_access_page(struct kvm *kvm)
2064{
2065 struct kvm_userspace_memory_region kvm_userspace_mem;
2066 int r = 0;
2067
72dc67a6 2068 down_write(&kvm->slots_lock);
bfc6d222 2069 if (kvm->arch.apic_access_page)
f78e0e2e
SY		 2070 goto out;
2071 kvm_userspace_mem.slot = APIC_ACCESS_PAGE_PRIVATE_MEMSLOT;
2072 kvm_userspace_mem.flags = 0;
2073 kvm_userspace_mem.guest_phys_addr = 0xfee00000ULL;
2074 kvm_userspace_mem.memory_size = PAGE_SIZE;
2075 r = __kvm_set_memory_region(kvm, &kvm_userspace_mem, 0);
2076 if (r)
2077 goto out;
72dc67a6 2078
bfc6d222 2079 kvm->arch.apic_access_page = gfn_to_page(kvm, 0xfee00);
f78e0e2e 2080out:
72dc67a6 2081 up_write(&kvm->slots_lock);
f78e0e2e
SY		 2082 return r;
2083}
2084
b7ebfb05
SY		 2085static int alloc_identity_pagetable(struct kvm *kvm)
2086{
2087 struct kvm_userspace_memory_region kvm_userspace_mem;
2088 int r = 0;
2089
2090 down_write(&kvm->slots_lock);
2091 if (kvm->arch.ept_identity_pagetable)
2092 goto out;
2093 kvm_userspace_mem.slot = IDENTITY_PAGETABLE_PRIVATE_MEMSLOT;
2094 kvm_userspace_mem.flags = 0;
2095 kvm_userspace_mem.guest_phys_addr = VMX_EPT_IDENTITY_PAGETABLE_ADDR;
2096 kvm_userspace_mem.memory_size = PAGE_SIZE;
2097 r = __kvm_set_memory_region(kvm, &kvm_userspace_mem, 0);
2098 if (r)
2099 goto out;
2100
b7ebfb05
SY		 2101 kvm->arch.ept_identity_pagetable = gfn_to_page(kvm,
2102 VMX_EPT_IDENTITY_PAGETABLE_ADDR >> PAGE_SHIFT);
b7ebfb05
SY		 2103out:
2104 up_write(&kvm->slots_lock);
2105 return r;
2106}
2107
2384d2b3
SY		 2108static void allocate_vpid(struct vcpu_vmx *vmx)
2109{
2110 int vpid;
2111
2112 vmx->vpid = 0;
919818ab 2113 if (!enable_vpid)
2384d2b3
SY		 2114 return;
2115 spin_lock(&vmx_vpid_lock);
2116 vpid = find_first_zero_bit(vmx_vpid_bitmap, VMX_NR_VPIDS);
2117 if (vpid < VMX_NR_VPIDS) {
2118 vmx->vpid = vpid;
2119 __set_bit(vpid, vmx_vpid_bitmap);
2120 }
2121 spin_unlock(&vmx_vpid_lock);
2122}
2123
5897297b 2124static void __vmx_disable_intercept_for_msr(unsigned long *msr_bitmap, u32 msr)
25c5f225 2125{
3e7c73e9 2126 int f = sizeof(unsigned long);
25c5f225
SY		 2127
2128 if (!cpu_has_vmx_msr_bitmap())
2129 return;
2130
2131 /*
2132 * See Intel PRM Vol. 3, 20.6.9 (MSR-Bitmap Address). Early manuals
2133 * have the write-low and read-high bitmap offsets the wrong way round.
2134 * We can control MSRs 0x00000000-0x00001fff and 0xc0000000-0xc0001fff.
2135 */
25c5f225 2136 if (msr <= 0x1fff) {
3e7c73e9
AK		 2137 __clear_bit(msr, msr_bitmap + 0x000 / f); /* read-low */
2138 __clear_bit(msr, msr_bitmap + 0x800 / f); /* write-low */
25c5f225
SY		 2139 } else if ((msr >= 0xc0000000) && (msr <= 0xc0001fff)) {
2140 msr &= 0x1fff;
3e7c73e9
AK		 2141 __clear_bit(msr, msr_bitmap + 0x400 / f); /* read-high */
2142 __clear_bit(msr, msr_bitmap + 0xc00 / f); /* write-high */
25c5f225 2143 }
25c5f225
SY		 2144}
2145
5897297b
AK		 2146static void vmx_disable_intercept_for_msr(u32 msr, bool longmode_only)
2147{
2148 if (!longmode_only)
2149 __vmx_disable_intercept_for_msr(vmx_msr_bitmap_legacy, msr);
2150 __vmx_disable_intercept_for_msr(vmx_msr_bitmap_longmode, msr);
2151}
2152
6aa8b732
AK		 2153/*
2154 * Sets up the vmcs for emulated real mode.
2155 */
8b9cf98c 2156static int vmx_vcpu_setup(struct vcpu_vmx *vmx)
6aa8b732 2157{
468d472f 2158 u32 host_sysenter_cs, msr_low, msr_high;
6aa8b732 2159 u32 junk;
53f658b3 2160 u64 host_pat, tsc_this, tsc_base;
6aa8b732
AK		 2161 unsigned long a;
2162 struct descriptor_table dt;
2163 int i;
cd2276a7 2164 unsigned long kvm_vmx_return;
6e5d865c 2165 u32 exec_control;
6aa8b732 2166
6aa8b732 2167 /* I/O */
3e7c73e9
AK		 2168 vmcs_write64(IO_BITMAP_A, __pa(vmx_io_bitmap_a));
2169 vmcs_write64(IO_BITMAP_B, __pa(vmx_io_bitmap_b));
6aa8b732 2170
25c5f225 2171 if (cpu_has_vmx_msr_bitmap())
5897297b 2172 vmcs_write64(MSR_BITMAP, __pa(vmx_msr_bitmap_legacy));
25c5f225 2173
6aa8b732
AK		 2174 vmcs_write64(VMCS_LINK_POINTER, -1ull); /* 22.3.1.5 */
2175
6aa8b732 2176 /* Control */
1c3d14fe
YS		 2177 vmcs_write32(PIN_BASED_VM_EXEC_CONTROL,
2178 vmcs_config.pin_based_exec_ctrl);
6e5d865c
YS		 2179
2180 exec_control = vmcs_config.cpu_based_exec_ctrl;
2181 if (!vm_need_tpr_shadow(vmx->vcpu.kvm)) {
2182 exec_control &= ~CPU_BASED_TPR_SHADOW;
2183#ifdef CONFIG_X86_64
2184 exec_control |= CPU_BASED_CR8_STORE_EXITING |
2185 CPU_BASED_CR8_LOAD_EXITING;
2186#endif
2187 }
089d034e 2188 if (!enable_ept)
d56f546d 2189 exec_control |= CPU_BASED_CR3_STORE_EXITING |
83dbc83a
MT		 2190 CPU_BASED_CR3_LOAD_EXITING |
2191 CPU_BASED_INVLPG_EXITING;
6e5d865c 2192 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, exec_control);
6aa8b732 2193
83ff3b9d
SY		 2194 if (cpu_has_secondary_exec_ctrls()) {
2195 exec_control = vmcs_config.cpu_based_2nd_exec_ctrl;
2196 if (!vm_need_virtualize_apic_accesses(vmx->vcpu.kvm))
2197 exec_control &=
2198 ~SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES;
2384d2b3
SY		 2199 if (vmx->vpid == 0)
2200 exec_control &= ~SECONDARY_EXEC_ENABLE_VPID;
089d034e 2201 if (!enable_ept)
d56f546d 2202 exec_control &= ~SECONDARY_EXEC_ENABLE_EPT;
83ff3b9d
SY		 2203 vmcs_write32(SECONDARY_VM_EXEC_CONTROL, exec_control);
2204 }
f78e0e2e 2205
c7addb90
AK		 2206 vmcs_write32(PAGE_FAULT_ERROR_CODE_MASK, !!bypass_guest_pf);
2207 vmcs_write32(PAGE_FAULT_ERROR_CODE_MATCH, !!bypass_guest_pf);
6aa8b732
AK		 2208 vmcs_write32(CR3_TARGET_COUNT, 0); /* 22.2.1 */
2209
2210 vmcs_writel(HOST_CR0, read_cr0()); /* 22.2.3 */
2211 vmcs_writel(HOST_CR4, read_cr4()); /* 22.2.3, 22.2.5 */
2212 vmcs_writel(HOST_CR3, read_cr3()); /* 22.2.3 FIXME: shadow tables */
2213
2214 vmcs_write16(HOST_CS_SELECTOR, __KERNEL_CS); /* 22.2.4 */
2215 vmcs_write16(HOST_DS_SELECTOR, __KERNEL_DS); /* 22.2.4 */
2216 vmcs_write16(HOST_ES_SELECTOR, __KERNEL_DS); /* 22.2.4 */
d6e88aec
AK		 2217 vmcs_write16(HOST_FS_SELECTOR, kvm_read_fs()); /* 22.2.4 */
2218 vmcs_write16(HOST_GS_SELECTOR, kvm_read_gs()); /* 22.2.4 */
6aa8b732 2219 vmcs_write16(HOST_SS_SELECTOR, __KERNEL_DS); /* 22.2.4 */
05b3e0c2 2220#ifdef CONFIG_X86_64
6aa8b732
AK		 2221 rdmsrl(MSR_FS_BASE, a);
2222 vmcs_writel(HOST_FS_BASE, a); /* 22.2.4 */
2223 rdmsrl(MSR_GS_BASE, a);
2224 vmcs_writel(HOST_GS_BASE, a); /* 22.2.4 */
2225#else
2226 vmcs_writel(HOST_FS_BASE, 0); /* 22.2.4 */
2227 vmcs_writel(HOST_GS_BASE, 0); /* 22.2.4 */
2228#endif
2229
2230 vmcs_write16(HOST_TR_SELECTOR, GDT_ENTRY_TSS*8); /* 22.2.4 */
2231
d6e88aec 2232 kvm_get_idt(&dt);
6aa8b732
AK		 2233 vmcs_writel(HOST_IDTR_BASE, dt.base); /* 22.2.4 */
2234
d77c26fc 2235 asm("mov $.Lkvm_vmx_return, %0" : "=r"(kvm_vmx_return));
cd2276a7 2236 vmcs_writel(HOST_RIP, kvm_vmx_return); /* 22.2.5 */
2cc51560
ED		 2237 vmcs_write32(VM_EXIT_MSR_STORE_COUNT, 0);
2238 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT, 0);
2239 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT, 0);
6aa8b732
AK		 2240
2241 rdmsr(MSR_IA32_SYSENTER_CS, host_sysenter_cs, junk);
2242 vmcs_write32(HOST_IA32_SYSENTER_CS, host_sysenter_cs);
2243 rdmsrl(MSR_IA32_SYSENTER_ESP, a);
2244 vmcs_writel(HOST_IA32_SYSENTER_ESP, a); /* 22.2.3 */
2245 rdmsrl(MSR_IA32_SYSENTER_EIP, a);
2246 vmcs_writel(HOST_IA32_SYSENTER_EIP, a); /* 22.2.3 */
2247
468d472f
SY		 2248 if (vmcs_config.vmexit_ctrl & VM_EXIT_LOAD_IA32_PAT) {
2249 rdmsr(MSR_IA32_CR_PAT, msr_low, msr_high);
2250 host_pat = msr_low | ((u64) msr_high << 32);
2251 vmcs_write64(HOST_IA32_PAT, host_pat);
2252 }
2253 if (vmcs_config.vmentry_ctrl & VM_ENTRY_LOAD_IA32_PAT) {
2254 rdmsr(MSR_IA32_CR_PAT, msr_low, msr_high);
2255 host_pat = msr_low | ((u64) msr_high << 32);
2256 /* Write the default value follow host pat */
2257 vmcs_write64(GUEST_IA32_PAT, host_pat);
2258 /* Keep arch.pat sync with GUEST_IA32_PAT */
2259 vmx->vcpu.arch.pat = host_pat;
2260 }
2261
6aa8b732
AK		 2262 for (i = 0; i < NR_VMX_MSR; ++i) {
2263 u32 index = vmx_msr_index[i];
2264 u32 data_low, data_high;
2265 u64 data;
a2fa3e9f 2266 int j = vmx->nmsrs;
6aa8b732
AK		 2267
2268 if (rdmsr_safe(index, &data_low, &data_high) < 0)
2269 continue;
432bd6cb
AK		 2270 if (wrmsr_safe(index, data_low, data_high) < 0)
2271 continue;
6aa8b732 2272 data = data_low | ((u64)data_high << 32);
a2fa3e9f
GH		 2273 vmx->host_msrs[j].index = index;
2274 vmx->host_msrs[j].reserved = 0;
2275 vmx->host_msrs[j].data = data;
2276 vmx->guest_msrs[j] = vmx->host_msrs[j];
2277 ++vmx->nmsrs;
6aa8b732 2278 }
6aa8b732 2279
1c3d14fe 2280 vmcs_write32(VM_EXIT_CONTROLS, vmcs_config.vmexit_ctrl);
6aa8b732
AK		 2281
2282 /* 22.2.1, 20.8.1 */
1c3d14fe
YS		 2283 vmcs_write32(VM_ENTRY_CONTROLS, vmcs_config.vmentry_ctrl);
2284
e00c8cf2
AK		 2285 vmcs_writel(CR0_GUEST_HOST_MASK, ~0UL);
2286 vmcs_writel(CR4_GUEST_HOST_MASK, KVM_GUEST_CR4_MASK);
2287
53f658b3
MT		 2288 tsc_base = vmx->vcpu.kvm->arch.vm_init_tsc;
2289 rdtscll(tsc_this);
2290 if (tsc_this < vmx->vcpu.kvm->arch.vm_init_tsc)
2291 tsc_base = tsc_this;
2292
2293 guest_write_tsc(0, tsc_base);
f78e0e2e 2294
e00c8cf2
AK		 2295 return 0;
2296}
2297
b7ebfb05
SY		 2298static int init_rmode(struct kvm *kvm)
2299{
2300 if (!init_rmode_tss(kvm))
2301 return 0;
2302 if (!init_rmode_identity_map(kvm))
2303 return 0;
2304 return 1;
2305}
2306
e00c8cf2
AK		 2307static int vmx_vcpu_reset(struct kvm_vcpu *vcpu)
2308{
2309 struct vcpu_vmx *vmx = to_vmx(vcpu);
2310 u64 msr;
2311 int ret;
2312
5fdbf976 2313 vcpu->arch.regs_avail = ~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP));
3200f405 2314 down_read(&vcpu->kvm->slots_lock);
b7ebfb05 2315 if (!init_rmode(vmx->vcpu.kvm)) {
e00c8cf2
AK		 2316 ret = -ENOMEM;
2317 goto out;
2318 }
2319
ad312c7c 2320 vmx->vcpu.arch.rmode.active = 0;
e00c8cf2 2321
3b86cd99
JK		 2322 vmx->soft_vnmi_blocked = 0;
2323
ad312c7c 2324 vmx->vcpu.arch.regs[VCPU_REGS_RDX] = get_rdx_init_val();
2d3ad1f4 2325 kvm_set_cr8(&vmx->vcpu, 0);
e00c8cf2
AK		 2326 msr = 0xfee00000 | MSR_IA32_APICBASE_ENABLE;
2327 if (vmx->vcpu.vcpu_id == 0)
2328 msr |= MSR_IA32_APICBASE_BSP;
2329 kvm_set_apic_base(&vmx->vcpu, msr);
2330
2331 fx_init(&vmx->vcpu);
2332
5706be0d 2333 seg_setup(VCPU_SREG_CS);
e00c8cf2
AK		 2334 /*
2335 * GUEST_CS_BASE should really be 0xffff0000, but VT vm86 mode
2336 * insists on having GUEST_CS_BASE == GUEST_CS_SELECTOR << 4. Sigh.
2337 */
2338 if (vmx->vcpu.vcpu_id == 0) {
2339 vmcs_write16(GUEST_CS_SELECTOR, 0xf000);
2340 vmcs_writel(GUEST_CS_BASE, 0x000f0000);
2341 } else {
ad312c7c
ZX		 2342 vmcs_write16(GUEST_CS_SELECTOR, vmx->vcpu.arch.sipi_vector << 8);
2343 vmcs_writel(GUEST_CS_BASE, vmx->vcpu.arch.sipi_vector << 12);
e00c8cf2 2344 }
e00c8cf2
AK		 2345
2346 seg_setup(VCPU_SREG_DS);
2347 seg_setup(VCPU_SREG_ES);
2348 seg_setup(VCPU_SREG_FS);
2349 seg_setup(VCPU_SREG_GS);
2350 seg_setup(VCPU_SREG_SS);
2351
2352 vmcs_write16(GUEST_TR_SELECTOR, 0);
2353 vmcs_writel(GUEST_TR_BASE, 0);
2354 vmcs_write32(GUEST_TR_LIMIT, 0xffff);
2355 vmcs_write32(GUEST_TR_AR_BYTES, 0x008b);
2356
2357 vmcs_write16(GUEST_LDTR_SELECTOR, 0);
2358 vmcs_writel(GUEST_LDTR_BASE, 0);
2359 vmcs_write32(GUEST_LDTR_LIMIT, 0xffff);
2360 vmcs_write32(GUEST_LDTR_AR_BYTES, 0x00082);
2361
2362 vmcs_write32(GUEST_SYSENTER_CS, 0);
2363 vmcs_writel(GUEST_SYSENTER_ESP, 0);
2364 vmcs_writel(GUEST_SYSENTER_EIP, 0);
2365
2366 vmcs_writel(GUEST_RFLAGS, 0x02);
2367 if (vmx->vcpu.vcpu_id == 0)
5fdbf976 2368 kvm_rip_write(vcpu, 0xfff0);
e00c8cf2 2369 else
5fdbf976
MT		 2370 kvm_rip_write(vcpu, 0);
2371 kvm_register_write(vcpu, VCPU_REGS_RSP, 0);
e00c8cf2 2372
e00c8cf2
AK		 2373 vmcs_writel(GUEST_DR7, 0x400);
2374
2375 vmcs_writel(GUEST_GDTR_BASE, 0);
2376 vmcs_write32(GUEST_GDTR_LIMIT, 0xffff);
2377
2378 vmcs_writel(GUEST_IDTR_BASE, 0);
2379 vmcs_write32(GUEST_IDTR_LIMIT, 0xffff);
2380
2381 vmcs_write32(GUEST_ACTIVITY_STATE, 0);
2382 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO, 0);
2383 vmcs_write32(GUEST_PENDING_DBG_EXCEPTIONS, 0);
2384
e00c8cf2
AK		 2385 /* Special registers */
2386 vmcs_write64(GUEST_IA32_DEBUGCTL, 0);
2387
2388 setup_msrs(vmx);
2389
6aa8b732
AK		 2390 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, 0); /* 22.2.1 */
2391
f78e0e2e
SY		 2392 if (cpu_has_vmx_tpr_shadow()) {
2393 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR, 0);
2394 if (vm_need_tpr_shadow(vmx->vcpu.kvm))
2395 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR,
ad312c7c 2396 page_to_phys(vmx->vcpu.arch.apic->regs_page));
f78e0e2e
SY		 2397 vmcs_write32(TPR_THRESHOLD, 0);
2398 }
2399
2400 if (vm_need_virtualize_apic_accesses(vmx->vcpu.kvm))
2401 vmcs_write64(APIC_ACCESS_ADDR,
bfc6d222 2402 page_to_phys(vmx->vcpu.kvm->arch.apic_access_page));
6aa8b732 2403
2384d2b3
SY		 2404 if (vmx->vpid != 0)
2405 vmcs_write16(VIRTUAL_PROCESSOR_ID, vmx->vpid);
2406
ad312c7c
ZX		 2407 vmx->vcpu.arch.cr0 = 0x60000010;
2408 vmx_set_cr0(&vmx->vcpu, vmx->vcpu.arch.cr0); /* enter rmode */
8b9cf98c 2409 vmx_set_cr4(&vmx->vcpu, 0);
8b9cf98c 2410 vmx_set_efer(&vmx->vcpu, 0);
8b9cf98c
RR		 2411 vmx_fpu_activate(&vmx->vcpu);
2412 update_exception_bitmap(&vmx->vcpu);
6aa8b732 2413
2384d2b3
SY		 2414 vpid_sync_vcpu_all(vmx);
2415
3200f405 2416 ret = 0;
6aa8b732 2417
a89a8fb9
MG		 2418 /* HACK: Don't enable emulation on guest boot/reset */
2419 vmx->emulation_required = 0;
2420
6aa8b732 2421out:
3200f405 2422 up_read(&vcpu->kvm->slots_lock);
6aa8b732
AK		 2423 return ret;
2424}
2425
3b86cd99
JK		 2426static void enable_irq_window(struct kvm_vcpu *vcpu)
2427{
2428 u32 cpu_based_vm_exec_control;
2429
2430 cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
2431 cpu_based_vm_exec_control |= CPU_BASED_VIRTUAL_INTR_PENDING;
2432 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
2433}
2434
2435static void enable_nmi_window(struct kvm_vcpu *vcpu)
2436{
2437 u32 cpu_based_vm_exec_control;
2438
2439 if (!cpu_has_virtual_nmis()) {
2440 enable_irq_window(vcpu);
2441 return;
2442 }
2443
2444 cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
2445 cpu_based_vm_exec_control |= CPU_BASED_VIRTUAL_NMI_PENDING;
2446 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
2447}
2448
66fd3f7f 2449static void vmx_inject_irq(struct kvm_vcpu *vcpu)
85f455f7 2450{
9c8cba37 2451 struct vcpu_vmx *vmx = to_vmx(vcpu);
66fd3f7f
GN		 2452 uint32_t intr;
2453 int irq = vcpu->arch.interrupt.nr;
9c8cba37 2454
2714d1d3
FEL		 2455 KVMTRACE_1D(INJ_VIRQ, vcpu, (u32)irq, handler);
2456
fa89a817 2457 ++vcpu->stat.irq_injections;
ad312c7c 2458 if (vcpu->arch.rmode.active) {
9c8cba37
AK		 2459 vmx->rmode.irq.pending = true;
2460 vmx->rmode.irq.vector = irq;
5fdbf976 2461 vmx->rmode.irq.rip = kvm_rip_read(vcpu);
9c5623e3
AK		 2462 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2463 irq | INTR_TYPE_SOFT_INTR | INTR_INFO_VALID_MASK);
2464 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN, 1);
5fdbf976 2465 kvm_rip_write(vcpu, vmx->rmode.irq.rip - 1);
85f455f7
ED		 2466 return;
2467 }
66fd3f7f
GN		 2468 intr = irq | INTR_INFO_VALID_MASK;
2469 if (vcpu->arch.interrupt.soft) {
2470 intr |= INTR_TYPE_SOFT_INTR;
2471 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN,
2472 vmx->vcpu.arch.event_exit_inst_len);
2473 } else
2474 intr |= INTR_TYPE_EXT_INTR;
2475 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD, intr);
85f455f7
ED		 2476}
2477
f08864b4
SY		 2478static void vmx_inject_nmi(struct kvm_vcpu *vcpu)
2479{
66a5a347
JK		 2480 struct vcpu_vmx *vmx = to_vmx(vcpu);
2481
3b86cd99
JK		 2482 if (!cpu_has_virtual_nmis()) {
2483 /*
2484 * Tracking the NMI-blocked state in software is built upon
2485 * finding the next open IRQ window. This, in turn, depends on
2486 * well-behaving guests: They have to keep IRQs disabled at
2487 * least as long as the NMI handler runs. Otherwise we may
2488 * cause NMI nesting, maybe breaking the guest. But as this is
2489 * highly unlikely, we can live with the residual risk.
2490 */
2491 vmx->soft_vnmi_blocked = 1;
2492 vmx->vnmi_blocked_time = 0;
2493 }
2494
487b391d 2495 ++vcpu->stat.nmi_injections;
66a5a347
JK		 2496 if (vcpu->arch.rmode.active) {
2497 vmx->rmode.irq.pending = true;
2498 vmx->rmode.irq.vector = NMI_VECTOR;
2499 vmx->rmode.irq.rip = kvm_rip_read(vcpu);
2500 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2501 NMI_VECTOR | INTR_TYPE_SOFT_INTR |
2502 INTR_INFO_VALID_MASK);
2503 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN, 1);
2504 kvm_rip_write(vcpu, vmx->rmode.irq.rip - 1);
2505 return;
2506 }
f08864b4
SY		 2507 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD,
2508 INTR_TYPE_NMI_INTR | INTR_INFO_VALID_MASK | NMI_VECTOR);
f08864b4
SY		 2509}
2510
c4282df9 2511static int vmx_nmi_allowed(struct kvm_vcpu *vcpu)
33f089ca 2512{
3b86cd99 2513 if (!cpu_has_virtual_nmis() && to_vmx(vcpu)->soft_vnmi_blocked)
c4282df9 2514 return 0;
33f089ca 2515
c4282df9
GN		 2516 return !(vmcs_read32(GUEST_INTERRUPTIBILITY_INFO) &
2517 (GUEST_INTR_STATE_STI | GUEST_INTR_STATE_MOV_SS |
2518 GUEST_INTR_STATE_NMI));
33f089ca
JK		 2519}
2520
78646121
GN		 2521static int vmx_interrupt_allowed(struct kvm_vcpu *vcpu)
2522{
c4282df9
GN		 2523 return (vmcs_readl(GUEST_RFLAGS) & X86_EFLAGS_IF) &&
2524 !(vmcs_read32(GUEST_INTERRUPTIBILITY_INFO) &
2525 (GUEST_INTR_STATE_STI | GUEST_INTR_STATE_MOV_SS));
78646121
GN		 2526}
2527
cbc94022
IE		 2528static int vmx_set_tss_addr(struct kvm *kvm, unsigned int addr)
2529{
2530 int ret;
2531 struct kvm_userspace_memory_region tss_mem = {
6fe63979 2532 .slot = TSS_PRIVATE_MEMSLOT,
cbc94022
IE		 2533 .guest_phys_addr = addr,
2534 .memory_size = PAGE_SIZE * 3,
2535 .flags = 0,
2536 };
2537
2538 ret = kvm_set_memory_region(kvm, &tss_mem, 0);
2539 if (ret)
2540 return ret;
bfc6d222 2541 kvm->arch.tss_addr = addr;
cbc94022
IE		 2542 return 0;
2543}
2544
6aa8b732
AK		 2545static int handle_rmode_exception(struct kvm_vcpu *vcpu,
2546 int vec, u32 err_code)
2547{
b3f37707
NK		 2548 /*
2549 * Instruction with address size override prefix opcode 0x67
2550 * Cause the #SS fault with 0 error code in VM86 mode.
2551 */
2552 if (((vec == GP_VECTOR) || (vec == SS_VECTOR)) && err_code == 0)
3427318f 2553 if (emulate_instruction(vcpu, NULL, 0, 0, 0) == EMULATE_DONE)
6aa8b732 2554 return 1;
77ab6db0
JK		 2555 /*
2556 * Forward all other exceptions that are valid in real mode.
2557 * FIXME: Breaks guest debugging in real mode, needs to be fixed with
2558 * the required debugging infrastructure rework.
2559 */
2560 switch (vec) {
77ab6db0 2561 case DB_VECTOR:
d0bfb940
JK		 2562 if (vcpu->guest_debug &
2563 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))
2564 return 0;
2565 kvm_queue_exception(vcpu, vec);
2566 return 1;
77ab6db0 2567 case BP_VECTOR:
d0bfb940
JK		 2568 if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP)
2569 return 0;
2570 /* fall through */
2571 case DE_VECTOR:
77ab6db0
JK		 2572 case OF_VECTOR:
2573 case BR_VECTOR:
2574 case UD_VECTOR:
2575 case DF_VECTOR:
2576 case SS_VECTOR:
2577 case GP_VECTOR:
2578 case MF_VECTOR:
2579 kvm_queue_exception(vcpu, vec);
2580 return 1;
2581 }
6aa8b732
AK		 2582 return 0;
2583}
2584
2585static int handle_exception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2586{
1155f76a 2587 struct vcpu_vmx *vmx = to_vmx(vcpu);
d0bfb940 2588 u32 intr_info, ex_no, error_code;
42dbaa5a 2589 unsigned long cr2, rip, dr6;
6aa8b732
AK		 2590 u32 vect_info;
2591 enum emulation_result er;
2592
1155f76a 2593 vect_info = vmx->idt_vectoring_info;
6aa8b732
AK		 2594 intr_info = vmcs_read32(VM_EXIT_INTR_INFO);
2595
2596 if ((vect_info & VECTORING_INFO_VALID_MASK) &&
d77c26fc 2597 !is_page_fault(intr_info))
6aa8b732 2598 printk(KERN_ERR "%s: unexpected, vectoring info 0x%x "
b8688d51 2599 "intr info 0x%x\n", __func__, vect_info, intr_info);
6aa8b732 2600
e4a41889 2601 if ((intr_info & INTR_INFO_INTR_TYPE_MASK) == INTR_TYPE_NMI_INTR)
1b6269db 2602 return 1; /* already handled by vmx_vcpu_run() */
2ab455cc
AL		 2603
2604 if (is_no_device(intr_info)) {
5fd86fcf 2605 vmx_fpu_activate(vcpu);
2ab455cc
AL		 2606 return 1;
2607 }
2608
7aa81cc0 2609 if (is_invalid_opcode(intr_info)) {
571008da 2610 er = emulate_instruction(vcpu, kvm_run, 0, 0, EMULTYPE_TRAP_UD);
7aa81cc0 2611 if (er != EMULATE_DONE)
7ee5d940 2612 kvm_queue_exception(vcpu, UD_VECTOR);
7aa81cc0
AL		 2613 return 1;
2614 }
2615
6aa8b732 2616 error_code = 0;
5fdbf976 2617 rip = kvm_rip_read(vcpu);
2e11384c 2618 if (intr_info & INTR_INFO_DELIVER_CODE_MASK)
6aa8b732
AK		 2619 error_code = vmcs_read32(VM_EXIT_INTR_ERROR_CODE);
2620 if (is_page_fault(intr_info)) {
1439442c 2621 /* EPT won't cause page fault directly */
089d034e 2622 if (enable_ept)
1439442c 2623 BUG();
6aa8b732 2624 cr2 = vmcs_readl(EXIT_QUALIFICATION);
2714d1d3
FEL		 2625 KVMTRACE_3D(PAGE_FAULT, vcpu, error_code, (u32)cr2,
2626 (u32)((u64)cr2 >> 32), handler);
3298b75c 2627 if (kvm_event_needs_reinjection(vcpu))
577bdc49 2628 kvm_mmu_unprotect_page_virt(vcpu, cr2);
3067714c 2629 return kvm_mmu_page_fault(vcpu, cr2, error_code);
6aa8b732
AK		 2630 }
2631
ad312c7c 2632 if (vcpu->arch.rmode.active &&
6aa8b732 2633 handle_rmode_exception(vcpu, intr_info & INTR_INFO_VECTOR_MASK,
72d6e5a0 2634 error_code)) {
ad312c7c
ZX		 2635 if (vcpu->arch.halt_request) {
2636 vcpu->arch.halt_request = 0;
72d6e5a0
AK		 2637 return kvm_emulate_halt(vcpu);
2638 }
6aa8b732 2639 return 1;
72d6e5a0 2640 }
6aa8b732 2641
d0bfb940 2642 ex_no = intr_info & INTR_INFO_VECTOR_MASK;
42dbaa5a
JK		 2643 switch (ex_no) {
2644 case DB_VECTOR:
2645 dr6 = vmcs_readl(EXIT_QUALIFICATION);
2646 if (!(vcpu->guest_debug &
2647 (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP))) {
2648 vcpu->arch.dr6 = dr6 | DR6_FIXED_1;
2649 kvm_queue_exception(vcpu, DB_VECTOR);
2650 return 1;
2651 }
2652 kvm_run->debug.arch.dr6 = dr6 | DR6_FIXED_1;
2653 kvm_run->debug.arch.dr7 = vmcs_readl(GUEST_DR7);
2654 /* fall through */
2655 case BP_VECTOR:
6aa8b732 2656 kvm_run->exit_reason = KVM_EXIT_DEBUG;
d0bfb940
JK		 2657 kvm_run->debug.arch.pc = vmcs_readl(GUEST_CS_BASE) + rip;
2658 kvm_run->debug.arch.exception = ex_no;
42dbaa5a
JK		 2659 break;
2660 default:
d0bfb940
JK		 2661 kvm_run->exit_reason = KVM_EXIT_EXCEPTION;
2662 kvm_run->ex.exception = ex_no;
2663 kvm_run->ex.error_code = error_code;
42dbaa5a 2664 break;
6aa8b732 2665 }
6aa8b732
AK		 2666 return 0;
2667}
2668
2669static int handle_external_interrupt(struct kvm_vcpu *vcpu,
2670 struct kvm_run *kvm_run)
2671{
1165f5fe 2672 ++vcpu->stat.irq_exits;
2714d1d3 2673 KVMTRACE_1D(INTR, vcpu, vmcs_read32(VM_EXIT_INTR_INFO), handler);
6aa8b732
AK		 2674 return 1;
2675}
2676
988ad74f
AK		 2677static int handle_triple_fault(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2678{
2679 kvm_run->exit_reason = KVM_EXIT_SHUTDOWN;
2680 return 0;
2681}
6aa8b732 2682
6aa8b732
AK		 2683static int handle_io(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2684{
bfdaab09 2685 unsigned long exit_qualification;
34c33d16 2686 int size, in, string;
039576c0 2687 unsigned port;
6aa8b732 2688
1165f5fe 2689 ++vcpu->stat.io_exits;
bfdaab09 2690 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
039576c0 2691 string = (exit_qualification & 16) != 0;
e70669ab
LV		 2692
2693 if (string) {
3427318f
LV		 2694 if (emulate_instruction(vcpu,
2695 kvm_run, 0, 0, 0) == EMULATE_DO_MMIO)
e70669ab
LV		 2696 return 0;
2697 return 1;
2698 }
2699
2700 size = (exit_qualification & 7) + 1;
2701 in = (exit_qualification & 8) != 0;
039576c0 2702 port = exit_qualification >> 16;
e70669ab 2703
e93f36bc 2704 skip_emulated_instruction(vcpu);
3090dd73 2705 return kvm_emulate_pio(vcpu, kvm_run, in, size, port);
6aa8b732
AK		 2706}
2707
102d8325
IM		 2708static void
2709vmx_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall)
2710{
2711 /*
2712 * Patch in the VMCALL instruction:
2713 */
2714 hypercall[0] = 0x0f;
2715 hypercall[1] = 0x01;
2716 hypercall[2] = 0xc1;
102d8325
IM		 2717}
2718
6aa8b732
AK		 2719static int handle_cr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2720{
bfdaab09 2721 unsigned long exit_qualification;
6aa8b732
AK		 2722 int cr;
2723 int reg;
2724
bfdaab09 2725 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
6aa8b732
AK		 2726 cr = exit_qualification & 15;
2727 reg = (exit_qualification >> 8) & 15;
2728 switch ((exit_qualification >> 4) & 3) {
2729 case 0: /* mov to cr */
5fdbf976
MT		 2730 KVMTRACE_3D(CR_WRITE, vcpu, (u32)cr,
2731 (u32)kvm_register_read(vcpu, reg),
2732 (u32)((u64)kvm_register_read(vcpu, reg) >> 32),
2733 handler);
6aa8b732
AK		 2734 switch (cr) {
2735 case 0:
5fdbf976 2736 kvm_set_cr0(vcpu, kvm_register_read(vcpu, reg));
6aa8b732
AK		 2737 skip_emulated_instruction(vcpu);
2738 return 1;
2739 case 3:
5fdbf976 2740 kvm_set_cr3(vcpu, kvm_register_read(vcpu, reg));
6aa8b732
AK		 2741 skip_emulated_instruction(vcpu);
2742 return 1;
2743 case 4:
5fdbf976 2744 kvm_set_cr4(vcpu, kvm_register_read(vcpu, reg));
6aa8b732
AK		 2745 skip_emulated_instruction(vcpu);
2746 return 1;
0a5fff19
GN		 2747 case 8: {
2748 u8 cr8_prev = kvm_get_cr8(vcpu);
2749 u8 cr8 = kvm_register_read(vcpu, reg);
2750 kvm_set_cr8(vcpu, cr8);
2751 skip_emulated_instruction(vcpu);
2752 if (irqchip_in_kernel(vcpu->kvm))
2753 return 1;
2754 if (cr8_prev <= cr8)
2755 return 1;
2756 kvm_run->exit_reason = KVM_EXIT_SET_TPR;
2757 return 0;
2758 }
6aa8b732
AK		 2759 };
2760 break;
25c4c276 2761 case 2: /* clts */
5fd86fcf 2762 vmx_fpu_deactivate(vcpu);
ad312c7c
ZX		 2763 vcpu->arch.cr0 &= ~X86_CR0_TS;
2764 vmcs_writel(CR0_READ_SHADOW, vcpu->arch.cr0);
5fd86fcf 2765 vmx_fpu_activate(vcpu);
2714d1d3 2766 KVMTRACE_0D(CLTS, vcpu, handler);
25c4c276
AL		 2767 skip_emulated_instruction(vcpu);
2768 return 1;
6aa8b732
AK		 2769 case 1: /*mov from cr*/
2770 switch (cr) {
2771 case 3:
5fdbf976 2772 kvm_register_write(vcpu, reg, vcpu->arch.cr3);
2714d1d3 2773 KVMTRACE_3D(CR_READ, vcpu, (u32)cr,
5fdbf976
MT		 2774 (u32)kvm_register_read(vcpu, reg),
2775 (u32)((u64)kvm_register_read(vcpu, reg) >> 32),
2714d1d3 2776 handler);
6aa8b732
AK		 2777 skip_emulated_instruction(vcpu);
2778 return 1;
2779 case 8:
5fdbf976 2780 kvm_register_write(vcpu, reg, kvm_get_cr8(vcpu));
2714d1d3 2781 KVMTRACE_2D(CR_READ, vcpu, (u32)cr,
5fdbf976 2782 (u32)kvm_register_read(vcpu, reg), handler);
6aa8b732
AK		 2783 skip_emulated_instruction(vcpu);
2784 return 1;
2785 }
2786 break;
2787 case 3: /* lmsw */
2d3ad1f4 2788 kvm_lmsw(vcpu, (exit_qualification >> LMSW_SOURCE_DATA_SHIFT) & 0x0f);
6aa8b732
AK		 2789
2790 skip_emulated_instruction(vcpu);
2791 return 1;
2792 default:
2793 break;
2794 }
2795 kvm_run->exit_reason = 0;
f0242478 2796 pr_unimpl(vcpu, "unhandled control register: op %d cr %d\n",
6aa8b732
AK		 2797 (int)(exit_qualification >> 4) & 3, cr);
2798 return 0;
2799}
2800
2801static int handle_dr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2802{
bfdaab09 2803 unsigned long exit_qualification;
6aa8b732
AK		 2804 unsigned long val;
2805 int dr, reg;
2806
42dbaa5a
JK		 2807 dr = vmcs_readl(GUEST_DR7);
2808 if (dr & DR7_GD) {
2809 /*
2810 * As the vm-exit takes precedence over the debug trap, we
2811 * need to emulate the latter, either for the host or the
2812 * guest debugging itself.
2813 */
2814 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
2815 kvm_run->debug.arch.dr6 = vcpu->arch.dr6;
2816 kvm_run->debug.arch.dr7 = dr;
2817 kvm_run->debug.arch.pc =
2818 vmcs_readl(GUEST_CS_BASE) +
2819 vmcs_readl(GUEST_RIP);
2820 kvm_run->debug.arch.exception = DB_VECTOR;
2821 kvm_run->exit_reason = KVM_EXIT_DEBUG;
2822 return 0;
2823 } else {
2824 vcpu->arch.dr7 &= ~DR7_GD;
2825 vcpu->arch.dr6 |= DR6_BD;
2826 vmcs_writel(GUEST_DR7, vcpu->arch.dr7);
2827 kvm_queue_exception(vcpu, DB_VECTOR);
2828 return 1;
2829 }
2830 }
2831
bfdaab09 2832 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
42dbaa5a
JK		 2833 dr = exit_qualification & DEBUG_REG_ACCESS_NUM;
2834 reg = DEBUG_REG_ACCESS_REG(exit_qualification);
2835 if (exit_qualification & TYPE_MOV_FROM_DR) {
6aa8b732 2836 switch (dr) {
42dbaa5a
JK		 2837 case 0 ... 3:
2838 val = vcpu->arch.db[dr];
2839 break;
6aa8b732 2840 case 6:
42dbaa5a 2841 val = vcpu->arch.dr6;
6aa8b732
AK		 2842 break;
2843 case 7:
42dbaa5a 2844 val = vcpu->arch.dr7;
6aa8b732
AK		 2845 break;
2846 default:
2847 val = 0;
2848 }
5fdbf976 2849 kvm_register_write(vcpu, reg, val);
2714d1d3 2850 KVMTRACE_2D(DR_READ, vcpu, (u32)dr, (u32)val, handler);
6aa8b732 2851 } else {
42dbaa5a
JK		 2852 val = vcpu->arch.regs[reg];
2853 switch (dr) {
2854 case 0 ... 3:
2855 vcpu->arch.db[dr] = val;
2856 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
2857 vcpu->arch.eff_db[dr] = val;
2858 break;
2859 case 4 ... 5:
2860 if (vcpu->arch.cr4 & X86_CR4_DE)
2861 kvm_queue_exception(vcpu, UD_VECTOR);
2862 break;
2863 case 6:
2864 if (val & 0xffffffff00000000ULL) {
2865 kvm_queue_exception(vcpu, GP_VECTOR);
2866 break;
2867 }
2868 vcpu->arch.dr6 = (val & DR6_VOLATILE) | DR6_FIXED_1;
2869 break;
2870 case 7:
2871 if (val & 0xffffffff00000000ULL) {
2872 kvm_queue_exception(vcpu, GP_VECTOR);
2873 break;
2874 }
2875 vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1;
2876 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
2877 vmcs_writel(GUEST_DR7, vcpu->arch.dr7);
2878 vcpu->arch.switch_db_regs =
2879 (val & DR7_BP_EN_MASK);
2880 }
2881 break;
2882 }
2883 KVMTRACE_2D(DR_WRITE, vcpu, (u32)dr, (u32)val, handler);
6aa8b732 2884 }
6aa8b732
AK		 2885 skip_emulated_instruction(vcpu);
2886 return 1;
2887}
2888
2889static int handle_cpuid(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2890{
06465c5a
AK		 2891 kvm_emulate_cpuid(vcpu);
2892 return 1;
6aa8b732
AK		 2893}
2894
2895static int handle_rdmsr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2896{
ad312c7c 2897 u32 ecx = vcpu->arch.regs[VCPU_REGS_RCX];
6aa8b732
AK		 2898 u64 data;
2899
2900 if (vmx_get_msr(vcpu, ecx, &data)) {
c1a5d4f9 2901 kvm_inject_gp(vcpu, 0);
6aa8b732
AK		 2902 return 1;
2903 }
2904
2714d1d3
FEL		 2905 KVMTRACE_3D(MSR_READ, vcpu, ecx, (u32)data, (u32)(data >> 32),
2906 handler);
2907
6aa8b732 2908 /* FIXME: handling of bits 32:63 of rax, rdx */
ad312c7c
ZX		 2909 vcpu->arch.regs[VCPU_REGS_RAX] = data & -1u;
2910 vcpu->arch.regs[VCPU_REGS_RDX] = (data >> 32) & -1u;
6aa8b732
AK		 2911 skip_emulated_instruction(vcpu);
2912 return 1;
2913}
2914
2915static int handle_wrmsr(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2916{
ad312c7c
ZX		 2917 u32 ecx = vcpu->arch.regs[VCPU_REGS_RCX];
2918 u64 data = (vcpu->arch.regs[VCPU_REGS_RAX] & -1u)
2919 | ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32);
6aa8b732 2920
2714d1d3
FEL		 2921 KVMTRACE_3D(MSR_WRITE, vcpu, ecx, (u32)data, (u32)(data >> 32),
2922 handler);
2923
6aa8b732 2924 if (vmx_set_msr(vcpu, ecx, data) != 0) {
c1a5d4f9 2925 kvm_inject_gp(vcpu, 0);
6aa8b732
AK		 2926 return 1;
2927 }
2928
2929 skip_emulated_instruction(vcpu);
2930 return 1;
2931}
2932
6e5d865c
YS		 2933static int handle_tpr_below_threshold(struct kvm_vcpu *vcpu,
2934 struct kvm_run *kvm_run)
2935{
2936 return 1;
2937}
2938
6aa8b732
AK		 2939static int handle_interrupt_window(struct kvm_vcpu *vcpu,
2940 struct kvm_run *kvm_run)
2941{
85f455f7
ED		 2942 u32 cpu_based_vm_exec_control;
2943
2944 /* clear pending irq */
2945 cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
2946 cpu_based_vm_exec_control &= ~CPU_BASED_VIRTUAL_INTR_PENDING;
2947 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
2714d1d3
FEL		 2948
2949 KVMTRACE_0D(PEND_INTR, vcpu, handler);
a26bf12a 2950 ++vcpu->stat.irq_window_exits;
2714d1d3 2951
c1150d8c
DL		 2952 /*
2953 * If the user space waits to inject interrupts, exit as soon as
2954 * possible
2955 */
8061823a
GN		 2956 if (!irqchip_in_kernel(vcpu->kvm) &&
2957 kvm_run->request_interrupt_window &&
2958 !kvm_cpu_has_interrupt(vcpu)) {
c1150d8c 2959 kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN;
c1150d8c
DL		 2960 return 0;
2961 }
6aa8b732
AK		 2962 return 1;
2963}
2964
2965static int handle_halt(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2966{
2967 skip_emulated_instruction(vcpu);
d3bef15f 2968 return kvm_emulate_halt(vcpu);
6aa8b732
AK		 2969}
2970
c21415e8
IM		 2971static int handle_vmcall(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2972{
510043da 2973 skip_emulated_instruction(vcpu);
7aa81cc0
AL		 2974 kvm_emulate_hypercall(vcpu);
2975 return 1;
c21415e8
IM		 2976}
2977
a7052897
MT		 2978static int handle_invlpg(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2979{
f9c617f6 2980 unsigned long exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
a7052897
MT		 2981
2982 kvm_mmu_invlpg(vcpu, exit_qualification);
2983 skip_emulated_instruction(vcpu);
2984 return 1;
2985}
2986
e5edaa01
ED		 2987static int handle_wbinvd(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2988{
2989 skip_emulated_instruction(vcpu);
2990 /* TODO: Add support for VT-d/pass-through device */
2991 return 1;
2992}
2993
f78e0e2e
SY		 2994static int handle_apic_access(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
2995{
f9c617f6 2996 unsigned long exit_qualification;
f78e0e2e
SY		 2997 enum emulation_result er;
2998 unsigned long offset;
2999
f9c617f6 3000 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
f78e0e2e
SY		 3001 offset = exit_qualification & 0xffful;
3002
3003 er = emulate_instruction(vcpu, kvm_run, 0, 0, 0);
3004
3005 if (er != EMULATE_DONE) {
3006 printk(KERN_ERR
3007 "Fail to handle apic access vmexit! Offset is 0x%lx\n",
3008 offset);
3009 return -ENOTSUPP;
3010 }
3011 return 1;
3012}
3013
37817f29
IE		 3014static int handle_task_switch(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
3015{
60637aac 3016 struct vcpu_vmx *vmx = to_vmx(vcpu);
37817f29
IE		 3017 unsigned long exit_qualification;
3018 u16 tss_selector;
64a7ec06
GN		 3019 int reason, type, idt_v;
3020
3021 idt_v = (vmx->idt_vectoring_info & VECTORING_INFO_VALID_MASK);
3022 type = (vmx->idt_vectoring_info & VECTORING_INFO_TYPE_MASK);
37817f29
IE		 3023
3024 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
3025
3026 reason = (u32)exit_qualification >> 30;
64a7ec06
GN		 3027 if (reason == TASK_SWITCH_GATE && idt_v) {
3028 switch (type) {
3029 case INTR_TYPE_NMI_INTR:
3030 vcpu->arch.nmi_injected = false;
3031 if (cpu_has_virtual_nmis())
3032 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO,
3033 GUEST_INTR_STATE_NMI);
3034 break;
3035 case INTR_TYPE_EXT_INTR:
66fd3f7f 3036 case INTR_TYPE_SOFT_INTR:
64a7ec06
GN		 3037 kvm_clear_interrupt_queue(vcpu);
3038 break;
3039 case INTR_TYPE_HARD_EXCEPTION:
3040 case INTR_TYPE_SOFT_EXCEPTION:
3041 kvm_clear_exception_queue(vcpu);
3042 break;
3043 default:
3044 break;
3045 }
60637aac 3046 }
37817f29
IE		 3047 tss_selector = exit_qualification;
3048
64a7ec06
GN		 3049 if (!idt_v || (type != INTR_TYPE_HARD_EXCEPTION &&
3050 type != INTR_TYPE_EXT_INTR &&
3051 type != INTR_TYPE_NMI_INTR))
3052 skip_emulated_instruction(vcpu);
3053
42dbaa5a
JK		 3054 if (!kvm_task_switch(vcpu, tss_selector, reason))
3055 return 0;
3056
3057 /* clear all local breakpoint enable flags */
3058 vmcs_writel(GUEST_DR7, vmcs_readl(GUEST_DR7) & ~55);
3059
3060 /*
3061 * TODO: What about debug traps on tss switch?
3062 * Are we supposed to inject them and update dr6?
3063 */
3064
3065 return 1;
37817f29
IE		 3066}
3067
1439442c
SY		 3068static int handle_ept_violation(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
3069{
f9c617f6 3070 unsigned long exit_qualification;
1439442c 3071 gpa_t gpa;
1439442c 3072 int gla_validity;
1439442c 3073
f9c617f6 3074 exit_qualification = vmcs_readl(EXIT_QUALIFICATION);
1439442c
SY		 3075
3076 if (exit_qualification & (1 << 6)) {
3077 printk(KERN_ERR "EPT: GPA exceeds GAW!\n");
3078 return -ENOTSUPP;
3079 }
3080
3081 gla_validity = (exit_qualification >> 7) & 0x3;
3082 if (gla_validity != 0x3 && gla_validity != 0x1 && gla_validity != 0) {
3083 printk(KERN_ERR "EPT: Handling EPT violation failed!\n");
3084 printk(KERN_ERR "EPT: GPA: 0x%lx, GVA: 0x%lx\n",
3085 (long unsigned int)vmcs_read64(GUEST_PHYSICAL_ADDRESS),
f9c617f6 3086 vmcs_readl(GUEST_LINEAR_ADDRESS));
1439442c
SY		 3087 printk(KERN_ERR "EPT: Exit qualification is 0x%lx\n",
3088 (long unsigned int)exit_qualification);
3089 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
3090 kvm_run->hw.hardware_exit_reason = 0;
3091 return -ENOTSUPP;
3092 }
3093
3094 gpa = vmcs_read64(GUEST_PHYSICAL_ADDRESS);
49cd7d22 3095 return kvm_mmu_page_fault(vcpu, gpa & PAGE_MASK, 0);
1439442c
SY		 3096}
3097
f08864b4
SY		 3098static int handle_nmi_window(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
3099{
3100 u32 cpu_based_vm_exec_control;
3101
3102 /* clear pending NMI */
3103 cpu_based_vm_exec_control = vmcs_read32(CPU_BASED_VM_EXEC_CONTROL);
3104 cpu_based_vm_exec_control &= ~CPU_BASED_VIRTUAL_NMI_PENDING;
3105 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL, cpu_based_vm_exec_control);
3106 ++vcpu->stat.nmi_window_exits;
3107
3108 return 1;
3109}
3110
ea953ef0
MG		 3111static void handle_invalid_guest_state(struct kvm_vcpu *vcpu,
3112 struct kvm_run *kvm_run)
3113{
8b3079a5
AK		 3114 struct vcpu_vmx *vmx = to_vmx(vcpu);
3115 enum emulation_result err = EMULATE_DONE;
ea953ef0
MG		 3116
3117 preempt_enable();
3118 local_irq_enable();
3119
3120 while (!guest_state_valid(vcpu)) {
3121 err = emulate_instruction(vcpu, kvm_run, 0, 0, 0);
3122
1d5a4d9b
GT		 3123 if (err == EMULATE_DO_MMIO)
3124 break;
3125
3126 if (err != EMULATE_DONE) {
3127 kvm_report_emulation_failure(vcpu, "emulation failure");
3128 return;
ea953ef0
MG		 3129 }
3130
3131 if (signal_pending(current))
3132 break;
3133 if (need_resched())
3134 schedule();
3135 }
3136
3137 local_irq_disable();
3138 preempt_disable();
8b3079a5
AK		 3139
3140 vmx->invalid_state_emulation_result = err;
ea953ef0
MG		 3141}
3142
6aa8b732
AK		 3143/*
3144 * The exit handlers return 1 if the exit was handled fully and guest execution
3145 * may resume. Otherwise they set the kvm_run parameter to indicate what needs
3146 * to be done to userspace and return 0.
3147 */
3148static int (*kvm_vmx_exit_handlers[])(struct kvm_vcpu *vcpu,
3149 struct kvm_run *kvm_run) = {
3150 [EXIT_REASON_EXCEPTION_NMI] = handle_exception,
3151 [EXIT_REASON_EXTERNAL_INTERRUPT] = handle_external_interrupt,
988ad74f 3152 [EXIT_REASON_TRIPLE_FAULT] = handle_triple_fault,
f08864b4 3153 [EXIT_REASON_NMI_WINDOW] = handle_nmi_window,
6aa8b732 3154 [EXIT_REASON_IO_INSTRUCTION] = handle_io,
6aa8b732
AK		 3155 [EXIT_REASON_CR_ACCESS] = handle_cr,
3156 [EXIT_REASON_DR_ACCESS] = handle_dr,
3157 [EXIT_REASON_CPUID] = handle_cpuid,
3158 [EXIT_REASON_MSR_READ] = handle_rdmsr,
3159 [EXIT_REASON_MSR_WRITE] = handle_wrmsr,
3160 [EXIT_REASON_PENDING_INTERRUPT] = handle_interrupt_window,
3161 [EXIT_REASON_HLT] = handle_halt,
a7052897 3162 [EXIT_REASON_INVLPG] = handle_invlpg,
c21415e8 3163 [EXIT_REASON_VMCALL] = handle_vmcall,
f78e0e2e
SY		 3164 [EXIT_REASON_TPR_BELOW_THRESHOLD] = handle_tpr_below_threshold,
3165 [EXIT_REASON_APIC_ACCESS] = handle_apic_access,
e5edaa01 3166 [EXIT_REASON_WBINVD] = handle_wbinvd,
37817f29 3167 [EXIT_REASON_TASK_SWITCH] = handle_task_switch,
1439442c 3168 [EXIT_REASON_EPT_VIOLATION] = handle_ept_violation,
6aa8b732
AK		 3169};
3170
3171static const int kvm_vmx_max_exit_handlers =
50a3485c 3172 ARRAY_SIZE(kvm_vmx_exit_handlers);
6aa8b732
AK		 3173
3174/*
3175 * The guest has exited. See if we can fix it or if we need userspace
3176 * assistance.
3177 */
6062d012 3178static int vmx_handle_exit(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu)
6aa8b732 3179{
6aa8b732 3180 u32 exit_reason = vmcs_read32(VM_EXIT_REASON);
29bd8a78 3181 struct vcpu_vmx *vmx = to_vmx(vcpu);
1155f76a 3182 u32 vectoring_info = vmx->idt_vectoring_info;
29bd8a78 3183
5fdbf976
MT		 3184 KVMTRACE_3D(VMEXIT, vcpu, exit_reason, (u32)kvm_rip_read(vcpu),
3185 (u32)((u64)kvm_rip_read(vcpu) >> 32), entryexit);
2714d1d3 3186
1d5a4d9b
GT		 3187 /* If we need to emulate an MMIO from handle_invalid_guest_state
3188 * we just return 0 */
10f32d84
AK		 3189 if (vmx->emulation_required && emulate_invalid_guest_state) {
3190 if (guest_state_valid(vcpu))
3191 vmx->emulation_required = 0;
8b3079a5 3192 return vmx->invalid_state_emulation_result != EMULATE_DO_MMIO;
10f32d84 3193 }
1d5a4d9b 3194
1439442c
SY		 3195 /* Access CR3 don't cause VMExit in paging mode, so we need
3196 * to sync with guest real CR3. */
089d034e 3197 if (enable_ept && is_paging(vcpu)) {
1439442c
SY		 3198 vcpu->arch.cr3 = vmcs_readl(GUEST_CR3);
3199 ept_load_pdptrs(vcpu);
3200 }
3201
29bd8a78
AK		 3202 if (unlikely(vmx->fail)) {
3203 kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY;
3204 kvm_run->fail_entry.hardware_entry_failure_reason
3205 = vmcs_read32(VM_INSTRUCTION_ERROR);
3206 return 0;
3207 }
6aa8b732 3208
d77c26fc 3209 if ((vectoring_info & VECTORING_INFO_VALID_MASK) &&
1439442c 3210 (exit_reason != EXIT_REASON_EXCEPTION_NMI &&
60637aac
JK		 3211 exit_reason != EXIT_REASON_EPT_VIOLATION &&
3212 exit_reason != EXIT_REASON_TASK_SWITCH))
3213 printk(KERN_WARNING "%s: unexpected, valid vectoring info "
3214 "(0x%x) and exit reason is 0x%x\n",
3215 __func__, vectoring_info, exit_reason);
3b86cd99
JK		 3216
3217 if (unlikely(!cpu_has_virtual_nmis() && vmx->soft_vnmi_blocked)) {
c4282df9 3218 if (vmx_interrupt_allowed(vcpu)) {
3b86cd99 3219 vmx->soft_vnmi_blocked = 0;
3b86cd99 3220 } else if (vmx->vnmi_blocked_time > 1000000000LL &&
4531220b 3221 vcpu->arch.nmi_pending) {
3b86cd99
JK		 3222 /*
3223 * This CPU don't support us in finding the end of an
3224 * NMI-blocked window if the guest runs with IRQs
3225 * disabled. So we pull the trigger after 1 s of
3226 * futile waiting, but inform the user about this.
3227 */
3228 printk(KERN_WARNING "%s: Breaking out of NMI-blocked "
3229 "state on VCPU %d after 1 s timeout\n",
3230 __func__, vcpu->vcpu_id);
3231 vmx->soft_vnmi_blocked = 0;
3b86cd99 3232 }
3b86cd99
JK		 3233 }
3234
6aa8b732
AK		 3235 if (exit_reason < kvm_vmx_max_exit_handlers
3236 && kvm_vmx_exit_handlers[exit_reason])
3237 return kvm_vmx_exit_handlers[exit_reason](vcpu, kvm_run);
3238 else {
3239 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
3240 kvm_run->hw.hardware_exit_reason = exit_reason;
3241 }
3242 return 0;
3243}
3244
95ba8273 3245static void update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr)
6e5d865c 3246{
95ba8273 3247 if (irr == -1 || tpr < irr) {
6e5d865c
YS		 3248 vmcs_write32(TPR_THRESHOLD, 0);
3249 return;
3250 }
3251
95ba8273 3252 vmcs_write32(TPR_THRESHOLD, irr);
6e5d865c
YS		 3253}
3254
cf393f75
AK		 3255static void vmx_complete_interrupts(struct vcpu_vmx *vmx)
3256{
3257 u32 exit_intr_info;
7b4a25cb 3258 u32 idt_vectoring_info = vmx->idt_vectoring_info;
cf393f75
AK		 3259 bool unblock_nmi;
3260 u8 vector;
668f612f
AK		 3261 int type;
3262 bool idtv_info_valid;
cf393f75 3263
7b4a25cb 3264 idtv_info_valid = idt_vectoring_info & VECTORING_INFO_VALID_MASK;
cf393f75
AK		 3265 exit_intr_info = vmcs_read32(VM_EXIT_INTR_INFO);
3266 if (cpu_has_virtual_nmis()) {
3267 unblock_nmi = (exit_intr_info & INTR_INFO_UNBLOCK_NMI) != 0;
3268 vector = exit_intr_info & INTR_INFO_VECTOR_MASK;
3269 /*
7b4a25cb 3270 * SDM 3: 27.7.1.2 (September 2008)
cf393f75
AK		 3271 * Re-set bit "block by NMI" before VM entry if vmexit caused by
3272 * a guest IRET fault.
7b4a25cb
GN		 3273 * SDM 3: 23.2.2 (September 2008)
3274 * Bit 12 is undefined in any of the following cases:
3275 * If the VM exit sets the valid bit in the IDT-vectoring
3276 * information field.
3277 * If the VM exit is due to a double fault.
cf393f75 3278 */
7b4a25cb
GN		 3279 if ((exit_intr_info & INTR_INFO_VALID_MASK) && unblock_nmi &&
3280 vector != DF_VECTOR && !idtv_info_valid)
cf393f75
AK		 3281 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO,
3282 GUEST_INTR_STATE_NMI);
3b86cd99
JK		 3283 } else if (unlikely(vmx->soft_vnmi_blocked))
3284 vmx->vnmi_blocked_time +=
3285 ktime_to_ns(ktime_sub(ktime_get(), vmx->entry_time));
668f612f 3286
37b96e98
GN		 3287 vmx->vcpu.arch.nmi_injected = false;
3288 kvm_clear_exception_queue(&vmx->vcpu);
3289 kvm_clear_interrupt_queue(&vmx->vcpu);
3290
3291 if (!idtv_info_valid)
3292 return;
3293
668f612f
AK		 3294 vector = idt_vectoring_info & VECTORING_INFO_VECTOR_MASK;
3295 type = idt_vectoring_info & VECTORING_INFO_TYPE_MASK;
37b96e98 3296
64a7ec06 3297 switch (type) {
37b96e98
GN		 3298 case INTR_TYPE_NMI_INTR:
3299 vmx->vcpu.arch.nmi_injected = true;
668f612f 3300 /*
7b4a25cb 3301 * SDM 3: 27.7.1.2 (September 2008)
37b96e98
GN		 3302 * Clear bit "block by NMI" before VM entry if a NMI
3303 * delivery faulted.
668f612f 3304 */
37b96e98
GN		 3305 vmcs_clear_bits(GUEST_INTERRUPTIBILITY_INFO,
3306 GUEST_INTR_STATE_NMI);
3307 break;
37b96e98 3308 case INTR_TYPE_SOFT_EXCEPTION:
66fd3f7f
GN		 3309 vmx->vcpu.arch.event_exit_inst_len =
3310 vmcs_read32(VM_EXIT_INSTRUCTION_LEN);
3311 /* fall through */
3312 case INTR_TYPE_HARD_EXCEPTION:
35920a35 3313 if (idt_vectoring_info & VECTORING_INFO_DELIVER_CODE_MASK) {
37b96e98
GN		 3314 u32 err = vmcs_read32(IDT_VECTORING_ERROR_CODE);
3315 kvm_queue_exception_e(&vmx->vcpu, vector, err);
35920a35
AK		 3316 } else
3317 kvm_queue_exception(&vmx->vcpu, vector);
37b96e98 3318 break;
66fd3f7f
GN		 3319 case INTR_TYPE_SOFT_INTR:
3320 vmx->vcpu.arch.event_exit_inst_len =
3321 vmcs_read32(VM_EXIT_INSTRUCTION_LEN);
3322 /* fall through */
37b96e98 3323 case INTR_TYPE_EXT_INTR:
66fd3f7f
GN		 3324 kvm_queue_interrupt(&vmx->vcpu, vector,
3325 type == INTR_TYPE_SOFT_INTR);
37b96e98
GN		 3326 break;
3327 default:
3328 break;
f7d9238f 3329 }
cf393f75
AK		 3330}
3331
9c8cba37
AK		 3332/*
3333 * Failure to inject an interrupt should give us the information
3334 * in IDT_VECTORING_INFO_FIELD. However, if the failure occurs
3335 * when fetching the interrupt redirection bitmap in the real-mode
3336 * tss, this doesn't happen. So we do it ourselves.
3337 */
3338static void fixup_rmode_irq(struct vcpu_vmx *vmx)
3339{
3340 vmx->rmode.irq.pending = 0;
5fdbf976 3341 if (kvm_rip_read(&vmx->vcpu) + 1 != vmx->rmode.irq.rip)
9c8cba37 3342 return;
5fdbf976 3343 kvm_rip_write(&vmx->vcpu, vmx->rmode.irq.rip);
9c8cba37
AK		 3344 if (vmx->idt_vectoring_info & VECTORING_INFO_VALID_MASK) {
3345 vmx->idt_vectoring_info &= ~VECTORING_INFO_TYPE_MASK;
3346 vmx->idt_vectoring_info |= INTR_TYPE_EXT_INTR;
3347 return;
3348 }
3349 vmx->idt_vectoring_info =
3350 VECTORING_INFO_VALID_MASK
3351 | INTR_TYPE_EXT_INTR
3352 | vmx->rmode.irq.vector;
3353}
3354
c801949d
AK		 3355#ifdef CONFIG_X86_64
3356#define R "r"
3357#define Q "q"
3358#else
3359#define R "e"
3360#define Q "l"
3361#endif
3362
04d2cc77 3363static void vmx_vcpu_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
6aa8b732 3364{
a2fa3e9f 3365 struct vcpu_vmx *vmx = to_vmx(vcpu);
1b6269db 3366 u32 intr_info;
e6adf283 3367
3b86cd99
JK		 3368 /* Record the guest's net vcpu time for enforced NMI injections. */
3369 if (unlikely(!cpu_has_virtual_nmis() && vmx->soft_vnmi_blocked))
3370 vmx->entry_time = ktime_get();
3371
a89a8fb9
MG		 3372 /* Handle invalid guest state instead of entering VMX */
3373 if (vmx->emulation_required && emulate_invalid_guest_state) {
3374 handle_invalid_guest_state(vcpu, kvm_run);
3375 return;
3376 }
3377
5fdbf976
MT		 3378 if (test_bit(VCPU_REGS_RSP, (unsigned long *)&vcpu->arch.regs_dirty))
3379 vmcs_writel(GUEST_RSP, vcpu->arch.regs[VCPU_REGS_RSP]);
3380 if (test_bit(VCPU_REGS_RIP, (unsigned long *)&vcpu->arch.regs_dirty))
3381 vmcs_writel(GUEST_RIP, vcpu->arch.regs[VCPU_REGS_RIP]);
3382
e6adf283
AK		 3383 /*
3384 * Loading guest fpu may have cleared host cr0.ts
3385 */
3386 vmcs_writel(HOST_CR0, read_cr0());
3387
42dbaa5a
JK		 3388 set_debugreg(vcpu->arch.dr6, 6);
3389
d77c26fc 3390 asm(
6aa8b732 3391 /* Store host registers */
c801949d
AK		 3392 "push %%"R"dx; push %%"R"bp;"
3393 "push %%"R"cx \n\t"
313dbd49
AK		 3394 "cmp %%"R"sp, %c[host_rsp](%0) \n\t"
3395 "je 1f \n\t"
3396 "mov %%"R"sp, %c[host_rsp](%0) \n\t"
4ecac3fd 3397 __ex(ASM_VMX_VMWRITE_RSP_RDX) "\n\t"
313dbd49 3398 "1: \n\t"
6aa8b732 3399 /* Check if vmlaunch of vmresume is needed */
e08aa78a 3400 "cmpl $0, %c[launched](%0) \n\t"
6aa8b732 3401 /* Load guest registers. Don't clobber flags. */
c801949d
AK		 3402 "mov %c[cr2](%0), %%"R"ax \n\t"
3403 "mov %%"R"ax, %%cr2 \n\t"
3404 "mov %c[rax](%0), %%"R"ax \n\t"
3405 "mov %c[rbx](%0), %%"R"bx \n\t"
3406 "mov %c[rdx](%0), %%"R"dx \n\t"
3407 "mov %c[rsi](%0), %%"R"si \n\t"
3408 "mov %c[rdi](%0), %%"R"di \n\t"
3409 "mov %c[rbp](%0), %%"R"bp \n\t"
05b3e0c2 3410#ifdef CONFIG_X86_64
e08aa78a
AK		 3411 "mov %c[r8](%0), %%r8 \n\t"
3412 "mov %c[r9](%0), %%r9 \n\t"
3413 "mov %c[r10](%0), %%r10 \n\t"
3414 "mov %c[r11](%0), %%r11 \n\t"
3415 "mov %c[r12](%0), %%r12 \n\t"
3416 "mov %c[r13](%0), %%r13 \n\t"
3417 "mov %c[r14](%0), %%r14 \n\t"
3418 "mov %c[r15](%0), %%r15 \n\t"
6aa8b732 3419#endif
c801949d
AK		 3420 "mov %c[rcx](%0), %%"R"cx \n\t" /* kills %0 (ecx) */
3421
6aa8b732 3422 /* Enter guest mode */
cd2276a7 3423 "jne .Llaunched \n\t"
4ecac3fd 3424 __ex(ASM_VMX_VMLAUNCH) "\n\t"
cd2276a7 3425 "jmp .Lkvm_vmx_return \n\t"
4ecac3fd 3426 ".Llaunched: " __ex(ASM_VMX_VMRESUME) "\n\t"
cd2276a7 3427 ".Lkvm_vmx_return: "
6aa8b732 3428 /* Save guest registers, load host registers, keep flags */
c801949d
AK		 3429 "xchg %0, (%%"R"sp) \n\t"
3430 "mov %%"R"ax, %c[rax](%0) \n\t"
3431 "mov %%"R"bx, %c[rbx](%0) \n\t"
3432 "push"Q" (%%"R"sp); pop"Q" %c[rcx](%0) \n\t"
3433 "mov %%"R"dx, %c[rdx](%0) \n\t"
3434 "mov %%"R"si, %c[rsi](%0) \n\t"
3435 "mov %%"R"di, %c[rdi](%0) \n\t"
3436 "mov %%"R"bp, %c[rbp](%0) \n\t"
05b3e0c2 3437#ifdef CONFIG_X86_64
e08aa78a
AK		 3438 "mov %%r8, %c[r8](%0) \n\t"
3439 "mov %%r9, %c[r9](%0) \n\t"
3440 "mov %%r10, %c[r10](%0) \n\t"
3441 "mov %%r11, %c[r11](%0) \n\t"
3442 "mov %%r12, %c[r12](%0) \n\t"
3443 "mov %%r13, %c[r13](%0) \n\t"
3444 "mov %%r14, %c[r14](%0) \n\t"
3445 "mov %%r15, %c[r15](%0) \n\t"
6aa8b732 3446#endif
c801949d
AK		 3447 "mov %%cr2, %%"R"ax \n\t"
3448 "mov %%"R"ax, %c[cr2](%0) \n\t"
3449
3450 "pop %%"R"bp; pop %%"R"bp; pop %%"R"dx \n\t"
e08aa78a
AK		 3451 "setbe %c[fail](%0) \n\t"
3452 : : "c"(vmx), "d"((unsigned long)HOST_RSP),
3453 [launched]"i"(offsetof(struct vcpu_vmx, launched)),
3454 [fail]"i"(offsetof(struct vcpu_vmx, fail)),
313dbd49 3455 [host_rsp]"i"(offsetof(struct vcpu_vmx, host_rsp)),
ad312c7c
ZX		 3456 [rax]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RAX])),
3457 [rbx]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RBX])),
3458 [rcx]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RCX])),
3459 [rdx]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RDX])),
3460 [rsi]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RSI])),
3461 [rdi]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RDI])),
3462 [rbp]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_RBP])),
05b3e0c2 3463#ifdef CONFIG_X86_64
ad312c7c
ZX		 3464 [r8]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R8])),
3465 [r9]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R9])),
3466 [r10]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R10])),
3467 [r11]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R11])),
3468 [r12]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R12])),
3469 [r13]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R13])),
3470 [r14]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R14])),
3471 [r15]"i"(offsetof(struct vcpu_vmx, vcpu.arch.regs[VCPU_REGS_R15])),
6aa8b732 3472#endif
ad312c7c 3473 [cr2]"i"(offsetof(struct vcpu_vmx, vcpu.arch.cr2))
c2036300 3474 : "cc", "memory"
c801949d 3475 , R"bx", R"di", R"si"
c2036300 3476#ifdef CONFIG_X86_64
c2036300
LV		 3477 , "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
3478#endif
3479 );
6aa8b732 3480
5fdbf976
MT		 3481 vcpu->arch.regs_avail = ~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP));
3482 vcpu->arch.regs_dirty = 0;
3483
42dbaa5a
JK		 3484 get_debugreg(vcpu->arch.dr6, 6);
3485
1155f76a 3486 vmx->idt_vectoring_info = vmcs_read32(IDT_VECTORING_INFO_FIELD);
9c8cba37
AK		 3487 if (vmx->rmode.irq.pending)
3488 fixup_rmode_irq(vmx);
1155f76a 3489
d77c26fc 3490 asm("mov %0, %%ds; mov %0, %%es" : : "r"(__USER_DS));
15ad7146 3491 vmx->launched = 1;
1b6269db
AK		 3492
3493 intr_info = vmcs_read32(VM_EXIT_INTR_INFO);
3494
3495 /* We need to handle NMIs before interrupts are enabled */
e4a41889 3496 if ((intr_info & INTR_INFO_INTR_TYPE_MASK) == INTR_TYPE_NMI_INTR &&
f08864b4 3497 (intr_info & INTR_INFO_VALID_MASK)) {
2714d1d3 3498 KVMTRACE_0D(NMI, vcpu, handler);
1b6269db 3499 asm("int $2");
2714d1d3 3500 }
cf393f75
AK		 3501
3502 vmx_complete_interrupts(vmx);
6aa8b732
AK		 3503}
3504
c801949d
AK		 3505#undef R
3506#undef Q
3507
6aa8b732
AK		 3508static void vmx_free_vmcs(struct kvm_vcpu *vcpu)
3509{
a2fa3e9f
GH		 3510 struct vcpu_vmx *vmx = to_vmx(vcpu);
3511
3512 if (vmx->vmcs) {
543e4243 3513 vcpu_clear(vmx);
a2fa3e9f
GH		 3514 free_vmcs(vmx->vmcs);
3515 vmx->vmcs = NULL;
6aa8b732
AK		 3516 }
3517}
3518
3519static void vmx_free_vcpu(struct kvm_vcpu *vcpu)
3520{
fb3f0f51
RR		 3521 struct vcpu_vmx *vmx = to_vmx(vcpu);
3522
2384d2b3
SY		 3523 spin_lock(&vmx_vpid_lock);
3524 if (vmx->vpid != 0)
3525 __clear_bit(vmx->vpid, vmx_vpid_bitmap);
3526 spin_unlock(&vmx_vpid_lock);
6aa8b732 3527 vmx_free_vmcs(vcpu);
fb3f0f51
RR		 3528 kfree(vmx->host_msrs);
3529 kfree(vmx->guest_msrs);
3530 kvm_vcpu_uninit(vcpu);
a4770347 3531 kmem_cache_free(kvm_vcpu_cache, vmx);
6aa8b732
AK		 3532}
3533
fb3f0f51 3534static struct kvm_vcpu *vmx_create_vcpu(struct kvm *kvm, unsigned int id)
6aa8b732 3535{
fb3f0f51 3536 int err;
c16f862d 3537 struct vcpu_vmx *vmx = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL);
15ad7146 3538 int cpu;
6aa8b732 3539
a2fa3e9f 3540 if (!vmx)
fb3f0f51
RR		 3541 return ERR_PTR(-ENOMEM);
3542
2384d2b3
SY		 3543 allocate_vpid(vmx);
3544
fb3f0f51
RR		 3545 err = kvm_vcpu_init(&vmx->vcpu, kvm, id);
3546 if (err)
3547 goto free_vcpu;
965b58a5 3548
a2fa3e9f 3549 vmx->guest_msrs = kmalloc(PAGE_SIZE, GFP_KERNEL);
fb3f0f51
RR		 3550 if (!vmx->guest_msrs) {
3551 err = -ENOMEM;
3552 goto uninit_vcpu;
3553 }
965b58a5 3554
a2fa3e9f
GH		 3555 vmx->host_msrs = kmalloc(PAGE_SIZE, GFP_KERNEL);
3556 if (!vmx->host_msrs)
fb3f0f51 3557 goto free_guest_msrs;
965b58a5 3558
a2fa3e9f
GH		 3559 vmx->vmcs = alloc_vmcs();
3560 if (!vmx->vmcs)
fb3f0f51 3561 goto free_msrs;
a2fa3e9f
GH		 3562
3563 vmcs_clear(vmx->vmcs);
3564
15ad7146
AK		 3565 cpu = get_cpu();
3566 vmx_vcpu_load(&vmx->vcpu, cpu);
8b9cf98c 3567 err = vmx_vcpu_setup(vmx);
fb3f0f51 3568 vmx_vcpu_put(&vmx->vcpu);
15ad7146 3569 put_cpu();
fb3f0f51
RR		 3570 if (err)
3571 goto free_vmcs;
5e4a0b3c
MT		 3572 if (vm_need_virtualize_apic_accesses(kvm))
3573 if (alloc_apic_access_page(kvm) != 0)
3574 goto free_vmcs;
fb3f0f51 3575
089d034e 3576 if (enable_ept)
b7ebfb05
SY		 3577 if (alloc_identity_pagetable(kvm) != 0)
3578 goto free_vmcs;
3579
fb3f0f51
RR		 3580 return &vmx->vcpu;
3581
3582free_vmcs:
3583 free_vmcs(vmx->vmcs);
3584free_msrs:
3585 kfree(vmx->host_msrs);
3586free_guest_msrs:
3587 kfree(vmx->guest_msrs);
3588uninit_vcpu:
3589 kvm_vcpu_uninit(&vmx->vcpu);
3590free_vcpu:
a4770347 3591 kmem_cache_free(kvm_vcpu_cache, vmx);
fb3f0f51 3592 return ERR_PTR(err);
6aa8b732
AK		 3593}
3594
002c7f7c
YS		 3595static void __init vmx_check_processor_compat(void *rtn)
3596{
3597 struct vmcs_config vmcs_conf;
3598
3599 *(int *)rtn = 0;
3600 if (setup_vmcs_config(&vmcs_conf) < 0)
3601 *(int *)rtn = -EIO;
3602 if (memcmp(&vmcs_config, &vmcs_conf, sizeof(struct vmcs_config)) != 0) {
3603 printk(KERN_ERR "kvm: CPU %d feature inconsistency!\n",
3604 smp_processor_id());
3605 *(int *)rtn = -EIO;
3606 }
3607}
3608
67253af5
SY		 3609static int get_ept_level(void)
3610{
3611 return VMX_EPT_DEFAULT_GAW + 1;
3612}
3613
4b12f0de 3614static u64 vmx_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio)
64d4d521 3615{
4b12f0de
SY		 3616 u64 ret;
3617
522c68c4
SY		 3618 /* For VT-d and EPT combination
3619 * 1. MMIO: always map as UC
3620 * 2. EPT with VT-d:
3621 * a. VT-d without snooping control feature: can't guarantee the
3622 * result, try to trust guest.
3623 * b. VT-d with snooping control feature: snooping control feature of
3624 * VT-d engine can guarantee the cache correctness. Just set it
3625 * to WB to keep consistent with host. So the same as item 3.
3626 * 3. EPT without VT-d: always map as WB and set IGMT=1 to keep
3627 * consistent with host MTRR
3628 */
4b12f0de
SY		 3629 if (is_mmio)
3630 ret = MTRR_TYPE_UNCACHABLE << VMX_EPT_MT_EPTE_SHIFT;
522c68c4
SY		 3631 else if (vcpu->kvm->arch.iommu_domain &&
3632 !(vcpu->kvm->arch.iommu_flags & KVM_IOMMU_CACHE_COHERENCY))
3633 ret = kvm_get_guest_memory_type(vcpu, gfn) <<
3634 VMX_EPT_MT_EPTE_SHIFT;
4b12f0de 3635 else
522c68c4
SY		 3636 ret = (MTRR_TYPE_WRBACK << VMX_EPT_MT_EPTE_SHIFT)
3637 | VMX_EPT_IGMT_BIT;
4b12f0de
SY		 3638
3639 return ret;
64d4d521
SY		 3640}
3641
cbdd1bea 3642static struct kvm_x86_ops vmx_x86_ops = {
6aa8b732
AK		 3643 .cpu_has_kvm_support = cpu_has_kvm_support,
3644 .disabled_by_bios = vmx_disabled_by_bios,
3645 .hardware_setup = hardware_setup,
3646 .hardware_unsetup = hardware_unsetup,
002c7f7c 3647 .check_processor_compatibility = vmx_check_processor_compat,
6aa8b732
AK		 3648 .hardware_enable = hardware_enable,
3649 .hardware_disable = hardware_disable,
04547156 3650 .cpu_has_accelerated_tpr = report_flexpriority,
6aa8b732
AK		 3651
3652 .vcpu_create = vmx_create_vcpu,
3653 .vcpu_free = vmx_free_vcpu,
04d2cc77 3654 .vcpu_reset = vmx_vcpu_reset,
6aa8b732 3655
04d2cc77 3656 .prepare_guest_switch = vmx_save_host_state,
6aa8b732
AK		 3657 .vcpu_load = vmx_vcpu_load,
3658 .vcpu_put = vmx_vcpu_put,
3659
3660 .set_guest_debug = set_guest_debug,
3661 .get_msr = vmx_get_msr,
3662 .set_msr = vmx_set_msr,
3663 .get_segment_base = vmx_get_segment_base,
3664 .get_segment = vmx_get_segment,
3665 .set_segment = vmx_set_segment,
2e4d2653 3666 .get_cpl = vmx_get_cpl,
6aa8b732 3667 .get_cs_db_l_bits = vmx_get_cs_db_l_bits,
25c4c276 3668 .decache_cr4_guest_bits = vmx_decache_cr4_guest_bits,
6aa8b732 3669 .set_cr0 = vmx_set_cr0,
6aa8b732
AK		 3670 .set_cr3 = vmx_set_cr3,
3671 .set_cr4 = vmx_set_cr4,
6aa8b732 3672 .set_efer = vmx_set_efer,
6aa8b732
AK		 3673 .get_idt = vmx_get_idt,
3674 .set_idt = vmx_set_idt,
3675 .get_gdt = vmx_get_gdt,
3676 .set_gdt = vmx_set_gdt,
5fdbf976 3677 .cache_reg = vmx_cache_reg,
6aa8b732
AK		 3678 .get_rflags = vmx_get_rflags,
3679 .set_rflags = vmx_set_rflags,
3680
3681 .tlb_flush = vmx_flush_tlb,
6aa8b732 3682
6aa8b732 3683 .run = vmx_vcpu_run,
6062d012 3684 .handle_exit = vmx_handle_exit,
6aa8b732 3685 .skip_emulated_instruction = skip_emulated_instruction,
2809f5d2
GC		 3686 .set_interrupt_shadow = vmx_set_interrupt_shadow,
3687 .get_interrupt_shadow = vmx_get_interrupt_shadow,
102d8325 3688 .patch_hypercall = vmx_patch_hypercall,
2a8067f1 3689 .set_irq = vmx_inject_irq,
95ba8273 3690 .set_nmi = vmx_inject_nmi,
298101da 3691 .queue_exception = vmx_queue_exception,
78646121 3692 .interrupt_allowed = vmx_interrupt_allowed,
95ba8273
GN		 3693 .nmi_allowed = vmx_nmi_allowed,
3694 .enable_nmi_window = enable_nmi_window,
3695 .enable_irq_window = enable_irq_window,
3696 .update_cr8_intercept = update_cr8_intercept,
95ba8273 3697
cbc94022 3698 .set_tss_addr = vmx_set_tss_addr,
67253af5 3699 .get_tdp_level = get_ept_level,
4b12f0de 3700 .get_mt_mask = vmx_get_mt_mask,
6aa8b732
AK		 3701};
3702
3703static int __init vmx_init(void)
3704{
fdef3ad1
HQ		 3705 int r;
3706
3e7c73e9 3707 vmx_io_bitmap_a = (unsigned long *)__get_free_page(GFP_KERNEL);
fdef3ad1
HQ		 3708 if (!vmx_io_bitmap_a)
3709 return -ENOMEM;
3710
3e7c73e9 3711 vmx_io_bitmap_b = (unsigned long *)__get_free_page(GFP_KERNEL);
fdef3ad1
HQ		 3712 if (!vmx_io_bitmap_b) {
3713 r = -ENOMEM;
3714 goto out;
3715 }
3716
5897297b
AK		 3717 vmx_msr_bitmap_legacy = (unsigned long *)__get_free_page(GFP_KERNEL);
3718 if (!vmx_msr_bitmap_legacy) {
25c5f225
SY		 3719 r = -ENOMEM;
3720 goto out1;
3721 }
3722
5897297b
AK		 3723 vmx_msr_bitmap_longmode = (unsigned long *)__get_free_page(GFP_KERNEL);
3724 if (!vmx_msr_bitmap_longmode) {
3725 r = -ENOMEM;
3726 goto out2;
3727 }
3728
fdef3ad1
HQ		 3729 /*
3730 * Allow direct access to the PC debug port (it is often used for I/O
3731 * delays, but the vmexits simply slow things down).
3732 */
3e7c73e9
AK		 3733 memset(vmx_io_bitmap_a, 0xff, PAGE_SIZE);
3734 clear_bit(0x80, vmx_io_bitmap_a);
fdef3ad1 3735
3e7c73e9 3736 memset(vmx_io_bitmap_b, 0xff, PAGE_SIZE);
fdef3ad1 3737
5897297b
AK		 3738 memset(vmx_msr_bitmap_legacy, 0xff, PAGE_SIZE);
3739 memset(vmx_msr_bitmap_longmode, 0xff, PAGE_SIZE);
25c5f225 3740
2384d2b3
SY		 3741 set_bit(0, vmx_vpid_bitmap); /* 0 is reserved for host */
3742
cb498ea2 3743 r = kvm_init(&vmx_x86_ops, sizeof(struct vcpu_vmx), THIS_MODULE);
fdef3ad1 3744 if (r)
5897297b 3745 goto out3;
25c5f225 3746
5897297b
AK		 3747 vmx_disable_intercept_for_msr(MSR_FS_BASE, false);
3748 vmx_disable_intercept_for_msr(MSR_GS_BASE, false);
3749 vmx_disable_intercept_for_msr(MSR_KERNEL_GS_BASE, true);
3750 vmx_disable_intercept_for_msr(MSR_IA32_SYSENTER_CS, false);
3751 vmx_disable_intercept_for_msr(MSR_IA32_SYSENTER_ESP, false);
3752 vmx_disable_intercept_for_msr(MSR_IA32_SYSENTER_EIP, false);
fdef3ad1 3753
089d034e 3754 if (enable_ept) {
1439442c 3755 bypass_guest_pf = 0;
5fdbcb9d 3756 kvm_mmu_set_base_ptes(VMX_EPT_READABLE_MASK |
2aaf69dc 3757 VMX_EPT_WRITABLE_MASK);
534e38b4 3758 kvm_mmu_set_mask_ptes(0ull, 0ull, 0ull, 0ull,
4b12f0de 3759 VMX_EPT_EXECUTABLE_MASK);
5fdbcb9d
SY		 3760 kvm_enable_tdp();
3761 } else
3762 kvm_disable_tdp();
1439442c 3763
c7addb90
AK		 3764 if (bypass_guest_pf)
3765 kvm_mmu_set_nonpresent_ptes(~0xffeull, 0ull);
3766
1439442c
SY		 3767 ept_sync_global();
3768
fdef3ad1
HQ		 3769 return 0;
3770
5897297b
AK		 3771out3:
3772 free_page((unsigned long)vmx_msr_bitmap_longmode);
25c5f225 3773out2:
5897297b 3774 free_page((unsigned long)vmx_msr_bitmap_legacy);
fdef3ad1 3775out1:
3e7c73e9 3776 free_page((unsigned long)vmx_io_bitmap_b);
fdef3ad1 3777out:
3e7c73e9 3778 free_page((unsigned long)vmx_io_bitmap_a);
fdef3ad1 3779 return r;
6aa8b732
AK		 3780}
3781
3782static void __exit vmx_exit(void)
3783{
5897297b
AK		 3784 free_page((unsigned long)vmx_msr_bitmap_legacy);
3785 free_page((unsigned long)vmx_msr_bitmap_longmode);
3e7c73e9
AK		 3786 free_page((unsigned long)vmx_io_bitmap_b);
3787 free_page((unsigned long)vmx_io_bitmap_a);
fdef3ad1 3788
cb498ea2 3789 kvm_exit();
6aa8b732
AK		 3790}
3791
3792module_init(vmx_init)
3793module_exit(vmx_exit)
Ubuntu Artful kernel mirror