]>
Commit | Line | Data |
---|---|---|
49ba9447 | 1 | /**@file\r |
2 | Platform PEI driver\r | |
3 | \r | |
a1726e30 | 4 | Copyright (c) 2006 - 2016, Intel Corporation. All rights reserved.<BR>\r |
eec7d420 | 5 | Copyright (c) 2011, Andrei Warkentin <andreiw@motorola.com>\r |
6 | \r | |
56d7640a | 7 | This program and the accompanying materials\r |
49ba9447 | 8 | are licensed and made available under the terms and conditions of the BSD License\r |
9 | which accompanies this distribution. The full text of the license may be found at\r | |
10 | http://opensource.org/licenses/bsd-license.php\r | |
11 | \r | |
12 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
13 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
14 | \r | |
15 | **/\r | |
16 | \r | |
17 | //\r | |
18 | // The package level header files this module uses\r | |
19 | //\r | |
20 | #include <PiPei.h>\r | |
21 | \r | |
22 | //\r | |
23 | // The Library classes this module consumes\r | |
24 | //\r | |
5133d1f1 | 25 | #include <Library/BaseLib.h>\r |
49ba9447 | 26 | #include <Library/DebugLib.h>\r |
27 | #include <Library/HobLib.h>\r | |
28 | #include <Library/IoLib.h>\r | |
77ba993c | 29 | #include <Library/MemoryAllocationLib.h>\r |
30 | #include <Library/PcdLib.h>\r | |
49ba9447 | 31 | #include <Library/PciLib.h>\r |
32 | #include <Library/PeimEntryPoint.h>\r | |
9ed65b10 | 33 | #include <Library/PeiServicesLib.h>\r |
7cdba634 | 34 | #include <Library/QemuFwCfgLib.h>\r |
49ba9447 | 35 | #include <Library/ResourcePublicationLib.h>\r |
36 | #include <Guid/MemoryTypeInformation.h>\r | |
9ed65b10 | 37 | #include <Ppi/MasterBootMode.h>\r |
931a0c74 | 38 | #include <IndustryStandard/Pci22.h>\r |
97380beb | 39 | #include <OvmfPlatforms.h>\r |
49ba9447 | 40 | \r |
41 | #include "Platform.h"\r | |
3ca15914 | 42 | #include "Cmos.h"\r |
49ba9447 | 43 | \r |
44 | EFI_MEMORY_TYPE_INFORMATION mDefaultMemoryTypeInformation[] = {\r | |
45 | { EfiACPIMemoryNVS, 0x004 },\r | |
991d9563 | 46 | { EfiACPIReclaimMemory, 0x008 },\r |
55cdb67a | 47 | { EfiReservedMemoryType, 0x004 },\r |
991d9563 | 48 | { EfiRuntimeServicesData, 0x024 },\r |
49 | { EfiRuntimeServicesCode, 0x030 },\r | |
50 | { EfiBootServicesCode, 0x180 },\r | |
51 | { EfiBootServicesData, 0xF00 },\r | |
49ba9447 | 52 | { EfiMaxMemoryType, 0x000 }\r |
53 | };\r | |
54 | \r | |
55 | \r | |
9ed65b10 | 56 | EFI_PEI_PPI_DESCRIPTOR mPpiBootMode[] = {\r |
57 | {\r | |
58 | EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r | |
59 | &gEfiPeiMasterBootModePpiGuid,\r | |
60 | NULL\r | |
61 | }\r | |
62 | };\r | |
63 | \r | |
64 | \r | |
589756c7 PA |
65 | UINT16 mHostBridgeDevId;\r |
66 | \r | |
979420df JJ |
67 | EFI_BOOT_MODE mBootMode = BOOT_WITH_FULL_CONFIGURATION;\r |
68 | \r | |
7cdba634 JJ |
69 | BOOLEAN mS3Supported = FALSE;\r |
70 | \r | |
979420df | 71 | \r |
49ba9447 | 72 | VOID\r |
73 | AddIoMemoryBaseSizeHob (\r | |
74 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
75 | UINT64 MemorySize\r | |
76 | )\r | |
77 | {\r | |
991d9563 | 78 | BuildResourceDescriptorHob (\r |
79 | EFI_RESOURCE_MEMORY_MAPPED_IO,\r | |
49ba9447 | 80 | EFI_RESOURCE_ATTRIBUTE_PRESENT |\r |
81 | EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r | |
82 | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r | |
991d9563 | 83 | EFI_RESOURCE_ATTRIBUTE_TESTED,\r |
49ba9447 | 84 | MemoryBase,\r |
85 | MemorySize\r | |
86 | );\r | |
87 | }\r | |
88 | \r | |
eec7d420 | 89 | VOID\r |
90 | AddReservedMemoryBaseSizeHob (\r | |
91 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
cdef34ec LE |
92 | UINT64 MemorySize,\r |
93 | BOOLEAN Cacheable\r | |
eec7d420 | 94 | )\r |
95 | {\r | |
96 | BuildResourceDescriptorHob (\r | |
97 | EFI_RESOURCE_MEMORY_RESERVED,\r | |
98 | EFI_RESOURCE_ATTRIBUTE_PRESENT |\r | |
99 | EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r | |
100 | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r | |
cdef34ec LE |
101 | (Cacheable ?\r |
102 | EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r | |
103 | EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r | |
104 | EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE :\r | |
105 | 0\r | |
106 | ) |\r | |
eec7d420 | 107 | EFI_RESOURCE_ATTRIBUTE_TESTED,\r |
108 | MemoryBase,\r | |
109 | MemorySize\r | |
110 | );\r | |
111 | }\r | |
49ba9447 | 112 | \r |
113 | VOID\r | |
114 | AddIoMemoryRangeHob (\r | |
115 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
116 | EFI_PHYSICAL_ADDRESS MemoryLimit\r | |
117 | )\r | |
118 | {\r | |
119 | AddIoMemoryBaseSizeHob (MemoryBase, (UINT64)(MemoryLimit - MemoryBase));\r | |
120 | }\r | |
121 | \r | |
122 | \r | |
123 | VOID\r | |
124 | AddMemoryBaseSizeHob (\r | |
125 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
126 | UINT64 MemorySize\r | |
127 | )\r | |
128 | {\r | |
991d9563 | 129 | BuildResourceDescriptorHob (\r |
130 | EFI_RESOURCE_SYSTEM_MEMORY,\r | |
49ba9447 | 131 | EFI_RESOURCE_ATTRIBUTE_PRESENT |\r |
132 | EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r | |
133 | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r | |
134 | EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r | |
135 | EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r | |
136 | EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE |\r | |
991d9563 | 137 | EFI_RESOURCE_ATTRIBUTE_TESTED,\r |
49ba9447 | 138 | MemoryBase,\r |
139 | MemorySize\r | |
140 | );\r | |
141 | }\r | |
142 | \r | |
143 | \r | |
144 | VOID\r | |
145 | AddMemoryRangeHob (\r | |
146 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
147 | EFI_PHYSICAL_ADDRESS MemoryLimit\r | |
148 | )\r | |
149 | {\r | |
150 | AddMemoryBaseSizeHob (MemoryBase, (UINT64)(MemoryLimit - MemoryBase));\r | |
151 | }\r | |
152 | \r | |
c0e10976 | 153 | \r |
bb6a9a93 | 154 | VOID\r |
4b455f7b | 155 | MemMapInitialization (\r |
bb6a9a93 WL |
156 | VOID\r |
157 | )\r | |
158 | {\r | |
32e083c7 LE |
159 | UINT64 PciIoBase;\r |
160 | UINT64 PciIoSize;\r | |
161 | RETURN_STATUS PcdStatus;\r | |
c4df7fd0 LE |
162 | \r |
163 | PciIoBase = 0xC000;\r | |
164 | PciIoSize = 0x4000;\r | |
165 | \r | |
bb6a9a93 WL |
166 | //\r |
167 | // Create Memory Type Information HOB\r | |
168 | //\r | |
169 | BuildGuidDataHob (\r | |
170 | &gEfiMemoryTypeInformationGuid,\r | |
171 | mDefaultMemoryTypeInformation,\r | |
172 | sizeof(mDefaultMemoryTypeInformation)\r | |
173 | );\r | |
174 | \r | |
bb6a9a93 WL |
175 | //\r |
176 | // Video memory + Legacy BIOS region\r | |
177 | //\r | |
178 | AddIoMemoryRangeHob (0x0A0000, BASE_1MB);\r | |
179 | \r | |
4b455f7b JJ |
180 | if (!mXen) {\r |
181 | UINT32 TopOfLowRam;\r | |
7b8fe635 | 182 | UINT64 PciExBarBase;\r |
c68d3a69 | 183 | UINT32 PciBase;\r |
03845e90 | 184 | UINT32 PciSize;\r |
c68d3a69 | 185 | \r |
4b455f7b | 186 | TopOfLowRam = GetSystemMemorySizeBelow4gb ();\r |
02d6f4ce | 187 | PciExBarBase = 0;\r |
c68d3a69 LE |
188 | if (mHostBridgeDevId == INTEL_Q35_MCH_DEVICE_ID) {\r |
189 | //\r | |
7b8fe635 LE |
190 | // The MMCONFIG area is expected to fall between the top of low RAM and\r |
191 | // the base of the 32-bit PCI host aperture.\r | |
c68d3a69 | 192 | //\r |
7b8fe635 LE |
193 | PciExBarBase = FixedPcdGet64 (PcdPciExpressBaseAddress);\r |
194 | ASSERT (TopOfLowRam <= PciExBarBase);\r | |
195 | ASSERT (PciExBarBase <= MAX_UINT32 - SIZE_256MB);\r | |
196 | PciBase = (UINT32)(PciExBarBase + SIZE_256MB);\r | |
c68d3a69 LE |
197 | } else {\r |
198 | PciBase = (TopOfLowRam < BASE_2GB) ? BASE_2GB : TopOfLowRam;\r | |
199 | }\r | |
49ba9447 | 200 | \r |
4b455f7b JJ |
201 | //\r |
202 | // address purpose size\r | |
203 | // ------------ -------- -------------------------\r | |
204 | // max(top, 2g) PCI MMIO 0xFC000000 - max(top, 2g)\r | |
205 | // 0xFC000000 gap 44 MB\r | |
206 | // 0xFEC00000 IO-APIC 4 KB\r | |
207 | // 0xFEC01000 gap 1020 KB\r | |
208 | // 0xFED00000 HPET 1 KB\r | |
90721ba5 PA |
209 | // 0xFED00400 gap 111 KB\r |
210 | // 0xFED1C000 gap (PIIX4) / RCRB (ICH9) 16 KB\r | |
211 | // 0xFED20000 gap 896 KB\r | |
4b455f7b JJ |
212 | // 0xFEE00000 LAPIC 1 MB\r |
213 | //\r | |
03845e90 LE |
214 | PciSize = 0xFC000000 - PciBase;\r |
215 | AddIoMemoryBaseSizeHob (PciBase, PciSize);\r | |
32e083c7 LE |
216 | PcdStatus = PcdSet64S (PcdPciMmio32Base, PciBase);\r |
217 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
218 | PcdStatus = PcdSet64S (PcdPciMmio32Size, PciSize);\r | |
219 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
220 | \r | |
4b455f7b JJ |
221 | AddIoMemoryBaseSizeHob (0xFEC00000, SIZE_4KB);\r |
222 | AddIoMemoryBaseSizeHob (0xFED00000, SIZE_1KB);\r | |
90721ba5 PA |
223 | if (mHostBridgeDevId == INTEL_Q35_MCH_DEVICE_ID) {\r |
224 | AddIoMemoryBaseSizeHob (ICH9_ROOT_COMPLEX_BASE, SIZE_16KB);\r | |
7b8fe635 LE |
225 | //\r |
226 | // Note: there should be an\r | |
227 | //\r | |
228 | // AddIoMemoryBaseSizeHob (PciExBarBase, SIZE_256MB);\r | |
229 | //\r | |
230 | // call below, just like the one above for RCBA. However, Linux insists\r | |
231 | // that the MMCONFIG area be marked in the E820 or UEFI memory map as\r | |
232 | // "reserved memory" -- Linux does not content itself with a simple gap\r | |
233 | // in the memory map wherever the MCFG ACPI table points to.\r | |
234 | //\r | |
235 | // This appears to be a safety measure. The PCI Firmware Specification\r | |
236 | // (rev 3.1) says in 4.1.2. "MCFG Table Description": "The resources can\r | |
237 | // *optionally* be returned in [...] EFIGetMemoryMap as reserved memory\r | |
238 | // [...]". (Emphasis added here.)\r | |
239 | //\r | |
240 | // Normally we add memory resource descriptor HOBs in\r | |
241 | // QemuInitializeRam(), and pre-allocate from those with memory\r | |
242 | // allocation HOBs in InitializeRamRegions(). However, the MMCONFIG area\r | |
243 | // is most definitely not RAM; so, as an exception, cover it with\r | |
244 | // uncacheable reserved memory right here.\r | |
245 | //\r | |
246 | AddReservedMemoryBaseSizeHob (PciExBarBase, SIZE_256MB, FALSE);\r | |
247 | BuildMemoryAllocationHob (PciExBarBase, SIZE_256MB,\r | |
248 | EfiReservedMemoryType);\r | |
90721ba5 | 249 | }\r |
4b455f7b | 250 | AddIoMemoryBaseSizeHob (PcdGet32(PcdCpuLocalApicBaseAddress), SIZE_1MB);\r |
bba734ab LE |
251 | \r |
252 | //\r | |
253 | // On Q35, the IO Port space is available for PCI resource allocations from\r | |
254 | // 0x6000 up.\r | |
255 | //\r | |
256 | if (mHostBridgeDevId == INTEL_Q35_MCH_DEVICE_ID) {\r | |
257 | PciIoBase = 0x6000;\r | |
258 | PciIoSize = 0xA000;\r | |
259 | ASSERT ((ICH9_PMBASE_VALUE & 0xF000) < PciIoBase);\r | |
260 | }\r | |
4b455f7b | 261 | }\r |
c4df7fd0 LE |
262 | \r |
263 | //\r | |
264 | // Add PCI IO Port space available for PCI resource allocations.\r | |
265 | //\r | |
266 | BuildResourceDescriptorHob (\r | |
267 | EFI_RESOURCE_IO,\r | |
268 | EFI_RESOURCE_ATTRIBUTE_PRESENT |\r | |
269 | EFI_RESOURCE_ATTRIBUTE_INITIALIZED,\r | |
270 | PciIoBase,\r | |
271 | PciIoSize\r | |
272 | );\r | |
32e083c7 LE |
273 | PcdStatus = PcdSet64S (PcdPciIoBase, PciIoBase);\r |
274 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
275 | PcdStatus = PcdSet64S (PcdPciIoSize, PciIoSize);\r | |
276 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
49ba9447 | 277 | }\r |
278 | \r | |
ab081a50 LE |
279 | EFI_STATUS\r |
280 | GetNamedFwCfgBoolean (\r | |
281 | IN CHAR8 *FwCfgFileName,\r | |
282 | OUT BOOLEAN *Setting\r | |
283 | )\r | |
284 | {\r | |
285 | EFI_STATUS Status;\r | |
286 | FIRMWARE_CONFIG_ITEM FwCfgItem;\r | |
287 | UINTN FwCfgSize;\r | |
288 | UINT8 Value[3];\r | |
289 | \r | |
290 | Status = QemuFwCfgFindFile (FwCfgFileName, &FwCfgItem, &FwCfgSize);\r | |
291 | if (EFI_ERROR (Status)) {\r | |
292 | return Status;\r | |
293 | }\r | |
294 | if (FwCfgSize > sizeof Value) {\r | |
295 | return EFI_BAD_BUFFER_SIZE;\r | |
296 | }\r | |
297 | QemuFwCfgSelectItem (FwCfgItem);\r | |
298 | QemuFwCfgReadBytes (FwCfgSize, Value);\r | |
299 | \r | |
300 | if ((FwCfgSize == 1) ||\r | |
301 | (FwCfgSize == 2 && Value[1] == '\n') ||\r | |
302 | (FwCfgSize == 3 && Value[1] == '\r' && Value[2] == '\n')) {\r | |
303 | switch (Value[0]) {\r | |
304 | case '0':\r | |
305 | case 'n':\r | |
306 | case 'N':\r | |
307 | *Setting = FALSE;\r | |
308 | return EFI_SUCCESS;\r | |
309 | \r | |
310 | case '1':\r | |
311 | case 'y':\r | |
312 | case 'Y':\r | |
313 | *Setting = TRUE;\r | |
314 | return EFI_SUCCESS;\r | |
315 | \r | |
316 | default:\r | |
317 | break;\r | |
318 | }\r | |
319 | }\r | |
320 | return EFI_PROTOCOL_ERROR;\r | |
321 | }\r | |
322 | \r | |
323 | #define UPDATE_BOOLEAN_PCD_FROM_FW_CFG(TokenName) \\r | |
324 | do { \\r | |
32e083c7 LE |
325 | BOOLEAN Setting; \\r |
326 | RETURN_STATUS PcdStatus; \\r | |
ab081a50 LE |
327 | \\r |
328 | if (!EFI_ERROR (GetNamedFwCfgBoolean ( \\r | |
329 | "opt/ovmf/" #TokenName, &Setting))) { \\r | |
32e083c7 LE |
330 | PcdStatus = PcdSetBoolS (TokenName, Setting); \\r |
331 | ASSERT_RETURN_ERROR (PcdStatus); \\r | |
ab081a50 LE |
332 | } \\r |
333 | } while (0)\r | |
334 | \r | |
335 | VOID\r | |
336 | NoexecDxeInitialization (\r | |
337 | VOID\r | |
338 | )\r | |
339 | {\r | |
340 | UPDATE_BOOLEAN_PCD_FROM_FW_CFG (PcdPropertiesTableEnable);\r | |
341 | UPDATE_BOOLEAN_PCD_FROM_FW_CFG (PcdSetNxForStack);\r | |
342 | }\r | |
49ba9447 | 343 | \r |
7b8fe635 LE |
344 | VOID\r |
345 | PciExBarInitialization (\r | |
346 | VOID\r | |
347 | )\r | |
348 | {\r | |
349 | union {\r | |
350 | UINT64 Uint64;\r | |
351 | UINT32 Uint32[2];\r | |
352 | } PciExBarBase;\r | |
353 | \r | |
354 | //\r | |
355 | // We only support the 256MB size for the MMCONFIG area:\r | |
356 | // 256 buses * 32 devices * 8 functions * 4096 bytes config space.\r | |
357 | //\r | |
358 | // The masks used below enforce the Q35 requirements that the MMCONFIG area\r | |
359 | // be (a) correctly aligned -- here at 256 MB --, (b) located under 64 GB.\r | |
360 | //\r | |
361 | // Note that (b) also ensures that the minimum address width we have\r | |
362 | // determined in AddressWidthInitialization(), i.e., 36 bits, will suffice\r | |
363 | // for DXE's page tables to cover the MMCONFIG area.\r | |
364 | //\r | |
365 | PciExBarBase.Uint64 = FixedPcdGet64 (PcdPciExpressBaseAddress);\r | |
366 | ASSERT ((PciExBarBase.Uint32[1] & MCH_PCIEXBAR_HIGHMASK) == 0);\r | |
367 | ASSERT ((PciExBarBase.Uint32[0] & MCH_PCIEXBAR_LOWMASK) == 0);\r | |
368 | \r | |
369 | //\r | |
370 | // Clear the PCIEXBAREN bit first, before programming the high register.\r | |
371 | //\r | |
372 | PciWrite32 (DRAMC_REGISTER_Q35 (MCH_PCIEXBAR_LOW), 0);\r | |
373 | \r | |
374 | //\r | |
375 | // Program the high register. Then program the low register, setting the\r | |
376 | // MMCONFIG area size and enabling decoding at once.\r | |
377 | //\r | |
378 | PciWrite32 (DRAMC_REGISTER_Q35 (MCH_PCIEXBAR_HIGH), PciExBarBase.Uint32[1]);\r | |
379 | PciWrite32 (\r | |
380 | DRAMC_REGISTER_Q35 (MCH_PCIEXBAR_LOW),\r | |
381 | PciExBarBase.Uint32[0] | MCH_PCIEXBAR_BUS_FF | MCH_PCIEXBAR_EN\r | |
382 | );\r | |
383 | }\r | |
384 | \r | |
49ba9447 | 385 | VOID\r |
386 | MiscInitialization (\r | |
0e20a186 | 387 | VOID\r |
49ba9447 | 388 | )\r |
389 | {\r | |
32e083c7 LE |
390 | UINTN PmCmd;\r |
391 | UINTN Pmba;\r | |
392 | UINT32 PmbaAndVal;\r | |
393 | UINT32 PmbaOrVal;\r | |
394 | UINTN AcpiCtlReg;\r | |
395 | UINT8 AcpiEnBit;\r | |
396 | RETURN_STATUS PcdStatus;\r | |
97380beb | 397 | \r |
49ba9447 | 398 | //\r |
399 | // Disable A20 Mask\r | |
400 | //\r | |
55cdb67a | 401 | IoOr8 (0x92, BIT1);\r |
49ba9447 | 402 | \r |
403 | //\r | |
86a14b0a LE |
404 | // Build the CPU HOB with guest RAM size dependent address width and 16-bits\r |
405 | // of IO space. (Side note: unlike other HOBs, the CPU HOB is needed during\r | |
406 | // S3 resume as well, so we build it unconditionally.)\r | |
49ba9447 | 407 | //\r |
86a14b0a | 408 | BuildCpuHob (mPhysMemAddressWidth, 16);\r |
c756b2ab | 409 | \r |
97380beb | 410 | //\r |
589756c7 | 411 | // Determine platform type and save Host Bridge DID to PCD\r |
97380beb | 412 | //\r |
589756c7 | 413 | switch (mHostBridgeDevId) {\r |
97380beb | 414 | case INTEL_82441_DEVICE_ID:\r |
e2ab3f81 | 415 | PmCmd = POWER_MGMT_REGISTER_PIIX4 (PCI_COMMAND_OFFSET);\r |
da372167 | 416 | Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);\r |
1466b76f LE |
417 | PmbaAndVal = ~(UINT32)PIIX4_PMBA_MASK;\r |
418 | PmbaOrVal = PIIX4_PMBA_VALUE;\r | |
da372167 LE |
419 | AcpiCtlReg = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMREGMISC);\r |
420 | AcpiEnBit = PIIX4_PMREGMISC_PMIOSE;\r | |
97380beb GS |
421 | break;\r |
422 | case INTEL_Q35_MCH_DEVICE_ID:\r | |
e2ab3f81 | 423 | PmCmd = POWER_MGMT_REGISTER_Q35 (PCI_COMMAND_OFFSET);\r |
bc9d05d6 | 424 | Pmba = POWER_MGMT_REGISTER_Q35 (ICH9_PMBASE);\r |
1466b76f LE |
425 | PmbaAndVal = ~(UINT32)ICH9_PMBASE_MASK;\r |
426 | PmbaOrVal = ICH9_PMBASE_VALUE;\r | |
bc9d05d6 LE |
427 | AcpiCtlReg = POWER_MGMT_REGISTER_Q35 (ICH9_ACPI_CNTL);\r |
428 | AcpiEnBit = ICH9_ACPI_CNTL_ACPI_EN;\r | |
97380beb GS |
429 | break;\r |
430 | default:\r | |
431 | DEBUG ((EFI_D_ERROR, "%a: Unknown Host Bridge Device ID: 0x%04x\n",\r | |
589756c7 | 432 | __FUNCTION__, mHostBridgeDevId));\r |
97380beb GS |
433 | ASSERT (FALSE);\r |
434 | return;\r | |
435 | }\r | |
32e083c7 LE |
436 | PcdStatus = PcdSet16S (PcdOvmfHostBridgePciDevId, mHostBridgeDevId);\r |
437 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
97380beb | 438 | \r |
0e20a186 | 439 | //\r |
e2ab3f81 GS |
440 | // If the appropriate IOspace enable bit is set, assume the ACPI PMBA\r |
441 | // has been configured (e.g., by Xen) and skip the setup here.\r | |
442 | // This matches the logic in AcpiTimerLibConstructor ().\r | |
0e20a186 | 443 | //\r |
e2ab3f81 | 444 | if ((PciRead8 (AcpiCtlReg) & AcpiEnBit) == 0) {\r |
eec7d420 | 445 | //\r |
e2ab3f81 | 446 | // The PEI phase should be exited with fully accessibe ACPI PM IO space:\r |
931a0c74 | 447 | // 1. set PMBA\r |
eec7d420 | 448 | //\r |
1466b76f | 449 | PciAndThenOr32 (Pmba, PmbaAndVal, PmbaOrVal);\r |
931a0c74 | 450 | \r |
451 | //\r | |
452 | // 2. set PCICMD/IOSE\r | |
453 | //\r | |
97380beb | 454 | PciOr8 (PmCmd, EFI_PCI_COMMAND_IO_SPACE);\r |
931a0c74 | 455 | \r |
456 | //\r | |
e2ab3f81 | 457 | // 3. set ACPI PM IO enable bit (PMREGMISC:PMIOSE or ACPI_CNTL:ACPI_EN)\r |
931a0c74 | 458 | //\r |
e2ab3f81 | 459 | PciOr8 (AcpiCtlReg, AcpiEnBit);\r |
eec7d420 | 460 | }\r |
90721ba5 PA |
461 | \r |
462 | if (mHostBridgeDevId == INTEL_Q35_MCH_DEVICE_ID) {\r | |
463 | //\r | |
464 | // Set Root Complex Register Block BAR\r | |
465 | //\r | |
466 | PciWrite32 (\r | |
467 | POWER_MGMT_REGISTER_Q35 (ICH9_RCBA),\r | |
468 | ICH9_ROOT_COMPLEX_BASE | ICH9_RCBA_EN\r | |
469 | );\r | |
7b8fe635 LE |
470 | \r |
471 | //\r | |
472 | // Set PCI Express Register Range Base Address\r | |
473 | //\r | |
474 | PciExBarInitialization ();\r | |
90721ba5 | 475 | }\r |
49ba9447 | 476 | }\r |
477 | \r | |
478 | \r | |
9ed65b10 | 479 | VOID\r |
480 | BootModeInitialization (\r | |
8f5ca05b | 481 | VOID\r |
9ed65b10 | 482 | )\r |
483 | {\r | |
8f5ca05b LE |
484 | EFI_STATUS Status;\r |
485 | \r | |
486 | if (CmosRead8 (0xF) == 0xFE) {\r | |
979420df | 487 | mBootMode = BOOT_ON_S3_RESUME;\r |
8f5ca05b | 488 | }\r |
9be75189 | 489 | CmosWrite8 (0xF, 0x00);\r |
667bf1e4 | 490 | \r |
979420df | 491 | Status = PeiServicesSetBootMode (mBootMode);\r |
667bf1e4 | 492 | ASSERT_EFI_ERROR (Status);\r |
493 | \r | |
494 | Status = PeiServicesInstallPpi (mPpiBootMode);\r | |
495 | ASSERT_EFI_ERROR (Status);\r | |
9ed65b10 | 496 | }\r |
497 | \r | |
498 | \r | |
77ba993c | 499 | VOID\r |
500 | ReserveEmuVariableNvStore (\r | |
501 | )\r | |
502 | {\r | |
503 | EFI_PHYSICAL_ADDRESS VariableStore;\r | |
32e083c7 | 504 | RETURN_STATUS PcdStatus;\r |
77ba993c | 505 | \r |
506 | //\r | |
507 | // Allocate storage for NV variables early on so it will be\r | |
508 | // at a consistent address. Since VM memory is preserved\r | |
509 | // across reboots, this allows the NV variable storage to survive\r | |
510 | // a VM reboot.\r | |
511 | //\r | |
512 | VariableStore =\r | |
513 | (EFI_PHYSICAL_ADDRESS)(UINTN)\r | |
9edb2933 | 514 | AllocateAlignedRuntimePages (\r |
cce992ac WL |
515 | EFI_SIZE_TO_PAGES (2 * PcdGet32 (PcdFlashNvStorageFtwSpareSize)),\r |
516 | PcdGet32 (PcdFlashNvStorageFtwSpareSize)\r | |
27f58ea1 | 517 | );\r |
77ba993c | 518 | DEBUG ((EFI_D_INFO,\r |
519 | "Reserved variable store memory: 0x%lX; size: %dkb\n",\r | |
520 | VariableStore,\r | |
29a3f139 | 521 | (2 * PcdGet32 (PcdFlashNvStorageFtwSpareSize)) / 1024\r |
77ba993c | 522 | ));\r |
32e083c7 LE |
523 | PcdStatus = PcdSet64S (PcdEmuVariableNvStoreReserved, VariableStore);\r |
524 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
77ba993c | 525 | }\r |
526 | \r | |
527 | \r | |
3ca15914 | 528 | VOID\r |
529 | DebugDumpCmos (\r | |
530 | VOID\r | |
531 | )\r | |
532 | {\r | |
6394c35a | 533 | UINT32 Loop;\r |
3ca15914 | 534 | \r |
535 | DEBUG ((EFI_D_INFO, "CMOS:\n"));\r | |
536 | \r | |
537 | for (Loop = 0; Loop < 0x80; Loop++) {\r | |
538 | if ((Loop % 0x10) == 0) {\r | |
539 | DEBUG ((EFI_D_INFO, "%02x:", Loop));\r | |
540 | }\r | |
541 | DEBUG ((EFI_D_INFO, " %02x", CmosRead8 (Loop)));\r | |
542 | if ((Loop % 0x10) == 0xf) {\r | |
543 | DEBUG ((EFI_D_INFO, "\n"));\r | |
544 | }\r | |
545 | }\r | |
546 | }\r | |
547 | \r | |
548 | \r | |
5133d1f1 LE |
549 | VOID\r |
550 | S3Verification (\r | |
551 | VOID\r | |
552 | )\r | |
553 | {\r | |
554 | #if defined (MDE_CPU_X64)\r | |
555 | if (FeaturePcdGet (PcdSmmSmramRequire) && mS3Supported) {\r | |
556 | DEBUG ((EFI_D_ERROR,\r | |
557 | "%a: S3Resume2Pei doesn't support X64 PEI + SMM yet.\n", __FUNCTION__));\r | |
558 | DEBUG ((EFI_D_ERROR,\r | |
559 | "%a: Please disable S3 on the QEMU command line (see the README),\n",\r | |
560 | __FUNCTION__));\r | |
561 | DEBUG ((EFI_D_ERROR,\r | |
562 | "%a: or build OVMF with \"OvmfPkgIa32X64.dsc\".\n", __FUNCTION__));\r | |
563 | ASSERT (FALSE);\r | |
564 | CpuDeadLoop ();\r | |
565 | }\r | |
566 | #endif\r | |
567 | }\r | |
568 | \r | |
569 | \r | |
49ba9447 | 570 | /**\r |
571 | Perform Platform PEI initialization.\r | |
572 | \r | |
573 | @param FileHandle Handle of the file being invoked.\r | |
574 | @param PeiServices Describes the list of possible PEI Services.\r | |
575 | \r | |
576 | @return EFI_SUCCESS The PEIM initialized successfully.\r | |
577 | \r | |
578 | **/\r | |
579 | EFI_STATUS\r | |
580 | EFIAPI\r | |
581 | InitializePlatform (\r | |
582 | IN EFI_PEI_FILE_HANDLE FileHandle,\r | |
583 | IN CONST EFI_PEI_SERVICES **PeiServices\r | |
584 | )\r | |
585 | {\r | |
a1726e30 SZ |
586 | EFI_STATUS Status;\r |
587 | \r | |
49ba9447 | 588 | DEBUG ((EFI_D_ERROR, "Platform PEIM Loaded\n"));\r |
589 | \r | |
3ca15914 | 590 | DebugDumpCmos ();\r |
591 | \r | |
b98b4941 | 592 | XenDetect ();\r |
c7ea55b9 | 593 | \r |
7cdba634 JJ |
594 | if (QemuFwCfgS3Enabled ()) {\r |
595 | DEBUG ((EFI_D_INFO, "S3 support was detected on QEMU\n"));\r | |
596 | mS3Supported = TRUE;\r | |
a1726e30 SZ |
597 | Status = PcdSetBoolS (PcdAcpiS3Enable, TRUE);\r |
598 | ASSERT_EFI_ERROR (Status);\r | |
7cdba634 JJ |
599 | }\r |
600 | \r | |
5133d1f1 | 601 | S3Verification ();\r |
869b17cc | 602 | BootModeInitialization ();\r |
bc89fe48 | 603 | AddressWidthInitialization ();\r |
869b17cc | 604 | \r |
f76e9eba JJ |
605 | PublishPeiMemory ();\r |
606 | \r | |
2818c158 | 607 | InitializeRamRegions ();\r |
49ba9447 | 608 | \r |
b621bb0a | 609 | if (mXen) {\r |
c7ea55b9 | 610 | DEBUG ((EFI_D_INFO, "Xen was detected\n"));\r |
b98b4941 | 611 | InitializeXen ();\r |
c7ea55b9 | 612 | }\r |
eec7d420 | 613 | \r |
589756c7 PA |
614 | //\r |
615 | // Query Host Bridge DID\r | |
616 | //\r | |
617 | mHostBridgeDevId = PciRead16 (OVMF_HOSTBRIDGE_DID);\r | |
618 | \r | |
bd386eaf JJ |
619 | if (mBootMode != BOOT_ON_S3_RESUME) {\r |
620 | ReserveEmuVariableNvStore ();\r | |
bd386eaf | 621 | PeiFvInitialization ();\r |
bd386eaf | 622 | MemMapInitialization ();\r |
ab081a50 | 623 | NoexecDxeInitialization ();\r |
bd386eaf | 624 | }\r |
49ba9447 | 625 | \r |
0e20a186 | 626 | MiscInitialization ();\r |
dbab9949 | 627 | InstallFeatureControlCallback ();\r |
49ba9447 | 628 | \r |
629 | return EFI_SUCCESS;\r | |
630 | }\r |