]>
Commit | Line | Data |
---|---|---|
49ba9447 | 1 | /**@file\r |
2 | Platform PEI driver\r | |
3 | \r | |
a1726e30 | 4 | Copyright (c) 2006 - 2016, Intel Corporation. All rights reserved.<BR>\r |
eec7d420 | 5 | Copyright (c) 2011, Andrei Warkentin <andreiw@motorola.com>\r |
6 | \r | |
b26f0cf9 | 7 | SPDX-License-Identifier: BSD-2-Clause-Patent\r |
49ba9447 | 8 | \r |
9 | **/\r | |
10 | \r | |
11 | //\r | |
12 | // The package level header files this module uses\r | |
13 | //\r | |
14 | #include <PiPei.h>\r | |
15 | \r | |
16 | //\r | |
17 | // The Library classes this module consumes\r | |
18 | //\r | |
5133d1f1 | 19 | #include <Library/BaseLib.h>\r |
49ba9447 | 20 | #include <Library/DebugLib.h>\r |
21 | #include <Library/HobLib.h>\r | |
22 | #include <Library/IoLib.h>\r | |
77ba993c | 23 | #include <Library/MemoryAllocationLib.h>\r |
24 | #include <Library/PcdLib.h>\r | |
49ba9447 | 25 | #include <Library/PciLib.h>\r |
26 | #include <Library/PeimEntryPoint.h>\r | |
9ed65b10 | 27 | #include <Library/PeiServicesLib.h>\r |
7cdba634 | 28 | #include <Library/QemuFwCfgLib.h>\r |
687f7521 | 29 | #include <Library/QemuFwCfgS3Lib.h>\r |
49ba9447 | 30 | #include <Library/ResourcePublicationLib.h>\r |
31 | #include <Guid/MemoryTypeInformation.h>\r | |
9ed65b10 | 32 | #include <Ppi/MasterBootMode.h>\r |
931a0c74 | 33 | #include <IndustryStandard/Pci22.h>\r |
97380beb | 34 | #include <OvmfPlatforms.h>\r |
49ba9447 | 35 | \r |
36 | #include "Platform.h"\r | |
3ca15914 | 37 | #include "Cmos.h"\r |
49ba9447 | 38 | \r |
39 | EFI_MEMORY_TYPE_INFORMATION mDefaultMemoryTypeInformation[] = {\r | |
40 | { EfiACPIMemoryNVS, 0x004 },\r | |
991d9563 | 41 | { EfiACPIReclaimMemory, 0x008 },\r |
55cdb67a | 42 | { EfiReservedMemoryType, 0x004 },\r |
991d9563 | 43 | { EfiRuntimeServicesData, 0x024 },\r |
44 | { EfiRuntimeServicesCode, 0x030 },\r | |
45 | { EfiBootServicesCode, 0x180 },\r | |
46 | { EfiBootServicesData, 0xF00 },\r | |
49ba9447 | 47 | { EfiMaxMemoryType, 0x000 }\r |
48 | };\r | |
49 | \r | |
50 | \r | |
9ed65b10 | 51 | EFI_PEI_PPI_DESCRIPTOR mPpiBootMode[] = {\r |
52 | {\r | |
53 | EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r | |
54 | &gEfiPeiMasterBootModePpiGuid,\r | |
55 | NULL\r | |
56 | }\r | |
57 | };\r | |
58 | \r | |
59 | \r | |
589756c7 PA |
60 | UINT16 mHostBridgeDevId;\r |
61 | \r | |
979420df JJ |
62 | EFI_BOOT_MODE mBootMode = BOOT_WITH_FULL_CONFIGURATION;\r |
63 | \r | |
7cdba634 JJ |
64 | BOOLEAN mS3Supported = FALSE;\r |
65 | \r | |
45a70db3 | 66 | UINT32 mMaxCpuCount;\r |
979420df | 67 | \r |
49ba9447 | 68 | VOID\r |
69 | AddIoMemoryBaseSizeHob (\r | |
70 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
71 | UINT64 MemorySize\r | |
72 | )\r | |
73 | {\r | |
991d9563 | 74 | BuildResourceDescriptorHob (\r |
75 | EFI_RESOURCE_MEMORY_MAPPED_IO,\r | |
49ba9447 | 76 | EFI_RESOURCE_ATTRIBUTE_PRESENT |\r |
77 | EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r | |
78 | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r | |
991d9563 | 79 | EFI_RESOURCE_ATTRIBUTE_TESTED,\r |
49ba9447 | 80 | MemoryBase,\r |
81 | MemorySize\r | |
82 | );\r | |
83 | }\r | |
84 | \r | |
eec7d420 | 85 | VOID\r |
86 | AddReservedMemoryBaseSizeHob (\r | |
87 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
cdef34ec LE |
88 | UINT64 MemorySize,\r |
89 | BOOLEAN Cacheable\r | |
eec7d420 | 90 | )\r |
91 | {\r | |
92 | BuildResourceDescriptorHob (\r | |
93 | EFI_RESOURCE_MEMORY_RESERVED,\r | |
94 | EFI_RESOURCE_ATTRIBUTE_PRESENT |\r | |
95 | EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r | |
96 | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r | |
cdef34ec LE |
97 | (Cacheable ?\r |
98 | EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r | |
99 | EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r | |
100 | EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE :\r | |
101 | 0\r | |
102 | ) |\r | |
eec7d420 | 103 | EFI_RESOURCE_ATTRIBUTE_TESTED,\r |
104 | MemoryBase,\r | |
105 | MemorySize\r | |
106 | );\r | |
107 | }\r | |
49ba9447 | 108 | \r |
109 | VOID\r | |
110 | AddIoMemoryRangeHob (\r | |
111 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
112 | EFI_PHYSICAL_ADDRESS MemoryLimit\r | |
113 | )\r | |
114 | {\r | |
115 | AddIoMemoryBaseSizeHob (MemoryBase, (UINT64)(MemoryLimit - MemoryBase));\r | |
116 | }\r | |
117 | \r | |
118 | \r | |
119 | VOID\r | |
120 | AddMemoryBaseSizeHob (\r | |
121 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
122 | UINT64 MemorySize\r | |
123 | )\r | |
124 | {\r | |
991d9563 | 125 | BuildResourceDescriptorHob (\r |
126 | EFI_RESOURCE_SYSTEM_MEMORY,\r | |
49ba9447 | 127 | EFI_RESOURCE_ATTRIBUTE_PRESENT |\r |
128 | EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r | |
129 | EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r | |
130 | EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r | |
131 | EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r | |
132 | EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE |\r | |
991d9563 | 133 | EFI_RESOURCE_ATTRIBUTE_TESTED,\r |
49ba9447 | 134 | MemoryBase,\r |
135 | MemorySize\r | |
136 | );\r | |
137 | }\r | |
138 | \r | |
139 | \r | |
140 | VOID\r | |
141 | AddMemoryRangeHob (\r | |
142 | EFI_PHYSICAL_ADDRESS MemoryBase,\r | |
143 | EFI_PHYSICAL_ADDRESS MemoryLimit\r | |
144 | )\r | |
145 | {\r | |
146 | AddMemoryBaseSizeHob (MemoryBase, (UINT64)(MemoryLimit - MemoryBase));\r | |
147 | }\r | |
148 | \r | |
c0e10976 | 149 | \r |
bb6a9a93 | 150 | VOID\r |
4b455f7b | 151 | MemMapInitialization (\r |
bb6a9a93 WL |
152 | VOID\r |
153 | )\r | |
154 | {\r | |
32e083c7 LE |
155 | UINT64 PciIoBase;\r |
156 | UINT64 PciIoSize;\r | |
157 | RETURN_STATUS PcdStatus;\r | |
c4df7fd0 LE |
158 | \r |
159 | PciIoBase = 0xC000;\r | |
160 | PciIoSize = 0x4000;\r | |
161 | \r | |
bb6a9a93 WL |
162 | //\r |
163 | // Create Memory Type Information HOB\r | |
164 | //\r | |
165 | BuildGuidDataHob (\r | |
166 | &gEfiMemoryTypeInformationGuid,\r | |
167 | mDefaultMemoryTypeInformation,\r | |
168 | sizeof(mDefaultMemoryTypeInformation)\r | |
169 | );\r | |
170 | \r | |
bb6a9a93 WL |
171 | //\r |
172 | // Video memory + Legacy BIOS region\r | |
173 | //\r | |
174 | AddIoMemoryRangeHob (0x0A0000, BASE_1MB);\r | |
175 | \r | |
4b455f7b | 176 | if (!mXen) {\r |
7b8fe635 | 177 | UINT64 PciExBarBase;\r |
c68d3a69 | 178 | UINT32 PciBase;\r |
03845e90 | 179 | UINT32 PciSize;\r |
c68d3a69 | 180 | \r |
02d6f4ce | 181 | PciExBarBase = 0;\r |
39b9a5ff | 182 | PciBase = (mQemuUc32Base < BASE_2GB) ? BASE_2GB : mQemuUc32Base;\r |
c68d3a69 LE |
183 | if (mHostBridgeDevId == INTEL_Q35_MCH_DEVICE_ID) {\r |
184 | //\r | |
75136b29 LE |
185 | // The 32-bit PCI host aperture is expected to fall between the top of\r |
186 | // low RAM and the base of the MMCONFIG area.\r | |
c68d3a69 | 187 | //\r |
7b8fe635 | 188 | PciExBarBase = FixedPcdGet64 (PcdPciExpressBaseAddress);\r |
75136b29 | 189 | ASSERT (PciBase < PciExBarBase);\r |
7b8fe635 | 190 | ASSERT (PciExBarBase <= MAX_UINT32 - SIZE_256MB);\r |
75136b29 | 191 | PciSize = (UINT32)(PciExBarBase - PciBase);\r |
c68d3a69 | 192 | } else {\r |
60e95bf5 | 193 | PciSize = 0xFC000000 - PciBase;\r |
c68d3a69 | 194 | }\r |
49ba9447 | 195 | \r |
4b455f7b JJ |
196 | //\r |
197 | // address purpose size\r | |
198 | // ------------ -------- -------------------------\r | |
199 | // max(top, 2g) PCI MMIO 0xFC000000 - max(top, 2g)\r | |
200 | // 0xFC000000 gap 44 MB\r | |
201 | // 0xFEC00000 IO-APIC 4 KB\r | |
202 | // 0xFEC01000 gap 1020 KB\r | |
203 | // 0xFED00000 HPET 1 KB\r | |
90721ba5 PA |
204 | // 0xFED00400 gap 111 KB\r |
205 | // 0xFED1C000 gap (PIIX4) / RCRB (ICH9) 16 KB\r | |
206 | // 0xFED20000 gap 896 KB\r | |
4b455f7b JJ |
207 | // 0xFEE00000 LAPIC 1 MB\r |
208 | //\r | |
03845e90 | 209 | AddIoMemoryBaseSizeHob (PciBase, PciSize);\r |
32e083c7 LE |
210 | PcdStatus = PcdSet64S (PcdPciMmio32Base, PciBase);\r |
211 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
212 | PcdStatus = PcdSet64S (PcdPciMmio32Size, PciSize);\r | |
213 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
214 | \r | |
4b455f7b JJ |
215 | AddIoMemoryBaseSizeHob (0xFEC00000, SIZE_4KB);\r |
216 | AddIoMemoryBaseSizeHob (0xFED00000, SIZE_1KB);\r | |
90721ba5 PA |
217 | if (mHostBridgeDevId == INTEL_Q35_MCH_DEVICE_ID) {\r |
218 | AddIoMemoryBaseSizeHob (ICH9_ROOT_COMPLEX_BASE, SIZE_16KB);\r | |
7b8fe635 LE |
219 | //\r |
220 | // Note: there should be an\r | |
221 | //\r | |
222 | // AddIoMemoryBaseSizeHob (PciExBarBase, SIZE_256MB);\r | |
223 | //\r | |
224 | // call below, just like the one above for RCBA. However, Linux insists\r | |
225 | // that the MMCONFIG area be marked in the E820 or UEFI memory map as\r | |
226 | // "reserved memory" -- Linux does not content itself with a simple gap\r | |
227 | // in the memory map wherever the MCFG ACPI table points to.\r | |
228 | //\r | |
229 | // This appears to be a safety measure. The PCI Firmware Specification\r | |
230 | // (rev 3.1) says in 4.1.2. "MCFG Table Description": "The resources can\r | |
231 | // *optionally* be returned in [...] EFIGetMemoryMap as reserved memory\r | |
232 | // [...]". (Emphasis added here.)\r | |
233 | //\r | |
234 | // Normally we add memory resource descriptor HOBs in\r | |
235 | // QemuInitializeRam(), and pre-allocate from those with memory\r | |
236 | // allocation HOBs in InitializeRamRegions(). However, the MMCONFIG area\r | |
237 | // is most definitely not RAM; so, as an exception, cover it with\r | |
238 | // uncacheable reserved memory right here.\r | |
239 | //\r | |
240 | AddReservedMemoryBaseSizeHob (PciExBarBase, SIZE_256MB, FALSE);\r | |
241 | BuildMemoryAllocationHob (PciExBarBase, SIZE_256MB,\r | |
242 | EfiReservedMemoryType);\r | |
90721ba5 | 243 | }\r |
4b455f7b | 244 | AddIoMemoryBaseSizeHob (PcdGet32(PcdCpuLocalApicBaseAddress), SIZE_1MB);\r |
bba734ab LE |
245 | \r |
246 | //\r | |
247 | // On Q35, the IO Port space is available for PCI resource allocations from\r | |
248 | // 0x6000 up.\r | |
249 | //\r | |
250 | if (mHostBridgeDevId == INTEL_Q35_MCH_DEVICE_ID) {\r | |
251 | PciIoBase = 0x6000;\r | |
252 | PciIoSize = 0xA000;\r | |
253 | ASSERT ((ICH9_PMBASE_VALUE & 0xF000) < PciIoBase);\r | |
254 | }\r | |
4b455f7b | 255 | }\r |
c4df7fd0 LE |
256 | \r |
257 | //\r | |
258 | // Add PCI IO Port space available for PCI resource allocations.\r | |
259 | //\r | |
260 | BuildResourceDescriptorHob (\r | |
261 | EFI_RESOURCE_IO,\r | |
262 | EFI_RESOURCE_ATTRIBUTE_PRESENT |\r | |
263 | EFI_RESOURCE_ATTRIBUTE_INITIALIZED,\r | |
264 | PciIoBase,\r | |
265 | PciIoSize\r | |
266 | );\r | |
32e083c7 LE |
267 | PcdStatus = PcdSet64S (PcdPciIoBase, PciIoBase);\r |
268 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
269 | PcdStatus = PcdSet64S (PcdPciIoSize, PciIoSize);\r | |
270 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
49ba9447 | 271 | }\r |
272 | \r | |
ab081a50 LE |
273 | EFI_STATUS\r |
274 | GetNamedFwCfgBoolean (\r | |
275 | IN CHAR8 *FwCfgFileName,\r | |
276 | OUT BOOLEAN *Setting\r | |
277 | )\r | |
278 | {\r | |
279 | EFI_STATUS Status;\r | |
280 | FIRMWARE_CONFIG_ITEM FwCfgItem;\r | |
281 | UINTN FwCfgSize;\r | |
282 | UINT8 Value[3];\r | |
283 | \r | |
284 | Status = QemuFwCfgFindFile (FwCfgFileName, &FwCfgItem, &FwCfgSize);\r | |
285 | if (EFI_ERROR (Status)) {\r | |
286 | return Status;\r | |
287 | }\r | |
288 | if (FwCfgSize > sizeof Value) {\r | |
289 | return EFI_BAD_BUFFER_SIZE;\r | |
290 | }\r | |
291 | QemuFwCfgSelectItem (FwCfgItem);\r | |
292 | QemuFwCfgReadBytes (FwCfgSize, Value);\r | |
293 | \r | |
294 | if ((FwCfgSize == 1) ||\r | |
295 | (FwCfgSize == 2 && Value[1] == '\n') ||\r | |
296 | (FwCfgSize == 3 && Value[1] == '\r' && Value[2] == '\n')) {\r | |
297 | switch (Value[0]) {\r | |
298 | case '0':\r | |
299 | case 'n':\r | |
300 | case 'N':\r | |
301 | *Setting = FALSE;\r | |
302 | return EFI_SUCCESS;\r | |
303 | \r | |
304 | case '1':\r | |
305 | case 'y':\r | |
306 | case 'Y':\r | |
307 | *Setting = TRUE;\r | |
308 | return EFI_SUCCESS;\r | |
309 | \r | |
310 | default:\r | |
311 | break;\r | |
312 | }\r | |
313 | }\r | |
314 | return EFI_PROTOCOL_ERROR;\r | |
315 | }\r | |
316 | \r | |
317 | #define UPDATE_BOOLEAN_PCD_FROM_FW_CFG(TokenName) \\r | |
318 | do { \\r | |
32e083c7 LE |
319 | BOOLEAN Setting; \\r |
320 | RETURN_STATUS PcdStatus; \\r | |
ab081a50 LE |
321 | \\r |
322 | if (!EFI_ERROR (GetNamedFwCfgBoolean ( \\r | |
323 | "opt/ovmf/" #TokenName, &Setting))) { \\r | |
32e083c7 LE |
324 | PcdStatus = PcdSetBoolS (TokenName, Setting); \\r |
325 | ASSERT_RETURN_ERROR (PcdStatus); \\r | |
ab081a50 LE |
326 | } \\r |
327 | } while (0)\r | |
328 | \r | |
329 | VOID\r | |
330 | NoexecDxeInitialization (\r | |
331 | VOID\r | |
332 | )\r | |
333 | {\r | |
334 | UPDATE_BOOLEAN_PCD_FROM_FW_CFG (PcdPropertiesTableEnable);\r | |
335 | UPDATE_BOOLEAN_PCD_FROM_FW_CFG (PcdSetNxForStack);\r | |
336 | }\r | |
49ba9447 | 337 | \r |
7b8fe635 LE |
338 | VOID\r |
339 | PciExBarInitialization (\r | |
340 | VOID\r | |
341 | )\r | |
342 | {\r | |
343 | union {\r | |
344 | UINT64 Uint64;\r | |
345 | UINT32 Uint32[2];\r | |
346 | } PciExBarBase;\r | |
347 | \r | |
348 | //\r | |
349 | // We only support the 256MB size for the MMCONFIG area:\r | |
350 | // 256 buses * 32 devices * 8 functions * 4096 bytes config space.\r | |
351 | //\r | |
352 | // The masks used below enforce the Q35 requirements that the MMCONFIG area\r | |
353 | // be (a) correctly aligned -- here at 256 MB --, (b) located under 64 GB.\r | |
354 | //\r | |
355 | // Note that (b) also ensures that the minimum address width we have\r | |
356 | // determined in AddressWidthInitialization(), i.e., 36 bits, will suffice\r | |
357 | // for DXE's page tables to cover the MMCONFIG area.\r | |
358 | //\r | |
359 | PciExBarBase.Uint64 = FixedPcdGet64 (PcdPciExpressBaseAddress);\r | |
360 | ASSERT ((PciExBarBase.Uint32[1] & MCH_PCIEXBAR_HIGHMASK) == 0);\r | |
361 | ASSERT ((PciExBarBase.Uint32[0] & MCH_PCIEXBAR_LOWMASK) == 0);\r | |
362 | \r | |
363 | //\r | |
364 | // Clear the PCIEXBAREN bit first, before programming the high register.\r | |
365 | //\r | |
366 | PciWrite32 (DRAMC_REGISTER_Q35 (MCH_PCIEXBAR_LOW), 0);\r | |
367 | \r | |
368 | //\r | |
369 | // Program the high register. Then program the low register, setting the\r | |
370 | // MMCONFIG area size and enabling decoding at once.\r | |
371 | //\r | |
372 | PciWrite32 (DRAMC_REGISTER_Q35 (MCH_PCIEXBAR_HIGH), PciExBarBase.Uint32[1]);\r | |
373 | PciWrite32 (\r | |
374 | DRAMC_REGISTER_Q35 (MCH_PCIEXBAR_LOW),\r | |
375 | PciExBarBase.Uint32[0] | MCH_PCIEXBAR_BUS_FF | MCH_PCIEXBAR_EN\r | |
376 | );\r | |
377 | }\r | |
378 | \r | |
49ba9447 | 379 | VOID\r |
380 | MiscInitialization (\r | |
0e20a186 | 381 | VOID\r |
49ba9447 | 382 | )\r |
383 | {\r | |
32e083c7 LE |
384 | UINTN PmCmd;\r |
385 | UINTN Pmba;\r | |
386 | UINT32 PmbaAndVal;\r | |
387 | UINT32 PmbaOrVal;\r | |
388 | UINTN AcpiCtlReg;\r | |
389 | UINT8 AcpiEnBit;\r | |
390 | RETURN_STATUS PcdStatus;\r | |
97380beb | 391 | \r |
49ba9447 | 392 | //\r |
393 | // Disable A20 Mask\r | |
394 | //\r | |
55cdb67a | 395 | IoOr8 (0x92, BIT1);\r |
49ba9447 | 396 | \r |
397 | //\r | |
86a14b0a LE |
398 | // Build the CPU HOB with guest RAM size dependent address width and 16-bits\r |
399 | // of IO space. (Side note: unlike other HOBs, the CPU HOB is needed during\r | |
400 | // S3 resume as well, so we build it unconditionally.)\r | |
49ba9447 | 401 | //\r |
86a14b0a | 402 | BuildCpuHob (mPhysMemAddressWidth, 16);\r |
c756b2ab | 403 | \r |
97380beb | 404 | //\r |
589756c7 | 405 | // Determine platform type and save Host Bridge DID to PCD\r |
97380beb | 406 | //\r |
589756c7 | 407 | switch (mHostBridgeDevId) {\r |
97380beb | 408 | case INTEL_82441_DEVICE_ID:\r |
e2ab3f81 | 409 | PmCmd = POWER_MGMT_REGISTER_PIIX4 (PCI_COMMAND_OFFSET);\r |
da372167 | 410 | Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);\r |
1466b76f LE |
411 | PmbaAndVal = ~(UINT32)PIIX4_PMBA_MASK;\r |
412 | PmbaOrVal = PIIX4_PMBA_VALUE;\r | |
da372167 LE |
413 | AcpiCtlReg = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMREGMISC);\r |
414 | AcpiEnBit = PIIX4_PMREGMISC_PMIOSE;\r | |
97380beb GS |
415 | break;\r |
416 | case INTEL_Q35_MCH_DEVICE_ID:\r | |
e2ab3f81 | 417 | PmCmd = POWER_MGMT_REGISTER_Q35 (PCI_COMMAND_OFFSET);\r |
bc9d05d6 | 418 | Pmba = POWER_MGMT_REGISTER_Q35 (ICH9_PMBASE);\r |
1466b76f LE |
419 | PmbaAndVal = ~(UINT32)ICH9_PMBASE_MASK;\r |
420 | PmbaOrVal = ICH9_PMBASE_VALUE;\r | |
bc9d05d6 LE |
421 | AcpiCtlReg = POWER_MGMT_REGISTER_Q35 (ICH9_ACPI_CNTL);\r |
422 | AcpiEnBit = ICH9_ACPI_CNTL_ACPI_EN;\r | |
97380beb GS |
423 | break;\r |
424 | default:\r | |
425 | DEBUG ((EFI_D_ERROR, "%a: Unknown Host Bridge Device ID: 0x%04x\n",\r | |
589756c7 | 426 | __FUNCTION__, mHostBridgeDevId));\r |
97380beb GS |
427 | ASSERT (FALSE);\r |
428 | return;\r | |
429 | }\r | |
32e083c7 LE |
430 | PcdStatus = PcdSet16S (PcdOvmfHostBridgePciDevId, mHostBridgeDevId);\r |
431 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
97380beb | 432 | \r |
0e20a186 | 433 | //\r |
e2ab3f81 GS |
434 | // If the appropriate IOspace enable bit is set, assume the ACPI PMBA\r |
435 | // has been configured (e.g., by Xen) and skip the setup here.\r | |
436 | // This matches the logic in AcpiTimerLibConstructor ().\r | |
0e20a186 | 437 | //\r |
e2ab3f81 | 438 | if ((PciRead8 (AcpiCtlReg) & AcpiEnBit) == 0) {\r |
eec7d420 | 439 | //\r |
e2ab3f81 | 440 | // The PEI phase should be exited with fully accessibe ACPI PM IO space:\r |
931a0c74 | 441 | // 1. set PMBA\r |
eec7d420 | 442 | //\r |
1466b76f | 443 | PciAndThenOr32 (Pmba, PmbaAndVal, PmbaOrVal);\r |
931a0c74 | 444 | \r |
445 | //\r | |
446 | // 2. set PCICMD/IOSE\r | |
447 | //\r | |
97380beb | 448 | PciOr8 (PmCmd, EFI_PCI_COMMAND_IO_SPACE);\r |
931a0c74 | 449 | \r |
450 | //\r | |
e2ab3f81 | 451 | // 3. set ACPI PM IO enable bit (PMREGMISC:PMIOSE or ACPI_CNTL:ACPI_EN)\r |
931a0c74 | 452 | //\r |
e2ab3f81 | 453 | PciOr8 (AcpiCtlReg, AcpiEnBit);\r |
eec7d420 | 454 | }\r |
90721ba5 PA |
455 | \r |
456 | if (mHostBridgeDevId == INTEL_Q35_MCH_DEVICE_ID) {\r | |
457 | //\r | |
458 | // Set Root Complex Register Block BAR\r | |
459 | //\r | |
460 | PciWrite32 (\r | |
461 | POWER_MGMT_REGISTER_Q35 (ICH9_RCBA),\r | |
462 | ICH9_ROOT_COMPLEX_BASE | ICH9_RCBA_EN\r | |
463 | );\r | |
7b8fe635 LE |
464 | \r |
465 | //\r | |
466 | // Set PCI Express Register Range Base Address\r | |
467 | //\r | |
468 | PciExBarInitialization ();\r | |
90721ba5 | 469 | }\r |
49ba9447 | 470 | }\r |
471 | \r | |
472 | \r | |
9ed65b10 | 473 | VOID\r |
474 | BootModeInitialization (\r | |
8f5ca05b | 475 | VOID\r |
9ed65b10 | 476 | )\r |
477 | {\r | |
8f5ca05b LE |
478 | EFI_STATUS Status;\r |
479 | \r | |
480 | if (CmosRead8 (0xF) == 0xFE) {\r | |
979420df | 481 | mBootMode = BOOT_ON_S3_RESUME;\r |
8f5ca05b | 482 | }\r |
9be75189 | 483 | CmosWrite8 (0xF, 0x00);\r |
667bf1e4 | 484 | \r |
979420df | 485 | Status = PeiServicesSetBootMode (mBootMode);\r |
667bf1e4 | 486 | ASSERT_EFI_ERROR (Status);\r |
487 | \r | |
488 | Status = PeiServicesInstallPpi (mPpiBootMode);\r | |
489 | ASSERT_EFI_ERROR (Status);\r | |
9ed65b10 | 490 | }\r |
491 | \r | |
492 | \r | |
77ba993c | 493 | VOID\r |
494 | ReserveEmuVariableNvStore (\r | |
495 | )\r | |
496 | {\r | |
497 | EFI_PHYSICAL_ADDRESS VariableStore;\r | |
32e083c7 | 498 | RETURN_STATUS PcdStatus;\r |
77ba993c | 499 | \r |
500 | //\r | |
501 | // Allocate storage for NV variables early on so it will be\r | |
502 | // at a consistent address. Since VM memory is preserved\r | |
503 | // across reboots, this allows the NV variable storage to survive\r | |
504 | // a VM reboot.\r | |
505 | //\r | |
506 | VariableStore =\r | |
507 | (EFI_PHYSICAL_ADDRESS)(UINTN)\r | |
c9e7907d LE |
508 | AllocateRuntimePages (\r |
509 | EFI_SIZE_TO_PAGES (2 * PcdGet32 (PcdFlashNvStorageFtwSpareSize))\r | |
27f58ea1 | 510 | );\r |
77ba993c | 511 | DEBUG ((EFI_D_INFO,\r |
c9e7907d | 512 | "Reserved variable store memory: 0x%lX; size: %dkb\n",\r |
77ba993c | 513 | VariableStore,\r |
c9e7907d | 514 | (2 * PcdGet32 (PcdFlashNvStorageFtwSpareSize)) / 1024\r |
77ba993c | 515 | ));\r |
32e083c7 LE |
516 | PcdStatus = PcdSet64S (PcdEmuVariableNvStoreReserved, VariableStore);\r |
517 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
77ba993c | 518 | }\r |
519 | \r | |
520 | \r | |
3ca15914 | 521 | VOID\r |
522 | DebugDumpCmos (\r | |
523 | VOID\r | |
524 | )\r | |
525 | {\r | |
6394c35a | 526 | UINT32 Loop;\r |
3ca15914 | 527 | \r |
528 | DEBUG ((EFI_D_INFO, "CMOS:\n"));\r | |
529 | \r | |
530 | for (Loop = 0; Loop < 0x80; Loop++) {\r | |
531 | if ((Loop % 0x10) == 0) {\r | |
532 | DEBUG ((EFI_D_INFO, "%02x:", Loop));\r | |
533 | }\r | |
534 | DEBUG ((EFI_D_INFO, " %02x", CmosRead8 (Loop)));\r | |
535 | if ((Loop % 0x10) == 0xf) {\r | |
536 | DEBUG ((EFI_D_INFO, "\n"));\r | |
537 | }\r | |
538 | }\r | |
539 | }\r | |
540 | \r | |
541 | \r | |
5133d1f1 LE |
542 | VOID\r |
543 | S3Verification (\r | |
544 | VOID\r | |
545 | )\r | |
546 | {\r | |
547 | #if defined (MDE_CPU_X64)\r | |
548 | if (FeaturePcdGet (PcdSmmSmramRequire) && mS3Supported) {\r | |
549 | DEBUG ((EFI_D_ERROR,\r | |
550 | "%a: S3Resume2Pei doesn't support X64 PEI + SMM yet.\n", __FUNCTION__));\r | |
551 | DEBUG ((EFI_D_ERROR,\r | |
552 | "%a: Please disable S3 on the QEMU command line (see the README),\n",\r | |
553 | __FUNCTION__));\r | |
554 | DEBUG ((EFI_D_ERROR,\r | |
555 | "%a: or build OVMF with \"OvmfPkgIa32X64.dsc\".\n", __FUNCTION__));\r | |
556 | ASSERT (FALSE);\r | |
557 | CpuDeadLoop ();\r | |
558 | }\r | |
559 | #endif\r | |
560 | }\r | |
561 | \r | |
562 | \r | |
45a70db3 LE |
563 | /**\r |
564 | Fetch the number of boot CPUs from QEMU and expose it to UefiCpuPkg modules.\r | |
565 | Set the mMaxCpuCount variable.\r | |
566 | **/\r | |
567 | VOID\r | |
568 | MaxCpuCountInitialization (\r | |
569 | VOID\r | |
570 | )\r | |
571 | {\r | |
572 | UINT16 ProcessorCount;\r | |
573 | RETURN_STATUS PcdStatus;\r | |
574 | \r | |
575 | QemuFwCfgSelectItem (QemuFwCfgItemSmpCpuCount);\r | |
576 | ProcessorCount = QemuFwCfgRead16 ();\r | |
577 | //\r | |
578 | // If the fw_cfg key or fw_cfg entirely is unavailable, load mMaxCpuCount\r | |
579 | // from the PCD default. No change to PCDs.\r | |
580 | //\r | |
581 | if (ProcessorCount == 0) {\r | |
582 | mMaxCpuCount = PcdGet32 (PcdCpuMaxLogicalProcessorNumber);\r | |
583 | return;\r | |
584 | }\r | |
585 | //\r | |
586 | // Otherwise, set mMaxCpuCount to the value reported by QEMU.\r | |
587 | //\r | |
588 | mMaxCpuCount = ProcessorCount;\r | |
589 | //\r | |
590 | // Additionally, tell UefiCpuPkg modules (a) the exact number of VCPUs, (b)\r | |
591 | // to wait, in the initial AP bringup, exactly as long as it takes for all of\r | |
592 | // the APs to report in. For this, we set the longest representable timeout\r | |
593 | // (approx. 71 minutes).\r | |
594 | //\r | |
595 | PcdStatus = PcdSet32S (PcdCpuMaxLogicalProcessorNumber, ProcessorCount);\r | |
596 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
597 | PcdStatus = PcdSet32S (PcdCpuApInitTimeOutInMicroSeconds, MAX_UINT32);\r | |
598 | ASSERT_RETURN_ERROR (PcdStatus);\r | |
599 | DEBUG ((DEBUG_INFO, "%a: QEMU reports %d processor(s)\n", __FUNCTION__,\r | |
600 | ProcessorCount));\r | |
601 | }\r | |
602 | \r | |
603 | \r | |
49ba9447 | 604 | /**\r |
605 | Perform Platform PEI initialization.\r | |
606 | \r | |
607 | @param FileHandle Handle of the file being invoked.\r | |
608 | @param PeiServices Describes the list of possible PEI Services.\r | |
609 | \r | |
610 | @return EFI_SUCCESS The PEIM initialized successfully.\r | |
611 | \r | |
612 | **/\r | |
613 | EFI_STATUS\r | |
614 | EFIAPI\r | |
615 | InitializePlatform (\r | |
616 | IN EFI_PEI_FILE_HANDLE FileHandle,\r | |
617 | IN CONST EFI_PEI_SERVICES **PeiServices\r | |
618 | )\r | |
619 | {\r | |
a1726e30 SZ |
620 | EFI_STATUS Status;\r |
621 | \r | |
7707c9fd | 622 | DEBUG ((DEBUG_INFO, "Platform PEIM Loaded\n"));\r |
49ba9447 | 623 | \r |
3ca15914 | 624 | DebugDumpCmos ();\r |
625 | \r | |
b98b4941 | 626 | XenDetect ();\r |
c7ea55b9 | 627 | \r |
7cdba634 JJ |
628 | if (QemuFwCfgS3Enabled ()) {\r |
629 | DEBUG ((EFI_D_INFO, "S3 support was detected on QEMU\n"));\r | |
630 | mS3Supported = TRUE;\r | |
a1726e30 SZ |
631 | Status = PcdSetBoolS (PcdAcpiS3Enable, TRUE);\r |
632 | ASSERT_EFI_ERROR (Status);\r | |
7cdba634 JJ |
633 | }\r |
634 | \r | |
5133d1f1 | 635 | S3Verification ();\r |
869b17cc | 636 | BootModeInitialization ();\r |
bc89fe48 | 637 | AddressWidthInitialization ();\r |
45a70db3 | 638 | MaxCpuCountInitialization ();\r |
869b17cc | 639 | \r |
d5e06444 LE |
640 | //\r |
641 | // Query Host Bridge DID\r | |
642 | //\r | |
643 | mHostBridgeDevId = PciRead16 (OVMF_HOSTBRIDGE_DID);\r | |
644 | \r | |
23bfb5c0 LE |
645 | if (FeaturePcdGet (PcdSmmSmramRequire)) {\r |
646 | Q35TsegMbytesInitialization ();\r | |
647 | }\r | |
648 | \r | |
f76e9eba JJ |
649 | PublishPeiMemory ();\r |
650 | \r | |
2818c158 | 651 | InitializeRamRegions ();\r |
49ba9447 | 652 | \r |
b621bb0a | 653 | if (mXen) {\r |
c7ea55b9 | 654 | DEBUG ((EFI_D_INFO, "Xen was detected\n"));\r |
b98b4941 | 655 | InitializeXen ();\r |
c7ea55b9 | 656 | }\r |
eec7d420 | 657 | \r |
bd386eaf | 658 | if (mBootMode != BOOT_ON_S3_RESUME) {\r |
5e167d7e LE |
659 | if (!FeaturePcdGet (PcdSmmSmramRequire)) {\r |
660 | ReserveEmuVariableNvStore ();\r | |
661 | }\r | |
bd386eaf | 662 | PeiFvInitialization ();\r |
bd386eaf | 663 | MemMapInitialization ();\r |
ab081a50 | 664 | NoexecDxeInitialization ();\r |
bd386eaf | 665 | }\r |
49ba9447 | 666 | \r |
d20ae95a | 667 | InstallClearCacheCallback ();\r |
13b5d743 | 668 | AmdSevInitialize ();\r |
0e20a186 | 669 | MiscInitialization ();\r |
dbab9949 | 670 | InstallFeatureControlCallback ();\r |
49ba9447 | 671 | \r |
672 | return EFI_SUCCESS;\r | |
673 | }\r |