]>
Commit | Line | Data |
---|---|---|
6aa8b732 AK |
1 | /* |
2 | * Kernel-based Virtual Machine driver for Linux | |
3 | * | |
4 | * AMD SVM support | |
5 | * | |
6 | * Copyright (C) 2006 Qumranet, Inc. | |
9611c187 | 7 | * Copyright 2010 Red Hat, Inc. and/or its affiliates. |
6aa8b732 AK |
8 | * |
9 | * Authors: | |
10 | * Yaniv Kamay <yaniv@qumranet.com> | |
11 | * Avi Kivity <avi@qumranet.com> | |
12 | * | |
13 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
14 | * the COPYING file in the top-level directory. | |
15 | * | |
16 | */ | |
edf88417 AK |
17 | #include <linux/kvm_host.h> |
18 | ||
85f455f7 | 19 | #include "irq.h" |
1d737c8a | 20 | #include "mmu.h" |
5fdbf976 | 21 | #include "kvm_cache_regs.h" |
fe4c7b19 | 22 | #include "x86.h" |
e495606d | 23 | |
6aa8b732 | 24 | #include <linux/module.h> |
9d8f549d | 25 | #include <linux/kernel.h> |
6aa8b732 AK |
26 | #include <linux/vmalloc.h> |
27 | #include <linux/highmem.h> | |
e8edc6e0 | 28 | #include <linux/sched.h> |
229456fc | 29 | #include <linux/ftrace_event.h> |
5a0e3ad6 | 30 | #include <linux/slab.h> |
6aa8b732 | 31 | |
67ec6607 | 32 | #include <asm/tlbflush.h> |
e495606d | 33 | #include <asm/desc.h> |
631bc487 | 34 | #include <asm/kvm_para.h> |
6aa8b732 | 35 | |
63d1142f | 36 | #include <asm/virtext.h> |
229456fc | 37 | #include "trace.h" |
63d1142f | 38 | |
4ecac3fd AK |
39 | #define __ex(x) __kvm_handle_fault_on_reboot(x) |
40 | ||
6aa8b732 AK |
41 | MODULE_AUTHOR("Qumranet"); |
42 | MODULE_LICENSE("GPL"); | |
43 | ||
44 | #define IOPM_ALLOC_ORDER 2 | |
45 | #define MSRPM_ALLOC_ORDER 1 | |
46 | ||
6aa8b732 AK |
47 | #define SEG_TYPE_LDT 2 |
48 | #define SEG_TYPE_BUSY_TSS16 3 | |
49 | ||
6bc31bdc AP |
50 | #define SVM_FEATURE_NPT (1 << 0) |
51 | #define SVM_FEATURE_LBRV (1 << 1) | |
52 | #define SVM_FEATURE_SVML (1 << 2) | |
53 | #define SVM_FEATURE_NRIP (1 << 3) | |
ddce97aa AP |
54 | #define SVM_FEATURE_TSC_RATE (1 << 4) |
55 | #define SVM_FEATURE_VMCB_CLEAN (1 << 5) | |
56 | #define SVM_FEATURE_FLUSH_ASID (1 << 6) | |
57 | #define SVM_FEATURE_DECODE_ASSIST (1 << 7) | |
6bc31bdc | 58 | #define SVM_FEATURE_PAUSE_FILTER (1 << 10) |
80b7706e | 59 | |
410e4d57 JR |
60 | #define NESTED_EXIT_HOST 0 /* Exit handled on host level */ |
61 | #define NESTED_EXIT_DONE 1 /* Exit caused nested vmexit */ | |
62 | #define NESTED_EXIT_CONTINUE 2 /* Further checks needed */ | |
63 | ||
24e09cbf JR |
64 | #define DEBUGCTL_RESERVED_BITS (~(0x3fULL)) |
65 | ||
67ec6607 JR |
66 | static bool erratum_383_found __read_mostly; |
67 | ||
6c8166a7 AK |
68 | static const u32 host_save_user_msrs[] = { |
69 | #ifdef CONFIG_X86_64 | |
70 | MSR_STAR, MSR_LSTAR, MSR_CSTAR, MSR_SYSCALL_MASK, MSR_KERNEL_GS_BASE, | |
71 | MSR_FS_BASE, | |
72 | #endif | |
73 | MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP, | |
74 | }; | |
75 | ||
76 | #define NR_HOST_SAVE_USER_MSRS ARRAY_SIZE(host_save_user_msrs) | |
77 | ||
78 | struct kvm_vcpu; | |
79 | ||
e6aa9abd JR |
80 | struct nested_state { |
81 | struct vmcb *hsave; | |
82 | u64 hsave_msr; | |
4a810181 | 83 | u64 vm_cr_msr; |
e6aa9abd JR |
84 | u64 vmcb; |
85 | ||
86 | /* These are the merged vectors */ | |
87 | u32 *msrpm; | |
88 | ||
89 | /* gpa pointers to the real vectors */ | |
90 | u64 vmcb_msrpm; | |
ce2ac085 | 91 | u64 vmcb_iopm; |
aad42c64 | 92 | |
cd3ff653 JR |
93 | /* A VMEXIT is required but not yet emulated */ |
94 | bool exit_required; | |
95 | ||
cda00082 JR |
96 | /* |
97 | * If we vmexit during an instruction emulation we need this to restore | |
98 | * the l1 guest rip after the emulation | |
99 | */ | |
100 | unsigned long vmexit_rip; | |
101 | unsigned long vmexit_rsp; | |
102 | unsigned long vmexit_rax; | |
103 | ||
aad42c64 | 104 | /* cache for intercepts of the guest */ |
4ee546b4 | 105 | u32 intercept_cr; |
3aed041a | 106 | u32 intercept_dr; |
aad42c64 JR |
107 | u32 intercept_exceptions; |
108 | u64 intercept; | |
109 | ||
5bd2edc3 JR |
110 | /* Nested Paging related state */ |
111 | u64 nested_cr3; | |
e6aa9abd JR |
112 | }; |
113 | ||
323c3d80 JR |
114 | #define MSRPM_OFFSETS 16 |
115 | static u32 msrpm_offsets[MSRPM_OFFSETS] __read_mostly; | |
116 | ||
6c8166a7 AK |
117 | struct vcpu_svm { |
118 | struct kvm_vcpu vcpu; | |
119 | struct vmcb *vmcb; | |
120 | unsigned long vmcb_pa; | |
121 | struct svm_cpu_data *svm_data; | |
122 | uint64_t asid_generation; | |
123 | uint64_t sysenter_esp; | |
124 | uint64_t sysenter_eip; | |
125 | ||
126 | u64 next_rip; | |
127 | ||
128 | u64 host_user_msrs[NR_HOST_SAVE_USER_MSRS]; | |
afe9e66f | 129 | struct { |
dacccfdd AK |
130 | u16 fs; |
131 | u16 gs; | |
132 | u16 ldt; | |
afe9e66f AK |
133 | u64 gs_base; |
134 | } host; | |
6c8166a7 AK |
135 | |
136 | u32 *msrpm; | |
6c8166a7 | 137 | |
e6aa9abd | 138 | struct nested_state nested; |
6be7d306 JK |
139 | |
140 | bool nmi_singlestep; | |
66b7138f JK |
141 | |
142 | unsigned int3_injected; | |
143 | unsigned long int3_rip; | |
631bc487 | 144 | u32 apf_reason; |
6c8166a7 AK |
145 | }; |
146 | ||
455716fa JR |
147 | #define MSR_INVALID 0xffffffffU |
148 | ||
ac72a9b7 JR |
149 | static struct svm_direct_access_msrs { |
150 | u32 index; /* Index of the MSR */ | |
151 | bool always; /* True if intercept is always on */ | |
152 | } direct_access_msrs[] = { | |
8c06585d | 153 | { .index = MSR_STAR, .always = true }, |
ac72a9b7 JR |
154 | { .index = MSR_IA32_SYSENTER_CS, .always = true }, |
155 | #ifdef CONFIG_X86_64 | |
156 | { .index = MSR_GS_BASE, .always = true }, | |
157 | { .index = MSR_FS_BASE, .always = true }, | |
158 | { .index = MSR_KERNEL_GS_BASE, .always = true }, | |
159 | { .index = MSR_LSTAR, .always = true }, | |
160 | { .index = MSR_CSTAR, .always = true }, | |
161 | { .index = MSR_SYSCALL_MASK, .always = true }, | |
162 | #endif | |
163 | { .index = MSR_IA32_LASTBRANCHFROMIP, .always = false }, | |
164 | { .index = MSR_IA32_LASTBRANCHTOIP, .always = false }, | |
165 | { .index = MSR_IA32_LASTINTFROMIP, .always = false }, | |
166 | { .index = MSR_IA32_LASTINTTOIP, .always = false }, | |
167 | { .index = MSR_INVALID, .always = false }, | |
6c8166a7 AK |
168 | }; |
169 | ||
709ddebf JR |
170 | /* enable NPT for AMD64 and X86 with PAE */ |
171 | #if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE) | |
172 | static bool npt_enabled = true; | |
173 | #else | |
e0231715 | 174 | static bool npt_enabled; |
709ddebf | 175 | #endif |
6c7dac72 JR |
176 | static int npt = 1; |
177 | ||
178 | module_param(npt, int, S_IRUGO); | |
e3da3acd | 179 | |
4b6e4dca | 180 | static int nested = 1; |
236de055 AG |
181 | module_param(nested, int, S_IRUGO); |
182 | ||
44874f84 | 183 | static void svm_flush_tlb(struct kvm_vcpu *vcpu); |
a5c3832d | 184 | static void svm_complete_interrupts(struct vcpu_svm *svm); |
04d2cc77 | 185 | |
410e4d57 | 186 | static int nested_svm_exit_handled(struct vcpu_svm *svm); |
b8e88bc8 | 187 | static int nested_svm_intercept(struct vcpu_svm *svm); |
cf74a78b | 188 | static int nested_svm_vmexit(struct vcpu_svm *svm); |
cf74a78b AG |
189 | static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr, |
190 | bool has_error_code, u32 error_code); | |
191 | ||
8d28fec4 | 192 | enum { |
116a0a23 JR |
193 | VMCB_INTERCEPTS, /* Intercept vectors, TSC offset, |
194 | pause filter count */ | |
f56838e4 | 195 | VMCB_PERM_MAP, /* IOPM Base and MSRPM Base */ |
d48086d1 | 196 | VMCB_ASID, /* ASID */ |
decdbf6a | 197 | VMCB_INTR, /* int_ctl, int_vector */ |
b2747166 | 198 | VMCB_NPT, /* npt_en, nCR3, gPAT */ |
dcca1a65 | 199 | VMCB_CR, /* CR0, CR3, CR4, EFER */ |
72214b96 | 200 | VMCB_DR, /* DR6, DR7 */ |
17a703cb | 201 | VMCB_DT, /* GDT, IDT */ |
060d0c9a | 202 | VMCB_SEG, /* CS, DS, SS, ES, CPL */ |
0574dec0 | 203 | VMCB_CR2, /* CR2 only */ |
b53ba3f9 | 204 | VMCB_LBR, /* DBGCTL, BR_FROM, BR_TO, LAST_EX_FROM, LAST_EX_TO */ |
8d28fec4 RJ |
205 | VMCB_DIRTY_MAX, |
206 | }; | |
207 | ||
0574dec0 JR |
208 | /* TPR and CR2 are always written before VMRUN */ |
209 | #define VMCB_ALWAYS_DIRTY_MASK ((1U << VMCB_INTR) | (1U << VMCB_CR2)) | |
8d28fec4 RJ |
210 | |
211 | static inline void mark_all_dirty(struct vmcb *vmcb) | |
212 | { | |
213 | vmcb->control.clean = 0; | |
214 | } | |
215 | ||
216 | static inline void mark_all_clean(struct vmcb *vmcb) | |
217 | { | |
218 | vmcb->control.clean = ((1 << VMCB_DIRTY_MAX) - 1) | |
219 | & ~VMCB_ALWAYS_DIRTY_MASK; | |
220 | } | |
221 | ||
222 | static inline void mark_dirty(struct vmcb *vmcb, int bit) | |
223 | { | |
224 | vmcb->control.clean &= ~(1 << bit); | |
225 | } | |
226 | ||
a2fa3e9f GH |
227 | static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu) |
228 | { | |
fb3f0f51 | 229 | return container_of(vcpu, struct vcpu_svm, vcpu); |
a2fa3e9f GH |
230 | } |
231 | ||
384c6368 JR |
232 | static void recalc_intercepts(struct vcpu_svm *svm) |
233 | { | |
234 | struct vmcb_control_area *c, *h; | |
235 | struct nested_state *g; | |
236 | ||
116a0a23 JR |
237 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); |
238 | ||
384c6368 JR |
239 | if (!is_guest_mode(&svm->vcpu)) |
240 | return; | |
241 | ||
242 | c = &svm->vmcb->control; | |
243 | h = &svm->nested.hsave->control; | |
244 | g = &svm->nested; | |
245 | ||
4ee546b4 | 246 | c->intercept_cr = h->intercept_cr | g->intercept_cr; |
3aed041a | 247 | c->intercept_dr = h->intercept_dr | g->intercept_dr; |
384c6368 JR |
248 | c->intercept_exceptions = h->intercept_exceptions | g->intercept_exceptions; |
249 | c->intercept = h->intercept | g->intercept; | |
250 | } | |
251 | ||
4ee546b4 RJ |
252 | static inline struct vmcb *get_host_vmcb(struct vcpu_svm *svm) |
253 | { | |
254 | if (is_guest_mode(&svm->vcpu)) | |
255 | return svm->nested.hsave; | |
256 | else | |
257 | return svm->vmcb; | |
258 | } | |
259 | ||
260 | static inline void set_cr_intercept(struct vcpu_svm *svm, int bit) | |
261 | { | |
262 | struct vmcb *vmcb = get_host_vmcb(svm); | |
263 | ||
264 | vmcb->control.intercept_cr |= (1U << bit); | |
265 | ||
266 | recalc_intercepts(svm); | |
267 | } | |
268 | ||
269 | static inline void clr_cr_intercept(struct vcpu_svm *svm, int bit) | |
270 | { | |
271 | struct vmcb *vmcb = get_host_vmcb(svm); | |
272 | ||
273 | vmcb->control.intercept_cr &= ~(1U << bit); | |
274 | ||
275 | recalc_intercepts(svm); | |
276 | } | |
277 | ||
278 | static inline bool is_cr_intercept(struct vcpu_svm *svm, int bit) | |
279 | { | |
280 | struct vmcb *vmcb = get_host_vmcb(svm); | |
281 | ||
282 | return vmcb->control.intercept_cr & (1U << bit); | |
283 | } | |
284 | ||
3aed041a JR |
285 | static inline void set_dr_intercept(struct vcpu_svm *svm, int bit) |
286 | { | |
287 | struct vmcb *vmcb = get_host_vmcb(svm); | |
288 | ||
289 | vmcb->control.intercept_dr |= (1U << bit); | |
290 | ||
291 | recalc_intercepts(svm); | |
292 | } | |
293 | ||
294 | static inline void clr_dr_intercept(struct vcpu_svm *svm, int bit) | |
295 | { | |
296 | struct vmcb *vmcb = get_host_vmcb(svm); | |
297 | ||
298 | vmcb->control.intercept_dr &= ~(1U << bit); | |
299 | ||
300 | recalc_intercepts(svm); | |
301 | } | |
302 | ||
18c918c5 JR |
303 | static inline void set_exception_intercept(struct vcpu_svm *svm, int bit) |
304 | { | |
305 | struct vmcb *vmcb = get_host_vmcb(svm); | |
306 | ||
307 | vmcb->control.intercept_exceptions |= (1U << bit); | |
308 | ||
309 | recalc_intercepts(svm); | |
310 | } | |
311 | ||
312 | static inline void clr_exception_intercept(struct vcpu_svm *svm, int bit) | |
313 | { | |
314 | struct vmcb *vmcb = get_host_vmcb(svm); | |
315 | ||
316 | vmcb->control.intercept_exceptions &= ~(1U << bit); | |
317 | ||
318 | recalc_intercepts(svm); | |
319 | } | |
320 | ||
8a05a1b8 JR |
321 | static inline void set_intercept(struct vcpu_svm *svm, int bit) |
322 | { | |
323 | struct vmcb *vmcb = get_host_vmcb(svm); | |
324 | ||
325 | vmcb->control.intercept |= (1ULL << bit); | |
326 | ||
327 | recalc_intercepts(svm); | |
328 | } | |
329 | ||
330 | static inline void clr_intercept(struct vcpu_svm *svm, int bit) | |
331 | { | |
332 | struct vmcb *vmcb = get_host_vmcb(svm); | |
333 | ||
334 | vmcb->control.intercept &= ~(1ULL << bit); | |
335 | ||
336 | recalc_intercepts(svm); | |
337 | } | |
338 | ||
2af9194d JR |
339 | static inline void enable_gif(struct vcpu_svm *svm) |
340 | { | |
341 | svm->vcpu.arch.hflags |= HF_GIF_MASK; | |
342 | } | |
343 | ||
344 | static inline void disable_gif(struct vcpu_svm *svm) | |
345 | { | |
346 | svm->vcpu.arch.hflags &= ~HF_GIF_MASK; | |
347 | } | |
348 | ||
349 | static inline bool gif_set(struct vcpu_svm *svm) | |
350 | { | |
351 | return !!(svm->vcpu.arch.hflags & HF_GIF_MASK); | |
352 | } | |
353 | ||
4866d5e3 | 354 | static unsigned long iopm_base; |
6aa8b732 AK |
355 | |
356 | struct kvm_ldttss_desc { | |
357 | u16 limit0; | |
358 | u16 base0; | |
e0231715 JR |
359 | unsigned base1:8, type:5, dpl:2, p:1; |
360 | unsigned limit1:4, zero0:3, g:1, base2:8; | |
6aa8b732 AK |
361 | u32 base3; |
362 | u32 zero1; | |
363 | } __attribute__((packed)); | |
364 | ||
365 | struct svm_cpu_data { | |
366 | int cpu; | |
367 | ||
5008fdf5 AK |
368 | u64 asid_generation; |
369 | u32 max_asid; | |
370 | u32 next_asid; | |
6aa8b732 AK |
371 | struct kvm_ldttss_desc *tss_desc; |
372 | ||
373 | struct page *save_area; | |
374 | }; | |
375 | ||
376 | static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data); | |
80b7706e | 377 | static uint32_t svm_features; |
6aa8b732 AK |
378 | |
379 | struct svm_init_data { | |
380 | int cpu; | |
381 | int r; | |
382 | }; | |
383 | ||
384 | static u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000}; | |
385 | ||
9d8f549d | 386 | #define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges) |
6aa8b732 AK |
387 | #define MSRS_RANGE_SIZE 2048 |
388 | #define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2) | |
389 | ||
455716fa JR |
390 | static u32 svm_msrpm_offset(u32 msr) |
391 | { | |
392 | u32 offset; | |
393 | int i; | |
394 | ||
395 | for (i = 0; i < NUM_MSR_MAPS; i++) { | |
396 | if (msr < msrpm_ranges[i] || | |
397 | msr >= msrpm_ranges[i] + MSRS_IN_RANGE) | |
398 | continue; | |
399 | ||
400 | offset = (msr - msrpm_ranges[i]) / 4; /* 4 msrs per u8 */ | |
401 | offset += (i * MSRS_RANGE_SIZE); /* add range offset */ | |
402 | ||
403 | /* Now we have the u8 offset - but need the u32 offset */ | |
404 | return offset / 4; | |
405 | } | |
406 | ||
407 | /* MSR not in any range */ | |
408 | return MSR_INVALID; | |
409 | } | |
410 | ||
6aa8b732 AK |
411 | #define MAX_INST_SIZE 15 |
412 | ||
6aa8b732 AK |
413 | static inline void clgi(void) |
414 | { | |
4ecac3fd | 415 | asm volatile (__ex(SVM_CLGI)); |
6aa8b732 AK |
416 | } |
417 | ||
418 | static inline void stgi(void) | |
419 | { | |
4ecac3fd | 420 | asm volatile (__ex(SVM_STGI)); |
6aa8b732 AK |
421 | } |
422 | ||
423 | static inline void invlpga(unsigned long addr, u32 asid) | |
424 | { | |
e0231715 | 425 | asm volatile (__ex(SVM_INVLPGA) : : "a"(addr), "c"(asid)); |
6aa8b732 AK |
426 | } |
427 | ||
4b16184c JR |
428 | static int get_npt_level(void) |
429 | { | |
430 | #ifdef CONFIG_X86_64 | |
431 | return PT64_ROOT_LEVEL; | |
432 | #else | |
433 | return PT32E_ROOT_LEVEL; | |
434 | #endif | |
435 | } | |
436 | ||
6aa8b732 AK |
437 | static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer) |
438 | { | |
6dc696d4 | 439 | vcpu->arch.efer = efer; |
709ddebf | 440 | if (!npt_enabled && !(efer & EFER_LMA)) |
2b5203ee | 441 | efer &= ~EFER_LME; |
6aa8b732 | 442 | |
9962d032 | 443 | to_svm(vcpu)->vmcb->save.efer = efer | EFER_SVME; |
dcca1a65 | 444 | mark_dirty(to_svm(vcpu)->vmcb, VMCB_CR); |
6aa8b732 AK |
445 | } |
446 | ||
6aa8b732 AK |
447 | static int is_external_interrupt(u32 info) |
448 | { | |
449 | info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID; | |
450 | return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR); | |
451 | } | |
452 | ||
2809f5d2 GC |
453 | static u32 svm_get_interrupt_shadow(struct kvm_vcpu *vcpu, int mask) |
454 | { | |
455 | struct vcpu_svm *svm = to_svm(vcpu); | |
456 | u32 ret = 0; | |
457 | ||
458 | if (svm->vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) | |
48005f64 | 459 | ret |= KVM_X86_SHADOW_INT_STI | KVM_X86_SHADOW_INT_MOV_SS; |
2809f5d2 GC |
460 | return ret & mask; |
461 | } | |
462 | ||
463 | static void svm_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask) | |
464 | { | |
465 | struct vcpu_svm *svm = to_svm(vcpu); | |
466 | ||
467 | if (mask == 0) | |
468 | svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK; | |
469 | else | |
470 | svm->vmcb->control.int_state |= SVM_INTERRUPT_SHADOW_MASK; | |
471 | ||
472 | } | |
473 | ||
6aa8b732 AK |
474 | static void skip_emulated_instruction(struct kvm_vcpu *vcpu) |
475 | { | |
a2fa3e9f GH |
476 | struct vcpu_svm *svm = to_svm(vcpu); |
477 | ||
6bc31bdc AP |
478 | if (svm->vmcb->control.next_rip != 0) |
479 | svm->next_rip = svm->vmcb->control.next_rip; | |
480 | ||
a2fa3e9f | 481 | if (!svm->next_rip) { |
51d8b661 | 482 | if (emulate_instruction(vcpu, EMULTYPE_SKIP) != |
f629cf84 GN |
483 | EMULATE_DONE) |
484 | printk(KERN_DEBUG "%s: NOP\n", __func__); | |
6aa8b732 AK |
485 | return; |
486 | } | |
5fdbf976 MT |
487 | if (svm->next_rip - kvm_rip_read(vcpu) > MAX_INST_SIZE) |
488 | printk(KERN_ERR "%s: ip 0x%lx next 0x%llx\n", | |
489 | __func__, kvm_rip_read(vcpu), svm->next_rip); | |
6aa8b732 | 490 | |
5fdbf976 | 491 | kvm_rip_write(vcpu, svm->next_rip); |
2809f5d2 | 492 | svm_set_interrupt_shadow(vcpu, 0); |
6aa8b732 AK |
493 | } |
494 | ||
116a4752 | 495 | static void svm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr, |
ce7ddec4 JR |
496 | bool has_error_code, u32 error_code, |
497 | bool reinject) | |
116a4752 JK |
498 | { |
499 | struct vcpu_svm *svm = to_svm(vcpu); | |
500 | ||
e0231715 JR |
501 | /* |
502 | * If we are within a nested VM we'd better #VMEXIT and let the guest | |
503 | * handle the exception | |
504 | */ | |
ce7ddec4 JR |
505 | if (!reinject && |
506 | nested_svm_check_exception(svm, nr, has_error_code, error_code)) | |
116a4752 JK |
507 | return; |
508 | ||
2a6b20b8 | 509 | if (nr == BP_VECTOR && !static_cpu_has(X86_FEATURE_NRIPS)) { |
66b7138f JK |
510 | unsigned long rip, old_rip = kvm_rip_read(&svm->vcpu); |
511 | ||
512 | /* | |
513 | * For guest debugging where we have to reinject #BP if some | |
514 | * INT3 is guest-owned: | |
515 | * Emulate nRIP by moving RIP forward. Will fail if injection | |
516 | * raises a fault that is not intercepted. Still better than | |
517 | * failing in all cases. | |
518 | */ | |
519 | skip_emulated_instruction(&svm->vcpu); | |
520 | rip = kvm_rip_read(&svm->vcpu); | |
521 | svm->int3_rip = rip + svm->vmcb->save.cs.base; | |
522 | svm->int3_injected = rip - old_rip; | |
523 | } | |
524 | ||
116a4752 JK |
525 | svm->vmcb->control.event_inj = nr |
526 | | SVM_EVTINJ_VALID | |
527 | | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0) | |
528 | | SVM_EVTINJ_TYPE_EXEPT; | |
529 | svm->vmcb->control.event_inj_err = error_code; | |
530 | } | |
531 | ||
67ec6607 JR |
532 | static void svm_init_erratum_383(void) |
533 | { | |
534 | u32 low, high; | |
535 | int err; | |
536 | u64 val; | |
537 | ||
1be85a6d | 538 | if (!cpu_has_amd_erratum(amd_erratum_383)) |
67ec6607 JR |
539 | return; |
540 | ||
541 | /* Use _safe variants to not break nested virtualization */ | |
542 | val = native_read_msr_safe(MSR_AMD64_DC_CFG, &err); | |
543 | if (err) | |
544 | return; | |
545 | ||
546 | val |= (1ULL << 47); | |
547 | ||
548 | low = lower_32_bits(val); | |
549 | high = upper_32_bits(val); | |
550 | ||
551 | native_write_msr_safe(MSR_AMD64_DC_CFG, low, high); | |
552 | ||
553 | erratum_383_found = true; | |
554 | } | |
555 | ||
6aa8b732 AK |
556 | static int has_svm(void) |
557 | { | |
63d1142f | 558 | const char *msg; |
6aa8b732 | 559 | |
63d1142f | 560 | if (!cpu_has_svm(&msg)) { |
ff81ff10 | 561 | printk(KERN_INFO "has_svm: %s\n", msg); |
6aa8b732 AK |
562 | return 0; |
563 | } | |
564 | ||
6aa8b732 AK |
565 | return 1; |
566 | } | |
567 | ||
568 | static void svm_hardware_disable(void *garbage) | |
569 | { | |
2c8dceeb | 570 | cpu_svm_disable(); |
6aa8b732 AK |
571 | } |
572 | ||
10474ae8 | 573 | static int svm_hardware_enable(void *garbage) |
6aa8b732 AK |
574 | { |
575 | ||
0fe1e009 | 576 | struct svm_cpu_data *sd; |
6aa8b732 | 577 | uint64_t efer; |
89a27f4d | 578 | struct desc_ptr gdt_descr; |
6aa8b732 AK |
579 | struct desc_struct *gdt; |
580 | int me = raw_smp_processor_id(); | |
581 | ||
10474ae8 AG |
582 | rdmsrl(MSR_EFER, efer); |
583 | if (efer & EFER_SVME) | |
584 | return -EBUSY; | |
585 | ||
6aa8b732 | 586 | if (!has_svm()) { |
e6732a5a ZA |
587 | printk(KERN_ERR "svm_hardware_enable: err EOPNOTSUPP on %d\n", |
588 | me); | |
10474ae8 | 589 | return -EINVAL; |
6aa8b732 | 590 | } |
0fe1e009 | 591 | sd = per_cpu(svm_data, me); |
6aa8b732 | 592 | |
0fe1e009 | 593 | if (!sd) { |
e6732a5a | 594 | printk(KERN_ERR "svm_hardware_enable: svm_data is NULL on %d\n", |
6aa8b732 | 595 | me); |
10474ae8 | 596 | return -EINVAL; |
6aa8b732 AK |
597 | } |
598 | ||
0fe1e009 TH |
599 | sd->asid_generation = 1; |
600 | sd->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1; | |
601 | sd->next_asid = sd->max_asid + 1; | |
6aa8b732 | 602 | |
d6ab1ed4 | 603 | native_store_gdt(&gdt_descr); |
89a27f4d | 604 | gdt = (struct desc_struct *)gdt_descr.address; |
0fe1e009 | 605 | sd->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS); |
6aa8b732 | 606 | |
9962d032 | 607 | wrmsrl(MSR_EFER, efer | EFER_SVME); |
6aa8b732 | 608 | |
d0316554 | 609 | wrmsrl(MSR_VM_HSAVE_PA, page_to_pfn(sd->save_area) << PAGE_SHIFT); |
10474ae8 | 610 | |
67ec6607 JR |
611 | svm_init_erratum_383(); |
612 | ||
10474ae8 | 613 | return 0; |
6aa8b732 AK |
614 | } |
615 | ||
0da1db75 JR |
616 | static void svm_cpu_uninit(int cpu) |
617 | { | |
0fe1e009 | 618 | struct svm_cpu_data *sd = per_cpu(svm_data, raw_smp_processor_id()); |
0da1db75 | 619 | |
0fe1e009 | 620 | if (!sd) |
0da1db75 JR |
621 | return; |
622 | ||
623 | per_cpu(svm_data, raw_smp_processor_id()) = NULL; | |
0fe1e009 TH |
624 | __free_page(sd->save_area); |
625 | kfree(sd); | |
0da1db75 JR |
626 | } |
627 | ||
6aa8b732 AK |
628 | static int svm_cpu_init(int cpu) |
629 | { | |
0fe1e009 | 630 | struct svm_cpu_data *sd; |
6aa8b732 AK |
631 | int r; |
632 | ||
0fe1e009 TH |
633 | sd = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL); |
634 | if (!sd) | |
6aa8b732 | 635 | return -ENOMEM; |
0fe1e009 TH |
636 | sd->cpu = cpu; |
637 | sd->save_area = alloc_page(GFP_KERNEL); | |
6aa8b732 | 638 | r = -ENOMEM; |
0fe1e009 | 639 | if (!sd->save_area) |
6aa8b732 AK |
640 | goto err_1; |
641 | ||
0fe1e009 | 642 | per_cpu(svm_data, cpu) = sd; |
6aa8b732 AK |
643 | |
644 | return 0; | |
645 | ||
646 | err_1: | |
0fe1e009 | 647 | kfree(sd); |
6aa8b732 AK |
648 | return r; |
649 | ||
650 | } | |
651 | ||
ac72a9b7 JR |
652 | static bool valid_msr_intercept(u32 index) |
653 | { | |
654 | int i; | |
655 | ||
656 | for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) | |
657 | if (direct_access_msrs[i].index == index) | |
658 | return true; | |
659 | ||
660 | return false; | |
661 | } | |
662 | ||
bfc733a7 RR |
663 | static void set_msr_interception(u32 *msrpm, unsigned msr, |
664 | int read, int write) | |
6aa8b732 | 665 | { |
455716fa JR |
666 | u8 bit_read, bit_write; |
667 | unsigned long tmp; | |
668 | u32 offset; | |
6aa8b732 | 669 | |
ac72a9b7 JR |
670 | /* |
671 | * If this warning triggers extend the direct_access_msrs list at the | |
672 | * beginning of the file | |
673 | */ | |
674 | WARN_ON(!valid_msr_intercept(msr)); | |
675 | ||
455716fa JR |
676 | offset = svm_msrpm_offset(msr); |
677 | bit_read = 2 * (msr & 0x0f); | |
678 | bit_write = 2 * (msr & 0x0f) + 1; | |
679 | tmp = msrpm[offset]; | |
680 | ||
681 | BUG_ON(offset == MSR_INVALID); | |
682 | ||
683 | read ? clear_bit(bit_read, &tmp) : set_bit(bit_read, &tmp); | |
684 | write ? clear_bit(bit_write, &tmp) : set_bit(bit_write, &tmp); | |
685 | ||
686 | msrpm[offset] = tmp; | |
6aa8b732 AK |
687 | } |
688 | ||
f65c229c | 689 | static void svm_vcpu_init_msrpm(u32 *msrpm) |
6aa8b732 AK |
690 | { |
691 | int i; | |
692 | ||
f65c229c JR |
693 | memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER)); |
694 | ||
ac72a9b7 JR |
695 | for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) { |
696 | if (!direct_access_msrs[i].always) | |
697 | continue; | |
698 | ||
699 | set_msr_interception(msrpm, direct_access_msrs[i].index, 1, 1); | |
700 | } | |
f65c229c JR |
701 | } |
702 | ||
323c3d80 JR |
703 | static void add_msr_offset(u32 offset) |
704 | { | |
705 | int i; | |
706 | ||
707 | for (i = 0; i < MSRPM_OFFSETS; ++i) { | |
708 | ||
709 | /* Offset already in list? */ | |
710 | if (msrpm_offsets[i] == offset) | |
bfc733a7 | 711 | return; |
323c3d80 JR |
712 | |
713 | /* Slot used by another offset? */ | |
714 | if (msrpm_offsets[i] != MSR_INVALID) | |
715 | continue; | |
716 | ||
717 | /* Add offset to list */ | |
718 | msrpm_offsets[i] = offset; | |
719 | ||
720 | return; | |
6aa8b732 | 721 | } |
323c3d80 JR |
722 | |
723 | /* | |
724 | * If this BUG triggers the msrpm_offsets table has an overflow. Just | |
725 | * increase MSRPM_OFFSETS in this case. | |
726 | */ | |
bfc733a7 | 727 | BUG(); |
6aa8b732 AK |
728 | } |
729 | ||
323c3d80 | 730 | static void init_msrpm_offsets(void) |
f65c229c | 731 | { |
323c3d80 | 732 | int i; |
f65c229c | 733 | |
323c3d80 JR |
734 | memset(msrpm_offsets, 0xff, sizeof(msrpm_offsets)); |
735 | ||
736 | for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) { | |
737 | u32 offset; | |
738 | ||
739 | offset = svm_msrpm_offset(direct_access_msrs[i].index); | |
740 | BUG_ON(offset == MSR_INVALID); | |
741 | ||
742 | add_msr_offset(offset); | |
743 | } | |
f65c229c JR |
744 | } |
745 | ||
24e09cbf JR |
746 | static void svm_enable_lbrv(struct vcpu_svm *svm) |
747 | { | |
748 | u32 *msrpm = svm->msrpm; | |
749 | ||
750 | svm->vmcb->control.lbr_ctl = 1; | |
751 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1); | |
752 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1); | |
753 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1); | |
754 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1); | |
755 | } | |
756 | ||
757 | static void svm_disable_lbrv(struct vcpu_svm *svm) | |
758 | { | |
759 | u32 *msrpm = svm->msrpm; | |
760 | ||
761 | svm->vmcb->control.lbr_ctl = 0; | |
762 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0); | |
763 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0); | |
764 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0); | |
765 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0); | |
766 | } | |
767 | ||
6aa8b732 AK |
768 | static __init int svm_hardware_setup(void) |
769 | { | |
770 | int cpu; | |
771 | struct page *iopm_pages; | |
f65c229c | 772 | void *iopm_va; |
6aa8b732 AK |
773 | int r; |
774 | ||
6aa8b732 AK |
775 | iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER); |
776 | ||
777 | if (!iopm_pages) | |
778 | return -ENOMEM; | |
c8681339 AL |
779 | |
780 | iopm_va = page_address(iopm_pages); | |
781 | memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER)); | |
6aa8b732 AK |
782 | iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT; |
783 | ||
323c3d80 JR |
784 | init_msrpm_offsets(); |
785 | ||
50a37eb4 JR |
786 | if (boot_cpu_has(X86_FEATURE_NX)) |
787 | kvm_enable_efer_bits(EFER_NX); | |
788 | ||
1b2fd70c AG |
789 | if (boot_cpu_has(X86_FEATURE_FXSR_OPT)) |
790 | kvm_enable_efer_bits(EFER_FFXSR); | |
791 | ||
236de055 AG |
792 | if (nested) { |
793 | printk(KERN_INFO "kvm: Nested Virtualization enabled\n"); | |
eec4b140 | 794 | kvm_enable_efer_bits(EFER_SVME | EFER_LMSLE); |
236de055 AG |
795 | } |
796 | ||
3230bb47 | 797 | for_each_possible_cpu(cpu) { |
6aa8b732 AK |
798 | r = svm_cpu_init(cpu); |
799 | if (r) | |
f65c229c | 800 | goto err; |
6aa8b732 | 801 | } |
33bd6a0b JR |
802 | |
803 | svm_features = cpuid_edx(SVM_CPUID_FUNC); | |
804 | ||
2a6b20b8 | 805 | if (!boot_cpu_has(X86_FEATURE_NPT)) |
e3da3acd JR |
806 | npt_enabled = false; |
807 | ||
6c7dac72 JR |
808 | if (npt_enabled && !npt) { |
809 | printk(KERN_INFO "kvm: Nested Paging disabled\n"); | |
810 | npt_enabled = false; | |
811 | } | |
812 | ||
18552672 | 813 | if (npt_enabled) { |
e3da3acd | 814 | printk(KERN_INFO "kvm: Nested Paging enabled\n"); |
18552672 | 815 | kvm_enable_tdp(); |
5f4cb662 JR |
816 | } else |
817 | kvm_disable_tdp(); | |
e3da3acd | 818 | |
6aa8b732 AK |
819 | return 0; |
820 | ||
f65c229c | 821 | err: |
6aa8b732 AK |
822 | __free_pages(iopm_pages, IOPM_ALLOC_ORDER); |
823 | iopm_base = 0; | |
824 | return r; | |
825 | } | |
826 | ||
827 | static __exit void svm_hardware_unsetup(void) | |
828 | { | |
0da1db75 JR |
829 | int cpu; |
830 | ||
3230bb47 | 831 | for_each_possible_cpu(cpu) |
0da1db75 JR |
832 | svm_cpu_uninit(cpu); |
833 | ||
6aa8b732 | 834 | __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER); |
f65c229c | 835 | iopm_base = 0; |
6aa8b732 AK |
836 | } |
837 | ||
838 | static void init_seg(struct vmcb_seg *seg) | |
839 | { | |
840 | seg->selector = 0; | |
841 | seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK | | |
e0231715 | 842 | SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */ |
6aa8b732 AK |
843 | seg->limit = 0xffff; |
844 | seg->base = 0; | |
845 | } | |
846 | ||
847 | static void init_sys_seg(struct vmcb_seg *seg, uint32_t type) | |
848 | { | |
849 | seg->selector = 0; | |
850 | seg->attrib = SVM_SELECTOR_P_MASK | type; | |
851 | seg->limit = 0xffff; | |
852 | seg->base = 0; | |
853 | } | |
854 | ||
f4e1b3c8 ZA |
855 | static void svm_write_tsc_offset(struct kvm_vcpu *vcpu, u64 offset) |
856 | { | |
857 | struct vcpu_svm *svm = to_svm(vcpu); | |
858 | u64 g_tsc_offset = 0; | |
859 | ||
2030753d | 860 | if (is_guest_mode(vcpu)) { |
f4e1b3c8 ZA |
861 | g_tsc_offset = svm->vmcb->control.tsc_offset - |
862 | svm->nested.hsave->control.tsc_offset; | |
863 | svm->nested.hsave->control.tsc_offset = offset; | |
864 | } | |
865 | ||
866 | svm->vmcb->control.tsc_offset = offset + g_tsc_offset; | |
116a0a23 JR |
867 | |
868 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); | |
f4e1b3c8 ZA |
869 | } |
870 | ||
e48672fa ZA |
871 | static void svm_adjust_tsc_offset(struct kvm_vcpu *vcpu, s64 adjustment) |
872 | { | |
873 | struct vcpu_svm *svm = to_svm(vcpu); | |
874 | ||
875 | svm->vmcb->control.tsc_offset += adjustment; | |
2030753d | 876 | if (is_guest_mode(vcpu)) |
e48672fa | 877 | svm->nested.hsave->control.tsc_offset += adjustment; |
116a0a23 | 878 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); |
e48672fa ZA |
879 | } |
880 | ||
e6101a96 | 881 | static void init_vmcb(struct vcpu_svm *svm) |
6aa8b732 | 882 | { |
e6101a96 JR |
883 | struct vmcb_control_area *control = &svm->vmcb->control; |
884 | struct vmcb_save_area *save = &svm->vmcb->save; | |
6aa8b732 | 885 | |
bff78274 | 886 | svm->vcpu.fpu_active = 1; |
4ee546b4 | 887 | svm->vcpu.arch.hflags = 0; |
bff78274 | 888 | |
4ee546b4 RJ |
889 | set_cr_intercept(svm, INTERCEPT_CR0_READ); |
890 | set_cr_intercept(svm, INTERCEPT_CR3_READ); | |
891 | set_cr_intercept(svm, INTERCEPT_CR4_READ); | |
892 | set_cr_intercept(svm, INTERCEPT_CR0_WRITE); | |
893 | set_cr_intercept(svm, INTERCEPT_CR3_WRITE); | |
894 | set_cr_intercept(svm, INTERCEPT_CR4_WRITE); | |
895 | set_cr_intercept(svm, INTERCEPT_CR8_WRITE); | |
6aa8b732 | 896 | |
3aed041a JR |
897 | set_dr_intercept(svm, INTERCEPT_DR0_READ); |
898 | set_dr_intercept(svm, INTERCEPT_DR1_READ); | |
899 | set_dr_intercept(svm, INTERCEPT_DR2_READ); | |
900 | set_dr_intercept(svm, INTERCEPT_DR3_READ); | |
901 | set_dr_intercept(svm, INTERCEPT_DR4_READ); | |
902 | set_dr_intercept(svm, INTERCEPT_DR5_READ); | |
903 | set_dr_intercept(svm, INTERCEPT_DR6_READ); | |
904 | set_dr_intercept(svm, INTERCEPT_DR7_READ); | |
905 | ||
906 | set_dr_intercept(svm, INTERCEPT_DR0_WRITE); | |
907 | set_dr_intercept(svm, INTERCEPT_DR1_WRITE); | |
908 | set_dr_intercept(svm, INTERCEPT_DR2_WRITE); | |
909 | set_dr_intercept(svm, INTERCEPT_DR3_WRITE); | |
910 | set_dr_intercept(svm, INTERCEPT_DR4_WRITE); | |
911 | set_dr_intercept(svm, INTERCEPT_DR5_WRITE); | |
912 | set_dr_intercept(svm, INTERCEPT_DR6_WRITE); | |
913 | set_dr_intercept(svm, INTERCEPT_DR7_WRITE); | |
6aa8b732 | 914 | |
18c918c5 JR |
915 | set_exception_intercept(svm, PF_VECTOR); |
916 | set_exception_intercept(svm, UD_VECTOR); | |
917 | set_exception_intercept(svm, MC_VECTOR); | |
6aa8b732 | 918 | |
8a05a1b8 JR |
919 | set_intercept(svm, INTERCEPT_INTR); |
920 | set_intercept(svm, INTERCEPT_NMI); | |
921 | set_intercept(svm, INTERCEPT_SMI); | |
922 | set_intercept(svm, INTERCEPT_SELECTIVE_CR0); | |
923 | set_intercept(svm, INTERCEPT_CPUID); | |
924 | set_intercept(svm, INTERCEPT_INVD); | |
925 | set_intercept(svm, INTERCEPT_HLT); | |
926 | set_intercept(svm, INTERCEPT_INVLPG); | |
927 | set_intercept(svm, INTERCEPT_INVLPGA); | |
928 | set_intercept(svm, INTERCEPT_IOIO_PROT); | |
929 | set_intercept(svm, INTERCEPT_MSR_PROT); | |
930 | set_intercept(svm, INTERCEPT_TASK_SWITCH); | |
931 | set_intercept(svm, INTERCEPT_SHUTDOWN); | |
932 | set_intercept(svm, INTERCEPT_VMRUN); | |
933 | set_intercept(svm, INTERCEPT_VMMCALL); | |
934 | set_intercept(svm, INTERCEPT_VMLOAD); | |
935 | set_intercept(svm, INTERCEPT_VMSAVE); | |
936 | set_intercept(svm, INTERCEPT_STGI); | |
937 | set_intercept(svm, INTERCEPT_CLGI); | |
938 | set_intercept(svm, INTERCEPT_SKINIT); | |
939 | set_intercept(svm, INTERCEPT_WBINVD); | |
940 | set_intercept(svm, INTERCEPT_MONITOR); | |
941 | set_intercept(svm, INTERCEPT_MWAIT); | |
81dd35d4 | 942 | set_intercept(svm, INTERCEPT_XSETBV); |
6aa8b732 AK |
943 | |
944 | control->iopm_base_pa = iopm_base; | |
f65c229c | 945 | control->msrpm_base_pa = __pa(svm->msrpm); |
6aa8b732 AK |
946 | control->int_ctl = V_INTR_MASKING_MASK; |
947 | ||
948 | init_seg(&save->es); | |
949 | init_seg(&save->ss); | |
950 | init_seg(&save->ds); | |
951 | init_seg(&save->fs); | |
952 | init_seg(&save->gs); | |
953 | ||
954 | save->cs.selector = 0xf000; | |
955 | /* Executable/Readable Code Segment */ | |
956 | save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK | | |
957 | SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK; | |
958 | save->cs.limit = 0xffff; | |
d92899a0 AK |
959 | /* |
960 | * cs.base should really be 0xffff0000, but vmx can't handle that, so | |
961 | * be consistent with it. | |
962 | * | |
963 | * Replace when we have real mode working for vmx. | |
964 | */ | |
965 | save->cs.base = 0xf0000; | |
6aa8b732 AK |
966 | |
967 | save->gdtr.limit = 0xffff; | |
968 | save->idtr.limit = 0xffff; | |
969 | ||
970 | init_sys_seg(&save->ldtr, SEG_TYPE_LDT); | |
971 | init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16); | |
972 | ||
eaa48512 | 973 | svm_set_efer(&svm->vcpu, 0); |
d77c26fc | 974 | save->dr6 = 0xffff0ff0; |
6aa8b732 AK |
975 | save->dr7 = 0x400; |
976 | save->rflags = 2; | |
977 | save->rip = 0x0000fff0; | |
5fdbf976 | 978 | svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip; |
6aa8b732 | 979 | |
e0231715 JR |
980 | /* |
981 | * This is the guest-visible cr0 value. | |
18fa000a | 982 | * svm_set_cr0() sets PG and WP and clears NW and CD on save->cr0. |
6aa8b732 | 983 | */ |
678041ad MT |
984 | svm->vcpu.arch.cr0 = 0; |
985 | (void)kvm_set_cr0(&svm->vcpu, X86_CR0_NW | X86_CR0_CD | X86_CR0_ET); | |
18fa000a | 986 | |
66aee91a | 987 | save->cr4 = X86_CR4_PAE; |
6aa8b732 | 988 | /* rdx = ?? */ |
709ddebf JR |
989 | |
990 | if (npt_enabled) { | |
991 | /* Setup VMCB for Nested Paging */ | |
992 | control->nested_ctl = 1; | |
8a05a1b8 JR |
993 | clr_intercept(svm, INTERCEPT_TASK_SWITCH); |
994 | clr_intercept(svm, INTERCEPT_INVLPG); | |
18c918c5 | 995 | clr_exception_intercept(svm, PF_VECTOR); |
4ee546b4 RJ |
996 | clr_cr_intercept(svm, INTERCEPT_CR3_READ); |
997 | clr_cr_intercept(svm, INTERCEPT_CR3_WRITE); | |
709ddebf | 998 | save->g_pat = 0x0007040600070406ULL; |
709ddebf JR |
999 | save->cr3 = 0; |
1000 | save->cr4 = 0; | |
1001 | } | |
f40f6a45 | 1002 | svm->asid_generation = 0; |
1371d904 | 1003 | |
e6aa9abd | 1004 | svm->nested.vmcb = 0; |
2af9194d JR |
1005 | svm->vcpu.arch.hflags = 0; |
1006 | ||
2a6b20b8 | 1007 | if (boot_cpu_has(X86_FEATURE_PAUSEFILTER)) { |
565d0998 | 1008 | control->pause_filter_count = 3000; |
8a05a1b8 | 1009 | set_intercept(svm, INTERCEPT_PAUSE); |
565d0998 ML |
1010 | } |
1011 | ||
8d28fec4 RJ |
1012 | mark_all_dirty(svm->vmcb); |
1013 | ||
2af9194d | 1014 | enable_gif(svm); |
6aa8b732 AK |
1015 | } |
1016 | ||
e00c8cf2 | 1017 | static int svm_vcpu_reset(struct kvm_vcpu *vcpu) |
04d2cc77 AK |
1018 | { |
1019 | struct vcpu_svm *svm = to_svm(vcpu); | |
1020 | ||
e6101a96 | 1021 | init_vmcb(svm); |
70433389 | 1022 | |
c5af89b6 | 1023 | if (!kvm_vcpu_is_bsp(vcpu)) { |
5fdbf976 | 1024 | kvm_rip_write(vcpu, 0); |
ad312c7c ZX |
1025 | svm->vmcb->save.cs.base = svm->vcpu.arch.sipi_vector << 12; |
1026 | svm->vmcb->save.cs.selector = svm->vcpu.arch.sipi_vector << 8; | |
70433389 | 1027 | } |
5fdbf976 MT |
1028 | vcpu->arch.regs_avail = ~0; |
1029 | vcpu->arch.regs_dirty = ~0; | |
e00c8cf2 AK |
1030 | |
1031 | return 0; | |
04d2cc77 AK |
1032 | } |
1033 | ||
fb3f0f51 | 1034 | static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id) |
6aa8b732 | 1035 | { |
a2fa3e9f | 1036 | struct vcpu_svm *svm; |
6aa8b732 | 1037 | struct page *page; |
f65c229c | 1038 | struct page *msrpm_pages; |
b286d5d8 | 1039 | struct page *hsave_page; |
3d6368ef | 1040 | struct page *nested_msrpm_pages; |
fb3f0f51 | 1041 | int err; |
6aa8b732 | 1042 | |
c16f862d | 1043 | svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL); |
fb3f0f51 RR |
1044 | if (!svm) { |
1045 | err = -ENOMEM; | |
1046 | goto out; | |
1047 | } | |
1048 | ||
1049 | err = kvm_vcpu_init(&svm->vcpu, kvm, id); | |
1050 | if (err) | |
1051 | goto free_svm; | |
1052 | ||
b7af4043 | 1053 | err = -ENOMEM; |
6aa8b732 | 1054 | page = alloc_page(GFP_KERNEL); |
b7af4043 | 1055 | if (!page) |
fb3f0f51 | 1056 | goto uninit; |
6aa8b732 | 1057 | |
f65c229c JR |
1058 | msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER); |
1059 | if (!msrpm_pages) | |
b7af4043 | 1060 | goto free_page1; |
3d6368ef AG |
1061 | |
1062 | nested_msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER); | |
1063 | if (!nested_msrpm_pages) | |
b7af4043 | 1064 | goto free_page2; |
f65c229c | 1065 | |
b286d5d8 AG |
1066 | hsave_page = alloc_page(GFP_KERNEL); |
1067 | if (!hsave_page) | |
b7af4043 TY |
1068 | goto free_page3; |
1069 | ||
e6aa9abd | 1070 | svm->nested.hsave = page_address(hsave_page); |
b286d5d8 | 1071 | |
b7af4043 TY |
1072 | svm->msrpm = page_address(msrpm_pages); |
1073 | svm_vcpu_init_msrpm(svm->msrpm); | |
1074 | ||
e6aa9abd | 1075 | svm->nested.msrpm = page_address(nested_msrpm_pages); |
323c3d80 | 1076 | svm_vcpu_init_msrpm(svm->nested.msrpm); |
3d6368ef | 1077 | |
a2fa3e9f GH |
1078 | svm->vmcb = page_address(page); |
1079 | clear_page(svm->vmcb); | |
1080 | svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT; | |
1081 | svm->asid_generation = 0; | |
e6101a96 | 1082 | init_vmcb(svm); |
99e3e30a | 1083 | kvm_write_tsc(&svm->vcpu, 0); |
a2fa3e9f | 1084 | |
10ab25cd JK |
1085 | err = fx_init(&svm->vcpu); |
1086 | if (err) | |
1087 | goto free_page4; | |
1088 | ||
ad312c7c | 1089 | svm->vcpu.arch.apic_base = 0xfee00000 | MSR_IA32_APICBASE_ENABLE; |
c5af89b6 | 1090 | if (kvm_vcpu_is_bsp(&svm->vcpu)) |
ad312c7c | 1091 | svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP; |
6aa8b732 | 1092 | |
fb3f0f51 | 1093 | return &svm->vcpu; |
36241b8c | 1094 | |
10ab25cd JK |
1095 | free_page4: |
1096 | __free_page(hsave_page); | |
b7af4043 TY |
1097 | free_page3: |
1098 | __free_pages(nested_msrpm_pages, MSRPM_ALLOC_ORDER); | |
1099 | free_page2: | |
1100 | __free_pages(msrpm_pages, MSRPM_ALLOC_ORDER); | |
1101 | free_page1: | |
1102 | __free_page(page); | |
fb3f0f51 RR |
1103 | uninit: |
1104 | kvm_vcpu_uninit(&svm->vcpu); | |
1105 | free_svm: | |
a4770347 | 1106 | kmem_cache_free(kvm_vcpu_cache, svm); |
fb3f0f51 RR |
1107 | out: |
1108 | return ERR_PTR(err); | |
6aa8b732 AK |
1109 | } |
1110 | ||
1111 | static void svm_free_vcpu(struct kvm_vcpu *vcpu) | |
1112 | { | |
a2fa3e9f GH |
1113 | struct vcpu_svm *svm = to_svm(vcpu); |
1114 | ||
fb3f0f51 | 1115 | __free_page(pfn_to_page(svm->vmcb_pa >> PAGE_SHIFT)); |
f65c229c | 1116 | __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER); |
e6aa9abd JR |
1117 | __free_page(virt_to_page(svm->nested.hsave)); |
1118 | __free_pages(virt_to_page(svm->nested.msrpm), MSRPM_ALLOC_ORDER); | |
fb3f0f51 | 1119 | kvm_vcpu_uninit(vcpu); |
a4770347 | 1120 | kmem_cache_free(kvm_vcpu_cache, svm); |
6aa8b732 AK |
1121 | } |
1122 | ||
15ad7146 | 1123 | static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu) |
6aa8b732 | 1124 | { |
a2fa3e9f | 1125 | struct vcpu_svm *svm = to_svm(vcpu); |
15ad7146 | 1126 | int i; |
0cc5064d | 1127 | |
0cc5064d | 1128 | if (unlikely(cpu != vcpu->cpu)) { |
4b656b12 | 1129 | svm->asid_generation = 0; |
8d28fec4 | 1130 | mark_all_dirty(svm->vmcb); |
0cc5064d | 1131 | } |
94dfbdb3 | 1132 | |
82ca2d10 AK |
1133 | #ifdef CONFIG_X86_64 |
1134 | rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host.gs_base); | |
1135 | #endif | |
dacccfdd AK |
1136 | savesegment(fs, svm->host.fs); |
1137 | savesegment(gs, svm->host.gs); | |
1138 | svm->host.ldt = kvm_read_ldt(); | |
1139 | ||
94dfbdb3 | 1140 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) |
a2fa3e9f | 1141 | rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
6aa8b732 AK |
1142 | } |
1143 | ||
1144 | static void svm_vcpu_put(struct kvm_vcpu *vcpu) | |
1145 | { | |
a2fa3e9f | 1146 | struct vcpu_svm *svm = to_svm(vcpu); |
94dfbdb3 AL |
1147 | int i; |
1148 | ||
e1beb1d3 | 1149 | ++vcpu->stat.host_state_reload; |
dacccfdd AK |
1150 | kvm_load_ldt(svm->host.ldt); |
1151 | #ifdef CONFIG_X86_64 | |
1152 | loadsegment(fs, svm->host.fs); | |
1153 | load_gs_index(svm->host.gs); | |
1154 | wrmsrl(MSR_KERNEL_GS_BASE, current->thread.gs); | |
1155 | #else | |
1156 | loadsegment(gs, svm->host.gs); | |
1157 | #endif | |
94dfbdb3 | 1158 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) |
a2fa3e9f | 1159 | wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
6aa8b732 AK |
1160 | } |
1161 | ||
6aa8b732 AK |
1162 | static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu) |
1163 | { | |
a2fa3e9f | 1164 | return to_svm(vcpu)->vmcb->save.rflags; |
6aa8b732 AK |
1165 | } |
1166 | ||
1167 | static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags) | |
1168 | { | |
a2fa3e9f | 1169 | to_svm(vcpu)->vmcb->save.rflags = rflags; |
6aa8b732 AK |
1170 | } |
1171 | ||
6de4f3ad AK |
1172 | static void svm_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg) |
1173 | { | |
1174 | switch (reg) { | |
1175 | case VCPU_EXREG_PDPTR: | |
1176 | BUG_ON(!npt_enabled); | |
ff03a073 | 1177 | load_pdptrs(vcpu, vcpu->arch.walk_mmu, vcpu->arch.cr3); |
6de4f3ad AK |
1178 | break; |
1179 | default: | |
1180 | BUG(); | |
1181 | } | |
1182 | } | |
1183 | ||
f0b85051 AG |
1184 | static void svm_set_vintr(struct vcpu_svm *svm) |
1185 | { | |
8a05a1b8 | 1186 | set_intercept(svm, INTERCEPT_VINTR); |
f0b85051 AG |
1187 | } |
1188 | ||
1189 | static void svm_clear_vintr(struct vcpu_svm *svm) | |
1190 | { | |
8a05a1b8 | 1191 | clr_intercept(svm, INTERCEPT_VINTR); |
f0b85051 AG |
1192 | } |
1193 | ||
6aa8b732 AK |
1194 | static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg) |
1195 | { | |
a2fa3e9f | 1196 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; |
6aa8b732 AK |
1197 | |
1198 | switch (seg) { | |
1199 | case VCPU_SREG_CS: return &save->cs; | |
1200 | case VCPU_SREG_DS: return &save->ds; | |
1201 | case VCPU_SREG_ES: return &save->es; | |
1202 | case VCPU_SREG_FS: return &save->fs; | |
1203 | case VCPU_SREG_GS: return &save->gs; | |
1204 | case VCPU_SREG_SS: return &save->ss; | |
1205 | case VCPU_SREG_TR: return &save->tr; | |
1206 | case VCPU_SREG_LDTR: return &save->ldtr; | |
1207 | } | |
1208 | BUG(); | |
8b6d44c7 | 1209 | return NULL; |
6aa8b732 AK |
1210 | } |
1211 | ||
1212 | static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg) | |
1213 | { | |
1214 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
1215 | ||
1216 | return s->base; | |
1217 | } | |
1218 | ||
1219 | static void svm_get_segment(struct kvm_vcpu *vcpu, | |
1220 | struct kvm_segment *var, int seg) | |
1221 | { | |
1222 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
1223 | ||
1224 | var->base = s->base; | |
1225 | var->limit = s->limit; | |
1226 | var->selector = s->selector; | |
1227 | var->type = s->attrib & SVM_SELECTOR_TYPE_MASK; | |
1228 | var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1; | |
1229 | var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3; | |
1230 | var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1; | |
1231 | var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1; | |
1232 | var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1; | |
1233 | var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1; | |
1234 | var->g = (s->attrib >> SVM_SELECTOR_G_SHIFT) & 1; | |
25022acc | 1235 | |
e0231715 JR |
1236 | /* |
1237 | * AMD's VMCB does not have an explicit unusable field, so emulate it | |
19bca6ab AP |
1238 | * for cross vendor migration purposes by "not present" |
1239 | */ | |
1240 | var->unusable = !var->present || (var->type == 0); | |
1241 | ||
1fbdc7a5 AP |
1242 | switch (seg) { |
1243 | case VCPU_SREG_CS: | |
1244 | /* | |
1245 | * SVM always stores 0 for the 'G' bit in the CS selector in | |
1246 | * the VMCB on a VMEXIT. This hurts cross-vendor migration: | |
1247 | * Intel's VMENTRY has a check on the 'G' bit. | |
1248 | */ | |
25022acc | 1249 | var->g = s->limit > 0xfffff; |
1fbdc7a5 AP |
1250 | break; |
1251 | case VCPU_SREG_TR: | |
1252 | /* | |
1253 | * Work around a bug where the busy flag in the tr selector | |
1254 | * isn't exposed | |
1255 | */ | |
c0d09828 | 1256 | var->type |= 0x2; |
1fbdc7a5 AP |
1257 | break; |
1258 | case VCPU_SREG_DS: | |
1259 | case VCPU_SREG_ES: | |
1260 | case VCPU_SREG_FS: | |
1261 | case VCPU_SREG_GS: | |
1262 | /* | |
1263 | * The accessed bit must always be set in the segment | |
1264 | * descriptor cache, although it can be cleared in the | |
1265 | * descriptor, the cached bit always remains at 1. Since | |
1266 | * Intel has a check on this, set it here to support | |
1267 | * cross-vendor migration. | |
1268 | */ | |
1269 | if (!var->unusable) | |
1270 | var->type |= 0x1; | |
1271 | break; | |
b586eb02 | 1272 | case VCPU_SREG_SS: |
e0231715 JR |
1273 | /* |
1274 | * On AMD CPUs sometimes the DB bit in the segment | |
b586eb02 AP |
1275 | * descriptor is left as 1, although the whole segment has |
1276 | * been made unusable. Clear it here to pass an Intel VMX | |
1277 | * entry check when cross vendor migrating. | |
1278 | */ | |
1279 | if (var->unusable) | |
1280 | var->db = 0; | |
1281 | break; | |
1fbdc7a5 | 1282 | } |
6aa8b732 AK |
1283 | } |
1284 | ||
2e4d2653 IE |
1285 | static int svm_get_cpl(struct kvm_vcpu *vcpu) |
1286 | { | |
1287 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; | |
1288 | ||
1289 | return save->cpl; | |
1290 | } | |
1291 | ||
89a27f4d | 1292 | static void svm_get_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 1293 | { |
a2fa3e9f GH |
1294 | struct vcpu_svm *svm = to_svm(vcpu); |
1295 | ||
89a27f4d GN |
1296 | dt->size = svm->vmcb->save.idtr.limit; |
1297 | dt->address = svm->vmcb->save.idtr.base; | |
6aa8b732 AK |
1298 | } |
1299 | ||
89a27f4d | 1300 | static void svm_set_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 1301 | { |
a2fa3e9f GH |
1302 | struct vcpu_svm *svm = to_svm(vcpu); |
1303 | ||
89a27f4d GN |
1304 | svm->vmcb->save.idtr.limit = dt->size; |
1305 | svm->vmcb->save.idtr.base = dt->address ; | |
17a703cb | 1306 | mark_dirty(svm->vmcb, VMCB_DT); |
6aa8b732 AK |
1307 | } |
1308 | ||
89a27f4d | 1309 | static void svm_get_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 1310 | { |
a2fa3e9f GH |
1311 | struct vcpu_svm *svm = to_svm(vcpu); |
1312 | ||
89a27f4d GN |
1313 | dt->size = svm->vmcb->save.gdtr.limit; |
1314 | dt->address = svm->vmcb->save.gdtr.base; | |
6aa8b732 AK |
1315 | } |
1316 | ||
89a27f4d | 1317 | static void svm_set_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 1318 | { |
a2fa3e9f GH |
1319 | struct vcpu_svm *svm = to_svm(vcpu); |
1320 | ||
89a27f4d GN |
1321 | svm->vmcb->save.gdtr.limit = dt->size; |
1322 | svm->vmcb->save.gdtr.base = dt->address ; | |
17a703cb | 1323 | mark_dirty(svm->vmcb, VMCB_DT); |
6aa8b732 AK |
1324 | } |
1325 | ||
e8467fda AK |
1326 | static void svm_decache_cr0_guest_bits(struct kvm_vcpu *vcpu) |
1327 | { | |
1328 | } | |
1329 | ||
25c4c276 | 1330 | static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu) |
399badf3 AK |
1331 | { |
1332 | } | |
1333 | ||
d225157b AK |
1334 | static void update_cr0_intercept(struct vcpu_svm *svm) |
1335 | { | |
1336 | ulong gcr0 = svm->vcpu.arch.cr0; | |
1337 | u64 *hcr0 = &svm->vmcb->save.cr0; | |
1338 | ||
1339 | if (!svm->vcpu.fpu_active) | |
1340 | *hcr0 |= SVM_CR0_SELECTIVE_MASK; | |
1341 | else | |
1342 | *hcr0 = (*hcr0 & ~SVM_CR0_SELECTIVE_MASK) | |
1343 | | (gcr0 & SVM_CR0_SELECTIVE_MASK); | |
1344 | ||
dcca1a65 | 1345 | mark_dirty(svm->vmcb, VMCB_CR); |
d225157b AK |
1346 | |
1347 | if (gcr0 == *hcr0 && svm->vcpu.fpu_active) { | |
4ee546b4 RJ |
1348 | clr_cr_intercept(svm, INTERCEPT_CR0_READ); |
1349 | clr_cr_intercept(svm, INTERCEPT_CR0_WRITE); | |
d225157b | 1350 | } else { |
4ee546b4 RJ |
1351 | set_cr_intercept(svm, INTERCEPT_CR0_READ); |
1352 | set_cr_intercept(svm, INTERCEPT_CR0_WRITE); | |
d225157b AK |
1353 | } |
1354 | } | |
1355 | ||
6aa8b732 AK |
1356 | static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) |
1357 | { | |
a2fa3e9f GH |
1358 | struct vcpu_svm *svm = to_svm(vcpu); |
1359 | ||
2030753d | 1360 | if (is_guest_mode(vcpu)) { |
7f5d8b56 JR |
1361 | /* |
1362 | * We are here because we run in nested mode, the host kvm | |
1363 | * intercepts cr0 writes but the l1 hypervisor does not. | |
1364 | * But the L1 hypervisor may intercept selective cr0 writes. | |
1365 | * This needs to be checked here. | |
1366 | */ | |
1367 | unsigned long old, new; | |
1368 | ||
1369 | /* Remove bits that would trigger a real cr0 write intercept */ | |
1370 | old = vcpu->arch.cr0 & SVM_CR0_SELECTIVE_MASK; | |
1371 | new = cr0 & SVM_CR0_SELECTIVE_MASK; | |
1372 | ||
1373 | if (old == new) { | |
1374 | /* cr0 write with ts and mp unchanged */ | |
1375 | svm->vmcb->control.exit_code = SVM_EXIT_CR0_SEL_WRITE; | |
cda00082 JR |
1376 | if (nested_svm_exit_handled(svm) == NESTED_EXIT_DONE) { |
1377 | svm->nested.vmexit_rip = kvm_rip_read(vcpu); | |
1378 | svm->nested.vmexit_rsp = kvm_register_read(vcpu, VCPU_REGS_RSP); | |
1379 | svm->nested.vmexit_rax = kvm_register_read(vcpu, VCPU_REGS_RAX); | |
7f5d8b56 | 1380 | return; |
cda00082 | 1381 | } |
7f5d8b56 JR |
1382 | } |
1383 | } | |
1384 | ||
05b3e0c2 | 1385 | #ifdef CONFIG_X86_64 |
f6801dff | 1386 | if (vcpu->arch.efer & EFER_LME) { |
707d92fa | 1387 | if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) { |
f6801dff | 1388 | vcpu->arch.efer |= EFER_LMA; |
2b5203ee | 1389 | svm->vmcb->save.efer |= EFER_LMA | EFER_LME; |
6aa8b732 AK |
1390 | } |
1391 | ||
d77c26fc | 1392 | if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) { |
f6801dff | 1393 | vcpu->arch.efer &= ~EFER_LMA; |
2b5203ee | 1394 | svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME); |
6aa8b732 AK |
1395 | } |
1396 | } | |
1397 | #endif | |
ad312c7c | 1398 | vcpu->arch.cr0 = cr0; |
888f9f3e AK |
1399 | |
1400 | if (!npt_enabled) | |
1401 | cr0 |= X86_CR0_PG | X86_CR0_WP; | |
02daab21 AK |
1402 | |
1403 | if (!vcpu->fpu_active) | |
334df50a | 1404 | cr0 |= X86_CR0_TS; |
709ddebf JR |
1405 | /* |
1406 | * re-enable caching here because the QEMU bios | |
1407 | * does not do it - this results in some delay at | |
1408 | * reboot | |
1409 | */ | |
1410 | cr0 &= ~(X86_CR0_CD | X86_CR0_NW); | |
a2fa3e9f | 1411 | svm->vmcb->save.cr0 = cr0; |
dcca1a65 | 1412 | mark_dirty(svm->vmcb, VMCB_CR); |
d225157b | 1413 | update_cr0_intercept(svm); |
6aa8b732 AK |
1414 | } |
1415 | ||
1416 | static void svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4) | |
1417 | { | |
6394b649 | 1418 | unsigned long host_cr4_mce = read_cr4() & X86_CR4_MCE; |
e5eab0ce JR |
1419 | unsigned long old_cr4 = to_svm(vcpu)->vmcb->save.cr4; |
1420 | ||
1421 | if (npt_enabled && ((old_cr4 ^ cr4) & X86_CR4_PGE)) | |
f40f6a45 | 1422 | svm_flush_tlb(vcpu); |
6394b649 | 1423 | |
ec077263 JR |
1424 | vcpu->arch.cr4 = cr4; |
1425 | if (!npt_enabled) | |
1426 | cr4 |= X86_CR4_PAE; | |
6394b649 | 1427 | cr4 |= host_cr4_mce; |
ec077263 | 1428 | to_svm(vcpu)->vmcb->save.cr4 = cr4; |
dcca1a65 | 1429 | mark_dirty(to_svm(vcpu)->vmcb, VMCB_CR); |
6aa8b732 AK |
1430 | } |
1431 | ||
1432 | static void svm_set_segment(struct kvm_vcpu *vcpu, | |
1433 | struct kvm_segment *var, int seg) | |
1434 | { | |
a2fa3e9f | 1435 | struct vcpu_svm *svm = to_svm(vcpu); |
6aa8b732 AK |
1436 | struct vmcb_seg *s = svm_seg(vcpu, seg); |
1437 | ||
1438 | s->base = var->base; | |
1439 | s->limit = var->limit; | |
1440 | s->selector = var->selector; | |
1441 | if (var->unusable) | |
1442 | s->attrib = 0; | |
1443 | else { | |
1444 | s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK); | |
1445 | s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT; | |
1446 | s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT; | |
1447 | s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT; | |
1448 | s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT; | |
1449 | s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT; | |
1450 | s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT; | |
1451 | s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT; | |
1452 | } | |
1453 | if (seg == VCPU_SREG_CS) | |
a2fa3e9f GH |
1454 | svm->vmcb->save.cpl |
1455 | = (svm->vmcb->save.cs.attrib | |
6aa8b732 AK |
1456 | >> SVM_SELECTOR_DPL_SHIFT) & 3; |
1457 | ||
060d0c9a | 1458 | mark_dirty(svm->vmcb, VMCB_SEG); |
6aa8b732 AK |
1459 | } |
1460 | ||
44c11430 | 1461 | static void update_db_intercept(struct kvm_vcpu *vcpu) |
6aa8b732 | 1462 | { |
d0bfb940 JK |
1463 | struct vcpu_svm *svm = to_svm(vcpu); |
1464 | ||
18c918c5 JR |
1465 | clr_exception_intercept(svm, DB_VECTOR); |
1466 | clr_exception_intercept(svm, BP_VECTOR); | |
44c11430 | 1467 | |
6be7d306 | 1468 | if (svm->nmi_singlestep) |
18c918c5 | 1469 | set_exception_intercept(svm, DB_VECTOR); |
44c11430 | 1470 | |
d0bfb940 JK |
1471 | if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) { |
1472 | if (vcpu->guest_debug & | |
1473 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) | |
18c918c5 | 1474 | set_exception_intercept(svm, DB_VECTOR); |
d0bfb940 | 1475 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP) |
18c918c5 | 1476 | set_exception_intercept(svm, BP_VECTOR); |
d0bfb940 JK |
1477 | } else |
1478 | vcpu->guest_debug = 0; | |
44c11430 GN |
1479 | } |
1480 | ||
355be0b9 | 1481 | static void svm_guest_debug(struct kvm_vcpu *vcpu, struct kvm_guest_debug *dbg) |
44c11430 | 1482 | { |
44c11430 GN |
1483 | struct vcpu_svm *svm = to_svm(vcpu); |
1484 | ||
ae675ef0 JK |
1485 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) |
1486 | svm->vmcb->save.dr7 = dbg->arch.debugreg[7]; | |
1487 | else | |
1488 | svm->vmcb->save.dr7 = vcpu->arch.dr7; | |
1489 | ||
72214b96 JR |
1490 | mark_dirty(svm->vmcb, VMCB_DR); |
1491 | ||
355be0b9 | 1492 | update_db_intercept(vcpu); |
6aa8b732 AK |
1493 | } |
1494 | ||
0fe1e009 | 1495 | static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *sd) |
6aa8b732 | 1496 | { |
0fe1e009 TH |
1497 | if (sd->next_asid > sd->max_asid) { |
1498 | ++sd->asid_generation; | |
1499 | sd->next_asid = 1; | |
a2fa3e9f | 1500 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID; |
6aa8b732 AK |
1501 | } |
1502 | ||
0fe1e009 TH |
1503 | svm->asid_generation = sd->asid_generation; |
1504 | svm->vmcb->control.asid = sd->next_asid++; | |
d48086d1 JR |
1505 | |
1506 | mark_dirty(svm->vmcb, VMCB_ASID); | |
6aa8b732 AK |
1507 | } |
1508 | ||
020df079 | 1509 | static void svm_set_dr7(struct kvm_vcpu *vcpu, unsigned long value) |
6aa8b732 | 1510 | { |
42dbaa5a | 1511 | struct vcpu_svm *svm = to_svm(vcpu); |
42dbaa5a | 1512 | |
020df079 | 1513 | svm->vmcb->save.dr7 = value; |
72214b96 | 1514 | mark_dirty(svm->vmcb, VMCB_DR); |
6aa8b732 AK |
1515 | } |
1516 | ||
851ba692 | 1517 | static int pf_interception(struct vcpu_svm *svm) |
6aa8b732 | 1518 | { |
631bc487 | 1519 | u64 fault_address = svm->vmcb->control.exit_info_2; |
6aa8b732 | 1520 | u32 error_code; |
631bc487 | 1521 | int r = 1; |
6aa8b732 | 1522 | |
631bc487 GN |
1523 | switch (svm->apf_reason) { |
1524 | default: | |
1525 | error_code = svm->vmcb->control.exit_info_1; | |
af9ca2d7 | 1526 | |
631bc487 GN |
1527 | trace_kvm_page_fault(fault_address, error_code); |
1528 | if (!npt_enabled && kvm_event_needs_reinjection(&svm->vcpu)) | |
1529 | kvm_mmu_unprotect_page_virt(&svm->vcpu, fault_address); | |
1530 | r = kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code); | |
1531 | break; | |
1532 | case KVM_PV_REASON_PAGE_NOT_PRESENT: | |
1533 | svm->apf_reason = 0; | |
1534 | local_irq_disable(); | |
1535 | kvm_async_pf_task_wait(fault_address); | |
1536 | local_irq_enable(); | |
1537 | break; | |
1538 | case KVM_PV_REASON_PAGE_READY: | |
1539 | svm->apf_reason = 0; | |
1540 | local_irq_disable(); | |
1541 | kvm_async_pf_task_wake(fault_address); | |
1542 | local_irq_enable(); | |
1543 | break; | |
1544 | } | |
1545 | return r; | |
6aa8b732 AK |
1546 | } |
1547 | ||
851ba692 | 1548 | static int db_interception(struct vcpu_svm *svm) |
d0bfb940 | 1549 | { |
851ba692 AK |
1550 | struct kvm_run *kvm_run = svm->vcpu.run; |
1551 | ||
d0bfb940 | 1552 | if (!(svm->vcpu.guest_debug & |
44c11430 | 1553 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) && |
6be7d306 | 1554 | !svm->nmi_singlestep) { |
d0bfb940 JK |
1555 | kvm_queue_exception(&svm->vcpu, DB_VECTOR); |
1556 | return 1; | |
1557 | } | |
44c11430 | 1558 | |
6be7d306 JK |
1559 | if (svm->nmi_singlestep) { |
1560 | svm->nmi_singlestep = false; | |
44c11430 GN |
1561 | if (!(svm->vcpu.guest_debug & KVM_GUESTDBG_SINGLESTEP)) |
1562 | svm->vmcb->save.rflags &= | |
1563 | ~(X86_EFLAGS_TF | X86_EFLAGS_RF); | |
1564 | update_db_intercept(&svm->vcpu); | |
1565 | } | |
1566 | ||
1567 | if (svm->vcpu.guest_debug & | |
e0231715 | 1568 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) { |
44c11430 GN |
1569 | kvm_run->exit_reason = KVM_EXIT_DEBUG; |
1570 | kvm_run->debug.arch.pc = | |
1571 | svm->vmcb->save.cs.base + svm->vmcb->save.rip; | |
1572 | kvm_run->debug.arch.exception = DB_VECTOR; | |
1573 | return 0; | |
1574 | } | |
1575 | ||
1576 | return 1; | |
d0bfb940 JK |
1577 | } |
1578 | ||
851ba692 | 1579 | static int bp_interception(struct vcpu_svm *svm) |
d0bfb940 | 1580 | { |
851ba692 AK |
1581 | struct kvm_run *kvm_run = svm->vcpu.run; |
1582 | ||
d0bfb940 JK |
1583 | kvm_run->exit_reason = KVM_EXIT_DEBUG; |
1584 | kvm_run->debug.arch.pc = svm->vmcb->save.cs.base + svm->vmcb->save.rip; | |
1585 | kvm_run->debug.arch.exception = BP_VECTOR; | |
1586 | return 0; | |
1587 | } | |
1588 | ||
851ba692 | 1589 | static int ud_interception(struct vcpu_svm *svm) |
7aa81cc0 AL |
1590 | { |
1591 | int er; | |
1592 | ||
51d8b661 | 1593 | er = emulate_instruction(&svm->vcpu, EMULTYPE_TRAP_UD); |
7aa81cc0 | 1594 | if (er != EMULATE_DONE) |
7ee5d940 | 1595 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
7aa81cc0 AL |
1596 | return 1; |
1597 | } | |
1598 | ||
6b52d186 | 1599 | static void svm_fpu_activate(struct kvm_vcpu *vcpu) |
7807fa6c | 1600 | { |
6b52d186 | 1601 | struct vcpu_svm *svm = to_svm(vcpu); |
66a562f7 | 1602 | |
18c918c5 | 1603 | clr_exception_intercept(svm, NM_VECTOR); |
66a562f7 | 1604 | |
e756fc62 | 1605 | svm->vcpu.fpu_active = 1; |
d225157b | 1606 | update_cr0_intercept(svm); |
6b52d186 | 1607 | } |
a2fa3e9f | 1608 | |
6b52d186 AK |
1609 | static int nm_interception(struct vcpu_svm *svm) |
1610 | { | |
1611 | svm_fpu_activate(&svm->vcpu); | |
a2fa3e9f | 1612 | return 1; |
7807fa6c AL |
1613 | } |
1614 | ||
67ec6607 JR |
1615 | static bool is_erratum_383(void) |
1616 | { | |
1617 | int err, i; | |
1618 | u64 value; | |
1619 | ||
1620 | if (!erratum_383_found) | |
1621 | return false; | |
1622 | ||
1623 | value = native_read_msr_safe(MSR_IA32_MC0_STATUS, &err); | |
1624 | if (err) | |
1625 | return false; | |
1626 | ||
1627 | /* Bit 62 may or may not be set for this mce */ | |
1628 | value &= ~(1ULL << 62); | |
1629 | ||
1630 | if (value != 0xb600000000010015ULL) | |
1631 | return false; | |
1632 | ||
1633 | /* Clear MCi_STATUS registers */ | |
1634 | for (i = 0; i < 6; ++i) | |
1635 | native_write_msr_safe(MSR_IA32_MCx_STATUS(i), 0, 0); | |
1636 | ||
1637 | value = native_read_msr_safe(MSR_IA32_MCG_STATUS, &err); | |
1638 | if (!err) { | |
1639 | u32 low, high; | |
1640 | ||
1641 | value &= ~(1ULL << 2); | |
1642 | low = lower_32_bits(value); | |
1643 | high = upper_32_bits(value); | |
1644 | ||
1645 | native_write_msr_safe(MSR_IA32_MCG_STATUS, low, high); | |
1646 | } | |
1647 | ||
1648 | /* Flush tlb to evict multi-match entries */ | |
1649 | __flush_tlb_all(); | |
1650 | ||
1651 | return true; | |
1652 | } | |
1653 | ||
fe5913e4 | 1654 | static void svm_handle_mce(struct vcpu_svm *svm) |
53371b50 | 1655 | { |
67ec6607 JR |
1656 | if (is_erratum_383()) { |
1657 | /* | |
1658 | * Erratum 383 triggered. Guest state is corrupt so kill the | |
1659 | * guest. | |
1660 | */ | |
1661 | pr_err("KVM: Guest triggered AMD Erratum 383\n"); | |
1662 | ||
a8eeb04a | 1663 | kvm_make_request(KVM_REQ_TRIPLE_FAULT, &svm->vcpu); |
67ec6607 JR |
1664 | |
1665 | return; | |
1666 | } | |
1667 | ||
53371b50 JR |
1668 | /* |
1669 | * On an #MC intercept the MCE handler is not called automatically in | |
1670 | * the host. So do it by hand here. | |
1671 | */ | |
1672 | asm volatile ( | |
1673 | "int $0x12\n"); | |
1674 | /* not sure if we ever come back to this point */ | |
1675 | ||
fe5913e4 JR |
1676 | return; |
1677 | } | |
1678 | ||
1679 | static int mc_interception(struct vcpu_svm *svm) | |
1680 | { | |
53371b50 JR |
1681 | return 1; |
1682 | } | |
1683 | ||
851ba692 | 1684 | static int shutdown_interception(struct vcpu_svm *svm) |
46fe4ddd | 1685 | { |
851ba692 AK |
1686 | struct kvm_run *kvm_run = svm->vcpu.run; |
1687 | ||
46fe4ddd JR |
1688 | /* |
1689 | * VMCB is undefined after a SHUTDOWN intercept | |
1690 | * so reinitialize it. | |
1691 | */ | |
a2fa3e9f | 1692 | clear_page(svm->vmcb); |
e6101a96 | 1693 | init_vmcb(svm); |
46fe4ddd JR |
1694 | |
1695 | kvm_run->exit_reason = KVM_EXIT_SHUTDOWN; | |
1696 | return 0; | |
1697 | } | |
1698 | ||
851ba692 | 1699 | static int io_interception(struct vcpu_svm *svm) |
6aa8b732 | 1700 | { |
cf8f70bf | 1701 | struct kvm_vcpu *vcpu = &svm->vcpu; |
d77c26fc | 1702 | u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */ |
34c33d16 | 1703 | int size, in, string; |
039576c0 | 1704 | unsigned port; |
6aa8b732 | 1705 | |
e756fc62 | 1706 | ++svm->vcpu.stat.io_exits; |
e70669ab | 1707 | string = (io_info & SVM_IOIO_STR_MASK) != 0; |
039576c0 | 1708 | in = (io_info & SVM_IOIO_TYPE_MASK) != 0; |
cf8f70bf | 1709 | if (string || in) |
51d8b661 | 1710 | return emulate_instruction(vcpu, 0) == EMULATE_DONE; |
cf8f70bf | 1711 | |
039576c0 AK |
1712 | port = io_info >> 16; |
1713 | size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT; | |
cf8f70bf | 1714 | svm->next_rip = svm->vmcb->control.exit_info_2; |
e93f36bc | 1715 | skip_emulated_instruction(&svm->vcpu); |
cf8f70bf GN |
1716 | |
1717 | return kvm_fast_pio_out(vcpu, size, port); | |
6aa8b732 AK |
1718 | } |
1719 | ||
851ba692 | 1720 | static int nmi_interception(struct vcpu_svm *svm) |
c47f098d JR |
1721 | { |
1722 | return 1; | |
1723 | } | |
1724 | ||
851ba692 | 1725 | static int intr_interception(struct vcpu_svm *svm) |
a0698055 JR |
1726 | { |
1727 | ++svm->vcpu.stat.irq_exits; | |
1728 | return 1; | |
1729 | } | |
1730 | ||
851ba692 | 1731 | static int nop_on_interception(struct vcpu_svm *svm) |
6aa8b732 AK |
1732 | { |
1733 | return 1; | |
1734 | } | |
1735 | ||
851ba692 | 1736 | static int halt_interception(struct vcpu_svm *svm) |
6aa8b732 | 1737 | { |
5fdbf976 | 1738 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 1; |
e756fc62 RR |
1739 | skip_emulated_instruction(&svm->vcpu); |
1740 | return kvm_emulate_halt(&svm->vcpu); | |
6aa8b732 AK |
1741 | } |
1742 | ||
851ba692 | 1743 | static int vmmcall_interception(struct vcpu_svm *svm) |
02e235bc | 1744 | { |
5fdbf976 | 1745 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; |
e756fc62 | 1746 | skip_emulated_instruction(&svm->vcpu); |
7aa81cc0 AL |
1747 | kvm_emulate_hypercall(&svm->vcpu); |
1748 | return 1; | |
02e235bc AK |
1749 | } |
1750 | ||
5bd2edc3 JR |
1751 | static unsigned long nested_svm_get_tdp_cr3(struct kvm_vcpu *vcpu) |
1752 | { | |
1753 | struct vcpu_svm *svm = to_svm(vcpu); | |
1754 | ||
1755 | return svm->nested.nested_cr3; | |
1756 | } | |
1757 | ||
1758 | static void nested_svm_set_tdp_cr3(struct kvm_vcpu *vcpu, | |
1759 | unsigned long root) | |
1760 | { | |
1761 | struct vcpu_svm *svm = to_svm(vcpu); | |
1762 | ||
1763 | svm->vmcb->control.nested_cr3 = root; | |
b2747166 | 1764 | mark_dirty(svm->vmcb, VMCB_NPT); |
f40f6a45 | 1765 | svm_flush_tlb(vcpu); |
5bd2edc3 JR |
1766 | } |
1767 | ||
6389ee94 AK |
1768 | static void nested_svm_inject_npf_exit(struct kvm_vcpu *vcpu, |
1769 | struct x86_exception *fault) | |
5bd2edc3 JR |
1770 | { |
1771 | struct vcpu_svm *svm = to_svm(vcpu); | |
1772 | ||
1773 | svm->vmcb->control.exit_code = SVM_EXIT_NPF; | |
1774 | svm->vmcb->control.exit_code_hi = 0; | |
6389ee94 AK |
1775 | svm->vmcb->control.exit_info_1 = fault->error_code; |
1776 | svm->vmcb->control.exit_info_2 = fault->address; | |
5bd2edc3 JR |
1777 | |
1778 | nested_svm_vmexit(svm); | |
1779 | } | |
1780 | ||
4b16184c JR |
1781 | static int nested_svm_init_mmu_context(struct kvm_vcpu *vcpu) |
1782 | { | |
1783 | int r; | |
1784 | ||
1785 | r = kvm_init_shadow_mmu(vcpu, &vcpu->arch.mmu); | |
1786 | ||
1787 | vcpu->arch.mmu.set_cr3 = nested_svm_set_tdp_cr3; | |
1788 | vcpu->arch.mmu.get_cr3 = nested_svm_get_tdp_cr3; | |
1789 | vcpu->arch.mmu.inject_page_fault = nested_svm_inject_npf_exit; | |
1790 | vcpu->arch.mmu.shadow_root_level = get_npt_level(); | |
1791 | vcpu->arch.walk_mmu = &vcpu->arch.nested_mmu; | |
1792 | ||
1793 | return r; | |
1794 | } | |
1795 | ||
1796 | static void nested_svm_uninit_mmu_context(struct kvm_vcpu *vcpu) | |
1797 | { | |
1798 | vcpu->arch.walk_mmu = &vcpu->arch.mmu; | |
1799 | } | |
1800 | ||
c0725420 AG |
1801 | static int nested_svm_check_permissions(struct vcpu_svm *svm) |
1802 | { | |
f6801dff | 1803 | if (!(svm->vcpu.arch.efer & EFER_SVME) |
c0725420 AG |
1804 | || !is_paging(&svm->vcpu)) { |
1805 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
1806 | return 1; | |
1807 | } | |
1808 | ||
1809 | if (svm->vmcb->save.cpl) { | |
1810 | kvm_inject_gp(&svm->vcpu, 0); | |
1811 | return 1; | |
1812 | } | |
1813 | ||
1814 | return 0; | |
1815 | } | |
1816 | ||
cf74a78b AG |
1817 | static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr, |
1818 | bool has_error_code, u32 error_code) | |
1819 | { | |
b8e88bc8 JR |
1820 | int vmexit; |
1821 | ||
2030753d | 1822 | if (!is_guest_mode(&svm->vcpu)) |
0295ad7d | 1823 | return 0; |
cf74a78b | 1824 | |
0295ad7d JR |
1825 | svm->vmcb->control.exit_code = SVM_EXIT_EXCP_BASE + nr; |
1826 | svm->vmcb->control.exit_code_hi = 0; | |
1827 | svm->vmcb->control.exit_info_1 = error_code; | |
1828 | svm->vmcb->control.exit_info_2 = svm->vcpu.arch.cr2; | |
1829 | ||
b8e88bc8 JR |
1830 | vmexit = nested_svm_intercept(svm); |
1831 | if (vmexit == NESTED_EXIT_DONE) | |
1832 | svm->nested.exit_required = true; | |
1833 | ||
1834 | return vmexit; | |
cf74a78b AG |
1835 | } |
1836 | ||
8fe54654 JR |
1837 | /* This function returns true if it is save to enable the irq window */ |
1838 | static inline bool nested_svm_intr(struct vcpu_svm *svm) | |
cf74a78b | 1839 | { |
2030753d | 1840 | if (!is_guest_mode(&svm->vcpu)) |
8fe54654 | 1841 | return true; |
cf74a78b | 1842 | |
26666957 | 1843 | if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK)) |
8fe54654 | 1844 | return true; |
cf74a78b | 1845 | |
26666957 | 1846 | if (!(svm->vcpu.arch.hflags & HF_HIF_MASK)) |
8fe54654 | 1847 | return false; |
cf74a78b | 1848 | |
a0a07cd2 GN |
1849 | /* |
1850 | * if vmexit was already requested (by intercepted exception | |
1851 | * for instance) do not overwrite it with "external interrupt" | |
1852 | * vmexit. | |
1853 | */ | |
1854 | if (svm->nested.exit_required) | |
1855 | return false; | |
1856 | ||
197717d5 JR |
1857 | svm->vmcb->control.exit_code = SVM_EXIT_INTR; |
1858 | svm->vmcb->control.exit_info_1 = 0; | |
1859 | svm->vmcb->control.exit_info_2 = 0; | |
26666957 | 1860 | |
cd3ff653 JR |
1861 | if (svm->nested.intercept & 1ULL) { |
1862 | /* | |
1863 | * The #vmexit can't be emulated here directly because this | |
1864 | * code path runs with irqs and preemtion disabled. A | |
1865 | * #vmexit emulation might sleep. Only signal request for | |
1866 | * the #vmexit here. | |
1867 | */ | |
1868 | svm->nested.exit_required = true; | |
236649de | 1869 | trace_kvm_nested_intr_vmexit(svm->vmcb->save.rip); |
8fe54654 | 1870 | return false; |
cf74a78b AG |
1871 | } |
1872 | ||
8fe54654 | 1873 | return true; |
cf74a78b AG |
1874 | } |
1875 | ||
887f500c JR |
1876 | /* This function returns true if it is save to enable the nmi window */ |
1877 | static inline bool nested_svm_nmi(struct vcpu_svm *svm) | |
1878 | { | |
2030753d | 1879 | if (!is_guest_mode(&svm->vcpu)) |
887f500c JR |
1880 | return true; |
1881 | ||
1882 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_NMI))) | |
1883 | return true; | |
1884 | ||
1885 | svm->vmcb->control.exit_code = SVM_EXIT_NMI; | |
1886 | svm->nested.exit_required = true; | |
1887 | ||
1888 | return false; | |
cf74a78b AG |
1889 | } |
1890 | ||
7597f129 | 1891 | static void *nested_svm_map(struct vcpu_svm *svm, u64 gpa, struct page **_page) |
34f80cfa JR |
1892 | { |
1893 | struct page *page; | |
1894 | ||
6c3bd3d7 JR |
1895 | might_sleep(); |
1896 | ||
34f80cfa | 1897 | page = gfn_to_page(svm->vcpu.kvm, gpa >> PAGE_SHIFT); |
34f80cfa JR |
1898 | if (is_error_page(page)) |
1899 | goto error; | |
1900 | ||
7597f129 JR |
1901 | *_page = page; |
1902 | ||
1903 | return kmap(page); | |
34f80cfa JR |
1904 | |
1905 | error: | |
1906 | kvm_release_page_clean(page); | |
1907 | kvm_inject_gp(&svm->vcpu, 0); | |
1908 | ||
1909 | return NULL; | |
1910 | } | |
1911 | ||
7597f129 | 1912 | static void nested_svm_unmap(struct page *page) |
34f80cfa | 1913 | { |
7597f129 | 1914 | kunmap(page); |
34f80cfa JR |
1915 | kvm_release_page_dirty(page); |
1916 | } | |
34f80cfa | 1917 | |
ce2ac085 JR |
1918 | static int nested_svm_intercept_ioio(struct vcpu_svm *svm) |
1919 | { | |
1920 | unsigned port; | |
1921 | u8 val, bit; | |
1922 | u64 gpa; | |
34f80cfa | 1923 | |
ce2ac085 JR |
1924 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_IOIO_PROT))) |
1925 | return NESTED_EXIT_HOST; | |
34f80cfa | 1926 | |
ce2ac085 JR |
1927 | port = svm->vmcb->control.exit_info_1 >> 16; |
1928 | gpa = svm->nested.vmcb_iopm + (port / 8); | |
1929 | bit = port % 8; | |
1930 | val = 0; | |
1931 | ||
1932 | if (kvm_read_guest(svm->vcpu.kvm, gpa, &val, 1)) | |
1933 | val &= (1 << bit); | |
1934 | ||
1935 | return val ? NESTED_EXIT_DONE : NESTED_EXIT_HOST; | |
34f80cfa JR |
1936 | } |
1937 | ||
d2477826 | 1938 | static int nested_svm_exit_handled_msr(struct vcpu_svm *svm) |
4c2161ae | 1939 | { |
0d6b3537 JR |
1940 | u32 offset, msr, value; |
1941 | int write, mask; | |
4c2161ae | 1942 | |
3d62d9aa | 1943 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT))) |
d2477826 | 1944 | return NESTED_EXIT_HOST; |
3d62d9aa | 1945 | |
0d6b3537 JR |
1946 | msr = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
1947 | offset = svm_msrpm_offset(msr); | |
1948 | write = svm->vmcb->control.exit_info_1 & 1; | |
1949 | mask = 1 << ((2 * (msr & 0xf)) + write); | |
3d62d9aa | 1950 | |
0d6b3537 JR |
1951 | if (offset == MSR_INVALID) |
1952 | return NESTED_EXIT_DONE; | |
4c2161ae | 1953 | |
0d6b3537 JR |
1954 | /* Offset is in 32 bit units but need in 8 bit units */ |
1955 | offset *= 4; | |
4c2161ae | 1956 | |
0d6b3537 JR |
1957 | if (kvm_read_guest(svm->vcpu.kvm, svm->nested.vmcb_msrpm + offset, &value, 4)) |
1958 | return NESTED_EXIT_DONE; | |
3d62d9aa | 1959 | |
0d6b3537 | 1960 | return (value & mask) ? NESTED_EXIT_DONE : NESTED_EXIT_HOST; |
4c2161ae JR |
1961 | } |
1962 | ||
410e4d57 | 1963 | static int nested_svm_exit_special(struct vcpu_svm *svm) |
cf74a78b | 1964 | { |
cf74a78b | 1965 | u32 exit_code = svm->vmcb->control.exit_code; |
4c2161ae | 1966 | |
410e4d57 JR |
1967 | switch (exit_code) { |
1968 | case SVM_EXIT_INTR: | |
1969 | case SVM_EXIT_NMI: | |
ff47a49b | 1970 | case SVM_EXIT_EXCP_BASE + MC_VECTOR: |
410e4d57 | 1971 | return NESTED_EXIT_HOST; |
410e4d57 | 1972 | case SVM_EXIT_NPF: |
e0231715 | 1973 | /* For now we are always handling NPFs when using them */ |
410e4d57 JR |
1974 | if (npt_enabled) |
1975 | return NESTED_EXIT_HOST; | |
1976 | break; | |
410e4d57 | 1977 | case SVM_EXIT_EXCP_BASE + PF_VECTOR: |
631bc487 GN |
1978 | /* When we're shadowing, trap PFs, but not async PF */ |
1979 | if (!npt_enabled && svm->apf_reason == 0) | |
410e4d57 JR |
1980 | return NESTED_EXIT_HOST; |
1981 | break; | |
66a562f7 JR |
1982 | case SVM_EXIT_EXCP_BASE + NM_VECTOR: |
1983 | nm_interception(svm); | |
1984 | break; | |
410e4d57 JR |
1985 | default: |
1986 | break; | |
cf74a78b AG |
1987 | } |
1988 | ||
410e4d57 JR |
1989 | return NESTED_EXIT_CONTINUE; |
1990 | } | |
1991 | ||
1992 | /* | |
1993 | * If this function returns true, this #vmexit was already handled | |
1994 | */ | |
b8e88bc8 | 1995 | static int nested_svm_intercept(struct vcpu_svm *svm) |
410e4d57 JR |
1996 | { |
1997 | u32 exit_code = svm->vmcb->control.exit_code; | |
1998 | int vmexit = NESTED_EXIT_HOST; | |
1999 | ||
cf74a78b | 2000 | switch (exit_code) { |
9c4e40b9 | 2001 | case SVM_EXIT_MSR: |
3d62d9aa | 2002 | vmexit = nested_svm_exit_handled_msr(svm); |
9c4e40b9 | 2003 | break; |
ce2ac085 JR |
2004 | case SVM_EXIT_IOIO: |
2005 | vmexit = nested_svm_intercept_ioio(svm); | |
2006 | break; | |
4ee546b4 RJ |
2007 | case SVM_EXIT_READ_CR0 ... SVM_EXIT_WRITE_CR8: { |
2008 | u32 bit = 1U << (exit_code - SVM_EXIT_READ_CR0); | |
2009 | if (svm->nested.intercept_cr & bit) | |
410e4d57 | 2010 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
2011 | break; |
2012 | } | |
3aed041a JR |
2013 | case SVM_EXIT_READ_DR0 ... SVM_EXIT_WRITE_DR7: { |
2014 | u32 bit = 1U << (exit_code - SVM_EXIT_READ_DR0); | |
2015 | if (svm->nested.intercept_dr & bit) | |
410e4d57 | 2016 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
2017 | break; |
2018 | } | |
2019 | case SVM_EXIT_EXCP_BASE ... SVM_EXIT_EXCP_BASE + 0x1f: { | |
2020 | u32 excp_bits = 1 << (exit_code - SVM_EXIT_EXCP_BASE); | |
aad42c64 | 2021 | if (svm->nested.intercept_exceptions & excp_bits) |
410e4d57 | 2022 | vmexit = NESTED_EXIT_DONE; |
631bc487 GN |
2023 | /* async page fault always cause vmexit */ |
2024 | else if ((exit_code == SVM_EXIT_EXCP_BASE + PF_VECTOR) && | |
2025 | svm->apf_reason != 0) | |
2026 | vmexit = NESTED_EXIT_DONE; | |
cf74a78b AG |
2027 | break; |
2028 | } | |
228070b1 JR |
2029 | case SVM_EXIT_ERR: { |
2030 | vmexit = NESTED_EXIT_DONE; | |
2031 | break; | |
2032 | } | |
cf74a78b AG |
2033 | default: { |
2034 | u64 exit_bits = 1ULL << (exit_code - SVM_EXIT_INTR); | |
aad42c64 | 2035 | if (svm->nested.intercept & exit_bits) |
410e4d57 | 2036 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
2037 | } |
2038 | } | |
2039 | ||
b8e88bc8 JR |
2040 | return vmexit; |
2041 | } | |
2042 | ||
2043 | static int nested_svm_exit_handled(struct vcpu_svm *svm) | |
2044 | { | |
2045 | int vmexit; | |
2046 | ||
2047 | vmexit = nested_svm_intercept(svm); | |
2048 | ||
2049 | if (vmexit == NESTED_EXIT_DONE) | |
9c4e40b9 | 2050 | nested_svm_vmexit(svm); |
9c4e40b9 JR |
2051 | |
2052 | return vmexit; | |
cf74a78b AG |
2053 | } |
2054 | ||
0460a979 JR |
2055 | static inline void copy_vmcb_control_area(struct vmcb *dst_vmcb, struct vmcb *from_vmcb) |
2056 | { | |
2057 | struct vmcb_control_area *dst = &dst_vmcb->control; | |
2058 | struct vmcb_control_area *from = &from_vmcb->control; | |
2059 | ||
4ee546b4 | 2060 | dst->intercept_cr = from->intercept_cr; |
3aed041a | 2061 | dst->intercept_dr = from->intercept_dr; |
0460a979 JR |
2062 | dst->intercept_exceptions = from->intercept_exceptions; |
2063 | dst->intercept = from->intercept; | |
2064 | dst->iopm_base_pa = from->iopm_base_pa; | |
2065 | dst->msrpm_base_pa = from->msrpm_base_pa; | |
2066 | dst->tsc_offset = from->tsc_offset; | |
2067 | dst->asid = from->asid; | |
2068 | dst->tlb_ctl = from->tlb_ctl; | |
2069 | dst->int_ctl = from->int_ctl; | |
2070 | dst->int_vector = from->int_vector; | |
2071 | dst->int_state = from->int_state; | |
2072 | dst->exit_code = from->exit_code; | |
2073 | dst->exit_code_hi = from->exit_code_hi; | |
2074 | dst->exit_info_1 = from->exit_info_1; | |
2075 | dst->exit_info_2 = from->exit_info_2; | |
2076 | dst->exit_int_info = from->exit_int_info; | |
2077 | dst->exit_int_info_err = from->exit_int_info_err; | |
2078 | dst->nested_ctl = from->nested_ctl; | |
2079 | dst->event_inj = from->event_inj; | |
2080 | dst->event_inj_err = from->event_inj_err; | |
2081 | dst->nested_cr3 = from->nested_cr3; | |
2082 | dst->lbr_ctl = from->lbr_ctl; | |
2083 | } | |
2084 | ||
34f80cfa | 2085 | static int nested_svm_vmexit(struct vcpu_svm *svm) |
cf74a78b | 2086 | { |
34f80cfa | 2087 | struct vmcb *nested_vmcb; |
e6aa9abd | 2088 | struct vmcb *hsave = svm->nested.hsave; |
33740e40 | 2089 | struct vmcb *vmcb = svm->vmcb; |
7597f129 | 2090 | struct page *page; |
cf74a78b | 2091 | |
17897f36 JR |
2092 | trace_kvm_nested_vmexit_inject(vmcb->control.exit_code, |
2093 | vmcb->control.exit_info_1, | |
2094 | vmcb->control.exit_info_2, | |
2095 | vmcb->control.exit_int_info, | |
2096 | vmcb->control.exit_int_info_err); | |
2097 | ||
7597f129 | 2098 | nested_vmcb = nested_svm_map(svm, svm->nested.vmcb, &page); |
34f80cfa JR |
2099 | if (!nested_vmcb) |
2100 | return 1; | |
2101 | ||
2030753d JR |
2102 | /* Exit Guest-Mode */ |
2103 | leave_guest_mode(&svm->vcpu); | |
06fc7772 JR |
2104 | svm->nested.vmcb = 0; |
2105 | ||
cf74a78b | 2106 | /* Give the current vmcb to the guest */ |
33740e40 JR |
2107 | disable_gif(svm); |
2108 | ||
2109 | nested_vmcb->save.es = vmcb->save.es; | |
2110 | nested_vmcb->save.cs = vmcb->save.cs; | |
2111 | nested_vmcb->save.ss = vmcb->save.ss; | |
2112 | nested_vmcb->save.ds = vmcb->save.ds; | |
2113 | nested_vmcb->save.gdtr = vmcb->save.gdtr; | |
2114 | nested_vmcb->save.idtr = vmcb->save.idtr; | |
3f6a9d16 | 2115 | nested_vmcb->save.efer = svm->vcpu.arch.efer; |
cdbbdc12 | 2116 | nested_vmcb->save.cr0 = kvm_read_cr0(&svm->vcpu); |
2be4fc7a | 2117 | nested_vmcb->save.cr3 = svm->vcpu.arch.cr3; |
33740e40 | 2118 | nested_vmcb->save.cr2 = vmcb->save.cr2; |
cdbbdc12 | 2119 | nested_vmcb->save.cr4 = svm->vcpu.arch.cr4; |
33740e40 JR |
2120 | nested_vmcb->save.rflags = vmcb->save.rflags; |
2121 | nested_vmcb->save.rip = vmcb->save.rip; | |
2122 | nested_vmcb->save.rsp = vmcb->save.rsp; | |
2123 | nested_vmcb->save.rax = vmcb->save.rax; | |
2124 | nested_vmcb->save.dr7 = vmcb->save.dr7; | |
2125 | nested_vmcb->save.dr6 = vmcb->save.dr6; | |
2126 | nested_vmcb->save.cpl = vmcb->save.cpl; | |
2127 | ||
2128 | nested_vmcb->control.int_ctl = vmcb->control.int_ctl; | |
2129 | nested_vmcb->control.int_vector = vmcb->control.int_vector; | |
2130 | nested_vmcb->control.int_state = vmcb->control.int_state; | |
2131 | nested_vmcb->control.exit_code = vmcb->control.exit_code; | |
2132 | nested_vmcb->control.exit_code_hi = vmcb->control.exit_code_hi; | |
2133 | nested_vmcb->control.exit_info_1 = vmcb->control.exit_info_1; | |
2134 | nested_vmcb->control.exit_info_2 = vmcb->control.exit_info_2; | |
2135 | nested_vmcb->control.exit_int_info = vmcb->control.exit_int_info; | |
2136 | nested_vmcb->control.exit_int_info_err = vmcb->control.exit_int_info_err; | |
7a190667 | 2137 | nested_vmcb->control.next_rip = vmcb->control.next_rip; |
8d23c466 AG |
2138 | |
2139 | /* | |
2140 | * If we emulate a VMRUN/#VMEXIT in the same host #vmexit cycle we have | |
2141 | * to make sure that we do not lose injected events. So check event_inj | |
2142 | * here and copy it to exit_int_info if it is valid. | |
2143 | * Exit_int_info and event_inj can't be both valid because the case | |
2144 | * below only happens on a VMRUN instruction intercept which has | |
2145 | * no valid exit_int_info set. | |
2146 | */ | |
2147 | if (vmcb->control.event_inj & SVM_EVTINJ_VALID) { | |
2148 | struct vmcb_control_area *nc = &nested_vmcb->control; | |
2149 | ||
2150 | nc->exit_int_info = vmcb->control.event_inj; | |
2151 | nc->exit_int_info_err = vmcb->control.event_inj_err; | |
2152 | } | |
2153 | ||
33740e40 JR |
2154 | nested_vmcb->control.tlb_ctl = 0; |
2155 | nested_vmcb->control.event_inj = 0; | |
2156 | nested_vmcb->control.event_inj_err = 0; | |
cf74a78b AG |
2157 | |
2158 | /* We always set V_INTR_MASKING and remember the old value in hflags */ | |
2159 | if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK)) | |
2160 | nested_vmcb->control.int_ctl &= ~V_INTR_MASKING_MASK; | |
2161 | ||
cf74a78b | 2162 | /* Restore the original control entries */ |
0460a979 | 2163 | copy_vmcb_control_area(vmcb, hsave); |
cf74a78b | 2164 | |
219b65dc AG |
2165 | kvm_clear_exception_queue(&svm->vcpu); |
2166 | kvm_clear_interrupt_queue(&svm->vcpu); | |
cf74a78b | 2167 | |
4b16184c JR |
2168 | svm->nested.nested_cr3 = 0; |
2169 | ||
cf74a78b AG |
2170 | /* Restore selected save entries */ |
2171 | svm->vmcb->save.es = hsave->save.es; | |
2172 | svm->vmcb->save.cs = hsave->save.cs; | |
2173 | svm->vmcb->save.ss = hsave->save.ss; | |
2174 | svm->vmcb->save.ds = hsave->save.ds; | |
2175 | svm->vmcb->save.gdtr = hsave->save.gdtr; | |
2176 | svm->vmcb->save.idtr = hsave->save.idtr; | |
2177 | svm->vmcb->save.rflags = hsave->save.rflags; | |
2178 | svm_set_efer(&svm->vcpu, hsave->save.efer); | |
2179 | svm_set_cr0(&svm->vcpu, hsave->save.cr0 | X86_CR0_PE); | |
2180 | svm_set_cr4(&svm->vcpu, hsave->save.cr4); | |
2181 | if (npt_enabled) { | |
2182 | svm->vmcb->save.cr3 = hsave->save.cr3; | |
2183 | svm->vcpu.arch.cr3 = hsave->save.cr3; | |
2184 | } else { | |
2390218b | 2185 | (void)kvm_set_cr3(&svm->vcpu, hsave->save.cr3); |
cf74a78b AG |
2186 | } |
2187 | kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, hsave->save.rax); | |
2188 | kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, hsave->save.rsp); | |
2189 | kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, hsave->save.rip); | |
2190 | svm->vmcb->save.dr7 = 0; | |
2191 | svm->vmcb->save.cpl = 0; | |
2192 | svm->vmcb->control.exit_int_info = 0; | |
2193 | ||
8d28fec4 RJ |
2194 | mark_all_dirty(svm->vmcb); |
2195 | ||
7597f129 | 2196 | nested_svm_unmap(page); |
cf74a78b | 2197 | |
4b16184c | 2198 | nested_svm_uninit_mmu_context(&svm->vcpu); |
cf74a78b AG |
2199 | kvm_mmu_reset_context(&svm->vcpu); |
2200 | kvm_mmu_load(&svm->vcpu); | |
2201 | ||
2202 | return 0; | |
2203 | } | |
3d6368ef | 2204 | |
9738b2c9 | 2205 | static bool nested_svm_vmrun_msrpm(struct vcpu_svm *svm) |
3d6368ef | 2206 | { |
323c3d80 JR |
2207 | /* |
2208 | * This function merges the msr permission bitmaps of kvm and the | |
2209 | * nested vmcb. It is omptimized in that it only merges the parts where | |
2210 | * the kvm msr permission bitmap may contain zero bits | |
2211 | */ | |
3d6368ef | 2212 | int i; |
9738b2c9 | 2213 | |
323c3d80 JR |
2214 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT))) |
2215 | return true; | |
9738b2c9 | 2216 | |
323c3d80 JR |
2217 | for (i = 0; i < MSRPM_OFFSETS; i++) { |
2218 | u32 value, p; | |
2219 | u64 offset; | |
9738b2c9 | 2220 | |
323c3d80 JR |
2221 | if (msrpm_offsets[i] == 0xffffffff) |
2222 | break; | |
3d6368ef | 2223 | |
0d6b3537 JR |
2224 | p = msrpm_offsets[i]; |
2225 | offset = svm->nested.vmcb_msrpm + (p * 4); | |
323c3d80 JR |
2226 | |
2227 | if (kvm_read_guest(svm->vcpu.kvm, offset, &value, 4)) | |
2228 | return false; | |
2229 | ||
2230 | svm->nested.msrpm[p] = svm->msrpm[p] | value; | |
2231 | } | |
3d6368ef | 2232 | |
323c3d80 | 2233 | svm->vmcb->control.msrpm_base_pa = __pa(svm->nested.msrpm); |
9738b2c9 JR |
2234 | |
2235 | return true; | |
3d6368ef AG |
2236 | } |
2237 | ||
52c65a30 JR |
2238 | static bool nested_vmcb_checks(struct vmcb *vmcb) |
2239 | { | |
2240 | if ((vmcb->control.intercept & (1ULL << INTERCEPT_VMRUN)) == 0) | |
2241 | return false; | |
2242 | ||
dbe77584 JR |
2243 | if (vmcb->control.asid == 0) |
2244 | return false; | |
2245 | ||
4b16184c JR |
2246 | if (vmcb->control.nested_ctl && !npt_enabled) |
2247 | return false; | |
2248 | ||
52c65a30 JR |
2249 | return true; |
2250 | } | |
2251 | ||
9738b2c9 | 2252 | static bool nested_svm_vmrun(struct vcpu_svm *svm) |
3d6368ef | 2253 | { |
9738b2c9 | 2254 | struct vmcb *nested_vmcb; |
e6aa9abd | 2255 | struct vmcb *hsave = svm->nested.hsave; |
defbba56 | 2256 | struct vmcb *vmcb = svm->vmcb; |
7597f129 | 2257 | struct page *page; |
06fc7772 | 2258 | u64 vmcb_gpa; |
3d6368ef | 2259 | |
06fc7772 | 2260 | vmcb_gpa = svm->vmcb->save.rax; |
3d6368ef | 2261 | |
7597f129 | 2262 | nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, &page); |
9738b2c9 JR |
2263 | if (!nested_vmcb) |
2264 | return false; | |
2265 | ||
52c65a30 JR |
2266 | if (!nested_vmcb_checks(nested_vmcb)) { |
2267 | nested_vmcb->control.exit_code = SVM_EXIT_ERR; | |
2268 | nested_vmcb->control.exit_code_hi = 0; | |
2269 | nested_vmcb->control.exit_info_1 = 0; | |
2270 | nested_vmcb->control.exit_info_2 = 0; | |
2271 | ||
2272 | nested_svm_unmap(page); | |
2273 | ||
2274 | return false; | |
2275 | } | |
2276 | ||
b75f4eb3 | 2277 | trace_kvm_nested_vmrun(svm->vmcb->save.rip, vmcb_gpa, |
0ac406de JR |
2278 | nested_vmcb->save.rip, |
2279 | nested_vmcb->control.int_ctl, | |
2280 | nested_vmcb->control.event_inj, | |
2281 | nested_vmcb->control.nested_ctl); | |
2282 | ||
4ee546b4 RJ |
2283 | trace_kvm_nested_intercepts(nested_vmcb->control.intercept_cr & 0xffff, |
2284 | nested_vmcb->control.intercept_cr >> 16, | |
2e554e8d JR |
2285 | nested_vmcb->control.intercept_exceptions, |
2286 | nested_vmcb->control.intercept); | |
2287 | ||
3d6368ef | 2288 | /* Clear internal status */ |
219b65dc AG |
2289 | kvm_clear_exception_queue(&svm->vcpu); |
2290 | kvm_clear_interrupt_queue(&svm->vcpu); | |
3d6368ef | 2291 | |
e0231715 JR |
2292 | /* |
2293 | * Save the old vmcb, so we don't need to pick what we save, but can | |
2294 | * restore everything when a VMEXIT occurs | |
2295 | */ | |
defbba56 JR |
2296 | hsave->save.es = vmcb->save.es; |
2297 | hsave->save.cs = vmcb->save.cs; | |
2298 | hsave->save.ss = vmcb->save.ss; | |
2299 | hsave->save.ds = vmcb->save.ds; | |
2300 | hsave->save.gdtr = vmcb->save.gdtr; | |
2301 | hsave->save.idtr = vmcb->save.idtr; | |
f6801dff | 2302 | hsave->save.efer = svm->vcpu.arch.efer; |
4d4ec087 | 2303 | hsave->save.cr0 = kvm_read_cr0(&svm->vcpu); |
defbba56 JR |
2304 | hsave->save.cr4 = svm->vcpu.arch.cr4; |
2305 | hsave->save.rflags = vmcb->save.rflags; | |
b75f4eb3 | 2306 | hsave->save.rip = kvm_rip_read(&svm->vcpu); |
defbba56 JR |
2307 | hsave->save.rsp = vmcb->save.rsp; |
2308 | hsave->save.rax = vmcb->save.rax; | |
2309 | if (npt_enabled) | |
2310 | hsave->save.cr3 = vmcb->save.cr3; | |
2311 | else | |
2312 | hsave->save.cr3 = svm->vcpu.arch.cr3; | |
2313 | ||
0460a979 | 2314 | copy_vmcb_control_area(hsave, vmcb); |
3d6368ef AG |
2315 | |
2316 | if (svm->vmcb->save.rflags & X86_EFLAGS_IF) | |
2317 | svm->vcpu.arch.hflags |= HF_HIF_MASK; | |
2318 | else | |
2319 | svm->vcpu.arch.hflags &= ~HF_HIF_MASK; | |
2320 | ||
4b16184c JR |
2321 | if (nested_vmcb->control.nested_ctl) { |
2322 | kvm_mmu_unload(&svm->vcpu); | |
2323 | svm->nested.nested_cr3 = nested_vmcb->control.nested_cr3; | |
2324 | nested_svm_init_mmu_context(&svm->vcpu); | |
2325 | } | |
2326 | ||
3d6368ef AG |
2327 | /* Load the nested guest state */ |
2328 | svm->vmcb->save.es = nested_vmcb->save.es; | |
2329 | svm->vmcb->save.cs = nested_vmcb->save.cs; | |
2330 | svm->vmcb->save.ss = nested_vmcb->save.ss; | |
2331 | svm->vmcb->save.ds = nested_vmcb->save.ds; | |
2332 | svm->vmcb->save.gdtr = nested_vmcb->save.gdtr; | |
2333 | svm->vmcb->save.idtr = nested_vmcb->save.idtr; | |
2334 | svm->vmcb->save.rflags = nested_vmcb->save.rflags; | |
2335 | svm_set_efer(&svm->vcpu, nested_vmcb->save.efer); | |
2336 | svm_set_cr0(&svm->vcpu, nested_vmcb->save.cr0); | |
2337 | svm_set_cr4(&svm->vcpu, nested_vmcb->save.cr4); | |
2338 | if (npt_enabled) { | |
2339 | svm->vmcb->save.cr3 = nested_vmcb->save.cr3; | |
2340 | svm->vcpu.arch.cr3 = nested_vmcb->save.cr3; | |
0e5cbe36 | 2341 | } else |
2390218b | 2342 | (void)kvm_set_cr3(&svm->vcpu, nested_vmcb->save.cr3); |
0e5cbe36 JR |
2343 | |
2344 | /* Guest paging mode is active - reset mmu */ | |
2345 | kvm_mmu_reset_context(&svm->vcpu); | |
2346 | ||
defbba56 | 2347 | svm->vmcb->save.cr2 = svm->vcpu.arch.cr2 = nested_vmcb->save.cr2; |
3d6368ef AG |
2348 | kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, nested_vmcb->save.rax); |
2349 | kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, nested_vmcb->save.rsp); | |
2350 | kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, nested_vmcb->save.rip); | |
e0231715 | 2351 | |
3d6368ef AG |
2352 | /* In case we don't even reach vcpu_run, the fields are not updated */ |
2353 | svm->vmcb->save.rax = nested_vmcb->save.rax; | |
2354 | svm->vmcb->save.rsp = nested_vmcb->save.rsp; | |
2355 | svm->vmcb->save.rip = nested_vmcb->save.rip; | |
2356 | svm->vmcb->save.dr7 = nested_vmcb->save.dr7; | |
2357 | svm->vmcb->save.dr6 = nested_vmcb->save.dr6; | |
2358 | svm->vmcb->save.cpl = nested_vmcb->save.cpl; | |
2359 | ||
f7138538 | 2360 | svm->nested.vmcb_msrpm = nested_vmcb->control.msrpm_base_pa & ~0x0fffULL; |
ce2ac085 | 2361 | svm->nested.vmcb_iopm = nested_vmcb->control.iopm_base_pa & ~0x0fffULL; |
3d6368ef | 2362 | |
aad42c64 | 2363 | /* cache intercepts */ |
4ee546b4 | 2364 | svm->nested.intercept_cr = nested_vmcb->control.intercept_cr; |
3aed041a | 2365 | svm->nested.intercept_dr = nested_vmcb->control.intercept_dr; |
aad42c64 JR |
2366 | svm->nested.intercept_exceptions = nested_vmcb->control.intercept_exceptions; |
2367 | svm->nested.intercept = nested_vmcb->control.intercept; | |
2368 | ||
f40f6a45 | 2369 | svm_flush_tlb(&svm->vcpu); |
3d6368ef | 2370 | svm->vmcb->control.int_ctl = nested_vmcb->control.int_ctl | V_INTR_MASKING_MASK; |
3d6368ef AG |
2371 | if (nested_vmcb->control.int_ctl & V_INTR_MASKING_MASK) |
2372 | svm->vcpu.arch.hflags |= HF_VINTR_MASK; | |
2373 | else | |
2374 | svm->vcpu.arch.hflags &= ~HF_VINTR_MASK; | |
2375 | ||
88ab24ad JR |
2376 | if (svm->vcpu.arch.hflags & HF_VINTR_MASK) { |
2377 | /* We only want the cr8 intercept bits of the guest */ | |
4ee546b4 RJ |
2378 | clr_cr_intercept(svm, INTERCEPT_CR8_READ); |
2379 | clr_cr_intercept(svm, INTERCEPT_CR8_WRITE); | |
88ab24ad JR |
2380 | } |
2381 | ||
0d945bd9 | 2382 | /* We don't want to see VMMCALLs from a nested guest */ |
8a05a1b8 | 2383 | clr_intercept(svm, INTERCEPT_VMMCALL); |
0d945bd9 | 2384 | |
88ab24ad | 2385 | svm->vmcb->control.lbr_ctl = nested_vmcb->control.lbr_ctl; |
3d6368ef AG |
2386 | svm->vmcb->control.int_vector = nested_vmcb->control.int_vector; |
2387 | svm->vmcb->control.int_state = nested_vmcb->control.int_state; | |
2388 | svm->vmcb->control.tsc_offset += nested_vmcb->control.tsc_offset; | |
3d6368ef AG |
2389 | svm->vmcb->control.event_inj = nested_vmcb->control.event_inj; |
2390 | svm->vmcb->control.event_inj_err = nested_vmcb->control.event_inj_err; | |
2391 | ||
7597f129 | 2392 | nested_svm_unmap(page); |
9738b2c9 | 2393 | |
2030753d JR |
2394 | /* Enter Guest-Mode */ |
2395 | enter_guest_mode(&svm->vcpu); | |
2396 | ||
384c6368 JR |
2397 | /* |
2398 | * Merge guest and host intercepts - must be called with vcpu in | |
2399 | * guest-mode to take affect here | |
2400 | */ | |
2401 | recalc_intercepts(svm); | |
2402 | ||
06fc7772 | 2403 | svm->nested.vmcb = vmcb_gpa; |
9738b2c9 | 2404 | |
2af9194d | 2405 | enable_gif(svm); |
3d6368ef | 2406 | |
8d28fec4 RJ |
2407 | mark_all_dirty(svm->vmcb); |
2408 | ||
9738b2c9 | 2409 | return true; |
3d6368ef AG |
2410 | } |
2411 | ||
9966bf68 | 2412 | static void nested_svm_vmloadsave(struct vmcb *from_vmcb, struct vmcb *to_vmcb) |
5542675b AG |
2413 | { |
2414 | to_vmcb->save.fs = from_vmcb->save.fs; | |
2415 | to_vmcb->save.gs = from_vmcb->save.gs; | |
2416 | to_vmcb->save.tr = from_vmcb->save.tr; | |
2417 | to_vmcb->save.ldtr = from_vmcb->save.ldtr; | |
2418 | to_vmcb->save.kernel_gs_base = from_vmcb->save.kernel_gs_base; | |
2419 | to_vmcb->save.star = from_vmcb->save.star; | |
2420 | to_vmcb->save.lstar = from_vmcb->save.lstar; | |
2421 | to_vmcb->save.cstar = from_vmcb->save.cstar; | |
2422 | to_vmcb->save.sfmask = from_vmcb->save.sfmask; | |
2423 | to_vmcb->save.sysenter_cs = from_vmcb->save.sysenter_cs; | |
2424 | to_vmcb->save.sysenter_esp = from_vmcb->save.sysenter_esp; | |
2425 | to_vmcb->save.sysenter_eip = from_vmcb->save.sysenter_eip; | |
5542675b AG |
2426 | } |
2427 | ||
851ba692 | 2428 | static int vmload_interception(struct vcpu_svm *svm) |
5542675b | 2429 | { |
9966bf68 | 2430 | struct vmcb *nested_vmcb; |
7597f129 | 2431 | struct page *page; |
9966bf68 | 2432 | |
5542675b AG |
2433 | if (nested_svm_check_permissions(svm)) |
2434 | return 1; | |
2435 | ||
2436 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2437 | skip_emulated_instruction(&svm->vcpu); | |
2438 | ||
7597f129 | 2439 | nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, &page); |
9966bf68 JR |
2440 | if (!nested_vmcb) |
2441 | return 1; | |
2442 | ||
2443 | nested_svm_vmloadsave(nested_vmcb, svm->vmcb); | |
7597f129 | 2444 | nested_svm_unmap(page); |
5542675b AG |
2445 | |
2446 | return 1; | |
2447 | } | |
2448 | ||
851ba692 | 2449 | static int vmsave_interception(struct vcpu_svm *svm) |
5542675b | 2450 | { |
9966bf68 | 2451 | struct vmcb *nested_vmcb; |
7597f129 | 2452 | struct page *page; |
9966bf68 | 2453 | |
5542675b AG |
2454 | if (nested_svm_check_permissions(svm)) |
2455 | return 1; | |
2456 | ||
2457 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2458 | skip_emulated_instruction(&svm->vcpu); | |
2459 | ||
7597f129 | 2460 | nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, &page); |
9966bf68 JR |
2461 | if (!nested_vmcb) |
2462 | return 1; | |
2463 | ||
2464 | nested_svm_vmloadsave(svm->vmcb, nested_vmcb); | |
7597f129 | 2465 | nested_svm_unmap(page); |
5542675b AG |
2466 | |
2467 | return 1; | |
2468 | } | |
2469 | ||
851ba692 | 2470 | static int vmrun_interception(struct vcpu_svm *svm) |
3d6368ef | 2471 | { |
3d6368ef AG |
2472 | if (nested_svm_check_permissions(svm)) |
2473 | return 1; | |
2474 | ||
b75f4eb3 RJ |
2475 | /* Save rip after vmrun instruction */ |
2476 | kvm_rip_write(&svm->vcpu, kvm_rip_read(&svm->vcpu) + 3); | |
3d6368ef | 2477 | |
9738b2c9 | 2478 | if (!nested_svm_vmrun(svm)) |
3d6368ef AG |
2479 | return 1; |
2480 | ||
9738b2c9 | 2481 | if (!nested_svm_vmrun_msrpm(svm)) |
1f8da478 JR |
2482 | goto failed; |
2483 | ||
2484 | return 1; | |
2485 | ||
2486 | failed: | |
2487 | ||
2488 | svm->vmcb->control.exit_code = SVM_EXIT_ERR; | |
2489 | svm->vmcb->control.exit_code_hi = 0; | |
2490 | svm->vmcb->control.exit_info_1 = 0; | |
2491 | svm->vmcb->control.exit_info_2 = 0; | |
2492 | ||
2493 | nested_svm_vmexit(svm); | |
3d6368ef AG |
2494 | |
2495 | return 1; | |
2496 | } | |
2497 | ||
851ba692 | 2498 | static int stgi_interception(struct vcpu_svm *svm) |
1371d904 AG |
2499 | { |
2500 | if (nested_svm_check_permissions(svm)) | |
2501 | return 1; | |
2502 | ||
2503 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2504 | skip_emulated_instruction(&svm->vcpu); | |
3842d135 | 2505 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
1371d904 | 2506 | |
2af9194d | 2507 | enable_gif(svm); |
1371d904 AG |
2508 | |
2509 | return 1; | |
2510 | } | |
2511 | ||
851ba692 | 2512 | static int clgi_interception(struct vcpu_svm *svm) |
1371d904 AG |
2513 | { |
2514 | if (nested_svm_check_permissions(svm)) | |
2515 | return 1; | |
2516 | ||
2517 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2518 | skip_emulated_instruction(&svm->vcpu); | |
2519 | ||
2af9194d | 2520 | disable_gif(svm); |
1371d904 AG |
2521 | |
2522 | /* After a CLGI no interrupts should come */ | |
2523 | svm_clear_vintr(svm); | |
2524 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; | |
2525 | ||
decdbf6a JR |
2526 | mark_dirty(svm->vmcb, VMCB_INTR); |
2527 | ||
1371d904 AG |
2528 | return 1; |
2529 | } | |
2530 | ||
851ba692 | 2531 | static int invlpga_interception(struct vcpu_svm *svm) |
ff092385 AG |
2532 | { |
2533 | struct kvm_vcpu *vcpu = &svm->vcpu; | |
ff092385 | 2534 | |
ec1ff790 JR |
2535 | trace_kvm_invlpga(svm->vmcb->save.rip, vcpu->arch.regs[VCPU_REGS_RCX], |
2536 | vcpu->arch.regs[VCPU_REGS_RAX]); | |
2537 | ||
ff092385 AG |
2538 | /* Let's treat INVLPGA the same as INVLPG (can be optimized!) */ |
2539 | kvm_mmu_invlpg(vcpu, vcpu->arch.regs[VCPU_REGS_RAX]); | |
2540 | ||
2541 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2542 | skip_emulated_instruction(&svm->vcpu); | |
2543 | return 1; | |
2544 | } | |
2545 | ||
532a46b9 JR |
2546 | static int skinit_interception(struct vcpu_svm *svm) |
2547 | { | |
2548 | trace_kvm_skinit(svm->vmcb->save.rip, svm->vcpu.arch.regs[VCPU_REGS_RAX]); | |
2549 | ||
2550 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
2551 | return 1; | |
2552 | } | |
2553 | ||
81dd35d4 JR |
2554 | static int xsetbv_interception(struct vcpu_svm *svm) |
2555 | { | |
2556 | u64 new_bv = kvm_read_edx_eax(&svm->vcpu); | |
2557 | u32 index = kvm_register_read(&svm->vcpu, VCPU_REGS_RCX); | |
2558 | ||
2559 | if (kvm_set_xcr(&svm->vcpu, index, new_bv) == 0) { | |
2560 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2561 | skip_emulated_instruction(&svm->vcpu); | |
2562 | } | |
2563 | ||
2564 | return 1; | |
2565 | } | |
2566 | ||
851ba692 | 2567 | static int invalid_op_interception(struct vcpu_svm *svm) |
6aa8b732 | 2568 | { |
7ee5d940 | 2569 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
6aa8b732 AK |
2570 | return 1; |
2571 | } | |
2572 | ||
851ba692 | 2573 | static int task_switch_interception(struct vcpu_svm *svm) |
6aa8b732 | 2574 | { |
37817f29 | 2575 | u16 tss_selector; |
64a7ec06 GN |
2576 | int reason; |
2577 | int int_type = svm->vmcb->control.exit_int_info & | |
2578 | SVM_EXITINTINFO_TYPE_MASK; | |
8317c298 | 2579 | int int_vec = svm->vmcb->control.exit_int_info & SVM_EVTINJ_VEC_MASK; |
fe8e7f83 GN |
2580 | uint32_t type = |
2581 | svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_TYPE_MASK; | |
2582 | uint32_t idt_v = | |
2583 | svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID; | |
e269fb21 JK |
2584 | bool has_error_code = false; |
2585 | u32 error_code = 0; | |
37817f29 IE |
2586 | |
2587 | tss_selector = (u16)svm->vmcb->control.exit_info_1; | |
64a7ec06 | 2588 | |
37817f29 IE |
2589 | if (svm->vmcb->control.exit_info_2 & |
2590 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET)) | |
64a7ec06 GN |
2591 | reason = TASK_SWITCH_IRET; |
2592 | else if (svm->vmcb->control.exit_info_2 & | |
2593 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP)) | |
2594 | reason = TASK_SWITCH_JMP; | |
fe8e7f83 | 2595 | else if (idt_v) |
64a7ec06 GN |
2596 | reason = TASK_SWITCH_GATE; |
2597 | else | |
2598 | reason = TASK_SWITCH_CALL; | |
2599 | ||
fe8e7f83 GN |
2600 | if (reason == TASK_SWITCH_GATE) { |
2601 | switch (type) { | |
2602 | case SVM_EXITINTINFO_TYPE_NMI: | |
2603 | svm->vcpu.arch.nmi_injected = false; | |
2604 | break; | |
2605 | case SVM_EXITINTINFO_TYPE_EXEPT: | |
e269fb21 JK |
2606 | if (svm->vmcb->control.exit_info_2 & |
2607 | (1ULL << SVM_EXITINFOSHIFT_TS_HAS_ERROR_CODE)) { | |
2608 | has_error_code = true; | |
2609 | error_code = | |
2610 | (u32)svm->vmcb->control.exit_info_2; | |
2611 | } | |
fe8e7f83 GN |
2612 | kvm_clear_exception_queue(&svm->vcpu); |
2613 | break; | |
2614 | case SVM_EXITINTINFO_TYPE_INTR: | |
2615 | kvm_clear_interrupt_queue(&svm->vcpu); | |
2616 | break; | |
2617 | default: | |
2618 | break; | |
2619 | } | |
2620 | } | |
64a7ec06 | 2621 | |
8317c298 GN |
2622 | if (reason != TASK_SWITCH_GATE || |
2623 | int_type == SVM_EXITINTINFO_TYPE_SOFT || | |
2624 | (int_type == SVM_EXITINTINFO_TYPE_EXEPT && | |
f629cf84 GN |
2625 | (int_vec == OF_VECTOR || int_vec == BP_VECTOR))) |
2626 | skip_emulated_instruction(&svm->vcpu); | |
64a7ec06 | 2627 | |
acb54517 GN |
2628 | if (kvm_task_switch(&svm->vcpu, tss_selector, reason, |
2629 | has_error_code, error_code) == EMULATE_FAIL) { | |
2630 | svm->vcpu.run->exit_reason = KVM_EXIT_INTERNAL_ERROR; | |
2631 | svm->vcpu.run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION; | |
2632 | svm->vcpu.run->internal.ndata = 0; | |
2633 | return 0; | |
2634 | } | |
2635 | return 1; | |
6aa8b732 AK |
2636 | } |
2637 | ||
851ba692 | 2638 | static int cpuid_interception(struct vcpu_svm *svm) |
6aa8b732 | 2639 | { |
5fdbf976 | 2640 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 2641 | kvm_emulate_cpuid(&svm->vcpu); |
06465c5a | 2642 | return 1; |
6aa8b732 AK |
2643 | } |
2644 | ||
851ba692 | 2645 | static int iret_interception(struct vcpu_svm *svm) |
95ba8273 GN |
2646 | { |
2647 | ++svm->vcpu.stat.nmi_window_exits; | |
8a05a1b8 | 2648 | clr_intercept(svm, INTERCEPT_IRET); |
44c11430 | 2649 | svm->vcpu.arch.hflags |= HF_IRET_MASK; |
95ba8273 GN |
2650 | return 1; |
2651 | } | |
2652 | ||
851ba692 | 2653 | static int invlpg_interception(struct vcpu_svm *svm) |
a7052897 | 2654 | { |
51d8b661 | 2655 | return emulate_instruction(&svm->vcpu, 0) == EMULATE_DONE; |
a7052897 MT |
2656 | } |
2657 | ||
851ba692 | 2658 | static int emulate_on_interception(struct vcpu_svm *svm) |
6aa8b732 | 2659 | { |
51d8b661 | 2660 | return emulate_instruction(&svm->vcpu, 0) == EMULATE_DONE; |
6aa8b732 AK |
2661 | } |
2662 | ||
7ff76d58 AP |
2663 | #define CR_VALID (1ULL << 63) |
2664 | ||
2665 | static int cr_interception(struct vcpu_svm *svm) | |
2666 | { | |
2667 | int reg, cr; | |
2668 | unsigned long val; | |
2669 | int err; | |
2670 | ||
2671 | if (!static_cpu_has(X86_FEATURE_DECODEASSISTS)) | |
2672 | return emulate_on_interception(svm); | |
2673 | ||
2674 | if (unlikely((svm->vmcb->control.exit_info_1 & CR_VALID) == 0)) | |
2675 | return emulate_on_interception(svm); | |
2676 | ||
2677 | reg = svm->vmcb->control.exit_info_1 & SVM_EXITINFO_REG_MASK; | |
2678 | cr = svm->vmcb->control.exit_code - SVM_EXIT_READ_CR0; | |
2679 | ||
2680 | err = 0; | |
2681 | if (cr >= 16) { /* mov to cr */ | |
2682 | cr -= 16; | |
2683 | val = kvm_register_read(&svm->vcpu, reg); | |
2684 | switch (cr) { | |
2685 | case 0: | |
2686 | err = kvm_set_cr0(&svm->vcpu, val); | |
2687 | break; | |
2688 | case 3: | |
2689 | err = kvm_set_cr3(&svm->vcpu, val); | |
2690 | break; | |
2691 | case 4: | |
2692 | err = kvm_set_cr4(&svm->vcpu, val); | |
2693 | break; | |
2694 | case 8: | |
2695 | err = kvm_set_cr8(&svm->vcpu, val); | |
2696 | break; | |
2697 | default: | |
2698 | WARN(1, "unhandled write to CR%d", cr); | |
2699 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
2700 | return 1; | |
2701 | } | |
2702 | } else { /* mov from cr */ | |
2703 | switch (cr) { | |
2704 | case 0: | |
2705 | val = kvm_read_cr0(&svm->vcpu); | |
2706 | break; | |
2707 | case 2: | |
2708 | val = svm->vcpu.arch.cr2; | |
2709 | break; | |
2710 | case 3: | |
2711 | val = svm->vcpu.arch.cr3; | |
2712 | break; | |
2713 | case 4: | |
2714 | val = kvm_read_cr4(&svm->vcpu); | |
2715 | break; | |
2716 | case 8: | |
2717 | val = kvm_get_cr8(&svm->vcpu); | |
2718 | break; | |
2719 | default: | |
2720 | WARN(1, "unhandled read from CR%d", cr); | |
2721 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
2722 | return 1; | |
2723 | } | |
2724 | kvm_register_write(&svm->vcpu, reg, val); | |
2725 | } | |
2726 | kvm_complete_insn_gp(&svm->vcpu, err); | |
2727 | ||
2728 | return 1; | |
2729 | } | |
2730 | ||
cda00082 JR |
2731 | static int cr0_write_interception(struct vcpu_svm *svm) |
2732 | { | |
2733 | struct kvm_vcpu *vcpu = &svm->vcpu; | |
2734 | int r; | |
2735 | ||
7ff76d58 | 2736 | r = cr_interception(svm); |
cda00082 JR |
2737 | |
2738 | if (svm->nested.vmexit_rip) { | |
2739 | kvm_register_write(vcpu, VCPU_REGS_RIP, svm->nested.vmexit_rip); | |
2740 | kvm_register_write(vcpu, VCPU_REGS_RSP, svm->nested.vmexit_rsp); | |
2741 | kvm_register_write(vcpu, VCPU_REGS_RAX, svm->nested.vmexit_rax); | |
2742 | svm->nested.vmexit_rip = 0; | |
2743 | } | |
2744 | ||
7ff76d58 | 2745 | return r; |
cda00082 JR |
2746 | } |
2747 | ||
851ba692 | 2748 | static int cr8_write_interception(struct vcpu_svm *svm) |
1d075434 | 2749 | { |
851ba692 | 2750 | struct kvm_run *kvm_run = svm->vcpu.run; |
eea1cff9 | 2751 | int r; |
851ba692 | 2752 | |
0a5fff19 GN |
2753 | u8 cr8_prev = kvm_get_cr8(&svm->vcpu); |
2754 | /* instruction emulation calls kvm_set_cr8() */ | |
7ff76d58 | 2755 | r = cr_interception(svm); |
95ba8273 | 2756 | if (irqchip_in_kernel(svm->vcpu.kvm)) { |
4ee546b4 | 2757 | clr_cr_intercept(svm, INTERCEPT_CR8_WRITE); |
7ff76d58 | 2758 | return r; |
95ba8273 | 2759 | } |
0a5fff19 | 2760 | if (cr8_prev <= kvm_get_cr8(&svm->vcpu)) |
7ff76d58 | 2761 | return r; |
1d075434 JR |
2762 | kvm_run->exit_reason = KVM_EXIT_SET_TPR; |
2763 | return 0; | |
2764 | } | |
2765 | ||
6aa8b732 AK |
2766 | static int svm_get_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 *data) |
2767 | { | |
a2fa3e9f GH |
2768 | struct vcpu_svm *svm = to_svm(vcpu); |
2769 | ||
6aa8b732 | 2770 | switch (ecx) { |
af24a4e4 | 2771 | case MSR_IA32_TSC: { |
4cc70310 | 2772 | struct vmcb *vmcb = get_host_vmcb(svm); |
6aa8b732 | 2773 | |
4cc70310 | 2774 | *data = vmcb->control.tsc_offset + native_read_tsc(); |
6aa8b732 AK |
2775 | break; |
2776 | } | |
8c06585d | 2777 | case MSR_STAR: |
a2fa3e9f | 2778 | *data = svm->vmcb->save.star; |
6aa8b732 | 2779 | break; |
0e859cac | 2780 | #ifdef CONFIG_X86_64 |
6aa8b732 | 2781 | case MSR_LSTAR: |
a2fa3e9f | 2782 | *data = svm->vmcb->save.lstar; |
6aa8b732 AK |
2783 | break; |
2784 | case MSR_CSTAR: | |
a2fa3e9f | 2785 | *data = svm->vmcb->save.cstar; |
6aa8b732 AK |
2786 | break; |
2787 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 2788 | *data = svm->vmcb->save.kernel_gs_base; |
6aa8b732 AK |
2789 | break; |
2790 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 2791 | *data = svm->vmcb->save.sfmask; |
6aa8b732 AK |
2792 | break; |
2793 | #endif | |
2794 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 2795 | *data = svm->vmcb->save.sysenter_cs; |
6aa8b732 AK |
2796 | break; |
2797 | case MSR_IA32_SYSENTER_EIP: | |
017cb99e | 2798 | *data = svm->sysenter_eip; |
6aa8b732 AK |
2799 | break; |
2800 | case MSR_IA32_SYSENTER_ESP: | |
017cb99e | 2801 | *data = svm->sysenter_esp; |
6aa8b732 | 2802 | break; |
e0231715 JR |
2803 | /* |
2804 | * Nobody will change the following 5 values in the VMCB so we can | |
2805 | * safely return them on rdmsr. They will always be 0 until LBRV is | |
2806 | * implemented. | |
2807 | */ | |
a2938c80 JR |
2808 | case MSR_IA32_DEBUGCTLMSR: |
2809 | *data = svm->vmcb->save.dbgctl; | |
2810 | break; | |
2811 | case MSR_IA32_LASTBRANCHFROMIP: | |
2812 | *data = svm->vmcb->save.br_from; | |
2813 | break; | |
2814 | case MSR_IA32_LASTBRANCHTOIP: | |
2815 | *data = svm->vmcb->save.br_to; | |
2816 | break; | |
2817 | case MSR_IA32_LASTINTFROMIP: | |
2818 | *data = svm->vmcb->save.last_excp_from; | |
2819 | break; | |
2820 | case MSR_IA32_LASTINTTOIP: | |
2821 | *data = svm->vmcb->save.last_excp_to; | |
2822 | break; | |
b286d5d8 | 2823 | case MSR_VM_HSAVE_PA: |
e6aa9abd | 2824 | *data = svm->nested.hsave_msr; |
b286d5d8 | 2825 | break; |
eb6f302e | 2826 | case MSR_VM_CR: |
4a810181 | 2827 | *data = svm->nested.vm_cr_msr; |
eb6f302e | 2828 | break; |
c8a73f18 AG |
2829 | case MSR_IA32_UCODE_REV: |
2830 | *data = 0x01000065; | |
2831 | break; | |
6aa8b732 | 2832 | default: |
3bab1f5d | 2833 | return kvm_get_msr_common(vcpu, ecx, data); |
6aa8b732 AK |
2834 | } |
2835 | return 0; | |
2836 | } | |
2837 | ||
851ba692 | 2838 | static int rdmsr_interception(struct vcpu_svm *svm) |
6aa8b732 | 2839 | { |
ad312c7c | 2840 | u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
6aa8b732 AK |
2841 | u64 data; |
2842 | ||
59200273 AK |
2843 | if (svm_get_msr(&svm->vcpu, ecx, &data)) { |
2844 | trace_kvm_msr_read_ex(ecx); | |
c1a5d4f9 | 2845 | kvm_inject_gp(&svm->vcpu, 0); |
59200273 | 2846 | } else { |
229456fc | 2847 | trace_kvm_msr_read(ecx, data); |
af9ca2d7 | 2848 | |
5fdbf976 | 2849 | svm->vcpu.arch.regs[VCPU_REGS_RAX] = data & 0xffffffff; |
ad312c7c | 2850 | svm->vcpu.arch.regs[VCPU_REGS_RDX] = data >> 32; |
5fdbf976 | 2851 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 2852 | skip_emulated_instruction(&svm->vcpu); |
6aa8b732 AK |
2853 | } |
2854 | return 1; | |
2855 | } | |
2856 | ||
4a810181 JR |
2857 | static int svm_set_vm_cr(struct kvm_vcpu *vcpu, u64 data) |
2858 | { | |
2859 | struct vcpu_svm *svm = to_svm(vcpu); | |
2860 | int svm_dis, chg_mask; | |
2861 | ||
2862 | if (data & ~SVM_VM_CR_VALID_MASK) | |
2863 | return 1; | |
2864 | ||
2865 | chg_mask = SVM_VM_CR_VALID_MASK; | |
2866 | ||
2867 | if (svm->nested.vm_cr_msr & SVM_VM_CR_SVM_DIS_MASK) | |
2868 | chg_mask &= ~(SVM_VM_CR_SVM_LOCK_MASK | SVM_VM_CR_SVM_DIS_MASK); | |
2869 | ||
2870 | svm->nested.vm_cr_msr &= ~chg_mask; | |
2871 | svm->nested.vm_cr_msr |= (data & chg_mask); | |
2872 | ||
2873 | svm_dis = svm->nested.vm_cr_msr & SVM_VM_CR_SVM_DIS_MASK; | |
2874 | ||
2875 | /* check for svm_disable while efer.svme is set */ | |
2876 | if (svm_dis && (vcpu->arch.efer & EFER_SVME)) | |
2877 | return 1; | |
2878 | ||
2879 | return 0; | |
2880 | } | |
2881 | ||
6aa8b732 AK |
2882 | static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data) |
2883 | { | |
a2fa3e9f GH |
2884 | struct vcpu_svm *svm = to_svm(vcpu); |
2885 | ||
6aa8b732 | 2886 | switch (ecx) { |
f4e1b3c8 | 2887 | case MSR_IA32_TSC: |
99e3e30a | 2888 | kvm_write_tsc(vcpu, data); |
6aa8b732 | 2889 | break; |
8c06585d | 2890 | case MSR_STAR: |
a2fa3e9f | 2891 | svm->vmcb->save.star = data; |
6aa8b732 | 2892 | break; |
49b14f24 | 2893 | #ifdef CONFIG_X86_64 |
6aa8b732 | 2894 | case MSR_LSTAR: |
a2fa3e9f | 2895 | svm->vmcb->save.lstar = data; |
6aa8b732 AK |
2896 | break; |
2897 | case MSR_CSTAR: | |
a2fa3e9f | 2898 | svm->vmcb->save.cstar = data; |
6aa8b732 AK |
2899 | break; |
2900 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 2901 | svm->vmcb->save.kernel_gs_base = data; |
6aa8b732 AK |
2902 | break; |
2903 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 2904 | svm->vmcb->save.sfmask = data; |
6aa8b732 AK |
2905 | break; |
2906 | #endif | |
2907 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 2908 | svm->vmcb->save.sysenter_cs = data; |
6aa8b732 AK |
2909 | break; |
2910 | case MSR_IA32_SYSENTER_EIP: | |
017cb99e | 2911 | svm->sysenter_eip = data; |
a2fa3e9f | 2912 | svm->vmcb->save.sysenter_eip = data; |
6aa8b732 AK |
2913 | break; |
2914 | case MSR_IA32_SYSENTER_ESP: | |
017cb99e | 2915 | svm->sysenter_esp = data; |
a2fa3e9f | 2916 | svm->vmcb->save.sysenter_esp = data; |
6aa8b732 | 2917 | break; |
a2938c80 | 2918 | case MSR_IA32_DEBUGCTLMSR: |
2a6b20b8 | 2919 | if (!boot_cpu_has(X86_FEATURE_LBRV)) { |
24e09cbf | 2920 | pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n", |
b8688d51 | 2921 | __func__, data); |
24e09cbf JR |
2922 | break; |
2923 | } | |
2924 | if (data & DEBUGCTL_RESERVED_BITS) | |
2925 | return 1; | |
2926 | ||
2927 | svm->vmcb->save.dbgctl = data; | |
b53ba3f9 | 2928 | mark_dirty(svm->vmcb, VMCB_LBR); |
24e09cbf JR |
2929 | if (data & (1ULL<<0)) |
2930 | svm_enable_lbrv(svm); | |
2931 | else | |
2932 | svm_disable_lbrv(svm); | |
a2938c80 | 2933 | break; |
b286d5d8 | 2934 | case MSR_VM_HSAVE_PA: |
e6aa9abd | 2935 | svm->nested.hsave_msr = data; |
62b9abaa | 2936 | break; |
3c5d0a44 | 2937 | case MSR_VM_CR: |
4a810181 | 2938 | return svm_set_vm_cr(vcpu, data); |
3c5d0a44 | 2939 | case MSR_VM_IGNNE: |
3c5d0a44 AG |
2940 | pr_unimpl(vcpu, "unimplemented wrmsr: 0x%x data 0x%llx\n", ecx, data); |
2941 | break; | |
6aa8b732 | 2942 | default: |
3bab1f5d | 2943 | return kvm_set_msr_common(vcpu, ecx, data); |
6aa8b732 AK |
2944 | } |
2945 | return 0; | |
2946 | } | |
2947 | ||
851ba692 | 2948 | static int wrmsr_interception(struct vcpu_svm *svm) |
6aa8b732 | 2949 | { |
ad312c7c | 2950 | u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
5fdbf976 | 2951 | u64 data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u) |
ad312c7c | 2952 | | ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32); |
af9ca2d7 | 2953 | |
af9ca2d7 | 2954 | |
5fdbf976 | 2955 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
59200273 AK |
2956 | if (svm_set_msr(&svm->vcpu, ecx, data)) { |
2957 | trace_kvm_msr_write_ex(ecx, data); | |
c1a5d4f9 | 2958 | kvm_inject_gp(&svm->vcpu, 0); |
59200273 AK |
2959 | } else { |
2960 | trace_kvm_msr_write(ecx, data); | |
e756fc62 | 2961 | skip_emulated_instruction(&svm->vcpu); |
59200273 | 2962 | } |
6aa8b732 AK |
2963 | return 1; |
2964 | } | |
2965 | ||
851ba692 | 2966 | static int msr_interception(struct vcpu_svm *svm) |
6aa8b732 | 2967 | { |
e756fc62 | 2968 | if (svm->vmcb->control.exit_info_1) |
851ba692 | 2969 | return wrmsr_interception(svm); |
6aa8b732 | 2970 | else |
851ba692 | 2971 | return rdmsr_interception(svm); |
6aa8b732 AK |
2972 | } |
2973 | ||
851ba692 | 2974 | static int interrupt_window_interception(struct vcpu_svm *svm) |
c1150d8c | 2975 | { |
851ba692 AK |
2976 | struct kvm_run *kvm_run = svm->vcpu.run; |
2977 | ||
3842d135 | 2978 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
f0b85051 | 2979 | svm_clear_vintr(svm); |
85f455f7 | 2980 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; |
decdbf6a | 2981 | mark_dirty(svm->vmcb, VMCB_INTR); |
c1150d8c DL |
2982 | /* |
2983 | * If the user space waits to inject interrupts, exit as soon as | |
2984 | * possible | |
2985 | */ | |
8061823a GN |
2986 | if (!irqchip_in_kernel(svm->vcpu.kvm) && |
2987 | kvm_run->request_interrupt_window && | |
2988 | !kvm_cpu_has_interrupt(&svm->vcpu)) { | |
e756fc62 | 2989 | ++svm->vcpu.stat.irq_window_exits; |
c1150d8c DL |
2990 | kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN; |
2991 | return 0; | |
2992 | } | |
2993 | ||
2994 | return 1; | |
2995 | } | |
2996 | ||
565d0998 ML |
2997 | static int pause_interception(struct vcpu_svm *svm) |
2998 | { | |
2999 | kvm_vcpu_on_spin(&(svm->vcpu)); | |
3000 | return 1; | |
3001 | } | |
3002 | ||
851ba692 | 3003 | static int (*svm_exit_handlers[])(struct vcpu_svm *svm) = { |
7ff76d58 AP |
3004 | [SVM_EXIT_READ_CR0] = cr_interception, |
3005 | [SVM_EXIT_READ_CR3] = cr_interception, | |
3006 | [SVM_EXIT_READ_CR4] = cr_interception, | |
3007 | [SVM_EXIT_READ_CR8] = cr_interception, | |
d225157b | 3008 | [SVM_EXIT_CR0_SEL_WRITE] = emulate_on_interception, |
cda00082 | 3009 | [SVM_EXIT_WRITE_CR0] = cr0_write_interception, |
7ff76d58 AP |
3010 | [SVM_EXIT_WRITE_CR3] = cr_interception, |
3011 | [SVM_EXIT_WRITE_CR4] = cr_interception, | |
e0231715 JR |
3012 | [SVM_EXIT_WRITE_CR8] = cr8_write_interception, |
3013 | [SVM_EXIT_READ_DR0] = emulate_on_interception, | |
6aa8b732 AK |
3014 | [SVM_EXIT_READ_DR1] = emulate_on_interception, |
3015 | [SVM_EXIT_READ_DR2] = emulate_on_interception, | |
3016 | [SVM_EXIT_READ_DR3] = emulate_on_interception, | |
727f5a23 JK |
3017 | [SVM_EXIT_READ_DR4] = emulate_on_interception, |
3018 | [SVM_EXIT_READ_DR5] = emulate_on_interception, | |
3019 | [SVM_EXIT_READ_DR6] = emulate_on_interception, | |
3020 | [SVM_EXIT_READ_DR7] = emulate_on_interception, | |
6aa8b732 AK |
3021 | [SVM_EXIT_WRITE_DR0] = emulate_on_interception, |
3022 | [SVM_EXIT_WRITE_DR1] = emulate_on_interception, | |
3023 | [SVM_EXIT_WRITE_DR2] = emulate_on_interception, | |
3024 | [SVM_EXIT_WRITE_DR3] = emulate_on_interception, | |
727f5a23 | 3025 | [SVM_EXIT_WRITE_DR4] = emulate_on_interception, |
6aa8b732 | 3026 | [SVM_EXIT_WRITE_DR5] = emulate_on_interception, |
727f5a23 | 3027 | [SVM_EXIT_WRITE_DR6] = emulate_on_interception, |
6aa8b732 | 3028 | [SVM_EXIT_WRITE_DR7] = emulate_on_interception, |
d0bfb940 JK |
3029 | [SVM_EXIT_EXCP_BASE + DB_VECTOR] = db_interception, |
3030 | [SVM_EXIT_EXCP_BASE + BP_VECTOR] = bp_interception, | |
7aa81cc0 | 3031 | [SVM_EXIT_EXCP_BASE + UD_VECTOR] = ud_interception, |
e0231715 JR |
3032 | [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception, |
3033 | [SVM_EXIT_EXCP_BASE + NM_VECTOR] = nm_interception, | |
3034 | [SVM_EXIT_EXCP_BASE + MC_VECTOR] = mc_interception, | |
3035 | [SVM_EXIT_INTR] = intr_interception, | |
c47f098d | 3036 | [SVM_EXIT_NMI] = nmi_interception, |
6aa8b732 AK |
3037 | [SVM_EXIT_SMI] = nop_on_interception, |
3038 | [SVM_EXIT_INIT] = nop_on_interception, | |
c1150d8c | 3039 | [SVM_EXIT_VINTR] = interrupt_window_interception, |
6aa8b732 | 3040 | [SVM_EXIT_CPUID] = cpuid_interception, |
95ba8273 | 3041 | [SVM_EXIT_IRET] = iret_interception, |
cf5a94d1 | 3042 | [SVM_EXIT_INVD] = emulate_on_interception, |
565d0998 | 3043 | [SVM_EXIT_PAUSE] = pause_interception, |
6aa8b732 | 3044 | [SVM_EXIT_HLT] = halt_interception, |
a7052897 | 3045 | [SVM_EXIT_INVLPG] = invlpg_interception, |
ff092385 | 3046 | [SVM_EXIT_INVLPGA] = invlpga_interception, |
e0231715 | 3047 | [SVM_EXIT_IOIO] = io_interception, |
6aa8b732 AK |
3048 | [SVM_EXIT_MSR] = msr_interception, |
3049 | [SVM_EXIT_TASK_SWITCH] = task_switch_interception, | |
46fe4ddd | 3050 | [SVM_EXIT_SHUTDOWN] = shutdown_interception, |
3d6368ef | 3051 | [SVM_EXIT_VMRUN] = vmrun_interception, |
02e235bc | 3052 | [SVM_EXIT_VMMCALL] = vmmcall_interception, |
5542675b AG |
3053 | [SVM_EXIT_VMLOAD] = vmload_interception, |
3054 | [SVM_EXIT_VMSAVE] = vmsave_interception, | |
1371d904 AG |
3055 | [SVM_EXIT_STGI] = stgi_interception, |
3056 | [SVM_EXIT_CLGI] = clgi_interception, | |
532a46b9 | 3057 | [SVM_EXIT_SKINIT] = skinit_interception, |
cf5a94d1 | 3058 | [SVM_EXIT_WBINVD] = emulate_on_interception, |
916ce236 JR |
3059 | [SVM_EXIT_MONITOR] = invalid_op_interception, |
3060 | [SVM_EXIT_MWAIT] = invalid_op_interception, | |
81dd35d4 | 3061 | [SVM_EXIT_XSETBV] = xsetbv_interception, |
709ddebf | 3062 | [SVM_EXIT_NPF] = pf_interception, |
6aa8b732 AK |
3063 | }; |
3064 | ||
3f10c846 JR |
3065 | void dump_vmcb(struct kvm_vcpu *vcpu) |
3066 | { | |
3067 | struct vcpu_svm *svm = to_svm(vcpu); | |
3068 | struct vmcb_control_area *control = &svm->vmcb->control; | |
3069 | struct vmcb_save_area *save = &svm->vmcb->save; | |
3070 | ||
3071 | pr_err("VMCB Control Area:\n"); | |
4ee546b4 RJ |
3072 | pr_err("cr_read: %04x\n", control->intercept_cr & 0xffff); |
3073 | pr_err("cr_write: %04x\n", control->intercept_cr >> 16); | |
3aed041a JR |
3074 | pr_err("dr_read: %04x\n", control->intercept_dr & 0xffff); |
3075 | pr_err("dr_write: %04x\n", control->intercept_dr >> 16); | |
3f10c846 JR |
3076 | pr_err("exceptions: %08x\n", control->intercept_exceptions); |
3077 | pr_err("intercepts: %016llx\n", control->intercept); | |
3078 | pr_err("pause filter count: %d\n", control->pause_filter_count); | |
3079 | pr_err("iopm_base_pa: %016llx\n", control->iopm_base_pa); | |
3080 | pr_err("msrpm_base_pa: %016llx\n", control->msrpm_base_pa); | |
3081 | pr_err("tsc_offset: %016llx\n", control->tsc_offset); | |
3082 | pr_err("asid: %d\n", control->asid); | |
3083 | pr_err("tlb_ctl: %d\n", control->tlb_ctl); | |
3084 | pr_err("int_ctl: %08x\n", control->int_ctl); | |
3085 | pr_err("int_vector: %08x\n", control->int_vector); | |
3086 | pr_err("int_state: %08x\n", control->int_state); | |
3087 | pr_err("exit_code: %08x\n", control->exit_code); | |
3088 | pr_err("exit_info1: %016llx\n", control->exit_info_1); | |
3089 | pr_err("exit_info2: %016llx\n", control->exit_info_2); | |
3090 | pr_err("exit_int_info: %08x\n", control->exit_int_info); | |
3091 | pr_err("exit_int_info_err: %08x\n", control->exit_int_info_err); | |
3092 | pr_err("nested_ctl: %lld\n", control->nested_ctl); | |
3093 | pr_err("nested_cr3: %016llx\n", control->nested_cr3); | |
3094 | pr_err("event_inj: %08x\n", control->event_inj); | |
3095 | pr_err("event_inj_err: %08x\n", control->event_inj_err); | |
3096 | pr_err("lbr_ctl: %lld\n", control->lbr_ctl); | |
3097 | pr_err("next_rip: %016llx\n", control->next_rip); | |
3098 | pr_err("VMCB State Save Area:\n"); | |
3099 | pr_err("es: s: %04x a: %04x l: %08x b: %016llx\n", | |
3100 | save->es.selector, save->es.attrib, | |
3101 | save->es.limit, save->es.base); | |
3102 | pr_err("cs: s: %04x a: %04x l: %08x b: %016llx\n", | |
3103 | save->cs.selector, save->cs.attrib, | |
3104 | save->cs.limit, save->cs.base); | |
3105 | pr_err("ss: s: %04x a: %04x l: %08x b: %016llx\n", | |
3106 | save->ss.selector, save->ss.attrib, | |
3107 | save->ss.limit, save->ss.base); | |
3108 | pr_err("ds: s: %04x a: %04x l: %08x b: %016llx\n", | |
3109 | save->ds.selector, save->ds.attrib, | |
3110 | save->ds.limit, save->ds.base); | |
3111 | pr_err("fs: s: %04x a: %04x l: %08x b: %016llx\n", | |
3112 | save->fs.selector, save->fs.attrib, | |
3113 | save->fs.limit, save->fs.base); | |
3114 | pr_err("gs: s: %04x a: %04x l: %08x b: %016llx\n", | |
3115 | save->gs.selector, save->gs.attrib, | |
3116 | save->gs.limit, save->gs.base); | |
3117 | pr_err("gdtr: s: %04x a: %04x l: %08x b: %016llx\n", | |
3118 | save->gdtr.selector, save->gdtr.attrib, | |
3119 | save->gdtr.limit, save->gdtr.base); | |
3120 | pr_err("ldtr: s: %04x a: %04x l: %08x b: %016llx\n", | |
3121 | save->ldtr.selector, save->ldtr.attrib, | |
3122 | save->ldtr.limit, save->ldtr.base); | |
3123 | pr_err("idtr: s: %04x a: %04x l: %08x b: %016llx\n", | |
3124 | save->idtr.selector, save->idtr.attrib, | |
3125 | save->idtr.limit, save->idtr.base); | |
3126 | pr_err("tr: s: %04x a: %04x l: %08x b: %016llx\n", | |
3127 | save->tr.selector, save->tr.attrib, | |
3128 | save->tr.limit, save->tr.base); | |
3129 | pr_err("cpl: %d efer: %016llx\n", | |
3130 | save->cpl, save->efer); | |
3131 | pr_err("cr0: %016llx cr2: %016llx\n", | |
3132 | save->cr0, save->cr2); | |
3133 | pr_err("cr3: %016llx cr4: %016llx\n", | |
3134 | save->cr3, save->cr4); | |
3135 | pr_err("dr6: %016llx dr7: %016llx\n", | |
3136 | save->dr6, save->dr7); | |
3137 | pr_err("rip: %016llx rflags: %016llx\n", | |
3138 | save->rip, save->rflags); | |
3139 | pr_err("rsp: %016llx rax: %016llx\n", | |
3140 | save->rsp, save->rax); | |
3141 | pr_err("star: %016llx lstar: %016llx\n", | |
3142 | save->star, save->lstar); | |
3143 | pr_err("cstar: %016llx sfmask: %016llx\n", | |
3144 | save->cstar, save->sfmask); | |
3145 | pr_err("kernel_gs_base: %016llx sysenter_cs: %016llx\n", | |
3146 | save->kernel_gs_base, save->sysenter_cs); | |
3147 | pr_err("sysenter_esp: %016llx sysenter_eip: %016llx\n", | |
3148 | save->sysenter_esp, save->sysenter_eip); | |
3149 | pr_err("gpat: %016llx dbgctl: %016llx\n", | |
3150 | save->g_pat, save->dbgctl); | |
3151 | pr_err("br_from: %016llx br_to: %016llx\n", | |
3152 | save->br_from, save->br_to); | |
3153 | pr_err("excp_from: %016llx excp_to: %016llx\n", | |
3154 | save->last_excp_from, save->last_excp_to); | |
3155 | ||
3156 | } | |
3157 | ||
586f9607 AK |
3158 | static void svm_get_exit_info(struct kvm_vcpu *vcpu, u64 *info1, u64 *info2) |
3159 | { | |
3160 | struct vmcb_control_area *control = &to_svm(vcpu)->vmcb->control; | |
3161 | ||
3162 | *info1 = control->exit_info_1; | |
3163 | *info2 = control->exit_info_2; | |
3164 | } | |
3165 | ||
851ba692 | 3166 | static int handle_exit(struct kvm_vcpu *vcpu) |
6aa8b732 | 3167 | { |
04d2cc77 | 3168 | struct vcpu_svm *svm = to_svm(vcpu); |
851ba692 | 3169 | struct kvm_run *kvm_run = vcpu->run; |
a2fa3e9f | 3170 | u32 exit_code = svm->vmcb->control.exit_code; |
6aa8b732 | 3171 | |
aa17911e | 3172 | trace_kvm_exit(exit_code, vcpu, KVM_ISA_SVM); |
af9ca2d7 | 3173 | |
4ee546b4 | 3174 | if (!is_cr_intercept(svm, INTERCEPT_CR0_WRITE)) |
2be4fc7a JR |
3175 | vcpu->arch.cr0 = svm->vmcb->save.cr0; |
3176 | if (npt_enabled) | |
3177 | vcpu->arch.cr3 = svm->vmcb->save.cr3; | |
af9ca2d7 | 3178 | |
cd3ff653 JR |
3179 | if (unlikely(svm->nested.exit_required)) { |
3180 | nested_svm_vmexit(svm); | |
3181 | svm->nested.exit_required = false; | |
3182 | ||
3183 | return 1; | |
3184 | } | |
3185 | ||
2030753d | 3186 | if (is_guest_mode(vcpu)) { |
410e4d57 JR |
3187 | int vmexit; |
3188 | ||
d8cabddf JR |
3189 | trace_kvm_nested_vmexit(svm->vmcb->save.rip, exit_code, |
3190 | svm->vmcb->control.exit_info_1, | |
3191 | svm->vmcb->control.exit_info_2, | |
3192 | svm->vmcb->control.exit_int_info, | |
3193 | svm->vmcb->control.exit_int_info_err); | |
3194 | ||
410e4d57 JR |
3195 | vmexit = nested_svm_exit_special(svm); |
3196 | ||
3197 | if (vmexit == NESTED_EXIT_CONTINUE) | |
3198 | vmexit = nested_svm_exit_handled(svm); | |
3199 | ||
3200 | if (vmexit == NESTED_EXIT_DONE) | |
cf74a78b | 3201 | return 1; |
cf74a78b AG |
3202 | } |
3203 | ||
a5c3832d JR |
3204 | svm_complete_interrupts(svm); |
3205 | ||
04d2cc77 AK |
3206 | if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) { |
3207 | kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY; | |
3208 | kvm_run->fail_entry.hardware_entry_failure_reason | |
3209 | = svm->vmcb->control.exit_code; | |
3f10c846 JR |
3210 | pr_err("KVM: FAILED VMRUN WITH VMCB:\n"); |
3211 | dump_vmcb(vcpu); | |
04d2cc77 AK |
3212 | return 0; |
3213 | } | |
3214 | ||
a2fa3e9f | 3215 | if (is_external_interrupt(svm->vmcb->control.exit_int_info) && |
709ddebf | 3216 | exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR && |
55c5e464 JR |
3217 | exit_code != SVM_EXIT_NPF && exit_code != SVM_EXIT_TASK_SWITCH && |
3218 | exit_code != SVM_EXIT_INTR && exit_code != SVM_EXIT_NMI) | |
6aa8b732 AK |
3219 | printk(KERN_ERR "%s: unexpected exit_ini_info 0x%x " |
3220 | "exit_code 0x%x\n", | |
b8688d51 | 3221 | __func__, svm->vmcb->control.exit_int_info, |
6aa8b732 AK |
3222 | exit_code); |
3223 | ||
9d8f549d | 3224 | if (exit_code >= ARRAY_SIZE(svm_exit_handlers) |
56919c5c | 3225 | || !svm_exit_handlers[exit_code]) { |
6aa8b732 | 3226 | kvm_run->exit_reason = KVM_EXIT_UNKNOWN; |
364b625b | 3227 | kvm_run->hw.hardware_exit_reason = exit_code; |
6aa8b732 AK |
3228 | return 0; |
3229 | } | |
3230 | ||
851ba692 | 3231 | return svm_exit_handlers[exit_code](svm); |
6aa8b732 AK |
3232 | } |
3233 | ||
3234 | static void reload_tss(struct kvm_vcpu *vcpu) | |
3235 | { | |
3236 | int cpu = raw_smp_processor_id(); | |
3237 | ||
0fe1e009 TH |
3238 | struct svm_cpu_data *sd = per_cpu(svm_data, cpu); |
3239 | sd->tss_desc->type = 9; /* available 32/64-bit TSS */ | |
6aa8b732 AK |
3240 | load_TR_desc(); |
3241 | } | |
3242 | ||
e756fc62 | 3243 | static void pre_svm_run(struct vcpu_svm *svm) |
6aa8b732 AK |
3244 | { |
3245 | int cpu = raw_smp_processor_id(); | |
3246 | ||
0fe1e009 | 3247 | struct svm_cpu_data *sd = per_cpu(svm_data, cpu); |
6aa8b732 | 3248 | |
4b656b12 | 3249 | /* FIXME: handle wraparound of asid_generation */ |
0fe1e009 TH |
3250 | if (svm->asid_generation != sd->asid_generation) |
3251 | new_asid(svm, sd); | |
6aa8b732 AK |
3252 | } |
3253 | ||
95ba8273 GN |
3254 | static void svm_inject_nmi(struct kvm_vcpu *vcpu) |
3255 | { | |
3256 | struct vcpu_svm *svm = to_svm(vcpu); | |
3257 | ||
3258 | svm->vmcb->control.event_inj = SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_NMI; | |
3259 | vcpu->arch.hflags |= HF_NMI_MASK; | |
8a05a1b8 | 3260 | set_intercept(svm, INTERCEPT_IRET); |
95ba8273 GN |
3261 | ++vcpu->stat.nmi_injections; |
3262 | } | |
6aa8b732 | 3263 | |
85f455f7 | 3264 | static inline void svm_inject_irq(struct vcpu_svm *svm, int irq) |
6aa8b732 AK |
3265 | { |
3266 | struct vmcb_control_area *control; | |
3267 | ||
e756fc62 | 3268 | control = &svm->vmcb->control; |
85f455f7 | 3269 | control->int_vector = irq; |
6aa8b732 AK |
3270 | control->int_ctl &= ~V_INTR_PRIO_MASK; |
3271 | control->int_ctl |= V_IRQ_MASK | | |
3272 | ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT); | |
decdbf6a | 3273 | mark_dirty(svm->vmcb, VMCB_INTR); |
6aa8b732 AK |
3274 | } |
3275 | ||
66fd3f7f | 3276 | static void svm_set_irq(struct kvm_vcpu *vcpu) |
2a8067f1 ED |
3277 | { |
3278 | struct vcpu_svm *svm = to_svm(vcpu); | |
3279 | ||
2af9194d | 3280 | BUG_ON(!(gif_set(svm))); |
cf74a78b | 3281 | |
9fb2d2b4 GN |
3282 | trace_kvm_inj_virq(vcpu->arch.interrupt.nr); |
3283 | ++vcpu->stat.irq_injections; | |
3284 | ||
219b65dc AG |
3285 | svm->vmcb->control.event_inj = vcpu->arch.interrupt.nr | |
3286 | SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR; | |
2a8067f1 ED |
3287 | } |
3288 | ||
95ba8273 | 3289 | static void update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr) |
aaacfc9a JR |
3290 | { |
3291 | struct vcpu_svm *svm = to_svm(vcpu); | |
aaacfc9a | 3292 | |
2030753d | 3293 | if (is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK)) |
88ab24ad JR |
3294 | return; |
3295 | ||
95ba8273 | 3296 | if (irr == -1) |
aaacfc9a JR |
3297 | return; |
3298 | ||
95ba8273 | 3299 | if (tpr >= irr) |
4ee546b4 | 3300 | set_cr_intercept(svm, INTERCEPT_CR8_WRITE); |
95ba8273 | 3301 | } |
aaacfc9a | 3302 | |
95ba8273 GN |
3303 | static int svm_nmi_allowed(struct kvm_vcpu *vcpu) |
3304 | { | |
3305 | struct vcpu_svm *svm = to_svm(vcpu); | |
3306 | struct vmcb *vmcb = svm->vmcb; | |
924584cc JR |
3307 | int ret; |
3308 | ret = !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) && | |
3309 | !(svm->vcpu.arch.hflags & HF_NMI_MASK); | |
3310 | ret = ret && gif_set(svm) && nested_svm_nmi(svm); | |
3311 | ||
3312 | return ret; | |
aaacfc9a JR |
3313 | } |
3314 | ||
3cfc3092 JK |
3315 | static bool svm_get_nmi_mask(struct kvm_vcpu *vcpu) |
3316 | { | |
3317 | struct vcpu_svm *svm = to_svm(vcpu); | |
3318 | ||
3319 | return !!(svm->vcpu.arch.hflags & HF_NMI_MASK); | |
3320 | } | |
3321 | ||
3322 | static void svm_set_nmi_mask(struct kvm_vcpu *vcpu, bool masked) | |
3323 | { | |
3324 | struct vcpu_svm *svm = to_svm(vcpu); | |
3325 | ||
3326 | if (masked) { | |
3327 | svm->vcpu.arch.hflags |= HF_NMI_MASK; | |
8a05a1b8 | 3328 | set_intercept(svm, INTERCEPT_IRET); |
3cfc3092 JK |
3329 | } else { |
3330 | svm->vcpu.arch.hflags &= ~HF_NMI_MASK; | |
8a05a1b8 | 3331 | clr_intercept(svm, INTERCEPT_IRET); |
3cfc3092 JK |
3332 | } |
3333 | } | |
3334 | ||
78646121 GN |
3335 | static int svm_interrupt_allowed(struct kvm_vcpu *vcpu) |
3336 | { | |
3337 | struct vcpu_svm *svm = to_svm(vcpu); | |
3338 | struct vmcb *vmcb = svm->vmcb; | |
7fcdb510 JR |
3339 | int ret; |
3340 | ||
3341 | if (!gif_set(svm) || | |
3342 | (vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK)) | |
3343 | return 0; | |
3344 | ||
3345 | ret = !!(vmcb->save.rflags & X86_EFLAGS_IF); | |
3346 | ||
2030753d | 3347 | if (is_guest_mode(vcpu)) |
7fcdb510 JR |
3348 | return ret && !(svm->vcpu.arch.hflags & HF_VINTR_MASK); |
3349 | ||
3350 | return ret; | |
78646121 GN |
3351 | } |
3352 | ||
9222be18 | 3353 | static void enable_irq_window(struct kvm_vcpu *vcpu) |
6aa8b732 | 3354 | { |
219b65dc | 3355 | struct vcpu_svm *svm = to_svm(vcpu); |
219b65dc | 3356 | |
e0231715 JR |
3357 | /* |
3358 | * In case GIF=0 we can't rely on the CPU to tell us when GIF becomes | |
3359 | * 1, because that's a separate STGI/VMRUN intercept. The next time we | |
3360 | * get that intercept, this function will be called again though and | |
3361 | * we'll get the vintr intercept. | |
3362 | */ | |
8fe54654 | 3363 | if (gif_set(svm) && nested_svm_intr(svm)) { |
219b65dc AG |
3364 | svm_set_vintr(svm); |
3365 | svm_inject_irq(svm, 0x0); | |
3366 | } | |
85f455f7 ED |
3367 | } |
3368 | ||
95ba8273 | 3369 | static void enable_nmi_window(struct kvm_vcpu *vcpu) |
c1150d8c | 3370 | { |
04d2cc77 | 3371 | struct vcpu_svm *svm = to_svm(vcpu); |
c1150d8c | 3372 | |
44c11430 GN |
3373 | if ((svm->vcpu.arch.hflags & (HF_NMI_MASK | HF_IRET_MASK)) |
3374 | == HF_NMI_MASK) | |
3375 | return; /* IRET will cause a vm exit */ | |
3376 | ||
e0231715 JR |
3377 | /* |
3378 | * Something prevents NMI from been injected. Single step over possible | |
3379 | * problem (IRET or exception injection or interrupt shadow) | |
3380 | */ | |
6be7d306 | 3381 | svm->nmi_singlestep = true; |
44c11430 GN |
3382 | svm->vmcb->save.rflags |= (X86_EFLAGS_TF | X86_EFLAGS_RF); |
3383 | update_db_intercept(vcpu); | |
c1150d8c DL |
3384 | } |
3385 | ||
cbc94022 IE |
3386 | static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr) |
3387 | { | |
3388 | return 0; | |
3389 | } | |
3390 | ||
d9e368d6 AK |
3391 | static void svm_flush_tlb(struct kvm_vcpu *vcpu) |
3392 | { | |
38e5e92f JR |
3393 | struct vcpu_svm *svm = to_svm(vcpu); |
3394 | ||
3395 | if (static_cpu_has(X86_FEATURE_FLUSHBYASID)) | |
3396 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ASID; | |
3397 | else | |
3398 | svm->asid_generation--; | |
d9e368d6 AK |
3399 | } |
3400 | ||
04d2cc77 AK |
3401 | static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu) |
3402 | { | |
3403 | } | |
3404 | ||
d7bf8221 JR |
3405 | static inline void sync_cr8_to_lapic(struct kvm_vcpu *vcpu) |
3406 | { | |
3407 | struct vcpu_svm *svm = to_svm(vcpu); | |
3408 | ||
2030753d | 3409 | if (is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK)) |
88ab24ad JR |
3410 | return; |
3411 | ||
4ee546b4 | 3412 | if (!is_cr_intercept(svm, INTERCEPT_CR8_WRITE)) { |
d7bf8221 | 3413 | int cr8 = svm->vmcb->control.int_ctl & V_TPR_MASK; |
615d5193 | 3414 | kvm_set_cr8(vcpu, cr8); |
d7bf8221 JR |
3415 | } |
3416 | } | |
3417 | ||
649d6864 JR |
3418 | static inline void sync_lapic_to_cr8(struct kvm_vcpu *vcpu) |
3419 | { | |
3420 | struct vcpu_svm *svm = to_svm(vcpu); | |
3421 | u64 cr8; | |
3422 | ||
2030753d | 3423 | if (is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK)) |
88ab24ad JR |
3424 | return; |
3425 | ||
649d6864 JR |
3426 | cr8 = kvm_get_cr8(vcpu); |
3427 | svm->vmcb->control.int_ctl &= ~V_TPR_MASK; | |
3428 | svm->vmcb->control.int_ctl |= cr8 & V_TPR_MASK; | |
3429 | } | |
3430 | ||
9222be18 GN |
3431 | static void svm_complete_interrupts(struct vcpu_svm *svm) |
3432 | { | |
3433 | u8 vector; | |
3434 | int type; | |
3435 | u32 exitintinfo = svm->vmcb->control.exit_int_info; | |
66b7138f JK |
3436 | unsigned int3_injected = svm->int3_injected; |
3437 | ||
3438 | svm->int3_injected = 0; | |
9222be18 | 3439 | |
3842d135 | 3440 | if (svm->vcpu.arch.hflags & HF_IRET_MASK) { |
44c11430 | 3441 | svm->vcpu.arch.hflags &= ~(HF_NMI_MASK | HF_IRET_MASK); |
3842d135 AK |
3442 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
3443 | } | |
44c11430 | 3444 | |
9222be18 GN |
3445 | svm->vcpu.arch.nmi_injected = false; |
3446 | kvm_clear_exception_queue(&svm->vcpu); | |
3447 | kvm_clear_interrupt_queue(&svm->vcpu); | |
3448 | ||
3449 | if (!(exitintinfo & SVM_EXITINTINFO_VALID)) | |
3450 | return; | |
3451 | ||
3842d135 AK |
3452 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
3453 | ||
9222be18 GN |
3454 | vector = exitintinfo & SVM_EXITINTINFO_VEC_MASK; |
3455 | type = exitintinfo & SVM_EXITINTINFO_TYPE_MASK; | |
3456 | ||
3457 | switch (type) { | |
3458 | case SVM_EXITINTINFO_TYPE_NMI: | |
3459 | svm->vcpu.arch.nmi_injected = true; | |
3460 | break; | |
3461 | case SVM_EXITINTINFO_TYPE_EXEPT: | |
66b7138f JK |
3462 | /* |
3463 | * In case of software exceptions, do not reinject the vector, | |
3464 | * but re-execute the instruction instead. Rewind RIP first | |
3465 | * if we emulated INT3 before. | |
3466 | */ | |
3467 | if (kvm_exception_is_soft(vector)) { | |
3468 | if (vector == BP_VECTOR && int3_injected && | |
3469 | kvm_is_linear_rip(&svm->vcpu, svm->int3_rip)) | |
3470 | kvm_rip_write(&svm->vcpu, | |
3471 | kvm_rip_read(&svm->vcpu) - | |
3472 | int3_injected); | |
9222be18 | 3473 | break; |
66b7138f | 3474 | } |
9222be18 GN |
3475 | if (exitintinfo & SVM_EXITINTINFO_VALID_ERR) { |
3476 | u32 err = svm->vmcb->control.exit_int_info_err; | |
ce7ddec4 | 3477 | kvm_requeue_exception_e(&svm->vcpu, vector, err); |
9222be18 GN |
3478 | |
3479 | } else | |
ce7ddec4 | 3480 | kvm_requeue_exception(&svm->vcpu, vector); |
9222be18 GN |
3481 | break; |
3482 | case SVM_EXITINTINFO_TYPE_INTR: | |
66fd3f7f | 3483 | kvm_queue_interrupt(&svm->vcpu, vector, false); |
9222be18 GN |
3484 | break; |
3485 | default: | |
3486 | break; | |
3487 | } | |
3488 | } | |
3489 | ||
b463a6f7 AK |
3490 | static void svm_cancel_injection(struct kvm_vcpu *vcpu) |
3491 | { | |
3492 | struct vcpu_svm *svm = to_svm(vcpu); | |
3493 | struct vmcb_control_area *control = &svm->vmcb->control; | |
3494 | ||
3495 | control->exit_int_info = control->event_inj; | |
3496 | control->exit_int_info_err = control->event_inj_err; | |
3497 | control->event_inj = 0; | |
3498 | svm_complete_interrupts(svm); | |
3499 | } | |
3500 | ||
80e31d4f AK |
3501 | #ifdef CONFIG_X86_64 |
3502 | #define R "r" | |
3503 | #else | |
3504 | #define R "e" | |
3505 | #endif | |
3506 | ||
851ba692 | 3507 | static void svm_vcpu_run(struct kvm_vcpu *vcpu) |
6aa8b732 | 3508 | { |
a2fa3e9f | 3509 | struct vcpu_svm *svm = to_svm(vcpu); |
d9e368d6 | 3510 | |
2041a06a JR |
3511 | svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX]; |
3512 | svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP]; | |
3513 | svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP]; | |
3514 | ||
cd3ff653 JR |
3515 | /* |
3516 | * A vmexit emulation is required before the vcpu can be executed | |
3517 | * again. | |
3518 | */ | |
3519 | if (unlikely(svm->nested.exit_required)) | |
3520 | return; | |
3521 | ||
e756fc62 | 3522 | pre_svm_run(svm); |
6aa8b732 | 3523 | |
649d6864 JR |
3524 | sync_lapic_to_cr8(vcpu); |
3525 | ||
cda0ffdd | 3526 | svm->vmcb->save.cr2 = vcpu->arch.cr2; |
6aa8b732 | 3527 | |
04d2cc77 AK |
3528 | clgi(); |
3529 | ||
3530 | local_irq_enable(); | |
36241b8c | 3531 | |
6aa8b732 | 3532 | asm volatile ( |
80e31d4f AK |
3533 | "push %%"R"bp; \n\t" |
3534 | "mov %c[rbx](%[svm]), %%"R"bx \n\t" | |
3535 | "mov %c[rcx](%[svm]), %%"R"cx \n\t" | |
3536 | "mov %c[rdx](%[svm]), %%"R"dx \n\t" | |
3537 | "mov %c[rsi](%[svm]), %%"R"si \n\t" | |
3538 | "mov %c[rdi](%[svm]), %%"R"di \n\t" | |
3539 | "mov %c[rbp](%[svm]), %%"R"bp \n\t" | |
05b3e0c2 | 3540 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
3541 | "mov %c[r8](%[svm]), %%r8 \n\t" |
3542 | "mov %c[r9](%[svm]), %%r9 \n\t" | |
3543 | "mov %c[r10](%[svm]), %%r10 \n\t" | |
3544 | "mov %c[r11](%[svm]), %%r11 \n\t" | |
3545 | "mov %c[r12](%[svm]), %%r12 \n\t" | |
3546 | "mov %c[r13](%[svm]), %%r13 \n\t" | |
3547 | "mov %c[r14](%[svm]), %%r14 \n\t" | |
3548 | "mov %c[r15](%[svm]), %%r15 \n\t" | |
6aa8b732 AK |
3549 | #endif |
3550 | ||
6aa8b732 | 3551 | /* Enter guest mode */ |
80e31d4f AK |
3552 | "push %%"R"ax \n\t" |
3553 | "mov %c[vmcb](%[svm]), %%"R"ax \n\t" | |
4ecac3fd AK |
3554 | __ex(SVM_VMLOAD) "\n\t" |
3555 | __ex(SVM_VMRUN) "\n\t" | |
3556 | __ex(SVM_VMSAVE) "\n\t" | |
80e31d4f | 3557 | "pop %%"R"ax \n\t" |
6aa8b732 AK |
3558 | |
3559 | /* Save guest registers, load host registers */ | |
80e31d4f AK |
3560 | "mov %%"R"bx, %c[rbx](%[svm]) \n\t" |
3561 | "mov %%"R"cx, %c[rcx](%[svm]) \n\t" | |
3562 | "mov %%"R"dx, %c[rdx](%[svm]) \n\t" | |
3563 | "mov %%"R"si, %c[rsi](%[svm]) \n\t" | |
3564 | "mov %%"R"di, %c[rdi](%[svm]) \n\t" | |
3565 | "mov %%"R"bp, %c[rbp](%[svm]) \n\t" | |
05b3e0c2 | 3566 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
3567 | "mov %%r8, %c[r8](%[svm]) \n\t" |
3568 | "mov %%r9, %c[r9](%[svm]) \n\t" | |
3569 | "mov %%r10, %c[r10](%[svm]) \n\t" | |
3570 | "mov %%r11, %c[r11](%[svm]) \n\t" | |
3571 | "mov %%r12, %c[r12](%[svm]) \n\t" | |
3572 | "mov %%r13, %c[r13](%[svm]) \n\t" | |
3573 | "mov %%r14, %c[r14](%[svm]) \n\t" | |
3574 | "mov %%r15, %c[r15](%[svm]) \n\t" | |
6aa8b732 | 3575 | #endif |
80e31d4f | 3576 | "pop %%"R"bp" |
6aa8b732 | 3577 | : |
fb3f0f51 | 3578 | : [svm]"a"(svm), |
6aa8b732 | 3579 | [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)), |
ad312c7c ZX |
3580 | [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])), |
3581 | [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])), | |
3582 | [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])), | |
3583 | [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])), | |
3584 | [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])), | |
3585 | [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP])) | |
05b3e0c2 | 3586 | #ifdef CONFIG_X86_64 |
ad312c7c ZX |
3587 | , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])), |
3588 | [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])), | |
3589 | [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])), | |
3590 | [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])), | |
3591 | [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])), | |
3592 | [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])), | |
3593 | [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])), | |
3594 | [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15])) | |
6aa8b732 | 3595 | #endif |
54a08c04 | 3596 | : "cc", "memory" |
80e31d4f | 3597 | , R"bx", R"cx", R"dx", R"si", R"di" |
54a08c04 | 3598 | #ifdef CONFIG_X86_64 |
54a08c04 LV |
3599 | , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15" |
3600 | #endif | |
3601 | ); | |
6aa8b732 | 3602 | |
82ca2d10 AK |
3603 | #ifdef CONFIG_X86_64 |
3604 | wrmsrl(MSR_GS_BASE, svm->host.gs_base); | |
3605 | #else | |
dacccfdd | 3606 | loadsegment(fs, svm->host.fs); |
9581d442 | 3607 | #endif |
6aa8b732 AK |
3608 | |
3609 | reload_tss(vcpu); | |
3610 | ||
56ba47dd AK |
3611 | local_irq_disable(); |
3612 | ||
3613 | stgi(); | |
3614 | ||
13c34e07 AK |
3615 | vcpu->arch.cr2 = svm->vmcb->save.cr2; |
3616 | vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax; | |
3617 | vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp; | |
3618 | vcpu->arch.regs[VCPU_REGS_RIP] = svm->vmcb->save.rip; | |
3619 | ||
d7bf8221 JR |
3620 | sync_cr8_to_lapic(vcpu); |
3621 | ||
a2fa3e9f | 3622 | svm->next_rip = 0; |
9222be18 | 3623 | |
38e5e92f JR |
3624 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING; |
3625 | ||
631bc487 GN |
3626 | /* if exit due to PF check for async PF */ |
3627 | if (svm->vmcb->control.exit_code == SVM_EXIT_EXCP_BASE + PF_VECTOR) | |
3628 | svm->apf_reason = kvm_read_and_reset_pf_reason(); | |
3629 | ||
6de4f3ad AK |
3630 | if (npt_enabled) { |
3631 | vcpu->arch.regs_avail &= ~(1 << VCPU_EXREG_PDPTR); | |
3632 | vcpu->arch.regs_dirty &= ~(1 << VCPU_EXREG_PDPTR); | |
3633 | } | |
fe5913e4 JR |
3634 | |
3635 | /* | |
3636 | * We need to handle MC intercepts here before the vcpu has a chance to | |
3637 | * change the physical cpu | |
3638 | */ | |
3639 | if (unlikely(svm->vmcb->control.exit_code == | |
3640 | SVM_EXIT_EXCP_BASE + MC_VECTOR)) | |
3641 | svm_handle_mce(svm); | |
8d28fec4 RJ |
3642 | |
3643 | mark_all_clean(svm->vmcb); | |
6aa8b732 AK |
3644 | } |
3645 | ||
80e31d4f AK |
3646 | #undef R |
3647 | ||
6aa8b732 AK |
3648 | static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root) |
3649 | { | |
a2fa3e9f GH |
3650 | struct vcpu_svm *svm = to_svm(vcpu); |
3651 | ||
3652 | svm->vmcb->save.cr3 = root; | |
dcca1a65 | 3653 | mark_dirty(svm->vmcb, VMCB_CR); |
f40f6a45 | 3654 | svm_flush_tlb(vcpu); |
6aa8b732 AK |
3655 | } |
3656 | ||
1c97f0a0 JR |
3657 | static void set_tdp_cr3(struct kvm_vcpu *vcpu, unsigned long root) |
3658 | { | |
3659 | struct vcpu_svm *svm = to_svm(vcpu); | |
3660 | ||
3661 | svm->vmcb->control.nested_cr3 = root; | |
b2747166 | 3662 | mark_dirty(svm->vmcb, VMCB_NPT); |
1c97f0a0 JR |
3663 | |
3664 | /* Also sync guest cr3 here in case we live migrate */ | |
3665 | svm->vmcb->save.cr3 = vcpu->arch.cr3; | |
dcca1a65 | 3666 | mark_dirty(svm->vmcb, VMCB_CR); |
1c97f0a0 | 3667 | |
f40f6a45 | 3668 | svm_flush_tlb(vcpu); |
1c97f0a0 JR |
3669 | } |
3670 | ||
6aa8b732 AK |
3671 | static int is_disabled(void) |
3672 | { | |
6031a61c JR |
3673 | u64 vm_cr; |
3674 | ||
3675 | rdmsrl(MSR_VM_CR, vm_cr); | |
3676 | if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE)) | |
3677 | return 1; | |
3678 | ||
6aa8b732 AK |
3679 | return 0; |
3680 | } | |
3681 | ||
102d8325 IM |
3682 | static void |
3683 | svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall) | |
3684 | { | |
3685 | /* | |
3686 | * Patch in the VMMCALL instruction: | |
3687 | */ | |
3688 | hypercall[0] = 0x0f; | |
3689 | hypercall[1] = 0x01; | |
3690 | hypercall[2] = 0xd9; | |
102d8325 IM |
3691 | } |
3692 | ||
002c7f7c YS |
3693 | static void svm_check_processor_compat(void *rtn) |
3694 | { | |
3695 | *(int *)rtn = 0; | |
3696 | } | |
3697 | ||
774ead3a AK |
3698 | static bool svm_cpu_has_accelerated_tpr(void) |
3699 | { | |
3700 | return false; | |
3701 | } | |
3702 | ||
4b12f0de | 3703 | static u64 svm_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio) |
64d4d521 SY |
3704 | { |
3705 | return 0; | |
3706 | } | |
3707 | ||
0e851880 SY |
3708 | static void svm_cpuid_update(struct kvm_vcpu *vcpu) |
3709 | { | |
3710 | } | |
3711 | ||
d4330ef2 JR |
3712 | static void svm_set_supported_cpuid(u32 func, struct kvm_cpuid_entry2 *entry) |
3713 | { | |
c2c63a49 | 3714 | switch (func) { |
4c62a2dc JR |
3715 | case 0x80000001: |
3716 | if (nested) | |
3717 | entry->ecx |= (1 << 2); /* Set SVM bit */ | |
3718 | break; | |
c2c63a49 JR |
3719 | case 0x8000000A: |
3720 | entry->eax = 1; /* SVM revision 1 */ | |
3721 | entry->ebx = 8; /* Lets support 8 ASIDs in case we add proper | |
3722 | ASID emulation to nested SVM */ | |
3723 | entry->ecx = 0; /* Reserved */ | |
7a190667 JR |
3724 | entry->edx = 0; /* Per default do not support any |
3725 | additional features */ | |
3726 | ||
3727 | /* Support next_rip if host supports it */ | |
2a6b20b8 | 3728 | if (boot_cpu_has(X86_FEATURE_NRIPS)) |
7a190667 | 3729 | entry->edx |= SVM_FEATURE_NRIP; |
c2c63a49 | 3730 | |
3d4aeaad JR |
3731 | /* Support NPT for the guest if enabled */ |
3732 | if (npt_enabled) | |
3733 | entry->edx |= SVM_FEATURE_NPT; | |
3734 | ||
c2c63a49 JR |
3735 | break; |
3736 | } | |
d4330ef2 JR |
3737 | } |
3738 | ||
229456fc | 3739 | static const struct trace_print_flags svm_exit_reasons_str[] = { |
e0231715 JR |
3740 | { SVM_EXIT_READ_CR0, "read_cr0" }, |
3741 | { SVM_EXIT_READ_CR3, "read_cr3" }, | |
3742 | { SVM_EXIT_READ_CR4, "read_cr4" }, | |
3743 | { SVM_EXIT_READ_CR8, "read_cr8" }, | |
3744 | { SVM_EXIT_WRITE_CR0, "write_cr0" }, | |
3745 | { SVM_EXIT_WRITE_CR3, "write_cr3" }, | |
3746 | { SVM_EXIT_WRITE_CR4, "write_cr4" }, | |
3747 | { SVM_EXIT_WRITE_CR8, "write_cr8" }, | |
3748 | { SVM_EXIT_READ_DR0, "read_dr0" }, | |
3749 | { SVM_EXIT_READ_DR1, "read_dr1" }, | |
3750 | { SVM_EXIT_READ_DR2, "read_dr2" }, | |
3751 | { SVM_EXIT_READ_DR3, "read_dr3" }, | |
3752 | { SVM_EXIT_WRITE_DR0, "write_dr0" }, | |
3753 | { SVM_EXIT_WRITE_DR1, "write_dr1" }, | |
3754 | { SVM_EXIT_WRITE_DR2, "write_dr2" }, | |
3755 | { SVM_EXIT_WRITE_DR3, "write_dr3" }, | |
3756 | { SVM_EXIT_WRITE_DR5, "write_dr5" }, | |
3757 | { SVM_EXIT_WRITE_DR7, "write_dr7" }, | |
229456fc MT |
3758 | { SVM_EXIT_EXCP_BASE + DB_VECTOR, "DB excp" }, |
3759 | { SVM_EXIT_EXCP_BASE + BP_VECTOR, "BP excp" }, | |
3760 | { SVM_EXIT_EXCP_BASE + UD_VECTOR, "UD excp" }, | |
3761 | { SVM_EXIT_EXCP_BASE + PF_VECTOR, "PF excp" }, | |
3762 | { SVM_EXIT_EXCP_BASE + NM_VECTOR, "NM excp" }, | |
3763 | { SVM_EXIT_EXCP_BASE + MC_VECTOR, "MC excp" }, | |
3764 | { SVM_EXIT_INTR, "interrupt" }, | |
3765 | { SVM_EXIT_NMI, "nmi" }, | |
3766 | { SVM_EXIT_SMI, "smi" }, | |
3767 | { SVM_EXIT_INIT, "init" }, | |
3768 | { SVM_EXIT_VINTR, "vintr" }, | |
3769 | { SVM_EXIT_CPUID, "cpuid" }, | |
3770 | { SVM_EXIT_INVD, "invd" }, | |
3771 | { SVM_EXIT_HLT, "hlt" }, | |
3772 | { SVM_EXIT_INVLPG, "invlpg" }, | |
3773 | { SVM_EXIT_INVLPGA, "invlpga" }, | |
3774 | { SVM_EXIT_IOIO, "io" }, | |
3775 | { SVM_EXIT_MSR, "msr" }, | |
3776 | { SVM_EXIT_TASK_SWITCH, "task_switch" }, | |
3777 | { SVM_EXIT_SHUTDOWN, "shutdown" }, | |
3778 | { SVM_EXIT_VMRUN, "vmrun" }, | |
3779 | { SVM_EXIT_VMMCALL, "hypercall" }, | |
3780 | { SVM_EXIT_VMLOAD, "vmload" }, | |
3781 | { SVM_EXIT_VMSAVE, "vmsave" }, | |
3782 | { SVM_EXIT_STGI, "stgi" }, | |
3783 | { SVM_EXIT_CLGI, "clgi" }, | |
3784 | { SVM_EXIT_SKINIT, "skinit" }, | |
3785 | { SVM_EXIT_WBINVD, "wbinvd" }, | |
3786 | { SVM_EXIT_MONITOR, "monitor" }, | |
3787 | { SVM_EXIT_MWAIT, "mwait" }, | |
81dd35d4 | 3788 | { SVM_EXIT_XSETBV, "xsetbv" }, |
229456fc MT |
3789 | { SVM_EXIT_NPF, "npf" }, |
3790 | { -1, NULL } | |
3791 | }; | |
3792 | ||
17cc3935 | 3793 | static int svm_get_lpage_level(void) |
344f414f | 3794 | { |
17cc3935 | 3795 | return PT_PDPE_LEVEL; |
344f414f JR |
3796 | } |
3797 | ||
4e47c7a6 SY |
3798 | static bool svm_rdtscp_supported(void) |
3799 | { | |
3800 | return false; | |
3801 | } | |
3802 | ||
f5f48ee1 SY |
3803 | static bool svm_has_wbinvd_exit(void) |
3804 | { | |
3805 | return true; | |
3806 | } | |
3807 | ||
02daab21 AK |
3808 | static void svm_fpu_deactivate(struct kvm_vcpu *vcpu) |
3809 | { | |
3810 | struct vcpu_svm *svm = to_svm(vcpu); | |
3811 | ||
18c918c5 | 3812 | set_exception_intercept(svm, NM_VECTOR); |
66a562f7 | 3813 | update_cr0_intercept(svm); |
02daab21 AK |
3814 | } |
3815 | ||
cbdd1bea | 3816 | static struct kvm_x86_ops svm_x86_ops = { |
6aa8b732 AK |
3817 | .cpu_has_kvm_support = has_svm, |
3818 | .disabled_by_bios = is_disabled, | |
3819 | .hardware_setup = svm_hardware_setup, | |
3820 | .hardware_unsetup = svm_hardware_unsetup, | |
002c7f7c | 3821 | .check_processor_compatibility = svm_check_processor_compat, |
6aa8b732 AK |
3822 | .hardware_enable = svm_hardware_enable, |
3823 | .hardware_disable = svm_hardware_disable, | |
774ead3a | 3824 | .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr, |
6aa8b732 AK |
3825 | |
3826 | .vcpu_create = svm_create_vcpu, | |
3827 | .vcpu_free = svm_free_vcpu, | |
04d2cc77 | 3828 | .vcpu_reset = svm_vcpu_reset, |
6aa8b732 | 3829 | |
04d2cc77 | 3830 | .prepare_guest_switch = svm_prepare_guest_switch, |
6aa8b732 AK |
3831 | .vcpu_load = svm_vcpu_load, |
3832 | .vcpu_put = svm_vcpu_put, | |
3833 | ||
3834 | .set_guest_debug = svm_guest_debug, | |
3835 | .get_msr = svm_get_msr, | |
3836 | .set_msr = svm_set_msr, | |
3837 | .get_segment_base = svm_get_segment_base, | |
3838 | .get_segment = svm_get_segment, | |
3839 | .set_segment = svm_set_segment, | |
2e4d2653 | 3840 | .get_cpl = svm_get_cpl, |
1747fb71 | 3841 | .get_cs_db_l_bits = kvm_get_cs_db_l_bits, |
e8467fda | 3842 | .decache_cr0_guest_bits = svm_decache_cr0_guest_bits, |
25c4c276 | 3843 | .decache_cr4_guest_bits = svm_decache_cr4_guest_bits, |
6aa8b732 | 3844 | .set_cr0 = svm_set_cr0, |
6aa8b732 AK |
3845 | .set_cr3 = svm_set_cr3, |
3846 | .set_cr4 = svm_set_cr4, | |
3847 | .set_efer = svm_set_efer, | |
3848 | .get_idt = svm_get_idt, | |
3849 | .set_idt = svm_set_idt, | |
3850 | .get_gdt = svm_get_gdt, | |
3851 | .set_gdt = svm_set_gdt, | |
020df079 | 3852 | .set_dr7 = svm_set_dr7, |
6de4f3ad | 3853 | .cache_reg = svm_cache_reg, |
6aa8b732 AK |
3854 | .get_rflags = svm_get_rflags, |
3855 | .set_rflags = svm_set_rflags, | |
6b52d186 | 3856 | .fpu_activate = svm_fpu_activate, |
02daab21 | 3857 | .fpu_deactivate = svm_fpu_deactivate, |
6aa8b732 | 3858 | |
6aa8b732 | 3859 | .tlb_flush = svm_flush_tlb, |
6aa8b732 | 3860 | |
6aa8b732 | 3861 | .run = svm_vcpu_run, |
04d2cc77 | 3862 | .handle_exit = handle_exit, |
6aa8b732 | 3863 | .skip_emulated_instruction = skip_emulated_instruction, |
2809f5d2 GC |
3864 | .set_interrupt_shadow = svm_set_interrupt_shadow, |
3865 | .get_interrupt_shadow = svm_get_interrupt_shadow, | |
102d8325 | 3866 | .patch_hypercall = svm_patch_hypercall, |
2a8067f1 | 3867 | .set_irq = svm_set_irq, |
95ba8273 | 3868 | .set_nmi = svm_inject_nmi, |
298101da | 3869 | .queue_exception = svm_queue_exception, |
b463a6f7 | 3870 | .cancel_injection = svm_cancel_injection, |
78646121 | 3871 | .interrupt_allowed = svm_interrupt_allowed, |
95ba8273 | 3872 | .nmi_allowed = svm_nmi_allowed, |
3cfc3092 JK |
3873 | .get_nmi_mask = svm_get_nmi_mask, |
3874 | .set_nmi_mask = svm_set_nmi_mask, | |
95ba8273 GN |
3875 | .enable_nmi_window = enable_nmi_window, |
3876 | .enable_irq_window = enable_irq_window, | |
3877 | .update_cr8_intercept = update_cr8_intercept, | |
cbc94022 IE |
3878 | |
3879 | .set_tss_addr = svm_set_tss_addr, | |
67253af5 | 3880 | .get_tdp_level = get_npt_level, |
4b12f0de | 3881 | .get_mt_mask = svm_get_mt_mask, |
229456fc | 3882 | |
586f9607 | 3883 | .get_exit_info = svm_get_exit_info, |
229456fc | 3884 | .exit_reasons_str = svm_exit_reasons_str, |
586f9607 | 3885 | |
17cc3935 | 3886 | .get_lpage_level = svm_get_lpage_level, |
0e851880 SY |
3887 | |
3888 | .cpuid_update = svm_cpuid_update, | |
4e47c7a6 SY |
3889 | |
3890 | .rdtscp_supported = svm_rdtscp_supported, | |
d4330ef2 JR |
3891 | |
3892 | .set_supported_cpuid = svm_set_supported_cpuid, | |
f5f48ee1 SY |
3893 | |
3894 | .has_wbinvd_exit = svm_has_wbinvd_exit, | |
99e3e30a ZA |
3895 | |
3896 | .write_tsc_offset = svm_write_tsc_offset, | |
e48672fa | 3897 | .adjust_tsc_offset = svm_adjust_tsc_offset, |
1c97f0a0 JR |
3898 | |
3899 | .set_tdp_cr3 = set_tdp_cr3, | |
6aa8b732 AK |
3900 | }; |
3901 | ||
3902 | static int __init svm_init(void) | |
3903 | { | |
cb498ea2 | 3904 | return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm), |
0ee75bea | 3905 | __alignof__(struct vcpu_svm), THIS_MODULE); |
6aa8b732 AK |
3906 | } |
3907 | ||
3908 | static void __exit svm_exit(void) | |
3909 | { | |
cb498ea2 | 3910 | kvm_exit(); |
6aa8b732 AK |
3911 | } |
3912 | ||
3913 | module_init(svm_init) | |
3914 | module_exit(svm_exit) |