]> git.proxmox.com Git - mirror_qemu.git/blame - target-i386/cpu.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
target-i386: Automatically set level/xlevel/xlevel2 when needed
[mirror_qemu.git] / target-i386 / cpu.c
CommitLineData
c6dc6f63
AP		 1/*
2 * i386 CPUID helper functions
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
1ef26b1f 19#include "qemu/osdep.h"
f348b6d1 20#include "qemu/cutils.h"
c6dc6f63
AP		 21
22#include "cpu.h"
63c91552 23#include "exec/exec-all.h"
9c17d615 24#include "sysemu/kvm.h"
8932cfdf 25#include "sysemu/cpus.h"
50a2c6e5 26#include "kvm_i386.h"
c6dc6f63 27
d49b6836 28#include "qemu/error-report.h"
1de7afc9
PB		 29#include "qemu/option.h"
30#include "qemu/config-file.h"
7b1b5d19 31#include "qapi/qmp/qerror.h"
c6dc6f63 32
8e8aba50
EH		 33#include "qapi-types.h"
34#include "qapi-visit.h"
7b1b5d19 35#include "qapi/visitor.h"
9c17d615 36#include "sysemu/arch_init.h"
71ad61d3 37
b834b508 38#if defined(CONFIG_KVM)
ef8621b1 39#include <linux/kvm_para.h>
b834b508 40#endif
65dee380 41
9c17d615 42#include "sysemu/sysemu.h"
53a89e26 43#include "hw/qdev-properties.h"
5232d00a 44#include "hw/i386/topology.h"
bdeec802 45#ifndef CONFIG_USER_ONLY
2001d0cd 46#include "exec/address-spaces.h"
741da0d3 47#include "hw/hw.h"
0d09e41a 48#include "hw/xen/xen.h"
0d09e41a 49#include "hw/i386/apic_internal.h"
bdeec802
IM		 50#endif
51
5e891bf8
EH		 52
53/* Cache topology CPUID constants: */
54
55/* CPUID Leaf 2 Descriptors */
56
57#define CPUID_2_L1D_32KB_8WAY_64B 0x2c
58#define CPUID_2_L1I_32KB_8WAY_64B 0x30
59#define CPUID_2_L2_2MB_8WAY_64B 0x7d
14c985cf 60#define CPUID_2_L3_16MB_16WAY_64B 0x4d
5e891bf8
EH		 61
62
63/* CPUID Leaf 4 constants: */
64
65/* EAX: */
66#define CPUID_4_TYPE_DCACHE 1
67#define CPUID_4_TYPE_ICACHE 2
68#define CPUID_4_TYPE_UNIFIED 3
69
70#define CPUID_4_LEVEL(l) ((l) << 5)
71
72#define CPUID_4_SELF_INIT_LEVEL (1 << 8)
73#define CPUID_4_FULLY_ASSOC (1 << 9)
74
75/* EDX: */
76#define CPUID_4_NO_INVD_SHARING (1 << 0)
77#define CPUID_4_INCLUSIVE (1 << 1)
78#define CPUID_4_COMPLEX_IDX (1 << 2)
79
80#define ASSOC_FULL 0xFF
81
82/* AMD associativity encoding used on CPUID Leaf 0x80000006: */
83#define AMD_ENC_ASSOC(a) (a <= 1 ? a : \
84 a == 2 ? 0x2 : \
85 a == 4 ? 0x4 : \
86 a == 8 ? 0x6 : \
87 a == 16 ? 0x8 : \
88 a == 32 ? 0xA : \
89 a == 48 ? 0xB : \
90 a == 64 ? 0xC : \
91 a == 96 ? 0xD : \
92 a == 128 ? 0xE : \
93 a == ASSOC_FULL ? 0xF : \
94 0 /* invalid value */)
95
96
97/* Definitions of the hardcoded cache entries we expose: */
98
99/* L1 data cache: */
100#define L1D_LINE_SIZE 64
101#define L1D_ASSOCIATIVITY 8
102#define L1D_SETS 64
103#define L1D_PARTITIONS 1
104/* Size = LINE_SIZE*ASSOCIATIVITY*SETS*PARTITIONS = 32KiB */
105#define L1D_DESCRIPTOR CPUID_2_L1D_32KB_8WAY_64B
106/*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
107#define L1D_LINES_PER_TAG 1
108#define L1D_SIZE_KB_AMD 64
109#define L1D_ASSOCIATIVITY_AMD 2
110
111/* L1 instruction cache: */
112#define L1I_LINE_SIZE 64
113#define L1I_ASSOCIATIVITY 8
114#define L1I_SETS 64
115#define L1I_PARTITIONS 1
116/* Size = LINE_SIZE*ASSOCIATIVITY*SETS*PARTITIONS = 32KiB */
117#define L1I_DESCRIPTOR CPUID_2_L1I_32KB_8WAY_64B
118/*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
119#define L1I_LINES_PER_TAG 1
120#define L1I_SIZE_KB_AMD 64
121#define L1I_ASSOCIATIVITY_AMD 2
122
123/* Level 2 unified cache: */
124#define L2_LINE_SIZE 64
125#define L2_ASSOCIATIVITY 16
126#define L2_SETS 4096
127#define L2_PARTITIONS 1
128/* Size = LINE_SIZE*ASSOCIATIVITY*SETS*PARTITIONS = 4MiB */
129/*FIXME: CPUID leaf 2 descriptor is inconsistent with CPUID leaf 4 */
130#define L2_DESCRIPTOR CPUID_2_L2_2MB_8WAY_64B
131/*FIXME: CPUID leaf 0x80000006 is inconsistent with leaves 2 & 4 */
132#define L2_LINES_PER_TAG 1
133#define L2_SIZE_KB_AMD 512
134
14c985cf 135/* Level 3 unified cache: */
5e891bf8
EH		 136#define L3_SIZE_KB 0 /* disabled */
137#define L3_ASSOCIATIVITY 0 /* disabled */
138#define L3_LINES_PER_TAG 0 /* disabled */
139#define L3_LINE_SIZE 0 /* disabled */
14c985cf
LM		 140#define L3_N_LINE_SIZE 64
141#define L3_N_ASSOCIATIVITY 16
142#define L3_N_SETS 16384
143#define L3_N_PARTITIONS 1
144#define L3_N_DESCRIPTOR CPUID_2_L3_16MB_16WAY_64B
145#define L3_N_LINES_PER_TAG 1
146#define L3_N_SIZE_KB_AMD 16384
5e891bf8
EH		 147
148/* TLB definitions: */
149
150#define L1_DTLB_2M_ASSOC 1
151#define L1_DTLB_2M_ENTRIES 255
152#define L1_DTLB_4K_ASSOC 1
153#define L1_DTLB_4K_ENTRIES 255
154
155#define L1_ITLB_2M_ASSOC 1
156#define L1_ITLB_2M_ENTRIES 255
157#define L1_ITLB_4K_ASSOC 1
158#define L1_ITLB_4K_ENTRIES 255
159
160#define L2_DTLB_2M_ASSOC 0 /* disabled */
161#define L2_DTLB_2M_ENTRIES 0 /* disabled */
162#define L2_DTLB_4K_ASSOC 4
163#define L2_DTLB_4K_ENTRIES 512
164
165#define L2_ITLB_2M_ASSOC 0 /* disabled */
166#define L2_ITLB_2M_ENTRIES 0 /* disabled */
167#define L2_ITLB_4K_ASSOC 4
168#define L2_ITLB_4K_ENTRIES 512
169
170
171
99b88a17
IM		 172static void x86_cpu_vendor_words2str(char *dst, uint32_t vendor1,
173 uint32_t vendor2, uint32_t vendor3)
174{
175 int i;
176 for (i = 0; i < 4; i++) {
177 dst[i] = vendor1 >> (8 * i);
178 dst[i + 4] = vendor2 >> (8 * i);
179 dst[i + 8] = vendor3 >> (8 * i);
180 }
181 dst[CPUID_VENDOR_SZ] = '\0';
182}
183
c6dc6f63
AP		 184/* feature flags taken from "Intel Processor Identification and the CPUID
185 * Instruction" and AMD's "CPUID Specification". In cases of disagreement
186 * between feature naming conventions, aliases may be added.
187 */
188static const char *feature_name[] = {
189 "fpu", "vme", "de", "pse",
190 "tsc", "msr", "pae", "mce",
191 "cx8", "apic", NULL, "sep",
192 "mtrr", "pge", "mca", "cmov",
193 "pat", "pse36", "pn" /* Intel psn */, "clflush" /* Intel clfsh */,
194 NULL, "ds" /* Intel dts */, "acpi", "mmx",
195 "fxsr", "sse", "sse2", "ss",
196 "ht" /* Intel htt */, "tm", "ia64", "pbe",
197};
198static const char *ext_feature_name[] = {
f370be3c 199 "pni|sse3" /* Intel,AMD sse3 */, "pclmulqdq|pclmuldq", "dtes64", "monitor",
e117f772 200 "ds_cpl", "vmx", "smx", "est",
c6dc6f63 201 "tm2", "ssse3", "cid", NULL,
e117f772 202 "fma", "cx16", "xtpr", "pdcm",
434acb81 203 NULL, "pcid", "dca", "sse4.1|sse4_1",
e117f772 204 "sse4.2|sse4_2", "x2apic", "movbe", "popcnt",
eaf3f097 205 "tsc-deadline", "aes", "xsave", "osxsave",
c8acc380 206 "avx", "f16c", "rdrand", "hypervisor",
c6dc6f63 207};
3b671a40
EH		 208/* Feature names that are already defined on feature_name[] but are set on
209 * CPUID[8000_0001].EDX on AMD CPUs don't have their names on
210 * ext2_feature_name[]. They are copied automatically to cpuid_ext2_features
211 * if and only if CPU vendor is AMD.
212 */
c6dc6f63 213static const char *ext2_feature_name[] = {
3b671a40
EH		 214 NULL /* fpu */, NULL /* vme */, NULL /* de */, NULL /* pse */,
215 NULL /* tsc */, NULL /* msr */, NULL /* pae */, NULL /* mce */,
216 NULL /* cx8 */ /* AMD CMPXCHG8B */, NULL /* apic */, NULL, "syscall",
217 NULL /* mtrr */, NULL /* pge */, NULL /* mca */, NULL /* cmov */,
218 NULL /* pat */, NULL /* pse36 */, NULL, NULL /* Linux mp */,
219 "nx|xd", NULL, "mmxext", NULL /* mmx */,
220 NULL /* fxsr */, "fxsr_opt|ffxsr", "pdpe1gb" /* AMD Page1GB */, "rdtscp",
01f590d5 221 NULL, "lm|i64", "3dnowext", "3dnow",
c6dc6f63
AP		 222};
223static const char *ext3_feature_name[] = {
224 "lahf_lm" /* AMD LahfSahf */, "cmp_legacy", "svm", "extapic" /* AMD ExtApicSpace */,
225 "cr8legacy" /* AMD AltMovCr8 */, "abm", "sse4a", "misalignsse",
e117f772 226 "3dnowprefetch", "osvw", "ibs", "xop",
c8acc380
AP		 227 "skinit", "wdt", NULL, "lwp",
228 "fma4", "tce", NULL, "nodeid_msr",
229 NULL, "tbm", "topoext", "perfctr_core",
230 "perfctr_nb", NULL, NULL, NULL,
c6dc6f63
AP		 231 NULL, NULL, NULL, NULL,
232};
233
89e49c8b
EH		 234static const char *ext4_feature_name[] = {
235 NULL, NULL, "xstore", "xstore-en",
236 NULL, NULL, "xcrypt", "xcrypt-en",
237 "ace2", "ace2-en", "phe", "phe-en",
238 "pmm", "pmm-en", NULL, NULL,
239 NULL, NULL, NULL, NULL,
240 NULL, NULL, NULL, NULL,
241 NULL, NULL, NULL, NULL,
242 NULL, NULL, NULL, NULL,
243};
244
c6dc6f63 245static const char *kvm_feature_name[] = {
c3d39807 246 "kvmclock", "kvm_nopiodelay", "kvm_mmu", "kvmclock",
f010bc64 247 "kvm_asyncpf", "kvm_steal_time", "kvm_pv_eoi", "kvm_pv_unhalt",
c3d39807
DS		 248 NULL, NULL, NULL, NULL,
249 NULL, NULL, NULL, NULL,
250 NULL, NULL, NULL, NULL,
251 NULL, NULL, NULL, NULL,
8248c36a 252 "kvmclock-stable-bit", NULL, NULL, NULL,
c3d39807 253 NULL, NULL, NULL, NULL,
c6dc6f63
AP		 254};
255
c35bd19a
EY		 256static const char *hyperv_priv_feature_name[] = {
257 NULL /* hv_msr_vp_runtime_access */, NULL /* hv_msr_time_refcount_access */,
258 NULL /* hv_msr_synic_access */, NULL /* hv_msr_stimer_access */,
259 NULL /* hv_msr_apic_access */, NULL /* hv_msr_hypercall_access */,
260 NULL /* hv_vpindex_access */, NULL /* hv_msr_reset_access */,
261 NULL /* hv_msr_stats_access */, NULL /* hv_reftsc_access */,
262 NULL /* hv_msr_idle_access */, NULL /* hv_msr_frequency_access */,
263 NULL, NULL, NULL, NULL,
264 NULL, NULL, NULL, NULL,
265 NULL, NULL, NULL, NULL,
266 NULL, NULL, NULL, NULL,
267 NULL, NULL, NULL, NULL,
268};
269
270static const char *hyperv_ident_feature_name[] = {
271 NULL /* hv_create_partitions */, NULL /* hv_access_partition_id */,
272 NULL /* hv_access_memory_pool */, NULL /* hv_adjust_message_buffers */,
273 NULL /* hv_post_messages */, NULL /* hv_signal_events */,
274 NULL /* hv_create_port */, NULL /* hv_connect_port */,
275 NULL /* hv_access_stats */, NULL, NULL, NULL /* hv_debugging */,
276 NULL /* hv_cpu_power_management */, NULL /* hv_configure_profiler */,
277 NULL, NULL,
278 NULL, NULL, NULL, NULL,
279 NULL, NULL, NULL, NULL,
280 NULL, NULL, NULL, NULL,
281 NULL, NULL, NULL, NULL,
282};
283
284static const char *hyperv_misc_feature_name[] = {
285 NULL /* hv_mwait */, NULL /* hv_guest_debugging */,
286 NULL /* hv_perf_monitor */, NULL /* hv_cpu_dynamic_part */,
287 NULL /* hv_hypercall_params_xmm */, NULL /* hv_guest_idle_state */,
288 NULL, NULL,
289 NULL, NULL, NULL /* hv_guest_crash_msr */, NULL,
290 NULL, NULL, NULL, NULL,
291 NULL, NULL, NULL, NULL,
292 NULL, NULL, NULL, NULL,
293 NULL, NULL, NULL, NULL,
294 NULL, NULL, NULL, NULL,
295};
296
296acb64
JR		 297static const char *svm_feature_name[] = {
298 "npt", "lbrv", "svm_lock", "nrip_save",
299 "tsc_scale", "vmcb_clean", "flushbyasid", "decodeassists",
300 NULL, NULL, "pause_filter", NULL,
301 "pfthreshold", NULL, NULL, NULL,
302 NULL, NULL, NULL, NULL,
303 NULL, NULL, NULL, NULL,
304 NULL, NULL, NULL, NULL,
305 NULL, NULL, NULL, NULL,
306};
307
a9321a4d 308static const char *cpuid_7_0_ebx_feature_name[] = {
cc728d14
LK		 309 "fsgsbase", "tsc_adjust", NULL, "bmi1",
310 "hle", "avx2", NULL, "smep",
311 "bmi2", "erms", "invpcid", "rtm",
312 NULL, NULL, "mpx", NULL,
313 "avx512f", "avx512dq", "rdseed", "adx",
314 "smap", "avx512ifma", "pcommit", "clflushopt",
315 "clwb", NULL, "avx512pf", "avx512er",
316 "avx512cd", NULL, "avx512bw", "avx512vl",
a9321a4d
PA		 317};
318
f74eefe0 319static const char *cpuid_7_0_ecx_feature_name[] = {
cc728d14 320 NULL, "avx512vbmi", "umip", "pku",
f74eefe0
HH		 321 "ospke", NULL, NULL, NULL,
322 NULL, NULL, NULL, NULL,
323 NULL, NULL, NULL, NULL,
324 NULL, NULL, NULL, NULL,
c2f193b5 325 NULL, NULL, "rdpid", NULL,
f74eefe0
HH		 326 NULL, NULL, NULL, NULL,
327 NULL, NULL, NULL, NULL,
328};
329
303752a9
MT		 330static const char *cpuid_apm_edx_feature_name[] = {
331 NULL, NULL, NULL, NULL,
332 NULL, NULL, NULL, NULL,
333 "invtsc", NULL, NULL, NULL,
334 NULL, NULL, NULL, NULL,
335 NULL, NULL, NULL, NULL,
336 NULL, NULL, NULL, NULL,
337 NULL, NULL, NULL, NULL,
338 NULL, NULL, NULL, NULL,
339};
340
0bb0b2d2
PB		 341static const char *cpuid_xsave_feature_name[] = {
342 "xsaveopt", "xsavec", "xgetbv1", "xsaves",
343 NULL, NULL, NULL, NULL,
344 NULL, NULL, NULL, NULL,
345 NULL, NULL, NULL, NULL,
346 NULL, NULL, NULL, NULL,
347 NULL, NULL, NULL, NULL,
348 NULL, NULL, NULL, NULL,
349 NULL, NULL, NULL, NULL,
350};
351
28b8e4d0
JK		 352static const char *cpuid_6_feature_name[] = {
353 NULL, NULL, "arat", NULL,
354 NULL, NULL, NULL, NULL,
355 NULL, NULL, NULL, NULL,
356 NULL, NULL, NULL, NULL,
357 NULL, NULL, NULL, NULL,
358 NULL, NULL, NULL, NULL,
359 NULL, NULL, NULL, NULL,
360 NULL, NULL, NULL, NULL,
361};
362
621626ce
EH		 363#define I486_FEATURES (CPUID_FP87 | CPUID_VME | CPUID_PSE)
364#define PENTIUM_FEATURES (I486_FEATURES | CPUID_DE | CPUID_TSC | \
365 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_MMX | CPUID_APIC)
366#define PENTIUM2_FEATURES (PENTIUM_FEATURES | CPUID_PAE | CPUID_SEP | \
367 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
368 CPUID_PSE36 | CPUID_FXSR)
369#define PENTIUM3_FEATURES (PENTIUM2_FEATURES | CPUID_SSE)
370#define PPRO_FEATURES (CPUID_FP87 | CPUID_DE | CPUID_PSE | CPUID_TSC | \
371 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_PGE | CPUID_CMOV | \
372 CPUID_PAT | CPUID_FXSR | CPUID_MMX | CPUID_SSE | CPUID_SSE2 | \
373 CPUID_PAE | CPUID_SEP | CPUID_APIC)
374
375#define TCG_FEATURES (CPUID_FP87 | CPUID_PSE | CPUID_TSC | CPUID_MSR | \
376 CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC | CPUID_SEP | \
377 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
378 CPUID_PSE36 | CPUID_CLFLUSH | CPUID_ACPI | CPUID_MMX | \
b6c5a6f0 379 CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS | CPUID_DE)
621626ce
EH		 380 /* partly implemented:
381 CPUID_MTRR, CPUID_MCA, CPUID_CLFLUSH (needed for Win64) */
382 /* missing:
383 CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_HT, CPUID_TM, CPUID_PBE */
384#define TCG_EXT_FEATURES (CPUID_EXT_SSE3 | CPUID_EXT_PCLMULQDQ | \
385 CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 | CPUID_EXT_CX16 | \
386 CPUID_EXT_SSE41 | CPUID_EXT_SSE42 | CPUID_EXT_POPCNT | \
19dc85db 387 CPUID_EXT_XSAVE | /* CPUID_EXT_OSXSAVE is dynamic */ \
621626ce
EH		 388 CPUID_EXT_MOVBE | CPUID_EXT_AES | CPUID_EXT_HYPERVISOR)
389 /* missing:
390 CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_VMX, CPUID_EXT_SMX,
391 CPUID_EXT_EST, CPUID_EXT_TM2, CPUID_EXT_CID, CPUID_EXT_FMA,
392 CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_PCID, CPUID_EXT_DCA,
19dc85db
RH		 393 CPUID_EXT_X2APIC, CPUID_EXT_TSC_DEADLINE_TIMER, CPUID_EXT_AVX,
394 CPUID_EXT_F16C, CPUID_EXT_RDRAND */
621626ce
EH		 395
396#ifdef TARGET_X86_64
397#define TCG_EXT2_X86_64_FEATURES (CPUID_EXT2_SYSCALL | CPUID_EXT2_LM)
398#else
399#define TCG_EXT2_X86_64_FEATURES 0
400#endif
401
402#define TCG_EXT2_FEATURES ((TCG_FEATURES & CPUID_EXT2_AMD_ALIASES) | \
403 CPUID_EXT2_NX | CPUID_EXT2_MMXEXT | CPUID_EXT2_RDTSCP | \
404 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_PDPE1GB | \
405 TCG_EXT2_X86_64_FEATURES)
406#define TCG_EXT3_FEATURES (CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM | \
407 CPUID_EXT3_CR8LEG | CPUID_EXT3_ABM | CPUID_EXT3_SSE4A)
408#define TCG_EXT4_FEATURES 0
409#define TCG_SVM_FEATURES 0
410#define TCG_KVM_FEATURES 0
411#define TCG_7_0_EBX_FEATURES (CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_SMAP | \
0c47242b
XG		 412 CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ADX | \
413 CPUID_7_0_EBX_PCOMMIT | CPUID_7_0_EBX_CLFLUSHOPT | \
7eb24386
PB		 414 CPUID_7_0_EBX_CLWB | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_FSGSBASE | \
415 CPUID_7_0_EBX_ERMS)
621626ce 416 /* missing:
07929f2a 417 CPUID_7_0_EBX_HLE, CPUID_7_0_EBX_AVX2,
7eb24386 418 CPUID_7_0_EBX_INVPCID, CPUID_7_0_EBX_RTM,
621626ce 419 CPUID_7_0_EBX_RDSEED */
0f70ed47 420#define TCG_7_0_ECX_FEATURES (CPUID_7_0_ECX_PKU | CPUID_7_0_ECX_OSPKE)
303752a9 421#define TCG_APM_FEATURES 0
28b8e4d0 422#define TCG_6_EAX_FEATURES CPUID_6_EAX_ARAT
c9cfe8f9
RH		 423#define TCG_XSAVE_FEATURES (CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XGETBV1)
424 /* missing:
425 CPUID_XSAVE_XSAVEC, CPUID_XSAVE_XSAVES */
621626ce 426
5ef57876
EH		 427typedef struct FeatureWordInfo {
428 const char **feat_names;
04d104b6
EH		 429 uint32_t cpuid_eax; /* Input EAX for CPUID */
430 bool cpuid_needs_ecx; /* CPUID instruction uses ECX as input */
431 uint32_t cpuid_ecx; /* Input ECX value for CPUID */
432 int cpuid_reg; /* output register (R_* constant) */
37ce3522 433 uint32_t tcg_features; /* Feature flags supported by TCG */
84f1b92f 434 uint32_t unmigratable_flags; /* Feature flags known to be unmigratable */
5ef57876
EH		 435} FeatureWordInfo;
436
437static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
bffd67b0
EH		 438 [FEAT_1_EDX] = {
439 .feat_names = feature_name,
440 .cpuid_eax = 1, .cpuid_reg = R_EDX,
37ce3522 441 .tcg_features = TCG_FEATURES,
bffd67b0
EH		 442 },
443 [FEAT_1_ECX] = {
444 .feat_names = ext_feature_name,
445 .cpuid_eax = 1, .cpuid_reg = R_ECX,
37ce3522 446 .tcg_features = TCG_EXT_FEATURES,
bffd67b0
EH		 447 },
448 [FEAT_8000_0001_EDX] = {
449 .feat_names = ext2_feature_name,
450 .cpuid_eax = 0x80000001, .cpuid_reg = R_EDX,
37ce3522 451 .tcg_features = TCG_EXT2_FEATURES,
bffd67b0
EH		 452 },
453 [FEAT_8000_0001_ECX] = {
454 .feat_names = ext3_feature_name,
455 .cpuid_eax = 0x80000001, .cpuid_reg = R_ECX,
37ce3522 456 .tcg_features = TCG_EXT3_FEATURES,
bffd67b0 457 },
89e49c8b
EH		 458 [FEAT_C000_0001_EDX] = {
459 .feat_names = ext4_feature_name,
460 .cpuid_eax = 0xC0000001, .cpuid_reg = R_EDX,
37ce3522 461 .tcg_features = TCG_EXT4_FEATURES,
89e49c8b 462 },
bffd67b0
EH		 463 [FEAT_KVM] = {
464 .feat_names = kvm_feature_name,
465 .cpuid_eax = KVM_CPUID_FEATURES, .cpuid_reg = R_EAX,
37ce3522 466 .tcg_features = TCG_KVM_FEATURES,
bffd67b0 467 },
c35bd19a
EY		 468 [FEAT_HYPERV_EAX] = {
469 .feat_names = hyperv_priv_feature_name,
470 .cpuid_eax = 0x40000003, .cpuid_reg = R_EAX,
471 },
472 [FEAT_HYPERV_EBX] = {
473 .feat_names = hyperv_ident_feature_name,
474 .cpuid_eax = 0x40000003, .cpuid_reg = R_EBX,
475 },
476 [FEAT_HYPERV_EDX] = {
477 .feat_names = hyperv_misc_feature_name,
478 .cpuid_eax = 0x40000003, .cpuid_reg = R_EDX,
479 },
bffd67b0
EH		 480 [FEAT_SVM] = {
481 .feat_names = svm_feature_name,
482 .cpuid_eax = 0x8000000A, .cpuid_reg = R_EDX,
37ce3522 483 .tcg_features = TCG_SVM_FEATURES,
bffd67b0
EH		 484 },
485 [FEAT_7_0_EBX] = {
486 .feat_names = cpuid_7_0_ebx_feature_name,
04d104b6
EH		 487 .cpuid_eax = 7,
488 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
489 .cpuid_reg = R_EBX,
37ce3522 490 .tcg_features = TCG_7_0_EBX_FEATURES,
bffd67b0 491 },
f74eefe0
HH		 492 [FEAT_7_0_ECX] = {
493 .feat_names = cpuid_7_0_ecx_feature_name,
494 .cpuid_eax = 7,
495 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
496 .cpuid_reg = R_ECX,
497 .tcg_features = TCG_7_0_ECX_FEATURES,
498 },
303752a9
MT		 499 [FEAT_8000_0007_EDX] = {
500 .feat_names = cpuid_apm_edx_feature_name,
501 .cpuid_eax = 0x80000007,
502 .cpuid_reg = R_EDX,
503 .tcg_features = TCG_APM_FEATURES,
504 .unmigratable_flags = CPUID_APM_INVTSC,
505 },
0bb0b2d2
PB		 506 [FEAT_XSAVE] = {
507 .feat_names = cpuid_xsave_feature_name,
508 .cpuid_eax = 0xd,
509 .cpuid_needs_ecx = true, .cpuid_ecx = 1,
510 .cpuid_reg = R_EAX,
c9cfe8f9 511 .tcg_features = TCG_XSAVE_FEATURES,
0bb0b2d2 512 },
28b8e4d0
JK		 513 [FEAT_6_EAX] = {
514 .feat_names = cpuid_6_feature_name,
515 .cpuid_eax = 6, .cpuid_reg = R_EAX,
516 .tcg_features = TCG_6_EAX_FEATURES,
517 },
5ef57876
EH		 518};
519
8e8aba50
EH		 520typedef struct X86RegisterInfo32 {
521 /* Name of register */
522 const char *name;
523 /* QAPI enum value register */
524 X86CPURegister32 qapi_enum;
525} X86RegisterInfo32;
526
527#define REGISTER(reg) \
5d371f41 528 [R_##reg] = { .name = #reg, .qapi_enum = X86_CPU_REGISTER32_##reg }
a443bc34 529static const X86RegisterInfo32 x86_reg_info_32[CPU_NB_REGS32] = {
8e8aba50
EH		 530 REGISTER(EAX),
531 REGISTER(ECX),
532 REGISTER(EDX),
533 REGISTER(EBX),
534 REGISTER(ESP),
535 REGISTER(EBP),
536 REGISTER(ESI),
537 REGISTER(EDI),
538};
539#undef REGISTER
540
3f32bd21
RH		 541typedef struct ExtSaveArea {
542 uint32_t feature, bits;
543 uint32_t offset, size;
544} ExtSaveArea;
545
546static const ExtSaveArea x86_ext_save_areas[] = {
cfc3b074
PB		 547 [XSTATE_YMM_BIT] =
548 { .feature = FEAT_1_ECX, .bits = CPUID_EXT_AVX,
ee1b09f6
EH		 549 .offset = offsetof(X86XSaveArea, avx_state),
550 .size = sizeof(XSaveAVX) },
cfc3b074
PB		 551 [XSTATE_BNDREGS_BIT] =
552 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
ee1b09f6
EH		 553 .offset = offsetof(X86XSaveArea, bndreg_state),
554 .size = sizeof(XSaveBNDREG) },
cfc3b074
PB		 555 [XSTATE_BNDCSR_BIT] =
556 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
ee1b09f6
EH		 557 .offset = offsetof(X86XSaveArea, bndcsr_state),
558 .size = sizeof(XSaveBNDCSR) },
cfc3b074
PB		 559 [XSTATE_OPMASK_BIT] =
560 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
ee1b09f6
EH		 561 .offset = offsetof(X86XSaveArea, opmask_state),
562 .size = sizeof(XSaveOpmask) },
cfc3b074
PB		 563 [XSTATE_ZMM_Hi256_BIT] =
564 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
ee1b09f6
EH		 565 .offset = offsetof(X86XSaveArea, zmm_hi256_state),
566 .size = sizeof(XSaveZMM_Hi256) },
cfc3b074
PB		 567 [XSTATE_Hi16_ZMM_BIT] =
568 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
ee1b09f6
EH		 569 .offset = offsetof(X86XSaveArea, hi16_zmm_state),
570 .size = sizeof(XSaveHi16_ZMM) },
cfc3b074
PB		 571 [XSTATE_PKRU_BIT] =
572 { .feature = FEAT_7_0_ECX, .bits = CPUID_7_0_ECX_PKU,
ee1b09f6
EH		 573 .offset = offsetof(X86XSaveArea, pkru_state),
574 .size = sizeof(XSavePKRU) },
2560f19f 575};
8e8aba50 576
8b4beddc
EH		 577const char *get_register_name_32(unsigned int reg)
578{
31ccdde2 579 if (reg >= CPU_NB_REGS32) {
8b4beddc
EH		 580 return NULL;
581 }
8e8aba50 582 return x86_reg_info_32[reg].name;
8b4beddc
EH		 583}
584
84f1b92f
EH		 585/*
586 * Returns the set of feature flags that are supported and migratable by
587 * QEMU, for a given FeatureWord.
588 */
589static uint32_t x86_cpu_get_migratable_flags(FeatureWord w)
590{
591 FeatureWordInfo *wi = &feature_word_info[w];
592 uint32_t r = 0;
593 int i;
594
595 for (i = 0; i < 32; i++) {
596 uint32_t f = 1U << i;
597 /* If the feature name is unknown, it is not supported by QEMU yet */
598 if (!wi->feat_names[i]) {
599 continue;
600 }
601 /* Skip features known to QEMU, but explicitly marked as unmigratable */
602 if (wi->unmigratable_flags & f) {
603 continue;
604 }
605 r |= f;
606 }
607 return r;
608}
609
bb44e0d1
JK		 610void host_cpuid(uint32_t function, uint32_t count,
611 uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)
bdde476a 612{
a1fd24af
AL		 613 uint32_t vec[4];
614
615#ifdef __x86_64__
616 asm volatile("cpuid"
617 : "=a"(vec[0]), "=b"(vec[1]),
618 "=c"(vec[2]), "=d"(vec[3])
619 : "0"(function), "c"(count) : "cc");
c1f41226 620#elif defined(__i386__)
a1fd24af
AL		 621 asm volatile("pusha \n\t"
622 "cpuid \n\t"
623 "mov %%eax, 0(%2) \n\t"
624 "mov %%ebx, 4(%2) \n\t"
625 "mov %%ecx, 8(%2) \n\t"
626 "mov %%edx, 12(%2) \n\t"
627 "popa"
628 : : "a"(function), "c"(count), "S"(vec)
629 : "memory", "cc");
c1f41226
EH		 630#else
631 abort();
a1fd24af
AL		 632#endif
633
bdde476a 634 if (eax)
a1fd24af 635 *eax = vec[0];
bdde476a 636 if (ebx)
a1fd24af 637 *ebx = vec[1];
bdde476a 638 if (ecx)
a1fd24af 639 *ecx = vec[2];
bdde476a 640 if (edx)
a1fd24af 641 *edx = vec[3];
bdde476a 642}
c6dc6f63
AP		 643
644#define iswhite(c) ((c) && ((c) <= ' ' || '~' < (c)))
645
646/* general substring compare of *[s1..e1) and *[s2..e2). sx is start of
647 * a substring. ex if !NULL points to the first char after a substring,
648 * otherwise the string is assumed to sized by a terminating nul.
649 * Return lexical ordering of *s1:*s2.
650 */
8f9d989c
CF		 651static int sstrcmp(const char *s1, const char *e1,
652 const char *s2, const char *e2)
c6dc6f63
AP		 653{
654 for (;;) {
655 if (!*s1 || !*s2 || *s1 != *s2)
656 return (*s1 - *s2);
657 ++s1, ++s2;
658 if (s1 == e1 && s2 == e2)
659 return (0);
660 else if (s1 == e1)
661 return (*s2);
662 else if (s2 == e2)
663 return (*s1);
664 }
665}
666
667/* compare *[s..e) to *altstr. *altstr may be a simple string or multiple
668 * '|' delimited (possibly empty) strings in which case search for a match
669 * within the alternatives proceeds left to right. Return 0 for success,
670 * non-zero otherwise.
671 */
672static int altcmp(const char *s, const char *e, const char *altstr)
673{
674 const char *p, *q;
675
676 for (q = p = altstr; ; ) {
677 while (*p && *p != '|')
678 ++p;
679 if ((q == p && !*s) || (q != p && !sstrcmp(s, e, q, p)))
680 return (0);
681 if (!*p)
682 return (1);
683 else
684 q = ++p;
685 }
686}
687
688/* search featureset for flag *[s..e), if found set corresponding bit in
e41e0fc6 689 * *pval and return true, otherwise return false
c6dc6f63 690 */
e41e0fc6
JK		 691static bool lookup_feature(uint32_t *pval, const char *s, const char *e,
692 const char **featureset)
c6dc6f63
AP		 693{
694 uint32_t mask;
695 const char **ppc;
e41e0fc6 696 bool found = false;
c6dc6f63 697
e41e0fc6 698 for (mask = 1, ppc = featureset; mask; mask <<= 1, ++ppc) {
c6dc6f63
AP		 699 if (*ppc && !altcmp(s, e, *ppc)) {
700 *pval |= mask;
e41e0fc6 701 found = true;
c6dc6f63 702 }
e41e0fc6
JK		 703 }
704 return found;
c6dc6f63
AP		 705}
706
5ef57876 707static void add_flagname_to_bitmaps(const char *flagname,
c00c94ab
EH		 708 FeatureWordArray words,
709 Error **errp)
c6dc6f63 710{
5ef57876
EH		 711 FeatureWord w;
712 for (w = 0; w < FEATURE_WORDS; w++) {
713 FeatureWordInfo *wi = &feature_word_info[w];
714 if (wi->feat_names &&
715 lookup_feature(&words[w], flagname, NULL, wi->feat_names)) {
716 break;
717 }
718 }
719 if (w == FEATURE_WORDS) {
c00c94ab 720 error_setg(errp, "CPU feature %s not found", flagname);
5ef57876 721 }
c6dc6f63
AP		 722}
723
d940ee9b
EH		 724/* CPU class name definitions: */
725
726#define X86_CPU_TYPE_SUFFIX "-" TYPE_X86_CPU
727#define X86_CPU_TYPE_NAME(name) (name X86_CPU_TYPE_SUFFIX)
728
729/* Return type name for a given CPU model name
730 * Caller is responsible for freeing the returned string.
731 */
732static char *x86_cpu_type_name(const char *model_name)
733{
734 return g_strdup_printf(X86_CPU_TYPE_NAME("%s"), model_name);
735}
736
500050d1
AF		 737static ObjectClass *x86_cpu_class_by_name(const char *cpu_model)
738{
d940ee9b
EH		 739 ObjectClass *oc;
740 char *typename;
741
500050d1
AF		 742 if (cpu_model == NULL) {
743 return NULL;
744 }
745
d940ee9b
EH		 746 typename = x86_cpu_type_name(cpu_model);
747 oc = object_class_by_name(typename);
748 g_free(typename);
749 return oc;
500050d1
AF		 750}
751
104494ea
IM		 752static char *x86_cpu_class_get_model_name(X86CPUClass *cc)
753{
754 const char *class_name = object_class_get_name(OBJECT_CLASS(cc));
755 assert(g_str_has_suffix(class_name, X86_CPU_TYPE_SUFFIX));
756 return g_strndup(class_name,
757 strlen(class_name) - strlen(X86_CPU_TYPE_SUFFIX));
758}
759
d940ee9b 760struct X86CPUDefinition {
c6dc6f63
AP		 761 const char *name;
762 uint32_t level;
90e4b0c3 763 uint32_t xlevel;
99b88a17
IM		 764 /* vendor is zero-terminated, 12 character ASCII string */
765 char vendor[CPUID_VENDOR_SZ + 1];
c6dc6f63
AP		 766 int family;
767 int model;
768 int stepping;
0514ef2f 769 FeatureWordArray features;
c6dc6f63 770 char model_id[48];
d940ee9b 771};
c6dc6f63 772
9576de75 773static X86CPUDefinition builtin_x86_defs[] = {
c6dc6f63
AP		 774 {
775 .name = "qemu64",
3046bb5d 776 .level = 0xd,
99b88a17 777 .vendor = CPUID_VENDOR_AMD,
c6dc6f63 778 .family = 6,
f8e6a11a 779 .model = 6,
c6dc6f63 780 .stepping = 3,
0514ef2f 781 .features[FEAT_1_EDX] =
27861ecc 782 PPRO_FEATURES |
c6dc6f63 783 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
c6dc6f63 784 CPUID_PSE36,
0514ef2f 785 .features[FEAT_1_ECX] =
6aa91e4a 786 CPUID_EXT_SSE3 | CPUID_EXT_CX16,
0514ef2f 787 .features[FEAT_8000_0001_EDX] =
c6dc6f63 788 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
0514ef2f 789 .features[FEAT_8000_0001_ECX] =
71195672 790 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM,
c6dc6f63 791 .xlevel = 0x8000000A,
9cf2cc3d 792 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
c6dc6f63
AP		 793 },
794 {
795 .name = "phenom",
796 .level = 5,
99b88a17 797 .vendor = CPUID_VENDOR_AMD,
c6dc6f63
AP		 798 .family = 16,
799 .model = 2,
800 .stepping = 3,
b9fc20bc 801 /* Missing: CPUID_HT */
0514ef2f 802 .features[FEAT_1_EDX] =
27861ecc 803 PPRO_FEATURES |
c6dc6f63 804 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
b9fc20bc 805 CPUID_PSE36 | CPUID_VME,
0514ef2f 806 .features[FEAT_1_ECX] =
27861ecc 807 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_CX16 |
c6dc6f63 808 CPUID_EXT_POPCNT,
0514ef2f 809 .features[FEAT_8000_0001_EDX] =
c6dc6f63
AP		 810 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX |
811 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_MMXEXT |
8560efed 812 CPUID_EXT2_FFXSR | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP,
c6dc6f63
AP		 813 /* Missing: CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
814 CPUID_EXT3_CR8LEG,
815 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
816 CPUID_EXT3_OSVW, CPUID_EXT3_IBS */
0514ef2f 817 .features[FEAT_8000_0001_ECX] =
27861ecc 818 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
c6dc6f63 819 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
b9fc20bc 820 /* Missing: CPUID_SVM_LBRV */
0514ef2f 821 .features[FEAT_SVM] =
b9fc20bc 822 CPUID_SVM_NPT,
c6dc6f63
AP		 823 .xlevel = 0x8000001A,
824 .model_id = "AMD Phenom(tm) 9550 Quad-Core Processor"
825 },
826 {
827 .name = "core2duo",
828 .level = 10,
99b88a17 829 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 830 .family = 6,
831 .model = 15,
832 .stepping = 11,
b9fc20bc 833 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
0514ef2f 834 .features[FEAT_1_EDX] =
27861ecc 835 PPRO_FEATURES |
c6dc6f63 836 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
b9fc20bc
EH		 837 CPUID_PSE36 | CPUID_VME | CPUID_ACPI | CPUID_SS,
838 /* Missing: CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_EST,
e93abc14 839 * CPUID_EXT_TM2, CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_VMX */
0514ef2f 840 .features[FEAT_1_ECX] =
27861ecc 841 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
e93abc14 842 CPUID_EXT_CX16,
0514ef2f 843 .features[FEAT_8000_0001_EDX] =
27861ecc 844 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
0514ef2f 845 .features[FEAT_8000_0001_ECX] =
27861ecc 846 CPUID_EXT3_LAHF_LM,
c6dc6f63
AP		 847 .xlevel = 0x80000008,
848 .model_id = "Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz",
849 },
850 {
851 .name = "kvm64",
3046bb5d 852 .level = 0xd,
99b88a17 853 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 854 .family = 15,
855 .model = 6,
856 .stepping = 1,
b3a4f0b1 857 /* Missing: CPUID_HT */
0514ef2f 858 .features[FEAT_1_EDX] =
b3a4f0b1 859 PPRO_FEATURES | CPUID_VME |
c6dc6f63
AP		 860 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
861 CPUID_PSE36,
862 /* Missing: CPUID_EXT_POPCNT, CPUID_EXT_MONITOR */
0514ef2f 863 .features[FEAT_1_ECX] =
27861ecc 864 CPUID_EXT_SSE3 | CPUID_EXT_CX16,
c6dc6f63 865 /* Missing: CPUID_EXT2_PDPE1GB, CPUID_EXT2_RDTSCP */
0514ef2f 866 .features[FEAT_8000_0001_EDX] =
c6dc6f63
AP		 867 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
868 /* Missing: CPUID_EXT3_LAHF_LM, CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
869 CPUID_EXT3_CR8LEG, CPUID_EXT3_ABM, CPUID_EXT3_SSE4A,
870 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
871 CPUID_EXT3_OSVW, CPUID_EXT3_IBS, CPUID_EXT3_SVM */
0514ef2f 872 .features[FEAT_8000_0001_ECX] =
27861ecc 873 0,
c6dc6f63
AP		 874 .xlevel = 0x80000008,
875 .model_id = "Common KVM processor"
876 },
c6dc6f63
AP		 877 {
878 .name = "qemu32",
879 .level = 4,
99b88a17 880 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63 881 .family = 6,
f8e6a11a 882 .model = 6,
c6dc6f63 883 .stepping = 3,
0514ef2f 884 .features[FEAT_1_EDX] =
27861ecc 885 PPRO_FEATURES,
0514ef2f 886 .features[FEAT_1_ECX] =
6aa91e4a 887 CPUID_EXT_SSE3,
58012d66 888 .xlevel = 0x80000004,
9cf2cc3d 889 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
c6dc6f63 890 },
eafaf1e5
AP		 891 {
892 .name = "kvm32",
893 .level = 5,
99b88a17 894 .vendor = CPUID_VENDOR_INTEL,
eafaf1e5
AP		 895 .family = 15,
896 .model = 6,
897 .stepping = 1,
0514ef2f 898 .features[FEAT_1_EDX] =
b3a4f0b1 899 PPRO_FEATURES | CPUID_VME |
eafaf1e5 900 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_PSE36,
0514ef2f 901 .features[FEAT_1_ECX] =
27861ecc 902 CPUID_EXT_SSE3,
0514ef2f 903 .features[FEAT_8000_0001_ECX] =
27861ecc 904 0,
eafaf1e5
AP		 905 .xlevel = 0x80000008,
906 .model_id = "Common 32-bit KVM processor"
907 },
c6dc6f63
AP		 908 {
909 .name = "coreduo",
910 .level = 10,
99b88a17 911 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 912 .family = 6,
913 .model = 14,
914 .stepping = 8,
b9fc20bc 915 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
0514ef2f 916 .features[FEAT_1_EDX] =
27861ecc 917 PPRO_FEATURES | CPUID_VME |
b9fc20bc
EH		 918 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_ACPI |
919 CPUID_SS,
920 /* Missing: CPUID_EXT_EST, CPUID_EXT_TM2 , CPUID_EXT_XTPR,
e93abc14 921 * CPUID_EXT_PDCM, CPUID_EXT_VMX */
0514ef2f 922 .features[FEAT_1_ECX] =
e93abc14 923 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR,
0514ef2f 924 .features[FEAT_8000_0001_EDX] =
27861ecc 925 CPUID_EXT2_NX,
c6dc6f63
AP		 926 .xlevel = 0x80000008,
927 .model_id = "Genuine Intel(R) CPU T2600 @ 2.16GHz",
928 },
929 {
930 .name = "486",
58012d66 931 .level = 1,
99b88a17 932 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63 933 .family = 4,
b2a856d9 934 .model = 8,
c6dc6f63 935 .stepping = 0,
0514ef2f 936 .features[FEAT_1_EDX] =
27861ecc 937 I486_FEATURES,
c6dc6f63
AP		 938 .xlevel = 0,
939 },
940 {
941 .name = "pentium",
942 .level = 1,
99b88a17 943 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 944 .family = 5,
945 .model = 4,
946 .stepping = 3,
0514ef2f 947 .features[FEAT_1_EDX] =
27861ecc 948 PENTIUM_FEATURES,
c6dc6f63
AP		 949 .xlevel = 0,
950 },
951 {
952 .name = "pentium2",
953 .level = 2,
99b88a17 954 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 955 .family = 6,
956 .model = 5,
957 .stepping = 2,
0514ef2f 958 .features[FEAT_1_EDX] =
27861ecc 959 PENTIUM2_FEATURES,
c6dc6f63
AP		 960 .xlevel = 0,
961 },
962 {
963 .name = "pentium3",
3046bb5d 964 .level = 3,
99b88a17 965 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 966 .family = 6,
967 .model = 7,
968 .stepping = 3,
0514ef2f 969 .features[FEAT_1_EDX] =
27861ecc 970 PENTIUM3_FEATURES,
c6dc6f63
AP		 971 .xlevel = 0,
972 },
973 {
974 .name = "athlon",
975 .level = 2,
99b88a17 976 .vendor = CPUID_VENDOR_AMD,
c6dc6f63
AP		 977 .family = 6,
978 .model = 2,
979 .stepping = 3,
0514ef2f 980 .features[FEAT_1_EDX] =
27861ecc 981 PPRO_FEATURES | CPUID_PSE36 | CPUID_VME | CPUID_MTRR |
60032ac0 982 CPUID_MCA,
0514ef2f 983 .features[FEAT_8000_0001_EDX] =
60032ac0 984 CPUID_EXT2_MMXEXT | CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT,
c6dc6f63 985 .xlevel = 0x80000008,
9cf2cc3d 986 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
c6dc6f63
AP		 987 },
988 {
989 .name = "n270",
3046bb5d 990 .level = 10,
99b88a17 991 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 992 .family = 6,
993 .model = 28,
994 .stepping = 2,
b9fc20bc 995 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
0514ef2f 996 .features[FEAT_1_EDX] =
27861ecc 997 PPRO_FEATURES |
b9fc20bc
EH		 998 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_VME |
999 CPUID_ACPI | CPUID_SS,
c6dc6f63 1000 /* Some CPUs got no CPUID_SEP */
b9fc20bc
EH		 1001 /* Missing: CPUID_EXT_DSCPL, CPUID_EXT_EST, CPUID_EXT_TM2,
1002 * CPUID_EXT_XTPR */
0514ef2f 1003 .features[FEAT_1_ECX] =
27861ecc 1004 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
4458c236 1005 CPUID_EXT_MOVBE,
0514ef2f 1006 .features[FEAT_8000_0001_EDX] =
60032ac0 1007 CPUID_EXT2_NX,
0514ef2f 1008 .features[FEAT_8000_0001_ECX] =
27861ecc 1009 CPUID_EXT3_LAHF_LM,
3046bb5d 1010 .xlevel = 0x80000008,
c6dc6f63
AP		 1011 .model_id = "Intel(R) Atom(TM) CPU N270 @ 1.60GHz",
1012 },
3eca4642
EH		 1013 {
1014 .name = "Conroe",
3046bb5d 1015 .level = 10,
99b88a17 1016 .vendor = CPUID_VENDOR_INTEL,
3eca4642 1017 .family = 6,
ffce9ebb 1018 .model = 15,
3eca4642 1019 .stepping = 3,
0514ef2f 1020 .features[FEAT_1_EDX] =
b3a4f0b1 1021 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1022 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1023 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1024 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1025 CPUID_DE | CPUID_FP87,
0514ef2f 1026 .features[FEAT_1_ECX] =
27861ecc 1027 CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
0514ef2f 1028 .features[FEAT_8000_0001_EDX] =
27861ecc 1029 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
0514ef2f 1030 .features[FEAT_8000_0001_ECX] =
27861ecc 1031 CPUID_EXT3_LAHF_LM,
3046bb5d 1032 .xlevel = 0x80000008,
3eca4642
EH		 1033 .model_id = "Intel Celeron_4x0 (Conroe/Merom Class Core 2)",
1034 },
1035 {
1036 .name = "Penryn",
3046bb5d 1037 .level = 10,
99b88a17 1038 .vendor = CPUID_VENDOR_INTEL,
3eca4642 1039 .family = 6,
ffce9ebb 1040 .model = 23,
3eca4642 1041 .stepping = 3,
0514ef2f 1042 .features[FEAT_1_EDX] =
b3a4f0b1 1043 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1044 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1045 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1046 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1047 CPUID_DE | CPUID_FP87,
0514ef2f 1048 .features[FEAT_1_ECX] =
27861ecc 1049 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
b3fb3a20 1050 CPUID_EXT_SSE3,
0514ef2f 1051 .features[FEAT_8000_0001_EDX] =
27861ecc 1052 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
0514ef2f 1053 .features[FEAT_8000_0001_ECX] =
27861ecc 1054 CPUID_EXT3_LAHF_LM,
3046bb5d 1055 .xlevel = 0x80000008,
3eca4642
EH		 1056 .model_id = "Intel Core 2 Duo P9xxx (Penryn Class Core 2)",
1057 },
1058 {
1059 .name = "Nehalem",
3046bb5d 1060 .level = 11,
99b88a17 1061 .vendor = CPUID_VENDOR_INTEL,
3eca4642 1062 .family = 6,
ffce9ebb 1063 .model = 26,
3eca4642 1064 .stepping = 3,
0514ef2f 1065 .features[FEAT_1_EDX] =
b3a4f0b1 1066 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1067 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1068 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1069 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1070 CPUID_DE | CPUID_FP87,
0514ef2f 1071 .features[FEAT_1_ECX] =
27861ecc 1072 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
b3fb3a20 1073 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
0514ef2f 1074 .features[FEAT_8000_0001_EDX] =
27861ecc 1075 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
0514ef2f 1076 .features[FEAT_8000_0001_ECX] =
27861ecc 1077 CPUID_EXT3_LAHF_LM,
3046bb5d 1078 .xlevel = 0x80000008,
3eca4642
EH		 1079 .model_id = "Intel Core i7 9xx (Nehalem Class Core i7)",
1080 },
1081 {
1082 .name = "Westmere",
1083 .level = 11,
99b88a17 1084 .vendor = CPUID_VENDOR_INTEL,
3eca4642
EH		 1085 .family = 6,
1086 .model = 44,
1087 .stepping = 1,
0514ef2f 1088 .features[FEAT_1_EDX] =
b3a4f0b1 1089 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1090 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1091 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1092 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1093 CPUID_DE | CPUID_FP87,
0514ef2f 1094 .features[FEAT_1_ECX] =
27861ecc 1095 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
b3fb3a20
EH		 1096 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1097 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
0514ef2f 1098 .features[FEAT_8000_0001_EDX] =
27861ecc 1099 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
0514ef2f 1100 .features[FEAT_8000_0001_ECX] =
27861ecc 1101 CPUID_EXT3_LAHF_LM,
28b8e4d0
JK		 1102 .features[FEAT_6_EAX] =
1103 CPUID_6_EAX_ARAT,
3046bb5d 1104 .xlevel = 0x80000008,
3eca4642
EH		 1105 .model_id = "Westmere E56xx/L56xx/X56xx (Nehalem-C)",
1106 },
1107 {
1108 .name = "SandyBridge",
1109 .level = 0xd,
99b88a17 1110 .vendor = CPUID_VENDOR_INTEL,
3eca4642
EH		 1111 .family = 6,
1112 .model = 42,
1113 .stepping = 1,
0514ef2f 1114 .features[FEAT_1_EDX] =
b3a4f0b1 1115 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1116 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1117 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1118 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1119 CPUID_DE | CPUID_FP87,
0514ef2f 1120 .features[FEAT_1_ECX] =
27861ecc 1121 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
b3fb3a20
EH		 1122 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1123 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1124 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1125 CPUID_EXT_SSE3,
0514ef2f 1126 .features[FEAT_8000_0001_EDX] =
27861ecc 1127 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
b3fb3a20 1128 CPUID_EXT2_SYSCALL,
0514ef2f 1129 .features[FEAT_8000_0001_ECX] =
27861ecc 1130 CPUID_EXT3_LAHF_LM,
0bb0b2d2
PB		 1131 .features[FEAT_XSAVE] =
1132 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1133 .features[FEAT_6_EAX] =
1134 CPUID_6_EAX_ARAT,
3046bb5d 1135 .xlevel = 0x80000008,
3eca4642
EH		 1136 .model_id = "Intel Xeon E312xx (Sandy Bridge)",
1137 },
2f9ac42a
PB		 1138 {
1139 .name = "IvyBridge",
1140 .level = 0xd,
1141 .vendor = CPUID_VENDOR_INTEL,
1142 .family = 6,
1143 .model = 58,
1144 .stepping = 9,
1145 .features[FEAT_1_EDX] =
1146 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1147 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1148 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1149 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1150 CPUID_DE | CPUID_FP87,
1151 .features[FEAT_1_ECX] =
1152 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1153 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1154 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1155 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1156 CPUID_EXT_SSE3 | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1157 .features[FEAT_7_0_EBX] =
1158 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_SMEP |
1159 CPUID_7_0_EBX_ERMS,
1160 .features[FEAT_8000_0001_EDX] =
1161 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1162 CPUID_EXT2_SYSCALL,
1163 .features[FEAT_8000_0001_ECX] =
1164 CPUID_EXT3_LAHF_LM,
1165 .features[FEAT_XSAVE] =
1166 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1167 .features[FEAT_6_EAX] =
1168 CPUID_6_EAX_ARAT,
3046bb5d 1169 .xlevel = 0x80000008,
2f9ac42a
PB		 1170 .model_id = "Intel Xeon E3-12xx v2 (Ivy Bridge)",
1171 },
37507094 1172 {
a356850b
EH		 1173 .name = "Haswell-noTSX",
1174 .level = 0xd,
1175 .vendor = CPUID_VENDOR_INTEL,
1176 .family = 6,
1177 .model = 60,
1178 .stepping = 1,
1179 .features[FEAT_1_EDX] =
1180 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1181 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1182 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1183 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1184 CPUID_DE | CPUID_FP87,
1185 .features[FEAT_1_ECX] =
1186 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1187 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1188 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1189 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1190 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1191 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1192 .features[FEAT_8000_0001_EDX] =
1193 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1194 CPUID_EXT2_SYSCALL,
1195 .features[FEAT_8000_0001_ECX] =
becb6667 1196 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
a356850b
EH		 1197 .features[FEAT_7_0_EBX] =
1198 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1199 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1200 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID,
1201 .features[FEAT_XSAVE] =
1202 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1203 .features[FEAT_6_EAX] =
1204 CPUID_6_EAX_ARAT,
3046bb5d 1205 .xlevel = 0x80000008,
a356850b
EH		 1206 .model_id = "Intel Core Processor (Haswell, no TSX)",
1207 }, {
37507094
EH		 1208 .name = "Haswell",
1209 .level = 0xd,
99b88a17 1210 .vendor = CPUID_VENDOR_INTEL,
37507094
EH		 1211 .family = 6,
1212 .model = 60,
1213 .stepping = 1,
0514ef2f 1214 .features[FEAT_1_EDX] =
b3a4f0b1 1215 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1216 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1217 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1218 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1219 CPUID_DE | CPUID_FP87,
0514ef2f 1220 .features[FEAT_1_ECX] =
27861ecc 1221 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
b3fb3a20
EH		 1222 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1223 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1224 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1225 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
78a611f1 1226 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
0514ef2f 1227 .features[FEAT_8000_0001_EDX] =
27861ecc 1228 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
b3fb3a20 1229 CPUID_EXT2_SYSCALL,
0514ef2f 1230 .features[FEAT_8000_0001_ECX] =
becb6667 1231 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
0514ef2f 1232 .features[FEAT_7_0_EBX] =
27861ecc 1233 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1ee91598
EH		 1234 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1235 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1236 CPUID_7_0_EBX_RTM,
0bb0b2d2
PB		 1237 .features[FEAT_XSAVE] =
1238 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1239 .features[FEAT_6_EAX] =
1240 CPUID_6_EAX_ARAT,
3046bb5d 1241 .xlevel = 0x80000008,
37507094
EH		 1242 .model_id = "Intel Core Processor (Haswell)",
1243 },
a356850b
EH		 1244 {
1245 .name = "Broadwell-noTSX",
1246 .level = 0xd,
1247 .vendor = CPUID_VENDOR_INTEL,
1248 .family = 6,
1249 .model = 61,
1250 .stepping = 2,
1251 .features[FEAT_1_EDX] =
1252 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1253 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1254 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1255 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1256 CPUID_DE | CPUID_FP87,
1257 .features[FEAT_1_ECX] =
1258 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1259 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1260 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1261 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1262 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1263 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1264 .features[FEAT_8000_0001_EDX] =
1265 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1266 CPUID_EXT2_SYSCALL,
1267 .features[FEAT_8000_0001_ECX] =
becb6667 1268 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
a356850b
EH		 1269 .features[FEAT_7_0_EBX] =
1270 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1271 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1272 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1273 CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
1274 CPUID_7_0_EBX_SMAP,
1275 .features[FEAT_XSAVE] =
1276 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1277 .features[FEAT_6_EAX] =
1278 CPUID_6_EAX_ARAT,
3046bb5d 1279 .xlevel = 0x80000008,
a356850b
EH		 1280 .model_id = "Intel Core Processor (Broadwell, no TSX)",
1281 },
ece01354
EH		 1282 {
1283 .name = "Broadwell",
1284 .level = 0xd,
1285 .vendor = CPUID_VENDOR_INTEL,
1286 .family = 6,
1287 .model = 61,
1288 .stepping = 2,
1289 .features[FEAT_1_EDX] =
b3a4f0b1 1290 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
ece01354
EH		 1291 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1292 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1293 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1294 CPUID_DE | CPUID_FP87,
1295 .features[FEAT_1_ECX] =
1296 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1297 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1298 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1299 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1300 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
78a611f1 1301 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
ece01354
EH		 1302 .features[FEAT_8000_0001_EDX] =
1303 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1304 CPUID_EXT2_SYSCALL,
1305 .features[FEAT_8000_0001_ECX] =
becb6667 1306 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
ece01354
EH		 1307 .features[FEAT_7_0_EBX] =
1308 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1ee91598 1309 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
ece01354 1310 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1ee91598 1311 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
ece01354 1312 CPUID_7_0_EBX_SMAP,
0bb0b2d2
PB		 1313 .features[FEAT_XSAVE] =
1314 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1315 .features[FEAT_6_EAX] =
1316 CPUID_6_EAX_ARAT,
3046bb5d 1317 .xlevel = 0x80000008,
ece01354
EH		 1318 .model_id = "Intel Core Processor (Broadwell)",
1319 },
f6f949e9
EH		 1320 {
1321 .name = "Skylake-Client",
1322 .level = 0xd,
1323 .vendor = CPUID_VENDOR_INTEL,
1324 .family = 6,
1325 .model = 94,
1326 .stepping = 3,
1327 .features[FEAT_1_EDX] =
1328 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1329 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1330 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1331 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1332 CPUID_DE | CPUID_FP87,
1333 .features[FEAT_1_ECX] =
1334 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1335 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1336 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1337 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1338 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1339 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1340 .features[FEAT_8000_0001_EDX] =
1341 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1342 CPUID_EXT2_SYSCALL,
1343 .features[FEAT_8000_0001_ECX] =
1344 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
1345 .features[FEAT_7_0_EBX] =
1346 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1347 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1348 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1349 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
1350 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX,
1351 /* Missing: XSAVES (not supported by some Linux versions,
1352 * including v4.1 to v4.6).
1353 * KVM doesn't yet expose any XSAVES state save component,
1354 * and the only one defined in Skylake (processor tracing)
1355 * probably will block migration anyway.
1356 */
1357 .features[FEAT_XSAVE] =
1358 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
1359 CPUID_XSAVE_XGETBV1,
1360 .features[FEAT_6_EAX] =
1361 CPUID_6_EAX_ARAT,
1362 .xlevel = 0x80000008,
1363 .model_id = "Intel Core Processor (Skylake)",
1364 },
3eca4642
EH		 1365 {
1366 .name = "Opteron_G1",
1367 .level = 5,
99b88a17 1368 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 1369 .family = 15,
1370 .model = 6,
1371 .stepping = 1,
0514ef2f 1372 .features[FEAT_1_EDX] =
b3a4f0b1 1373 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1374 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1375 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1376 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1377 CPUID_DE | CPUID_FP87,
0514ef2f 1378 .features[FEAT_1_ECX] =
27861ecc 1379 CPUID_EXT_SSE3,
0514ef2f 1380 .features[FEAT_8000_0001_EDX] =
27861ecc 1381 CPUID_EXT2_LM | CPUID_EXT2_FXSR | CPUID_EXT2_MMX |
b3fb3a20
EH		 1382 CPUID_EXT2_NX | CPUID_EXT2_PSE36 | CPUID_EXT2_PAT |
1383 CPUID_EXT2_CMOV | CPUID_EXT2_MCA | CPUID_EXT2_PGE |
1384 CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL | CPUID_EXT2_APIC |
1385 CPUID_EXT2_CX8 | CPUID_EXT2_MCE | CPUID_EXT2_PAE | CPUID_EXT2_MSR |
1386 CPUID_EXT2_TSC | CPUID_EXT2_PSE | CPUID_EXT2_DE | CPUID_EXT2_FPU,
3eca4642
EH		 1387 .xlevel = 0x80000008,
1388 .model_id = "AMD Opteron 240 (Gen 1 Class Opteron)",
1389 },
1390 {
1391 .name = "Opteron_G2",
1392 .level = 5,
99b88a17 1393 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 1394 .family = 15,
1395 .model = 6,
1396 .stepping = 1,
0514ef2f 1397 .features[FEAT_1_EDX] =
b3a4f0b1 1398 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1399 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1400 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1401 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1402 CPUID_DE | CPUID_FP87,
0514ef2f 1403 .features[FEAT_1_ECX] =
27861ecc 1404 CPUID_EXT_CX16 | CPUID_EXT_SSE3,
33b5e8c0 1405 /* Missing: CPUID_EXT2_RDTSCP */
0514ef2f 1406 .features[FEAT_8000_0001_EDX] =
33b5e8c0 1407 CPUID_EXT2_LM | CPUID_EXT2_FXSR |
b3fb3a20
EH		 1408 CPUID_EXT2_MMX | CPUID_EXT2_NX | CPUID_EXT2_PSE36 |
1409 CPUID_EXT2_PAT | CPUID_EXT2_CMOV | CPUID_EXT2_MCA |
1410 CPUID_EXT2_PGE | CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL |
1411 CPUID_EXT2_APIC | CPUID_EXT2_CX8 | CPUID_EXT2_MCE |
1412 CPUID_EXT2_PAE | CPUID_EXT2_MSR | CPUID_EXT2_TSC | CPUID_EXT2_PSE |
1413 CPUID_EXT2_DE | CPUID_EXT2_FPU,
0514ef2f 1414 .features[FEAT_8000_0001_ECX] =
27861ecc 1415 CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
3eca4642
EH		 1416 .xlevel = 0x80000008,
1417 .model_id = "AMD Opteron 22xx (Gen 2 Class Opteron)",
1418 },
1419 {
1420 .name = "Opteron_G3",
1421 .level = 5,
99b88a17 1422 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 1423 .family = 15,
1424 .model = 6,
1425 .stepping = 1,
0514ef2f 1426 .features[FEAT_1_EDX] =
b3a4f0b1 1427 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1428 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1429 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1430 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1431 CPUID_DE | CPUID_FP87,
0514ef2f 1432 .features[FEAT_1_ECX] =
27861ecc 1433 CPUID_EXT_POPCNT | CPUID_EXT_CX16 | CPUID_EXT_MONITOR |
b3fb3a20 1434 CPUID_EXT_SSE3,
33b5e8c0 1435 /* Missing: CPUID_EXT2_RDTSCP */
0514ef2f 1436 .features[FEAT_8000_0001_EDX] =
33b5e8c0 1437 CPUID_EXT2_LM | CPUID_EXT2_FXSR |
b3fb3a20
EH		 1438 CPUID_EXT2_MMX | CPUID_EXT2_NX | CPUID_EXT2_PSE36 |
1439 CPUID_EXT2_PAT | CPUID_EXT2_CMOV | CPUID_EXT2_MCA |
1440 CPUID_EXT2_PGE | CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL |
1441 CPUID_EXT2_APIC | CPUID_EXT2_CX8 | CPUID_EXT2_MCE |
1442 CPUID_EXT2_PAE | CPUID_EXT2_MSR | CPUID_EXT2_TSC | CPUID_EXT2_PSE |
1443 CPUID_EXT2_DE | CPUID_EXT2_FPU,
0514ef2f 1444 .features[FEAT_8000_0001_ECX] =
27861ecc 1445 CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A |
b3fb3a20 1446 CPUID_EXT3_ABM | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
3eca4642
EH		 1447 .xlevel = 0x80000008,
1448 .model_id = "AMD Opteron 23xx (Gen 3 Class Opteron)",
1449 },
1450 {
1451 .name = "Opteron_G4",
1452 .level = 0xd,
99b88a17 1453 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 1454 .family = 21,
1455 .model = 1,
1456 .stepping = 2,
0514ef2f 1457 .features[FEAT_1_EDX] =
b3a4f0b1 1458 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1459 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1460 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1461 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1462 CPUID_DE | CPUID_FP87,
0514ef2f 1463 .features[FEAT_1_ECX] =
27861ecc 1464 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
b3fb3a20
EH		 1465 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1466 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1467 CPUID_EXT_SSE3,
33b5e8c0 1468 /* Missing: CPUID_EXT2_RDTSCP */
0514ef2f 1469 .features[FEAT_8000_0001_EDX] =
33b5e8c0 1470 CPUID_EXT2_LM |
b3fb3a20
EH		 1471 CPUID_EXT2_PDPE1GB | CPUID_EXT2_FXSR | CPUID_EXT2_MMX |
1472 CPUID_EXT2_NX | CPUID_EXT2_PSE36 | CPUID_EXT2_PAT |
1473 CPUID_EXT2_CMOV | CPUID_EXT2_MCA | CPUID_EXT2_PGE |
1474 CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL | CPUID_EXT2_APIC |
1475 CPUID_EXT2_CX8 | CPUID_EXT2_MCE | CPUID_EXT2_PAE | CPUID_EXT2_MSR |
1476 CPUID_EXT2_TSC | CPUID_EXT2_PSE | CPUID_EXT2_DE | CPUID_EXT2_FPU,
0514ef2f 1477 .features[FEAT_8000_0001_ECX] =
27861ecc 1478 CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
b3fb3a20
EH		 1479 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
1480 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
1481 CPUID_EXT3_LAHF_LM,
0bb0b2d2 1482 /* no xsaveopt! */
3eca4642
EH		 1483 .xlevel = 0x8000001A,
1484 .model_id = "AMD Opteron 62xx class CPU",
1485 },
021941b9
AP		 1486 {
1487 .name = "Opteron_G5",
1488 .level = 0xd,
99b88a17 1489 .vendor = CPUID_VENDOR_AMD,
021941b9
AP		 1490 .family = 21,
1491 .model = 2,
1492 .stepping = 0,
0514ef2f 1493 .features[FEAT_1_EDX] =
b3a4f0b1 1494 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1495 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1496 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1497 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1498 CPUID_DE | CPUID_FP87,
0514ef2f 1499 .features[FEAT_1_ECX] =
27861ecc 1500 CPUID_EXT_F16C | CPUID_EXT_AVX | CPUID_EXT_XSAVE |
b3fb3a20
EH		 1501 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
1502 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_FMA |
1503 CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
33b5e8c0 1504 /* Missing: CPUID_EXT2_RDTSCP */
0514ef2f 1505 .features[FEAT_8000_0001_EDX] =
33b5e8c0 1506 CPUID_EXT2_LM |
b3fb3a20
EH		 1507 CPUID_EXT2_PDPE1GB | CPUID_EXT2_FXSR | CPUID_EXT2_MMX |
1508 CPUID_EXT2_NX | CPUID_EXT2_PSE36 | CPUID_EXT2_PAT |
1509 CPUID_EXT2_CMOV | CPUID_EXT2_MCA | CPUID_EXT2_PGE |
1510 CPUID_EXT2_MTRR | CPUID_EXT2_SYSCALL | CPUID_EXT2_APIC |
1511 CPUID_EXT2_CX8 | CPUID_EXT2_MCE | CPUID_EXT2_PAE | CPUID_EXT2_MSR |
1512 CPUID_EXT2_TSC | CPUID_EXT2_PSE | CPUID_EXT2_DE | CPUID_EXT2_FPU,
0514ef2f 1513 .features[FEAT_8000_0001_ECX] =
27861ecc 1514 CPUID_EXT3_TBM | CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
b3fb3a20
EH		 1515 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
1516 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
1517 CPUID_EXT3_LAHF_LM,
0bb0b2d2 1518 /* no xsaveopt! */
021941b9
AP		 1519 .xlevel = 0x8000001A,
1520 .model_id = "AMD Opteron 63xx class CPU",
1521 },
c6dc6f63
AP		 1522};
1523
5114e842
EH		 1524typedef struct PropValue {
1525 const char *prop, *value;
1526} PropValue;
1527
1528/* KVM-specific features that are automatically added/removed
1529 * from all CPU models when KVM is enabled.
1530 */
1531static PropValue kvm_default_props[] = {
1532 { "kvmclock", "on" },
1533 { "kvm-nopiodelay", "on" },
1534 { "kvm-asyncpf", "on" },
1535 { "kvm-steal-time", "on" },
1536 { "kvm-pv-eoi", "on" },
1537 { "kvmclock-stable-bit", "on" },
1538 { "x2apic", "on" },
1539 { "acpi", "off" },
1540 { "monitor", "off" },
1541 { "svm", "off" },
1542 { NULL, NULL },
1543};
1544
1545void x86_cpu_change_kvm_default(const char *prop, const char *value)
1546{
1547 PropValue *pv;
1548 for (pv = kvm_default_props; pv->prop; pv++) {
1549 if (!strcmp(pv->prop, prop)) {
1550 pv->value = value;
1551 break;
1552 }
1553 }
1554
1555 /* It is valid to call this function only for properties that
1556 * are already present in the kvm_default_props table.
1557 */
1558 assert(pv->prop);
1559}
1560
4d1b279b
EH		 1561static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
1562 bool migratable_only);
1563
d940ee9b
EH		 1564#ifdef CONFIG_KVM
1565
40bfe48f
HZ		 1566static bool lmce_supported(void)
1567{
1568 uint64_t mce_cap;
1569
1570 if (kvm_ioctl(kvm_state, KVM_X86_GET_MCE_CAP_SUPPORTED, &mce_cap) < 0) {
1571 return false;
1572 }
1573
1574 return !!(mce_cap & MCG_LMCE_P);
1575}
1576
c6dc6f63
AP		 1577static int cpu_x86_fill_model_id(char *str)
1578{
1579 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
1580 int i;
1581
1582 for (i = 0; i < 3; i++) {
1583 host_cpuid(0x80000002 + i, 0, &eax, &ebx, &ecx, &edx);
1584 memcpy(str + i * 16 + 0, &eax, 4);
1585 memcpy(str + i * 16 + 4, &ebx, 4);
1586 memcpy(str + i * 16 + 8, &ecx, 4);
1587 memcpy(str + i * 16 + 12, &edx, 4);
1588 }
1589 return 0;
1590}
1591
d940ee9b
EH		 1592static X86CPUDefinition host_cpudef;
1593
84f1b92f 1594static Property host_x86_cpu_properties[] = {
120eee7d 1595 DEFINE_PROP_BOOL("migratable", X86CPU, migratable, true),
e265e3e4 1596 DEFINE_PROP_BOOL("host-cache-info", X86CPU, cache_info_passthrough, false),
84f1b92f
EH		 1597 DEFINE_PROP_END_OF_LIST()
1598};
1599
d940ee9b 1600/* class_init for the "host" CPU model
6e746f30 1601 *
d940ee9b 1602 * This function may be called before KVM is initialized.
6e746f30 1603 */
d940ee9b 1604static void host_x86_cpu_class_init(ObjectClass *oc, void *data)
c6dc6f63 1605{
84f1b92f 1606 DeviceClass *dc = DEVICE_CLASS(oc);
d940ee9b 1607 X86CPUClass *xcc = X86_CPU_CLASS(oc);
c6dc6f63
AP		 1608 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
1609
d940ee9b 1610 xcc->kvm_required = true;
6e746f30 1611
c6dc6f63 1612 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
d940ee9b 1613 x86_cpu_vendor_words2str(host_cpudef.vendor, ebx, edx, ecx);
c6dc6f63
AP		 1614
1615 host_cpuid(0x1, 0, &eax, &ebx, &ecx, &edx);
d940ee9b
EH		 1616 host_cpudef.family = ((eax >> 8) & 0x0F) + ((eax >> 20) & 0xFF);
1617 host_cpudef.model = ((eax >> 4) & 0x0F) | ((eax & 0xF0000) >> 12);
1618 host_cpudef.stepping = eax & 0x0F;
c6dc6f63 1619
d940ee9b 1620 cpu_x86_fill_model_id(host_cpudef.model_id);
2a573259 1621
d940ee9b 1622 xcc->cpu_def = &host_cpudef;
d940ee9b
EH		 1623
1624 /* level, xlevel, xlevel2, and the feature words are initialized on
1625 * instance_init, because they require KVM to be initialized.
1626 */
84f1b92f
EH		 1627
1628 dc->props = host_x86_cpu_properties;
4c315c27
MA		 1629 /* Reason: host_x86_cpu_initfn() dies when !kvm_enabled() */
1630 dc->cannot_destroy_with_object_finalize_yet = true;
d940ee9b
EH		 1631}
1632
1633static void host_x86_cpu_initfn(Object *obj)
1634{
1635 X86CPU *cpu = X86_CPU(obj);
1636 CPUX86State *env = &cpu->env;
1637 KVMState *s = kvm_state;
d940ee9b 1638
4d1b279b
EH		 1639 /* We can't fill the features array here because we don't know yet if
1640 * "migratable" is true or false.
1641 */
1642 cpu->host_features = true;
1643
104494ea 1644 /* If KVM is disabled, x86_cpu_realizefn() will report an error later */
e4356010 1645 if (kvm_enabled()) {
c39c0edf
EH		 1646 env->cpuid_min_level =
1647 kvm_arch_get_supported_cpuid(s, 0x0, 0, R_EAX);
1648 env->cpuid_min_xlevel =
1649 kvm_arch_get_supported_cpuid(s, 0x80000000, 0, R_EAX);
1650 env->cpuid_min_xlevel2 =
1651 kvm_arch_get_supported_cpuid(s, 0xC0000000, 0, R_EAX);
40bfe48f
HZ		 1652
1653 if (lmce_supported()) {
1654 object_property_set_bool(OBJECT(cpu), true, "lmce", &error_abort);
1655 }
e4356010 1656 }
2a573259 1657
d940ee9b 1658 object_property_set_bool(OBJECT(cpu), true, "pmu", &error_abort);
c6dc6f63
AP		 1659}
1660
d940ee9b
EH		 1661static const TypeInfo host_x86_cpu_type_info = {
1662 .name = X86_CPU_TYPE_NAME("host"),
1663 .parent = TYPE_X86_CPU,
1664 .instance_init = host_x86_cpu_initfn,
1665 .class_init = host_x86_cpu_class_init,
1666};
1667
1668#endif
1669
8459e396 1670static void report_unavailable_features(FeatureWord w, uint32_t mask)
c6dc6f63 1671{
8459e396 1672 FeatureWordInfo *f = &feature_word_info[w];
c6dc6f63
AP		 1673 int i;
1674
857aee33 1675 for (i = 0; i < 32; ++i) {
72370dc1 1676 if ((1UL << i) & mask) {
bffd67b0 1677 const char *reg = get_register_name_32(f->cpuid_reg);
8b4beddc 1678 assert(reg);
fefb41bf 1679 fprintf(stderr, "warning: %s doesn't support requested feature: "
8b4beddc 1680 "CPUID.%02XH:%s%s%s [bit %d]\n",
fefb41bf 1681 kvm_enabled() ? "host" : "TCG",
bffd67b0
EH		 1682 f->cpuid_eax, reg,
1683 f->feat_names[i] ? "." : "",
1684 f->feat_names[i] ? f->feat_names[i] : "", i);
c6dc6f63 1685 }
857aee33 1686 }
c6dc6f63
AP		 1687}
1688
d7bce999
EB		 1689static void x86_cpuid_version_get_family(Object *obj, Visitor *v,
1690 const char *name, void *opaque,
1691 Error **errp)
95b8519d
AF		 1692{
1693 X86CPU *cpu = X86_CPU(obj);
1694 CPUX86State *env = &cpu->env;
1695 int64_t value;
1696
1697 value = (env->cpuid_version >> 8) & 0xf;
1698 if (value == 0xf) {
1699 value += (env->cpuid_version >> 20) & 0xff;
1700 }
51e72bc1 1701 visit_type_int(v, name, &value, errp);
95b8519d
AF		 1702}
1703
d7bce999
EB		 1704static void x86_cpuid_version_set_family(Object *obj, Visitor *v,
1705 const char *name, void *opaque,
1706 Error **errp)
ed5e1ec3 1707{
71ad61d3
AF		 1708 X86CPU *cpu = X86_CPU(obj);
1709 CPUX86State *env = &cpu->env;
1710 const int64_t min = 0;
1711 const int64_t max = 0xff + 0xf;
65cd9064 1712 Error *local_err = NULL;
71ad61d3
AF		 1713 int64_t value;
1714
51e72bc1 1715 visit_type_int(v, name, &value, &local_err);
65cd9064
MA		 1716 if (local_err) {
1717 error_propagate(errp, local_err);
71ad61d3
AF		 1718 return;
1719 }
1720 if (value < min || value > max) {
c6bd8c70
MA		 1721 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1722 name ? name : "null", value, min, max);
71ad61d3
AF		 1723 return;
1724 }
1725
ed5e1ec3 1726 env->cpuid_version &= ~0xff00f00;
71ad61d3
AF		 1727 if (value > 0x0f) {
1728 env->cpuid_version |= 0xf00 | ((value - 0x0f) << 20);
ed5e1ec3 1729 } else {
71ad61d3 1730 env->cpuid_version |= value << 8;
ed5e1ec3
AF		 1731 }
1732}
1733
d7bce999
EB		 1734static void x86_cpuid_version_get_model(Object *obj, Visitor *v,
1735 const char *name, void *opaque,
1736 Error **errp)
67e30c83
AF		 1737{
1738 X86CPU *cpu = X86_CPU(obj);
1739 CPUX86State *env = &cpu->env;
1740 int64_t value;
1741
1742 value = (env->cpuid_version >> 4) & 0xf;
1743 value |= ((env->cpuid_version >> 16) & 0xf) << 4;
51e72bc1 1744 visit_type_int(v, name, &value, errp);
67e30c83
AF		 1745}
1746
d7bce999
EB		 1747static void x86_cpuid_version_set_model(Object *obj, Visitor *v,
1748 const char *name, void *opaque,
1749 Error **errp)
b0704cbd 1750{
c5291a4f
AF		 1751 X86CPU *cpu = X86_CPU(obj);
1752 CPUX86State *env = &cpu->env;
1753 const int64_t min = 0;
1754 const int64_t max = 0xff;
65cd9064 1755 Error *local_err = NULL;
c5291a4f
AF		 1756 int64_t value;
1757
51e72bc1 1758 visit_type_int(v, name, &value, &local_err);
65cd9064
MA		 1759 if (local_err) {
1760 error_propagate(errp, local_err);
c5291a4f
AF		 1761 return;
1762 }
1763 if (value < min || value > max) {
c6bd8c70
MA		 1764 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1765 name ? name : "null", value, min, max);
c5291a4f
AF		 1766 return;
1767 }
1768
b0704cbd 1769 env->cpuid_version &= ~0xf00f0;
c5291a4f 1770 env->cpuid_version |= ((value & 0xf) << 4) | ((value >> 4) << 16);
b0704cbd
AF		 1771}
1772
35112e41 1773static void x86_cpuid_version_get_stepping(Object *obj, Visitor *v,
d7bce999 1774 const char *name, void *opaque,
35112e41
AF		 1775 Error **errp)
1776{
1777 X86CPU *cpu = X86_CPU(obj);
1778 CPUX86State *env = &cpu->env;
1779 int64_t value;
1780
1781 value = env->cpuid_version & 0xf;
51e72bc1 1782 visit_type_int(v, name, &value, errp);
35112e41
AF		 1783}
1784
036e2222 1785static void x86_cpuid_version_set_stepping(Object *obj, Visitor *v,
d7bce999 1786 const char *name, void *opaque,
036e2222 1787 Error **errp)
38c3dc46 1788{
036e2222
AF		 1789 X86CPU *cpu = X86_CPU(obj);
1790 CPUX86State *env = &cpu->env;
1791 const int64_t min = 0;
1792 const int64_t max = 0xf;
65cd9064 1793 Error *local_err = NULL;
036e2222
AF		 1794 int64_t value;
1795
51e72bc1 1796 visit_type_int(v, name, &value, &local_err);
65cd9064
MA		 1797 if (local_err) {
1798 error_propagate(errp, local_err);
036e2222
AF		 1799 return;
1800 }
1801 if (value < min || value > max) {
c6bd8c70
MA		 1802 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1803 name ? name : "null", value, min, max);
036e2222
AF		 1804 return;
1805 }
1806
38c3dc46 1807 env->cpuid_version &= ~0xf;
036e2222 1808 env->cpuid_version |= value & 0xf;
38c3dc46
AF		 1809}
1810
d480e1af
AF		 1811static char *x86_cpuid_get_vendor(Object *obj, Error **errp)
1812{
1813 X86CPU *cpu = X86_CPU(obj);
1814 CPUX86State *env = &cpu->env;
1815 char *value;
d480e1af 1816
e42a92ae 1817 value = g_malloc(CPUID_VENDOR_SZ + 1);
99b88a17
IM		 1818 x86_cpu_vendor_words2str(value, env->cpuid_vendor1, env->cpuid_vendor2,
1819 env->cpuid_vendor3);
d480e1af
AF		 1820 return value;
1821}
1822
1823static void x86_cpuid_set_vendor(Object *obj, const char *value,
1824 Error **errp)
1825{
1826 X86CPU *cpu = X86_CPU(obj);
1827 CPUX86State *env = &cpu->env;
1828 int i;
1829
9df694ee 1830 if (strlen(value) != CPUID_VENDOR_SZ) {
c6bd8c70 1831 error_setg(errp, QERR_PROPERTY_VALUE_BAD, "", "vendor", value);
d480e1af
AF		 1832 return;
1833 }
1834
1835 env->cpuid_vendor1 = 0;
1836 env->cpuid_vendor2 = 0;
1837 env->cpuid_vendor3 = 0;
1838 for (i = 0; i < 4; i++) {
1839 env->cpuid_vendor1 |= ((uint8_t)value[i ]) << (8 * i);
1840 env->cpuid_vendor2 |= ((uint8_t)value[i + 4]) << (8 * i);
1841 env->cpuid_vendor3 |= ((uint8_t)value[i + 8]) << (8 * i);
1842 }
d480e1af
AF		 1843}
1844
63e886eb
AF		 1845static char *x86_cpuid_get_model_id(Object *obj, Error **errp)
1846{
1847 X86CPU *cpu = X86_CPU(obj);
1848 CPUX86State *env = &cpu->env;
1849 char *value;
1850 int i;
1851
1852 value = g_malloc(48 + 1);
1853 for (i = 0; i < 48; i++) {
1854 value[i] = env->cpuid_model[i >> 2] >> (8 * (i & 3));
1855 }
1856 value[48] = '\0';
1857 return value;
1858}
1859
938d4c25
AF		 1860static void x86_cpuid_set_model_id(Object *obj, const char *model_id,
1861 Error **errp)
dcce6675 1862{
938d4c25
AF		 1863 X86CPU *cpu = X86_CPU(obj);
1864 CPUX86State *env = &cpu->env;
dcce6675
AF		 1865 int c, len, i;
1866
1867 if (model_id == NULL) {
1868 model_id = "";
1869 }
1870 len = strlen(model_id);
d0a6acf4 1871 memset(env->cpuid_model, 0, 48);
dcce6675
AF		 1872 for (i = 0; i < 48; i++) {
1873 if (i >= len) {
1874 c = '\0';
1875 } else {
1876 c = (uint8_t)model_id[i];
1877 }
1878 env->cpuid_model[i >> 2] |= c << (8 * (i & 3));
1879 }
1880}
1881
d7bce999
EB		 1882static void x86_cpuid_get_tsc_freq(Object *obj, Visitor *v, const char *name,
1883 void *opaque, Error **errp)
89e48965
AF		 1884{
1885 X86CPU *cpu = X86_CPU(obj);
1886 int64_t value;
1887
1888 value = cpu->env.tsc_khz * 1000;
51e72bc1 1889 visit_type_int(v, name, &value, errp);
89e48965
AF		 1890}
1891
d7bce999
EB		 1892static void x86_cpuid_set_tsc_freq(Object *obj, Visitor *v, const char *name,
1893 void *opaque, Error **errp)
89e48965
AF		 1894{
1895 X86CPU *cpu = X86_CPU(obj);
1896 const int64_t min = 0;
2e84849a 1897 const int64_t max = INT64_MAX;
65cd9064 1898 Error *local_err = NULL;
89e48965
AF		 1899 int64_t value;
1900
51e72bc1 1901 visit_type_int(v, name, &value, &local_err);
65cd9064
MA		 1902 if (local_err) {
1903 error_propagate(errp, local_err);
89e48965
AF		 1904 return;
1905 }
1906 if (value < min || value > max) {
c6bd8c70
MA		 1907 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
1908 name ? name : "null", value, min, max);
89e48965
AF		 1909 return;
1910 }
1911
36f96c4b 1912 cpu->env.tsc_khz = cpu->env.user_tsc_khz = value / 1000;
89e48965
AF		 1913}
1914
7e5292b5 1915/* Generic getter for "feature-words" and "filtered-features" properties */
d7bce999
EB		 1916static void x86_cpu_get_feature_words(Object *obj, Visitor *v,
1917 const char *name, void *opaque,
1918 Error **errp)
8e8aba50 1919{
7e5292b5 1920 uint32_t *array = (uint32_t *)opaque;
8e8aba50 1921 FeatureWord w;
8e8aba50
EH		 1922 X86CPUFeatureWordInfo word_infos[FEATURE_WORDS] = { };
1923 X86CPUFeatureWordInfoList list_entries[FEATURE_WORDS] = { };
1924 X86CPUFeatureWordInfoList *list = NULL;
1925
1926 for (w = 0; w < FEATURE_WORDS; w++) {
1927 FeatureWordInfo *wi = &feature_word_info[w];
1928 X86CPUFeatureWordInfo *qwi = &word_infos[w];
1929 qwi->cpuid_input_eax = wi->cpuid_eax;
1930 qwi->has_cpuid_input_ecx = wi->cpuid_needs_ecx;
1931 qwi->cpuid_input_ecx = wi->cpuid_ecx;
1932 qwi->cpuid_register = x86_reg_info_32[wi->cpuid_reg].qapi_enum;
7e5292b5 1933 qwi->features = array[w];
8e8aba50
EH		 1934
1935 /* List will be in reverse order, but order shouldn't matter */
1936 list_entries[w].next = list;
1937 list_entries[w].value = &word_infos[w];
1938 list = &list_entries[w];
1939 }
1940
6b62d961 1941 visit_type_X86CPUFeatureWordInfoList(v, "feature-words", &list, errp);
8e8aba50
EH		 1942}
1943
d7bce999
EB		 1944static void x86_get_hv_spinlocks(Object *obj, Visitor *v, const char *name,
1945 void *opaque, Error **errp)
c8f0f88e
IM		 1946{
1947 X86CPU *cpu = X86_CPU(obj);
1948 int64_t value = cpu->hyperv_spinlock_attempts;
1949
51e72bc1 1950 visit_type_int(v, name, &value, errp);
c8f0f88e
IM		 1951}
1952
d7bce999
EB		 1953static void x86_set_hv_spinlocks(Object *obj, Visitor *v, const char *name,
1954 void *opaque, Error **errp)
c8f0f88e
IM		 1955{
1956 const int64_t min = 0xFFF;
1957 const int64_t max = UINT_MAX;
1958 X86CPU *cpu = X86_CPU(obj);
1959 Error *err = NULL;
1960 int64_t value;
1961
51e72bc1 1962 visit_type_int(v, name, &value, &err);
c8f0f88e
IM		 1963 if (err) {
1964 error_propagate(errp, err);
1965 return;
1966 }
1967
1968 if (value < min || value > max) {
1969 error_setg(errp, "Property %s.%s doesn't take value %" PRId64
5bb4c35d 1970 " (minimum: %" PRId64 ", maximum: %" PRId64 ")",
1971 object_get_typename(obj), name ? name : "null",
1972 value, min, max);
c8f0f88e
IM		 1973 return;
1974 }
1975 cpu->hyperv_spinlock_attempts = value;
1976}
1977
1978static PropertyInfo qdev_prop_spinlocks = {
1979 .name = "int",
1980 .get = x86_get_hv_spinlocks,
1981 .set = x86_set_hv_spinlocks,
1982};
1983
72ac2e87
IM		 1984/* Convert all '_' in a feature string option name to '-', to make feature
1985 * name conform to QOM property naming rule, which uses '-' instead of '_'.
1986 */
1987static inline void feat2prop(char *s)
1988{
1989 while ((s = strchr(s, '_'))) {
1990 *s = '-';
1991 }
1992}
1993
dc15c051
IM		 1994/* Compatibily hack to maintain legacy +-feat semantic,
1995 * where +-feat overwrites any feature set by
1996 * feat=on|feat even if the later is parsed after +-feat
1997 * (i.e. "-x2apic,x2apic=on" will result in x2apic disabled)
1998 */
1999static FeatureWordArray plus_features = { 0 };
2000static FeatureWordArray minus_features = { 0 };
2001
8f961357
EH		 2002/* Parse "+feature,-feature,feature=foo" CPU feature string
2003 */
62a48a2a 2004static void x86_cpu_parse_featurestr(const char *typename, char *features,
94a444b2 2005 Error **errp)
8f961357 2006{
8f961357 2007 char *featurestr; /* Single 'key=value" string being parsed */
94a444b2 2008 Error *local_err = NULL;
62a48a2a
IM		 2009 static bool cpu_globals_initialized;
2010
2011 if (cpu_globals_initialized) {
2012 return;
2013 }
2014 cpu_globals_initialized = true;
8f961357 2015
f6750e95
EH		 2016 if (!features) {
2017 return;
2018 }
2019
2020 for (featurestr = strtok(features, ",");
2021 featurestr && !local_err;
2022 featurestr = strtok(NULL, ",")) {
2023 const char *name;
2024 const char *val = NULL;
2025 char *eq = NULL;
cf2887c9 2026 char num[32];
62a48a2a 2027 GlobalProperty *prop;
c6dc6f63 2028
f6750e95 2029 /* Compatibility syntax: */
c6dc6f63 2030 if (featurestr[0] == '+') {
c00c94ab 2031 add_flagname_to_bitmaps(featurestr + 1, plus_features, &local_err);
f6750e95 2032 continue;
c6dc6f63 2033 } else if (featurestr[0] == '-') {
c00c94ab 2034 add_flagname_to_bitmaps(featurestr + 1, minus_features, &local_err);
f6750e95
EH		 2035 continue;
2036 }
2037
2038 eq = strchr(featurestr, '=');
2039 if (eq) {
2040 *eq++ = 0;
2041 val = eq;
c6dc6f63 2042 } else {
f6750e95 2043 val = "on";
a91987c2 2044 }
f6750e95
EH		 2045
2046 feat2prop(featurestr);
2047 name = featurestr;
2048
2049 /* Special case: */
2050 if (!strcmp(name, "tsc-freq")) {
2051 int64_t tsc_freq;
2052 char *err;
f6750e95
EH		 2053
2054 tsc_freq = qemu_strtosz_suffix_unit(val, &err,
2055 QEMU_STRTOSZ_DEFSUFFIX_B, 1000);
2056 if (tsc_freq < 0 || *err) {
2057 error_setg(errp, "bad numerical value %s", val);
2058 return;
2059 }
2060 snprintf(num, sizeof(num), "%" PRId64, tsc_freq);
2061 val = num;
2062 name = "tsc-frequency";
c6dc6f63 2063 }
f6750e95 2064
62a48a2a
IM		 2065 prop = g_new0(typeof(*prop), 1);
2066 prop->driver = typename;
2067 prop->property = g_strdup(name);
2068 prop->value = g_strdup(val);
2069 prop->errp = &error_fatal;
2070 qdev_prop_register_global(prop);
f6750e95
EH		 2071 }
2072
2073 if (local_err) {
2074 error_propagate(errp, local_err);
c6dc6f63 2075 }
c6dc6f63
AP		 2076}
2077
8c3329e5 2078/* Print all cpuid feature names in featureset
c6dc6f63 2079 */
8c3329e5 2080static void listflags(FILE *f, fprintf_function print, const char **featureset)
0856579c 2081{
8c3329e5
EH		 2082 int bit;
2083 bool first = true;
2084
2085 for (bit = 0; bit < 32; bit++) {
2086 if (featureset[bit]) {
2087 print(f, "%s%s", first ? "" : " ", featureset[bit]);
2088 first = false;
c6dc6f63 2089 }
8c3329e5 2090 }
c6dc6f63
AP		 2091}
2092
e916cbf8
PM		 2093/* generate CPU information. */
2094void x86_cpu_list(FILE *f, fprintf_function cpu_fprintf)
c6dc6f63 2095{
9576de75 2096 X86CPUDefinition *def;
c6dc6f63 2097 char buf[256];
7fc9b714 2098 int i;
c6dc6f63 2099
7fc9b714
AF		 2100 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
2101 def = &builtin_x86_defs[i];
c04321b3 2102 snprintf(buf, sizeof(buf), "%s", def->name);
6cdf8854 2103 (*cpu_fprintf)(f, "x86 %16s %-48s\n", buf, def->model_id);
c6dc6f63 2104 }
21ad7789
JK		 2105#ifdef CONFIG_KVM
2106 (*cpu_fprintf)(f, "x86 %16s %-48s\n", "host",
2107 "KVM processor with all supported host features "
2108 "(only available in KVM mode)");
2109#endif
2110
6cdf8854 2111 (*cpu_fprintf)(f, "\nRecognized CPUID flags:\n");
3af60be2
JK		 2112 for (i = 0; i < ARRAY_SIZE(feature_word_info); i++) {
2113 FeatureWordInfo *fw = &feature_word_info[i];
2114
8c3329e5
EH		 2115 (*cpu_fprintf)(f, " ");
2116 listflags(f, cpu_fprintf, fw->feat_names);
2117 (*cpu_fprintf)(f, "\n");
3af60be2 2118 }
c6dc6f63
AP		 2119}
2120
76b64a7a 2121CpuDefinitionInfoList *arch_query_cpu_definitions(Error **errp)
e3966126
AL		 2122{
2123 CpuDefinitionInfoList *cpu_list = NULL;
9576de75 2124 X86CPUDefinition *def;
7fc9b714 2125 int i;
e3966126 2126
7fc9b714 2127 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
e3966126
AL		 2128 CpuDefinitionInfoList *entry;
2129 CpuDefinitionInfo *info;
2130
7fc9b714 2131 def = &builtin_x86_defs[i];
e3966126
AL		 2132 info = g_malloc0(sizeof(*info));
2133 info->name = g_strdup(def->name);
2134
2135 entry = g_malloc0(sizeof(*entry));
2136 entry->value = info;
2137 entry->next = cpu_list;
2138 cpu_list = entry;
2139 }
2140
2141 return cpu_list;
2142}
2143
84f1b92f
EH		 2144static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
2145 bool migratable_only)
27418adf
EH		 2146{
2147 FeatureWordInfo *wi = &feature_word_info[w];
84f1b92f 2148 uint32_t r;
27418adf 2149
fefb41bf 2150 if (kvm_enabled()) {
84f1b92f
EH		 2151 r = kvm_arch_get_supported_cpuid(kvm_state, wi->cpuid_eax,
2152 wi->cpuid_ecx,
2153 wi->cpuid_reg);
fefb41bf 2154 } else if (tcg_enabled()) {
84f1b92f 2155 r = wi->tcg_features;
fefb41bf
EH		 2156 } else {
2157 return ~0;
2158 }
84f1b92f
EH		 2159 if (migratable_only) {
2160 r &= x86_cpu_get_migratable_flags(w);
2161 }
2162 return r;
27418adf
EH		 2163}
2164
51f63aed
EH		 2165/*
2166 * Filters CPU feature words based on host availability of each feature.
2167 *
51f63aed
EH		 2168 * Returns: 0 if all flags are supported by the host, non-zero otherwise.
2169 */
27418adf 2170static int x86_cpu_filter_features(X86CPU *cpu)
bc74b7db
EH		 2171{
2172 CPUX86State *env = &cpu->env;
bd87d2a2 2173 FeatureWord w;
51f63aed
EH		 2174 int rv = 0;
2175
bd87d2a2 2176 for (w = 0; w < FEATURE_WORDS; w++) {
84f1b92f
EH		 2177 uint32_t host_feat =
2178 x86_cpu_get_supported_feature_word(w, cpu->migratable);
034acf4a
EH		 2179 uint32_t requested_features = env->features[w];
2180 env->features[w] &= host_feat;
2181 cpu->filtered_features[w] = requested_features & ~env->features[w];
51f63aed
EH		 2182 if (cpu->filtered_features[w]) {
2183 if (cpu->check_cpuid || cpu->enforce_cpuid) {
8459e396 2184 report_unavailable_features(w, cpu->filtered_features[w]);
51f63aed
EH		 2185 }
2186 rv = 1;
2187 }
bd87d2a2 2188 }
51f63aed
EH		 2189
2190 return rv;
bc74b7db 2191}
bc74b7db 2192
5114e842
EH		 2193static void x86_cpu_apply_props(X86CPU *cpu, PropValue *props)
2194{
2195 PropValue *pv;
2196 for (pv = props; pv->prop; pv++) {
2197 if (!pv->value) {
2198 continue;
2199 }
2200 object_property_parse(OBJECT(cpu), pv->value, pv->prop,
2201 &error_abort);
2202 }
2203}
2204
d940ee9b 2205/* Load data from X86CPUDefinition
c080e30e 2206 */
d940ee9b 2207static void x86_cpu_load_def(X86CPU *cpu, X86CPUDefinition *def, Error **errp)
c6dc6f63 2208{
61dcd775 2209 CPUX86State *env = &cpu->env;
74f54bc4
EH		 2210 const char *vendor;
2211 char host_vendor[CPUID_VENDOR_SZ + 1];
e1c224b4 2212 FeatureWord w;
c6dc6f63 2213
c39c0edf
EH		 2214 /* CPU models only set _minimum_ values for level/xlevel: */
2215 object_property_set_int(OBJECT(cpu), def->level, "min-level", errp);
2216 object_property_set_int(OBJECT(cpu), def->xlevel, "min-xlevel", errp);
2217
2d64255b
AF		 2218 object_property_set_int(OBJECT(cpu), def->family, "family", errp);
2219 object_property_set_int(OBJECT(cpu), def->model, "model", errp);
2220 object_property_set_int(OBJECT(cpu), def->stepping, "stepping", errp);
2d64255b 2221 object_property_set_str(OBJECT(cpu), def->model_id, "model-id", errp);
e1c224b4
EH		 2222 for (w = 0; w < FEATURE_WORDS; w++) {
2223 env->features[w] = def->features[w];
2224 }
82beb536 2225
9576de75 2226 /* Special cases not set in the X86CPUDefinition structs: */
82beb536 2227 if (kvm_enabled()) {
492a4c94
LT		 2228 if (!kvm_irqchip_in_kernel()) {
2229 x86_cpu_change_kvm_default("x2apic", "off");
2230 }
2231
5114e842 2232 x86_cpu_apply_props(cpu, kvm_default_props);
82beb536 2233 }
5fcca9ff 2234
82beb536 2235 env->features[FEAT_1_ECX] |= CPUID_EXT_HYPERVISOR;
7c08db30
EH		 2236
2237 /* sysenter isn't supported in compatibility mode on AMD,
2238 * syscall isn't supported in compatibility mode on Intel.
2239 * Normally we advertise the actual CPU vendor, but you can
2240 * override this using the 'vendor' property if you want to use
2241 * KVM's sysenter/syscall emulation in compatibility mode and
2242 * when doing cross vendor migration
2243 */
74f54bc4 2244 vendor = def->vendor;
7c08db30
EH		 2245 if (kvm_enabled()) {
2246 uint32_t ebx = 0, ecx = 0, edx = 0;
2247 host_cpuid(0, 0, NULL, &ebx, &ecx, &edx);
2248 x86_cpu_vendor_words2str(host_vendor, ebx, edx, ecx);
2249 vendor = host_vendor;
2250 }
2251
2252 object_property_set_str(OBJECT(cpu), vendor, "vendor", errp);
2253
c6dc6f63
AP		 2254}
2255
0856579c 2256X86CPU *cpu_x86_init(const char *cpu_model)
7f833247 2257{
a57d0163 2258 return X86_CPU(cpu_generic_init(TYPE_X86_CPU, cpu_model));
5c3c6a68
AF		 2259}
2260
d940ee9b
EH		 2261static void x86_cpu_cpudef_class_init(ObjectClass *oc, void *data)
2262{
2263 X86CPUDefinition *cpudef = data;
2264 X86CPUClass *xcc = X86_CPU_CLASS(oc);
2265
2266 xcc->cpu_def = cpudef;
2267}
2268
2269static void x86_register_cpudef_type(X86CPUDefinition *def)
2270{
2271 char *typename = x86_cpu_type_name(def->name);
2272 TypeInfo ti = {
2273 .name = typename,
2274 .parent = TYPE_X86_CPU,
2275 .class_init = x86_cpu_cpudef_class_init,
2276 .class_data = def,
2277 };
2278
2279 type_register(&ti);
2280 g_free(typename);
2281}
2282
c6dc6f63 2283#if !defined(CONFIG_USER_ONLY)
c6dc6f63 2284
0e26b7b8
BS		 2285void cpu_clear_apic_feature(CPUX86State *env)
2286{
0514ef2f 2287 env->features[FEAT_1_EDX] &= ~CPUID_APIC;
0e26b7b8
BS		 2288}
2289
c6dc6f63
AP		 2290#endif /* !CONFIG_USER_ONLY */
2291
c6dc6f63
AP		 2292void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
2293 uint32_t *eax, uint32_t *ebx,
2294 uint32_t *ecx, uint32_t *edx)
2295{
a60f24b5
AF		 2296 X86CPU *cpu = x86_env_get_cpu(env);
2297 CPUState *cs = CPU(cpu);
14c985cf 2298 uint32_t pkg_offset;
a60f24b5 2299
c6dc6f63
AP		 2300 /* test if maximum index reached */
2301 if (index & 0x80000000) {
b3baa152
BW		 2302 if (index > env->cpuid_xlevel) {
2303 if (env->cpuid_xlevel2 > 0) {
2304 /* Handle the Centaur's CPUID instruction. */
2305 if (index > env->cpuid_xlevel2) {
2306 index = env->cpuid_xlevel2;
2307 } else if (index < 0xC0000000) {
2308 index = env->cpuid_xlevel;
2309 }
2310 } else {
57f26ae7
EH		 2311 /* Intel documentation states that invalid EAX input will
2312 * return the same information as EAX=cpuid_level
2313 * (Intel SDM Vol. 2A - Instruction Set Reference - CPUID)
2314 */
2315 index = env->cpuid_level;
b3baa152
BW		 2316 }
2317 }
c6dc6f63
AP		 2318 } else {
2319 if (index > env->cpuid_level)
2320 index = env->cpuid_level;
2321 }
2322
2323 switch(index) {
2324 case 0:
2325 *eax = env->cpuid_level;
5eb2f7a4
EH		 2326 *ebx = env->cpuid_vendor1;
2327 *edx = env->cpuid_vendor2;
2328 *ecx = env->cpuid_vendor3;
c6dc6f63
AP		 2329 break;
2330 case 1:
2331 *eax = env->cpuid_version;
7e72a45c
EH		 2332 *ebx = (cpu->apic_id << 24) |
2333 8 << 8; /* CLFLUSH size in quad words, Linux wants it. */
0514ef2f 2334 *ecx = env->features[FEAT_1_ECX];
19dc85db
RH		 2335 if ((*ecx & CPUID_EXT_XSAVE) && (env->cr[4] & CR4_OSXSAVE_MASK)) {
2336 *ecx |= CPUID_EXT_OSXSAVE;
2337 }
0514ef2f 2338 *edx = env->features[FEAT_1_EDX];
ce3960eb
AF		 2339 if (cs->nr_cores * cs->nr_threads > 1) {
2340 *ebx |= (cs->nr_cores * cs->nr_threads) << 16;
19dc85db 2341 *edx |= CPUID_HT;
c6dc6f63
AP		 2342 }
2343 break;
2344 case 2:
2345 /* cache info: needed for Pentium Pro compatibility */
787aaf57
BC		 2346 if (cpu->cache_info_passthrough) {
2347 host_cpuid(index, 0, eax, ebx, ecx, edx);
2348 break;
2349 }
5e891bf8 2350 *eax = 1; /* Number of CPUID[EAX=2] calls required */
c6dc6f63 2351 *ebx = 0;
14c985cf
LM		 2352 if (!cpu->enable_l3_cache) {
2353 *ecx = 0;
2354 } else {
2355 *ecx = L3_N_DESCRIPTOR;
2356 }
5e891bf8
EH		 2357 *edx = (L1D_DESCRIPTOR << 16) | \
2358 (L1I_DESCRIPTOR << 8) | \
2359 (L2_DESCRIPTOR);
c6dc6f63
AP		 2360 break;
2361 case 4:
2362 /* cache info: needed for Core compatibility */
787aaf57
BC		 2363 if (cpu->cache_info_passthrough) {
2364 host_cpuid(index, count, eax, ebx, ecx, edx);
76c2975a 2365 *eax &= ~0xFC000000;
c6dc6f63 2366 } else {
2f7a21c4 2367 *eax = 0;
76c2975a 2368 switch (count) {
c6dc6f63 2369 case 0: /* L1 dcache info */
5e891bf8
EH		 2370 *eax |= CPUID_4_TYPE_DCACHE | \
2371 CPUID_4_LEVEL(1) | \
2372 CPUID_4_SELF_INIT_LEVEL;
2373 *ebx = (L1D_LINE_SIZE - 1) | \
2374 ((L1D_PARTITIONS - 1) << 12) | \
2375 ((L1D_ASSOCIATIVITY - 1) << 22);
2376 *ecx = L1D_SETS - 1;
2377 *edx = CPUID_4_NO_INVD_SHARING;
c6dc6f63
AP		 2378 break;
2379 case 1: /* L1 icache info */
5e891bf8
EH		 2380 *eax |= CPUID_4_TYPE_ICACHE | \
2381 CPUID_4_LEVEL(1) | \
2382 CPUID_4_SELF_INIT_LEVEL;
2383 *ebx = (L1I_LINE_SIZE - 1) | \
2384 ((L1I_PARTITIONS - 1) << 12) | \
2385 ((L1I_ASSOCIATIVITY - 1) << 22);
2386 *ecx = L1I_SETS - 1;
2387 *edx = CPUID_4_NO_INVD_SHARING;
c6dc6f63
AP		 2388 break;
2389 case 2: /* L2 cache info */
5e891bf8
EH		 2390 *eax |= CPUID_4_TYPE_UNIFIED | \
2391 CPUID_4_LEVEL(2) | \
2392 CPUID_4_SELF_INIT_LEVEL;
ce3960eb
AF		 2393 if (cs->nr_threads > 1) {
2394 *eax |= (cs->nr_threads - 1) << 14;
c6dc6f63 2395 }
5e891bf8
EH		 2396 *ebx = (L2_LINE_SIZE - 1) | \
2397 ((L2_PARTITIONS - 1) << 12) | \
2398 ((L2_ASSOCIATIVITY - 1) << 22);
2399 *ecx = L2_SETS - 1;
2400 *edx = CPUID_4_NO_INVD_SHARING;
c6dc6f63 2401 break;
14c985cf
LM		 2402 case 3: /* L3 cache info */
2403 if (!cpu->enable_l3_cache) {
2404 *eax = 0;
2405 *ebx = 0;
2406 *ecx = 0;
2407 *edx = 0;
2408 break;
2409 }
2410 *eax |= CPUID_4_TYPE_UNIFIED | \
2411 CPUID_4_LEVEL(3) | \
2412 CPUID_4_SELF_INIT_LEVEL;
2413 pkg_offset = apicid_pkg_offset(cs->nr_cores, cs->nr_threads);
2414 *eax |= ((1 << pkg_offset) - 1) << 14;
2415 *ebx = (L3_N_LINE_SIZE - 1) | \
2416 ((L3_N_PARTITIONS - 1) << 12) | \
2417 ((L3_N_ASSOCIATIVITY - 1) << 22);
2418 *ecx = L3_N_SETS - 1;
2419 *edx = CPUID_4_INCLUSIVE | CPUID_4_COMPLEX_IDX;
2420 break;
c6dc6f63
AP		 2421 default: /* end of info */
2422 *eax = 0;
2423 *ebx = 0;
2424 *ecx = 0;
2425 *edx = 0;
2426 break;
76c2975a
PB		 2427 }
2428 }
2429
2430 /* QEMU gives out its own APIC IDs, never pass down bits 31..26. */
2431 if ((*eax & 31) && cs->nr_cores > 1) {
2432 *eax |= (cs->nr_cores - 1) << 26;
c6dc6f63
AP		 2433 }
2434 break;
2435 case 5:
2436 /* mwait info: needed for Core compatibility */
2437 *eax = 0; /* Smallest monitor-line size in bytes */
2438 *ebx = 0; /* Largest monitor-line size in bytes */
2439 *ecx = CPUID_MWAIT_EMX | CPUID_MWAIT_IBE;
2440 *edx = 0;
2441 break;
2442 case 6:
2443 /* Thermal and Power Leaf */
28b8e4d0 2444 *eax = env->features[FEAT_6_EAX];
c6dc6f63
AP		 2445 *ebx = 0;
2446 *ecx = 0;
2447 *edx = 0;
2448 break;
f7911686 2449 case 7:
13526728
EH		 2450 /* Structured Extended Feature Flags Enumeration Leaf */
2451 if (count == 0) {
2452 *eax = 0; /* Maximum ECX value for sub-leaves */
0514ef2f 2453 *ebx = env->features[FEAT_7_0_EBX]; /* Feature flags */
f74eefe0 2454 *ecx = env->features[FEAT_7_0_ECX]; /* Feature flags */
0f70ed47
PB		 2455 if ((*ecx & CPUID_7_0_ECX_PKU) && env->cr[4] & CR4_PKE_MASK) {
2456 *ecx |= CPUID_7_0_ECX_OSPKE;
2457 }
13526728 2458 *edx = 0; /* Reserved */
f7911686
YW		 2459 } else {
2460 *eax = 0;
2461 *ebx = 0;
2462 *ecx = 0;
2463 *edx = 0;
2464 }
2465 break;
c6dc6f63
AP		 2466 case 9:
2467 /* Direct Cache Access Information Leaf */
2468 *eax = 0; /* Bits 0-31 in DCA_CAP MSR */
2469 *ebx = 0;
2470 *ecx = 0;
2471 *edx = 0;
2472 break;
2473 case 0xA:
2474 /* Architectural Performance Monitoring Leaf */
9337e3b6 2475 if (kvm_enabled() && cpu->enable_pmu) {
a60f24b5 2476 KVMState *s = cs->kvm_state;
a0fa8208
GN		 2477
2478 *eax = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EAX);
2479 *ebx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EBX);
2480 *ecx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_ECX);
2481 *edx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EDX);
2482 } else {
2483 *eax = 0;
2484 *ebx = 0;
2485 *ecx = 0;
2486 *edx = 0;
2487 }
c6dc6f63 2488 break;
5232d00a
RK		 2489 case 0xB:
2490 /* Extended Topology Enumeration Leaf */
2491 if (!cpu->enable_cpuid_0xb) {
2492 *eax = *ebx = *ecx = *edx = 0;
2493 break;
2494 }
2495
2496 *ecx = count & 0xff;
2497 *edx = cpu->apic_id;
2498
2499 switch (count) {
2500 case 0:
2501 *eax = apicid_core_offset(smp_cores, smp_threads);
2502 *ebx = smp_threads;
2503 *ecx |= CPUID_TOPOLOGY_LEVEL_SMT;
2504 break;
2505 case 1:
2506 *eax = apicid_pkg_offset(smp_cores, smp_threads);
2507 *ebx = smp_cores * smp_threads;
2508 *ecx |= CPUID_TOPOLOGY_LEVEL_CORE;
2509 break;
2510 default:
2511 *eax = 0;
2512 *ebx = 0;
2513 *ecx |= CPUID_TOPOLOGY_LEVEL_INVALID;
2514 }
2515
2516 assert(!(*eax & ~0x1f));
2517 *ebx &= 0xffff; /* The count doesn't need to be reliable. */
2518 break;
2560f19f
PB		 2519 case 0xD: {
2520 KVMState *s = cs->kvm_state;
19dc85db 2521 uint64_t ena_mask;
2560f19f
PB		 2522 int i;
2523
51e49430 2524 /* Processor Extended State */
2560f19f
PB		 2525 *eax = 0;
2526 *ebx = 0;
2527 *ecx = 0;
2528 *edx = 0;
19dc85db 2529 if (!(env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE)) {
51e49430
SY		 2530 break;
2531 }
19dc85db
RH		 2532 if (kvm_enabled()) {
2533 ena_mask = kvm_arch_get_supported_cpuid(s, 0xd, 0, R_EDX);
2534 ena_mask <<= 32;
2535 ena_mask |= kvm_arch_get_supported_cpuid(s, 0xd, 0, R_EAX);
2536 } else {
2537 ena_mask = -1;
2538 }
ba9bc59e 2539
2560f19f
PB		 2540 if (count == 0) {
2541 *ecx = 0x240;
f4f1110e
RH		 2542 for (i = 2; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
2543 const ExtSaveArea *esa = &x86_ext_save_areas[i];
19dc85db
RH		 2544 if ((env->features[esa->feature] & esa->bits) == esa->bits
2545 && ((ena_mask >> i) & 1) != 0) {
2560f19f 2546 if (i < 32) {
19dc85db 2547 *eax |= 1u << i;
2560f19f 2548 } else {
19dc85db 2549 *edx |= 1u << (i - 32);
2560f19f
PB		 2550 }
2551 *ecx = MAX(*ecx, esa->offset + esa->size);
2552 }
2553 }
cfc3b074 2554 *eax |= ena_mask & (XSTATE_FP_MASK | XSTATE_SSE_MASK);
2560f19f
PB		 2555 *ebx = *ecx;
2556 } else if (count == 1) {
0bb0b2d2 2557 *eax = env->features[FEAT_XSAVE];
f4f1110e
RH		 2558 } else if (count < ARRAY_SIZE(x86_ext_save_areas)) {
2559 const ExtSaveArea *esa = &x86_ext_save_areas[count];
19dc85db
RH		 2560 if ((env->features[esa->feature] & esa->bits) == esa->bits
2561 && ((ena_mask >> count) & 1) != 0) {
33f373d7
LJ		 2562 *eax = esa->size;
2563 *ebx = esa->offset;
2560f19f 2564 }
51e49430
SY		 2565 }
2566 break;
2560f19f 2567 }
c6dc6f63
AP		 2568 case 0x80000000:
2569 *eax = env->cpuid_xlevel;
2570 *ebx = env->cpuid_vendor1;
2571 *edx = env->cpuid_vendor2;
2572 *ecx = env->cpuid_vendor3;
2573 break;
2574 case 0x80000001:
2575 *eax = env->cpuid_version;
2576 *ebx = 0;
0514ef2f
EH		 2577 *ecx = env->features[FEAT_8000_0001_ECX];
2578 *edx = env->features[FEAT_8000_0001_EDX];
c6dc6f63
AP		 2579
2580 /* The Linux kernel checks for the CMPLegacy bit and
2581 * discards multiple thread information if it is set.
cb8d4c8f 2582 * So don't set it here for Intel to make Linux guests happy.
c6dc6f63 2583 */
ce3960eb 2584 if (cs->nr_cores * cs->nr_threads > 1) {
5eb2f7a4
EH		 2585 if (env->cpuid_vendor1 != CPUID_VENDOR_INTEL_1 ||
2586 env->cpuid_vendor2 != CPUID_VENDOR_INTEL_2 ||
2587 env->cpuid_vendor3 != CPUID_VENDOR_INTEL_3) {
c6dc6f63
AP		 2588 *ecx |= 1 << 1; /* CmpLegacy bit */
2589 }
2590 }
c6dc6f63
AP		 2591 break;
2592 case 0x80000002:
2593 case 0x80000003:
2594 case 0x80000004:
2595 *eax = env->cpuid_model[(index - 0x80000002) * 4 + 0];
2596 *ebx = env->cpuid_model[(index - 0x80000002) * 4 + 1];
2597 *ecx = env->cpuid_model[(index - 0x80000002) * 4 + 2];
2598 *edx = env->cpuid_model[(index - 0x80000002) * 4 + 3];
2599 break;
2600 case 0x80000005:
2601 /* cache info (L1 cache) */
787aaf57
BC		 2602 if (cpu->cache_info_passthrough) {
2603 host_cpuid(index, 0, eax, ebx, ecx, edx);
2604 break;
2605 }
5e891bf8
EH		 2606 *eax = (L1_DTLB_2M_ASSOC << 24) | (L1_DTLB_2M_ENTRIES << 16) | \
2607 (L1_ITLB_2M_ASSOC << 8) | (L1_ITLB_2M_ENTRIES);
2608 *ebx = (L1_DTLB_4K_ASSOC << 24) | (L1_DTLB_4K_ENTRIES << 16) | \
2609 (L1_ITLB_4K_ASSOC << 8) | (L1_ITLB_4K_ENTRIES);
2610 *ecx = (L1D_SIZE_KB_AMD << 24) | (L1D_ASSOCIATIVITY_AMD << 16) | \
2611 (L1D_LINES_PER_TAG << 8) | (L1D_LINE_SIZE);
2612 *edx = (L1I_SIZE_KB_AMD << 24) | (L1I_ASSOCIATIVITY_AMD << 16) | \
2613 (L1I_LINES_PER_TAG << 8) | (L1I_LINE_SIZE);
c6dc6f63
AP		 2614 break;
2615 case 0x80000006:
2616 /* cache info (L2 cache) */
787aaf57
BC		 2617 if (cpu->cache_info_passthrough) {
2618 host_cpuid(index, 0, eax, ebx, ecx, edx);
2619 break;
2620 }
5e891bf8
EH		 2621 *eax = (AMD_ENC_ASSOC(L2_DTLB_2M_ASSOC) << 28) | \
2622 (L2_DTLB_2M_ENTRIES << 16) | \
2623 (AMD_ENC_ASSOC(L2_ITLB_2M_ASSOC) << 12) | \
2624 (L2_ITLB_2M_ENTRIES);
2625 *ebx = (AMD_ENC_ASSOC(L2_DTLB_4K_ASSOC) << 28) | \
2626 (L2_DTLB_4K_ENTRIES << 16) | \
2627 (AMD_ENC_ASSOC(L2_ITLB_4K_ASSOC) << 12) | \
2628 (L2_ITLB_4K_ENTRIES);
2629 *ecx = (L2_SIZE_KB_AMD << 16) | \
2630 (AMD_ENC_ASSOC(L2_ASSOCIATIVITY) << 12) | \
2631 (L2_LINES_PER_TAG << 8) | (L2_LINE_SIZE);
14c985cf
LM		 2632 if (!cpu->enable_l3_cache) {
2633 *edx = ((L3_SIZE_KB / 512) << 18) | \
2634 (AMD_ENC_ASSOC(L3_ASSOCIATIVITY) << 12) | \
2635 (L3_LINES_PER_TAG << 8) | (L3_LINE_SIZE);
2636 } else {
2637 *edx = ((L3_N_SIZE_KB_AMD / 512) << 18) | \
2638 (AMD_ENC_ASSOC(L3_N_ASSOCIATIVITY) << 12) | \
2639 (L3_N_LINES_PER_TAG << 8) | (L3_N_LINE_SIZE);
2640 }
c6dc6f63 2641 break;
303752a9
MT		 2642 case 0x80000007:
2643 *eax = 0;
2644 *ebx = 0;
2645 *ecx = 0;
2646 *edx = env->features[FEAT_8000_0007_EDX];
2647 break;
c6dc6f63
AP		 2648 case 0x80000008:
2649 /* virtual & phys address size in low 2 bytes. */
0514ef2f 2650 if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
af45907a
DDAG		 2651 /* 64 bit processor, 48 bits virtual, configurable
2652 * physical bits.
2653 */
2654 *eax = 0x00003000 + cpu->phys_bits;
c6dc6f63 2655 } else {
af45907a 2656 *eax = cpu->phys_bits;
c6dc6f63
AP		 2657 }
2658 *ebx = 0;
2659 *ecx = 0;
2660 *edx = 0;
ce3960eb
AF		 2661 if (cs->nr_cores * cs->nr_threads > 1) {
2662 *ecx |= (cs->nr_cores * cs->nr_threads) - 1;
c6dc6f63
AP		 2663 }
2664 break;
2665 case 0x8000000A:
0514ef2f 2666 if (env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM) {
9f3fb565
EH		 2667 *eax = 0x00000001; /* SVM Revision */
2668 *ebx = 0x00000010; /* nr of ASIDs */
2669 *ecx = 0;
0514ef2f 2670 *edx = env->features[FEAT_SVM]; /* optional features */
9f3fb565
EH		 2671 } else {
2672 *eax = 0;
2673 *ebx = 0;
2674 *ecx = 0;
2675 *edx = 0;
2676 }
c6dc6f63 2677 break;
b3baa152
BW		 2678 case 0xC0000000:
2679 *eax = env->cpuid_xlevel2;
2680 *ebx = 0;
2681 *ecx = 0;
2682 *edx = 0;
2683 break;
2684 case 0xC0000001:
2685 /* Support for VIA CPU's CPUID instruction */
2686 *eax = env->cpuid_version;
2687 *ebx = 0;
2688 *ecx = 0;
0514ef2f 2689 *edx = env->features[FEAT_C000_0001_EDX];
b3baa152
BW		 2690 break;
2691 case 0xC0000002:
2692 case 0xC0000003:
2693 case 0xC0000004:
2694 /* Reserved for the future, and now filled with zero */
2695 *eax = 0;
2696 *ebx = 0;
2697 *ecx = 0;
2698 *edx = 0;
2699 break;
c6dc6f63
AP		 2700 default:
2701 /* reserved values: zero */
2702 *eax = 0;
2703 *ebx = 0;
2704 *ecx = 0;
2705 *edx = 0;
2706 break;
2707 }
2708}
5fd2087a
AF		 2709
2710/* CPUClass::reset() */
2711static void x86_cpu_reset(CPUState *s)
2712{
2713 X86CPU *cpu = X86_CPU(s);
2714 X86CPUClass *xcc = X86_CPU_GET_CLASS(cpu);
2715 CPUX86State *env = &cpu->env;
a114d25d
RH		 2716 target_ulong cr4;
2717 uint64_t xcr0;
c1958aea
AF		 2718 int i;
2719
5fd2087a
AF		 2720 xcc->parent_reset(s);
2721
5e992a8e 2722 memset(env, 0, offsetof(CPUX86State, end_reset_fields));
c1958aea 2723
00c8cb0a 2724 tlb_flush(s, 1);
c1958aea
AF		 2725
2726 env->old_exception = -1;
2727
2728 /* init to reset state */
2729
c1958aea
AF		 2730 env->hflags2 |= HF2_GIF_MASK;
2731
2732 cpu_x86_update_cr0(env, 0x60000010);
2733 env->a20_mask = ~0x0;
2734 env->smbase = 0x30000;
2735
2736 env->idt.limit = 0xffff;
2737 env->gdt.limit = 0xffff;
2738 env->ldt.limit = 0xffff;
2739 env->ldt.flags = DESC_P_MASK | (2 << DESC_TYPE_SHIFT);
2740 env->tr.limit = 0xffff;
2741 env->tr.flags = DESC_P_MASK | (11 << DESC_TYPE_SHIFT);
2742
2743 cpu_x86_load_seg_cache(env, R_CS, 0xf000, 0xffff0000, 0xffff,
2744 DESC_P_MASK | DESC_S_MASK | DESC_CS_MASK |
2745 DESC_R_MASK | DESC_A_MASK);
2746 cpu_x86_load_seg_cache(env, R_DS, 0, 0, 0xffff,
2747 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2748 DESC_A_MASK);
2749 cpu_x86_load_seg_cache(env, R_ES, 0, 0, 0xffff,
2750 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2751 DESC_A_MASK);
2752 cpu_x86_load_seg_cache(env, R_SS, 0, 0, 0xffff,
2753 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2754 DESC_A_MASK);
2755 cpu_x86_load_seg_cache(env, R_FS, 0, 0, 0xffff,
2756 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2757 DESC_A_MASK);
2758 cpu_x86_load_seg_cache(env, R_GS, 0, 0, 0xffff,
2759 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
2760 DESC_A_MASK);
2761
2762 env->eip = 0xfff0;
2763 env->regs[R_EDX] = env->cpuid_version;
2764
2765 env->eflags = 0x2;
2766
2767 /* FPU init */
2768 for (i = 0; i < 8; i++) {
2769 env->fptags[i] = 1;
2770 }
5bde1407 2771 cpu_set_fpuc(env, 0x37f);
c1958aea
AF		 2772
2773 env->mxcsr = 0x1f80;
a114d25d
RH		 2774 /* All units are in INIT state. */
2775 env->xstate_bv = 0;
c1958aea
AF		 2776
2777 env->pat = 0x0007040600070406ULL;
2778 env->msr_ia32_misc_enable = MSR_IA32_MISC_ENABLE_DEFAULT;
2779
2780 memset(env->dr, 0, sizeof(env->dr));
2781 env->dr[6] = DR6_FIXED_1;
2782 env->dr[7] = DR7_FIXED_1;
b3310ab3 2783 cpu_breakpoint_remove_all(s, BP_CPU);
75a34036 2784 cpu_watchpoint_remove_all(s, BP_CPU);
dd673288 2785
a114d25d 2786 cr4 = 0;
cfc3b074 2787 xcr0 = XSTATE_FP_MASK;
a114d25d
RH		 2788
2789#ifdef CONFIG_USER_ONLY
2790 /* Enable all the features for user-mode. */
2791 if (env->features[FEAT_1_EDX] & CPUID_SSE) {
cfc3b074 2792 xcr0 |= XSTATE_SSE_MASK;
a114d25d 2793 }
0f70ed47
PB		 2794 for (i = 2; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
2795 const ExtSaveArea *esa = &x86_ext_save_areas[i];
2796 if ((env->features[esa->feature] & esa->bits) == esa->bits) {
2797 xcr0 |= 1ull << i;
2798 }
a114d25d 2799 }
0f70ed47 2800
a114d25d
RH		 2801 if (env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE) {
2802 cr4 |= CR4_OSFXSR_MASK | CR4_OSXSAVE_MASK;
2803 }
07929f2a
RH		 2804 if (env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_FSGSBASE) {
2805 cr4 |= CR4_FSGSBASE_MASK;
2806 }
a114d25d
RH		 2807#endif
2808
2809 env->xcr0 = xcr0;
2810 cpu_x86_update_cr4(env, cr4);
0522604b 2811
9db2efd9
AW		 2812 /*
2813 * SDM 11.11.5 requires:
2814 * - IA32_MTRR_DEF_TYPE MSR.E = 0
2815 * - IA32_MTRR_PHYSMASKn.V = 0
2816 * All other bits are undefined. For simplification, zero it all.
2817 */
2818 env->mtrr_deftype = 0;
2819 memset(env->mtrr_var, 0, sizeof(env->mtrr_var));
2820 memset(env->mtrr_fixed, 0, sizeof(env->mtrr_fixed));
2821
dd673288
IM		 2822#if !defined(CONFIG_USER_ONLY)
2823 /* We hard-wire the BSP to the first CPU. */
9cb11fd7 2824 apic_designate_bsp(cpu->apic_state, s->cpu_index == 0);
dd673288 2825
259186a7 2826 s->halted = !cpu_is_bsp(cpu);
50a2c6e5
PB		 2827
2828 if (kvm_enabled()) {
2829 kvm_arch_reset_vcpu(cpu);
2830 }
dd673288 2831#endif
5fd2087a
AF		 2832}
2833
dd673288
IM		 2834#ifndef CONFIG_USER_ONLY
2835bool cpu_is_bsp(X86CPU *cpu)
2836{
02e51483 2837 return cpu_get_apic_base(cpu->apic_state) & MSR_IA32_APICBASE_BSP;
dd673288 2838}
65dee380
IM		 2839
2840/* TODO: remove me, when reset over QOM tree is implemented */
2841static void x86_cpu_machine_reset_cb(void *opaque)
2842{
2843 X86CPU *cpu = opaque;
2844 cpu_reset(CPU(cpu));
2845}
dd673288
IM		 2846#endif
2847
de024815
AF		 2848static void mce_init(X86CPU *cpu)
2849{
2850 CPUX86State *cenv = &cpu->env;
2851 unsigned int bank;
2852
2853 if (((cenv->cpuid_version >> 8) & 0xf) >= 6
0514ef2f 2854 && (cenv->features[FEAT_1_EDX] & (CPUID_MCE | CPUID_MCA)) ==
de024815 2855 (CPUID_MCE | CPUID_MCA)) {
87f8b626
AR		 2856 cenv->mcg_cap = MCE_CAP_DEF | MCE_BANKS_DEF |
2857 (cpu->enable_lmce ? MCG_LMCE_P : 0);
de024815
AF		 2858 cenv->mcg_ctl = ~(uint64_t)0;
2859 for (bank = 0; bank < MCE_BANKS_DEF; bank++) {
2860 cenv->mce_banks[bank * 4] = ~(uint64_t)0;
2861 }
2862 }
2863}
2864
bdeec802 2865#ifndef CONFIG_USER_ONLY
d3c64d6a 2866static void x86_cpu_apic_create(X86CPU *cpu, Error **errp)
bdeec802 2867{
449994eb 2868 APICCommonState *apic;
bdeec802
IM		 2869 const char *apic_type = "apic";
2870
15eafc2e 2871 if (kvm_apic_in_kernel()) {
bdeec802
IM		 2872 apic_type = "kvm-apic";
2873 } else if (xen_enabled()) {
2874 apic_type = "xen-apic";
2875 }
2876
46232aaa 2877 cpu->apic_state = DEVICE(object_new(apic_type));
bdeec802 2878
6816b1b3
IM		 2879 object_property_add_child(OBJECT(cpu), "lapic",
2880 OBJECT(cpu->apic_state), &error_abort);
67e55caa 2881 object_unref(OBJECT(cpu->apic_state));
6816b1b3 2882
7e72a45c 2883 qdev_prop_set_uint8(cpu->apic_state, "id", cpu->apic_id);
bdeec802 2884 /* TODO: convert to link<> */
02e51483 2885 apic = APIC_COMMON(cpu->apic_state);
60671e58 2886 apic->cpu = cpu;
8d42d2d3 2887 apic->apicbase = APIC_DEFAULT_ADDRESS | MSR_IA32_APICBASE_ENABLE;
d3c64d6a
IM		 2888}
2889
2890static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
2891{
8d42d2d3
CF		 2892 APICCommonState *apic;
2893 static bool apic_mmio_map_once;
2894
02e51483 2895 if (cpu->apic_state == NULL) {
d3c64d6a
IM		 2896 return;
2897 }
6e8e2651
MA		 2898 object_property_set_bool(OBJECT(cpu->apic_state), true, "realized",
2899 errp);
8d42d2d3
CF		 2900
2901 /* Map APIC MMIO area */
2902 apic = APIC_COMMON(cpu->apic_state);
2903 if (!apic_mmio_map_once) {
2904 memory_region_add_subregion_overlap(get_system_memory(),
2905 apic->apicbase &
2906 MSR_IA32_APICBASE_BASE,
2907 &apic->io_memory,
2908 0x1000);
2909 apic_mmio_map_once = true;
2910 }
bdeec802 2911}
f809c605
PB		 2912
2913static void x86_cpu_machine_done(Notifier *n, void *unused)
2914{
2915 X86CPU *cpu = container_of(n, X86CPU, machine_done);
2916 MemoryRegion *smram =
2917 (MemoryRegion *) object_resolve_path("/machine/smram", NULL);
2918
2919 if (smram) {
2920 cpu->smram = g_new(MemoryRegion, 1);
2921 memory_region_init_alias(cpu->smram, OBJECT(cpu), "smram",
2922 smram, 0, 1ull << 32);
2923 memory_region_set_enabled(cpu->smram, false);
2924 memory_region_add_subregion_overlap(cpu->cpu_as_root, 0, cpu->smram, 1);
2925 }
2926}
d3c64d6a
IM		 2927#else
2928static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
2929{
2930}
bdeec802
IM		 2931#endif
2932
11f6fee5
DDAG		 2933/* Note: Only safe for use on x86(-64) hosts */
2934static uint32_t x86_host_phys_bits(void)
2935{
2936 uint32_t eax;
2937 uint32_t host_phys_bits;
2938
2939 host_cpuid(0x80000000, 0, &eax, NULL, NULL, NULL);
2940 if (eax >= 0x80000008) {
2941 host_cpuid(0x80000008, 0, &eax, NULL, NULL, NULL);
2942 /* Note: According to AMD doc 25481 rev 2.34 they have a field
2943 * at 23:16 that can specify a maximum physical address bits for
2944 * the guest that can override this value; but I've not seen
2945 * anything with that set.
2946 */
2947 host_phys_bits = eax & 0xff;
2948 } else {
2949 /* It's an odd 64 bit machine that doesn't have the leaf for
2950 * physical address bits; fall back to 36 that's most older
2951 * Intel.
2952 */
2953 host_phys_bits = 36;
2954 }
2955
2956 return host_phys_bits;
2957}
e48638fd 2958
c39c0edf
EH		 2959static void x86_cpu_adjust_level(X86CPU *cpu, uint32_t *min, uint32_t value)
2960{
2961 if (*min < value) {
2962 *min = value;
2963 }
2964}
2965
2966/* Increase cpuid_min_{level,xlevel,xlevel2} automatically, if appropriate */
2967static void x86_cpu_adjust_feat_level(X86CPU *cpu, FeatureWord w)
2968{
2969 CPUX86State *env = &cpu->env;
2970 FeatureWordInfo *fi = &feature_word_info[w];
2971 uint32_t eax = fi->cpuid_eax;
2972 uint32_t region = eax & 0xF0000000;
2973
2974 if (!env->features[w]) {
2975 return;
2976 }
2977
2978 switch (region) {
2979 case 0x00000000:
2980 x86_cpu_adjust_level(cpu, &env->cpuid_min_level, eax);
2981 break;
2982 case 0x80000000:
2983 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel, eax);
2984 break;
2985 case 0xC0000000:
2986 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel2, eax);
2987 break;
2988 }
2989}
2990
e48638fd
WH		 2991#define IS_INTEL_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_INTEL_1 && \
2992 (env)->cpuid_vendor2 == CPUID_VENDOR_INTEL_2 && \
2993 (env)->cpuid_vendor3 == CPUID_VENDOR_INTEL_3)
2994#define IS_AMD_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_AMD_1 && \
2995 (env)->cpuid_vendor2 == CPUID_VENDOR_AMD_2 && \
2996 (env)->cpuid_vendor3 == CPUID_VENDOR_AMD_3)
2b6f294c 2997static void x86_cpu_realizefn(DeviceState *dev, Error **errp)
7a059953 2998{
14a10fc3 2999 CPUState *cs = CPU(dev);
2b6f294c
AF		 3000 X86CPU *cpu = X86_CPU(dev);
3001 X86CPUClass *xcc = X86_CPU_GET_CLASS(dev);
b34d12d1 3002 CPUX86State *env = &cpu->env;
2b6f294c 3003 Error *local_err = NULL;
e48638fd 3004 static bool ht_warned;
dc15c051 3005 FeatureWord w;
b34d12d1 3006
104494ea
IM		 3007 if (xcc->kvm_required && !kvm_enabled()) {
3008 char *name = x86_cpu_class_get_model_name(xcc);
3009 error_setg(&local_err, "CPU model '%s' requires KVM", name);
3010 g_free(name);
3011 goto out;
3012 }
3013
d9c84f19 3014 if (cpu->apic_id == UNASSIGNED_APIC_ID) {
9886e834
EH		 3015 error_setg(errp, "apic-id property was not initialized properly");
3016 return;
3017 }
3018
dc15c051
IM		 3019 /*TODO: cpu->host_features incorrectly overwrites features
3020 * set using "feat=on|off". Once we fix this, we can convert
3021 * plus_features & minus_features to global properties
3022 * inside x86_cpu_parse_featurestr() too.
3023 */
3024 if (cpu->host_features) {
3025 for (w = 0; w < FEATURE_WORDS; w++) {
3026 env->features[w] =
3027 x86_cpu_get_supported_feature_word(w, cpu->migratable);
3028 }
3029 }
3030
3031 for (w = 0; w < FEATURE_WORDS; w++) {
3032 cpu->env.features[w] |= plus_features[w];
3033 cpu->env.features[w] &= ~minus_features[w];
3034 }
3035
c39c0edf
EH		 3036
3037 /* CPUID[EAX=7,ECX=0].EBX always increased level automatically: */
3038 x86_cpu_adjust_feat_level(cpu, FEAT_7_0_EBX);
3039 if (cpu->full_cpuid_auto_level) {
3040 x86_cpu_adjust_feat_level(cpu, FEAT_1_EDX);
3041 x86_cpu_adjust_feat_level(cpu, FEAT_1_ECX);
3042 x86_cpu_adjust_feat_level(cpu, FEAT_6_EAX);
3043 x86_cpu_adjust_feat_level(cpu, FEAT_7_0_ECX);
3044 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0001_EDX);
3045 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0001_ECX);
3046 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0007_EDX);
3047 x86_cpu_adjust_feat_level(cpu, FEAT_C000_0001_EDX);
3048 x86_cpu_adjust_feat_level(cpu, FEAT_SVM);
3049 x86_cpu_adjust_feat_level(cpu, FEAT_XSAVE);
3050 }
3051
3052 /* Set cpuid_*level* based on cpuid_min_*level, if not explicitly set */
3053 if (env->cpuid_level == UINT32_MAX) {
3054 env->cpuid_level = env->cpuid_min_level;
3055 }
3056 if (env->cpuid_xlevel == UINT32_MAX) {
3057 env->cpuid_xlevel = env->cpuid_min_xlevel;
3058 }
3059 if (env->cpuid_xlevel2 == UINT32_MAX) {
3060 env->cpuid_xlevel2 = env->cpuid_min_xlevel2;
b34d12d1 3061 }
7a059953 3062
9997cf7b
EH		 3063 if (x86_cpu_filter_features(cpu) && cpu->enforce_cpuid) {
3064 error_setg(&local_err,
3065 kvm_enabled() ?
3066 "Host doesn't support requested features" :
3067 "TCG doesn't support requested features");
3068 goto out;
3069 }
3070
9b15cd9e
IM		 3071 /* On AMD CPUs, some CPUID[8000_0001].EDX bits must match the bits on
3072 * CPUID[1].EDX.
3073 */
e48638fd 3074 if (IS_AMD_CPU(env)) {
0514ef2f
EH		 3075 env->features[FEAT_8000_0001_EDX] &= ~CPUID_EXT2_AMD_ALIASES;
3076 env->features[FEAT_8000_0001_EDX] |= (env->features[FEAT_1_EDX]
9b15cd9e
IM		 3077 & CPUID_EXT2_AMD_ALIASES);
3078 }
3079
11f6fee5
DDAG		 3080 /* For 64bit systems think about the number of physical bits to present.
3081 * ideally this should be the same as the host; anything other than matching
3082 * the host can cause incorrect guest behaviour.
3083 * QEMU used to pick the magic value of 40 bits that corresponds to
3084 * consumer AMD devices but nothing else.
3085 */
af45907a 3086 if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
af45907a 3087 if (kvm_enabled()) {
11f6fee5
DDAG		 3088 uint32_t host_phys_bits = x86_host_phys_bits();
3089 static bool warned;
3090
3091 if (cpu->host_phys_bits) {
3092 /* The user asked for us to use the host physical bits */
3093 cpu->phys_bits = host_phys_bits;
3094 }
3095
3096 /* Print a warning if the user set it to a value that's not the
3097 * host value.
3098 */
3099 if (cpu->phys_bits != host_phys_bits && cpu->phys_bits != 0 &&
3100 !warned) {
3101 error_report("Warning: Host physical bits (%u)"
3102 " does not match phys-bits property (%u)",
3103 host_phys_bits, cpu->phys_bits);
3104 warned = true;
3105 }
3106
3107 if (cpu->phys_bits &&
3108 (cpu->phys_bits > TARGET_PHYS_ADDR_SPACE_BITS ||
3109 cpu->phys_bits < 32)) {
af45907a
DDAG		 3110 error_setg(errp, "phys-bits should be between 32 and %u "
3111 " (but is %u)",
3112 TARGET_PHYS_ADDR_SPACE_BITS, cpu->phys_bits);
3113 return;
3114 }
3115 } else {
11f6fee5 3116 if (cpu->phys_bits && cpu->phys_bits != TCG_PHYS_ADDR_BITS) {
af45907a
DDAG		 3117 error_setg(errp, "TCG only supports phys-bits=%u",
3118 TCG_PHYS_ADDR_BITS);
3119 return;
3120 }
3121 }
11f6fee5
DDAG		 3122 /* 0 means it was not explicitly set by the user (or by machine
3123 * compat_props or by the host code above). In this case, the default
3124 * is the value used by TCG (40).
3125 */
3126 if (cpu->phys_bits == 0) {
3127 cpu->phys_bits = TCG_PHYS_ADDR_BITS;
3128 }
af45907a
DDAG		 3129 } else {
3130 /* For 32 bit systems don't use the user set value, but keep
3131 * phys_bits consistent with what we tell the guest.
3132 */
3133 if (cpu->phys_bits != 0) {
3134 error_setg(errp, "phys-bits is not user-configurable in 32 bit");
3135 return;
3136 }
fefb41bf 3137
af45907a
DDAG		 3138 if (env->features[FEAT_1_EDX] & CPUID_PSE36) {
3139 cpu->phys_bits = 36;
3140 } else {
3141 cpu->phys_bits = 32;
3142 }
3143 }
42ecabaa
EH		 3144 cpu_exec_init(cs, &error_abort);
3145
57f2453a
EH		 3146 if (tcg_enabled()) {
3147 tcg_x86_init();
3148 }
3149
65dee380
IM		 3150#ifndef CONFIG_USER_ONLY
3151 qemu_register_reset(x86_cpu_machine_reset_cb, cpu);
bdeec802 3152
0514ef2f 3153 if (cpu->env.features[FEAT_1_EDX] & CPUID_APIC || smp_cpus > 1) {
d3c64d6a 3154 x86_cpu_apic_create(cpu, &local_err);
2b6f294c 3155 if (local_err != NULL) {
4dc1f449 3156 goto out;
bdeec802
IM		 3157 }
3158 }
65dee380
IM		 3159#endif
3160
7a059953 3161 mce_init(cpu);
2001d0cd
PB		 3162
3163#ifndef CONFIG_USER_ONLY
3164 if (tcg_enabled()) {
56943e8c
PM		 3165 AddressSpace *newas = g_new(AddressSpace, 1);
3166
f809c605 3167 cpu->cpu_as_mem = g_new(MemoryRegion, 1);
2001d0cd 3168 cpu->cpu_as_root = g_new(MemoryRegion, 1);
f809c605
PB		 3169
3170 /* Outer container... */
3171 memory_region_init(cpu->cpu_as_root, OBJECT(cpu), "memory", ~0ull);
2001d0cd 3172 memory_region_set_enabled(cpu->cpu_as_root, true);
f809c605
PB		 3173
3174 /* ... with two regions inside: normal system memory with low
3175 * priority, and...
3176 */
3177 memory_region_init_alias(cpu->cpu_as_mem, OBJECT(cpu), "memory",
3178 get_system_memory(), 0, ~0ull);
3179 memory_region_add_subregion_overlap(cpu->cpu_as_root, 0, cpu->cpu_as_mem, 0);
3180 memory_region_set_enabled(cpu->cpu_as_mem, true);
56943e8c 3181 address_space_init(newas, cpu->cpu_as_root, "CPU");
12ebc9a7 3182 cs->num_ases = 1;
56943e8c 3183 cpu_address_space_init(cs, newas, 0);
f809c605
PB		 3184
3185 /* ... SMRAM with higher priority, linked from /machine/smram. */
3186 cpu->machine_done.notify = x86_cpu_machine_done;
3187 qemu_add_machine_init_done_notifier(&cpu->machine_done);
2001d0cd
PB		 3188 }
3189#endif
3190
14a10fc3 3191 qemu_init_vcpu(cs);
d3c64d6a 3192
e48638fd
WH		 3193 /* Only Intel CPUs support hyperthreading. Even though QEMU fixes this
3194 * issue by adjusting CPUID_0000_0001_EBX and CPUID_8000_0008_ECX
3195 * based on inputs (sockets,cores,threads), it is still better to gives
3196 * users a warning.
3197 *
3198 * NOTE: the following code has to follow qemu_init_vcpu(). Otherwise
3199 * cs->nr_threads hasn't be populated yet and the checking is incorrect.
3200 */
3201 if (!IS_INTEL_CPU(env) && cs->nr_threads > 1 && !ht_warned) {
3202 error_report("AMD CPU doesn't support hyperthreading. Please configure"
3203 " -smp options properly.");
3204 ht_warned = true;
3205 }
3206
d3c64d6a
IM		 3207 x86_cpu_apic_realize(cpu, &local_err);
3208 if (local_err != NULL) {
3209 goto out;
3210 }
14a10fc3 3211 cpu_reset(cs);
2b6f294c 3212
4dc1f449 3213 xcc->parent_realize(dev, &local_err);
2001d0cd 3214
4dc1f449
IM		 3215out:
3216 if (local_err != NULL) {
3217 error_propagate(errp, local_err);
3218 return;
3219 }
7a059953
AF		 3220}
3221
c884776e
IM		 3222static void x86_cpu_unrealizefn(DeviceState *dev, Error **errp)
3223{
3224 X86CPU *cpu = X86_CPU(dev);
3225
3226#ifndef CONFIG_USER_ONLY
3227 cpu_remove_sync(CPU(dev));
3228 qemu_unregister_reset(x86_cpu_machine_reset_cb, dev);
3229#endif
3230
3231 if (cpu->apic_state) {
3232 object_unparent(OBJECT(cpu->apic_state));
3233 cpu->apic_state = NULL;
3234 }
3235}
3236
38e5c119
EH		 3237typedef struct BitProperty {
3238 uint32_t *ptr;
3239 uint32_t mask;
3240} BitProperty;
3241
d7bce999
EB		 3242static void x86_cpu_get_bit_prop(Object *obj, Visitor *v, const char *name,
3243 void *opaque, Error **errp)
38e5c119
EH		 3244{
3245 BitProperty *fp = opaque;
3246 bool value = (*fp->ptr & fp->mask) == fp->mask;
51e72bc1 3247 visit_type_bool(v, name, &value, errp);
38e5c119
EH		 3248}
3249
d7bce999
EB		 3250static void x86_cpu_set_bit_prop(Object *obj, Visitor *v, const char *name,
3251 void *opaque, Error **errp)
38e5c119
EH		 3252{
3253 DeviceState *dev = DEVICE(obj);
3254 BitProperty *fp = opaque;
3255 Error *local_err = NULL;
3256 bool value;
3257
3258 if (dev->realized) {
3259 qdev_prop_set_after_realize(dev, name, errp);
3260 return;
3261 }
3262
51e72bc1 3263 visit_type_bool(v, name, &value, &local_err);
38e5c119
EH		 3264 if (local_err) {
3265 error_propagate(errp, local_err);
3266 return;
3267 }
3268
3269 if (value) {
3270 *fp->ptr |= fp->mask;
3271 } else {
3272 *fp->ptr &= ~fp->mask;
3273 }
3274}
3275
3276static void x86_cpu_release_bit_prop(Object *obj, const char *name,
3277 void *opaque)
3278{
3279 BitProperty *prop = opaque;
3280 g_free(prop);
3281}
3282
3283/* Register a boolean property to get/set a single bit in a uint32_t field.
3284 *
3285 * The same property name can be registered multiple times to make it affect
3286 * multiple bits in the same FeatureWord. In that case, the getter will return
3287 * true only if all bits are set.
3288 */
3289static void x86_cpu_register_bit_prop(X86CPU *cpu,
3290 const char *prop_name,
3291 uint32_t *field,
3292 int bitnr)
3293{
3294 BitProperty *fp;
3295 ObjectProperty *op;
3296 uint32_t mask = (1UL << bitnr);
3297
3298 op = object_property_find(OBJECT(cpu), prop_name, NULL);
3299 if (op) {
3300 fp = op->opaque;
3301 assert(fp->ptr == field);
3302 fp->mask |= mask;
3303 } else {
3304 fp = g_new0(BitProperty, 1);
3305 fp->ptr = field;
3306 fp->mask = mask;
3307 object_property_add(OBJECT(cpu), prop_name, "bool",
3308 x86_cpu_get_bit_prop,
3309 x86_cpu_set_bit_prop,
3310 x86_cpu_release_bit_prop, fp, &error_abort);
3311 }
3312}
3313
3314static void x86_cpu_register_feature_bit_props(X86CPU *cpu,
3315 FeatureWord w,
3316 int bitnr)
3317{
3318 Object *obj = OBJECT(cpu);
3319 int i;
3320 char **names;
3321 FeatureWordInfo *fi = &feature_word_info[w];
3322
3323 if (!fi->feat_names) {
3324 return;
3325 }
3326 if (!fi->feat_names[bitnr]) {
3327 return;
3328 }
3329
3330 names = g_strsplit(fi->feat_names[bitnr], "|", 0);
3331
3332 feat2prop(names[0]);
3333 x86_cpu_register_bit_prop(cpu, names[0], &cpu->env.features[w], bitnr);
3334
3335 for (i = 1; names[i]; i++) {
3336 feat2prop(names[i]);
d461a44c 3337 object_property_add_alias(obj, names[i], obj, names[0],
38e5c119
EH		 3338 &error_abort);
3339 }
3340
3341 g_strfreev(names);
3342}
3343
de024815
AF		 3344static void x86_cpu_initfn(Object *obj)
3345{
55e5c285 3346 CPUState *cs = CPU(obj);
de024815 3347 X86CPU *cpu = X86_CPU(obj);
d940ee9b 3348 X86CPUClass *xcc = X86_CPU_GET_CLASS(obj);
de024815 3349 CPUX86State *env = &cpu->env;
38e5c119 3350 FeatureWord w;
de024815 3351
c05efcb1 3352 cs->env_ptr = env;
71ad61d3
AF		 3353
3354 object_property_add(obj, "family", "int",
95b8519d 3355 x86_cpuid_version_get_family,
71ad61d3 3356 x86_cpuid_version_set_family, NULL, NULL, NULL);
c5291a4f 3357 object_property_add(obj, "model", "int",
67e30c83 3358 x86_cpuid_version_get_model,
c5291a4f 3359 x86_cpuid_version_set_model, NULL, NULL, NULL);
036e2222 3360 object_property_add(obj, "stepping", "int",
35112e41 3361 x86_cpuid_version_get_stepping,
036e2222 3362 x86_cpuid_version_set_stepping, NULL, NULL, NULL);
d480e1af
AF		 3363 object_property_add_str(obj, "vendor",
3364 x86_cpuid_get_vendor,
3365 x86_cpuid_set_vendor, NULL);
938d4c25 3366 object_property_add_str(obj, "model-id",
63e886eb 3367 x86_cpuid_get_model_id,
938d4c25 3368 x86_cpuid_set_model_id, NULL);
89e48965
AF		 3369 object_property_add(obj, "tsc-frequency", "int",
3370 x86_cpuid_get_tsc_freq,
3371 x86_cpuid_set_tsc_freq, NULL, NULL, NULL);
8e8aba50
EH		 3372 object_property_add(obj, "feature-words", "X86CPUFeatureWordInfo",
3373 x86_cpu_get_feature_words,
7e5292b5
EH		 3374 NULL, NULL, (void *)env->features, NULL);
3375 object_property_add(obj, "filtered-features", "X86CPUFeatureWordInfo",
3376 x86_cpu_get_feature_words,
3377 NULL, NULL, (void *)cpu->filtered_features, NULL);
71ad61d3 3378
92067bf4 3379 cpu->hyperv_spinlock_attempts = HYPERV_SPINLOCK_NEVER_RETRY;
d65e9815 3380
38e5c119
EH		 3381 for (w = 0; w < FEATURE_WORDS; w++) {
3382 int bitnr;
3383
3384 for (bitnr = 0; bitnr < 32; bitnr++) {
3385 x86_cpu_register_feature_bit_props(cpu, w, bitnr);
3386 }
3387 }
3388
d940ee9b 3389 x86_cpu_load_def(cpu, xcc->cpu_def, &error_abort);
de024815
AF		 3390}
3391
997395d3
IM		 3392static int64_t x86_cpu_get_arch_id(CPUState *cs)
3393{
3394 X86CPU *cpu = X86_CPU(cs);
997395d3 3395
7e72a45c 3396 return cpu->apic_id;
997395d3
IM		 3397}
3398
444d5590
AF		 3399static bool x86_cpu_get_paging_enabled(const CPUState *cs)
3400{
3401 X86CPU *cpu = X86_CPU(cs);
3402
3403 return cpu->env.cr[0] & CR0_PG_MASK;
3404}
3405
f45748f1
AF		 3406static void x86_cpu_set_pc(CPUState *cs, vaddr value)
3407{
3408 X86CPU *cpu = X86_CPU(cs);
3409
3410 cpu->env.eip = value;
3411}
3412
bdf7ae5b
AF		 3413static void x86_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
3414{
3415 X86CPU *cpu = X86_CPU(cs);
3416
3417 cpu->env.eip = tb->pc - tb->cs_base;
3418}
3419
8c2e1b00
AF		 3420static bool x86_cpu_has_work(CPUState *cs)
3421{
3422 X86CPU *cpu = X86_CPU(cs);
3423 CPUX86State *env = &cpu->env;
3424
6220e900
PD		 3425 return ((cs->interrupt_request & (CPU_INTERRUPT_HARD |
3426 CPU_INTERRUPT_POLL)) &&
8c2e1b00
AF		 3427 (env->eflags & IF_MASK)) ||
3428 (cs->interrupt_request & (CPU_INTERRUPT_NMI |
3429 CPU_INTERRUPT_INIT |
3430 CPU_INTERRUPT_SIPI |
a9bad65d
PB		 3431 CPU_INTERRUPT_MCE)) ||
3432 ((cs->interrupt_request & CPU_INTERRUPT_SMI) &&
3433 !(env->hflags & HF_SMM_MASK));
8c2e1b00
AF		 3434}
3435
9337e3b6 3436static Property x86_cpu_properties[] = {
2da00e31
IM		 3437#ifdef CONFIG_USER_ONLY
3438 /* apic_id = 0 by default for *-user, see commit 9886e834 */
3439 DEFINE_PROP_UINT32("apic-id", X86CPU, apic_id, 0),
d89c2b8b
IM		 3440 DEFINE_PROP_INT32("thread-id", X86CPU, thread_id, 0),
3441 DEFINE_PROP_INT32("core-id", X86CPU, core_id, 0),
3442 DEFINE_PROP_INT32("socket-id", X86CPU, socket_id, 0),
2da00e31
IM		 3443#else
3444 DEFINE_PROP_UINT32("apic-id", X86CPU, apic_id, UNASSIGNED_APIC_ID),
d89c2b8b
IM		 3445 DEFINE_PROP_INT32("thread-id", X86CPU, thread_id, -1),
3446 DEFINE_PROP_INT32("core-id", X86CPU, core_id, -1),
3447 DEFINE_PROP_INT32("socket-id", X86CPU, socket_id, -1),
2da00e31 3448#endif
9337e3b6 3449 DEFINE_PROP_BOOL("pmu", X86CPU, enable_pmu, false),
c8f0f88e 3450 { .name = "hv-spinlocks", .info = &qdev_prop_spinlocks },
89314504 3451 DEFINE_PROP_BOOL("hv-relaxed", X86CPU, hyperv_relaxed_timing, false),
0f46685d 3452 DEFINE_PROP_BOOL("hv-vapic", X86CPU, hyperv_vapic, false),
48a5f3bc 3453 DEFINE_PROP_BOOL("hv-time", X86CPU, hyperv_time, false),
f2a53c9e 3454 DEFINE_PROP_BOOL("hv-crash", X86CPU, hyperv_crash, false),
744b8a94 3455 DEFINE_PROP_BOOL("hv-reset", X86CPU, hyperv_reset, false),
8c145d7c 3456 DEFINE_PROP_BOOL("hv-vpindex", X86CPU, hyperv_vpindex, false),
46eb8f98 3457 DEFINE_PROP_BOOL("hv-runtime", X86CPU, hyperv_runtime, false),
866eea9a 3458 DEFINE_PROP_BOOL("hv-synic", X86CPU, hyperv_synic, false),
ff99aa64 3459 DEFINE_PROP_BOOL("hv-stimer", X86CPU, hyperv_stimer, false),
15e41345 3460 DEFINE_PROP_BOOL("check", X86CPU, check_cpuid, true),
912ffc47 3461 DEFINE_PROP_BOOL("enforce", X86CPU, enforce_cpuid, false),
f522d2ac 3462 DEFINE_PROP_BOOL("kvm", X86CPU, expose_kvm, true),
af45907a 3463 DEFINE_PROP_UINT32("phys-bits", X86CPU, phys_bits, 0),
11f6fee5 3464 DEFINE_PROP_BOOL("host-phys-bits", X86CPU, host_phys_bits, false),
fcc35e7c 3465 DEFINE_PROP_BOOL("fill-mtrr-mask", X86CPU, fill_mtrr_mask, true),
c39c0edf
EH		 3466 DEFINE_PROP_UINT32("level", X86CPU, env.cpuid_level, UINT32_MAX),
3467 DEFINE_PROP_UINT32("xlevel", X86CPU, env.cpuid_xlevel, UINT32_MAX),
3468 DEFINE_PROP_UINT32("xlevel2", X86CPU, env.cpuid_xlevel2, UINT32_MAX),
3469 DEFINE_PROP_UINT32("min-level", X86CPU, env.cpuid_min_level, 0),
3470 DEFINE_PROP_UINT32("min-xlevel", X86CPU, env.cpuid_min_xlevel, 0),
3471 DEFINE_PROP_UINT32("min-xlevel2", X86CPU, env.cpuid_min_xlevel2, 0),
3472 DEFINE_PROP_BOOL("full-cpuid-auto-level", X86CPU, full_cpuid_auto_level, true),
1c4a55db 3473 DEFINE_PROP_STRING("hv-vendor-id", X86CPU, hyperv_vendor_id),
5232d00a 3474 DEFINE_PROP_BOOL("cpuid-0xb", X86CPU, enable_cpuid_0xb, true),
87f8b626 3475 DEFINE_PROP_BOOL("lmce", X86CPU, enable_lmce, false),
14c985cf 3476 DEFINE_PROP_BOOL("l3-cache", X86CPU, enable_l3_cache, true),
9337e3b6
EH		 3477 DEFINE_PROP_END_OF_LIST()
3478};
3479
5fd2087a
AF		 3480static void x86_cpu_common_class_init(ObjectClass *oc, void *data)
3481{
3482 X86CPUClass *xcc = X86_CPU_CLASS(oc);
3483 CPUClass *cc = CPU_CLASS(oc);
2b6f294c
AF		 3484 DeviceClass *dc = DEVICE_CLASS(oc);
3485
3486 xcc->parent_realize = dc->realize;
3487 dc->realize = x86_cpu_realizefn;
c884776e 3488 dc->unrealize = x86_cpu_unrealizefn;
9337e3b6 3489 dc->props = x86_cpu_properties;
5fd2087a
AF		 3490
3491 xcc->parent_reset = cc->reset;
3492 cc->reset = x86_cpu_reset;
91b1df8c 3493 cc->reset_dump_flags = CPU_DUMP_FPU | CPU_DUMP_CCOP;
f56e3a14 3494
500050d1 3495 cc->class_by_name = x86_cpu_class_by_name;
94a444b2 3496 cc->parse_features = x86_cpu_parse_featurestr;
8c2e1b00 3497 cc->has_work = x86_cpu_has_work;
97a8ea5a 3498 cc->do_interrupt = x86_cpu_do_interrupt;
42f53fea 3499 cc->cpu_exec_interrupt = x86_cpu_exec_interrupt;
878096ee 3500 cc->dump_state = x86_cpu_dump_state;
f45748f1 3501 cc->set_pc = x86_cpu_set_pc;
bdf7ae5b 3502 cc->synchronize_from_tb = x86_cpu_synchronize_from_tb;
5b50e790
AF		 3503 cc->gdb_read_register = x86_cpu_gdb_read_register;
3504 cc->gdb_write_register = x86_cpu_gdb_write_register;
444d5590
AF		 3505 cc->get_arch_id = x86_cpu_get_arch_id;
3506 cc->get_paging_enabled = x86_cpu_get_paging_enabled;
7510454e
AF		 3507#ifdef CONFIG_USER_ONLY
3508 cc->handle_mmu_fault = x86_cpu_handle_mmu_fault;
3509#else
a23bbfda 3510 cc->get_memory_mapping = x86_cpu_get_memory_mapping;
00b941e5 3511 cc->get_phys_page_debug = x86_cpu_get_phys_page_debug;
c72bf468
JF		 3512 cc->write_elf64_note = x86_cpu_write_elf64_note;
3513 cc->write_elf64_qemunote = x86_cpu_write_elf64_qemunote;
3514 cc->write_elf32_note = x86_cpu_write_elf32_note;
3515 cc->write_elf32_qemunote = x86_cpu_write_elf32_qemunote;
00b941e5 3516 cc->vmsd = &vmstate_x86_cpu;
c72bf468 3517#endif
a0e372f0 3518 cc->gdb_num_core_regs = CPU_NB_REGS * 2 + 25;
86025ee4
PM		 3519#ifndef CONFIG_USER_ONLY
3520 cc->debug_excp_handler = breakpoint_handler;
3521#endif
374e0cd4
RH		 3522 cc->cpu_exec_enter = x86_cpu_exec_enter;
3523 cc->cpu_exec_exit = x86_cpu_exec_exit;
4c315c27 3524
edd12111 3525 dc->cannot_instantiate_with_device_add_yet = false;
4c315c27
MA		 3526 /*
3527 * Reason: x86_cpu_initfn() calls cpu_exec_init(), which saves the
3528 * object in cpus -> dangling pointer after final object_unref().
3529 */
3530 dc->cannot_destroy_with_object_finalize_yet = true;
5fd2087a
AF		 3531}
3532
3533static const TypeInfo x86_cpu_type_info = {
3534 .name = TYPE_X86_CPU,
3535 .parent = TYPE_CPU,
3536 .instance_size = sizeof(X86CPU),
de024815 3537 .instance_init = x86_cpu_initfn,
d940ee9b 3538 .abstract = true,
5fd2087a
AF		 3539 .class_size = sizeof(X86CPUClass),
3540 .class_init = x86_cpu_common_class_init,
3541};
3542
3543static void x86_cpu_register_types(void)
3544{
d940ee9b
EH		 3545 int i;
3546
5fd2087a 3547 type_register_static(&x86_cpu_type_info);
d940ee9b
EH		 3548 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
3549 x86_register_cpudef_type(&builtin_x86_defs[i]);
3550 }
3551#ifdef CONFIG_KVM
3552 type_register_static(&host_x86_cpu_type_info);
3553#endif
5fd2087a
AF		 3554}
3555
3556type_init(x86_cpu_register_types)
QEMU mirror