]> git.proxmox.com Git - mirror_qemu.git/blame - target/i386/cpu.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
i386: Fix up the Node id for CPUID_8000_001E
[mirror_qemu.git] / target / i386 / cpu.c
CommitLineData
c6dc6f63
AP		 1/*
2 * i386 CPUID helper functions
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
e688df6b 19
1ef26b1f 20#include "qemu/osdep.h"
f348b6d1 21#include "qemu/cutils.h"
631be321 22#include "qemu/bitops.h"
c6dc6f63
AP		 23
24#include "cpu.h"
63c91552 25#include "exec/exec-all.h"
9c17d615 26#include "sysemu/kvm.h"
d6dcc558 27#include "sysemu/hvf.h"
8932cfdf 28#include "sysemu/cpus.h"
50a2c6e5 29#include "kvm_i386.h"
6cb8f2a6 30#include "sev_i386.h"
c6dc6f63 31
d49b6836 32#include "qemu/error-report.h"
1de7afc9
PB		 33#include "qemu/option.h"
34#include "qemu/config-file.h"
e688df6b 35#include "qapi/error.h"
112ed241
MA		 36#include "qapi/qapi-visit-misc.h"
37#include "qapi/qapi-visit-run-state.h"
452fcdbc 38#include "qapi/qmp/qdict.h"
7b1b5d19 39#include "qapi/qmp/qerror.h"
7b1b5d19 40#include "qapi/visitor.h"
f99fd7ca 41#include "qom/qom-qobject.h"
9c17d615 42#include "sysemu/arch_init.h"
71ad61d3 43
1814eab6 44#include "standard-headers/asm-x86/kvm_para.h"
65dee380 45
9c17d615 46#include "sysemu/sysemu.h"
53a89e26 47#include "hw/qdev-properties.h"
5232d00a 48#include "hw/i386/topology.h"
bdeec802 49#ifndef CONFIG_USER_ONLY
2001d0cd 50#include "exec/address-spaces.h"
741da0d3 51#include "hw/hw.h"
0d09e41a 52#include "hw/xen/xen.h"
0d09e41a 53#include "hw/i386/apic_internal.h"
bdeec802
IM		 54#endif
55
b666d2a4
RH		 56#include "disas/capstone.h"
57
7e3482f8
EH		 58/* Helpers for building CPUID[2] descriptors: */
59
60struct CPUID2CacheDescriptorInfo {
61 enum CacheType type;
62 int level;
63 int size;
64 int line_size;
65 int associativity;
66};
5e891bf8 67
7e3482f8
EH		 68#define KiB 1024
69#define MiB (1024 * 1024)
5e891bf8 70
7e3482f8
EH		 71/*
72 * Known CPUID 2 cache descriptors.
73 * From Intel SDM Volume 2A, CPUID instruction
74 */
75struct CPUID2CacheDescriptorInfo cpuid2_cache_descriptors[] = {
76 [0x06] = { .level = 1, .type = ICACHE, .size = 8 * KiB,
77 .associativity = 4, .line_size = 32, },
78 [0x08] = { .level = 1, .type = ICACHE, .size = 16 * KiB,
79 .associativity = 4, .line_size = 32, },
80 [0x09] = { .level = 1, .type = ICACHE, .size = 32 * KiB,
81 .associativity = 4, .line_size = 64, },
82 [0x0A] = { .level = 1, .type = DCACHE, .size = 8 * KiB,
83 .associativity = 2, .line_size = 32, },
84 [0x0C] = { .level = 1, .type = DCACHE, .size = 16 * KiB,
85 .associativity = 4, .line_size = 32, },
86 [0x0D] = { .level = 1, .type = DCACHE, .size = 16 * KiB,
87 .associativity = 4, .line_size = 64, },
88 [0x0E] = { .level = 1, .type = DCACHE, .size = 24 * KiB,
89 .associativity = 6, .line_size = 64, },
90 [0x1D] = { .level = 2, .type = UNIFIED_CACHE, .size = 128 * KiB,
91 .associativity = 2, .line_size = 64, },
92 [0x21] = { .level = 2, .type = UNIFIED_CACHE, .size = 256 * KiB,
93 .associativity = 8, .line_size = 64, },
94 /* lines per sector is not supported cpuid2_cache_descriptor(),
95 * so descriptors 0x22, 0x23 are not included
96 */
97 [0x24] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
98 .associativity = 16, .line_size = 64, },
99 /* lines per sector is not supported cpuid2_cache_descriptor(),
100 * so descriptors 0x25, 0x20 are not included
101 */
102 [0x2C] = { .level = 1, .type = DCACHE, .size = 32 * KiB,
103 .associativity = 8, .line_size = 64, },
104 [0x30] = { .level = 1, .type = ICACHE, .size = 32 * KiB,
105 .associativity = 8, .line_size = 64, },
106 [0x41] = { .level = 2, .type = UNIFIED_CACHE, .size = 128 * KiB,
107 .associativity = 4, .line_size = 32, },
108 [0x42] = { .level = 2, .type = UNIFIED_CACHE, .size = 256 * KiB,
109 .associativity = 4, .line_size = 32, },
110 [0x43] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
111 .associativity = 4, .line_size = 32, },
112 [0x44] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
113 .associativity = 4, .line_size = 32, },
114 [0x45] = { .level = 2, .type = UNIFIED_CACHE, .size = 2 * MiB,
115 .associativity = 4, .line_size = 32, },
116 [0x46] = { .level = 3, .type = UNIFIED_CACHE, .size = 4 * MiB,
117 .associativity = 4, .line_size = 64, },
118 [0x47] = { .level = 3, .type = UNIFIED_CACHE, .size = 8 * MiB,
119 .associativity = 8, .line_size = 64, },
120 [0x48] = { .level = 2, .type = UNIFIED_CACHE, .size = 3 * MiB,
121 .associativity = 12, .line_size = 64, },
122 /* Descriptor 0x49 depends on CPU family/model, so it is not included */
123 [0x4A] = { .level = 3, .type = UNIFIED_CACHE, .size = 6 * MiB,
124 .associativity = 12, .line_size = 64, },
125 [0x4B] = { .level = 3, .type = UNIFIED_CACHE, .size = 8 * MiB,
126 .associativity = 16, .line_size = 64, },
127 [0x4C] = { .level = 3, .type = UNIFIED_CACHE, .size = 12 * MiB,
128 .associativity = 12, .line_size = 64, },
129 [0x4D] = { .level = 3, .type = UNIFIED_CACHE, .size = 16 * MiB,
130 .associativity = 16, .line_size = 64, },
131 [0x4E] = { .level = 2, .type = UNIFIED_CACHE, .size = 6 * MiB,
132 .associativity = 24, .line_size = 64, },
133 [0x60] = { .level = 1, .type = DCACHE, .size = 16 * KiB,
134 .associativity = 8, .line_size = 64, },
135 [0x66] = { .level = 1, .type = DCACHE, .size = 8 * KiB,
136 .associativity = 4, .line_size = 64, },
137 [0x67] = { .level = 1, .type = DCACHE, .size = 16 * KiB,
138 .associativity = 4, .line_size = 64, },
139 [0x68] = { .level = 1, .type = DCACHE, .size = 32 * KiB,
140 .associativity = 4, .line_size = 64, },
141 [0x78] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
142 .associativity = 4, .line_size = 64, },
143 /* lines per sector is not supported cpuid2_cache_descriptor(),
144 * so descriptors 0x79, 0x7A, 0x7B, 0x7C are not included.
145 */
146 [0x7D] = { .level = 2, .type = UNIFIED_CACHE, .size = 2 * MiB,
147 .associativity = 8, .line_size = 64, },
148 [0x7F] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
149 .associativity = 2, .line_size = 64, },
150 [0x80] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
151 .associativity = 8, .line_size = 64, },
152 [0x82] = { .level = 2, .type = UNIFIED_CACHE, .size = 256 * KiB,
153 .associativity = 8, .line_size = 32, },
154 [0x83] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
155 .associativity = 8, .line_size = 32, },
156 [0x84] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
157 .associativity = 8, .line_size = 32, },
158 [0x85] = { .level = 2, .type = UNIFIED_CACHE, .size = 2 * MiB,
159 .associativity = 8, .line_size = 32, },
160 [0x86] = { .level = 2, .type = UNIFIED_CACHE, .size = 512 * KiB,
161 .associativity = 4, .line_size = 64, },
162 [0x87] = { .level = 2, .type = UNIFIED_CACHE, .size = 1 * MiB,
163 .associativity = 8, .line_size = 64, },
164 [0xD0] = { .level = 3, .type = UNIFIED_CACHE, .size = 512 * KiB,
165 .associativity = 4, .line_size = 64, },
166 [0xD1] = { .level = 3, .type = UNIFIED_CACHE, .size = 1 * MiB,
167 .associativity = 4, .line_size = 64, },
168 [0xD2] = { .level = 3, .type = UNIFIED_CACHE, .size = 2 * MiB,
169 .associativity = 4, .line_size = 64, },
170 [0xD6] = { .level = 3, .type = UNIFIED_CACHE, .size = 1 * MiB,
171 .associativity = 8, .line_size = 64, },
172 [0xD7] = { .level = 3, .type = UNIFIED_CACHE, .size = 2 * MiB,
173 .associativity = 8, .line_size = 64, },
174 [0xD8] = { .level = 3, .type = UNIFIED_CACHE, .size = 4 * MiB,
175 .associativity = 8, .line_size = 64, },
176 [0xDC] = { .level = 3, .type = UNIFIED_CACHE, .size = 1.5 * MiB,
177 .associativity = 12, .line_size = 64, },
178 [0xDD] = { .level = 3, .type = UNIFIED_CACHE, .size = 3 * MiB,
179 .associativity = 12, .line_size = 64, },
180 [0xDE] = { .level = 3, .type = UNIFIED_CACHE, .size = 6 * MiB,
181 .associativity = 12, .line_size = 64, },
182 [0xE2] = { .level = 3, .type = UNIFIED_CACHE, .size = 2 * MiB,
183 .associativity = 16, .line_size = 64, },
184 [0xE3] = { .level = 3, .type = UNIFIED_CACHE, .size = 4 * MiB,
185 .associativity = 16, .line_size = 64, },
186 [0xE4] = { .level = 3, .type = UNIFIED_CACHE, .size = 8 * MiB,
187 .associativity = 16, .line_size = 64, },
188 [0xEA] = { .level = 3, .type = UNIFIED_CACHE, .size = 12 * MiB,
189 .associativity = 24, .line_size = 64, },
190 [0xEB] = { .level = 3, .type = UNIFIED_CACHE, .size = 18 * MiB,
191 .associativity = 24, .line_size = 64, },
192 [0xEC] = { .level = 3, .type = UNIFIED_CACHE, .size = 24 * MiB,
193 .associativity = 24, .line_size = 64, },
194};
195
196/*
197 * "CPUID leaf 2 does not report cache descriptor information,
198 * use CPUID leaf 4 to query cache parameters"
199 */
200#define CACHE_DESCRIPTOR_UNAVAILABLE 0xFF
5e891bf8 201
7e3482f8
EH		 202/*
203 * Return a CPUID 2 cache descriptor for a given cache.
204 * If no known descriptor is found, return CACHE_DESCRIPTOR_UNAVAILABLE
205 */
206static uint8_t cpuid2_cache_descriptor(CPUCacheInfo *cache)
207{
208 int i;
209
210 assert(cache->size > 0);
211 assert(cache->level > 0);
212 assert(cache->line_size > 0);
213 assert(cache->associativity > 0);
214 for (i = 0; i < ARRAY_SIZE(cpuid2_cache_descriptors); i++) {
215 struct CPUID2CacheDescriptorInfo *d = &cpuid2_cache_descriptors[i];
216 if (d->level == cache->level && d->type == cache->type &&
217 d->size == cache->size && d->line_size == cache->line_size &&
218 d->associativity == cache->associativity) {
219 return i;
220 }
221 }
5e891bf8 222
7e3482f8
EH		 223 return CACHE_DESCRIPTOR_UNAVAILABLE;
224}
5e891bf8
EH		 225
226/* CPUID Leaf 4 constants: */
227
228/* EAX: */
7e3482f8
EH		 229#define CACHE_TYPE_D 1
230#define CACHE_TYPE_I 2
231#define CACHE_TYPE_UNIFIED 3
5e891bf8 232
7e3482f8 233#define CACHE_LEVEL(l) (l << 5)
5e891bf8 234
7e3482f8 235#define CACHE_SELF_INIT_LEVEL (1 << 8)
5e891bf8
EH		 236
237/* EDX: */
7e3482f8
EH		 238#define CACHE_NO_INVD_SHARING (1 << 0)
239#define CACHE_INCLUSIVE (1 << 1)
240#define CACHE_COMPLEX_IDX (1 << 2)
241
242/* Encode CacheType for CPUID[4].EAX */
243#define CACHE_TYPE(t) (((t) == DCACHE) ? CACHE_TYPE_D : \
244 ((t) == ICACHE) ? CACHE_TYPE_I : \
245 ((t) == UNIFIED_CACHE) ? CACHE_TYPE_UNIFIED : \
246 0 /* Invalid value */)
247
248
249/* Encode cache info for CPUID[4] */
250static void encode_cache_cpuid4(CPUCacheInfo *cache,
251 int num_apic_ids, int num_cores,
252 uint32_t *eax, uint32_t *ebx,
253 uint32_t *ecx, uint32_t *edx)
254{
255 assert(cache->size == cache->line_size * cache->associativity *
256 cache->partitions * cache->sets);
257
258 assert(num_apic_ids > 0);
259 *eax = CACHE_TYPE(cache->type) |
260 CACHE_LEVEL(cache->level) |
261 (cache->self_init ? CACHE_SELF_INIT_LEVEL : 0) |
262 ((num_cores - 1) << 26) |
263 ((num_apic_ids - 1) << 14);
264
265 assert(cache->line_size > 0);
266 assert(cache->partitions > 0);
267 assert(cache->associativity > 0);
268 /* We don't implement fully-associative caches */
269 assert(cache->associativity < cache->sets);
270 *ebx = (cache->line_size - 1) |
271 ((cache->partitions - 1) << 12) |
272 ((cache->associativity - 1) << 22);
273
274 assert(cache->sets > 0);
275 *ecx = cache->sets - 1;
276
277 *edx = (cache->no_invd_sharing ? CACHE_NO_INVD_SHARING : 0) |
278 (cache->inclusive ? CACHE_INCLUSIVE : 0) |
279 (cache->complex_indexing ? CACHE_COMPLEX_IDX : 0);
280}
281
282/* Encode cache info for CPUID[0x80000005].ECX or CPUID[0x80000005].EDX */
283static uint32_t encode_cache_cpuid80000005(CPUCacheInfo *cache)
284{
285 assert(cache->size % 1024 == 0);
286 assert(cache->lines_per_tag > 0);
287 assert(cache->associativity > 0);
288 assert(cache->line_size > 0);
289 return ((cache->size / 1024) << 24) | (cache->associativity << 16) |
290 (cache->lines_per_tag << 8) | (cache->line_size);
291}
5e891bf8
EH		 292
293#define ASSOC_FULL 0xFF
294
295/* AMD associativity encoding used on CPUID Leaf 0x80000006: */
296#define AMD_ENC_ASSOC(a) (a <= 1 ? a : \
297 a == 2 ? 0x2 : \
298 a == 4 ? 0x4 : \
299 a == 8 ? 0x6 : \
300 a == 16 ? 0x8 : \
301 a == 32 ? 0xA : \
302 a == 48 ? 0xB : \
303 a == 64 ? 0xC : \
304 a == 96 ? 0xD : \
305 a == 128 ? 0xE : \
306 a == ASSOC_FULL ? 0xF : \
307 0 /* invalid value */)
308
7e3482f8
EH		 309/*
310 * Encode cache info for CPUID[0x80000006].ECX and CPUID[0x80000006].EDX
311 * @l3 can be NULL.
312 */
313static void encode_cache_cpuid80000006(CPUCacheInfo *l2,
314 CPUCacheInfo *l3,
315 uint32_t *ecx, uint32_t *edx)
316{
317 assert(l2->size % 1024 == 0);
318 assert(l2->associativity > 0);
319 assert(l2->lines_per_tag > 0);
320 assert(l2->line_size > 0);
321 *ecx = ((l2->size / 1024) << 16) |
322 (AMD_ENC_ASSOC(l2->associativity) << 12) |
323 (l2->lines_per_tag << 8) | (l2->line_size);
324
325 if (l3) {
326 assert(l3->size % (512 * 1024) == 0);
327 assert(l3->associativity > 0);
328 assert(l3->lines_per_tag > 0);
329 assert(l3->line_size > 0);
330 *edx = ((l3->size / (512 * 1024)) << 18) |
331 (AMD_ENC_ASSOC(l3->associativity) << 12) |
332 (l3->lines_per_tag << 8) | (l3->line_size);
333 } else {
334 *edx = 0;
335 }
336}
5e891bf8 337
8f4202fb
BM		 338/*
339 * Definitions used for building CPUID Leaf 0x8000001D and 0x8000001E
340 * Please refer to the AMD64 Architecture Programmer’s Manual Volume 3.
341 * Define the constants to build the cpu topology. Right now, TOPOEXT
342 * feature is enabled only on EPYC. So, these constants are based on
343 * EPYC supported configurations. We may need to handle the cases if
344 * these values change in future.
345 */
346/* Maximum core complexes in a node */
347#define MAX_CCX 2
348/* Maximum cores in a core complex */
349#define MAX_CORES_IN_CCX 4
350/* Maximum cores in a node */
351#define MAX_CORES_IN_NODE 8
352/* Maximum nodes in a socket */
353#define MAX_NODES_PER_SOCKET 4
354
355/*
356 * Figure out the number of nodes required to build this config.
357 * Max cores in a node is 8
358 */
359static int nodes_in_socket(int nr_cores)
360{
361 int nodes;
362
363 nodes = DIV_ROUND_UP(nr_cores, MAX_CORES_IN_NODE);
364
365 /* Hardware does not support config with 3 nodes, return 4 in that case */
366 return (nodes == 3) ? 4 : nodes;
367}
368
369/*
370 * Decide the number of cores in a core complex with the given nr_cores using
371 * following set constants MAX_CCX, MAX_CORES_IN_CCX, MAX_CORES_IN_NODE and
372 * MAX_NODES_PER_SOCKET. Maintain symmetry as much as possible
373 * L3 cache is shared across all cores in a core complex. So, this will also
374 * tell us how many cores are sharing the L3 cache.
375 */
376static int cores_in_core_complex(int nr_cores)
377{
378 int nodes;
379
380 /* Check if we can fit all the cores in one core complex */
381 if (nr_cores <= MAX_CORES_IN_CCX) {
382 return nr_cores;
383 }
384 /* Get the number of nodes required to build this config */
385 nodes = nodes_in_socket(nr_cores);
386
387 /*
388 * Divide the cores accros all the core complexes
389 * Return rounded up value
390 */
391 return DIV_ROUND_UP(nr_cores, nodes * MAX_CCX);
392}
393
394/* Encode cache info for CPUID[8000001D] */
395static void encode_cache_cpuid8000001d(CPUCacheInfo *cache, CPUState *cs,
396 uint32_t *eax, uint32_t *ebx,
397 uint32_t *ecx, uint32_t *edx)
398{
399 uint32_t l3_cores;
400 assert(cache->size == cache->line_size * cache->associativity *
401 cache->partitions * cache->sets);
402
403 *eax = CACHE_TYPE(cache->type) | CACHE_LEVEL(cache->level) |
404 (cache->self_init ? CACHE_SELF_INIT_LEVEL : 0);
405
406 /* L3 is shared among multiple cores */
407 if (cache->level == 3) {
408 l3_cores = cores_in_core_complex(cs->nr_cores);
409 *eax |= ((l3_cores * cs->nr_threads) - 1) << 14;
410 } else {
411 *eax |= ((cs->nr_threads - 1) << 14);
412 }
413
414 assert(cache->line_size > 0);
415 assert(cache->partitions > 0);
416 assert(cache->associativity > 0);
417 /* We don't implement fully-associative caches */
418 assert(cache->associativity < cache->sets);
419 *ebx = (cache->line_size - 1) |
420 ((cache->partitions - 1) << 12) |
421 ((cache->associativity - 1) << 22);
422
423 assert(cache->sets > 0);
424 *ecx = cache->sets - 1;
425
426 *edx = (cache->no_invd_sharing ? CACHE_NO_INVD_SHARING : 0) |
427 (cache->inclusive ? CACHE_INCLUSIVE : 0) |
428 (cache->complex_indexing ? CACHE_COMPLEX_IDX : 0);
429}
430
ed78467a
BM		 431/* Data structure to hold the configuration info for a given core index */
432struct core_topology {
433 /* core complex id of the current core index */
434 int ccx_id;
435 /*
436 * Adjusted core index for this core in the topology
437 * This can be 0,1,2,3 with max 4 cores in a core complex
438 */
439 int core_id;
440 /* Node id for this core index */
441 int node_id;
442 /* Number of nodes in this config */
443 int num_nodes;
444};
445
446/*
447 * Build the configuration closely match the EPYC hardware. Using the EPYC
448 * hardware configuration values (MAX_CCX, MAX_CORES_IN_CCX, MAX_CORES_IN_NODE)
449 * right now. This could change in future.
450 * nr_cores : Total number of cores in the config
451 * core_id : Core index of the current CPU
452 * topo : Data structure to hold all the config info for this core index
453 */
454static void build_core_topology(int nr_cores, int core_id,
455 struct core_topology *topo)
456{
457 int nodes, cores_in_ccx;
458
459 /* First get the number of nodes required */
460 nodes = nodes_in_socket(nr_cores);
461
462 cores_in_ccx = cores_in_core_complex(nr_cores);
463
464 topo->node_id = core_id / (cores_in_ccx * MAX_CCX);
465 topo->ccx_id = (core_id % (cores_in_ccx * MAX_CCX)) / cores_in_ccx;
466 topo->core_id = core_id % cores_in_ccx;
467 topo->num_nodes = nodes;
468}
469
470/* Encode cache info for CPUID[8000001E] */
471static void encode_topo_cpuid8000001e(CPUState *cs, X86CPU *cpu,
472 uint32_t *eax, uint32_t *ebx,
473 uint32_t *ecx, uint32_t *edx)
474{
475 struct core_topology topo = {0};
631be321
BM		 476 unsigned long nodes;
477 int shift;
ed78467a
BM		 478
479 build_core_topology(cs->nr_cores, cpu->core_id, &topo);
480 *eax = cpu->apic_id;
481 /*
482 * CPUID_Fn8000001E_EBX
483 * 31:16 Reserved
484 * 15:8 Threads per core (The number of threads per core is
485 * Threads per core + 1)
486 * 7:0 Core id (see bit decoding below)
487 * SMT:
488 * 4:3 node id
489 * 2 Core complex id
490 * 1:0 Core id
491 * Non SMT:
492 * 5:4 node id
493 * 3 Core complex id
494 * 1:0 Core id
495 */
496 if (cs->nr_threads - 1) {
497 *ebx = ((cs->nr_threads - 1) << 8) | (topo.node_id << 3) |
498 (topo.ccx_id << 2) | topo.core_id;
499 } else {
500 *ebx = (topo.node_id << 4) | (topo.ccx_id << 3) | topo.core_id;
501 }
502 /*
503 * CPUID_Fn8000001E_ECX
504 * 31:11 Reserved
505 * 10:8 Nodes per processor (Nodes per processor is number of nodes + 1)
506 * 7:0 Node id (see bit decoding below)
507 * 2 Socket id
508 * 1:0 Node id
509 */
631be321
BM		 510 if (topo.num_nodes <= 4) {
511 *ecx = ((topo.num_nodes - 1) << 8) | (cpu->socket_id << 2) |
512 topo.node_id;
513 } else {
514 /*
515 * Node id fix up. Actual hardware supports up to 4 nodes. But with
516 * more than 32 cores, we may end up with more than 4 nodes.
517 * Node id is a combination of socket id and node id. Only requirement
518 * here is that this number should be unique accross the system.
519 * Shift the socket id to accommodate more nodes. We dont expect both
520 * socket id and node id to be big number at the same time. This is not
521 * an ideal config but we need to to support it. Max nodes we can have
522 * is 32 (255/8) with 8 cores per node and 255 max cores. We only need
523 * 5 bits for nodes. Find the left most set bit to represent the total
524 * number of nodes. find_last_bit returns last set bit(0 based). Left
525 * shift(+1) the socket id to represent all the nodes.
526 */
527 nodes = topo.num_nodes - 1;
528 shift = find_last_bit(&nodes, 8);
529 *ecx = ((topo.num_nodes - 1) << 8) | (cpu->socket_id << (shift + 1)) |
530 topo.node_id;
531 }
ed78467a
BM		 532 *edx = 0;
533}
534
ab8f992e
BM		 535/*
536 * Definitions of the hardcoded cache entries we expose:
537 * These are legacy cache values. If there is a need to change any
538 * of these values please use builtin_x86_defs
539 */
5e891bf8
EH		 540
541/* L1 data cache: */
ab8f992e 542static CPUCacheInfo legacy_l1d_cache = {
7e3482f8
EH		 543 .type = DCACHE,
544 .level = 1,
545 .size = 32 * KiB,
546 .self_init = 1,
547 .line_size = 64,
548 .associativity = 8,
549 .sets = 64,
550 .partitions = 1,
551 .no_invd_sharing = true,
552};
553
5e891bf8 554/*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
ab8f992e 555static CPUCacheInfo legacy_l1d_cache_amd = {
7e3482f8
EH		 556 .type = DCACHE,
557 .level = 1,
558 .size = 64 * KiB,
559 .self_init = 1,
560 .line_size = 64,
561 .associativity = 2,
562 .sets = 512,
563 .partitions = 1,
564 .lines_per_tag = 1,
565 .no_invd_sharing = true,
566};
5e891bf8
EH		 567
568/* L1 instruction cache: */
ab8f992e 569static CPUCacheInfo legacy_l1i_cache = {
7e3482f8
EH		 570 .type = ICACHE,
571 .level = 1,
572 .size = 32 * KiB,
573 .self_init = 1,
574 .line_size = 64,
575 .associativity = 8,
576 .sets = 64,
577 .partitions = 1,
578 .no_invd_sharing = true,
579};
580
5e891bf8 581/*FIXME: CPUID leaf 0x80000005 is inconsistent with leaves 2 & 4 */
ab8f992e 582static CPUCacheInfo legacy_l1i_cache_amd = {
7e3482f8
EH		 583 .type = ICACHE,
584 .level = 1,
585 .size = 64 * KiB,
586 .self_init = 1,
587 .line_size = 64,
588 .associativity = 2,
589 .sets = 512,
590 .partitions = 1,
591 .lines_per_tag = 1,
592 .no_invd_sharing = true,
593};
5e891bf8
EH		 594
595/* Level 2 unified cache: */
ab8f992e 596static CPUCacheInfo legacy_l2_cache = {
7e3482f8
EH		 597 .type = UNIFIED_CACHE,
598 .level = 2,
599 .size = 4 * MiB,
600 .self_init = 1,
601 .line_size = 64,
602 .associativity = 16,
603 .sets = 4096,
604 .partitions = 1,
605 .no_invd_sharing = true,
606};
607
5e891bf8 608/*FIXME: CPUID leaf 2 descriptor is inconsistent with CPUID leaf 4 */
ab8f992e 609static CPUCacheInfo legacy_l2_cache_cpuid2 = {
7e3482f8
EH		 610 .type = UNIFIED_CACHE,
611 .level = 2,
612 .size = 2 * MiB,
613 .line_size = 64,
614 .associativity = 8,
615};
616
617
5e891bf8 618/*FIXME: CPUID leaf 0x80000006 is inconsistent with leaves 2 & 4 */
ab8f992e 619static CPUCacheInfo legacy_l2_cache_amd = {
7e3482f8
EH		 620 .type = UNIFIED_CACHE,
621 .level = 2,
622 .size = 512 * KiB,
623 .line_size = 64,
624 .lines_per_tag = 1,
625 .associativity = 16,
626 .sets = 512,
627 .partitions = 1,
628};
5e891bf8 629
14c985cf 630/* Level 3 unified cache: */
ab8f992e 631static CPUCacheInfo legacy_l3_cache = {
7e3482f8
EH		 632 .type = UNIFIED_CACHE,
633 .level = 3,
634 .size = 16 * MiB,
635 .line_size = 64,
636 .associativity = 16,
637 .sets = 16384,
638 .partitions = 1,
639 .lines_per_tag = 1,
640 .self_init = true,
641 .inclusive = true,
642 .complex_indexing = true,
643};
5e891bf8
EH		 644
645/* TLB definitions: */
646
647#define L1_DTLB_2M_ASSOC 1
648#define L1_DTLB_2M_ENTRIES 255
649#define L1_DTLB_4K_ASSOC 1
650#define L1_DTLB_4K_ENTRIES 255
651
652#define L1_ITLB_2M_ASSOC 1
653#define L1_ITLB_2M_ENTRIES 255
654#define L1_ITLB_4K_ASSOC 1
655#define L1_ITLB_4K_ENTRIES 255
656
657#define L2_DTLB_2M_ASSOC 0 /* disabled */
658#define L2_DTLB_2M_ENTRIES 0 /* disabled */
659#define L2_DTLB_4K_ASSOC 4
660#define L2_DTLB_4K_ENTRIES 512
661
662#define L2_ITLB_2M_ASSOC 0 /* disabled */
663#define L2_ITLB_2M_ENTRIES 0 /* disabled */
664#define L2_ITLB_4K_ASSOC 4
665#define L2_ITLB_4K_ENTRIES 512
666
e37a5c7f
CP		 667/* CPUID Leaf 0x14 constants: */
668#define INTEL_PT_MAX_SUBLEAF 0x1
669/*
670 * bit[00]: IA32_RTIT_CTL.CR3 filter can be set to 1 and IA32_RTIT_CR3_MATCH
671 * MSR can be accessed;
672 * bit[01]: Support Configurable PSB and Cycle-Accurate Mode;
673 * bit[02]: Support IP Filtering, TraceStop filtering, and preservation
674 * of Intel PT MSRs across warm reset;
675 * bit[03]: Support MTC timing packet and suppression of COFI-based packets;
676 */
677#define INTEL_PT_MINIMAL_EBX 0xf
678/*
679 * bit[00]: Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1 and
680 * IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be
681 * accessed;
682 * bit[01]: ToPA tables can hold any number of output entries, up to the
683 * maximum allowed by the MaskOrTableOffset field of
684 * IA32_RTIT_OUTPUT_MASK_PTRS;
685 * bit[02]: Support Single-Range Output scheme;
686 */
687#define INTEL_PT_MINIMAL_ECX 0x7
c078ca96
LK		 688/* generated packets which contain IP payloads have LIP values */
689#define INTEL_PT_IP_LIP (1 << 31)
e37a5c7f
CP		 690#define INTEL_PT_ADDR_RANGES_NUM 0x2 /* Number of configurable address ranges */
691#define INTEL_PT_ADDR_RANGES_NUM_MASK 0x3
692#define INTEL_PT_MTC_BITMAP (0x0249 << 16) /* Support ART(0,3,6,9) */
693#define INTEL_PT_CYCLE_BITMAP 0x1fff /* Support 0,2^(0~11) */
694#define INTEL_PT_PSB_BITMAP (0x003f << 16) /* Support 2K,4K,8K,16K,32K,64K */
5e891bf8 695
99b88a17
IM		 696static void x86_cpu_vendor_words2str(char *dst, uint32_t vendor1,
697 uint32_t vendor2, uint32_t vendor3)
698{
699 int i;
700 for (i = 0; i < 4; i++) {
701 dst[i] = vendor1 >> (8 * i);
702 dst[i + 4] = vendor2 >> (8 * i);
703 dst[i + 8] = vendor3 >> (8 * i);
704 }
705 dst[CPUID_VENDOR_SZ] = '\0';
706}
707
621626ce
EH		 708#define I486_FEATURES (CPUID_FP87 | CPUID_VME | CPUID_PSE)
709#define PENTIUM_FEATURES (I486_FEATURES | CPUID_DE | CPUID_TSC | \
710 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_MMX | CPUID_APIC)
711#define PENTIUM2_FEATURES (PENTIUM_FEATURES | CPUID_PAE | CPUID_SEP | \
712 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
713 CPUID_PSE36 | CPUID_FXSR)
714#define PENTIUM3_FEATURES (PENTIUM2_FEATURES | CPUID_SSE)
715#define PPRO_FEATURES (CPUID_FP87 | CPUID_DE | CPUID_PSE | CPUID_TSC | \
716 CPUID_MSR | CPUID_MCE | CPUID_CX8 | CPUID_PGE | CPUID_CMOV | \
717 CPUID_PAT | CPUID_FXSR | CPUID_MMX | CPUID_SSE | CPUID_SSE2 | \
718 CPUID_PAE | CPUID_SEP | CPUID_APIC)
719
720#define TCG_FEATURES (CPUID_FP87 | CPUID_PSE | CPUID_TSC | CPUID_MSR | \
721 CPUID_PAE | CPUID_MCE | CPUID_CX8 | CPUID_APIC | CPUID_SEP | \
722 CPUID_MTRR | CPUID_PGE | CPUID_MCA | CPUID_CMOV | CPUID_PAT | \
723 CPUID_PSE36 | CPUID_CLFLUSH | CPUID_ACPI | CPUID_MMX | \
b6c5a6f0 724 CPUID_FXSR | CPUID_SSE | CPUID_SSE2 | CPUID_SS | CPUID_DE)
621626ce
EH		 725 /* partly implemented:
726 CPUID_MTRR, CPUID_MCA, CPUID_CLFLUSH (needed for Win64) */
727 /* missing:
728 CPUID_VME, CPUID_DTS, CPUID_SS, CPUID_HT, CPUID_TM, CPUID_PBE */
729#define TCG_EXT_FEATURES (CPUID_EXT_SSE3 | CPUID_EXT_PCLMULQDQ | \
730 CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 | CPUID_EXT_CX16 | \
731 CPUID_EXT_SSE41 | CPUID_EXT_SSE42 | CPUID_EXT_POPCNT | \
19dc85db 732 CPUID_EXT_XSAVE | /* CPUID_EXT_OSXSAVE is dynamic */ \
621626ce
EH		 733 CPUID_EXT_MOVBE | CPUID_EXT_AES | CPUID_EXT_HYPERVISOR)
734 /* missing:
735 CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_VMX, CPUID_EXT_SMX,
736 CPUID_EXT_EST, CPUID_EXT_TM2, CPUID_EXT_CID, CPUID_EXT_FMA,
737 CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_PCID, CPUID_EXT_DCA,
19dc85db
RH		 738 CPUID_EXT_X2APIC, CPUID_EXT_TSC_DEADLINE_TIMER, CPUID_EXT_AVX,
739 CPUID_EXT_F16C, CPUID_EXT_RDRAND */
621626ce
EH		 740
741#ifdef TARGET_X86_64
742#define TCG_EXT2_X86_64_FEATURES (CPUID_EXT2_SYSCALL | CPUID_EXT2_LM)
743#else
744#define TCG_EXT2_X86_64_FEATURES 0
745#endif
746
747#define TCG_EXT2_FEATURES ((TCG_FEATURES & CPUID_EXT2_AMD_ALIASES) | \
748 CPUID_EXT2_NX | CPUID_EXT2_MMXEXT | CPUID_EXT2_RDTSCP | \
749 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_PDPE1GB | \
750 TCG_EXT2_X86_64_FEATURES)
751#define TCG_EXT3_FEATURES (CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM | \
752 CPUID_EXT3_CR8LEG | CPUID_EXT3_ABM | CPUID_EXT3_SSE4A)
753#define TCG_EXT4_FEATURES 0
754#define TCG_SVM_FEATURES 0
755#define TCG_KVM_FEATURES 0
756#define TCG_7_0_EBX_FEATURES (CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_SMAP | \
0c47242b
XG		 757 CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ADX | \
758 CPUID_7_0_EBX_PCOMMIT | CPUID_7_0_EBX_CLFLUSHOPT | \
7eb24386
PB		 759 CPUID_7_0_EBX_CLWB | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_FSGSBASE | \
760 CPUID_7_0_EBX_ERMS)
621626ce 761 /* missing:
07929f2a 762 CPUID_7_0_EBX_HLE, CPUID_7_0_EBX_AVX2,
7eb24386 763 CPUID_7_0_EBX_INVPCID, CPUID_7_0_EBX_RTM,
621626ce 764 CPUID_7_0_EBX_RDSEED */
9ccb9784
EH		 765#define TCG_7_0_ECX_FEATURES (CPUID_7_0_ECX_PKU | \
766 /* CPUID_7_0_ECX_OSPKE is dynamic */ \
6c7c3c21 767 CPUID_7_0_ECX_LA57)
95ea69fb 768#define TCG_7_0_EDX_FEATURES 0
303752a9 769#define TCG_APM_FEATURES 0
28b8e4d0 770#define TCG_6_EAX_FEATURES CPUID_6_EAX_ARAT
c9cfe8f9
RH		 771#define TCG_XSAVE_FEATURES (CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XGETBV1)
772 /* missing:
773 CPUID_XSAVE_XSAVEC, CPUID_XSAVE_XSAVES */
621626ce 774
5ef57876 775typedef struct FeatureWordInfo {
2d5312da
EH		 776 /* feature flags names are taken from "Intel Processor Identification and
777 * the CPUID Instruction" and AMD's "CPUID Specification".
778 * In cases of disagreement between feature naming conventions,
779 * aliases may be added.
780 */
781 const char *feat_names[32];
04d104b6
EH		 782 uint32_t cpuid_eax; /* Input EAX for CPUID */
783 bool cpuid_needs_ecx; /* CPUID instruction uses ECX as input */
784 uint32_t cpuid_ecx; /* Input ECX value for CPUID */
785 int cpuid_reg; /* output register (R_* constant) */
37ce3522 786 uint32_t tcg_features; /* Feature flags supported by TCG */
84f1b92f 787 uint32_t unmigratable_flags; /* Feature flags known to be unmigratable */
6fb2fff7 788 uint32_t migratable_flags; /* Feature flags known to be migratable */
0d914f39
EH		 789 /* Features that shouldn't be auto-enabled by "-cpu host" */
790 uint32_t no_autoenable_flags;
5ef57876
EH		 791} FeatureWordInfo;
792
793static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
bffd67b0 794 [FEAT_1_EDX] = {
2d5312da
EH		 795 .feat_names = {
796 "fpu", "vme", "de", "pse",
797 "tsc", "msr", "pae", "mce",
798 "cx8", "apic", NULL, "sep",
799 "mtrr", "pge", "mca", "cmov",
800 "pat", "pse36", "pn" /* Intel psn */, "clflush" /* Intel clfsh */,
801 NULL, "ds" /* Intel dts */, "acpi", "mmx",
802 "fxsr", "sse", "sse2", "ss",
803 "ht" /* Intel htt */, "tm", "ia64", "pbe",
804 },
bffd67b0 805 .cpuid_eax = 1, .cpuid_reg = R_EDX,
37ce3522 806 .tcg_features = TCG_FEATURES,
bffd67b0
EH		 807 },
808 [FEAT_1_ECX] = {
2d5312da 809 .feat_names = {
16d2fcaa 810 "pni" /* Intel,AMD sse3 */, "pclmulqdq", "dtes64", "monitor",
fc7dfd20 811 "ds-cpl", "vmx", "smx", "est",
2d5312da
EH		 812 "tm2", "ssse3", "cid", NULL,
813 "fma", "cx16", "xtpr", "pdcm",
16d2fcaa
EH		 814 NULL, "pcid", "dca", "sse4.1",
815 "sse4.2", "x2apic", "movbe", "popcnt",
f1a23522 816 "tsc-deadline", "aes", "xsave", NULL /* osxsave */,
2d5312da
EH		 817 "avx", "f16c", "rdrand", "hypervisor",
818 },
bffd67b0 819 .cpuid_eax = 1, .cpuid_reg = R_ECX,
37ce3522 820 .tcg_features = TCG_EXT_FEATURES,
bffd67b0 821 },
2d5312da
EH		 822 /* Feature names that are already defined on feature_name[] but
823 * are set on CPUID[8000_0001].EDX on AMD CPUs don't have their
824 * names on feat_names below. They are copied automatically
825 * to features[FEAT_8000_0001_EDX] if and only if CPU vendor is AMD.
826 */
bffd67b0 827 [FEAT_8000_0001_EDX] = {
2d5312da
EH		 828 .feat_names = {
829 NULL /* fpu */, NULL /* vme */, NULL /* de */, NULL /* pse */,
830 NULL /* tsc */, NULL /* msr */, NULL /* pae */, NULL /* mce */,
831 NULL /* cx8 */, NULL /* apic */, NULL, "syscall",
832 NULL /* mtrr */, NULL /* pge */, NULL /* mca */, NULL /* cmov */,
833 NULL /* pat */, NULL /* pse36 */, NULL, NULL /* Linux mp */,
16d2fcaa
EH		 834 "nx", NULL, "mmxext", NULL /* mmx */,
835 NULL /* fxsr */, "fxsr-opt", "pdpe1gb", "rdtscp",
836 NULL, "lm", "3dnowext", "3dnow",
2d5312da 837 },
bffd67b0 838 .cpuid_eax = 0x80000001, .cpuid_reg = R_EDX,
37ce3522 839 .tcg_features = TCG_EXT2_FEATURES,
bffd67b0
EH		 840 },
841 [FEAT_8000_0001_ECX] = {
2d5312da 842 .feat_names = {
fc7dfd20 843 "lahf-lm", "cmp-legacy", "svm", "extapic",
2d5312da
EH		 844 "cr8legacy", "abm", "sse4a", "misalignsse",
845 "3dnowprefetch", "osvw", "ibs", "xop",
846 "skinit", "wdt", NULL, "lwp",
fc7dfd20
EH		 847 "fma4", "tce", NULL, "nodeid-msr",
848 NULL, "tbm", "topoext", "perfctr-core",
849 "perfctr-nb", NULL, NULL, NULL,
2d5312da
EH		 850 NULL, NULL, NULL, NULL,
851 },
bffd67b0 852 .cpuid_eax = 0x80000001, .cpuid_reg = R_ECX,
37ce3522 853 .tcg_features = TCG_EXT3_FEATURES,
bffd67b0 854 },
89e49c8b 855 [FEAT_C000_0001_EDX] = {
2d5312da
EH		 856 .feat_names = {
857 NULL, NULL, "xstore", "xstore-en",
858 NULL, NULL, "xcrypt", "xcrypt-en",
859 "ace2", "ace2-en", "phe", "phe-en",
860 "pmm", "pmm-en", NULL, NULL,
861 NULL, NULL, NULL, NULL,
862 NULL, NULL, NULL, NULL,
863 NULL, NULL, NULL, NULL,
864 NULL, NULL, NULL, NULL,
865 },
89e49c8b 866 .cpuid_eax = 0xC0000001, .cpuid_reg = R_EDX,
37ce3522 867 .tcg_features = TCG_EXT4_FEATURES,
89e49c8b 868 },
bffd67b0 869 [FEAT_KVM] = {
2d5312da 870 .feat_names = {
fc7dfd20
EH		 871 "kvmclock", "kvm-nopiodelay", "kvm-mmu", "kvmclock",
872 "kvm-asyncpf", "kvm-steal-time", "kvm-pv-eoi", "kvm-pv-unhalt",
6976af66 873 NULL, "kvm-pv-tlb-flush", NULL, NULL,
2d5312da
EH		 874 NULL, NULL, NULL, NULL,
875 NULL, NULL, NULL, NULL,
876 NULL, NULL, NULL, NULL,
877 "kvmclock-stable-bit", NULL, NULL, NULL,
878 NULL, NULL, NULL, NULL,
879 },
bffd67b0 880 .cpuid_eax = KVM_CPUID_FEATURES, .cpuid_reg = R_EAX,
37ce3522 881 .tcg_features = TCG_KVM_FEATURES,
bffd67b0 882 },
be777326
WL		 883 [FEAT_KVM_HINTS] = {
884 .feat_names = {
885 "kvm-hint-dedicated", NULL, NULL, NULL,
886 NULL, NULL, NULL, NULL,
887 NULL, NULL, NULL, NULL,
888 NULL, NULL, NULL, NULL,
889 NULL, NULL, NULL, NULL,
890 NULL, NULL, NULL, NULL,
891 NULL, NULL, NULL, NULL,
892 NULL, NULL, NULL, NULL,
893 },
894 .cpuid_eax = KVM_CPUID_FEATURES, .cpuid_reg = R_EDX,
895 .tcg_features = TCG_KVM_FEATURES,
0d914f39
EH		 896 /*
897 * KVM hints aren't auto-enabled by -cpu host, they need to be
898 * explicitly enabled in the command-line.
899 */
900 .no_autoenable_flags = ~0U,
be777326 901 },
c35bd19a 902 [FEAT_HYPERV_EAX] = {
2d5312da
EH		 903 .feat_names = {
904 NULL /* hv_msr_vp_runtime_access */, NULL /* hv_msr_time_refcount_access */,
905 NULL /* hv_msr_synic_access */, NULL /* hv_msr_stimer_access */,
906 NULL /* hv_msr_apic_access */, NULL /* hv_msr_hypercall_access */,
907 NULL /* hv_vpindex_access */, NULL /* hv_msr_reset_access */,
908 NULL /* hv_msr_stats_access */, NULL /* hv_reftsc_access */,
909 NULL /* hv_msr_idle_access */, NULL /* hv_msr_frequency_access */,
ba6a4fd9
VK		 910 NULL /* hv_msr_debug_access */, NULL /* hv_msr_reenlightenment_access */,
911 NULL, NULL,
2d5312da
EH		 912 NULL, NULL, NULL, NULL,
913 NULL, NULL, NULL, NULL,
914 NULL, NULL, NULL, NULL,
915 NULL, NULL, NULL, NULL,
916 },
c35bd19a
EY		 917 .cpuid_eax = 0x40000003, .cpuid_reg = R_EAX,
918 },
919 [FEAT_HYPERV_EBX] = {
2d5312da
EH		 920 .feat_names = {
921 NULL /* hv_create_partitions */, NULL /* hv_access_partition_id */,
922 NULL /* hv_access_memory_pool */, NULL /* hv_adjust_message_buffers */,
923 NULL /* hv_post_messages */, NULL /* hv_signal_events */,
924 NULL /* hv_create_port */, NULL /* hv_connect_port */,
925 NULL /* hv_access_stats */, NULL, NULL, NULL /* hv_debugging */,
926 NULL /* hv_cpu_power_management */, NULL /* hv_configure_profiler */,
927 NULL, NULL,
928 NULL, NULL, NULL, NULL,
929 NULL, NULL, NULL, NULL,
930 NULL, NULL, NULL, NULL,
931 NULL, NULL, NULL, NULL,
932 },
c35bd19a
EY		 933 .cpuid_eax = 0x40000003, .cpuid_reg = R_EBX,
934 },
935 [FEAT_HYPERV_EDX] = {
2d5312da
EH		 936 .feat_names = {
937 NULL /* hv_mwait */, NULL /* hv_guest_debugging */,
938 NULL /* hv_perf_monitor */, NULL /* hv_cpu_dynamic_part */,
939 NULL /* hv_hypercall_params_xmm */, NULL /* hv_guest_idle_state */,
940 NULL, NULL,
941 NULL, NULL, NULL /* hv_guest_crash_msr */, NULL,
942 NULL, NULL, NULL, NULL,
943 NULL, NULL, NULL, NULL,
944 NULL, NULL, NULL, NULL,
945 NULL, NULL, NULL, NULL,
946 NULL, NULL, NULL, NULL,
947 },
c35bd19a
EY		 948 .cpuid_eax = 0x40000003, .cpuid_reg = R_EDX,
949 },
bffd67b0 950 [FEAT_SVM] = {
2d5312da 951 .feat_names = {
fc7dfd20
EH		 952 "npt", "lbrv", "svm-lock", "nrip-save",
953 "tsc-scale", "vmcb-clean", "flushbyasid", "decodeassists",
954 NULL, NULL, "pause-filter", NULL,
2d5312da
EH		 955 "pfthreshold", NULL, NULL, NULL,
956 NULL, NULL, NULL, NULL,
957 NULL, NULL, NULL, NULL,
958 NULL, NULL, NULL, NULL,
959 NULL, NULL, NULL, NULL,
960 },
bffd67b0 961 .cpuid_eax = 0x8000000A, .cpuid_reg = R_EDX,
37ce3522 962 .tcg_features = TCG_SVM_FEATURES,
bffd67b0
EH		 963 },
964 [FEAT_7_0_EBX] = {
2d5312da 965 .feat_names = {
fc7dfd20 966 "fsgsbase", "tsc-adjust", NULL, "bmi1",
2d5312da
EH		 967 "hle", "avx2", NULL, "smep",
968 "bmi2", "erms", "invpcid", "rtm",
969 NULL, NULL, "mpx", NULL,
970 "avx512f", "avx512dq", "rdseed", "adx",
971 "smap", "avx512ifma", "pcommit", "clflushopt",
e37a5c7f 972 "clwb", "intel-pt", "avx512pf", "avx512er",
638cbd45 973 "avx512cd", "sha-ni", "avx512bw", "avx512vl",
2d5312da 974 },
04d104b6
EH		 975 .cpuid_eax = 7,
976 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
977 .cpuid_reg = R_EBX,
37ce3522 978 .tcg_features = TCG_7_0_EBX_FEATURES,
bffd67b0 979 },
f74eefe0 980 [FEAT_7_0_ECX] = {
2d5312da
EH		 981 .feat_names = {
982 NULL, "avx512vbmi", "umip", "pku",
9ccb9784 983 NULL /* ospke */, NULL, "avx512vbmi2", NULL,
aff9e6e4
YZ		 984 "gfni", "vaes", "vpclmulqdq", "avx512vnni",
985 "avx512bitalg", NULL, "avx512-vpopcntdq", NULL,
6c7c3c21 986 "la57", NULL, NULL, NULL,
2d5312da 987 NULL, NULL, "rdpid", NULL,
0da0fb06 988 NULL, "cldemote", NULL, NULL,
2d5312da
EH		 989 NULL, NULL, NULL, NULL,
990 },
f74eefe0
HH		 991 .cpuid_eax = 7,
992 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
993 .cpuid_reg = R_ECX,
994 .tcg_features = TCG_7_0_ECX_FEATURES,
995 },
95ea69fb
LK		 996 [FEAT_7_0_EDX] = {
997 .feat_names = {
998 NULL, NULL, "avx512-4vnniw", "avx512-4fmaps",
999 NULL, NULL, NULL, NULL,
1000 NULL, NULL, NULL, NULL,
1001 NULL, NULL, NULL, NULL,
1002 NULL, NULL, NULL, NULL,
1003 NULL, NULL, NULL, NULL,
a2381f09 1004 NULL, NULL, "spec-ctrl", NULL,
d19d1f96 1005 NULL, NULL, NULL, "ssbd",
95ea69fb
LK		 1006 },
1007 .cpuid_eax = 7,
1008 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
1009 .cpuid_reg = R_EDX,
1010 .tcg_features = TCG_7_0_EDX_FEATURES,
1011 },
303752a9 1012 [FEAT_8000_0007_EDX] = {
2d5312da
EH		 1013 .feat_names = {
1014 NULL, NULL, NULL, NULL,
1015 NULL, NULL, NULL, NULL,
1016 "invtsc", NULL, NULL, NULL,
1017 NULL, NULL, NULL, NULL,
1018 NULL, NULL, NULL, NULL,
1019 NULL, NULL, NULL, NULL,
1020 NULL, NULL, NULL, NULL,
1021 NULL, NULL, NULL, NULL,
1022 },
303752a9
MT		 1023 .cpuid_eax = 0x80000007,
1024 .cpuid_reg = R_EDX,
1025 .tcg_features = TCG_APM_FEATURES,
1026 .unmigratable_flags = CPUID_APM_INVTSC,
1027 },
1b3420e1
EH		 1028 [FEAT_8000_0008_EBX] = {
1029 .feat_names = {
1030 NULL, NULL, NULL, NULL,
1031 NULL, NULL, NULL, NULL,
1032 NULL, NULL, NULL, NULL,
1033 "ibpb", NULL, NULL, NULL,
1034 NULL, NULL, NULL, NULL,
1035 NULL, NULL, NULL, NULL,
254790a9 1036 "amd-ssbd", "virt-ssbd", "amd-no-ssb", NULL,
1b3420e1
EH		 1037 NULL, NULL, NULL, NULL,
1038 },
1039 .cpuid_eax = 0x80000008,
1040 .cpuid_reg = R_EBX,
1041 .tcg_features = 0,
1042 .unmigratable_flags = 0,
1043 },
0bb0b2d2 1044 [FEAT_XSAVE] = {
2d5312da
EH		 1045 .feat_names = {
1046 "xsaveopt", "xsavec", "xgetbv1", "xsaves",
1047 NULL, NULL, NULL, NULL,
1048 NULL, NULL, NULL, NULL,
1049 NULL, NULL, NULL, NULL,
1050 NULL, NULL, NULL, NULL,
1051 NULL, NULL, NULL, NULL,
1052 NULL, NULL, NULL, NULL,
1053 NULL, NULL, NULL, NULL,
1054 },
0bb0b2d2
PB		 1055 .cpuid_eax = 0xd,
1056 .cpuid_needs_ecx = true, .cpuid_ecx = 1,
1057 .cpuid_reg = R_EAX,
c9cfe8f9 1058 .tcg_features = TCG_XSAVE_FEATURES,
0bb0b2d2 1059 },
28b8e4d0 1060 [FEAT_6_EAX] = {
2d5312da
EH		 1061 .feat_names = {
1062 NULL, NULL, "arat", NULL,
1063 NULL, NULL, NULL, NULL,
1064 NULL, NULL, NULL, NULL,
1065 NULL, NULL, NULL, NULL,
1066 NULL, NULL, NULL, NULL,
1067 NULL, NULL, NULL, NULL,
1068 NULL, NULL, NULL, NULL,
1069 NULL, NULL, NULL, NULL,
1070 },
28b8e4d0
JK		 1071 .cpuid_eax = 6, .cpuid_reg = R_EAX,
1072 .tcg_features = TCG_6_EAX_FEATURES,
1073 },
96193c22
EH		 1074 [FEAT_XSAVE_COMP_LO] = {
1075 .cpuid_eax = 0xD,
1076 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
1077 .cpuid_reg = R_EAX,
1078 .tcg_features = ~0U,
6fb2fff7
EH		 1079 .migratable_flags = XSTATE_FP_MASK | XSTATE_SSE_MASK |
1080 XSTATE_YMM_MASK | XSTATE_BNDREGS_MASK | XSTATE_BNDCSR_MASK |
1081 XSTATE_OPMASK_MASK | XSTATE_ZMM_Hi256_MASK | XSTATE_Hi16_ZMM_MASK |
1082 XSTATE_PKRU_MASK,
96193c22
EH		 1083 },
1084 [FEAT_XSAVE_COMP_HI] = {
1085 .cpuid_eax = 0xD,
1086 .cpuid_needs_ecx = true, .cpuid_ecx = 0,
1087 .cpuid_reg = R_EDX,
1088 .tcg_features = ~0U,
1089 },
5ef57876
EH		 1090};
1091
8e8aba50
EH		 1092typedef struct X86RegisterInfo32 {
1093 /* Name of register */
1094 const char *name;
1095 /* QAPI enum value register */
1096 X86CPURegister32 qapi_enum;
1097} X86RegisterInfo32;
1098
1099#define REGISTER(reg) \
5d371f41 1100 [R_##reg] = { .name = #reg, .qapi_enum = X86_CPU_REGISTER32_##reg }
a443bc34 1101static const X86RegisterInfo32 x86_reg_info_32[CPU_NB_REGS32] = {
8e8aba50
EH		 1102 REGISTER(EAX),
1103 REGISTER(ECX),
1104 REGISTER(EDX),
1105 REGISTER(EBX),
1106 REGISTER(ESP),
1107 REGISTER(EBP),
1108 REGISTER(ESI),
1109 REGISTER(EDI),
1110};
1111#undef REGISTER
1112
3f32bd21
RH		 1113typedef struct ExtSaveArea {
1114 uint32_t feature, bits;
1115 uint32_t offset, size;
1116} ExtSaveArea;
1117
1118static const ExtSaveArea x86_ext_save_areas[] = {
e3c9022b
EH		 1119 [XSTATE_FP_BIT] = {
1120 /* x87 FP state component is always enabled if XSAVE is supported */
1121 .feature = FEAT_1_ECX, .bits = CPUID_EXT_XSAVE,
1122 /* x87 state is in the legacy region of the XSAVE area */
1123 .offset = 0,
1124 .size = sizeof(X86LegacyXSaveArea) + sizeof(X86XSaveHeader),
1125 },
1126 [XSTATE_SSE_BIT] = {
1127 /* SSE state component is always enabled if XSAVE is supported */
1128 .feature = FEAT_1_ECX, .bits = CPUID_EXT_XSAVE,
1129 /* SSE state is in the legacy region of the XSAVE area */
1130 .offset = 0,
1131 .size = sizeof(X86LegacyXSaveArea) + sizeof(X86XSaveHeader),
1132 },
cfc3b074
PB		 1133 [XSTATE_YMM_BIT] =
1134 { .feature = FEAT_1_ECX, .bits = CPUID_EXT_AVX,
ee1b09f6
EH		 1135 .offset = offsetof(X86XSaveArea, avx_state),
1136 .size = sizeof(XSaveAVX) },
cfc3b074
PB		 1137 [XSTATE_BNDREGS_BIT] =
1138 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
ee1b09f6
EH		 1139 .offset = offsetof(X86XSaveArea, bndreg_state),
1140 .size = sizeof(XSaveBNDREG) },
cfc3b074
PB		 1141 [XSTATE_BNDCSR_BIT] =
1142 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_MPX,
ee1b09f6
EH		 1143 .offset = offsetof(X86XSaveArea, bndcsr_state),
1144 .size = sizeof(XSaveBNDCSR) },
cfc3b074
PB		 1145 [XSTATE_OPMASK_BIT] =
1146 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
ee1b09f6
EH		 1147 .offset = offsetof(X86XSaveArea, opmask_state),
1148 .size = sizeof(XSaveOpmask) },
cfc3b074
PB		 1149 [XSTATE_ZMM_Hi256_BIT] =
1150 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
ee1b09f6
EH		 1151 .offset = offsetof(X86XSaveArea, zmm_hi256_state),
1152 .size = sizeof(XSaveZMM_Hi256) },
cfc3b074
PB		 1153 [XSTATE_Hi16_ZMM_BIT] =
1154 { .feature = FEAT_7_0_EBX, .bits = CPUID_7_0_EBX_AVX512F,
ee1b09f6
EH		 1155 .offset = offsetof(X86XSaveArea, hi16_zmm_state),
1156 .size = sizeof(XSaveHi16_ZMM) },
cfc3b074
PB		 1157 [XSTATE_PKRU_BIT] =
1158 { .feature = FEAT_7_0_ECX, .bits = CPUID_7_0_ECX_PKU,
ee1b09f6
EH		 1159 .offset = offsetof(X86XSaveArea, pkru_state),
1160 .size = sizeof(XSavePKRU) },
2560f19f 1161};
8e8aba50 1162
1fda6198
EH		 1163static uint32_t xsave_area_size(uint64_t mask)
1164{
1165 int i;
e3c9022b 1166 uint64_t ret = 0;
1fda6198 1167
e3c9022b 1168 for (i = 0; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
1fda6198
EH		 1169 const ExtSaveArea *esa = &x86_ext_save_areas[i];
1170 if ((mask >> i) & 1) {
1171 ret = MAX(ret, esa->offset + esa->size);
1172 }
1173 }
1174 return ret;
1175}
1176
d6dcc558
SAGDR		 1177static inline bool accel_uses_host_cpuid(void)
1178{
1179 return kvm_enabled() || hvf_enabled();
1180}
1181
96193c22
EH		 1182static inline uint64_t x86_cpu_xsave_components(X86CPU *cpu)
1183{
1184 return ((uint64_t)cpu->env.features[FEAT_XSAVE_COMP_HI]) << 32 |
1185 cpu->env.features[FEAT_XSAVE_COMP_LO];
1186}
1187
8b4beddc
EH		 1188const char *get_register_name_32(unsigned int reg)
1189{
31ccdde2 1190 if (reg >= CPU_NB_REGS32) {
8b4beddc
EH		 1191 return NULL;
1192 }
8e8aba50 1193 return x86_reg_info_32[reg].name;
8b4beddc
EH		 1194}
1195
84f1b92f
EH		 1196/*
1197 * Returns the set of feature flags that are supported and migratable by
1198 * QEMU, for a given FeatureWord.
1199 */
1200static uint32_t x86_cpu_get_migratable_flags(FeatureWord w)
1201{
1202 FeatureWordInfo *wi = &feature_word_info[w];
1203 uint32_t r = 0;
1204 int i;
1205
1206 for (i = 0; i < 32; i++) {
1207 uint32_t f = 1U << i;
6fb2fff7
EH		 1208
1209 /* If the feature name is known, it is implicitly considered migratable,
1210 * unless it is explicitly set in unmigratable_flags */
1211 if ((wi->migratable_flags & f) ||
1212 (wi->feat_names[i] && !(wi->unmigratable_flags & f))) {
1213 r |= f;
84f1b92f 1214 }
84f1b92f
EH		 1215 }
1216 return r;
1217}
1218
bb44e0d1
JK		 1219void host_cpuid(uint32_t function, uint32_t count,
1220 uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)
bdde476a 1221{
a1fd24af
AL		 1222 uint32_t vec[4];
1223
1224#ifdef __x86_64__
1225 asm volatile("cpuid"
1226 : "=a"(vec[0]), "=b"(vec[1]),
1227 "=c"(vec[2]), "=d"(vec[3])
1228 : "0"(function), "c"(count) : "cc");
c1f41226 1229#elif defined(__i386__)
a1fd24af
AL		 1230 asm volatile("pusha \n\t"
1231 "cpuid \n\t"
1232 "mov %%eax, 0(%2) \n\t"
1233 "mov %%ebx, 4(%2) \n\t"
1234 "mov %%ecx, 8(%2) \n\t"
1235 "mov %%edx, 12(%2) \n\t"
1236 "popa"
1237 : : "a"(function), "c"(count), "S"(vec)
1238 : "memory", "cc");
c1f41226
EH		 1239#else
1240 abort();
a1fd24af
AL		 1241#endif
1242
bdde476a 1243 if (eax)
a1fd24af 1244 *eax = vec[0];
bdde476a 1245 if (ebx)
a1fd24af 1246 *ebx = vec[1];
bdde476a 1247 if (ecx)
a1fd24af 1248 *ecx = vec[2];
bdde476a 1249 if (edx)
a1fd24af 1250 *edx = vec[3];
bdde476a 1251}
c6dc6f63 1252
20271d48
EH		 1253void host_vendor_fms(char *vendor, int *family, int *model, int *stepping)
1254{
1255 uint32_t eax, ebx, ecx, edx;
1256
1257 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
1258 x86_cpu_vendor_words2str(vendor, ebx, edx, ecx);
1259
1260 host_cpuid(0x1, 0, &eax, &ebx, &ecx, &edx);
1261 if (family) {
1262 *family = ((eax >> 8) & 0x0F) + ((eax >> 20) & 0xFF);
1263 }
1264 if (model) {
1265 *model = ((eax >> 4) & 0x0F) | ((eax & 0xF0000) >> 12);
1266 }
1267 if (stepping) {
1268 *stepping = eax & 0x0F;
1269 }
1270}
1271
d940ee9b
EH		 1272/* CPU class name definitions: */
1273
d940ee9b
EH		 1274/* Return type name for a given CPU model name
1275 * Caller is responsible for freeing the returned string.
1276 */
1277static char *x86_cpu_type_name(const char *model_name)
1278{
1279 return g_strdup_printf(X86_CPU_TYPE_NAME("%s"), model_name);
1280}
1281
500050d1
AF		 1282static ObjectClass *x86_cpu_class_by_name(const char *cpu_model)
1283{
d940ee9b 1284 ObjectClass *oc;
99193d8f 1285 char *typename = x86_cpu_type_name(cpu_model);
d940ee9b
EH		 1286 oc = object_class_by_name(typename);
1287 g_free(typename);
1288 return oc;
500050d1
AF		 1289}
1290
104494ea
IM		 1291static char *x86_cpu_class_get_model_name(X86CPUClass *cc)
1292{
1293 const char *class_name = object_class_get_name(OBJECT_CLASS(cc));
1294 assert(g_str_has_suffix(class_name, X86_CPU_TYPE_SUFFIX));
1295 return g_strndup(class_name,
1296 strlen(class_name) - strlen(X86_CPU_TYPE_SUFFIX));
1297}
1298
d940ee9b 1299struct X86CPUDefinition {
c6dc6f63
AP		 1300 const char *name;
1301 uint32_t level;
90e4b0c3 1302 uint32_t xlevel;
99b88a17
IM		 1303 /* vendor is zero-terminated, 12 character ASCII string */
1304 char vendor[CPUID_VENDOR_SZ + 1];
c6dc6f63
AP		 1305 int family;
1306 int model;
1307 int stepping;
0514ef2f 1308 FeatureWordArray features;
807e9869 1309 const char *model_id;
6aaeb054 1310 CPUCaches *cache_info;
d940ee9b 1311};
c6dc6f63 1312
fe52acd2 1313static CPUCaches epyc_cache_info = {
a9f27ea9 1314 .l1d_cache = &(CPUCacheInfo) {
fe52acd2
BM		 1315 .type = DCACHE,
1316 .level = 1,
1317 .size = 32 * KiB,
1318 .line_size = 64,
1319 .associativity = 8,
1320 .partitions = 1,
1321 .sets = 64,
1322 .lines_per_tag = 1,
1323 .self_init = 1,
1324 .no_invd_sharing = true,
1325 },
a9f27ea9 1326 .l1i_cache = &(CPUCacheInfo) {
fe52acd2
BM		 1327 .type = ICACHE,
1328 .level = 1,
1329 .size = 64 * KiB,
1330 .line_size = 64,
1331 .associativity = 4,
1332 .partitions = 1,
1333 .sets = 256,
1334 .lines_per_tag = 1,
1335 .self_init = 1,
1336 .no_invd_sharing = true,
1337 },
a9f27ea9 1338 .l2_cache = &(CPUCacheInfo) {
fe52acd2
BM		 1339 .type = UNIFIED_CACHE,
1340 .level = 2,
1341 .size = 512 * KiB,
1342 .line_size = 64,
1343 .associativity = 8,
1344 .partitions = 1,
1345 .sets = 1024,
1346 .lines_per_tag = 1,
1347 },
a9f27ea9 1348 .l3_cache = &(CPUCacheInfo) {
fe52acd2
BM		 1349 .type = UNIFIED_CACHE,
1350 .level = 3,
1351 .size = 8 * MiB,
1352 .line_size = 64,
1353 .associativity = 16,
1354 .partitions = 1,
1355 .sets = 8192,
1356 .lines_per_tag = 1,
1357 .self_init = true,
1358 .inclusive = true,
1359 .complex_indexing = true,
1360 },
1361};
1362
9576de75 1363static X86CPUDefinition builtin_x86_defs[] = {
c6dc6f63
AP		 1364 {
1365 .name = "qemu64",
3046bb5d 1366 .level = 0xd,
99b88a17 1367 .vendor = CPUID_VENDOR_AMD,
c6dc6f63 1368 .family = 6,
f8e6a11a 1369 .model = 6,
c6dc6f63 1370 .stepping = 3,
0514ef2f 1371 .features[FEAT_1_EDX] =
27861ecc 1372 PPRO_FEATURES |
c6dc6f63 1373 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
c6dc6f63 1374 CPUID_PSE36,
0514ef2f 1375 .features[FEAT_1_ECX] =
6aa91e4a 1376 CPUID_EXT_SSE3 | CPUID_EXT_CX16,
0514ef2f 1377 .features[FEAT_8000_0001_EDX] =
c6dc6f63 1378 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
0514ef2f 1379 .features[FEAT_8000_0001_ECX] =
71195672 1380 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM,
c6dc6f63 1381 .xlevel = 0x8000000A,
9cf2cc3d 1382 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
c6dc6f63
AP		 1383 },
1384 {
1385 .name = "phenom",
1386 .level = 5,
99b88a17 1387 .vendor = CPUID_VENDOR_AMD,
c6dc6f63
AP		 1388 .family = 16,
1389 .model = 2,
1390 .stepping = 3,
b9fc20bc 1391 /* Missing: CPUID_HT */
0514ef2f 1392 .features[FEAT_1_EDX] =
27861ecc 1393 PPRO_FEATURES |
c6dc6f63 1394 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
b9fc20bc 1395 CPUID_PSE36 | CPUID_VME,
0514ef2f 1396 .features[FEAT_1_ECX] =
27861ecc 1397 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_CX16 |
c6dc6f63 1398 CPUID_EXT_POPCNT,
0514ef2f 1399 .features[FEAT_8000_0001_EDX] =
c6dc6f63
AP		 1400 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX |
1401 CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT | CPUID_EXT2_MMXEXT |
8560efed 1402 CPUID_EXT2_FFXSR | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP,
c6dc6f63
AP		 1403 /* Missing: CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
1404 CPUID_EXT3_CR8LEG,
1405 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
1406 CPUID_EXT3_OSVW, CPUID_EXT3_IBS */
0514ef2f 1407 .features[FEAT_8000_0001_ECX] =
27861ecc 1408 CPUID_EXT3_LAHF_LM | CPUID_EXT3_SVM |
c6dc6f63 1409 CPUID_EXT3_ABM | CPUID_EXT3_SSE4A,
b9fc20bc 1410 /* Missing: CPUID_SVM_LBRV */
0514ef2f 1411 .features[FEAT_SVM] =
b9fc20bc 1412 CPUID_SVM_NPT,
c6dc6f63
AP		 1413 .xlevel = 0x8000001A,
1414 .model_id = "AMD Phenom(tm) 9550 Quad-Core Processor"
1415 },
1416 {
1417 .name = "core2duo",
1418 .level = 10,
99b88a17 1419 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 1420 .family = 6,
1421 .model = 15,
1422 .stepping = 11,
b9fc20bc 1423 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
0514ef2f 1424 .features[FEAT_1_EDX] =
27861ecc 1425 PPRO_FEATURES |
c6dc6f63 1426 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
b9fc20bc
EH		 1427 CPUID_PSE36 | CPUID_VME | CPUID_ACPI | CPUID_SS,
1428 /* Missing: CPUID_EXT_DTES64, CPUID_EXT_DSCPL, CPUID_EXT_EST,
e93abc14 1429 * CPUID_EXT_TM2, CPUID_EXT_XTPR, CPUID_EXT_PDCM, CPUID_EXT_VMX */
0514ef2f 1430 .features[FEAT_1_ECX] =
27861ecc 1431 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
e93abc14 1432 CPUID_EXT_CX16,
0514ef2f 1433 .features[FEAT_8000_0001_EDX] =
27861ecc 1434 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
0514ef2f 1435 .features[FEAT_8000_0001_ECX] =
27861ecc 1436 CPUID_EXT3_LAHF_LM,
c6dc6f63
AP		 1437 .xlevel = 0x80000008,
1438 .model_id = "Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz",
1439 },
1440 {
1441 .name = "kvm64",
3046bb5d 1442 .level = 0xd,
99b88a17 1443 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 1444 .family = 15,
1445 .model = 6,
1446 .stepping = 1,
b3a4f0b1 1447 /* Missing: CPUID_HT */
0514ef2f 1448 .features[FEAT_1_EDX] =
b3a4f0b1 1449 PPRO_FEATURES | CPUID_VME |
c6dc6f63
AP		 1450 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA |
1451 CPUID_PSE36,
1452 /* Missing: CPUID_EXT_POPCNT, CPUID_EXT_MONITOR */
0514ef2f 1453 .features[FEAT_1_ECX] =
27861ecc 1454 CPUID_EXT_SSE3 | CPUID_EXT_CX16,
c6dc6f63 1455 /* Missing: CPUID_EXT2_PDPE1GB, CPUID_EXT2_RDTSCP */
0514ef2f 1456 .features[FEAT_8000_0001_EDX] =
c6dc6f63
AP		 1457 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1458 /* Missing: CPUID_EXT3_LAHF_LM, CPUID_EXT3_CMP_LEG, CPUID_EXT3_EXTAPIC,
1459 CPUID_EXT3_CR8LEG, CPUID_EXT3_ABM, CPUID_EXT3_SSE4A,
1460 CPUID_EXT3_MISALIGNSSE, CPUID_EXT3_3DNOWPREFETCH,
1461 CPUID_EXT3_OSVW, CPUID_EXT3_IBS, CPUID_EXT3_SVM */
0514ef2f 1462 .features[FEAT_8000_0001_ECX] =
27861ecc 1463 0,
c6dc6f63
AP		 1464 .xlevel = 0x80000008,
1465 .model_id = "Common KVM processor"
1466 },
c6dc6f63
AP		 1467 {
1468 .name = "qemu32",
1469 .level = 4,
99b88a17 1470 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63 1471 .family = 6,
f8e6a11a 1472 .model = 6,
c6dc6f63 1473 .stepping = 3,
0514ef2f 1474 .features[FEAT_1_EDX] =
27861ecc 1475 PPRO_FEATURES,
0514ef2f 1476 .features[FEAT_1_ECX] =
6aa91e4a 1477 CPUID_EXT_SSE3,
58012d66 1478 .xlevel = 0x80000004,
9cf2cc3d 1479 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
c6dc6f63 1480 },
eafaf1e5
AP		 1481 {
1482 .name = "kvm32",
1483 .level = 5,
99b88a17 1484 .vendor = CPUID_VENDOR_INTEL,
eafaf1e5
AP		 1485 .family = 15,
1486 .model = 6,
1487 .stepping = 1,
0514ef2f 1488 .features[FEAT_1_EDX] =
b3a4f0b1 1489 PPRO_FEATURES | CPUID_VME |
eafaf1e5 1490 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_PSE36,
0514ef2f 1491 .features[FEAT_1_ECX] =
27861ecc 1492 CPUID_EXT_SSE3,
0514ef2f 1493 .features[FEAT_8000_0001_ECX] =
27861ecc 1494 0,
eafaf1e5
AP		 1495 .xlevel = 0x80000008,
1496 .model_id = "Common 32-bit KVM processor"
1497 },
c6dc6f63
AP		 1498 {
1499 .name = "coreduo",
1500 .level = 10,
99b88a17 1501 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 1502 .family = 6,
1503 .model = 14,
1504 .stepping = 8,
b9fc20bc 1505 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
0514ef2f 1506 .features[FEAT_1_EDX] =
27861ecc 1507 PPRO_FEATURES | CPUID_VME |
b9fc20bc
EH		 1508 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_ACPI |
1509 CPUID_SS,
1510 /* Missing: CPUID_EXT_EST, CPUID_EXT_TM2 , CPUID_EXT_XTPR,
e93abc14 1511 * CPUID_EXT_PDCM, CPUID_EXT_VMX */
0514ef2f 1512 .features[FEAT_1_ECX] =
e93abc14 1513 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR,
0514ef2f 1514 .features[FEAT_8000_0001_EDX] =
27861ecc 1515 CPUID_EXT2_NX,
c6dc6f63
AP		 1516 .xlevel = 0x80000008,
1517 .model_id = "Genuine Intel(R) CPU T2600 @ 2.16GHz",
1518 },
1519 {
1520 .name = "486",
58012d66 1521 .level = 1,
99b88a17 1522 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63 1523 .family = 4,
b2a856d9 1524 .model = 8,
c6dc6f63 1525 .stepping = 0,
0514ef2f 1526 .features[FEAT_1_EDX] =
27861ecc 1527 I486_FEATURES,
c6dc6f63 1528 .xlevel = 0,
807e9869 1529 .model_id = "",
c6dc6f63
AP		 1530 },
1531 {
1532 .name = "pentium",
1533 .level = 1,
99b88a17 1534 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 1535 .family = 5,
1536 .model = 4,
1537 .stepping = 3,
0514ef2f 1538 .features[FEAT_1_EDX] =
27861ecc 1539 PENTIUM_FEATURES,
c6dc6f63 1540 .xlevel = 0,
807e9869 1541 .model_id = "",
c6dc6f63
AP		 1542 },
1543 {
1544 .name = "pentium2",
1545 .level = 2,
99b88a17 1546 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 1547 .family = 6,
1548 .model = 5,
1549 .stepping = 2,
0514ef2f 1550 .features[FEAT_1_EDX] =
27861ecc 1551 PENTIUM2_FEATURES,
c6dc6f63 1552 .xlevel = 0,
807e9869 1553 .model_id = "",
c6dc6f63
AP		 1554 },
1555 {
1556 .name = "pentium3",
3046bb5d 1557 .level = 3,
99b88a17 1558 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 1559 .family = 6,
1560 .model = 7,
1561 .stepping = 3,
0514ef2f 1562 .features[FEAT_1_EDX] =
27861ecc 1563 PENTIUM3_FEATURES,
c6dc6f63 1564 .xlevel = 0,
807e9869 1565 .model_id = "",
c6dc6f63
AP		 1566 },
1567 {
1568 .name = "athlon",
1569 .level = 2,
99b88a17 1570 .vendor = CPUID_VENDOR_AMD,
c6dc6f63
AP		 1571 .family = 6,
1572 .model = 2,
1573 .stepping = 3,
0514ef2f 1574 .features[FEAT_1_EDX] =
27861ecc 1575 PPRO_FEATURES | CPUID_PSE36 | CPUID_VME | CPUID_MTRR |
60032ac0 1576 CPUID_MCA,
0514ef2f 1577 .features[FEAT_8000_0001_EDX] =
60032ac0 1578 CPUID_EXT2_MMXEXT | CPUID_EXT2_3DNOW | CPUID_EXT2_3DNOWEXT,
c6dc6f63 1579 .xlevel = 0x80000008,
9cf2cc3d 1580 .model_id = "QEMU Virtual CPU version " QEMU_HW_VERSION,
c6dc6f63
AP		 1581 },
1582 {
1583 .name = "n270",
3046bb5d 1584 .level = 10,
99b88a17 1585 .vendor = CPUID_VENDOR_INTEL,
c6dc6f63
AP		 1586 .family = 6,
1587 .model = 28,
1588 .stepping = 2,
b9fc20bc 1589 /* Missing: CPUID_DTS, CPUID_HT, CPUID_TM, CPUID_PBE */
0514ef2f 1590 .features[FEAT_1_EDX] =
27861ecc 1591 PPRO_FEATURES |
b9fc20bc
EH		 1592 CPUID_MTRR | CPUID_CLFLUSH | CPUID_MCA | CPUID_VME |
1593 CPUID_ACPI | CPUID_SS,
c6dc6f63 1594 /* Some CPUs got no CPUID_SEP */
b9fc20bc
EH		 1595 /* Missing: CPUID_EXT_DSCPL, CPUID_EXT_EST, CPUID_EXT_TM2,
1596 * CPUID_EXT_XTPR */
0514ef2f 1597 .features[FEAT_1_ECX] =
27861ecc 1598 CPUID_EXT_SSE3 | CPUID_EXT_MONITOR | CPUID_EXT_SSSE3 |
4458c236 1599 CPUID_EXT_MOVBE,
0514ef2f 1600 .features[FEAT_8000_0001_EDX] =
60032ac0 1601 CPUID_EXT2_NX,
0514ef2f 1602 .features[FEAT_8000_0001_ECX] =
27861ecc 1603 CPUID_EXT3_LAHF_LM,
3046bb5d 1604 .xlevel = 0x80000008,
c6dc6f63
AP		 1605 .model_id = "Intel(R) Atom(TM) CPU N270 @ 1.60GHz",
1606 },
3eca4642
EH		 1607 {
1608 .name = "Conroe",
3046bb5d 1609 .level = 10,
99b88a17 1610 .vendor = CPUID_VENDOR_INTEL,
3eca4642 1611 .family = 6,
ffce9ebb 1612 .model = 15,
3eca4642 1613 .stepping = 3,
0514ef2f 1614 .features[FEAT_1_EDX] =
b3a4f0b1 1615 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1616 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1617 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1618 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1619 CPUID_DE | CPUID_FP87,
0514ef2f 1620 .features[FEAT_1_ECX] =
27861ecc 1621 CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
0514ef2f 1622 .features[FEAT_8000_0001_EDX] =
27861ecc 1623 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
0514ef2f 1624 .features[FEAT_8000_0001_ECX] =
27861ecc 1625 CPUID_EXT3_LAHF_LM,
3046bb5d 1626 .xlevel = 0x80000008,
3eca4642
EH		 1627 .model_id = "Intel Celeron_4x0 (Conroe/Merom Class Core 2)",
1628 },
1629 {
1630 .name = "Penryn",
3046bb5d 1631 .level = 10,
99b88a17 1632 .vendor = CPUID_VENDOR_INTEL,
3eca4642 1633 .family = 6,
ffce9ebb 1634 .model = 23,
3eca4642 1635 .stepping = 3,
0514ef2f 1636 .features[FEAT_1_EDX] =
b3a4f0b1 1637 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1638 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1639 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1640 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1641 CPUID_DE | CPUID_FP87,
0514ef2f 1642 .features[FEAT_1_ECX] =
27861ecc 1643 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
b3fb3a20 1644 CPUID_EXT_SSE3,
0514ef2f 1645 .features[FEAT_8000_0001_EDX] =
27861ecc 1646 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
0514ef2f 1647 .features[FEAT_8000_0001_ECX] =
27861ecc 1648 CPUID_EXT3_LAHF_LM,
3046bb5d 1649 .xlevel = 0x80000008,
3eca4642
EH		 1650 .model_id = "Intel Core 2 Duo P9xxx (Penryn Class Core 2)",
1651 },
1652 {
1653 .name = "Nehalem",
3046bb5d 1654 .level = 11,
99b88a17 1655 .vendor = CPUID_VENDOR_INTEL,
3eca4642 1656 .family = 6,
ffce9ebb 1657 .model = 26,
3eca4642 1658 .stepping = 3,
0514ef2f 1659 .features[FEAT_1_EDX] =
b3a4f0b1 1660 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1661 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1662 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1663 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1664 CPUID_DE | CPUID_FP87,
0514ef2f 1665 .features[FEAT_1_ECX] =
27861ecc 1666 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
b3fb3a20 1667 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
0514ef2f 1668 .features[FEAT_8000_0001_EDX] =
27861ecc 1669 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
0514ef2f 1670 .features[FEAT_8000_0001_ECX] =
27861ecc 1671 CPUID_EXT3_LAHF_LM,
3046bb5d 1672 .xlevel = 0x80000008,
3eca4642
EH		 1673 .model_id = "Intel Core i7 9xx (Nehalem Class Core i7)",
1674 },
ac96c413
EH		 1675 {
1676 .name = "Nehalem-IBRS",
1677 .level = 11,
1678 .vendor = CPUID_VENDOR_INTEL,
1679 .family = 6,
1680 .model = 26,
1681 .stepping = 3,
1682 .features[FEAT_1_EDX] =
1683 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1684 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1685 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1686 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1687 CPUID_DE | CPUID_FP87,
1688 .features[FEAT_1_ECX] =
1689 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1690 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_SSE3,
1691 .features[FEAT_7_0_EDX] =
1692 CPUID_7_0_EDX_SPEC_CTRL,
1693 .features[FEAT_8000_0001_EDX] =
1694 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1695 .features[FEAT_8000_0001_ECX] =
1696 CPUID_EXT3_LAHF_LM,
1697 .xlevel = 0x80000008,
1698 .model_id = "Intel Core i7 9xx (Nehalem Core i7, IBRS update)",
1699 },
3eca4642
EH		 1700 {
1701 .name = "Westmere",
1702 .level = 11,
99b88a17 1703 .vendor = CPUID_VENDOR_INTEL,
3eca4642
EH		 1704 .family = 6,
1705 .model = 44,
1706 .stepping = 1,
0514ef2f 1707 .features[FEAT_1_EDX] =
b3a4f0b1 1708 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1709 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1710 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1711 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1712 CPUID_DE | CPUID_FP87,
0514ef2f 1713 .features[FEAT_1_ECX] =
27861ecc 1714 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
b3fb3a20
EH		 1715 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1716 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
0514ef2f 1717 .features[FEAT_8000_0001_EDX] =
27861ecc 1718 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
0514ef2f 1719 .features[FEAT_8000_0001_ECX] =
27861ecc 1720 CPUID_EXT3_LAHF_LM,
28b8e4d0
JK		 1721 .features[FEAT_6_EAX] =
1722 CPUID_6_EAX_ARAT,
3046bb5d 1723 .xlevel = 0x80000008,
3eca4642
EH		 1724 .model_id = "Westmere E56xx/L56xx/X56xx (Nehalem-C)",
1725 },
ac96c413
EH		 1726 {
1727 .name = "Westmere-IBRS",
1728 .level = 11,
1729 .vendor = CPUID_VENDOR_INTEL,
1730 .family = 6,
1731 .model = 44,
1732 .stepping = 1,
1733 .features[FEAT_1_EDX] =
1734 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1735 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1736 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1737 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1738 CPUID_DE | CPUID_FP87,
1739 .features[FEAT_1_ECX] =
1740 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
1741 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1742 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
1743 .features[FEAT_8000_0001_EDX] =
1744 CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
1745 .features[FEAT_8000_0001_ECX] =
1746 CPUID_EXT3_LAHF_LM,
1747 .features[FEAT_7_0_EDX] =
1748 CPUID_7_0_EDX_SPEC_CTRL,
1749 .features[FEAT_6_EAX] =
1750 CPUID_6_EAX_ARAT,
1751 .xlevel = 0x80000008,
1752 .model_id = "Westmere E56xx/L56xx/X56xx (IBRS update)",
1753 },
3eca4642
EH		 1754 {
1755 .name = "SandyBridge",
1756 .level = 0xd,
99b88a17 1757 .vendor = CPUID_VENDOR_INTEL,
3eca4642
EH		 1758 .family = 6,
1759 .model = 42,
1760 .stepping = 1,
0514ef2f 1761 .features[FEAT_1_EDX] =
b3a4f0b1 1762 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1763 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1764 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1765 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1766 CPUID_DE | CPUID_FP87,
0514ef2f 1767 .features[FEAT_1_ECX] =
27861ecc 1768 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
b3fb3a20
EH		 1769 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1770 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1771 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1772 CPUID_EXT_SSE3,
0514ef2f 1773 .features[FEAT_8000_0001_EDX] =
27861ecc 1774 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
b3fb3a20 1775 CPUID_EXT2_SYSCALL,
0514ef2f 1776 .features[FEAT_8000_0001_ECX] =
27861ecc 1777 CPUID_EXT3_LAHF_LM,
0bb0b2d2
PB		 1778 .features[FEAT_XSAVE] =
1779 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1780 .features[FEAT_6_EAX] =
1781 CPUID_6_EAX_ARAT,
3046bb5d 1782 .xlevel = 0x80000008,
3eca4642
EH		 1783 .model_id = "Intel Xeon E312xx (Sandy Bridge)",
1784 },
ac96c413
EH		 1785 {
1786 .name = "SandyBridge-IBRS",
1787 .level = 0xd,
1788 .vendor = CPUID_VENDOR_INTEL,
1789 .family = 6,
1790 .model = 42,
1791 .stepping = 1,
1792 .features[FEAT_1_EDX] =
1793 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1794 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1795 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1796 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1797 CPUID_DE | CPUID_FP87,
1798 .features[FEAT_1_ECX] =
1799 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1800 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1801 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1802 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1803 CPUID_EXT_SSE3,
1804 .features[FEAT_8000_0001_EDX] =
1805 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1806 CPUID_EXT2_SYSCALL,
1807 .features[FEAT_8000_0001_ECX] =
1808 CPUID_EXT3_LAHF_LM,
1809 .features[FEAT_7_0_EDX] =
1810 CPUID_7_0_EDX_SPEC_CTRL,
1811 .features[FEAT_XSAVE] =
1812 CPUID_XSAVE_XSAVEOPT,
1813 .features[FEAT_6_EAX] =
1814 CPUID_6_EAX_ARAT,
1815 .xlevel = 0x80000008,
1816 .model_id = "Intel Xeon E312xx (Sandy Bridge, IBRS update)",
1817 },
2f9ac42a
PB		 1818 {
1819 .name = "IvyBridge",
1820 .level = 0xd,
1821 .vendor = CPUID_VENDOR_INTEL,
1822 .family = 6,
1823 .model = 58,
1824 .stepping = 9,
1825 .features[FEAT_1_EDX] =
1826 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1827 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1828 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1829 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1830 CPUID_DE | CPUID_FP87,
1831 .features[FEAT_1_ECX] =
1832 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1833 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1834 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1835 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1836 CPUID_EXT_SSE3 | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1837 .features[FEAT_7_0_EBX] =
1838 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_SMEP |
1839 CPUID_7_0_EBX_ERMS,
1840 .features[FEAT_8000_0001_EDX] =
1841 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1842 CPUID_EXT2_SYSCALL,
1843 .features[FEAT_8000_0001_ECX] =
1844 CPUID_EXT3_LAHF_LM,
1845 .features[FEAT_XSAVE] =
1846 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1847 .features[FEAT_6_EAX] =
1848 CPUID_6_EAX_ARAT,
3046bb5d 1849 .xlevel = 0x80000008,
2f9ac42a
PB		 1850 .model_id = "Intel Xeon E3-12xx v2 (Ivy Bridge)",
1851 },
ac96c413
EH		 1852 {
1853 .name = "IvyBridge-IBRS",
1854 .level = 0xd,
1855 .vendor = CPUID_VENDOR_INTEL,
1856 .family = 6,
1857 .model = 58,
1858 .stepping = 9,
1859 .features[FEAT_1_EDX] =
1860 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1861 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1862 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1863 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1864 CPUID_DE | CPUID_FP87,
1865 .features[FEAT_1_ECX] =
1866 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1867 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_POPCNT |
1868 CPUID_EXT_X2APIC | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
1869 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
1870 CPUID_EXT_SSE3 | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1871 .features[FEAT_7_0_EBX] =
1872 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_SMEP |
1873 CPUID_7_0_EBX_ERMS,
1874 .features[FEAT_8000_0001_EDX] =
1875 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1876 CPUID_EXT2_SYSCALL,
1877 .features[FEAT_8000_0001_ECX] =
1878 CPUID_EXT3_LAHF_LM,
1879 .features[FEAT_7_0_EDX] =
1880 CPUID_7_0_EDX_SPEC_CTRL,
1881 .features[FEAT_XSAVE] =
1882 CPUID_XSAVE_XSAVEOPT,
1883 .features[FEAT_6_EAX] =
1884 CPUID_6_EAX_ARAT,
1885 .xlevel = 0x80000008,
1886 .model_id = "Intel Xeon E3-12xx v2 (Ivy Bridge, IBRS)",
1887 },
37507094 1888 {
a356850b
EH		 1889 .name = "Haswell-noTSX",
1890 .level = 0xd,
1891 .vendor = CPUID_VENDOR_INTEL,
1892 .family = 6,
1893 .model = 60,
1894 .stepping = 1,
1895 .features[FEAT_1_EDX] =
1896 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1897 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1898 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1899 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1900 CPUID_DE | CPUID_FP87,
1901 .features[FEAT_1_ECX] =
1902 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1903 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1904 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1905 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1906 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1907 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1908 .features[FEAT_8000_0001_EDX] =
1909 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1910 CPUID_EXT2_SYSCALL,
1911 .features[FEAT_8000_0001_ECX] =
becb6667 1912 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
a356850b
EH		 1913 .features[FEAT_7_0_EBX] =
1914 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1915 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1916 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID,
1917 .features[FEAT_XSAVE] =
1918 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1919 .features[FEAT_6_EAX] =
1920 CPUID_6_EAX_ARAT,
3046bb5d 1921 .xlevel = 0x80000008,
a356850b 1922 .model_id = "Intel Core Processor (Haswell, no TSX)",
ac96c413
EH		 1923 },
1924 {
1925 .name = "Haswell-noTSX-IBRS",
1926 .level = 0xd,
1927 .vendor = CPUID_VENDOR_INTEL,
1928 .family = 6,
1929 .model = 60,
1930 .stepping = 1,
1931 .features[FEAT_1_EDX] =
1932 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
1933 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1934 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1935 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1936 CPUID_DE | CPUID_FP87,
1937 .features[FEAT_1_ECX] =
1938 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
1939 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1940 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1941 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1942 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
1943 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
1944 .features[FEAT_8000_0001_EDX] =
1945 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
1946 CPUID_EXT2_SYSCALL,
1947 .features[FEAT_8000_0001_ECX] =
1948 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
1949 .features[FEAT_7_0_EDX] =
1950 CPUID_7_0_EDX_SPEC_CTRL,
1951 .features[FEAT_7_0_EBX] =
1952 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1953 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1954 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID,
1955 .features[FEAT_XSAVE] =
1956 CPUID_XSAVE_XSAVEOPT,
1957 .features[FEAT_6_EAX] =
1958 CPUID_6_EAX_ARAT,
1959 .xlevel = 0x80000008,
1960 .model_id = "Intel Core Processor (Haswell, no TSX, IBRS)",
1961 },
1962 {
37507094
EH		 1963 .name = "Haswell",
1964 .level = 0xd,
99b88a17 1965 .vendor = CPUID_VENDOR_INTEL,
37507094
EH		 1966 .family = 6,
1967 .model = 60,
ec56a4a7 1968 .stepping = 4,
0514ef2f 1969 .features[FEAT_1_EDX] =
b3a4f0b1 1970 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 1971 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
1972 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
1973 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
1974 CPUID_DE | CPUID_FP87,
0514ef2f 1975 .features[FEAT_1_ECX] =
27861ecc 1976 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
b3fb3a20
EH		 1977 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
1978 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
1979 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
1980 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
78a611f1 1981 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
0514ef2f 1982 .features[FEAT_8000_0001_EDX] =
27861ecc 1983 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
b3fb3a20 1984 CPUID_EXT2_SYSCALL,
0514ef2f 1985 .features[FEAT_8000_0001_ECX] =
becb6667 1986 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
0514ef2f 1987 .features[FEAT_7_0_EBX] =
27861ecc 1988 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1ee91598
EH		 1989 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
1990 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1991 CPUID_7_0_EBX_RTM,
0bb0b2d2
PB		 1992 .features[FEAT_XSAVE] =
1993 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 1994 .features[FEAT_6_EAX] =
1995 CPUID_6_EAX_ARAT,
3046bb5d 1996 .xlevel = 0x80000008,
37507094
EH		 1997 .model_id = "Intel Core Processor (Haswell)",
1998 },
ac96c413
EH		 1999 {
2000 .name = "Haswell-IBRS",
2001 .level = 0xd,
2002 .vendor = CPUID_VENDOR_INTEL,
2003 .family = 6,
2004 .model = 60,
2005 .stepping = 4,
2006 .features[FEAT_1_EDX] =
2007 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2008 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2009 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2010 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2011 CPUID_DE | CPUID_FP87,
2012 .features[FEAT_1_ECX] =
2013 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2014 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2015 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2016 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2017 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2018 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2019 .features[FEAT_8000_0001_EDX] =
2020 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2021 CPUID_EXT2_SYSCALL,
2022 .features[FEAT_8000_0001_ECX] =
2023 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM,
2024 .features[FEAT_7_0_EDX] =
2025 CPUID_7_0_EDX_SPEC_CTRL,
2026 .features[FEAT_7_0_EBX] =
2027 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2028 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2029 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2030 CPUID_7_0_EBX_RTM,
2031 .features[FEAT_XSAVE] =
2032 CPUID_XSAVE_XSAVEOPT,
2033 .features[FEAT_6_EAX] =
2034 CPUID_6_EAX_ARAT,
2035 .xlevel = 0x80000008,
2036 .model_id = "Intel Core Processor (Haswell, IBRS)",
2037 },
a356850b
EH		 2038 {
2039 .name = "Broadwell-noTSX",
2040 .level = 0xd,
2041 .vendor = CPUID_VENDOR_INTEL,
2042 .family = 6,
2043 .model = 61,
2044 .stepping = 2,
2045 .features[FEAT_1_EDX] =
2046 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2047 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2048 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2049 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2050 CPUID_DE | CPUID_FP87,
2051 .features[FEAT_1_ECX] =
2052 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2053 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2054 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2055 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2056 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2057 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2058 .features[FEAT_8000_0001_EDX] =
2059 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2060 CPUID_EXT2_SYSCALL,
2061 .features[FEAT_8000_0001_ECX] =
becb6667 2062 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
a356850b
EH		 2063 .features[FEAT_7_0_EBX] =
2064 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2065 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2066 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2067 CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2068 CPUID_7_0_EBX_SMAP,
2069 .features[FEAT_XSAVE] =
2070 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 2071 .features[FEAT_6_EAX] =
2072 CPUID_6_EAX_ARAT,
3046bb5d 2073 .xlevel = 0x80000008,
a356850b
EH		 2074 .model_id = "Intel Core Processor (Broadwell, no TSX)",
2075 },
ac96c413
EH		 2076 {
2077 .name = "Broadwell-noTSX-IBRS",
2078 .level = 0xd,
2079 .vendor = CPUID_VENDOR_INTEL,
2080 .family = 6,
2081 .model = 61,
2082 .stepping = 2,
2083 .features[FEAT_1_EDX] =
2084 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2085 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2086 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2087 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2088 CPUID_DE | CPUID_FP87,
2089 .features[FEAT_1_ECX] =
2090 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2091 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2092 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2093 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2094 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2095 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2096 .features[FEAT_8000_0001_EDX] =
2097 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2098 CPUID_EXT2_SYSCALL,
2099 .features[FEAT_8000_0001_ECX] =
2100 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2101 .features[FEAT_7_0_EDX] =
2102 CPUID_7_0_EDX_SPEC_CTRL,
2103 .features[FEAT_7_0_EBX] =
2104 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2105 CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2106 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2107 CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2108 CPUID_7_0_EBX_SMAP,
2109 .features[FEAT_XSAVE] =
2110 CPUID_XSAVE_XSAVEOPT,
2111 .features[FEAT_6_EAX] =
2112 CPUID_6_EAX_ARAT,
2113 .xlevel = 0x80000008,
2114 .model_id = "Intel Core Processor (Broadwell, no TSX, IBRS)",
2115 },
ece01354
EH		 2116 {
2117 .name = "Broadwell",
2118 .level = 0xd,
2119 .vendor = CPUID_VENDOR_INTEL,
2120 .family = 6,
2121 .model = 61,
2122 .stepping = 2,
2123 .features[FEAT_1_EDX] =
b3a4f0b1 2124 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
ece01354
EH		 2125 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2126 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2127 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2128 CPUID_DE | CPUID_FP87,
2129 .features[FEAT_1_ECX] =
2130 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2131 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2132 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2133 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2134 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
78a611f1 2135 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
ece01354
EH		 2136 .features[FEAT_8000_0001_EDX] =
2137 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2138 CPUID_EXT2_SYSCALL,
2139 .features[FEAT_8000_0001_ECX] =
becb6667 2140 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
ece01354
EH		 2141 .features[FEAT_7_0_EBX] =
2142 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
1ee91598 2143 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
ece01354 2144 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
1ee91598 2145 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
ece01354 2146 CPUID_7_0_EBX_SMAP,
0bb0b2d2
PB		 2147 .features[FEAT_XSAVE] =
2148 CPUID_XSAVE_XSAVEOPT,
28b8e4d0
JK		 2149 .features[FEAT_6_EAX] =
2150 CPUID_6_EAX_ARAT,
3046bb5d 2151 .xlevel = 0x80000008,
ece01354
EH		 2152 .model_id = "Intel Core Processor (Broadwell)",
2153 },
ac96c413
EH		 2154 {
2155 .name = "Broadwell-IBRS",
2156 .level = 0xd,
2157 .vendor = CPUID_VENDOR_INTEL,
2158 .family = 6,
2159 .model = 61,
2160 .stepping = 2,
2161 .features[FEAT_1_EDX] =
2162 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2163 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2164 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2165 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2166 CPUID_DE | CPUID_FP87,
2167 .features[FEAT_1_ECX] =
2168 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2169 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2170 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2171 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2172 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2173 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2174 .features[FEAT_8000_0001_EDX] =
2175 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2176 CPUID_EXT2_SYSCALL,
2177 .features[FEAT_8000_0001_ECX] =
2178 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2179 .features[FEAT_7_0_EDX] =
2180 CPUID_7_0_EDX_SPEC_CTRL,
2181 .features[FEAT_7_0_EBX] =
2182 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2183 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2184 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2185 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2186 CPUID_7_0_EBX_SMAP,
2187 .features[FEAT_XSAVE] =
2188 CPUID_XSAVE_XSAVEOPT,
2189 .features[FEAT_6_EAX] =
2190 CPUID_6_EAX_ARAT,
2191 .xlevel = 0x80000008,
2192 .model_id = "Intel Core Processor (Broadwell, IBRS)",
2193 },
f6f949e9
EH		 2194 {
2195 .name = "Skylake-Client",
2196 .level = 0xd,
2197 .vendor = CPUID_VENDOR_INTEL,
2198 .family = 6,
2199 .model = 94,
2200 .stepping = 3,
2201 .features[FEAT_1_EDX] =
2202 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2203 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2204 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2205 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2206 CPUID_DE | CPUID_FP87,
2207 .features[FEAT_1_ECX] =
2208 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2209 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2210 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2211 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2212 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2213 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2214 .features[FEAT_8000_0001_EDX] =
2215 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2216 CPUID_EXT2_SYSCALL,
2217 .features[FEAT_8000_0001_ECX] =
2218 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2219 .features[FEAT_7_0_EBX] =
2220 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2221 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2222 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2223 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2224 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX,
2225 /* Missing: XSAVES (not supported by some Linux versions,
cf70879f 2226 * including v4.1 to v4.12).
f6f949e9
EH		 2227 * KVM doesn't yet expose any XSAVES state save component,
2228 * and the only one defined in Skylake (processor tracing)
2229 * probably will block migration anyway.
2230 */
2231 .features[FEAT_XSAVE] =
2232 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2233 CPUID_XSAVE_XGETBV1,
2234 .features[FEAT_6_EAX] =
2235 CPUID_6_EAX_ARAT,
2236 .xlevel = 0x80000008,
2237 .model_id = "Intel Core Processor (Skylake)",
2238 },
ac96c413
EH		 2239 {
2240 .name = "Skylake-Client-IBRS",
2241 .level = 0xd,
2242 .vendor = CPUID_VENDOR_INTEL,
2243 .family = 6,
2244 .model = 94,
2245 .stepping = 3,
2246 .features[FEAT_1_EDX] =
2247 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2248 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2249 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2250 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2251 CPUID_DE | CPUID_FP87,
2252 .features[FEAT_1_ECX] =
2253 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2254 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2255 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2256 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2257 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2258 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2259 .features[FEAT_8000_0001_EDX] =
2260 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
2261 CPUID_EXT2_SYSCALL,
2262 .features[FEAT_8000_0001_ECX] =
2263 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2264 .features[FEAT_7_0_EDX] =
2265 CPUID_7_0_EDX_SPEC_CTRL,
2266 .features[FEAT_7_0_EBX] =
2267 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2268 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2269 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2270 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2271 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX,
2272 /* Missing: XSAVES (not supported by some Linux versions,
2273 * including v4.1 to v4.12).
2274 * KVM doesn't yet expose any XSAVES state save component,
2275 * and the only one defined in Skylake (processor tracing)
2276 * probably will block migration anyway.
2277 */
2278 .features[FEAT_XSAVE] =
2279 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2280 CPUID_XSAVE_XGETBV1,
2281 .features[FEAT_6_EAX] =
2282 CPUID_6_EAX_ARAT,
2283 .xlevel = 0x80000008,
2284 .model_id = "Intel Core Processor (Skylake, IBRS)",
2285 },
53f9a6f4
BF		 2286 {
2287 .name = "Skylake-Server",
2288 .level = 0xd,
2289 .vendor = CPUID_VENDOR_INTEL,
2290 .family = 6,
2291 .model = 85,
2292 .stepping = 4,
2293 .features[FEAT_1_EDX] =
2294 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2295 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2296 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2297 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2298 CPUID_DE | CPUID_FP87,
2299 .features[FEAT_1_ECX] =
2300 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2301 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2302 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2303 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2304 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2305 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2306 .features[FEAT_8000_0001_EDX] =
2307 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
2308 CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2309 .features[FEAT_8000_0001_ECX] =
2310 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2311 .features[FEAT_7_0_EBX] =
2312 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2313 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2314 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2315 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2316 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_CLWB |
2317 CPUID_7_0_EBX_AVX512F | CPUID_7_0_EBX_AVX512DQ |
2318 CPUID_7_0_EBX_AVX512BW | CPUID_7_0_EBX_AVX512CD |
c68bcb3a 2319 CPUID_7_0_EBX_AVX512VL | CPUID_7_0_EBX_CLFLUSHOPT,
53f9a6f4
BF		 2320 /* Missing: XSAVES (not supported by some Linux versions,
2321 * including v4.1 to v4.12).
2322 * KVM doesn't yet expose any XSAVES state save component,
2323 * and the only one defined in Skylake (processor tracing)
2324 * probably will block migration anyway.
2325 */
2326 .features[FEAT_XSAVE] =
2327 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2328 CPUID_XSAVE_XGETBV1,
2329 .features[FEAT_6_EAX] =
2330 CPUID_6_EAX_ARAT,
2331 .xlevel = 0x80000008,
2332 .model_id = "Intel Xeon Processor (Skylake)",
2333 },
ac96c413
EH		 2334 {
2335 .name = "Skylake-Server-IBRS",
2336 .level = 0xd,
2337 .vendor = CPUID_VENDOR_INTEL,
2338 .family = 6,
2339 .model = 85,
2340 .stepping = 4,
2341 .features[FEAT_1_EDX] =
2342 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
2343 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2344 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2345 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2346 CPUID_DE | CPUID_FP87,
2347 .features[FEAT_1_ECX] =
2348 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2349 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2350 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2351 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2352 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2353 CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2354 .features[FEAT_8000_0001_EDX] =
2355 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
2356 CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2357 .features[FEAT_8000_0001_ECX] =
2358 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2359 .features[FEAT_7_0_EDX] =
2360 CPUID_7_0_EDX_SPEC_CTRL,
2361 .features[FEAT_7_0_EBX] =
2362 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
2363 CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
2364 CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
2365 CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
2366 CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_CLWB |
2367 CPUID_7_0_EBX_AVX512F | CPUID_7_0_EBX_AVX512DQ |
2368 CPUID_7_0_EBX_AVX512BW | CPUID_7_0_EBX_AVX512CD |
2369 CPUID_7_0_EBX_AVX512VL,
2370 /* Missing: XSAVES (not supported by some Linux versions,
2371 * including v4.1 to v4.12).
2372 * KVM doesn't yet expose any XSAVES state save component,
2373 * and the only one defined in Skylake (processor tracing)
2374 * probably will block migration anyway.
2375 */
2376 .features[FEAT_XSAVE] =
2377 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2378 CPUID_XSAVE_XGETBV1,
2379 .features[FEAT_6_EAX] =
2380 CPUID_6_EAX_ARAT,
2381 .xlevel = 0x80000008,
2382 .model_id = "Intel Xeon Processor (Skylake, IBRS)",
2383 },
a1849515
BF		 2384 {
2385 .name = "KnightsMill",
2386 .level = 0xd,
2387 .vendor = CPUID_VENDOR_INTEL,
2388 .family = 6,
2389 .model = 133,
2390 .stepping = 0,
2391 .features[FEAT_1_EDX] =
2392 CPUID_VME | CPUID_SS | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR |
2393 CPUID_MMX | CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV |
2394 CPUID_MCA | CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC |
2395 CPUID_CX8 | CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC |
2396 CPUID_PSE | CPUID_DE | CPUID_FP87,
2397 .features[FEAT_1_ECX] =
2398 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
2399 CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
2400 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
2401 CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
2402 CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
2403 CPUID_EXT_F16C | CPUID_EXT_RDRAND,
2404 .features[FEAT_8000_0001_EDX] =
2405 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
2406 CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
2407 .features[FEAT_8000_0001_ECX] =
2408 CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
2409 .features[FEAT_7_0_EBX] =
2410 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_AVX2 |
2411 CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS |
2412 CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX | CPUID_7_0_EBX_AVX512F |
2413 CPUID_7_0_EBX_AVX512CD | CPUID_7_0_EBX_AVX512PF |
2414 CPUID_7_0_EBX_AVX512ER,
2415 .features[FEAT_7_0_ECX] =
2416 CPUID_7_0_ECX_AVX512_VPOPCNTDQ,
2417 .features[FEAT_7_0_EDX] =
2418 CPUID_7_0_EDX_AVX512_4VNNIW | CPUID_7_0_EDX_AVX512_4FMAPS,
2419 .features[FEAT_XSAVE] =
2420 CPUID_XSAVE_XSAVEOPT,
2421 .features[FEAT_6_EAX] =
2422 CPUID_6_EAX_ARAT,
2423 .xlevel = 0x80000008,
2424 .model_id = "Intel Xeon Phi Processor (Knights Mill)",
2425 },
3eca4642
EH		 2426 {
2427 .name = "Opteron_G1",
2428 .level = 5,
99b88a17 2429 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 2430 .family = 15,
2431 .model = 6,
2432 .stepping = 1,
0514ef2f 2433 .features[FEAT_1_EDX] =
b3a4f0b1 2434 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 2435 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2436 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2437 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2438 CPUID_DE | CPUID_FP87,
0514ef2f 2439 .features[FEAT_1_ECX] =
27861ecc 2440 CPUID_EXT_SSE3,
0514ef2f 2441 .features[FEAT_8000_0001_EDX] =
2a923a29 2442 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
3eca4642
EH		 2443 .xlevel = 0x80000008,
2444 .model_id = "AMD Opteron 240 (Gen 1 Class Opteron)",
2445 },
2446 {
2447 .name = "Opteron_G2",
2448 .level = 5,
99b88a17 2449 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 2450 .family = 15,
2451 .model = 6,
2452 .stepping = 1,
0514ef2f 2453 .features[FEAT_1_EDX] =
b3a4f0b1 2454 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 2455 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2456 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2457 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2458 CPUID_DE | CPUID_FP87,
0514ef2f 2459 .features[FEAT_1_ECX] =
27861ecc 2460 CPUID_EXT_CX16 | CPUID_EXT_SSE3,
33b5e8c0 2461 /* Missing: CPUID_EXT2_RDTSCP */
0514ef2f 2462 .features[FEAT_8000_0001_EDX] =
2a923a29 2463 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
0514ef2f 2464 .features[FEAT_8000_0001_ECX] =
27861ecc 2465 CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
3eca4642
EH		 2466 .xlevel = 0x80000008,
2467 .model_id = "AMD Opteron 22xx (Gen 2 Class Opteron)",
2468 },
2469 {
2470 .name = "Opteron_G3",
2471 .level = 5,
99b88a17 2472 .vendor = CPUID_VENDOR_AMD,
339892d7
EY		 2473 .family = 16,
2474 .model = 2,
2475 .stepping = 3,
0514ef2f 2476 .features[FEAT_1_EDX] =
b3a4f0b1 2477 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 2478 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2479 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2480 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2481 CPUID_DE | CPUID_FP87,
0514ef2f 2482 .features[FEAT_1_ECX] =
27861ecc 2483 CPUID_EXT_POPCNT | CPUID_EXT_CX16 | CPUID_EXT_MONITOR |
b3fb3a20 2484 CPUID_EXT_SSE3,
33b5e8c0 2485 /* Missing: CPUID_EXT2_RDTSCP */
0514ef2f 2486 .features[FEAT_8000_0001_EDX] =
2a923a29 2487 CPUID_EXT2_LM | CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
0514ef2f 2488 .features[FEAT_8000_0001_ECX] =
27861ecc 2489 CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A |
b3fb3a20 2490 CPUID_EXT3_ABM | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
3eca4642
EH		 2491 .xlevel = 0x80000008,
2492 .model_id = "AMD Opteron 23xx (Gen 3 Class Opteron)",
2493 },
2494 {
2495 .name = "Opteron_G4",
2496 .level = 0xd,
99b88a17 2497 .vendor = CPUID_VENDOR_AMD,
3eca4642
EH		 2498 .family = 21,
2499 .model = 1,
2500 .stepping = 2,
0514ef2f 2501 .features[FEAT_1_EDX] =
b3a4f0b1 2502 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 2503 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2504 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2505 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2506 CPUID_DE | CPUID_FP87,
0514ef2f 2507 .features[FEAT_1_ECX] =
27861ecc 2508 CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
b3fb3a20
EH		 2509 CPUID_EXT_POPCNT | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
2510 CPUID_EXT_CX16 | CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ |
2511 CPUID_EXT_SSE3,
33b5e8c0 2512 /* Missing: CPUID_EXT2_RDTSCP */
0514ef2f 2513 .features[FEAT_8000_0001_EDX] =
2a923a29
EH		 2514 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_NX |
2515 CPUID_EXT2_SYSCALL,
0514ef2f 2516 .features[FEAT_8000_0001_ECX] =
27861ecc 2517 CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
b3fb3a20
EH		 2518 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
2519 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
2520 CPUID_EXT3_LAHF_LM,
0bb0b2d2 2521 /* no xsaveopt! */
3eca4642
EH		 2522 .xlevel = 0x8000001A,
2523 .model_id = "AMD Opteron 62xx class CPU",
2524 },
021941b9
AP		 2525 {
2526 .name = "Opteron_G5",
2527 .level = 0xd,
99b88a17 2528 .vendor = CPUID_VENDOR_AMD,
021941b9
AP		 2529 .family = 21,
2530 .model = 2,
2531 .stepping = 0,
0514ef2f 2532 .features[FEAT_1_EDX] =
b3a4f0b1 2533 CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
b3fb3a20
EH		 2534 CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
2535 CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
2536 CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
2537 CPUID_DE | CPUID_FP87,
0514ef2f 2538 .features[FEAT_1_ECX] =
27861ecc 2539 CPUID_EXT_F16C | CPUID_EXT_AVX | CPUID_EXT_XSAVE |
b3fb3a20
EH		 2540 CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
2541 CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_FMA |
2542 CPUID_EXT_SSSE3 | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
33b5e8c0 2543 /* Missing: CPUID_EXT2_RDTSCP */
0514ef2f 2544 .features[FEAT_8000_0001_EDX] =
2a923a29
EH		 2545 CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_NX |
2546 CPUID_EXT2_SYSCALL,
0514ef2f 2547 .features[FEAT_8000_0001_ECX] =
27861ecc 2548 CPUID_EXT3_TBM | CPUID_EXT3_FMA4 | CPUID_EXT3_XOP |
b3fb3a20
EH		 2549 CPUID_EXT3_3DNOWPREFETCH | CPUID_EXT3_MISALIGNSSE |
2550 CPUID_EXT3_SSE4A | CPUID_EXT3_ABM | CPUID_EXT3_SVM |
2551 CPUID_EXT3_LAHF_LM,
0bb0b2d2 2552 /* no xsaveopt! */
021941b9
AP		 2553 .xlevel = 0x8000001A,
2554 .model_id = "AMD Opteron 63xx class CPU",
2555 },
2e2efc7d
BS		 2556 {
2557 .name = "EPYC",
2558 .level = 0xd,
2559 .vendor = CPUID_VENDOR_AMD,
2560 .family = 23,
2561 .model = 1,
2562 .stepping = 2,
2563 .features[FEAT_1_EDX] =
2564 CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX | CPUID_CLFLUSH |
2565 CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA | CPUID_PGE |
2566 CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 | CPUID_MCE |
2567 CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE | CPUID_DE |
2568 CPUID_VME | CPUID_FP87,
2569 .features[FEAT_1_ECX] =
2570 CPUID_EXT_RDRAND | CPUID_EXT_F16C | CPUID_EXT_AVX |
2571 CPUID_EXT_XSAVE | CPUID_EXT_AES | CPUID_EXT_POPCNT |
2572 CPUID_EXT_MOVBE | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
2573 CPUID_EXT_CX16 | CPUID_EXT_FMA | CPUID_EXT_SSSE3 |
2574 CPUID_EXT_MONITOR | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
2575 .features[FEAT_8000_0001_EDX] =
2576 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_PDPE1GB |
2577 CPUID_EXT2_FFXSR | CPUID_EXT2_MMXEXT | CPUID_EXT2_NX |
2578 CPUID_EXT2_SYSCALL,
2579 .features[FEAT_8000_0001_ECX] =
2580 CPUID_EXT3_OSVW | CPUID_EXT3_3DNOWPREFETCH |
2581 CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A | CPUID_EXT3_ABM |
2582 CPUID_EXT3_CR8LEG | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
2583 .features[FEAT_7_0_EBX] =
2584 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_AVX2 |
2585 CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_RDSEED |
2586 CPUID_7_0_EBX_ADX | CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_CLFLUSHOPT |
2587 CPUID_7_0_EBX_SHA_NI,
2588 /* Missing: XSAVES (not supported by some Linux versions,
2589 * including v4.1 to v4.12).
2590 * KVM doesn't yet expose any XSAVES state save component.
2591 */
2592 .features[FEAT_XSAVE] =
2593 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2594 CPUID_XSAVE_XGETBV1,
2595 .features[FEAT_6_EAX] =
2596 CPUID_6_EAX_ARAT,
2597 .xlevel = 0x8000000A,
2598 .model_id = "AMD EPYC Processor",
fe52acd2 2599 .cache_info = &epyc_cache_info,
2e2efc7d 2600 },
6cfbc54e
EH		 2601 {
2602 .name = "EPYC-IBPB",
2603 .level = 0xd,
2604 .vendor = CPUID_VENDOR_AMD,
2605 .family = 23,
2606 .model = 1,
2607 .stepping = 2,
2608 .features[FEAT_1_EDX] =
2609 CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX | CPUID_CLFLUSH |
2610 CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA | CPUID_PGE |
2611 CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 | CPUID_MCE |
2612 CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE | CPUID_DE |
2613 CPUID_VME | CPUID_FP87,
2614 .features[FEAT_1_ECX] =
2615 CPUID_EXT_RDRAND | CPUID_EXT_F16C | CPUID_EXT_AVX |
2616 CPUID_EXT_XSAVE | CPUID_EXT_AES | CPUID_EXT_POPCNT |
2617 CPUID_EXT_MOVBE | CPUID_EXT_SSE42 | CPUID_EXT_SSE41 |
2618 CPUID_EXT_CX16 | CPUID_EXT_FMA | CPUID_EXT_SSSE3 |
2619 CPUID_EXT_MONITOR | CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
2620 .features[FEAT_8000_0001_EDX] =
2621 CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_PDPE1GB |
2622 CPUID_EXT2_FFXSR | CPUID_EXT2_MMXEXT | CPUID_EXT2_NX |
2623 CPUID_EXT2_SYSCALL,
2624 .features[FEAT_8000_0001_ECX] =
2625 CPUID_EXT3_OSVW | CPUID_EXT3_3DNOWPREFETCH |
2626 CPUID_EXT3_MISALIGNSSE | CPUID_EXT3_SSE4A | CPUID_EXT3_ABM |
2627 CPUID_EXT3_CR8LEG | CPUID_EXT3_SVM | CPUID_EXT3_LAHF_LM,
2628 .features[FEAT_8000_0008_EBX] =
2629 CPUID_8000_0008_EBX_IBPB,
2630 .features[FEAT_7_0_EBX] =
2631 CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 | CPUID_7_0_EBX_AVX2 |
2632 CPUID_7_0_EBX_SMEP | CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_RDSEED |
2633 CPUID_7_0_EBX_ADX | CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_CLFLUSHOPT |
2634 CPUID_7_0_EBX_SHA_NI,
2635 /* Missing: XSAVES (not supported by some Linux versions,
2636 * including v4.1 to v4.12).
2637 * KVM doesn't yet expose any XSAVES state save component.
2638 */
2639 .features[FEAT_XSAVE] =
2640 CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
2641 CPUID_XSAVE_XGETBV1,
2642 .features[FEAT_6_EAX] =
2643 CPUID_6_EAX_ARAT,
2644 .xlevel = 0x8000000A,
2645 .model_id = "AMD EPYC Processor (with IBPB)",
fe52acd2 2646 .cache_info = &epyc_cache_info,
6cfbc54e 2647 },
c6dc6f63
AP		 2648};
2649
5114e842
EH		 2650typedef struct PropValue {
2651 const char *prop, *value;
2652} PropValue;
2653
2654/* KVM-specific features that are automatically added/removed
2655 * from all CPU models when KVM is enabled.
2656 */
2657static PropValue kvm_default_props[] = {
2658 { "kvmclock", "on" },
2659 { "kvm-nopiodelay", "on" },
2660 { "kvm-asyncpf", "on" },
2661 { "kvm-steal-time", "on" },
2662 { "kvm-pv-eoi", "on" },
2663 { "kvmclock-stable-bit", "on" },
2664 { "x2apic", "on" },
2665 { "acpi", "off" },
2666 { "monitor", "off" },
2667 { "svm", "off" },
2668 { NULL, NULL },
2669};
2670
04d99c3c
EH		 2671/* TCG-specific defaults that override all CPU models when using TCG
2672 */
2673static PropValue tcg_default_props[] = {
2674 { "vme", "off" },
2675 { NULL, NULL },
2676};
2677
2678
5114e842
EH		 2679void x86_cpu_change_kvm_default(const char *prop, const char *value)
2680{
2681 PropValue *pv;
2682 for (pv = kvm_default_props; pv->prop; pv++) {
2683 if (!strcmp(pv->prop, prop)) {
2684 pv->value = value;
2685 break;
2686 }
2687 }
2688
2689 /* It is valid to call this function only for properties that
2690 * are already present in the kvm_default_props table.
2691 */
2692 assert(pv->prop);
2693}
2694
4d1b279b
EH		 2695static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
2696 bool migratable_only);
2697
40bfe48f
HZ		 2698static bool lmce_supported(void)
2699{
c62f2630 2700 uint64_t mce_cap = 0;
40bfe48f 2701
c62f2630 2702#ifdef CONFIG_KVM
40bfe48f
HZ		 2703 if (kvm_ioctl(kvm_state, KVM_X86_GET_MCE_CAP_SUPPORTED, &mce_cap) < 0) {
2704 return false;
2705 }
c62f2630 2706#endif
40bfe48f
HZ		 2707
2708 return !!(mce_cap & MCG_LMCE_P);
2709}
2710
7d8050b5
EH		 2711#define CPUID_MODEL_ID_SZ 48
2712
2713/**
2714 * cpu_x86_fill_model_id:
2715 * Get CPUID model ID string from host CPU.
2716 *
2717 * @str should have at least CPUID_MODEL_ID_SZ bytes
2718 *
2719 * The function does NOT add a null terminator to the string
2720 * automatically.
2721 */
c6dc6f63
AP		 2722static int cpu_x86_fill_model_id(char *str)
2723{
2724 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
2725 int i;
2726
2727 for (i = 0; i < 3; i++) {
2728 host_cpuid(0x80000002 + i, 0, &eax, &ebx, &ecx, &edx);
2729 memcpy(str + i * 16 + 0, &eax, 4);
2730 memcpy(str + i * 16 + 4, &ebx, 4);
2731 memcpy(str + i * 16 + 8, &ecx, 4);
2732 memcpy(str + i * 16 + 12, &edx, 4);
2733 }
2734 return 0;
2735}
2736
c62f2630 2737static Property max_x86_cpu_properties[] = {
120eee7d 2738 DEFINE_PROP_BOOL("migratable", X86CPU, migratable, true),
e265e3e4 2739 DEFINE_PROP_BOOL("host-cache-info", X86CPU, cache_info_passthrough, false),
84f1b92f
EH		 2740 DEFINE_PROP_END_OF_LIST()
2741};
2742
c62f2630 2743static void max_x86_cpu_class_init(ObjectClass *oc, void *data)
c6dc6f63 2744{
84f1b92f 2745 DeviceClass *dc = DEVICE_CLASS(oc);
d940ee9b 2746 X86CPUClass *xcc = X86_CPU_CLASS(oc);
c6dc6f63 2747
f48c8837 2748 xcc->ordering = 9;
6e746f30 2749
ee465a3e 2750 xcc->model_description =
c62f2630 2751 "Enables all features supported by the accelerator in the current host";
d940ee9b 2752
c62f2630 2753 dc->props = max_x86_cpu_properties;
d940ee9b
EH		 2754}
2755
0bacd8b3
EH		 2756static void x86_cpu_load_def(X86CPU *cpu, X86CPUDefinition *def, Error **errp);
2757
c62f2630 2758static void max_x86_cpu_initfn(Object *obj)
d940ee9b
EH		 2759{
2760 X86CPU *cpu = X86_CPU(obj);
2761 CPUX86State *env = &cpu->env;
2762 KVMState *s = kvm_state;
d940ee9b 2763
4d1b279b
EH		 2764 /* We can't fill the features array here because we don't know yet if
2765 * "migratable" is true or false.
2766 */
44bd8e53 2767 cpu->max_features = true;
4d1b279b 2768
d6dcc558 2769 if (accel_uses_host_cpuid()) {
bd182022
EH		 2770 char vendor[CPUID_VENDOR_SZ + 1] = { 0 };
2771 char model_id[CPUID_MODEL_ID_SZ + 1] = { 0 };
2772 int family, model, stepping;
d6dcc558
SAGDR		 2773 X86CPUDefinition host_cpudef = { };
2774 uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
2775
2776 host_cpuid(0x0, 0, &eax, &ebx, &ecx, &edx);
2777 x86_cpu_vendor_words2str(host_cpudef.vendor, ebx, edx, ecx);
0bacd8b3 2778
bd182022 2779 host_vendor_fms(vendor, &family, &model, &stepping);
0bacd8b3 2780
bd182022 2781 cpu_x86_fill_model_id(model_id);
0bacd8b3 2782
bd182022
EH		 2783 object_property_set_str(OBJECT(cpu), vendor, "vendor", &error_abort);
2784 object_property_set_int(OBJECT(cpu), family, "family", &error_abort);
2785 object_property_set_int(OBJECT(cpu), model, "model", &error_abort);
2786 object_property_set_int(OBJECT(cpu), stepping, "stepping",
2787 &error_abort);
2788 object_property_set_str(OBJECT(cpu), model_id, "model-id",
2789 &error_abort);
0bacd8b3 2790
d6dcc558
SAGDR		 2791 if (kvm_enabled()) {
2792 env->cpuid_min_level =
2793 kvm_arch_get_supported_cpuid(s, 0x0, 0, R_EAX);
2794 env->cpuid_min_xlevel =
2795 kvm_arch_get_supported_cpuid(s, 0x80000000, 0, R_EAX);
2796 env->cpuid_min_xlevel2 =
2797 kvm_arch_get_supported_cpuid(s, 0xC0000000, 0, R_EAX);
2798 } else {
2799 env->cpuid_min_level =
2800 hvf_get_supported_cpuid(0x0, 0, R_EAX);
2801 env->cpuid_min_xlevel =
2802 hvf_get_supported_cpuid(0x80000000, 0, R_EAX);
2803 env->cpuid_min_xlevel2 =
2804 hvf_get_supported_cpuid(0xC0000000, 0, R_EAX);
2805 }
40bfe48f
HZ		 2806
2807 if (lmce_supported()) {
2808 object_property_set_bool(OBJECT(cpu), true, "lmce", &error_abort);
2809 }
6900d1cc
EH		 2810 } else {
2811 object_property_set_str(OBJECT(cpu), CPUID_VENDOR_AMD,
2812 "vendor", &error_abort);
2813 object_property_set_int(OBJECT(cpu), 6, "family", &error_abort);
2814 object_property_set_int(OBJECT(cpu), 6, "model", &error_abort);
2815 object_property_set_int(OBJECT(cpu), 3, "stepping", &error_abort);
2816 object_property_set_str(OBJECT(cpu),
2817 "QEMU TCG CPU version " QEMU_HW_VERSION,
2818 "model-id", &error_abort);
e4356010 2819 }
2a573259 2820
d940ee9b 2821 object_property_set_bool(OBJECT(cpu), true, "pmu", &error_abort);
c6dc6f63
AP		 2822}
2823
c62f2630
EH		 2824static const TypeInfo max_x86_cpu_type_info = {
2825 .name = X86_CPU_TYPE_NAME("max"),
2826 .parent = TYPE_X86_CPU,
2827 .instance_init = max_x86_cpu_initfn,
2828 .class_init = max_x86_cpu_class_init,
2829};
2830
d6dcc558 2831#if defined(CONFIG_KVM) || defined(CONFIG_HVF)
c62f2630
EH		 2832static void host_x86_cpu_class_init(ObjectClass *oc, void *data)
2833{
2834 X86CPUClass *xcc = X86_CPU_CLASS(oc);
2835
d6dcc558 2836 xcc->host_cpuid_required = true;
c62f2630
EH		 2837 xcc->ordering = 8;
2838
d6dcc558
SAGDR		 2839 if (kvm_enabled()) {
2840 xcc->model_description =
2841 "KVM processor with all supported host features ";
2842 } else if (hvf_enabled()) {
2843 xcc->model_description =
2844 "HVF processor with all supported host features ";
2845 }
c62f2630
EH		 2846}
2847
d940ee9b
EH		 2848static const TypeInfo host_x86_cpu_type_info = {
2849 .name = X86_CPU_TYPE_NAME("host"),
c62f2630 2850 .parent = X86_CPU_TYPE_NAME("max"),
d940ee9b
EH		 2851 .class_init = host_x86_cpu_class_init,
2852};
2853
2854#endif
2855
8459e396 2856static void report_unavailable_features(FeatureWord w, uint32_t mask)
c6dc6f63 2857{
8459e396 2858 FeatureWordInfo *f = &feature_word_info[w];
c6dc6f63
AP		 2859 int i;
2860
857aee33 2861 for (i = 0; i < 32; ++i) {
72370dc1 2862 if ((1UL << i) & mask) {
bffd67b0 2863 const char *reg = get_register_name_32(f->cpuid_reg);
8b4beddc 2864 assert(reg);
8297be80
AF		 2865 warn_report("%s doesn't support requested feature: "
2866 "CPUID.%02XH:%s%s%s [bit %d]",
d6dcc558 2867 accel_uses_host_cpuid() ? "host" : "TCG",
8297be80
AF		 2868 f->cpuid_eax, reg,
2869 f->feat_names[i] ? "." : "",
2870 f->feat_names[i] ? f->feat_names[i] : "", i);
c6dc6f63 2871 }
857aee33 2872 }
c6dc6f63
AP		 2873}
2874
d7bce999
EB		 2875static void x86_cpuid_version_get_family(Object *obj, Visitor *v,
2876 const char *name, void *opaque,
2877 Error **errp)
95b8519d
AF		 2878{
2879 X86CPU *cpu = X86_CPU(obj);
2880 CPUX86State *env = &cpu->env;
2881 int64_t value;
2882
2883 value = (env->cpuid_version >> 8) & 0xf;
2884 if (value == 0xf) {
2885 value += (env->cpuid_version >> 20) & 0xff;
2886 }
51e72bc1 2887 visit_type_int(v, name, &value, errp);
95b8519d
AF		 2888}
2889
d7bce999
EB		 2890static void x86_cpuid_version_set_family(Object *obj, Visitor *v,
2891 const char *name, void *opaque,
2892 Error **errp)
ed5e1ec3 2893{
71ad61d3
AF		 2894 X86CPU *cpu = X86_CPU(obj);
2895 CPUX86State *env = &cpu->env;
2896 const int64_t min = 0;
2897 const int64_t max = 0xff + 0xf;
65cd9064 2898 Error *local_err = NULL;
71ad61d3
AF		 2899 int64_t value;
2900
51e72bc1 2901 visit_type_int(v, name, &value, &local_err);
65cd9064
MA		 2902 if (local_err) {
2903 error_propagate(errp, local_err);
71ad61d3
AF		 2904 return;
2905 }
2906 if (value < min || value > max) {
c6bd8c70
MA		 2907 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
2908 name ? name : "null", value, min, max);
71ad61d3
AF		 2909 return;
2910 }
2911
ed5e1ec3 2912 env->cpuid_version &= ~0xff00f00;
71ad61d3
AF		 2913 if (value > 0x0f) {
2914 env->cpuid_version |= 0xf00 | ((value - 0x0f) << 20);
ed5e1ec3 2915 } else {
71ad61d3 2916 env->cpuid_version |= value << 8;
ed5e1ec3
AF		 2917 }
2918}
2919
d7bce999
EB		 2920static void x86_cpuid_version_get_model(Object *obj, Visitor *v,
2921 const char *name, void *opaque,
2922 Error **errp)
67e30c83
AF		 2923{
2924 X86CPU *cpu = X86_CPU(obj);
2925 CPUX86State *env = &cpu->env;
2926 int64_t value;
2927
2928 value = (env->cpuid_version >> 4) & 0xf;
2929 value |= ((env->cpuid_version >> 16) & 0xf) << 4;
51e72bc1 2930 visit_type_int(v, name, &value, errp);
67e30c83
AF		 2931}
2932
d7bce999
EB		 2933static void x86_cpuid_version_set_model(Object *obj, Visitor *v,
2934 const char *name, void *opaque,
2935 Error **errp)
b0704cbd 2936{
c5291a4f
AF		 2937 X86CPU *cpu = X86_CPU(obj);
2938 CPUX86State *env = &cpu->env;
2939 const int64_t min = 0;
2940 const int64_t max = 0xff;
65cd9064 2941 Error *local_err = NULL;
c5291a4f
AF		 2942 int64_t value;
2943
51e72bc1 2944 visit_type_int(v, name, &value, &local_err);
65cd9064
MA		 2945 if (local_err) {
2946 error_propagate(errp, local_err);
c5291a4f
AF		 2947 return;
2948 }
2949 if (value < min || value > max) {
c6bd8c70
MA		 2950 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
2951 name ? name : "null", value, min, max);
c5291a4f
AF		 2952 return;
2953 }
2954
b0704cbd 2955 env->cpuid_version &= ~0xf00f0;
c5291a4f 2956 env->cpuid_version |= ((value & 0xf) << 4) | ((value >> 4) << 16);
b0704cbd
AF		 2957}
2958
35112e41 2959static void x86_cpuid_version_get_stepping(Object *obj, Visitor *v,
d7bce999 2960 const char *name, void *opaque,
35112e41
AF		 2961 Error **errp)
2962{
2963 X86CPU *cpu = X86_CPU(obj);
2964 CPUX86State *env = &cpu->env;
2965 int64_t value;
2966
2967 value = env->cpuid_version & 0xf;
51e72bc1 2968 visit_type_int(v, name, &value, errp);
35112e41
AF		 2969}
2970
036e2222 2971static void x86_cpuid_version_set_stepping(Object *obj, Visitor *v,
d7bce999 2972 const char *name, void *opaque,
036e2222 2973 Error **errp)
38c3dc46 2974{
036e2222
AF		 2975 X86CPU *cpu = X86_CPU(obj);
2976 CPUX86State *env = &cpu->env;
2977 const int64_t min = 0;
2978 const int64_t max = 0xf;
65cd9064 2979 Error *local_err = NULL;
036e2222
AF		 2980 int64_t value;
2981
51e72bc1 2982 visit_type_int(v, name, &value, &local_err);
65cd9064
MA		 2983 if (local_err) {
2984 error_propagate(errp, local_err);
036e2222
AF		 2985 return;
2986 }
2987 if (value < min || value > max) {
c6bd8c70
MA		 2988 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
2989 name ? name : "null", value, min, max);
036e2222
AF		 2990 return;
2991 }
2992
38c3dc46 2993 env->cpuid_version &= ~0xf;
036e2222 2994 env->cpuid_version |= value & 0xf;
38c3dc46
AF		 2995}
2996
d480e1af
AF		 2997static char *x86_cpuid_get_vendor(Object *obj, Error **errp)
2998{
2999 X86CPU *cpu = X86_CPU(obj);
3000 CPUX86State *env = &cpu->env;
3001 char *value;
d480e1af 3002
e42a92ae 3003 value = g_malloc(CPUID_VENDOR_SZ + 1);
99b88a17
IM		 3004 x86_cpu_vendor_words2str(value, env->cpuid_vendor1, env->cpuid_vendor2,
3005 env->cpuid_vendor3);
d480e1af
AF		 3006 return value;
3007}
3008
3009static void x86_cpuid_set_vendor(Object *obj, const char *value,
3010 Error **errp)
3011{
3012 X86CPU *cpu = X86_CPU(obj);
3013 CPUX86State *env = &cpu->env;
3014 int i;
3015
9df694ee 3016 if (strlen(value) != CPUID_VENDOR_SZ) {
c6bd8c70 3017 error_setg(errp, QERR_PROPERTY_VALUE_BAD, "", "vendor", value);
d480e1af
AF		 3018 return;
3019 }
3020
3021 env->cpuid_vendor1 = 0;
3022 env->cpuid_vendor2 = 0;
3023 env->cpuid_vendor3 = 0;
3024 for (i = 0; i < 4; i++) {
3025 env->cpuid_vendor1 |= ((uint8_t)value[i ]) << (8 * i);
3026 env->cpuid_vendor2 |= ((uint8_t)value[i + 4]) << (8 * i);
3027 env->cpuid_vendor3 |= ((uint8_t)value[i + 8]) << (8 * i);
3028 }
d480e1af
AF		 3029}
3030
63e886eb
AF		 3031static char *x86_cpuid_get_model_id(Object *obj, Error **errp)
3032{
3033 X86CPU *cpu = X86_CPU(obj);
3034 CPUX86State *env = &cpu->env;
3035 char *value;
3036 int i;
3037
3038 value = g_malloc(48 + 1);
3039 for (i = 0; i < 48; i++) {
3040 value[i] = env->cpuid_model[i >> 2] >> (8 * (i & 3));
3041 }
3042 value[48] = '\0';
3043 return value;
3044}
3045
938d4c25
AF		 3046static void x86_cpuid_set_model_id(Object *obj, const char *model_id,
3047 Error **errp)
dcce6675 3048{
938d4c25
AF		 3049 X86CPU *cpu = X86_CPU(obj);
3050 CPUX86State *env = &cpu->env;
dcce6675
AF		 3051 int c, len, i;
3052
3053 if (model_id == NULL) {
3054 model_id = "";
3055 }
3056 len = strlen(model_id);
d0a6acf4 3057 memset(env->cpuid_model, 0, 48);
dcce6675
AF		 3058 for (i = 0; i < 48; i++) {
3059 if (i >= len) {
3060 c = '\0';
3061 } else {
3062 c = (uint8_t)model_id[i];
3063 }
3064 env->cpuid_model[i >> 2] |= c << (8 * (i & 3));
3065 }
3066}
3067
d7bce999
EB		 3068static void x86_cpuid_get_tsc_freq(Object *obj, Visitor *v, const char *name,
3069 void *opaque, Error **errp)
89e48965
AF		 3070{
3071 X86CPU *cpu = X86_CPU(obj);
3072 int64_t value;
3073
3074 value = cpu->env.tsc_khz * 1000;
51e72bc1 3075 visit_type_int(v, name, &value, errp);
89e48965
AF		 3076}
3077
d7bce999
EB		 3078static void x86_cpuid_set_tsc_freq(Object *obj, Visitor *v, const char *name,
3079 void *opaque, Error **errp)
89e48965
AF		 3080{
3081 X86CPU *cpu = X86_CPU(obj);
3082 const int64_t min = 0;
2e84849a 3083 const int64_t max = INT64_MAX;
65cd9064 3084 Error *local_err = NULL;
89e48965
AF		 3085 int64_t value;
3086
51e72bc1 3087 visit_type_int(v, name, &value, &local_err);
65cd9064
MA		 3088 if (local_err) {
3089 error_propagate(errp, local_err);
89e48965
AF		 3090 return;
3091 }
3092 if (value < min || value > max) {
c6bd8c70
MA		 3093 error_setg(errp, QERR_PROPERTY_VALUE_OUT_OF_RANGE, "",
3094 name ? name : "null", value, min, max);
89e48965
AF		 3095 return;
3096 }
3097
36f96c4b 3098 cpu->env.tsc_khz = cpu->env.user_tsc_khz = value / 1000;
89e48965
AF		 3099}
3100
7e5292b5 3101/* Generic getter for "feature-words" and "filtered-features" properties */
d7bce999
EB		 3102static void x86_cpu_get_feature_words(Object *obj, Visitor *v,
3103 const char *name, void *opaque,
3104 Error **errp)
8e8aba50 3105{
7e5292b5 3106 uint32_t *array = (uint32_t *)opaque;
8e8aba50 3107 FeatureWord w;
8e8aba50
EH		 3108 X86CPUFeatureWordInfo word_infos[FEATURE_WORDS] = { };
3109 X86CPUFeatureWordInfoList list_entries[FEATURE_WORDS] = { };
3110 X86CPUFeatureWordInfoList *list = NULL;
3111
3112 for (w = 0; w < FEATURE_WORDS; w++) {
3113 FeatureWordInfo *wi = &feature_word_info[w];
3114 X86CPUFeatureWordInfo *qwi = &word_infos[w];
3115 qwi->cpuid_input_eax = wi->cpuid_eax;
3116 qwi->has_cpuid_input_ecx = wi->cpuid_needs_ecx;
3117 qwi->cpuid_input_ecx = wi->cpuid_ecx;
3118 qwi->cpuid_register = x86_reg_info_32[wi->cpuid_reg].qapi_enum;
7e5292b5 3119 qwi->features = array[w];
8e8aba50
EH		 3120
3121 /* List will be in reverse order, but order shouldn't matter */
3122 list_entries[w].next = list;
3123 list_entries[w].value = &word_infos[w];
3124 list = &list_entries[w];
3125 }
3126
6b62d961 3127 visit_type_X86CPUFeatureWordInfoList(v, "feature-words", &list, errp);
8e8aba50
EH		 3128}
3129
d7bce999
EB		 3130static void x86_get_hv_spinlocks(Object *obj, Visitor *v, const char *name,
3131 void *opaque, Error **errp)
c8f0f88e
IM		 3132{
3133 X86CPU *cpu = X86_CPU(obj);
3134 int64_t value = cpu->hyperv_spinlock_attempts;
3135
51e72bc1 3136 visit_type_int(v, name, &value, errp);
c8f0f88e
IM		 3137}
3138
d7bce999
EB		 3139static void x86_set_hv_spinlocks(Object *obj, Visitor *v, const char *name,
3140 void *opaque, Error **errp)
c8f0f88e
IM		 3141{
3142 const int64_t min = 0xFFF;
3143 const int64_t max = UINT_MAX;
3144 X86CPU *cpu = X86_CPU(obj);
3145 Error *err = NULL;
3146 int64_t value;
3147
51e72bc1 3148 visit_type_int(v, name, &value, &err);
c8f0f88e
IM		 3149 if (err) {
3150 error_propagate(errp, err);
3151 return;
3152 }
3153
3154 if (value < min || value > max) {
3155 error_setg(errp, "Property %s.%s doesn't take value %" PRId64
5bb4c35d 3156 " (minimum: %" PRId64 ", maximum: %" PRId64 ")",
3157 object_get_typename(obj), name ? name : "null",
3158 value, min, max);
c8f0f88e
IM		 3159 return;
3160 }
3161 cpu->hyperv_spinlock_attempts = value;
3162}
3163
1b6b7d10 3164static const PropertyInfo qdev_prop_spinlocks = {
c8f0f88e
IM		 3165 .name = "int",
3166 .get = x86_get_hv_spinlocks,
3167 .set = x86_set_hv_spinlocks,
3168};
3169
72ac2e87
IM		 3170/* Convert all '_' in a feature string option name to '-', to make feature
3171 * name conform to QOM property naming rule, which uses '-' instead of '_'.
3172 */
3173static inline void feat2prop(char *s)
3174{
3175 while ((s = strchr(s, '_'))) {
3176 *s = '-';
3177 }
3178}
3179
b54c9377
EH		 3180/* Return the feature property name for a feature flag bit */
3181static const char *x86_cpu_feature_name(FeatureWord w, int bitnr)
3182{
3183 /* XSAVE components are automatically enabled by other features,
3184 * so return the original feature name instead
3185 */
3186 if (w == FEAT_XSAVE_COMP_LO || w == FEAT_XSAVE_COMP_HI) {
3187 int comp = (w == FEAT_XSAVE_COMP_HI) ? bitnr + 32 : bitnr;
3188
3189 if (comp < ARRAY_SIZE(x86_ext_save_areas) &&
3190 x86_ext_save_areas[comp].bits) {
3191 w = x86_ext_save_areas[comp].feature;
3192 bitnr = ctz32(x86_ext_save_areas[comp].bits);
3193 }
3194 }
3195
3196 assert(bitnr < 32);
3197 assert(w < FEATURE_WORDS);
3198 return feature_word_info[w].feat_names[bitnr];
3199}
3200
dc15c051
IM		 3201/* Compatibily hack to maintain legacy +-feat semantic,
3202 * where +-feat overwrites any feature set by
3203 * feat=on|feat even if the later is parsed after +-feat
3204 * (i.e. "-x2apic,x2apic=on" will result in x2apic disabled)
3205 */
2fae0d96 3206static GList *plus_features, *minus_features;
dc15c051 3207
83a00f60
EH		 3208static gint compare_string(gconstpointer a, gconstpointer b)
3209{
3210 return g_strcmp0(a, b);
3211}
3212
8f961357
EH		 3213/* Parse "+feature,-feature,feature=foo" CPU feature string
3214 */
62a48a2a 3215static void x86_cpu_parse_featurestr(const char *typename, char *features,
94a444b2 3216 Error **errp)
8f961357 3217{
8f961357 3218 char *featurestr; /* Single 'key=value" string being parsed */
62a48a2a 3219 static bool cpu_globals_initialized;
83a00f60 3220 bool ambiguous = false;
62a48a2a
IM		 3221
3222 if (cpu_globals_initialized) {
3223 return;
3224 }
3225 cpu_globals_initialized = true;
8f961357 3226
f6750e95
EH		 3227 if (!features) {
3228 return;
3229 }
3230
3231 for (featurestr = strtok(features, ",");
685479bd 3232 featurestr;
f6750e95
EH		 3233 featurestr = strtok(NULL, ",")) {
3234 const char *name;
3235 const char *val = NULL;
3236 char *eq = NULL;
cf2887c9 3237 char num[32];
62a48a2a 3238 GlobalProperty *prop;
c6dc6f63 3239
f6750e95 3240 /* Compatibility syntax: */
c6dc6f63 3241 if (featurestr[0] == '+') {
2fae0d96
EH		 3242 plus_features = g_list_append(plus_features,
3243 g_strdup(featurestr + 1));
f6750e95 3244 continue;
c6dc6f63 3245 } else if (featurestr[0] == '-') {
2fae0d96
EH		 3246 minus_features = g_list_append(minus_features,
3247 g_strdup(featurestr + 1));
f6750e95
EH		 3248 continue;
3249 }
3250
3251 eq = strchr(featurestr, '=');
3252 if (eq) {
3253 *eq++ = 0;
3254 val = eq;
c6dc6f63 3255 } else {
f6750e95 3256 val = "on";
a91987c2 3257 }
f6750e95
EH		 3258
3259 feat2prop(featurestr);
3260 name = featurestr;
3261
83a00f60 3262 if (g_list_find_custom(plus_features, name, compare_string)) {
3dc6f869
AF		 3263 warn_report("Ambiguous CPU model string. "
3264 "Don't mix both \"+%s\" and \"%s=%s\"",
3265 name, name, val);
83a00f60
EH		 3266 ambiguous = true;
3267 }
3268 if (g_list_find_custom(minus_features, name, compare_string)) {
3dc6f869
AF		 3269 warn_report("Ambiguous CPU model string. "
3270 "Don't mix both \"-%s\" and \"%s=%s\"",
3271 name, name, val);
83a00f60
EH		 3272 ambiguous = true;
3273 }
3274
f6750e95
EH		 3275 /* Special case: */
3276 if (!strcmp(name, "tsc-freq")) {
f17fd4fd 3277 int ret;
f46bfdbf 3278 uint64_t tsc_freq;
f6750e95 3279
f17fd4fd 3280 ret = qemu_strtosz_metric(val, NULL, &tsc_freq);
f46bfdbf 3281 if (ret < 0 || tsc_freq > INT64_MAX) {
f6750e95
EH		 3282 error_setg(errp, "bad numerical value %s", val);
3283 return;
3284 }
3285 snprintf(num, sizeof(num), "%" PRId64, tsc_freq);
3286 val = num;
3287 name = "tsc-frequency";
c6dc6f63 3288 }
f6750e95 3289
62a48a2a
IM		 3290 prop = g_new0(typeof(*prop), 1);
3291 prop->driver = typename;
3292 prop->property = g_strdup(name);
3293 prop->value = g_strdup(val);
3294 prop->errp = &error_fatal;
3295 qdev_prop_register_global(prop);
f6750e95
EH		 3296 }
3297
83a00f60 3298 if (ambiguous) {
3dc6f869
AF		 3299 warn_report("Compatibility of ambiguous CPU model "
3300 "strings won't be kept on future QEMU versions");
83a00f60 3301 }
c6dc6f63
AP		 3302}
3303
b8d834a0 3304static void x86_cpu_expand_features(X86CPU *cpu, Error **errp);
b54c9377
EH		 3305static int x86_cpu_filter_features(X86CPU *cpu);
3306
3307/* Check for missing features that may prevent the CPU class from
3308 * running using the current machine and accelerator.
3309 */
3310static void x86_cpu_class_check_missing_features(X86CPUClass *xcc,
3311 strList **missing_feats)
3312{
3313 X86CPU *xc;
3314 FeatureWord w;
3315 Error *err = NULL;
3316 strList **next = missing_feats;
3317
d6dcc558 3318 if (xcc->host_cpuid_required && !accel_uses_host_cpuid()) {
b54c9377 3319 strList *new = g_new0(strList, 1);
3c254ab8 3320 new->value = g_strdup("kvm");
b54c9377
EH		 3321 *missing_feats = new;
3322 return;
3323 }
3324
3325 xc = X86_CPU(object_new(object_class_get_name(OBJECT_CLASS(xcc))));
3326
b8d834a0 3327 x86_cpu_expand_features(xc, &err);
b54c9377 3328 if (err) {
b8d834a0 3329 /* Errors at x86_cpu_expand_features should never happen,
b54c9377
EH		 3330 * but in case it does, just report the model as not
3331 * runnable at all using the "type" property.
3332 */
3333 strList *new = g_new0(strList, 1);
3334 new->value = g_strdup("type");
3335 *next = new;
3336 next = &new->next;
3337 }
3338
3339 x86_cpu_filter_features(xc);
3340
3341 for (w = 0; w < FEATURE_WORDS; w++) {
3342 uint32_t filtered = xc->filtered_features[w];
3343 int i;
3344 for (i = 0; i < 32; i++) {
3345 if (filtered & (1UL << i)) {
3346 strList *new = g_new0(strList, 1);
3347 new->value = g_strdup(x86_cpu_feature_name(w, i));
3348 *next = new;
3349 next = &new->next;
3350 }
3351 }
3352 }
3353
3354 object_unref(OBJECT(xc));
3355}
3356
8c3329e5 3357/* Print all cpuid feature names in featureset
c6dc6f63 3358 */
cc643b1e 3359static void listflags(FILE *f, fprintf_function print, GList *features)
0856579c 3360{
cc643b1e
DB		 3361 size_t len = 0;
3362 GList *tmp;
3363
3364 for (tmp = features; tmp; tmp = tmp->next) {
3365 const char *name = tmp->data;
3366 if ((len + strlen(name) + 1) >= 75) {
3367 print(f, "\n");
3368 len = 0;
c6dc6f63 3369 }
cc643b1e
DB		 3370 print(f, "%s%s", len == 0 ? " " : " ", name);
3371 len += strlen(name) + 1;
8c3329e5 3372 }
cc643b1e 3373 print(f, "\n");
c6dc6f63
AP		 3374}
3375
f48c8837 3376/* Sort alphabetically by type name, respecting X86CPUClass::ordering. */
ee465a3e
EH		 3377static gint x86_cpu_list_compare(gconstpointer a, gconstpointer b)
3378{
3379 ObjectClass *class_a = (ObjectClass *)a;
3380 ObjectClass *class_b = (ObjectClass *)b;
3381 X86CPUClass *cc_a = X86_CPU_CLASS(class_a);
3382 X86CPUClass *cc_b = X86_CPU_CLASS(class_b);
c7dbff4b
DB		 3383 char *name_a, *name_b;
3384 int ret;
ee465a3e 3385
f48c8837 3386 if (cc_a->ordering != cc_b->ordering) {
c7dbff4b 3387 ret = cc_a->ordering - cc_b->ordering;
ee465a3e 3388 } else {
c7dbff4b
DB		 3389 name_a = x86_cpu_class_get_model_name(cc_a);
3390 name_b = x86_cpu_class_get_model_name(cc_b);
3391 ret = strcmp(name_a, name_b);
3392 g_free(name_a);
3393 g_free(name_b);
ee465a3e 3394 }
c7dbff4b 3395 return ret;
ee465a3e
EH		 3396}
3397
3398static GSList *get_sorted_cpu_model_list(void)
3399{
3400 GSList *list = object_class_get_list(TYPE_X86_CPU, false);
3401 list = g_slist_sort(list, x86_cpu_list_compare);
3402 return list;
3403}
3404
3405static void x86_cpu_list_entry(gpointer data, gpointer user_data)
3406{
3407 ObjectClass *oc = data;
3408 X86CPUClass *cc = X86_CPU_CLASS(oc);
3409 CPUListState *s = user_data;
3410 char *name = x86_cpu_class_get_model_name(cc);
3411 const char *desc = cc->model_description;
0bacd8b3 3412 if (!desc && cc->cpu_def) {
ee465a3e
EH		 3413 desc = cc->cpu_def->model_id;
3414 }
3415
081492ca 3416 (*s->cpu_fprintf)(s->file, "x86 %-20s %-48s\n",
ee465a3e
EH		 3417 name, desc);
3418 g_free(name);
3419}
3420
3421/* list available CPU models and flags */
e916cbf8 3422void x86_cpu_list(FILE *f, fprintf_function cpu_fprintf)
c6dc6f63 3423{
cc643b1e 3424 int i, j;
ee465a3e
EH		 3425 CPUListState s = {
3426 .file = f,
3427 .cpu_fprintf = cpu_fprintf,
3428 };
3429 GSList *list;
cc643b1e 3430 GList *names = NULL;
c6dc6f63 3431
ee465a3e
EH		 3432 (*cpu_fprintf)(f, "Available CPUs:\n");
3433 list = get_sorted_cpu_model_list();
3434 g_slist_foreach(list, x86_cpu_list_entry, &s);
3435 g_slist_free(list);
21ad7789 3436
cc643b1e 3437 names = NULL;
3af60be2
JK		 3438 for (i = 0; i < ARRAY_SIZE(feature_word_info); i++) {
3439 FeatureWordInfo *fw = &feature_word_info[i];
cc643b1e
DB		 3440 for (j = 0; j < 32; j++) {
3441 if (fw->feat_names[j]) {
3442 names = g_list_append(names, (gpointer)fw->feat_names[j]);
3443 }
3444 }
3af60be2 3445 }
cc643b1e
DB		 3446
3447 names = g_list_sort(names, (GCompareFunc)strcmp);
3448
3449 (*cpu_fprintf)(f, "\nRecognized CPUID flags:\n");
3450 listflags(f, cpu_fprintf, names);
3451 (*cpu_fprintf)(f, "\n");
3452 g_list_free(names);
c6dc6f63
AP		 3453}
3454
ee465a3e
EH		 3455static void x86_cpu_definition_entry(gpointer data, gpointer user_data)
3456{
3457 ObjectClass *oc = data;
3458 X86CPUClass *cc = X86_CPU_CLASS(oc);
3459 CpuDefinitionInfoList **cpu_list = user_data;
3460 CpuDefinitionInfoList *entry;
3461 CpuDefinitionInfo *info;
3462
3463 info = g_malloc0(sizeof(*info));
3464 info->name = x86_cpu_class_get_model_name(cc);
b54c9377
EH		 3465 x86_cpu_class_check_missing_features(cc, &info->unavailable_features);
3466 info->has_unavailable_features = true;
8ed877b7 3467 info->q_typename = g_strdup(object_class_get_name(oc));
bd72159d
EH		 3468 info->migration_safe = cc->migration_safe;
3469 info->has_migration_safe = true;
5adbed30 3470 info->q_static = cc->static_model;
ee465a3e
EH		 3471
3472 entry = g_malloc0(sizeof(*entry));
3473 entry->value = info;
3474 entry->next = *cpu_list;
3475 *cpu_list = entry;
3476}
3477
76b64a7a 3478CpuDefinitionInfoList *arch_query_cpu_definitions(Error **errp)
e3966126
AL		 3479{
3480 CpuDefinitionInfoList *cpu_list = NULL;
ee465a3e
EH		 3481 GSList *list = get_sorted_cpu_model_list();
3482 g_slist_foreach(list, x86_cpu_definition_entry, &cpu_list);
3483 g_slist_free(list);
e3966126
AL		 3484 return cpu_list;
3485}
3486
84f1b92f
EH		 3487static uint32_t x86_cpu_get_supported_feature_word(FeatureWord w,
3488 bool migratable_only)
27418adf
EH		 3489{
3490 FeatureWordInfo *wi = &feature_word_info[w];
84f1b92f 3491 uint32_t r;
27418adf 3492
fefb41bf 3493 if (kvm_enabled()) {
84f1b92f
EH		 3494 r = kvm_arch_get_supported_cpuid(kvm_state, wi->cpuid_eax,
3495 wi->cpuid_ecx,
3496 wi->cpuid_reg);
d6dcc558
SAGDR		 3497 } else if (hvf_enabled()) {
3498 r = hvf_get_supported_cpuid(wi->cpuid_eax,
3499 wi->cpuid_ecx,
3500 wi->cpuid_reg);
fefb41bf 3501 } else if (tcg_enabled()) {
84f1b92f 3502 r = wi->tcg_features;
fefb41bf
EH		 3503 } else {
3504 return ~0;
3505 }
84f1b92f
EH		 3506 if (migratable_only) {
3507 r &= x86_cpu_get_migratable_flags(w);
3508 }
3509 return r;
27418adf
EH		 3510}
3511
8ca30e86
EH		 3512static void x86_cpu_report_filtered_features(X86CPU *cpu)
3513{
3514 FeatureWord w;
3515
3516 for (w = 0; w < FEATURE_WORDS; w++) {
3517 report_unavailable_features(w, cpu->filtered_features[w]);
3518 }
3519}
3520
5114e842
EH		 3521static void x86_cpu_apply_props(X86CPU *cpu, PropValue *props)
3522{
3523 PropValue *pv;
3524 for (pv = props; pv->prop; pv++) {
3525 if (!pv->value) {
3526 continue;
3527 }
3528 object_property_parse(OBJECT(cpu), pv->value, pv->prop,
3529 &error_abort);
3530 }
3531}
3532
f99fd7ca 3533/* Load data from X86CPUDefinition into a X86CPU object
c080e30e 3534 */
d940ee9b 3535static void x86_cpu_load_def(X86CPU *cpu, X86CPUDefinition *def, Error **errp)
c6dc6f63 3536{
61dcd775 3537 CPUX86State *env = &cpu->env;
74f54bc4
EH		 3538 const char *vendor;
3539 char host_vendor[CPUID_VENDOR_SZ + 1];
e1c224b4 3540 FeatureWord w;
c6dc6f63 3541
f99fd7ca
EH		 3542 /*NOTE: any property set by this function should be returned by
3543 * x86_cpu_static_props(), so static expansion of
3544 * query-cpu-model-expansion is always complete.
3545 */
3546
c39c0edf 3547 /* CPU models only set _minimum_ values for level/xlevel: */
709fa704
MAL		 3548 object_property_set_uint(OBJECT(cpu), def->level, "min-level", errp);
3549 object_property_set_uint(OBJECT(cpu), def->xlevel, "min-xlevel", errp);
c39c0edf 3550
2d64255b
AF		 3551 object_property_set_int(OBJECT(cpu), def->family, "family", errp);
3552 object_property_set_int(OBJECT(cpu), def->model, "model", errp);
3553 object_property_set_int(OBJECT(cpu), def->stepping, "stepping", errp);
2d64255b 3554 object_property_set_str(OBJECT(cpu), def->model_id, "model-id", errp);
e1c224b4
EH		 3555 for (w = 0; w < FEATURE_WORDS; w++) {
3556 env->features[w] = def->features[w];
3557 }
82beb536 3558
a9f27ea9
EH		 3559 /* legacy-cache defaults to 'off' if CPU model provides cache info */
3560 cpu->legacy_cache = !def->cache_info;
ab8f992e 3561
9576de75 3562 /* Special cases not set in the X86CPUDefinition structs: */
d6dcc558 3563 /* TODO: in-kernel irqchip for hvf */
82beb536 3564 if (kvm_enabled()) {
492a4c94
LT		 3565 if (!kvm_irqchip_in_kernel()) {
3566 x86_cpu_change_kvm_default("x2apic", "off");
3567 }
3568
5114e842 3569 x86_cpu_apply_props(cpu, kvm_default_props);
04d99c3c
EH		 3570 } else if (tcg_enabled()) {
3571 x86_cpu_apply_props(cpu, tcg_default_props);
82beb536 3572 }
5fcca9ff 3573
82beb536 3574 env->features[FEAT_1_ECX] |= CPUID_EXT_HYPERVISOR;
7c08db30
EH		 3575
3576 /* sysenter isn't supported in compatibility mode on AMD,
3577 * syscall isn't supported in compatibility mode on Intel.
3578 * Normally we advertise the actual CPU vendor, but you can
3579 * override this using the 'vendor' property if you want to use
3580 * KVM's sysenter/syscall emulation in compatibility mode and
3581 * when doing cross vendor migration
3582 */
74f54bc4 3583 vendor = def->vendor;
d6dcc558 3584 if (accel_uses_host_cpuid()) {
7c08db30
EH		 3585 uint32_t ebx = 0, ecx = 0, edx = 0;
3586 host_cpuid(0, 0, NULL, &ebx, &ecx, &edx);
3587 x86_cpu_vendor_words2str(host_vendor, ebx, edx, ecx);
3588 vendor = host_vendor;
3589 }
3590
3591 object_property_set_str(OBJECT(cpu), vendor, "vendor", errp);
3592
c6dc6f63
AP		 3593}
3594
f99fd7ca
EH		 3595/* Return a QDict containing keys for all properties that can be included
3596 * in static expansion of CPU models. All properties set by x86_cpu_load_def()
3597 * must be included in the dictionary.
3598 */
3599static QDict *x86_cpu_static_props(void)
3600{
3601 FeatureWord w;
3602 int i;
3603 static const char *props[] = {
3604 "min-level",
3605 "min-xlevel",
3606 "family",
3607 "model",
3608 "stepping",
3609 "model-id",
3610 "vendor",
3611 "lmce",
3612 NULL,
3613 };
3614 static QDict *d;
3615
3616 if (d) {
3617 return d;
3618 }
3619
3620 d = qdict_new();
3621 for (i = 0; props[i]; i++) {
0f9afc2a 3622 qdict_put_null(d, props[i]);
f99fd7ca
EH		 3623 }
3624
3625 for (w = 0; w < FEATURE_WORDS; w++) {
3626 FeatureWordInfo *fi = &feature_word_info[w];
3627 int bit;
3628 for (bit = 0; bit < 32; bit++) {
3629 if (!fi->feat_names[bit]) {
3630 continue;
3631 }
0f9afc2a 3632 qdict_put_null(d, fi->feat_names[bit]);
f99fd7ca
EH		 3633 }
3634 }
3635
3636 return d;
3637}
3638
3639/* Add an entry to @props dict, with the value for property. */
3640static void x86_cpu_expand_prop(X86CPU *cpu, QDict *props, const char *prop)
3641{
3642 QObject *value = object_property_get_qobject(OBJECT(cpu), prop,
3643 &error_abort);
3644
3645 qdict_put_obj(props, prop, value);
3646}
3647
3648/* Convert CPU model data from X86CPU object to a property dictionary
3649 * that can recreate exactly the same CPU model.
3650 */
3651static void x86_cpu_to_dict(X86CPU *cpu, QDict *props)
3652{
3653 QDict *sprops = x86_cpu_static_props();
3654 const QDictEntry *e;
3655
3656 for (e = qdict_first(sprops); e; e = qdict_next(sprops, e)) {
3657 const char *prop = qdict_entry_key(e);
3658 x86_cpu_expand_prop(cpu, props, prop);
3659 }
3660}
3661
b8097deb
EH		 3662/* Convert CPU model data from X86CPU object to a property dictionary
3663 * that can recreate exactly the same CPU model, including every
3664 * writeable QOM property.
3665 */
3666static void x86_cpu_to_dict_full(X86CPU *cpu, QDict *props)
3667{
3668 ObjectPropertyIterator iter;
3669 ObjectProperty *prop;
3670
3671 object_property_iter_init(&iter, OBJECT(cpu));
3672 while ((prop = object_property_iter_next(&iter))) {
3673 /* skip read-only or write-only properties */
3674 if (!prop->get || !prop->set) {
3675 continue;
3676 }
3677
3678 /* "hotplugged" is the only property that is configurable
3679 * on the command-line but will be set differently on CPUs
3680 * created using "-cpu ... -smp ..." and by CPUs created
3681 * on the fly by x86_cpu_from_model() for querying. Skip it.
3682 */
3683 if (!strcmp(prop->name, "hotplugged")) {
3684 continue;
3685 }
3686 x86_cpu_expand_prop(cpu, props, prop->name);
3687 }
3688}
3689
f99fd7ca
EH		 3690static void object_apply_props(Object *obj, QDict *props, Error **errp)
3691{
3692 const QDictEntry *prop;
3693 Error *err = NULL;
3694
3695 for (prop = qdict_first(props); prop; prop = qdict_next(props, prop)) {
3696 object_property_set_qobject(obj, qdict_entry_value(prop),
3697 qdict_entry_key(prop), &err);
3698 if (err) {
3699 break;
3700 }
3701 }
3702
3703 error_propagate(errp, err);
3704}
3705
3706/* Create X86CPU object according to model+props specification */
3707static X86CPU *x86_cpu_from_model(const char *model, QDict *props, Error **errp)
3708{
3709 X86CPU *xc = NULL;
3710 X86CPUClass *xcc;
3711 Error *err = NULL;
3712
3713 xcc = X86_CPU_CLASS(cpu_class_by_name(TYPE_X86_CPU, model));
3714 if (xcc == NULL) {
3715 error_setg(&err, "CPU model '%s' not found", model);
3716 goto out;
3717 }
3718
3719 xc = X86_CPU(object_new(object_class_get_name(OBJECT_CLASS(xcc))));
3720 if (props) {
3721 object_apply_props(OBJECT(xc), props, &err);
3722 if (err) {
3723 goto out;
3724 }
3725 }
3726
3727 x86_cpu_expand_features(xc, &err);
3728 if (err) {
3729 goto out;
3730 }
3731
3732out:
3733 if (err) {
3734 error_propagate(errp, err);
3735 object_unref(OBJECT(xc));
3736 xc = NULL;
3737 }
3738 return xc;
3739}
3740
3741CpuModelExpansionInfo *
3742arch_query_cpu_model_expansion(CpuModelExpansionType type,
3743 CpuModelInfo *model,
3744 Error **errp)
3745{
3746 X86CPU *xc = NULL;
3747 Error *err = NULL;
3748 CpuModelExpansionInfo *ret = g_new0(CpuModelExpansionInfo, 1);
3749 QDict *props = NULL;
3750 const char *base_name;
3751
3752 xc = x86_cpu_from_model(model->name,
3753 model->has_props ?
7dc847eb 3754 qobject_to(QDict, model->props) :
f99fd7ca
EH		 3755 NULL, &err);
3756 if (err) {
3757 goto out;
3758 }
3759
b8097deb 3760 props = qdict_new();
f99fd7ca
EH		 3761
3762 switch (type) {
3763 case CPU_MODEL_EXPANSION_TYPE_STATIC:
3764 /* Static expansion will be based on "base" only */
3765 base_name = "base";
b8097deb 3766 x86_cpu_to_dict(xc, props);
f99fd7ca
EH		 3767 break;
3768 case CPU_MODEL_EXPANSION_TYPE_FULL:
3769 /* As we don't return every single property, full expansion needs
3770 * to keep the original model name+props, and add extra
3771 * properties on top of that.
3772 */
3773 base_name = model->name;
b8097deb 3774 x86_cpu_to_dict_full(xc, props);
f99fd7ca
EH		 3775 break;
3776 default:
3777 error_setg(&err, "Unsupportted expansion type");
3778 goto out;
3779 }
3780
3781 if (!props) {
3782 props = qdict_new();
3783 }
3784 x86_cpu_to_dict(xc, props);
3785
3786 ret->model = g_new0(CpuModelInfo, 1);
3787 ret->model->name = g_strdup(base_name);
3788 ret->model->props = QOBJECT(props);
3789 ret->model->has_props = true;
3790
3791out:
3792 object_unref(OBJECT(xc));
3793 if (err) {
3794 error_propagate(errp, err);
3795 qapi_free_CpuModelExpansionInfo(ret);
3796 ret = NULL;
3797 }
3798 return ret;
3799}
3800
00fcd100
AB		 3801static gchar *x86_gdb_arch_name(CPUState *cs)
3802{
3803#ifdef TARGET_X86_64
3804 return g_strdup("i386:x86-64");
3805#else
3806 return g_strdup("i386");
3807#endif
3808}
3809
d940ee9b
EH		 3810static void x86_cpu_cpudef_class_init(ObjectClass *oc, void *data)
3811{
3812 X86CPUDefinition *cpudef = data;
3813 X86CPUClass *xcc = X86_CPU_CLASS(oc);
3814
3815 xcc->cpu_def = cpudef;
bd72159d 3816 xcc->migration_safe = true;
d940ee9b
EH		 3817}
3818
3819static void x86_register_cpudef_type(X86CPUDefinition *def)
3820{
3821 char *typename = x86_cpu_type_name(def->name);
3822 TypeInfo ti = {
3823 .name = typename,
3824 .parent = TYPE_X86_CPU,
3825 .class_init = x86_cpu_cpudef_class_init,
3826 .class_data = def,
3827 };
3828
2a923a29
EH		 3829 /* AMD aliases are handled at runtime based on CPUID vendor, so
3830 * they shouldn't be set on the CPU model table.
3831 */
3832 assert(!(def->features[FEAT_8000_0001_EDX] & CPUID_EXT2_AMD_ALIASES));
807e9869
EH		 3833 /* catch mistakes instead of silently truncating model_id when too long */
3834 assert(def->model_id && strlen(def->model_id) <= 48);
3835
2a923a29 3836
d940ee9b
EH		 3837 type_register(&ti);
3838 g_free(typename);
3839}
3840
c6dc6f63 3841#if !defined(CONFIG_USER_ONLY)
c6dc6f63 3842
0e26b7b8
BS		 3843void cpu_clear_apic_feature(CPUX86State *env)
3844{
0514ef2f 3845 env->features[FEAT_1_EDX] &= ~CPUID_APIC;
0e26b7b8
BS		 3846}
3847
c6dc6f63
AP		 3848#endif /* !CONFIG_USER_ONLY */
3849
c6dc6f63
AP		 3850void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
3851 uint32_t *eax, uint32_t *ebx,
3852 uint32_t *ecx, uint32_t *edx)
3853{
a60f24b5
AF		 3854 X86CPU *cpu = x86_env_get_cpu(env);
3855 CPUState *cs = CPU(cpu);
14c985cf 3856 uint32_t pkg_offset;
4ed3d478 3857 uint32_t limit;
1ce36bfe 3858 uint32_t signature[3];
a60f24b5 3859
4ed3d478
DB		 3860 /* Calculate & apply limits for different index ranges */
3861 if (index >= 0xC0000000) {
3862 limit = env->cpuid_xlevel2;
3863 } else if (index >= 0x80000000) {
3864 limit = env->cpuid_xlevel;
1ce36bfe
DB		 3865 } else if (index >= 0x40000000) {
3866 limit = 0x40000001;
c6dc6f63 3867 } else {
4ed3d478
DB		 3868 limit = env->cpuid_level;
3869 }
3870
3871 if (index > limit) {
3872 /* Intel documentation states that invalid EAX input will
3873 * return the same information as EAX=cpuid_level
3874 * (Intel SDM Vol. 2A - Instruction Set Reference - CPUID)
3875 */
3876 index = env->cpuid_level;
c6dc6f63
AP		 3877 }
3878
3879 switch(index) {
3880 case 0:
3881 *eax = env->cpuid_level;
5eb2f7a4
EH		 3882 *ebx = env->cpuid_vendor1;
3883 *edx = env->cpuid_vendor2;
3884 *ecx = env->cpuid_vendor3;
c6dc6f63
AP		 3885 break;
3886 case 1:
3887 *eax = env->cpuid_version;
7e72a45c
EH		 3888 *ebx = (cpu->apic_id << 24) |
3889 8 << 8; /* CLFLUSH size in quad words, Linux wants it. */
0514ef2f 3890 *ecx = env->features[FEAT_1_ECX];
19dc85db
RH		 3891 if ((*ecx & CPUID_EXT_XSAVE) && (env->cr[4] & CR4_OSXSAVE_MASK)) {
3892 *ecx |= CPUID_EXT_OSXSAVE;
3893 }
0514ef2f 3894 *edx = env->features[FEAT_1_EDX];
ce3960eb
AF		 3895 if (cs->nr_cores * cs->nr_threads > 1) {
3896 *ebx |= (cs->nr_cores * cs->nr_threads) << 16;
19dc85db 3897 *edx |= CPUID_HT;
c6dc6f63
AP		 3898 }
3899 break;
3900 case 2:
3901 /* cache info: needed for Pentium Pro compatibility */
787aaf57
BC		 3902 if (cpu->cache_info_passthrough) {
3903 host_cpuid(index, 0, eax, ebx, ecx, edx);
3904 break;
3905 }
5e891bf8 3906 *eax = 1; /* Number of CPUID[EAX=2] calls required */
c6dc6f63 3907 *ebx = 0;
14c985cf
LM		 3908 if (!cpu->enable_l3_cache) {
3909 *ecx = 0;
3910 } else {
a9f27ea9 3911 *ecx = cpuid2_cache_descriptor(env->cache_info_cpuid2.l3_cache);
14c985cf 3912 }
a9f27ea9
EH		 3913 *edx = (cpuid2_cache_descriptor(env->cache_info_cpuid2.l1d_cache) << 16) |
3914 (cpuid2_cache_descriptor(env->cache_info_cpuid2.l1i_cache) << 8) |
3915 (cpuid2_cache_descriptor(env->cache_info_cpuid2.l2_cache));
c6dc6f63
AP		 3916 break;
3917 case 4:
3918 /* cache info: needed for Core compatibility */
787aaf57
BC		 3919 if (cpu->cache_info_passthrough) {
3920 host_cpuid(index, count, eax, ebx, ecx, edx);
7e3482f8 3921 /* QEMU gives out its own APIC IDs, never pass down bits 31..26. */
76c2975a 3922 *eax &= ~0xFC000000;
7e3482f8
EH		 3923 if ((*eax & 31) && cs->nr_cores > 1) {
3924 *eax |= (cs->nr_cores - 1) << 26;
3925 }
c6dc6f63 3926 } else {
2f7a21c4 3927 *eax = 0;
76c2975a 3928 switch (count) {
c6dc6f63 3929 case 0: /* L1 dcache info */
a9f27ea9
EH		 3930 encode_cache_cpuid4(env->cache_info_cpuid4.l1d_cache,
3931 1, cs->nr_cores,
7e3482f8 3932 eax, ebx, ecx, edx);
c6dc6f63
AP		 3933 break;
3934 case 1: /* L1 icache info */
a9f27ea9
EH		 3935 encode_cache_cpuid4(env->cache_info_cpuid4.l1i_cache,
3936 1, cs->nr_cores,
7e3482f8 3937 eax, ebx, ecx, edx);
c6dc6f63
AP		 3938 break;
3939 case 2: /* L2 cache info */
a9f27ea9
EH		 3940 encode_cache_cpuid4(env->cache_info_cpuid4.l2_cache,
3941 cs->nr_threads, cs->nr_cores,
7e3482f8 3942 eax, ebx, ecx, edx);
c6dc6f63 3943 break;
14c985cf 3944 case 3: /* L3 cache info */
7e3482f8
EH		 3945 pkg_offset = apicid_pkg_offset(cs->nr_cores, cs->nr_threads);
3946 if (cpu->enable_l3_cache) {
a9f27ea9
EH		 3947 encode_cache_cpuid4(env->cache_info_cpuid4.l3_cache,
3948 (1 << pkg_offset), cs->nr_cores,
7e3482f8 3949 eax, ebx, ecx, edx);
14c985cf
LM		 3950 break;
3951 }
7e3482f8 3952 /* fall through */
c6dc6f63 3953 default: /* end of info */
7e3482f8 3954 *eax = *ebx = *ecx = *edx = 0;
c6dc6f63 3955 break;
76c2975a
PB		 3956 }
3957 }
c6dc6f63
AP		 3958 break;
3959 case 5:
3960 /* mwait info: needed for Core compatibility */
3961 *eax = 0; /* Smallest monitor-line size in bytes */
3962 *ebx = 0; /* Largest monitor-line size in bytes */
3963 *ecx = CPUID_MWAIT_EMX | CPUID_MWAIT_IBE;
3964 *edx = 0;
3965 break;
3966 case 6:
3967 /* Thermal and Power Leaf */
28b8e4d0 3968 *eax = env->features[FEAT_6_EAX];
c6dc6f63
AP		 3969 *ebx = 0;
3970 *ecx = 0;
3971 *edx = 0;
3972 break;
f7911686 3973 case 7:
13526728
EH		 3974 /* Structured Extended Feature Flags Enumeration Leaf */
3975 if (count == 0) {
3976 *eax = 0; /* Maximum ECX value for sub-leaves */
0514ef2f 3977 *ebx = env->features[FEAT_7_0_EBX]; /* Feature flags */
f74eefe0 3978 *ecx = env->features[FEAT_7_0_ECX]; /* Feature flags */
0f70ed47
PB		 3979 if ((*ecx & CPUID_7_0_ECX_PKU) && env->cr[4] & CR4_PKE_MASK) {
3980 *ecx |= CPUID_7_0_ECX_OSPKE;
3981 }
95ea69fb 3982 *edx = env->features[FEAT_7_0_EDX]; /* Feature flags */
f7911686
YW		 3983 } else {
3984 *eax = 0;
3985 *ebx = 0;
3986 *ecx = 0;
3987 *edx = 0;
3988 }
3989 break;
c6dc6f63
AP		 3990 case 9:
3991 /* Direct Cache Access Information Leaf */
3992 *eax = 0; /* Bits 0-31 in DCA_CAP MSR */
3993 *ebx = 0;
3994 *ecx = 0;
3995 *edx = 0;
3996 break;
3997 case 0xA:
3998 /* Architectural Performance Monitoring Leaf */
9337e3b6 3999 if (kvm_enabled() && cpu->enable_pmu) {
a60f24b5 4000 KVMState *s = cs->kvm_state;
a0fa8208
GN		 4001
4002 *eax = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EAX);
4003 *ebx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EBX);
4004 *ecx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_ECX);
4005 *edx = kvm_arch_get_supported_cpuid(s, 0xA, count, R_EDX);
d6dcc558
SAGDR		 4006 } else if (hvf_enabled() && cpu->enable_pmu) {
4007 *eax = hvf_get_supported_cpuid(0xA, count, R_EAX);
4008 *ebx = hvf_get_supported_cpuid(0xA, count, R_EBX);
4009 *ecx = hvf_get_supported_cpuid(0xA, count, R_ECX);
4010 *edx = hvf_get_supported_cpuid(0xA, count, R_EDX);
a0fa8208
GN		 4011 } else {
4012 *eax = 0;
4013 *ebx = 0;
4014 *ecx = 0;
4015 *edx = 0;
4016 }
c6dc6f63 4017 break;
5232d00a
RK		 4018 case 0xB:
4019 /* Extended Topology Enumeration Leaf */
4020 if (!cpu->enable_cpuid_0xb) {
4021 *eax = *ebx = *ecx = *edx = 0;
4022 break;
4023 }
4024
4025 *ecx = count & 0xff;
4026 *edx = cpu->apic_id;
4027
4028 switch (count) {
4029 case 0:
eab60fb9
MAL		 4030 *eax = apicid_core_offset(cs->nr_cores, cs->nr_threads);
4031 *ebx = cs->nr_threads;
5232d00a
RK		 4032 *ecx |= CPUID_TOPOLOGY_LEVEL_SMT;
4033 break;
4034 case 1:
eab60fb9
MAL		 4035 *eax = apicid_pkg_offset(cs->nr_cores, cs->nr_threads);
4036 *ebx = cs->nr_cores * cs->nr_threads;
5232d00a
RK		 4037 *ecx |= CPUID_TOPOLOGY_LEVEL_CORE;
4038 break;
4039 default:
4040 *eax = 0;
4041 *ebx = 0;
4042 *ecx |= CPUID_TOPOLOGY_LEVEL_INVALID;
4043 }
4044
4045 assert(!(*eax & ~0x1f));
4046 *ebx &= 0xffff; /* The count doesn't need to be reliable. */
4047 break;
2560f19f 4048 case 0xD: {
51e49430 4049 /* Processor Extended State */
2560f19f
PB		 4050 *eax = 0;
4051 *ebx = 0;
4052 *ecx = 0;
4053 *edx = 0;
19dc85db 4054 if (!(env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE)) {
51e49430
SY		 4055 break;
4056 }
4928cd6d 4057
2560f19f 4058 if (count == 0) {
96193c22
EH		 4059 *ecx = xsave_area_size(x86_cpu_xsave_components(cpu));
4060 *eax = env->features[FEAT_XSAVE_COMP_LO];
4061 *edx = env->features[FEAT_XSAVE_COMP_HI];
2560f19f
PB		 4062 *ebx = *ecx;
4063 } else if (count == 1) {
0bb0b2d2 4064 *eax = env->features[FEAT_XSAVE];
f4f1110e 4065 } else if (count < ARRAY_SIZE(x86_ext_save_areas)) {
96193c22
EH		 4066 if ((x86_cpu_xsave_components(cpu) >> count) & 1) {
4067 const ExtSaveArea *esa = &x86_ext_save_areas[count];
33f373d7
LJ		 4068 *eax = esa->size;
4069 *ebx = esa->offset;
2560f19f 4070 }
51e49430
SY		 4071 }
4072 break;
2560f19f 4073 }
e37a5c7f
CP		 4074 case 0x14: {
4075 /* Intel Processor Trace Enumeration */
4076 *eax = 0;
4077 *ebx = 0;
4078 *ecx = 0;
4079 *edx = 0;
4080 if (!(env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_INTEL_PT) ||
4081 !kvm_enabled()) {
4082 break;
4083 }
4084
4085 if (count == 0) {
4086 *eax = INTEL_PT_MAX_SUBLEAF;
4087 *ebx = INTEL_PT_MINIMAL_EBX;
4088 *ecx = INTEL_PT_MINIMAL_ECX;
4089 } else if (count == 1) {
4090 *eax = INTEL_PT_MTC_BITMAP | INTEL_PT_ADDR_RANGES_NUM;
4091 *ebx = INTEL_PT_PSB_BITMAP | INTEL_PT_CYCLE_BITMAP;
4092 }
4093 break;
4094 }
1ce36bfe
DB		 4095 case 0x40000000:
4096 /*
4097 * CPUID code in kvm_arch_init_vcpu() ignores stuff
4098 * set here, but we restrict to TCG none the less.
4099 */
4100 if (tcg_enabled() && cpu->expose_tcg) {
4101 memcpy(signature, "TCGTCGTCGTCG", 12);
4102 *eax = 0x40000001;
4103 *ebx = signature[0];
4104 *ecx = signature[1];
4105 *edx = signature[2];
4106 } else {
4107 *eax = 0;
4108 *ebx = 0;
4109 *ecx = 0;
4110 *edx = 0;
4111 }
4112 break;
4113 case 0x40000001:
4114 *eax = 0;
4115 *ebx = 0;
4116 *ecx = 0;
4117 *edx = 0;
4118 break;
c6dc6f63
AP		 4119 case 0x80000000:
4120 *eax = env->cpuid_xlevel;
4121 *ebx = env->cpuid_vendor1;
4122 *edx = env->cpuid_vendor2;
4123 *ecx = env->cpuid_vendor3;
4124 break;
4125 case 0x80000001:
4126 *eax = env->cpuid_version;
4127 *ebx = 0;
0514ef2f
EH		 4128 *ecx = env->features[FEAT_8000_0001_ECX];
4129 *edx = env->features[FEAT_8000_0001_EDX];
c6dc6f63
AP		 4130
4131 /* The Linux kernel checks for the CMPLegacy bit and
4132 * discards multiple thread information if it is set.
cb8d4c8f 4133 * So don't set it here for Intel to make Linux guests happy.
c6dc6f63 4134 */
ce3960eb 4135 if (cs->nr_cores * cs->nr_threads > 1) {
5eb2f7a4
EH		 4136 if (env->cpuid_vendor1 != CPUID_VENDOR_INTEL_1 ||
4137 env->cpuid_vendor2 != CPUID_VENDOR_INTEL_2 ||
4138 env->cpuid_vendor3 != CPUID_VENDOR_INTEL_3) {
c6dc6f63
AP		 4139 *ecx |= 1 << 1; /* CmpLegacy bit */
4140 }
4141 }
c6dc6f63
AP		 4142 break;
4143 case 0x80000002:
4144 case 0x80000003:
4145 case 0x80000004:
4146 *eax = env->cpuid_model[(index - 0x80000002) * 4 + 0];
4147 *ebx = env->cpuid_model[(index - 0x80000002) * 4 + 1];
4148 *ecx = env->cpuid_model[(index - 0x80000002) * 4 + 2];
4149 *edx = env->cpuid_model[(index - 0x80000002) * 4 + 3];
4150 break;
4151 case 0x80000005:
4152 /* cache info (L1 cache) */
787aaf57
BC		 4153 if (cpu->cache_info_passthrough) {
4154 host_cpuid(index, 0, eax, ebx, ecx, edx);
4155 break;
4156 }
5e891bf8
EH		 4157 *eax = (L1_DTLB_2M_ASSOC << 24) | (L1_DTLB_2M_ENTRIES << 16) | \
4158 (L1_ITLB_2M_ASSOC << 8) | (L1_ITLB_2M_ENTRIES);
4159 *ebx = (L1_DTLB_4K_ASSOC << 24) | (L1_DTLB_4K_ENTRIES << 16) | \
4160 (L1_ITLB_4K_ASSOC << 8) | (L1_ITLB_4K_ENTRIES);
a9f27ea9
EH		 4161 *ecx = encode_cache_cpuid80000005(env->cache_info_amd.l1d_cache);
4162 *edx = encode_cache_cpuid80000005(env->cache_info_amd.l1i_cache);
c6dc6f63
AP		 4163 break;
4164 case 0x80000006:
4165 /* cache info (L2 cache) */
787aaf57
BC		 4166 if (cpu->cache_info_passthrough) {
4167 host_cpuid(index, 0, eax, ebx, ecx, edx);
4168 break;
4169 }
5e891bf8
EH		 4170 *eax = (AMD_ENC_ASSOC(L2_DTLB_2M_ASSOC) << 28) | \
4171 (L2_DTLB_2M_ENTRIES << 16) | \
4172 (AMD_ENC_ASSOC(L2_ITLB_2M_ASSOC) << 12) | \
4173 (L2_ITLB_2M_ENTRIES);
4174 *ebx = (AMD_ENC_ASSOC(L2_DTLB_4K_ASSOC) << 28) | \
4175 (L2_DTLB_4K_ENTRIES << 16) | \
4176 (AMD_ENC_ASSOC(L2_ITLB_4K_ASSOC) << 12) | \
4177 (L2_ITLB_4K_ENTRIES);
a9f27ea9
EH		 4178 encode_cache_cpuid80000006(env->cache_info_amd.l2_cache,
4179 cpu->enable_l3_cache ?
4180 env->cache_info_amd.l3_cache : NULL,
4181 ecx, edx);
c6dc6f63 4182 break;
303752a9
MT		 4183 case 0x80000007:
4184 *eax = 0;
4185 *ebx = 0;
4186 *ecx = 0;
4187 *edx = env->features[FEAT_8000_0007_EDX];
4188 break;
c6dc6f63
AP		 4189 case 0x80000008:
4190 /* virtual & phys address size in low 2 bytes. */
0514ef2f 4191 if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
6c7c3c21
KS		 4192 /* 64 bit processor */
4193 *eax = cpu->phys_bits; /* configurable physical bits */
4194 if (env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_LA57) {
4195 *eax |= 0x00003900; /* 57 bits virtual */
4196 } else {
4197 *eax |= 0x00003000; /* 48 bits virtual */
4198 }
c6dc6f63 4199 } else {
af45907a 4200 *eax = cpu->phys_bits;
c6dc6f63 4201 }
1b3420e1 4202 *ebx = env->features[FEAT_8000_0008_EBX];
c6dc6f63
AP		 4203 *ecx = 0;
4204 *edx = 0;
ce3960eb
AF		 4205 if (cs->nr_cores * cs->nr_threads > 1) {
4206 *ecx |= (cs->nr_cores * cs->nr_threads) - 1;
c6dc6f63
AP		 4207 }
4208 break;
4209 case 0x8000000A:
0514ef2f 4210 if (env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM) {
9f3fb565
EH		 4211 *eax = 0x00000001; /* SVM Revision */
4212 *ebx = 0x00000010; /* nr of ASIDs */
4213 *ecx = 0;
0514ef2f 4214 *edx = env->features[FEAT_SVM]; /* optional features */
9f3fb565
EH		 4215 } else {
4216 *eax = 0;
4217 *ebx = 0;
4218 *ecx = 0;
4219 *edx = 0;
4220 }
c6dc6f63 4221 break;
8f4202fb
BM		 4222 case 0x8000001D:
4223 *eax = 0;
4224 switch (count) {
4225 case 0: /* L1 dcache info */
4226 encode_cache_cpuid8000001d(env->cache_info_amd.l1d_cache, cs,
4227 eax, ebx, ecx, edx);
4228 break;
4229 case 1: /* L1 icache info */
4230 encode_cache_cpuid8000001d(env->cache_info_amd.l1i_cache, cs,
4231 eax, ebx, ecx, edx);
4232 break;
4233 case 2: /* L2 cache info */
4234 encode_cache_cpuid8000001d(env->cache_info_amd.l2_cache, cs,
4235 eax, ebx, ecx, edx);
4236 break;
4237 case 3: /* L3 cache info */
4238 encode_cache_cpuid8000001d(env->cache_info_amd.l3_cache, cs,
4239 eax, ebx, ecx, edx);
4240 break;
4241 default: /* end of info */
4242 *eax = *ebx = *ecx = *edx = 0;
4243 break;
4244 }
4245 break;
ed78467a
BM		 4246 case 0x8000001E:
4247 assert(cpu->core_id <= 255);
4248 encode_topo_cpuid8000001e(cs, cpu,
4249 eax, ebx, ecx, edx);
4250 break;
b3baa152
BW		 4251 case 0xC0000000:
4252 *eax = env->cpuid_xlevel2;
4253 *ebx = 0;
4254 *ecx = 0;
4255 *edx = 0;
4256 break;
4257 case 0xC0000001:
4258 /* Support for VIA CPU's CPUID instruction */
4259 *eax = env->cpuid_version;
4260 *ebx = 0;
4261 *ecx = 0;
0514ef2f 4262 *edx = env->features[FEAT_C000_0001_EDX];
b3baa152
BW		 4263 break;
4264 case 0xC0000002:
4265 case 0xC0000003:
4266 case 0xC0000004:
4267 /* Reserved for the future, and now filled with zero */
4268 *eax = 0;
4269 *ebx = 0;
4270 *ecx = 0;
4271 *edx = 0;
4272 break;
6cb8f2a6
BS		 4273 case 0x8000001F:
4274 *eax = sev_enabled() ? 0x2 : 0;
4275 *ebx = sev_get_cbit_position();
4276 *ebx |= sev_get_reduced_phys_bits() << 6;
4277 *ecx = 0;
4278 *edx = 0;
4279 break;
c6dc6f63
AP		 4280 default:
4281 /* reserved values: zero */
4282 *eax = 0;
4283 *ebx = 0;
4284 *ecx = 0;
4285 *edx = 0;
4286 break;
4287 }
4288}
5fd2087a
AF		 4289
4290/* CPUClass::reset() */
4291static void x86_cpu_reset(CPUState *s)
4292{
4293 X86CPU *cpu = X86_CPU(s);
4294 X86CPUClass *xcc = X86_CPU_GET_CLASS(cpu);
4295 CPUX86State *env = &cpu->env;
a114d25d
RH		 4296 target_ulong cr4;
4297 uint64_t xcr0;
c1958aea
AF		 4298 int i;
4299
5fd2087a
AF		 4300 xcc->parent_reset(s);
4301
5e992a8e 4302 memset(env, 0, offsetof(CPUX86State, end_reset_fields));
c1958aea 4303
c1958aea
AF		 4304 env->old_exception = -1;
4305
4306 /* init to reset state */
4307
c1958aea
AF		 4308 env->hflags2 |= HF2_GIF_MASK;
4309
4310 cpu_x86_update_cr0(env, 0x60000010);
4311 env->a20_mask = ~0x0;
4312 env->smbase = 0x30000;
e13713db 4313 env->msr_smi_count = 0;
c1958aea
AF		 4314
4315 env->idt.limit = 0xffff;
4316 env->gdt.limit = 0xffff;
4317 env->ldt.limit = 0xffff;
4318 env->ldt.flags = DESC_P_MASK | (2 << DESC_TYPE_SHIFT);
4319 env->tr.limit = 0xffff;
4320 env->tr.flags = DESC_P_MASK | (11 << DESC_TYPE_SHIFT);
4321
4322 cpu_x86_load_seg_cache(env, R_CS, 0xf000, 0xffff0000, 0xffff,
4323 DESC_P_MASK | DESC_S_MASK | DESC_CS_MASK |
4324 DESC_R_MASK | DESC_A_MASK);
4325 cpu_x86_load_seg_cache(env, R_DS, 0, 0, 0xffff,
4326 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4327 DESC_A_MASK);
4328 cpu_x86_load_seg_cache(env, R_ES, 0, 0, 0xffff,
4329 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4330 DESC_A_MASK);
4331 cpu_x86_load_seg_cache(env, R_SS, 0, 0, 0xffff,
4332 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4333 DESC_A_MASK);
4334 cpu_x86_load_seg_cache(env, R_FS, 0, 0, 0xffff,
4335 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4336 DESC_A_MASK);
4337 cpu_x86_load_seg_cache(env, R_GS, 0, 0, 0xffff,
4338 DESC_P_MASK | DESC_S_MASK | DESC_W_MASK |
4339 DESC_A_MASK);
4340
4341 env->eip = 0xfff0;
4342 env->regs[R_EDX] = env->cpuid_version;
4343
4344 env->eflags = 0x2;
4345
4346 /* FPU init */
4347 for (i = 0; i < 8; i++) {
4348 env->fptags[i] = 1;
4349 }
5bde1407 4350 cpu_set_fpuc(env, 0x37f);
c1958aea
AF		 4351
4352 env->mxcsr = 0x1f80;
a114d25d
RH		 4353 /* All units are in INIT state. */
4354 env->xstate_bv = 0;
c1958aea
AF		 4355
4356 env->pat = 0x0007040600070406ULL;
4357 env->msr_ia32_misc_enable = MSR_IA32_MISC_ENABLE_DEFAULT;
4358
4359 memset(env->dr, 0, sizeof(env->dr));
4360 env->dr[6] = DR6_FIXED_1;
4361 env->dr[7] = DR7_FIXED_1;
b3310ab3 4362 cpu_breakpoint_remove_all(s, BP_CPU);
75a34036 4363 cpu_watchpoint_remove_all(s, BP_CPU);
dd673288 4364
a114d25d 4365 cr4 = 0;
cfc3b074 4366 xcr0 = XSTATE_FP_MASK;
a114d25d
RH		 4367
4368#ifdef CONFIG_USER_ONLY
4369 /* Enable all the features for user-mode. */
4370 if (env->features[FEAT_1_EDX] & CPUID_SSE) {
cfc3b074 4371 xcr0 |= XSTATE_SSE_MASK;
a114d25d 4372 }
0f70ed47
PB		 4373 for (i = 2; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
4374 const ExtSaveArea *esa = &x86_ext_save_areas[i];
9646f492 4375 if (env->features[esa->feature] & esa->bits) {
0f70ed47
PB		 4376 xcr0 |= 1ull << i;
4377 }
a114d25d 4378 }
0f70ed47 4379
a114d25d
RH		 4380 if (env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE) {
4381 cr4 |= CR4_OSFXSR_MASK | CR4_OSXSAVE_MASK;
4382 }
07929f2a
RH		 4383 if (env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_FSGSBASE) {
4384 cr4 |= CR4_FSGSBASE_MASK;
4385 }
a114d25d
RH		 4386#endif
4387
4388 env->xcr0 = xcr0;
4389 cpu_x86_update_cr4(env, cr4);
0522604b 4390
9db2efd9
AW		 4391 /*
4392 * SDM 11.11.5 requires:
4393 * - IA32_MTRR_DEF_TYPE MSR.E = 0
4394 * - IA32_MTRR_PHYSMASKn.V = 0
4395 * All other bits are undefined. For simplification, zero it all.
4396 */
4397 env->mtrr_deftype = 0;
4398 memset(env->mtrr_var, 0, sizeof(env->mtrr_var));
4399 memset(env->mtrr_fixed, 0, sizeof(env->mtrr_fixed));
4400
b7394c83
SAGDR		 4401 env->interrupt_injected = -1;
4402 env->exception_injected = -1;
4403 env->nmi_injected = false;
dd673288
IM		 4404#if !defined(CONFIG_USER_ONLY)
4405 /* We hard-wire the BSP to the first CPU. */
9cb11fd7 4406 apic_designate_bsp(cpu->apic_state, s->cpu_index == 0);
dd673288 4407
259186a7 4408 s->halted = !cpu_is_bsp(cpu);
50a2c6e5
PB		 4409
4410 if (kvm_enabled()) {
4411 kvm_arch_reset_vcpu(cpu);
4412 }
d6dcc558
SAGDR		 4413 else if (hvf_enabled()) {
4414 hvf_reset_vcpu(s);
4415 }
dd673288 4416#endif
5fd2087a
AF		 4417}
4418
dd673288
IM		 4419#ifndef CONFIG_USER_ONLY
4420bool cpu_is_bsp(X86CPU *cpu)
4421{
02e51483 4422 return cpu_get_apic_base(cpu->apic_state) & MSR_IA32_APICBASE_BSP;
dd673288 4423}
65dee380
IM		 4424
4425/* TODO: remove me, when reset over QOM tree is implemented */
4426static void x86_cpu_machine_reset_cb(void *opaque)
4427{
4428 X86CPU *cpu = opaque;
4429 cpu_reset(CPU(cpu));
4430}
dd673288
IM		 4431#endif
4432
de024815
AF		 4433static void mce_init(X86CPU *cpu)
4434{
4435 CPUX86State *cenv = &cpu->env;
4436 unsigned int bank;
4437
4438 if (((cenv->cpuid_version >> 8) & 0xf) >= 6
0514ef2f 4439 && (cenv->features[FEAT_1_EDX] & (CPUID_MCE | CPUID_MCA)) ==
de024815 4440 (CPUID_MCE | CPUID_MCA)) {
87f8b626
AR		 4441 cenv->mcg_cap = MCE_CAP_DEF | MCE_BANKS_DEF |
4442 (cpu->enable_lmce ? MCG_LMCE_P : 0);
de024815
AF		 4443 cenv->mcg_ctl = ~(uint64_t)0;
4444 for (bank = 0; bank < MCE_BANKS_DEF; bank++) {
4445 cenv->mce_banks[bank * 4] = ~(uint64_t)0;
4446 }
4447 }
4448}
4449
bdeec802 4450#ifndef CONFIG_USER_ONLY
2f114315 4451APICCommonClass *apic_get_class(void)
bdeec802 4452{
bdeec802
IM		 4453 const char *apic_type = "apic";
4454
d6dcc558 4455 /* TODO: in-kernel irqchip for hvf */
15eafc2e 4456 if (kvm_apic_in_kernel()) {
bdeec802
IM		 4457 apic_type = "kvm-apic";
4458 } else if (xen_enabled()) {
4459 apic_type = "xen-apic";
4460 }
4461
2f114315
RK		 4462 return APIC_COMMON_CLASS(object_class_by_name(apic_type));
4463}
4464
4465static void x86_cpu_apic_create(X86CPU *cpu, Error **errp)
4466{
4467 APICCommonState *apic;
4468 ObjectClass *apic_class = OBJECT_CLASS(apic_get_class());
4469
4470 cpu->apic_state = DEVICE(object_new(object_class_get_name(apic_class)));
bdeec802 4471
6816b1b3
IM		 4472 object_property_add_child(OBJECT(cpu), "lapic",
4473 OBJECT(cpu->apic_state), &error_abort);
67e55caa 4474 object_unref(OBJECT(cpu->apic_state));
6816b1b3 4475
33d7a288 4476 qdev_prop_set_uint32(cpu->apic_state, "id", cpu->apic_id);
bdeec802 4477 /* TODO: convert to link<> */
02e51483 4478 apic = APIC_COMMON(cpu->apic_state);
60671e58 4479 apic->cpu = cpu;
8d42d2d3 4480 apic->apicbase = APIC_DEFAULT_ADDRESS | MSR_IA32_APICBASE_ENABLE;
d3c64d6a
IM		 4481}
4482
4483static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
4484{
8d42d2d3
CF		 4485 APICCommonState *apic;
4486 static bool apic_mmio_map_once;
4487
02e51483 4488 if (cpu->apic_state == NULL) {
d3c64d6a
IM		 4489 return;
4490 }
6e8e2651
MA		 4491 object_property_set_bool(OBJECT(cpu->apic_state), true, "realized",
4492 errp);
8d42d2d3
CF		 4493
4494 /* Map APIC MMIO area */
4495 apic = APIC_COMMON(cpu->apic_state);
4496 if (!apic_mmio_map_once) {
4497 memory_region_add_subregion_overlap(get_system_memory(),
4498 apic->apicbase &
4499 MSR_IA32_APICBASE_BASE,
4500 &apic->io_memory,
4501 0x1000);
4502 apic_mmio_map_once = true;
4503 }
bdeec802 4504}
f809c605
PB		 4505
4506static void x86_cpu_machine_done(Notifier *n, void *unused)
4507{
4508 X86CPU *cpu = container_of(n, X86CPU, machine_done);
4509 MemoryRegion *smram =
4510 (MemoryRegion *) object_resolve_path("/machine/smram", NULL);
4511
4512 if (smram) {
4513 cpu->smram = g_new(MemoryRegion, 1);
4514 memory_region_init_alias(cpu->smram, OBJECT(cpu), "smram",
4515 smram, 0, 1ull << 32);
f8c45c65 4516 memory_region_set_enabled(cpu->smram, true);
f809c605
PB		 4517 memory_region_add_subregion_overlap(cpu->cpu_as_root, 0, cpu->smram, 1);
4518 }
4519}
d3c64d6a
IM		 4520#else
4521static void x86_cpu_apic_realize(X86CPU *cpu, Error **errp)
4522{
4523}
bdeec802
IM		 4524#endif
4525
11f6fee5
DDAG		 4526/* Note: Only safe for use on x86(-64) hosts */
4527static uint32_t x86_host_phys_bits(void)
4528{
4529 uint32_t eax;
4530 uint32_t host_phys_bits;
4531
4532 host_cpuid(0x80000000, 0, &eax, NULL, NULL, NULL);
4533 if (eax >= 0x80000008) {
4534 host_cpuid(0x80000008, 0, &eax, NULL, NULL, NULL);
4535 /* Note: According to AMD doc 25481 rev 2.34 they have a field
4536 * at 23:16 that can specify a maximum physical address bits for
4537 * the guest that can override this value; but I've not seen
4538 * anything with that set.
4539 */
4540 host_phys_bits = eax & 0xff;
4541 } else {
4542 /* It's an odd 64 bit machine that doesn't have the leaf for
4543 * physical address bits; fall back to 36 that's most older
4544 * Intel.
4545 */
4546 host_phys_bits = 36;
4547 }
4548
4549 return host_phys_bits;
4550}
e48638fd 4551
c39c0edf
EH		 4552static void x86_cpu_adjust_level(X86CPU *cpu, uint32_t *min, uint32_t value)
4553{
4554 if (*min < value) {
4555 *min = value;
4556 }
4557}
4558
4559/* Increase cpuid_min_{level,xlevel,xlevel2} automatically, if appropriate */
4560static void x86_cpu_adjust_feat_level(X86CPU *cpu, FeatureWord w)
4561{
4562 CPUX86State *env = &cpu->env;
4563 FeatureWordInfo *fi = &feature_word_info[w];
4564 uint32_t eax = fi->cpuid_eax;
4565 uint32_t region = eax & 0xF0000000;
4566
4567 if (!env->features[w]) {
4568 return;
4569 }
4570
4571 switch (region) {
4572 case 0x00000000:
4573 x86_cpu_adjust_level(cpu, &env->cpuid_min_level, eax);
4574 break;
4575 case 0x80000000:
4576 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel, eax);
4577 break;
4578 case 0xC0000000:
4579 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel2, eax);
4580 break;
4581 }
4582}
4583
2ca8a8be
EH		 4584/* Calculate XSAVE components based on the configured CPU feature flags */
4585static void x86_cpu_enable_xsave_components(X86CPU *cpu)
4586{
4587 CPUX86State *env = &cpu->env;
4588 int i;
96193c22 4589 uint64_t mask;
2ca8a8be
EH		 4590
4591 if (!(env->features[FEAT_1_ECX] & CPUID_EXT_XSAVE)) {
4592 return;
4593 }
4594
e3c9022b
EH		 4595 mask = 0;
4596 for (i = 0; i < ARRAY_SIZE(x86_ext_save_areas); i++) {
2ca8a8be
EH		 4597 const ExtSaveArea *esa = &x86_ext_save_areas[i];
4598 if (env->features[esa->feature] & esa->bits) {
96193c22 4599 mask |= (1ULL << i);
2ca8a8be
EH		 4600 }
4601 }
4602
96193c22
EH		 4603 env->features[FEAT_XSAVE_COMP_LO] = mask;
4604 env->features[FEAT_XSAVE_COMP_HI] = mask >> 32;
2ca8a8be
EH		 4605}
4606
b8d834a0
EH		 4607/***** Steps involved on loading and filtering CPUID data
4608 *
4609 * When initializing and realizing a CPU object, the steps
4610 * involved in setting up CPUID data are:
4611 *
4612 * 1) Loading CPU model definition (X86CPUDefinition). This is
4613 * implemented by x86_cpu_load_def() and should be completely
4614 * transparent, as it is done automatically by instance_init.
4615 * No code should need to look at X86CPUDefinition structs
4616 * outside instance_init.
4617 *
4618 * 2) CPU expansion. This is done by realize before CPUID
4619 * filtering, and will make sure host/accelerator data is
4620 * loaded for CPU models that depend on host capabilities
4621 * (e.g. "host"). Done by x86_cpu_expand_features().
4622 *
4623 * 3) CPUID filtering. This initializes extra data related to
4624 * CPUID, and checks if the host supports all capabilities
4625 * required by the CPU. Runnability of a CPU model is
4626 * determined at this step. Done by x86_cpu_filter_features().
4627 *
4628 * Some operations don't require all steps to be performed.
4629 * More precisely:
4630 *
4631 * - CPU instance creation (instance_init) will run only CPU
4632 * model loading. CPU expansion can't run at instance_init-time
4633 * because host/accelerator data may be not available yet.
4634 * - CPU realization will perform both CPU model expansion and CPUID
4635 * filtering, and return an error in case one of them fails.
4636 * - query-cpu-definitions needs to run all 3 steps. It needs
4637 * to run CPUID filtering, as the 'unavailable-features'
4638 * field is set based on the filtering results.
4639 * - The query-cpu-model-expansion QMP command only needs to run
4640 * CPU model loading and CPU expansion. It should not filter
4641 * any CPUID data based on host capabilities.
4642 */
4643
4644/* Expand CPU configuration data, based on configured features
4645 * and host/accelerator capabilities when appropriate.
4646 */
4647static void x86_cpu_expand_features(X86CPU *cpu, Error **errp)
7a059953 4648{
b34d12d1 4649 CPUX86State *env = &cpu->env;
dc15c051 4650 FeatureWord w;
2fae0d96 4651 GList *l;
41f3d4d6 4652 Error *local_err = NULL;
9886e834 4653
d4a606b3
EH		 4654 /*TODO: Now cpu->max_features doesn't overwrite features
4655 * set using QOM properties, and we can convert
dc15c051
IM		 4656 * plus_features & minus_features to global properties
4657 * inside x86_cpu_parse_featurestr() too.
4658 */
44bd8e53 4659 if (cpu->max_features) {
dc15c051 4660 for (w = 0; w < FEATURE_WORDS; w++) {
d4a606b3
EH		 4661 /* Override only features that weren't set explicitly
4662 * by the user.
4663 */
4664 env->features[w] |=
4665 x86_cpu_get_supported_feature_word(w, cpu->migratable) &
0d914f39
EH		 4666 ~env->user_features[w] & \
4667 ~feature_word_info[w].no_autoenable_flags;
dc15c051
IM		 4668 }
4669 }
4670
2fae0d96
EH		 4671 for (l = plus_features; l; l = l->next) {
4672 const char *prop = l->data;
4673 object_property_set_bool(OBJECT(cpu), true, prop, &local_err);
4674 if (local_err) {
4675 goto out;
4676 }
4677 }
4678
4679 for (l = minus_features; l; l = l->next) {
4680 const char *prop = l->data;
4681 object_property_set_bool(OBJECT(cpu), false, prop, &local_err);
4682 if (local_err) {
4683 goto out;
4684 }
dc15c051
IM		 4685 }
4686
aec661de
EH		 4687 if (!kvm_enabled() || !cpu->expose_kvm) {
4688 env->features[FEAT_KVM] = 0;
4689 }
4690
2ca8a8be 4691 x86_cpu_enable_xsave_components(cpu);
c39c0edf
EH		 4692
4693 /* CPUID[EAX=7,ECX=0].EBX always increased level automatically: */
4694 x86_cpu_adjust_feat_level(cpu, FEAT_7_0_EBX);
4695 if (cpu->full_cpuid_auto_level) {
4696 x86_cpu_adjust_feat_level(cpu, FEAT_1_EDX);
4697 x86_cpu_adjust_feat_level(cpu, FEAT_1_ECX);
4698 x86_cpu_adjust_feat_level(cpu, FEAT_6_EAX);
4699 x86_cpu_adjust_feat_level(cpu, FEAT_7_0_ECX);
4700 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0001_EDX);
4701 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0001_ECX);
4702 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0007_EDX);
1b3420e1 4703 x86_cpu_adjust_feat_level(cpu, FEAT_8000_0008_EBX);
c39c0edf
EH		 4704 x86_cpu_adjust_feat_level(cpu, FEAT_C000_0001_EDX);
4705 x86_cpu_adjust_feat_level(cpu, FEAT_SVM);
4706 x86_cpu_adjust_feat_level(cpu, FEAT_XSAVE);
0c3d7c00
EH		 4707 /* SVM requires CPUID[0x8000000A] */
4708 if (env->features[FEAT_8000_0001_ECX] & CPUID_EXT3_SVM) {
4709 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel, 0x8000000A);
4710 }
6cb8f2a6
BS		 4711
4712 /* SEV requires CPUID[0x8000001F] */
4713 if (sev_enabled()) {
4714 x86_cpu_adjust_level(cpu, &env->cpuid_min_xlevel, 0x8000001F);
4715 }
c39c0edf
EH		 4716 }
4717
4718 /* Set cpuid_*level* based on cpuid_min_*level, if not explicitly set */
4719 if (env->cpuid_level == UINT32_MAX) {
4720 env->cpuid_level = env->cpuid_min_level;
4721 }
4722 if (env->cpuid_xlevel == UINT32_MAX) {
4723 env->cpuid_xlevel = env->cpuid_min_xlevel;
4724 }
4725 if (env->cpuid_xlevel2 == UINT32_MAX) {
4726 env->cpuid_xlevel2 = env->cpuid_min_xlevel2;
b34d12d1 4727 }
7a059953 4728
41f3d4d6
EH		 4729out:
4730 if (local_err != NULL) {
4731 error_propagate(errp, local_err);
4732 }
4733}
4734
b8d834a0
EH		 4735/*
4736 * Finishes initialization of CPUID data, filters CPU feature
4737 * words based on host availability of each feature.
4738 *
4739 * Returns: 0 if all flags are supported by the host, non-zero otherwise.
4740 */
4741static int x86_cpu_filter_features(X86CPU *cpu)
4742{
4743 CPUX86State *env = &cpu->env;
4744 FeatureWord w;
4745 int rv = 0;
4746
4747 for (w = 0; w < FEATURE_WORDS; w++) {
4748 uint32_t host_feat =
4749 x86_cpu_get_supported_feature_word(w, false);
4750 uint32_t requested_features = env->features[w];
4751 env->features[w] &= host_feat;
4752 cpu->filtered_features[w] = requested_features & ~env->features[w];
4753 if (cpu->filtered_features[w]) {
4754 rv = 1;
4755 }
4756 }
4757
e37a5c7f
CP		 4758 if ((env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_INTEL_PT) &&
4759 kvm_enabled()) {
4760 KVMState *s = CPU(cpu)->kvm_state;
4761 uint32_t eax_0 = kvm_arch_get_supported_cpuid(s, 0x14, 0, R_EAX);
4762 uint32_t ebx_0 = kvm_arch_get_supported_cpuid(s, 0x14, 0, R_EBX);
4763 uint32_t ecx_0 = kvm_arch_get_supported_cpuid(s, 0x14, 0, R_ECX);
4764 uint32_t eax_1 = kvm_arch_get_supported_cpuid(s, 0x14, 1, R_EAX);
4765 uint32_t ebx_1 = kvm_arch_get_supported_cpuid(s, 0x14, 1, R_EBX);
4766
4767 if (!eax_0 ||
4768 ((ebx_0 & INTEL_PT_MINIMAL_EBX) != INTEL_PT_MINIMAL_EBX) ||
4769 ((ecx_0 & INTEL_PT_MINIMAL_ECX) != INTEL_PT_MINIMAL_ECX) ||
4770 ((eax_1 & INTEL_PT_MTC_BITMAP) != INTEL_PT_MTC_BITMAP) ||
4771 ((eax_1 & INTEL_PT_ADDR_RANGES_NUM_MASK) <
4772 INTEL_PT_ADDR_RANGES_NUM) ||
4773 ((ebx_1 & (INTEL_PT_PSB_BITMAP | INTEL_PT_CYCLE_BITMAP)) !=
c078ca96
LK		 4774 (INTEL_PT_PSB_BITMAP | INTEL_PT_CYCLE_BITMAP)) ||
4775 (ecx_0 & INTEL_PT_IP_LIP)) {
e37a5c7f
CP		 4776 /*
4777 * Processor Trace capabilities aren't configurable, so if the
4778 * host can't emulate the capabilities we report on
4779 * cpu_x86_cpuid(), intel-pt can't be enabled on the current host.
4780 */
4781 env->features[FEAT_7_0_EBX] &= ~CPUID_7_0_EBX_INTEL_PT;
4782 cpu->filtered_features[FEAT_7_0_EBX] |= CPUID_7_0_EBX_INTEL_PT;
4783 rv = 1;
4784 }
4785 }
4786
b8d834a0
EH		 4787 return rv;
4788}
4789
41f3d4d6
EH		 4790#define IS_INTEL_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_INTEL_1 && \
4791 (env)->cpuid_vendor2 == CPUID_VENDOR_INTEL_2 && \
4792 (env)->cpuid_vendor3 == CPUID_VENDOR_INTEL_3)
4793#define IS_AMD_CPU(env) ((env)->cpuid_vendor1 == CPUID_VENDOR_AMD_1 && \
4794 (env)->cpuid_vendor2 == CPUID_VENDOR_AMD_2 && \
4795 (env)->cpuid_vendor3 == CPUID_VENDOR_AMD_3)
4796static void x86_cpu_realizefn(DeviceState *dev, Error **errp)
4797{
4798 CPUState *cs = CPU(dev);
4799 X86CPU *cpu = X86_CPU(dev);
4800 X86CPUClass *xcc = X86_CPU_GET_CLASS(dev);
4801 CPUX86State *env = &cpu->env;
4802 Error *local_err = NULL;
4803 static bool ht_warned;
4804
d6dcc558 4805 if (xcc->host_cpuid_required && !accel_uses_host_cpuid()) {
41f3d4d6
EH		 4806 char *name = x86_cpu_class_get_model_name(xcc);
4807 error_setg(&local_err, "CPU model '%s' requires KVM", name);
4808 g_free(name);
4809 goto out;
4810 }
4811
4812 if (cpu->apic_id == UNASSIGNED_APIC_ID) {
4813 error_setg(errp, "apic-id property was not initialized properly");
4814 return;
4815 }
4816
b8d834a0 4817 x86_cpu_expand_features(cpu, &local_err);
41f3d4d6
EH		 4818 if (local_err) {
4819 goto out;
4820 }
4821
8ca30e86
EH		 4822 if (x86_cpu_filter_features(cpu) &&
4823 (cpu->check_cpuid || cpu->enforce_cpuid)) {
4824 x86_cpu_report_filtered_features(cpu);
4825 if (cpu->enforce_cpuid) {
4826 error_setg(&local_err,
d6dcc558 4827 accel_uses_host_cpuid() ?
8ca30e86
EH		 4828 "Host doesn't support requested features" :
4829 "TCG doesn't support requested features");
4830 goto out;
4831 }
9997cf7b
EH		 4832 }
4833
9b15cd9e
IM		 4834 /* On AMD CPUs, some CPUID[8000_0001].EDX bits must match the bits on
4835 * CPUID[1].EDX.
4836 */
e48638fd 4837 if (IS_AMD_CPU(env)) {
0514ef2f
EH		 4838 env->features[FEAT_8000_0001_EDX] &= ~CPUID_EXT2_AMD_ALIASES;
4839 env->features[FEAT_8000_0001_EDX] |= (env->features[FEAT_1_EDX]
9b15cd9e
IM		 4840 & CPUID_EXT2_AMD_ALIASES);
4841 }
4842
11f6fee5
DDAG		 4843 /* For 64bit systems think about the number of physical bits to present.
4844 * ideally this should be the same as the host; anything other than matching
4845 * the host can cause incorrect guest behaviour.
4846 * QEMU used to pick the magic value of 40 bits that corresponds to
4847 * consumer AMD devices but nothing else.
4848 */
af45907a 4849 if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
d6dcc558 4850 if (accel_uses_host_cpuid()) {
11f6fee5
DDAG		 4851 uint32_t host_phys_bits = x86_host_phys_bits();
4852 static bool warned;
4853
4854 if (cpu->host_phys_bits) {
4855 /* The user asked for us to use the host physical bits */
4856 cpu->phys_bits = host_phys_bits;
4857 }
4858
4859 /* Print a warning if the user set it to a value that's not the
4860 * host value.
4861 */
4862 if (cpu->phys_bits != host_phys_bits && cpu->phys_bits != 0 &&
4863 !warned) {
3dc6f869
AF		 4864 warn_report("Host physical bits (%u)"
4865 " does not match phys-bits property (%u)",
4866 host_phys_bits, cpu->phys_bits);
11f6fee5
DDAG		 4867 warned = true;
4868 }
4869
4870 if (cpu->phys_bits &&
4871 (cpu->phys_bits > TARGET_PHYS_ADDR_SPACE_BITS ||
4872 cpu->phys_bits < 32)) {
af45907a
DDAG		 4873 error_setg(errp, "phys-bits should be between 32 and %u "
4874 " (but is %u)",
4875 TARGET_PHYS_ADDR_SPACE_BITS, cpu->phys_bits);
4876 return;
4877 }
4878 } else {
11f6fee5 4879 if (cpu->phys_bits && cpu->phys_bits != TCG_PHYS_ADDR_BITS) {
af45907a
DDAG		 4880 error_setg(errp, "TCG only supports phys-bits=%u",
4881 TCG_PHYS_ADDR_BITS);
4882 return;
4883 }
4884 }
11f6fee5
DDAG		 4885 /* 0 means it was not explicitly set by the user (or by machine
4886 * compat_props or by the host code above). In this case, the default
4887 * is the value used by TCG (40).
4888 */
4889 if (cpu->phys_bits == 0) {
4890 cpu->phys_bits = TCG_PHYS_ADDR_BITS;
4891 }
af45907a
DDAG		 4892 } else {
4893 /* For 32 bit systems don't use the user set value, but keep
4894 * phys_bits consistent with what we tell the guest.
4895 */
4896 if (cpu->phys_bits != 0) {
4897 error_setg(errp, "phys-bits is not user-configurable in 32 bit");
4898 return;
4899 }
fefb41bf 4900
af45907a
DDAG		 4901 if (env->features[FEAT_1_EDX] & CPUID_PSE36) {
4902 cpu->phys_bits = 36;
4903 } else {
4904 cpu->phys_bits = 32;
4905 }
4906 }
a9f27ea9
EH		 4907
4908 /* Cache information initialization */
4909 if (!cpu->legacy_cache) {
4910 if (!xcc->cpu_def || !xcc->cpu_def->cache_info) {
4911 char *name = x86_cpu_class_get_model_name(xcc);
4912 error_setg(errp,
4913 "CPU model '%s' doesn't support legacy-cache=off", name);
4914 g_free(name);
4915 return;
4916 }
4917 env->cache_info_cpuid2 = env->cache_info_cpuid4 = env->cache_info_amd =
4918 *xcc->cpu_def->cache_info;
4919 } else {
4920 /* Build legacy cache information */
4921 env->cache_info_cpuid2.l1d_cache = &legacy_l1d_cache;
4922 env->cache_info_cpuid2.l1i_cache = &legacy_l1i_cache;
4923 env->cache_info_cpuid2.l2_cache = &legacy_l2_cache_cpuid2;
4924 env->cache_info_cpuid2.l3_cache = &legacy_l3_cache;
4925
4926 env->cache_info_cpuid4.l1d_cache = &legacy_l1d_cache;
4927 env->cache_info_cpuid4.l1i_cache = &legacy_l1i_cache;
4928 env->cache_info_cpuid4.l2_cache = &legacy_l2_cache;
4929 env->cache_info_cpuid4.l3_cache = &legacy_l3_cache;
4930
4931 env->cache_info_amd.l1d_cache = &legacy_l1d_cache_amd;
4932 env->cache_info_amd.l1i_cache = &legacy_l1i_cache_amd;
4933 env->cache_info_amd.l2_cache = &legacy_l2_cache_amd;
4934 env->cache_info_amd.l3_cache = &legacy_l3_cache;
4935 }
4936
4937
ce5b1bbf
LV		 4938 cpu_exec_realizefn(cs, &local_err);
4939 if (local_err != NULL) {
4940 error_propagate(errp, local_err);
4941 return;
4942 }
42ecabaa 4943
65dee380
IM		 4944#ifndef CONFIG_USER_ONLY
4945 qemu_register_reset(x86_cpu_machine_reset_cb, cpu);
bdeec802 4946
0514ef2f 4947 if (cpu->env.features[FEAT_1_EDX] & CPUID_APIC || smp_cpus > 1) {
d3c64d6a 4948 x86_cpu_apic_create(cpu, &local_err);
2b6f294c 4949 if (local_err != NULL) {
4dc1f449 4950 goto out;
bdeec802
IM		 4951 }
4952 }
65dee380
IM		 4953#endif
4954
7a059953 4955 mce_init(cpu);
2001d0cd
PB		 4956
4957#ifndef CONFIG_USER_ONLY
4958 if (tcg_enabled()) {
f809c605 4959 cpu->cpu_as_mem = g_new(MemoryRegion, 1);
2001d0cd 4960 cpu->cpu_as_root = g_new(MemoryRegion, 1);
f809c605
PB		 4961
4962 /* Outer container... */
4963 memory_region_init(cpu->cpu_as_root, OBJECT(cpu), "memory", ~0ull);
2001d0cd 4964 memory_region_set_enabled(cpu->cpu_as_root, true);
f809c605
PB		 4965
4966 /* ... with two regions inside: normal system memory with low
4967 * priority, and...
4968 */
4969 memory_region_init_alias(cpu->cpu_as_mem, OBJECT(cpu), "memory",
4970 get_system_memory(), 0, ~0ull);
4971 memory_region_add_subregion_overlap(cpu->cpu_as_root, 0, cpu->cpu_as_mem, 0);
4972 memory_region_set_enabled(cpu->cpu_as_mem, true);
f8c45c65
PB		 4973
4974 cs->num_ases = 2;
80ceb07a
PX		 4975 cpu_address_space_init(cs, 0, "cpu-memory", cs->memory);
4976 cpu_address_space_init(cs, 1, "cpu-smm", cpu->cpu_as_root);
f809c605
PB		 4977
4978 /* ... SMRAM with higher priority, linked from /machine/smram. */
4979 cpu->machine_done.notify = x86_cpu_machine_done;
4980 qemu_add_machine_init_done_notifier(&cpu->machine_done);
2001d0cd
PB		 4981 }
4982#endif
4983
14a10fc3 4984 qemu_init_vcpu(cs);
d3c64d6a 4985
e48638fd
WH		 4986 /* Only Intel CPUs support hyperthreading. Even though QEMU fixes this
4987 * issue by adjusting CPUID_0000_0001_EBX and CPUID_8000_0008_ECX
4988 * based on inputs (sockets,cores,threads), it is still better to gives
4989 * users a warning.
4990 *
4991 * NOTE: the following code has to follow qemu_init_vcpu(). Otherwise
4992 * cs->nr_threads hasn't be populated yet and the checking is incorrect.
4993 */
4994 if (!IS_INTEL_CPU(env) && cs->nr_threads > 1 && !ht_warned) {
4995 error_report("AMD CPU doesn't support hyperthreading. Please configure"
4996 " -smp options properly.");
4997 ht_warned = true;
4998 }
4999
d3c64d6a
IM		 5000 x86_cpu_apic_realize(cpu, &local_err);
5001 if (local_err != NULL) {
5002 goto out;
5003 }
14a10fc3 5004 cpu_reset(cs);
2b6f294c 5005
4dc1f449 5006 xcc->parent_realize(dev, &local_err);
2001d0cd 5007
4dc1f449
IM		 5008out:
5009 if (local_err != NULL) {
5010 error_propagate(errp, local_err);
5011 return;
5012 }
7a059953
AF		 5013}
5014
c884776e
IM		 5015static void x86_cpu_unrealizefn(DeviceState *dev, Error **errp)
5016{
5017 X86CPU *cpu = X86_CPU(dev);
7bbc124e
LV		 5018 X86CPUClass *xcc = X86_CPU_GET_CLASS(dev);
5019 Error *local_err = NULL;
c884776e
IM		 5020
5021#ifndef CONFIG_USER_ONLY
5022 cpu_remove_sync(CPU(dev));
5023 qemu_unregister_reset(x86_cpu_machine_reset_cb, dev);
5024#endif
5025
5026 if (cpu->apic_state) {
5027 object_unparent(OBJECT(cpu->apic_state));
5028 cpu->apic_state = NULL;
5029 }
7bbc124e
LV		 5030
5031 xcc->parent_unrealize(dev, &local_err);
5032 if (local_err != NULL) {
5033 error_propagate(errp, local_err);
5034 return;
5035 }
c884776e
IM		 5036}
5037
38e5c119 5038typedef struct BitProperty {
a7b0ffac 5039 FeatureWord w;
38e5c119
EH		 5040 uint32_t mask;
5041} BitProperty;
5042
d7bce999
EB		 5043static void x86_cpu_get_bit_prop(Object *obj, Visitor *v, const char *name,
5044 void *opaque, Error **errp)
38e5c119 5045{
a7b0ffac 5046 X86CPU *cpu = X86_CPU(obj);
38e5c119 5047 BitProperty *fp = opaque;
a7b0ffac
EH		 5048 uint32_t f = cpu->env.features[fp->w];
5049 bool value = (f & fp->mask) == fp->mask;
51e72bc1 5050 visit_type_bool(v, name, &value, errp);
38e5c119
EH		 5051}
5052
d7bce999
EB		 5053static void x86_cpu_set_bit_prop(Object *obj, Visitor *v, const char *name,
5054 void *opaque, Error **errp)
38e5c119
EH		 5055{
5056 DeviceState *dev = DEVICE(obj);
a7b0ffac 5057 X86CPU *cpu = X86_CPU(obj);
38e5c119
EH		 5058 BitProperty *fp = opaque;
5059 Error *local_err = NULL;
5060 bool value;
5061
5062 if (dev->realized) {
5063 qdev_prop_set_after_realize(dev, name, errp);
5064 return;
5065 }
5066
51e72bc1 5067 visit_type_bool(v, name, &value, &local_err);
38e5c119
EH		 5068 if (local_err) {
5069 error_propagate(errp, local_err);
5070 return;
5071 }
5072
5073 if (value) {
a7b0ffac 5074 cpu->env.features[fp->w] |= fp->mask;
38e5c119 5075 } else {
a7b0ffac 5076 cpu->env.features[fp->w] &= ~fp->mask;
38e5c119 5077 }
d4a606b3 5078 cpu->env.user_features[fp->w] |= fp->mask;
38e5c119
EH		 5079}
5080
5081static void x86_cpu_release_bit_prop(Object *obj, const char *name,
5082 void *opaque)
5083{
5084 BitProperty *prop = opaque;
5085 g_free(prop);
5086}
5087
5088/* Register a boolean property to get/set a single bit in a uint32_t field.
5089 *
5090 * The same property name can be registered multiple times to make it affect
5091 * multiple bits in the same FeatureWord. In that case, the getter will return
5092 * true only if all bits are set.
5093 */
5094static void x86_cpu_register_bit_prop(X86CPU *cpu,
5095 const char *prop_name,
a7b0ffac 5096 FeatureWord w,
38e5c119
EH		 5097 int bitnr)
5098{
5099 BitProperty *fp;
5100 ObjectProperty *op;
5101 uint32_t mask = (1UL << bitnr);
5102
5103 op = object_property_find(OBJECT(cpu), prop_name, NULL);
5104 if (op) {
5105 fp = op->opaque;
a7b0ffac 5106 assert(fp->w == w);
38e5c119
EH		 5107 fp->mask |= mask;
5108 } else {
5109 fp = g_new0(BitProperty, 1);
a7b0ffac 5110 fp->w = w;
38e5c119
EH		 5111 fp->mask = mask;
5112 object_property_add(OBJECT(cpu), prop_name, "bool",
5113 x86_cpu_get_bit_prop,
5114 x86_cpu_set_bit_prop,
5115 x86_cpu_release_bit_prop, fp, &error_abort);
5116 }
5117}
5118
5119static void x86_cpu_register_feature_bit_props(X86CPU *cpu,
5120 FeatureWord w,
5121 int bitnr)
5122{
38e5c119 5123 FeatureWordInfo *fi = &feature_word_info[w];
16d2fcaa 5124 const char *name = fi->feat_names[bitnr];
38e5c119 5125
16d2fcaa 5126 if (!name) {
38e5c119
EH		 5127 return;
5128 }
5129
fc7dfd20
EH		 5130 /* Property names should use "-" instead of "_".
5131 * Old names containing underscores are registered as aliases
5132 * using object_property_add_alias()
5133 */
16d2fcaa
EH		 5134 assert(!strchr(name, '_'));
5135 /* aliases don't use "|" delimiters anymore, they are registered
5136 * manually using object_property_add_alias() */
5137 assert(!strchr(name, '|'));
a7b0ffac 5138 x86_cpu_register_bit_prop(cpu, name, w, bitnr);
38e5c119
EH		 5139}
5140
d187e08d
AN		 5141static GuestPanicInformation *x86_cpu_get_crash_info(CPUState *cs)
5142{
5143 X86CPU *cpu = X86_CPU(cs);
5144 CPUX86State *env = &cpu->env;
5145 GuestPanicInformation *panic_info = NULL;
5146
5e953812 5147 if (env->features[FEAT_HYPERV_EDX] & HV_GUEST_CRASH_MSR_AVAILABLE) {
d187e08d
AN		 5148 panic_info = g_malloc0(sizeof(GuestPanicInformation));
5149
e8ed97a6 5150 panic_info->type = GUEST_PANIC_INFORMATION_TYPE_HYPER_V;
d187e08d 5151
5e953812 5152 assert(HV_CRASH_PARAMS >= 5);
e8ed97a6
AN		 5153 panic_info->u.hyper_v.arg1 = env->msr_hv_crash_params[0];
5154 panic_info->u.hyper_v.arg2 = env->msr_hv_crash_params[1];
5155 panic_info->u.hyper_v.arg3 = env->msr_hv_crash_params[2];
5156 panic_info->u.hyper_v.arg4 = env->msr_hv_crash_params[3];
5157 panic_info->u.hyper_v.arg5 = env->msr_hv_crash_params[4];
d187e08d
AN		 5158 }
5159
5160 return panic_info;
5161}
5162static void x86_cpu_get_crash_info_qom(Object *obj, Visitor *v,
5163 const char *name, void *opaque,
5164 Error **errp)
5165{
5166 CPUState *cs = CPU(obj);
5167 GuestPanicInformation *panic_info;
5168
5169 if (!cs->crash_occurred) {
5170 error_setg(errp, "No crash occured");
5171 return;
5172 }
5173
5174 panic_info = x86_cpu_get_crash_info(cs);
5175 if (panic_info == NULL) {
5176 error_setg(errp, "No crash information");
5177 return;
5178 }
5179
5180 visit_type_GuestPanicInformation(v, "crash-information", &panic_info,
5181 errp);
5182 qapi_free_GuestPanicInformation(panic_info);
5183}
5184
de024815
AF		 5185static void x86_cpu_initfn(Object *obj)
5186{
55e5c285 5187 CPUState *cs = CPU(obj);
de024815 5188 X86CPU *cpu = X86_CPU(obj);
d940ee9b 5189 X86CPUClass *xcc = X86_CPU_GET_CLASS(obj);
de024815 5190 CPUX86State *env = &cpu->env;
38e5c119 5191 FeatureWord w;
de024815 5192
c05efcb1 5193 cs->env_ptr = env;
71ad61d3
AF		 5194
5195 object_property_add(obj, "family", "int",
95b8519d 5196 x86_cpuid_version_get_family,
71ad61d3 5197 x86_cpuid_version_set_family, NULL, NULL, NULL);
c5291a4f 5198 object_property_add(obj, "model", "int",
67e30c83 5199 x86_cpuid_version_get_model,
c5291a4f 5200 x86_cpuid_version_set_model, NULL, NULL, NULL);
036e2222 5201 object_property_add(obj, "stepping", "int",
35112e41 5202 x86_cpuid_version_get_stepping,
036e2222 5203 x86_cpuid_version_set_stepping, NULL, NULL, NULL);
d480e1af
AF		 5204 object_property_add_str(obj, "vendor",
5205 x86_cpuid_get_vendor,
5206 x86_cpuid_set_vendor, NULL);
938d4c25 5207 object_property_add_str(obj, "model-id",
63e886eb 5208 x86_cpuid_get_model_id,
938d4c25 5209 x86_cpuid_set_model_id, NULL);
89e48965
AF		 5210 object_property_add(obj, "tsc-frequency", "int",
5211 x86_cpuid_get_tsc_freq,
5212 x86_cpuid_set_tsc_freq, NULL, NULL, NULL);
8e8aba50
EH		 5213 object_property_add(obj, "feature-words", "X86CPUFeatureWordInfo",
5214 x86_cpu_get_feature_words,
7e5292b5
EH		 5215 NULL, NULL, (void *)env->features, NULL);
5216 object_property_add(obj, "filtered-features", "X86CPUFeatureWordInfo",
5217 x86_cpu_get_feature_words,
5218 NULL, NULL, (void *)cpu->filtered_features, NULL);
71ad61d3 5219
d187e08d
AN		 5220 object_property_add(obj, "crash-information", "GuestPanicInformation",
5221 x86_cpu_get_crash_info_qom, NULL, NULL, NULL, NULL);
5222
92067bf4 5223 cpu->hyperv_spinlock_attempts = HYPERV_SPINLOCK_NEVER_RETRY;
d65e9815 5224
38e5c119
EH		 5225 for (w = 0; w < FEATURE_WORDS; w++) {
5226 int bitnr;
5227
5228 for (bitnr = 0; bitnr < 32; bitnr++) {
5229 x86_cpu_register_feature_bit_props(cpu, w, bitnr);
5230 }
5231 }
5232
16d2fcaa
EH		 5233 object_property_add_alias(obj, "sse3", obj, "pni", &error_abort);
5234 object_property_add_alias(obj, "pclmuldq", obj, "pclmulqdq", &error_abort);
5235 object_property_add_alias(obj, "sse4-1", obj, "sse4.1", &error_abort);
5236 object_property_add_alias(obj, "sse4-2", obj, "sse4.2", &error_abort);
5237 object_property_add_alias(obj, "xd", obj, "nx", &error_abort);
5238 object_property_add_alias(obj, "ffxsr", obj, "fxsr-opt", &error_abort);
5239 object_property_add_alias(obj, "i64", obj, "lm", &error_abort);
5240
54b8dc7c
EH		 5241 object_property_add_alias(obj, "ds_cpl", obj, "ds-cpl", &error_abort);
5242 object_property_add_alias(obj, "tsc_adjust", obj, "tsc-adjust", &error_abort);
5243 object_property_add_alias(obj, "fxsr_opt", obj, "fxsr-opt", &error_abort);
5244 object_property_add_alias(obj, "lahf_lm", obj, "lahf-lm", &error_abort);
5245 object_property_add_alias(obj, "cmp_legacy", obj, "cmp-legacy", &error_abort);
5246 object_property_add_alias(obj, "nodeid_msr", obj, "nodeid-msr", &error_abort);
5247 object_property_add_alias(obj, "perfctr_core", obj, "perfctr-core", &error_abort);
5248 object_property_add_alias(obj, "perfctr_nb", obj, "perfctr-nb", &error_abort);
5249 object_property_add_alias(obj, "kvm_nopiodelay", obj, "kvm-nopiodelay", &error_abort);
5250 object_property_add_alias(obj, "kvm_mmu", obj, "kvm-mmu", &error_abort);
5251 object_property_add_alias(obj, "kvm_asyncpf", obj, "kvm-asyncpf", &error_abort);
5252 object_property_add_alias(obj, "kvm_steal_time", obj, "kvm-steal-time", &error_abort);
5253 object_property_add_alias(obj, "kvm_pv_eoi", obj, "kvm-pv-eoi", &error_abort);
5254 object_property_add_alias(obj, "kvm_pv_unhalt", obj, "kvm-pv-unhalt", &error_abort);
5255 object_property_add_alias(obj, "svm_lock", obj, "svm-lock", &error_abort);
5256 object_property_add_alias(obj, "nrip_save", obj, "nrip-save", &error_abort);
5257 object_property_add_alias(obj, "tsc_scale", obj, "tsc-scale", &error_abort);
5258 object_property_add_alias(obj, "vmcb_clean", obj, "vmcb-clean", &error_abort);
5259 object_property_add_alias(obj, "pause_filter", obj, "pause-filter", &error_abort);
5260 object_property_add_alias(obj, "sse4_1", obj, "sse4.1", &error_abort);
5261 object_property_add_alias(obj, "sse4_2", obj, "sse4.2", &error_abort);
5262
0bacd8b3
EH		 5263 if (xcc->cpu_def) {
5264 x86_cpu_load_def(cpu, xcc->cpu_def, &error_abort);
5265 }
de024815
AF		 5266}
5267
997395d3
IM		 5268static int64_t x86_cpu_get_arch_id(CPUState *cs)
5269{
5270 X86CPU *cpu = X86_CPU(cs);
997395d3 5271
7e72a45c 5272 return cpu->apic_id;
997395d3
IM		 5273}
5274
444d5590
AF		 5275static bool x86_cpu_get_paging_enabled(const CPUState *cs)
5276{
5277 X86CPU *cpu = X86_CPU(cs);
5278
5279 return cpu->env.cr[0] & CR0_PG_MASK;
5280}
5281
f45748f1
AF		 5282static void x86_cpu_set_pc(CPUState *cs, vaddr value)
5283{
5284 X86CPU *cpu = X86_CPU(cs);
5285
5286 cpu->env.eip = value;
5287}
5288
bdf7ae5b
AF		 5289static void x86_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
5290{
5291 X86CPU *cpu = X86_CPU(cs);
5292
5293 cpu->env.eip = tb->pc - tb->cs_base;
5294}
5295
8c2e1b00
AF		 5296static bool x86_cpu_has_work(CPUState *cs)
5297{
5298 X86CPU *cpu = X86_CPU(cs);
5299 CPUX86State *env = &cpu->env;
5300
6220e900
PD		 5301 return ((cs->interrupt_request & (CPU_INTERRUPT_HARD |
5302 CPU_INTERRUPT_POLL)) &&
8c2e1b00
AF		 5303 (env->eflags & IF_MASK)) ||
5304 (cs->interrupt_request & (CPU_INTERRUPT_NMI |
5305 CPU_INTERRUPT_INIT |
5306 CPU_INTERRUPT_SIPI |
a9bad65d
PB		 5307 CPU_INTERRUPT_MCE)) ||
5308 ((cs->interrupt_request & CPU_INTERRUPT_SMI) &&
5309 !(env->hflags & HF_SMM_MASK));
8c2e1b00
AF		 5310}
5311
f50f3dd5
RH		 5312static void x86_disas_set_info(CPUState *cs, disassemble_info *info)
5313{
5314 X86CPU *cpu = X86_CPU(cs);
5315 CPUX86State *env = &cpu->env;
5316
5317 info->mach = (env->hflags & HF_CS64_MASK ? bfd_mach_x86_64
5318 : env->hflags & HF_CS32_MASK ? bfd_mach_i386_i386
5319 : bfd_mach_i386_i8086);
5320 info->print_insn = print_insn_i386;
b666d2a4
RH		 5321
5322 info->cap_arch = CS_ARCH_X86;
5323 info->cap_mode = (env->hflags & HF_CS64_MASK ? CS_MODE_64
5324 : env->hflags & HF_CS32_MASK ? CS_MODE_32
5325 : CS_MODE_16);
15fa1a0a
RH		 5326 info->cap_insn_unit = 1;
5327 info->cap_insn_split = 8;
f50f3dd5
RH		 5328}
5329
35b1b927
TW		 5330void x86_update_hflags(CPUX86State *env)
5331{
5332 uint32_t hflags;
5333#define HFLAG_COPY_MASK \
5334 ~( HF_CPL_MASK | HF_PE_MASK | HF_MP_MASK | HF_EM_MASK | \
5335 HF_TS_MASK | HF_TF_MASK | HF_VM_MASK | HF_IOPL_MASK | \
5336 HF_OSFXSR_MASK | HF_LMA_MASK | HF_CS32_MASK | \
5337 HF_SS32_MASK | HF_CS64_MASK | HF_ADDSEG_MASK)
5338
5339 hflags = env->hflags & HFLAG_COPY_MASK;
5340 hflags |= (env->segs[R_SS].flags >> DESC_DPL_SHIFT) & HF_CPL_MASK;
5341 hflags |= (env->cr[0] & CR0_PE_MASK) << (HF_PE_SHIFT - CR0_PE_SHIFT);
5342 hflags |= (env->cr[0] << (HF_MP_SHIFT - CR0_MP_SHIFT)) &
5343 (HF_MP_MASK | HF_EM_MASK | HF_TS_MASK);
5344 hflags |= (env->eflags & (HF_TF_MASK | HF_VM_MASK | HF_IOPL_MASK));
5345
5346 if (env->cr[4] & CR4_OSFXSR_MASK) {
5347 hflags |= HF_OSFXSR_MASK;
5348 }
5349
5350 if (env->efer & MSR_EFER_LMA) {
5351 hflags |= HF_LMA_MASK;
5352 }
5353
5354 if ((hflags & HF_LMA_MASK) && (env->segs[R_CS].flags & DESC_L_MASK)) {
5355 hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK;
5356 } else {
5357 hflags |= (env->segs[R_CS].flags & DESC_B_MASK) >>
5358 (DESC_B_SHIFT - HF_CS32_SHIFT);
5359 hflags |= (env->segs[R_SS].flags & DESC_B_MASK) >>
5360 (DESC_B_SHIFT - HF_SS32_SHIFT);
5361 if (!(env->cr[0] & CR0_PE_MASK) || (env->eflags & VM_MASK) ||
5362 !(hflags & HF_CS32_MASK)) {
5363 hflags |= HF_ADDSEG_MASK;
5364 } else {
5365 hflags |= ((env->segs[R_DS].base | env->segs[R_ES].base |
5366 env->segs[R_SS].base) != 0) << HF_ADDSEG_SHIFT;
5367 }
5368 }
5369 env->hflags = hflags;
5370}
5371
9337e3b6 5372static Property x86_cpu_properties[] = {
2da00e31
IM		 5373#ifdef CONFIG_USER_ONLY
5374 /* apic_id = 0 by default for *-user, see commit 9886e834 */
5375 DEFINE_PROP_UINT32("apic-id", X86CPU, apic_id, 0),
d89c2b8b
IM		 5376 DEFINE_PROP_INT32("thread-id", X86CPU, thread_id, 0),
5377 DEFINE_PROP_INT32("core-id", X86CPU, core_id, 0),
5378 DEFINE_PROP_INT32("socket-id", X86CPU, socket_id, 0),
2da00e31
IM		 5379#else
5380 DEFINE_PROP_UINT32("apic-id", X86CPU, apic_id, UNASSIGNED_APIC_ID),
d89c2b8b
IM		 5381 DEFINE_PROP_INT32("thread-id", X86CPU, thread_id, -1),
5382 DEFINE_PROP_INT32("core-id", X86CPU, core_id, -1),
5383 DEFINE_PROP_INT32("socket-id", X86CPU, socket_id, -1),
2da00e31 5384#endif
15f8b142 5385 DEFINE_PROP_INT32("node-id", X86CPU, node_id, CPU_UNSET_NUMA_NODE_ID),
9337e3b6 5386 DEFINE_PROP_BOOL("pmu", X86CPU, enable_pmu, false),
c8f0f88e 5387 { .name = "hv-spinlocks", .info = &qdev_prop_spinlocks },
89314504 5388 DEFINE_PROP_BOOL("hv-relaxed", X86CPU, hyperv_relaxed_timing, false),
0f46685d 5389 DEFINE_PROP_BOOL("hv-vapic", X86CPU, hyperv_vapic, false),
48a5f3bc 5390 DEFINE_PROP_BOOL("hv-time", X86CPU, hyperv_time, false),
f2a53c9e 5391 DEFINE_PROP_BOOL("hv-crash", X86CPU, hyperv_crash, false),
744b8a94 5392 DEFINE_PROP_BOOL("hv-reset", X86CPU, hyperv_reset, false),
8c145d7c 5393 DEFINE_PROP_BOOL("hv-vpindex", X86CPU, hyperv_vpindex, false),
46eb8f98 5394 DEFINE_PROP_BOOL("hv-runtime", X86CPU, hyperv_runtime, false),
866eea9a 5395 DEFINE_PROP_BOOL("hv-synic", X86CPU, hyperv_synic, false),
ff99aa64 5396 DEFINE_PROP_BOOL("hv-stimer", X86CPU, hyperv_stimer, false),
9445597b 5397 DEFINE_PROP_BOOL("hv-frequencies", X86CPU, hyperv_frequencies, false),
ba6a4fd9 5398 DEFINE_PROP_BOOL("hv-reenlightenment", X86CPU, hyperv_reenlightenment, false),
15e41345 5399 DEFINE_PROP_BOOL("check", X86CPU, check_cpuid, true),
912ffc47 5400 DEFINE_PROP_BOOL("enforce", X86CPU, enforce_cpuid, false),
f522d2ac 5401 DEFINE_PROP_BOOL("kvm", X86CPU, expose_kvm, true),
af45907a 5402 DEFINE_PROP_UINT32("phys-bits", X86CPU, phys_bits, 0),
11f6fee5 5403 DEFINE_PROP_BOOL("host-phys-bits", X86CPU, host_phys_bits, false),
fcc35e7c 5404 DEFINE_PROP_BOOL("fill-mtrr-mask", X86CPU, fill_mtrr_mask, true),
c39c0edf
EH		 5405 DEFINE_PROP_UINT32("level", X86CPU, env.cpuid_level, UINT32_MAX),
5406 DEFINE_PROP_UINT32("xlevel", X86CPU, env.cpuid_xlevel, UINT32_MAX),
5407 DEFINE_PROP_UINT32("xlevel2", X86CPU, env.cpuid_xlevel2, UINT32_MAX),
5408 DEFINE_PROP_UINT32("min-level", X86CPU, env.cpuid_min_level, 0),
5409 DEFINE_PROP_UINT32("min-xlevel", X86CPU, env.cpuid_min_xlevel, 0),
5410 DEFINE_PROP_UINT32("min-xlevel2", X86CPU, env.cpuid_min_xlevel2, 0),
5411 DEFINE_PROP_BOOL("full-cpuid-auto-level", X86CPU, full_cpuid_auto_level, true),
1c4a55db 5412 DEFINE_PROP_STRING("hv-vendor-id", X86CPU, hyperv_vendor_id),
5232d00a 5413 DEFINE_PROP_BOOL("cpuid-0xb", X86CPU, enable_cpuid_0xb, true),
87f8b626 5414 DEFINE_PROP_BOOL("lmce", X86CPU, enable_lmce, false),
14c985cf 5415 DEFINE_PROP_BOOL("l3-cache", X86CPU, enable_l3_cache, true),
fc3a1fd7
DDAG		 5416 DEFINE_PROP_BOOL("kvm-no-smi-migration", X86CPU, kvm_no_smi_migration,
5417 false),
0b564e6f 5418 DEFINE_PROP_BOOL("vmware-cpuid-freq", X86CPU, vmware_cpuid_freq, true),
1ce36bfe 5419 DEFINE_PROP_BOOL("tcg-cpuid", X86CPU, expose_tcg, true),
ab8f992e 5420 /*
a9f27ea9
EH		 5421 * lecacy_cache defaults to true unless the CPU model provides its
5422 * own cache information (see x86_cpu_load_def()).
ab8f992e 5423 */
a9f27ea9 5424 DEFINE_PROP_BOOL("legacy-cache", X86CPU, legacy_cache, true),
6c69dfb6
GA		 5425
5426 /*
5427 * From "Requirements for Implementing the Microsoft
5428 * Hypervisor Interface":
5429 * https://docs.microsoft.com/en-us/virtualization/hyper-v-on-windows/reference/tlfs
5430 *
5431 * "Starting with Windows Server 2012 and Windows 8, if
5432 * CPUID.40000005.EAX contains a value of -1, Windows assumes that
5433 * the hypervisor imposes no specific limit to the number of VPs.
5434 * In this case, Windows Server 2012 guest VMs may use more than
5435 * 64 VPs, up to the maximum supported number of processors applicable
5436 * to the specific Windows version being used."
5437 */
5438 DEFINE_PROP_INT32("x-hv-max-vps", X86CPU, hv_max_vps, -1),
9337e3b6
EH		 5439 DEFINE_PROP_END_OF_LIST()
5440};
5441
5fd2087a
AF		 5442static void x86_cpu_common_class_init(ObjectClass *oc, void *data)
5443{
5444 X86CPUClass *xcc = X86_CPU_CLASS(oc);
5445 CPUClass *cc = CPU_CLASS(oc);
2b6f294c
AF		 5446 DeviceClass *dc = DEVICE_CLASS(oc);
5447
bf853881
PMD		 5448 device_class_set_parent_realize(dc, x86_cpu_realizefn,
5449 &xcc->parent_realize);
5450 device_class_set_parent_unrealize(dc, x86_cpu_unrealizefn,
5451 &xcc->parent_unrealize);
9337e3b6 5452 dc->props = x86_cpu_properties;
5fd2087a
AF		 5453
5454 xcc->parent_reset = cc->reset;
5455 cc->reset = x86_cpu_reset;
91b1df8c 5456 cc->reset_dump_flags = CPU_DUMP_FPU | CPU_DUMP_CCOP;
f56e3a14 5457
500050d1 5458 cc->class_by_name = x86_cpu_class_by_name;
94a444b2 5459 cc->parse_features = x86_cpu_parse_featurestr;
8c2e1b00 5460 cc->has_work = x86_cpu_has_work;
79c664f6 5461#ifdef CONFIG_TCG
97a8ea5a 5462 cc->do_interrupt = x86_cpu_do_interrupt;
42f53fea 5463 cc->cpu_exec_interrupt = x86_cpu_exec_interrupt;
79c664f6 5464#endif
878096ee 5465 cc->dump_state = x86_cpu_dump_state;
c86f106b 5466 cc->get_crash_info = x86_cpu_get_crash_info;
f45748f1 5467 cc->set_pc = x86_cpu_set_pc;
bdf7ae5b 5468 cc->synchronize_from_tb = x86_cpu_synchronize_from_tb;
5b50e790
AF		 5469 cc->gdb_read_register = x86_cpu_gdb_read_register;
5470 cc->gdb_write_register = x86_cpu_gdb_write_register;
444d5590
AF		 5471 cc->get_arch_id = x86_cpu_get_arch_id;
5472 cc->get_paging_enabled = x86_cpu_get_paging_enabled;
7510454e
AF		 5473#ifdef CONFIG_USER_ONLY
5474 cc->handle_mmu_fault = x86_cpu_handle_mmu_fault;
5475#else
f8c45c65 5476 cc->asidx_from_attrs = x86_asidx_from_attrs;
a23bbfda 5477 cc->get_memory_mapping = x86_cpu_get_memory_mapping;
00b941e5 5478 cc->get_phys_page_debug = x86_cpu_get_phys_page_debug;
c72bf468
JF		 5479 cc->write_elf64_note = x86_cpu_write_elf64_note;
5480 cc->write_elf64_qemunote = x86_cpu_write_elf64_qemunote;
5481 cc->write_elf32_note = x86_cpu_write_elf32_note;
5482 cc->write_elf32_qemunote = x86_cpu_write_elf32_qemunote;
00b941e5 5483 cc->vmsd = &vmstate_x86_cpu;
c72bf468 5484#endif
00fcd100
AB		 5485 cc->gdb_arch_name = x86_gdb_arch_name;
5486#ifdef TARGET_X86_64
b8158192
AB		 5487 cc->gdb_core_xml_file = "i386-64bit.xml";
5488 cc->gdb_num_core_regs = 57;
00fcd100 5489#else
b8158192
AB		 5490 cc->gdb_core_xml_file = "i386-32bit.xml";
5491 cc->gdb_num_core_regs = 41;
00fcd100 5492#endif
79c664f6 5493#if defined(CONFIG_TCG) && !defined(CONFIG_USER_ONLY)
86025ee4
PM		 5494 cc->debug_excp_handler = breakpoint_handler;
5495#endif
374e0cd4
RH		 5496 cc->cpu_exec_enter = x86_cpu_exec_enter;
5497 cc->cpu_exec_exit = x86_cpu_exec_exit;
74d7fc7f 5498#ifdef CONFIG_TCG
55c3ceef 5499 cc->tcg_initialize = tcg_x86_init;
74d7fc7f 5500#endif
f50f3dd5 5501 cc->disas_set_info = x86_disas_set_info;
4c315c27 5502
e90f2a8c 5503 dc->user_creatable = true;
5fd2087a
AF		 5504}
5505
5506static const TypeInfo x86_cpu_type_info = {
5507 .name = TYPE_X86_CPU,
5508 .parent = TYPE_CPU,
5509 .instance_size = sizeof(X86CPU),
de024815 5510 .instance_init = x86_cpu_initfn,
d940ee9b 5511 .abstract = true,
5fd2087a
AF		 5512 .class_size = sizeof(X86CPUClass),
5513 .class_init = x86_cpu_common_class_init,
5514};
5515
5adbed30
EH		 5516
5517/* "base" CPU model, used by query-cpu-model-expansion */
5518static void x86_cpu_base_class_init(ObjectClass *oc, void *data)
5519{
5520 X86CPUClass *xcc = X86_CPU_CLASS(oc);
5521
5522 xcc->static_model = true;
5523 xcc->migration_safe = true;
5524 xcc->model_description = "base CPU model type with no features enabled";
5525 xcc->ordering = 8;
5526}
5527
5528static const TypeInfo x86_base_cpu_type_info = {
5529 .name = X86_CPU_TYPE_NAME("base"),
5530 .parent = TYPE_X86_CPU,
5531 .class_init = x86_cpu_base_class_init,
5532};
5533
5fd2087a
AF		 5534static void x86_cpu_register_types(void)
5535{
d940ee9b
EH		 5536 int i;
5537
5fd2087a 5538 type_register_static(&x86_cpu_type_info);
d940ee9b
EH		 5539 for (i = 0; i < ARRAY_SIZE(builtin_x86_defs); i++) {
5540 x86_register_cpudef_type(&builtin_x86_defs[i]);
5541 }
c62f2630 5542 type_register_static(&max_x86_cpu_type_info);
5adbed30 5543 type_register_static(&x86_base_cpu_type_info);
d6dcc558 5544#if defined(CONFIG_KVM) || defined(CONFIG_HVF)
d940ee9b
EH		 5545 type_register_static(&host_x86_cpu_type_info);
5546#endif
5fd2087a
AF		 5547}
5548
5549type_init(x86_cpu_register_types)
QEMU mirror